Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 15 15:41:40 2024
| Host         : Japser running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
ULMTCS-2   Warning           Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6437)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12751)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6437)
---------------------------
 There are 6389 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: UART/UHANDLE/next_nr_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12751)
----------------------------------------------------
 There are 12751 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.485        0.000                      0                  552        0.063        0.000                      0                  552        3.000        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
VIDEO/G0/inst/clk_100  {0.000 5.000}      10.000          100.000         
  clk_25_prescaler     {0.000 20.000}     40.000          25.000          
  clkfbout_prescaler   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VIDEO/G0/inst/clk_100                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25_prescaler          28.485        0.000                      0                  552        0.063        0.000                      0                  552       19.500        0.000                       0                   175  
  clkfbout_prescaler                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VIDEO/G0/inst/clk_100
  To Clock:  VIDEO/G0/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VIDEO/G0/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       28.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.485ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.413ns  (logic 1.967ns (18.889%)  route 8.446ns (81.111%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[3]/Q
                         net (fo=3, routed)           2.458     4.654    VIDEO/G3/ROM1_i_4[3]
    SLICE_X11Y72         LUT2 (Prop_lut2_I1_O)        0.124     4.778 r  VIDEO/G3/ROM1_i_12/O
                         net (fo=1, routed)           0.000     4.778    VIDEO/G2/ROM1_i_7[1]
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.176 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.176    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.510 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.495     6.006    VIDEO/G2/pointEighty0[10]
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.655     6.661 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          5.493    12.154    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.486    41.486    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    40.639    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.639    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                 28.485    

Slack (MET) :             28.820ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 1.967ns (19.523%)  route 8.108ns (80.477%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[3]/Q
                         net (fo=3, routed)           2.458     4.654    VIDEO/G3/ROM1_i_4[3]
    SLICE_X11Y72         LUT2 (Prop_lut2_I1_O)        0.124     4.778 r  VIDEO/G3/ROM1_i_12/O
                         net (fo=1, routed)           0.000     4.778    VIDEO/G2/ROM1_i_7[1]
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.176 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.176    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.510 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.495     6.006    VIDEO/G2/pointEighty0[10]
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.655     6.661 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          5.155    11.816    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y2          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.483    41.483    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.098    41.385    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    40.636    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.636    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                 28.820    

Slack (MET) :             28.908ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 2.077ns (20.778%)  route 7.919ns (79.222%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[3]/Q
                         net (fo=3, routed)           2.458     4.654    VIDEO/G3/ROM1_i_4[3]
    SLICE_X11Y72         LUT2 (Prop_lut2_I1_O)        0.124     4.778 r  VIDEO/G3/ROM1_i_12/O
                         net (fo=1, routed)           0.000     4.778    VIDEO/G2/ROM1_i_7[1]
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.176 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.176    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.398 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.307     5.705    VIDEO/G2/pointEighty0[9]
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877     6.582 r  VIDEO/G2/ROM1_i_2/O[2]
                         net (fo=27, routed)          5.155    11.737    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.486    41.486    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    40.645    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.645    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                 28.908    

Slack (MET) :             29.087ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.813ns  (logic 1.665ns (16.967%)  route 8.148ns (83.033%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[3]/Q
                         net (fo=3, routed)           2.458     4.654    VIDEO/G3/ROM1_i_4[3]
    SLICE_X11Y72         LUT2 (Prop_lut2_I1_O)        0.124     4.778 r  VIDEO/G3/ROM1_i_12/O
                         net (fo=1, routed)           0.000     4.778    VIDEO/G2/ROM1_i_7[1]
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     5.130 r  VIDEO/G2/ROM1_i_5/O[3]
                         net (fo=1, routed)           0.592     5.722    VIDEO/G2/pointEighty0[8]
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733     6.455 r  VIDEO/G2/ROM1_i_2/O[1]
                         net (fo=27, routed)          5.098    11.553    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.486    41.486    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    40.640    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.640    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                 29.087    

Slack (MET) :             29.144ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.887ns  (logic 2.227ns (22.525%)  route 7.660ns (77.475%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[3]/Q
                         net (fo=3, routed)           2.458     4.654    VIDEO/G3/ROM1_i_4[3]
    SLICE_X11Y72         LUT2 (Prop_lut2_I1_O)        0.124     4.778 r  VIDEO/G3/ROM1_i_12/O
                         net (fo=1, routed)           0.000     4.778    VIDEO/G2/ROM1_i_7[1]
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.176 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.176    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.510 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.495     6.006    VIDEO/G2/pointEighty0[10]
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     6.689 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.689    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.921 f  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          4.707    11.627    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y2          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.483    41.483    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.098    41.385    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.614    40.771    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.771    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                 29.144    

Slack (MET) :             29.152ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.737ns  (logic 1.967ns (20.201%)  route 7.770ns (79.799%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[3]/Q
                         net (fo=3, routed)           2.458     4.654    VIDEO/G3/ROM1_i_4[3]
    SLICE_X11Y72         LUT2 (Prop_lut2_I1_O)        0.124     4.778 r  VIDEO/G3/ROM1_i_12/O
                         net (fo=1, routed)           0.000     4.778    VIDEO/G2/ROM1_i_7[1]
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.176 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.176    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.510 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.495     6.006    VIDEO/G2/pointEighty0[10]
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.655     6.661 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          4.817    11.478    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y3          RAMB36E1                                     r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.477    41.477    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.477    
                         clock uncertainty           -0.098    41.379    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    40.630    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.630    
                         arrival time                         -11.478    
  -------------------------------------------------------------------
                         slack                                 29.152    

Slack (MET) :             29.228ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 1.967ns (20.366%)  route 7.691ns (79.634%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 41.473 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[3]/Q
                         net (fo=3, routed)           2.458     4.654    VIDEO/G3/ROM1_i_4[3]
    SLICE_X11Y72         LUT2 (Prop_lut2_I1_O)        0.124     4.778 r  VIDEO/G3/ROM1_i_12/O
                         net (fo=1, routed)           0.000     4.778    VIDEO/G2/ROM1_i_7[1]
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.176 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.176    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.510 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.495     6.006    VIDEO/G2/pointEighty0[10]
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.655     6.661 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          4.738    11.399    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y4          RAMB36E1                                     r  VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.473    41.473    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.473    
                         clock uncertainty           -0.098    41.375    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    40.626    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.626    
                         arrival time                         -11.399    
  -------------------------------------------------------------------
                         slack                                 29.228    

Slack (MET) :             29.243ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 2.077ns (21.505%)  route 7.581ns (78.495%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[3]/Q
                         net (fo=3, routed)           2.458     4.654    VIDEO/G3/ROM1_i_4[3]
    SLICE_X11Y72         LUT2 (Prop_lut2_I1_O)        0.124     4.778 r  VIDEO/G3/ROM1_i_12/O
                         net (fo=1, routed)           0.000     4.778    VIDEO/G2/ROM1_i_7[1]
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.176 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.176    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.398 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.307     5.705    VIDEO/G2/pointEighty0[9]
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877     6.582 r  VIDEO/G2/ROM1_i_2/O[2]
                         net (fo=27, routed)          4.817    11.399    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.483    41.483    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.098    41.385    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    40.642    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.642    
                         arrival time                         -11.399    
  -------------------------------------------------------------------
                         slack                                 29.243    

Slack (MET) :             29.359ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 1.549ns (16.228%)  route 7.996ns (83.772%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[1]/Q
                         net (fo=5, routed)           2.052     4.249    VIDEO/G2/vpos_reg[6]_0[1]
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     4.620 r  VIDEO/G2/ROM1_i_5/O[0]
                         net (fo=2, routed)           0.501     5.121    VIDEO/G2/O[0]
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.722     5.843 r  VIDEO/G2/ROM1_i_3/O[2]
                         net (fo=27, routed)          5.443    11.286    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.486    41.486    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.743    40.645    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.645    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                 29.359    

Slack (MET) :             29.396ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.638ns  (logic 2.227ns (23.107%)  route 7.411ns (76.893%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[3]/Q
                         net (fo=3, routed)           2.458     4.654    VIDEO/G3/ROM1_i_4[3]
    SLICE_X11Y72         LUT2 (Prop_lut2_I1_O)        0.124     4.778 r  VIDEO/G3/ROM1_i_12/O
                         net (fo=1, routed)           0.000     4.778    VIDEO/G2/ROM1_i_7[1]
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.176 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.176    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.510 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.495     6.006    VIDEO/G2/pointEighty0[10]
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     6.689 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.689    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.921 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          4.458    11.378    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.486    41.486    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.614    40.774    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.774    
                         arrival time                         -11.378    
  -------------------------------------------------------------------
                         slack                                 29.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/vpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.274ns (52.887%)  route 0.244ns (47.113%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565     0.565    VIDEO/G4/clk_25
    SLICE_X14Y98         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=61, routed)          0.244     0.973    VIDEO/G4/vQ_reg[9]_0[1]
    SLICE_X13Y105        LUT2 (Prop_lut2_I1_O)        0.045     1.018 r  VIDEO/G4/vpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.018    VIDEO/G2/vpos_reg[3]_1[1]
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.083 r  VIDEO/G2/vpos0_carry/O[1]
                         net (fo=1, routed)           0.000     1.083    VIDEO/G2/vpos0[1]
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.920     0.920    VIDEO/G2/clk_25
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[1]/C
                         clock pessimism             -0.005     0.915    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.105     1.020    VIDEO/G2/vpos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/vpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.361ns (59.661%)  route 0.244ns (40.339%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565     0.565    VIDEO/G4/clk_25
    SLICE_X14Y98         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=61, routed)          0.244     0.973    VIDEO/G4/vQ_reg[9]_0[1]
    SLICE_X13Y105        LUT2 (Prop_lut2_I1_O)        0.045     1.018 r  VIDEO/G4/vpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.018    VIDEO/G2/vpos_reg[3]_1[1]
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     1.170 r  VIDEO/G2/vpos0_carry/O[2]
                         net (fo=1, routed)           0.000     1.170    VIDEO/G2/vpos0[2]
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.920     0.920    VIDEO/G2/clk_25
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
                         clock pessimism             -0.005     0.915    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.105     1.020    VIDEO/G2/vpos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/vpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.381ns (60.952%)  route 0.244ns (39.048%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565     0.565    VIDEO/G4/clk_25
    SLICE_X14Y98         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=61, routed)          0.244     0.973    VIDEO/G4/vQ_reg[9]_0[1]
    SLICE_X13Y105        LUT2 (Prop_lut2_I1_O)        0.045     1.018 r  VIDEO/G4/vpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.018    VIDEO/G2/vpos_reg[3]_1[1]
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     1.190 r  VIDEO/G2/vpos0_carry/O[3]
                         net (fo=1, routed)           0.000     1.190    VIDEO/G2/vpos0[3]
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.920     0.920    VIDEO/G2/clk_25
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[3]/C
                         clock pessimism             -0.005     0.915    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.105     1.020    VIDEO/G2/vpos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.339%)  route 0.138ns (42.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565     0.565    VIDEO/G2/clk_25
    SLICE_X13Y97         FDPE                                         r  VIDEO/G2/creditsOffset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDPE (Prop_fdpe_C_Q)         0.141     0.706 r  VIDEO/G2/creditsOffset_reg[0]/Q
                         net (fo=7, routed)           0.138     0.844    VIDEO/G2/creditsOffset_reg_n_0_[0]
    SLICE_X14Y97         LUT6 (Prop_lut6_I3_O)        0.045     0.889 r  VIDEO/G2/creditsOffset[5]_i_1/O
                         net (fo=1, routed)           0.000     0.889    VIDEO/G2/creditsOffset0[5]
    SLICE_X14Y97         FDPE                                         r  VIDEO/G2/creditsOffset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.834     0.834    VIDEO/G2/clk_25
    SLICE_X14Y97         FDPE                                         r  VIDEO/G2/creditsOffset_reg[5]/C
                         clock pessimism             -0.254     0.581    
    SLICE_X14Y97         FDPE (Hold_fdpe_C_D)         0.121     0.702    VIDEO/G2/creditsOffset_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 VIDEO/G4/vQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/vpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.251ns (38.418%)  route 0.402ns (61.582%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.563     0.563    VIDEO/G4/clk_25
    SLICE_X15Y92         FDRE                                         r  VIDEO/G4/vQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  VIDEO/G4/vQ_reg[4]/Q
                         net (fo=63, routed)          0.402     1.106    VIDEO/G4/vQ_reg[9]_0[4]
    SLICE_X13Y106        LUT4 (Prop_lut4_I3_O)        0.045     1.151 r  VIDEO/G4/vpos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.151    VIDEO/G2/vpos_reg[6]_2[1]
    SLICE_X13Y106        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.216 r  VIDEO/G2/vpos0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.216    VIDEO/G2/vpos0[5]
    SLICE_X13Y106        FDRE                                         r  VIDEO/G2/vpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.920     0.920    VIDEO/G2/clk_25
    SLICE_X13Y106        FDRE                                         r  VIDEO/G2/vpos_reg[5]/C
                         clock pessimism             -0.005     0.915    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.105     1.020    VIDEO/G2/vpos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/vpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.418ns (63.134%)  route 0.244ns (36.866%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565     0.565    VIDEO/G4/clk_25
    SLICE_X14Y98         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=61, routed)          0.244     0.973    VIDEO/G4/vQ_reg[9]_0[1]
    SLICE_X13Y105        LUT2 (Prop_lut2_I1_O)        0.045     1.018 r  VIDEO/G4/vpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.018    VIDEO/G2/vpos_reg[3]_1[1]
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.173 r  VIDEO/G2/vpos0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.173    VIDEO/G2/vpos0_carry_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.227 r  VIDEO/G2/vpos0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.227    VIDEO/G2/vpos0[4]
    SLICE_X13Y106        FDRE                                         r  VIDEO/G2/vpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.920     0.920    VIDEO/G2/clk_25
    SLICE_X13Y106        FDRE                                         r  VIDEO/G2/vpos_reg[4]/C
                         clock pessimism             -0.005     0.915    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.105     1.020    VIDEO/G2/vpos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 VIDEO/G3/RGB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.732%)  route 0.131ns (41.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.561     0.561    VIDEO/G3/clk_25
    SLICE_X28Y38         FDRE                                         r  VIDEO/G3/RGB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VIDEO/G3/RGB_reg[3]/Q
                         net (fo=2, routed)           0.131     0.832    VIDEO/G3/RGB[3]
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.877 r  VIDEO/G3/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.877    VIDEO/G4/blue_reg[3]_0
    SLICE_X28Y36         FDRE                                         r  VIDEO/G4/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.828     0.828    VIDEO/G4/clk_25
    SLICE_X28Y36         FDRE                                         r  VIDEO/G4/blue_reg[3]/C
                         clock pessimism             -0.254     0.574    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.091     0.665    VIDEO/G4/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/vpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.429ns (63.736%)  route 0.244ns (36.264%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565     0.565    VIDEO/G4/clk_25
    SLICE_X14Y98         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=61, routed)          0.244     0.973    VIDEO/G4/vQ_reg[9]_0[1]
    SLICE_X13Y105        LUT2 (Prop_lut2_I1_O)        0.045     1.018 r  VIDEO/G4/vpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.018    VIDEO/G2/vpos_reg[3]_1[1]
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.173 r  VIDEO/G2/vpos0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.173    VIDEO/G2/vpos0_carry_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.238 r  VIDEO/G2/vpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.238    VIDEO/G2/vpos0[6]
    SLICE_X13Y106        FDRE                                         r  VIDEO/G2/vpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.920     0.920    VIDEO/G2/clk_25
    SLICE_X13Y106        FDRE                                         r  VIDEO/G2/vpos_reg[6]/C
                         clock pessimism             -0.005     0.915    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.105     1.020    VIDEO/G2/vpos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.561%)  route 0.168ns (54.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.563     0.563    VIDEO/G4/clk_25
    SLICE_X13Y91         FDRE                                         r  VIDEO/G4/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  VIDEO/G4/hcount_reg[4]/Q
                         net (fo=18, routed)          0.168     0.872    VIDEO/G4/hcount_reg[4]
    SLICE_X13Y92         FDRE                                         r  VIDEO/G4/hQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.832     0.832    VIDEO/G4/clk_25
    SLICE_X13Y92         FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.070     0.649    VIDEO/G4/hQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.235ns (34.131%)  route 0.454ns (65.869%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565     0.565    VIDEO/G2/clk_25
    SLICE_X13Y97         FDPE                                         r  VIDEO/G2/creditsOffset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDPE (Prop_fdpe_C_Q)         0.141     0.706 f  VIDEO/G2/creditsOffset_reg[0]/Q
                         net (fo=7, routed)           0.136     0.842    VIDEO/G2/creditsOffset_reg_n_0_[0]
    SLICE_X14Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.887 r  VIDEO/G2/creditsOffset[9]_i_5/O
                         net (fo=4, routed)           0.317     1.204    VIDEO/G2/creditsOffset[9]_i_5_n_0
    SLICE_X20Y104        LUT4 (Prop_lut4_I2_O)        0.049     1.253 r  VIDEO/G2/creditsOffset[8]_i_1/O
                         net (fo=1, routed)           0.000     1.253    VIDEO/G2/creditsOffset0[8]
    SLICE_X20Y104        FDCE                                         r  VIDEO/G2/creditsOffset_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.919     0.919    VIDEO/G2/clk_25
    SLICE_X20Y104        FDCE                                         r  VIDEO/G2/creditsOffset_reg[8]/C
                         clock pessimism             -0.005     0.914    
    SLICE_X20Y104        FDCE (Hold_fdce_C_D)         0.107     1.021    VIDEO/G2/creditsOffset_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X16Y110    VIDEO/G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X16Y110    VIDEO/G2/active_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y97     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y97     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y97     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y97     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y97     VIDEO/G2/creditsOffset_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y97     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X16Y110    VIDEO/G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X16Y110    VIDEO/G2/active_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y97     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y97     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y97     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y97     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y97     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y97     VIDEO/G2/creditsOffset_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    VIDEO/G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         12640 Endpoints
Min Delay         12640 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/USOUND/PLAYHZ/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/USOUND/PLAYHZ/o_Sound_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        101.301ns  (logic 44.712ns (44.138%)  route 56.589ns (55.862%))
  Logic Levels:           187  (CARRY4=155 FDRE=1 LUT1=4 LUT2=13 LUT3=1 LUT4=12 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE                         0.000     0.000 r  UART/USOUND/PLAYHZ/counter_reg[0]/C
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/USOUND/PLAYHZ/counter_reg[0]/Q
                         net (fo=11, routed)          0.570     1.026    UART/USOUND/PLAYHZ/counter_reg[0]
    SLICE_X38Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.621 r  UART/USOUND/PLAYHZ/i___72__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.621    UART/USOUND/PLAYHZ/i___72__0_i_2_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  UART/USOUND/PLAYHZ/i___18__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.738    UART/USOUND/PLAYHZ/i___18__0_i_2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  UART/USOUND/PLAYHZ/i___64__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.855    UART/USOUND/PLAYHZ/i___64__0_i_2_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  UART/USOUND/PLAYHZ/i___10__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.972    UART/USOUND/PLAYHZ/i___10__0_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  UART/USOUND/PLAYHZ/i___6__0_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.090    UART/USOUND/PLAYHZ/i___6__0_i_2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.207 r  UART/USOUND/PLAYHZ/i___52__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.207    UART/USOUND/PLAYHZ/i___52__0_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.324 r  UART/USOUND/PLAYHZ/i___172__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.324    UART/USOUND/PLAYHZ/i___172__0_i_2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.563 r  UART/USOUND/PLAYHZ/i___175_i_2/O[2]
                         net (fo=366, routed)         6.407     8.970    UART/USOUND/PLAYHZ/i___175_i_2_n_5
    SLICE_X35Y72         LUT3 (Prop_lut3_I1_O)        0.301     9.271 r  UART/USOUND/PLAYHZ/i___349_i_21/O
                         net (fo=1, routed)           0.000     9.271    UART/USOUND/PLAYHZ/i___349_i_21_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.851 r  UART/USOUND/PLAYHZ/i___349_i_19/O[2]
                         net (fo=1, routed)           0.576    10.427    UART/USOUND/PLAYHZ/i___349_i_19_n_5
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    11.127 r  UART/USOUND/PLAYHZ/i___351_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.127    UART/USOUND/PLAYHZ/i___351_i_12_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.461 f  UART/USOUND/PLAYHZ/i___349_i_16/O[1]
                         net (fo=1, routed)           0.683    12.144    UART/USOUND/PLAYHZ/i___349_i_16_n_6
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.303    12.447 r  UART/USOUND/PLAYHZ/i___349_i_17/O
                         net (fo=1, routed)           0.000    12.447    UART/USOUND/PLAYHZ/i___349_i_17_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.845 r  UART/USOUND/PLAYHZ/i___349_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.845    UART/USOUND/PLAYHZ/i___349_i_15_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.116 f  UART/USOUND/PLAYHZ/i___349_i_10/CO[0]
                         net (fo=6, routed)           1.153    14.270    UART/USOUND/PLAYHZ/i___349_i_10_n_3
    SLICE_X36Y70         LUT1 (Prop_lut1_I0_O)        0.373    14.643 r  UART/USOUND/PLAYHZ/i___349_i_13/O
                         net (fo=1, routed)           0.000    14.643    UART/USOUND/PLAYHZ/i___349_i_13_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.041 r  UART/USOUND/PLAYHZ/i___349_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.041    UART/USOUND/PLAYHZ/i___349_i_8_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.375 f  UART/USOUND/PLAYHZ/i___349_i_5/O[1]
                         net (fo=1, routed)           0.962    16.336    UART/USOUND/PLAYHZ/i___349_i_5_n_6
    SLICE_X41Y70         LUT1 (Prop_lut1_I0_O)        0.303    16.639 r  UART/USOUND/PLAYHZ/i___349_i_6/O
                         net (fo=1, routed)           0.000    16.639    UART/USOUND/PLAYHZ/i___349_i_6_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.991 f  UART/USOUND/PLAYHZ/i___349_i_4/O[3]
                         net (fo=1, routed)           1.197    18.188    UART/USOUND/PLAYHZ/i___349_i_4_n_4
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.306    18.494 r  UART/USOUND/PLAYHZ/i___349_i_3/O
                         net (fo=1, routed)           0.000    18.494    UART/USOUND/PLAYHZ/i___349_i_3_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.044 r  UART/USOUND/PLAYHZ/i___349_i_1/CO[3]
                         net (fo=34, routed)          1.575    20.619    UART/USOUND/PLAYHZ/i___349_i_1_n_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.124    20.743 r  UART/USOUND/PLAYHZ/i___168__0/O
                         net (fo=1, routed)           0.000    20.743    UART/USOUND/PLAYHZ/i___168__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.293 r  UART/USOUND/PLAYHZ/i___359_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.293    UART/USOUND/PLAYHZ/i___359_i_1_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.407 r  UART/USOUND/PLAYHZ/i___357_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.407    UART/USOUND/PLAYHZ/i___357_i_1_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.521 r  UART/USOUND/PLAYHZ/i___356_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.521    UART/USOUND/PLAYHZ/i___356_i_2_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.635 r  UART/USOUND/PLAYHZ/i___356_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.644    UART/USOUND/PLAYHZ/i___356_i_1_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  UART/USOUND/PLAYHZ/i___355_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.758    UART/USOUND/PLAYHZ/i___355_i_2_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.029 r  UART/USOUND/PLAYHZ/i___355_i_1/CO[0]
                         net (fo=34, routed)          1.783    23.812    UART/USOUND/PLAYHZ/i___355_i_1_n_3
    SLICE_X38Y73         LUT2 (Prop_lut2_I0_O)        0.373    24.185 r  UART/USOUND/PLAYHZ/i___325_i_10/O
                         net (fo=1, routed)           0.000    24.185    UART/USOUND/PLAYHZ/i___325_i_10_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.718 r  UART/USOUND/PLAYHZ/i___325_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.718    UART/USOUND/PLAYHZ/i___325_i_4_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.835 r  UART/USOUND/PLAYHZ/i___325_i_2/CO[3]
                         net (fo=1, routed)           0.009    24.844    UART/USOUND/PLAYHZ/i___325_i_2_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.961 r  UART/USOUND/PLAYHZ/i___330_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.961    UART/USOUND/PLAYHZ/i___330_i_1_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.215 r  UART/USOUND/PLAYHZ/i___325_i_1/CO[0]
                         net (fo=34, routed)          1.754    26.969    UART/USOUND/PLAYHZ/i___325_i_1_n_3
    SLICE_X37Y71         LUT2 (Prop_lut2_I0_O)        0.367    27.336 r  UART/USOUND/PLAYHZ/i___361_i_5/O
                         net (fo=1, routed)           0.000    27.336    UART/USOUND/PLAYHZ/i___361_i_5_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.737 r  UART/USOUND/PLAYHZ/i___361_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.737    UART/USOUND/PLAYHZ/i___361_i_2_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.851 r  UART/USOUND/PLAYHZ/i___364_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.851    UART/USOUND/PLAYHZ/i___364_i_1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.965 r  UART/USOUND/PLAYHZ/i___363_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.965    UART/USOUND/PLAYHZ/i___363_i_2_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.079 r  UART/USOUND/PLAYHZ/i___363_i_1/CO[3]
                         net (fo=1, routed)           0.009    28.088    UART/USOUND/PLAYHZ/i___363_i_1_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.202 r  UART/USOUND/PLAYHZ/i___362_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.202    UART/USOUND/PLAYHZ/i___362_i_1_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.473 r  UART/USOUND/PLAYHZ/i___361_i_1/CO[0]
                         net (fo=34, routed)          2.171    30.644    UART/USOUND/PLAYHZ/i___361_i_1_n_3
    SLICE_X37Y65         LUT2 (Prop_lut2_I0_O)        0.373    31.017 r  UART/USOUND/PLAYHZ/i___361/O
                         net (fo=1, routed)           0.000    31.017    UART/USOUND/PLAYHZ/i___361_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.415 r  UART/USOUND/PLAYHZ/i___367_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.415    UART/USOUND/PLAYHZ/i___367_i_2_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.529 r  UART/USOUND/PLAYHZ/i___370_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.529    UART/USOUND/PLAYHZ/i___370_i_1_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.643 r  UART/USOUND/PLAYHZ/i___369_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.643    UART/USOUND/PLAYHZ/i___369_i_2_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.757 r  UART/USOUND/PLAYHZ/i___369_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.757    UART/USOUND/PLAYHZ/i___369_i_1_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.871 r  UART/USOUND/PLAYHZ/i___368_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.871    UART/USOUND/PLAYHZ/i___368_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.142 r  UART/USOUND/PLAYHZ/i___367_i_1/CO[0]
                         net (fo=34, routed)          1.490    33.632    UART/USOUND/PLAYHZ/i___367_i_1_n_3
    SLICE_X38Y65         LUT4 (Prop_lut4_I0_O)        0.373    34.005 r  UART/USOUND/PLAYHZ/i___152__0/O
                         net (fo=1, routed)           0.000    34.005    UART/USOUND/PLAYHZ/i___152__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.538 r  UART/USOUND/PLAYHZ/i___377_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.538    UART/USOUND/PLAYHZ/i___377_i_1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.655 r  UART/USOUND/PLAYHZ/i___373_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.655    UART/USOUND/PLAYHZ/i___373_i_2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.772 r  UART/USOUND/PLAYHZ/i___375_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.772    UART/USOUND/PLAYHZ/i___375_i_2_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.889 r  UART/USOUND/PLAYHZ/i___375_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.889    UART/USOUND/PLAYHZ/i___375_i_1_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.006 r  UART/USOUND/PLAYHZ/i___374_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.006    UART/USOUND/PLAYHZ/i___374_i_1_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.260 r  UART/USOUND/PLAYHZ/i___373_i_1/CO[0]
                         net (fo=34, routed)          1.597    36.857    UART/USOUND/PLAYHZ/i___373_i_1_n_3
    SLICE_X39Y65         LUT2 (Prop_lut2_I0_O)        0.367    37.224 r  UART/USOUND/PLAYHZ/i___383_i_3/O
                         net (fo=1, routed)           0.000    37.224    UART/USOUND/PLAYHZ/i___383_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.625 r  UART/USOUND/PLAYHZ/i___383_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.625    UART/USOUND/PLAYHZ/i___383_i_1_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.739 r  UART/USOUND/PLAYHZ/i___379_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.739    UART/USOUND/PLAYHZ/i___379_i_2_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.853 r  UART/USOUND/PLAYHZ/i___381_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.853    UART/USOUND/PLAYHZ/i___381_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.967 r  UART/USOUND/PLAYHZ/i___381_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.967    UART/USOUND/PLAYHZ/i___381_i_1_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.081 r  UART/USOUND/PLAYHZ/i___380_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.081    UART/USOUND/PLAYHZ/i___380_i_1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.352 r  UART/USOUND/PLAYHZ/i___379_i_1/CO[0]
                         net (fo=34, routed)          1.594    39.946    UART/USOUND/PLAYHZ/i___379_i_1_n_3
    SLICE_X40Y64         LUT4 (Prop_lut4_I0_O)        0.373    40.319 r  UART/USOUND/PLAYHZ/i___144__0/O
                         net (fo=1, routed)           0.000    40.319    UART/USOUND/PLAYHZ/i___144__0_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.869 r  UART/USOUND/PLAYHZ/i___389_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.869    UART/USOUND/PLAYHZ/i___389_i_1_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.983 r  UART/USOUND/PLAYHZ/i___385_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.983    UART/USOUND/PLAYHZ/i___385_i_2_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.097 r  UART/USOUND/PLAYHZ/i___387_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.097    UART/USOUND/PLAYHZ/i___387_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.211 r  UART/USOUND/PLAYHZ/i___387_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.211    UART/USOUND/PLAYHZ/i___387_i_1_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.325 r  UART/USOUND/PLAYHZ/i___386_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.325    UART/USOUND/PLAYHZ/i___386_i_1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.596 r  UART/USOUND/PLAYHZ/i___385_i_1/CO[0]
                         net (fo=34, routed)          1.833    43.429    UART/USOUND/PLAYHZ/i___385_i_1_n_3
    SLICE_X39Y59         LUT4 (Prop_lut4_I0_O)        0.373    43.802 r  UART/USOUND/PLAYHZ/i___140__0/O
                         net (fo=1, routed)           0.000    43.802    UART/USOUND/PLAYHZ/i___140__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.352 r  UART/USOUND/PLAYHZ/i___395_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.352    UART/USOUND/PLAYHZ/i___395_i_1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.466 r  UART/USOUND/PLAYHZ/i___391_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.466    UART/USOUND/PLAYHZ/i___391_i_2_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.580 r  UART/USOUND/PLAYHZ/i___393_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.580    UART/USOUND/PLAYHZ/i___393_i_2_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.694 r  UART/USOUND/PLAYHZ/i___393_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.694    UART/USOUND/PLAYHZ/i___393_i_1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.808 r  UART/USOUND/PLAYHZ/i___392_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.808    UART/USOUND/PLAYHZ/i___392_i_1_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.079 r  UART/USOUND/PLAYHZ/i___391_i_1/CO[0]
                         net (fo=34, routed)          1.623    46.702    UART/USOUND/PLAYHZ/i___391_i_1_n_3
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.373    47.075 r  UART/USOUND/PLAYHZ/i___136__0/O
                         net (fo=1, routed)           0.000    47.075    UART/USOUND/PLAYHZ/i___136__0_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.625 r  UART/USOUND/PLAYHZ/i___401_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.625    UART/USOUND/PLAYHZ/i___401_i_1_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.739 r  UART/USOUND/PLAYHZ/i___397_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.739    UART/USOUND/PLAYHZ/i___397_i_2_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.853 r  UART/USOUND/PLAYHZ/i___399_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.853    UART/USOUND/PLAYHZ/i___399_i_2_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.967 r  UART/USOUND/PLAYHZ/i___399_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.967    UART/USOUND/PLAYHZ/i___399_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.081 r  UART/USOUND/PLAYHZ/i___398_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.081    UART/USOUND/PLAYHZ/i___398_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.352 r  UART/USOUND/PLAYHZ/i___397_i_1/CO[0]
                         net (fo=34, routed)          1.754    50.106    UART/USOUND/PLAYHZ/i___397_i_1_n_3
    SLICE_X43Y58         LUT4 (Prop_lut4_I0_O)        0.373    50.479 r  UART/USOUND/PLAYHZ/i___132__0/O
                         net (fo=1, routed)           0.000    50.479    UART/USOUND/PLAYHZ/i___132__0_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.029 r  UART/USOUND/PLAYHZ/i___332_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.029    UART/USOUND/PLAYHZ/i___332_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.143 r  UART/USOUND/PLAYHZ/i___333_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.143    UART/USOUND/PLAYHZ/i___333_i_1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.257 r  UART/USOUND/PLAYHZ/i___331_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.257    UART/USOUND/PLAYHZ/i___331_i_4_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.371 r  UART/USOUND/PLAYHZ/i___331_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.371    UART/USOUND/PLAYHZ/i___331_i_2_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.485 r  UART/USOUND/PLAYHZ/i___335_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.485    UART/USOUND/PLAYHZ/i___335_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.756 r  UART/USOUND/PLAYHZ/i___331_i_1/CO[0]
                         net (fo=34, routed)          1.667    53.423    UART/USOUND/PLAYHZ/i___331_i_1_n_3
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.373    53.796 r  UART/USOUND/PLAYHZ/i___332/O
                         net (fo=1, routed)           0.000    53.796    UART/USOUND/PLAYHZ/i___332_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    54.176 r  UART/USOUND/PLAYHZ/i___407_i_1/CO[3]
                         net (fo=1, routed)           0.000    54.176    UART/USOUND/PLAYHZ/i___407_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.293 r  UART/USOUND/PLAYHZ/i___405_i_1/CO[3]
                         net (fo=1, routed)           0.000    54.293    UART/USOUND/PLAYHZ/i___405_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.410 r  UART/USOUND/PLAYHZ/i___404_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.410    UART/USOUND/PLAYHZ/i___404_i_2_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.527 r  UART/USOUND/PLAYHZ/i___404_i_1/CO[3]
                         net (fo=1, routed)           0.000    54.527    UART/USOUND/PLAYHZ/i___404_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.644 r  UART/USOUND/PLAYHZ/i___403_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.644    UART/USOUND/PLAYHZ/i___403_i_2_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    54.898 r  UART/USOUND/PLAYHZ/i___403_i_1/CO[0]
                         net (fo=34, routed)          1.965    56.862    UART/USOUND/PLAYHZ/i___403_i_1_n_3
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.367    57.229 r  UART/USOUND/PLAYHZ/i___124__0/O
                         net (fo=1, routed)           0.000    57.229    UART/USOUND/PLAYHZ/i___124__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.779 r  UART/USOUND/PLAYHZ/i___413_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.779    UART/USOUND/PLAYHZ/i___413_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.893 r  UART/USOUND/PLAYHZ/i___411_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.893    UART/USOUND/PLAYHZ/i___411_i_1_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.007 r  UART/USOUND/PLAYHZ/i___410_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.007    UART/USOUND/PLAYHZ/i___410_i_2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.121 r  UART/USOUND/PLAYHZ/i___410_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.121    UART/USOUND/PLAYHZ/i___410_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.235 r  UART/USOUND/PLAYHZ/i___409_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.235    UART/USOUND/PLAYHZ/i___409_i_2_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.506 r  UART/USOUND/PLAYHZ/i___409_i_1/CO[0]
                         net (fo=34, routed)          1.622    60.129    UART/USOUND/PLAYHZ/i___409_i_1_n_3
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.373    60.502 r  UART/USOUND/PLAYHZ/i___338_i_3/O
                         net (fo=1, routed)           0.000    60.502    UART/USOUND/PLAYHZ/i___338_i_3_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.903 r  UART/USOUND/PLAYHZ/i___338_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.903    UART/USOUND/PLAYHZ/i___338_i_1_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.017 r  UART/USOUND/PLAYHZ/i___339_i_1/CO[3]
                         net (fo=1, routed)           0.000    61.017    UART/USOUND/PLAYHZ/i___339_i_1_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.131 r  UART/USOUND/PLAYHZ/i___337_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.131    UART/USOUND/PLAYHZ/i___337_i_4_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.245 r  UART/USOUND/PLAYHZ/i___337_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.245    UART/USOUND/PLAYHZ/i___337_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.359 r  UART/USOUND/PLAYHZ/i___342_i_1/CO[3]
                         net (fo=1, routed)           0.000    61.359    UART/USOUND/PLAYHZ/i___342_i_1_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.630 r  UART/USOUND/PLAYHZ/i___337_i_1/CO[0]
                         net (fo=34, routed)          1.570    63.200    UART/USOUND/PLAYHZ/i___337_i_1_n_3
    SLICE_X42Y52         LUT4 (Prop_lut4_I0_O)        0.373    63.573 r  UART/USOUND/PLAYHZ/i___116__0/O
                         net (fo=1, routed)           0.000    63.573    UART/USOUND/PLAYHZ/i___116__0_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.106 r  UART/USOUND/PLAYHZ/i___415_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.106    UART/USOUND/PLAYHZ/i___415_i_2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.223 r  UART/USOUND/PLAYHZ/i___418_i_1/CO[3]
                         net (fo=1, routed)           0.000    64.223    UART/USOUND/PLAYHZ/i___418_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.340 r  UART/USOUND/PLAYHZ/i___417_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.340    UART/USOUND/PLAYHZ/i___417_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.457 r  UART/USOUND/PLAYHZ/i___417_i_1/CO[3]
                         net (fo=1, routed)           0.000    64.457    UART/USOUND/PLAYHZ/i___417_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.574 r  UART/USOUND/PLAYHZ/i___416_i_1/CO[3]
                         net (fo=1, routed)           0.000    64.574    UART/USOUND/PLAYHZ/i___416_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.828 r  UART/USOUND/PLAYHZ/i___415_i_1/CO[0]
                         net (fo=34, routed)          1.538    66.366    UART/USOUND/PLAYHZ/i___415_i_1_n_3
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.367    66.733 r  UART/USOUND/PLAYHZ/i___112__0/O
                         net (fo=1, routed)           0.000    66.733    UART/USOUND/PLAYHZ/i___112__0_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.283 r  UART/USOUND/PLAYHZ/i___421_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.283    UART/USOUND/PLAYHZ/i___421_i_2_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.397 r  UART/USOUND/PLAYHZ/i___424_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.397    UART/USOUND/PLAYHZ/i___424_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.511 r  UART/USOUND/PLAYHZ/i___423_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.511    UART/USOUND/PLAYHZ/i___423_i_2_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.625 r  UART/USOUND/PLAYHZ/i___423_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.625    UART/USOUND/PLAYHZ/i___423_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.739 r  UART/USOUND/PLAYHZ/i___422_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.739    UART/USOUND/PLAYHZ/i___422_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.010 r  UART/USOUND/PLAYHZ/i___421_i_1/CO[0]
                         net (fo=34, routed)          2.220    70.230    UART/USOUND/PLAYHZ/i___421_i_1_n_3
    SLICE_X44Y51         LUT4 (Prop_lut4_I0_O)        0.373    70.603 r  UART/USOUND/PLAYHZ/i___108__0/O
                         net (fo=1, routed)           0.000    70.603    UART/USOUND/PLAYHZ/i___108__0_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.153 r  UART/USOUND/PLAYHZ/i___431_i_1/CO[3]
                         net (fo=1, routed)           0.000    71.153    UART/USOUND/PLAYHZ/i___431_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.267 r  UART/USOUND/PLAYHZ/i___427_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.267    UART/USOUND/PLAYHZ/i___427_i_2_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  UART/USOUND/PLAYHZ/i___429_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.381    UART/USOUND/PLAYHZ/i___429_i_2_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  UART/USOUND/PLAYHZ/i___429_i_1/CO[3]
                         net (fo=1, routed)           0.000    71.495    UART/USOUND/PLAYHZ/i___429_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  UART/USOUND/PLAYHZ/i___428_i_1/CO[3]
                         net (fo=1, routed)           0.000    71.609    UART/USOUND/PLAYHZ/i___428_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    71.880 r  UART/USOUND/PLAYHZ/i___427_i_1/CO[0]
                         net (fo=34, routed)          1.907    73.787    UART/USOUND/PLAYHZ/i___427_i_1_n_3
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.373    74.160 r  UART/USOUND/PLAYHZ/i___435_i_8/O
                         net (fo=1, routed)           0.000    74.160    UART/USOUND/PLAYHZ/i___435_i_8_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.710 r  UART/USOUND/PLAYHZ/i___435_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.710    UART/USOUND/PLAYHZ/i___435_i_2_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.824 r  UART/USOUND/PLAYHZ/i___435_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.824    UART/USOUND/PLAYHZ/i___435_i_1_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.938 r  UART/USOUND/PLAYHZ/i___434_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.938    UART/USOUND/PLAYHZ/i___434_i_1_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    75.209 r  UART/USOUND/PLAYHZ/i___433_i_1/CO[0]
                         net (fo=34, routed)          1.586    76.795    UART/USOUND/PLAYHZ/i___433_i_1_n_3
    SLICE_X47Y50         LUT2 (Prop_lut2_I0_O)        0.373    77.168 r  UART/USOUND/PLAYHZ/i___439_i_5/O
                         net (fo=1, routed)           0.000    77.168    UART/USOUND/PLAYHZ/i___439_i_5_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.718 r  UART/USOUND/PLAYHZ/i___439_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.718    UART/USOUND/PLAYHZ/i___439_i_2_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.832 r  UART/USOUND/PLAYHZ/i___441_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.832    UART/USOUND/PLAYHZ/i___441_i_2_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.946 r  UART/USOUND/PLAYHZ/i___441_i_1/CO[3]
                         net (fo=1, routed)           0.000    77.946    UART/USOUND/PLAYHZ/i___441_i_1_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.060 r  UART/USOUND/PLAYHZ/i___440_i_1/CO[3]
                         net (fo=1, routed)           0.000    78.060    UART/USOUND/PLAYHZ/i___440_i_1_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    78.331 r  UART/USOUND/PLAYHZ/i___439_i_1/CO[0]
                         net (fo=34, routed)          2.075    80.406    UART/USOUND/PLAYHZ/i___439_i_1_n_3
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.373    80.779 r  UART/USOUND/PLAYHZ/i___443/O
                         net (fo=1, routed)           0.000    80.779    UART/USOUND/PLAYHZ/i___443_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    81.177 r  UART/USOUND/PLAYHZ/i___449_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.177    UART/USOUND/PLAYHZ/i___449_i_1_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.291 r  UART/USOUND/PLAYHZ/i___445_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.291    UART/USOUND/PLAYHZ/i___445_i_2_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.405 r  UART/USOUND/PLAYHZ/i___447_i_2/CO[3]
                         net (fo=1, routed)           0.001    81.406    UART/USOUND/PLAYHZ/i___447_i_2_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.520 r  UART/USOUND/PLAYHZ/i___447_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.520    UART/USOUND/PLAYHZ/i___447_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.634 r  UART/USOUND/PLAYHZ/i___446_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.634    UART/USOUND/PLAYHZ/i___446_i_1_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.905 r  UART/USOUND/PLAYHZ/i___445_i_1/CO[0]
                         net (fo=34, routed)          1.977    83.882    UART/USOUND/PLAYHZ/i___445_i_1_n_3
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.373    84.255 r  UART/USOUND/PLAYHZ/i___455_i_3/O
                         net (fo=1, routed)           0.000    84.255    UART/USOUND/PLAYHZ/i___455_i_3_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.631 r  UART/USOUND/PLAYHZ/i___455_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.631    UART/USOUND/PLAYHZ/i___455_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.748 r  UART/USOUND/PLAYHZ/i___451_i_2/CO[3]
                         net (fo=1, routed)           0.000    84.748    UART/USOUND/PLAYHZ/i___451_i_2_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.865 r  UART/USOUND/PLAYHZ/i___453_i_2/CO[3]
                         net (fo=1, routed)           0.000    84.865    UART/USOUND/PLAYHZ/i___453_i_2_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.982 r  UART/USOUND/PLAYHZ/i___453_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.982    UART/USOUND/PLAYHZ/i___453_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.099 r  UART/USOUND/PLAYHZ/i___452_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.099    UART/USOUND/PLAYHZ/i___452_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    85.353 r  UART/USOUND/PLAYHZ/i___451_i_1/CO[0]
                         net (fo=34, routed)          1.782    87.135    UART/USOUND/PLAYHZ/i___451_i_1_n_3
    SLICE_X53Y44         LUT4 (Prop_lut4_I0_O)        0.367    87.502 r  UART/USOUND/PLAYHZ/i___88__0/O
                         net (fo=1, routed)           0.000    87.502    UART/USOUND/PLAYHZ/i___88__0_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.052 r  UART/USOUND/PLAYHZ/i___344_i_1/CO[3]
                         net (fo=1, routed)           0.000    88.052    UART/USOUND/PLAYHZ/i___344_i_1_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.166 r  UART/USOUND/PLAYHZ/i___345_i_1/CO[3]
                         net (fo=1, routed)           0.000    88.166    UART/USOUND/PLAYHZ/i___345_i_1_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.280 r  UART/USOUND/PLAYHZ/i___343_i_4/CO[3]
                         net (fo=1, routed)           0.000    88.280    UART/USOUND/PLAYHZ/i___343_i_4_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.394 r  UART/USOUND/PLAYHZ/i___343_i_2/CO[3]
                         net (fo=1, routed)           0.000    88.394    UART/USOUND/PLAYHZ/i___343_i_2_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.508 r  UART/USOUND/PLAYHZ/i___347_i_1/CO[3]
                         net (fo=1, routed)           0.000    88.508    UART/USOUND/PLAYHZ/i___347_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    88.779 r  UART/USOUND/PLAYHZ/i___343_i_1/CO[0]
                         net (fo=34, routed)          1.872    90.651    UART/USOUND/PLAYHZ/i___343_i_1_n_3
    SLICE_X50Y42         LUT2 (Prop_lut2_I0_O)        0.373    91.024 r  UART/USOUND/PLAYHZ/i___461_i_3/O
                         net (fo=1, routed)           0.000    91.024    UART/USOUND/PLAYHZ/i___461_i_3_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    91.400 r  UART/USOUND/PLAYHZ/i___461_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.400    UART/USOUND/PLAYHZ/i___461_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.517 r  UART/USOUND/PLAYHZ/i___459_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.517    UART/USOUND/PLAYHZ/i___459_i_1_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.634 r  UART/USOUND/PLAYHZ/i___458_i_2/CO[3]
                         net (fo=1, routed)           0.000    91.634    UART/USOUND/PLAYHZ/i___458_i_2_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.751 r  UART/USOUND/PLAYHZ/i___458_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.751    UART/USOUND/PLAYHZ/i___458_i_1_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.868 r  UART/USOUND/PLAYHZ/i___457_i_2/CO[3]
                         net (fo=1, routed)           0.000    91.868    UART/USOUND/PLAYHZ/i___457_i_2_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.122 r  UART/USOUND/PLAYHZ/i___457_i_1/CO[0]
                         net (fo=34, routed)          1.248    93.371    UART/USOUND/PLAYHZ/i___457_i_1_n_3
    SLICE_X51Y43         LUT2 (Prop_lut2_I0_O)        0.367    93.738 r  UART/USOUND/PLAYHZ/i___467_i_3/O
                         net (fo=1, routed)           0.000    93.738    UART/USOUND/PLAYHZ/i___467_i_3_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    94.139 r  UART/USOUND/PLAYHZ/i___467_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.139    UART/USOUND/PLAYHZ/i___467_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.253 r  UART/USOUND/PLAYHZ/i___465_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.253    UART/USOUND/PLAYHZ/i___465_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.367 r  UART/USOUND/PLAYHZ/i___464_i_2/CO[3]
                         net (fo=1, routed)           0.000    94.367    UART/USOUND/PLAYHZ/i___464_i_2_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.481 r  UART/USOUND/PLAYHZ/i___464_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.481    UART/USOUND/PLAYHZ/i___464_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.595 r  UART/USOUND/PLAYHZ/i___463_i_2/CO[3]
                         net (fo=1, routed)           0.000    94.595    UART/USOUND/PLAYHZ/i___463_i_2_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.866 r  UART/USOUND/PLAYHZ/i___463_i_1/CO[0]
                         net (fo=34, routed)          1.870    96.736    UART/USOUND/PLAYHZ/i___463_i_1_n_3
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.373    97.109 r  UART/USOUND/PLAYHZ/i___467/O
                         net (fo=1, routed)           0.000    97.109    UART/USOUND/PLAYHZ/i___467_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.659 r  UART/USOUND/PLAYHZ/i___176_i_87/CO[3]
                         net (fo=1, routed)           0.000    97.659    UART/USOUND/PLAYHZ/i___176_i_87_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.773 r  UART/USOUND/PLAYHZ/i___176_i_60/CO[3]
                         net (fo=1, routed)           0.000    97.773    UART/USOUND/PLAYHZ/i___176_i_60_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.887 r  UART/USOUND/PLAYHZ/i___176_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.887    UART/USOUND/PLAYHZ/i___176_i_40_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.001 r  UART/USOUND/PLAYHZ/i___176_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.001    UART/USOUND/PLAYHZ/i___176_i_16_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.115 f  UART/USOUND/PLAYHZ/i___176_i_5/CO[3]
                         net (fo=1, routed)           1.345    99.459    UART/USOUND/PLAYHZ/i___176_i_5_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124    99.583 r  UART/USOUND/PLAYHZ/i___176_i_1/O
                         net (fo=1, routed)           1.593   101.177    UART/USOUND/PLAYHZ/i___176_i_1_n_0
    SLICE_X40Y80         LUT4 (Prop_lut4_I0_O)        0.124   101.301 r  UART/USOUND/PLAYHZ/i___176/O
                         net (fo=1, routed)           0.000   101.301    UART/USOUND/PLAYHZ/i___176_n_0
    SLICE_X40Y80         FDRE                                         r  UART/USOUND/PLAYHZ/o_Sound_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.957ns  (logic 12.522ns (26.111%)  route 35.435ns (73.889%))
  Logic Levels:           44  (CARRY4=18 FDRE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=3 LUT5=3 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[1]/C
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/URX/r_RX_Byte_reg[1]/Q
                         net (fo=66, routed)          3.902     4.358    UART/URX/Data_Recieved[1]
    SLICE_X46Y82         LUT4 (Prop_lut4_I2_O)        0.148     4.506 r  UART/URX/shop_select_i_2/O
                         net (fo=35, routed)          2.213     6.719    UART/UUPDATE/update0
    SLICE_X60Y71         LUT6 (Prop_lut6_I3_O)        0.328     7.047 r  UART/UUPDATE/geld[30]_i_4/O
                         net (fo=85, routed)          1.028     8.075    UART/UHANDLE/geld_reg[8]_6
    SLICE_X54Y70         LUT5 (Prop_lut5_I3_O)        0.124     8.199 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         3.293    11.492    UART/UHANDLE/r_RX_Byte_reg[0]
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.616 r  UART/UHANDLE/Number[3]_i_236/O
                         net (fo=2, routed)           0.484    12.100    UART/UHANDLE/p_0_in[0]
    SLICE_X62Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.680 r  UART/UHANDLE/Number_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    12.680    UART/UHANDLE/Number_reg[3]_i_96_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  UART/UHANDLE/Number_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000    12.794    UART/UUPDATE/Number[3]_i_331_0[0]
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  UART/UUPDATE/Number_reg[3]_i_372/CO[3]
                         net (fo=1, routed)           0.000    12.908    UART/UUPDATE/Number_reg[3]_i_372_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  UART/UUPDATE/Number_reg[3]_i_371/CO[3]
                         net (fo=1, routed)           0.000    13.022    UART/UUPDATE/Number_reg[3]_i_371_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.261 r  UART/UUPDATE/Number_reg[3]_i_924/O[2]
                         net (fo=1, routed)           0.590    13.850    UART/UUPDATE/UHANDLE/Number6[19]
    SLICE_X64Y87         LUT6 (Prop_lut6_I1_O)        0.302    14.152 r  UART/UUPDATE/Number[3]_i_774/O
                         net (fo=70, routed)          3.415    17.567    UART/UUPDATE/Number[3]_i_774_n_0
    SLICE_X51Y77         LUT3 (Prop_lut3_I2_O)        0.124    17.691 r  UART/UUPDATE/Number[3]_i_1109/O
                         net (fo=3, routed)           1.705    19.396    UART/UUPDATE/Number[3]_i_1109_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.903 r  UART/UUPDATE/Number_reg[3]_i_867/CO[3]
                         net (fo=1, routed)           0.000    19.903    UART/UUPDATE/Number_reg[3]_i_867_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.216 r  UART/UUPDATE/Number_reg[3]_i_862/O[3]
                         net (fo=3, routed)           1.480    21.696    UART/UUPDATE/Number_reg[3]_i_862_n_4
    SLICE_X57Y90         LUT3 (Prop_lut3_I0_O)        0.306    22.002 r  UART/UUPDATE/Number[3]_i_863/O
                         net (fo=2, routed)           0.983    22.986    UART/UUPDATE/Number[3]_i_863_n_0
    SLICE_X54Y87         LUT5 (Prop_lut5_I4_O)        0.150    23.136 r  UART/UUPDATE/Number[3]_i_699/O
                         net (fo=2, routed)           0.422    23.558    UART/UUPDATE/Number[3]_i_699_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.328    23.886 r  UART/UUPDATE/Number[3]_i_703/O
                         net (fo=1, routed)           0.000    23.886    UART/UUPDATE/Number[3]_i_703_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.287 r  UART/UUPDATE/Number_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    24.287    UART/UUPDATE/Number_reg[3]_i_519_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.526 r  UART/UUPDATE/Number_reg[3]_i_708/O[2]
                         net (fo=4, routed)           0.809    25.335    UART/UUPDATE/Number_reg[3]_i_708_n_5
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.331    25.666 r  UART/UUPDATE/Number[3]_i_691/O
                         net (fo=2, routed)           0.708    26.374    UART/UUPDATE/Number[3]_i_691_n_0
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.331    26.705 r  UART/UUPDATE/Number[3]_i_694/O
                         net (fo=1, routed)           0.000    26.705    UART/UUPDATE/Number[3]_i_694_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.081 r  UART/UUPDATE/Number_reg[3]_i_510/CO[3]
                         net (fo=1, routed)           0.000    27.081    UART/UUPDATE/Number_reg[3]_i_510_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.404 r  UART/UUPDATE/Number_reg[3]_i_707/O[1]
                         net (fo=2, routed)           0.966    28.370    UART/UUPDATE/Number_reg[3]_i_707_n_6
    SLICE_X54Y89         LUT3 (Prop_lut3_I0_O)        0.306    28.676 r  UART/UUPDATE/Number[3]_i_521/O
                         net (fo=1, routed)           0.000    28.676    UART/UUPDATE/Number[3]_i_521_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    28.928 r  UART/UUPDATE/Number_reg[3]_i_373/O[0]
                         net (fo=1, routed)           0.690    29.618    UART/UUPDATE/Number_reg[3]_i_373_n_7
    SLICE_X55Y89         LUT2 (Prop_lut2_I1_O)        0.295    29.913 r  UART/UUPDATE/Number[3]_i_194/O
                         net (fo=1, routed)           0.000    29.913    UART/UUPDATE/Number[3]_i_194_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.493 f  UART/UUPDATE/Number_reg[3]_i_78/O[2]
                         net (fo=1, routed)           1.084    31.577    UART/UUPDATE/Number_reg[3]_i_78_n_5
    SLICE_X55Y92         LUT1 (Prop_lut1_I0_O)        0.302    31.879 r  UART/UUPDATE/Number[3]_i_188/O
                         net (fo=1, routed)           0.000    31.879    UART/UUPDATE/Number[3]_i_188_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    32.193 r  UART/UUPDATE/Number_reg[3]_i_77/CO[2]
                         net (fo=35, routed)          1.880    34.073    UART/UHANDLE/Number[3]_i_539[0]
    SLICE_X54Y90         LUT3 (Prop_lut3_I1_O)        0.313    34.386 r  UART/UHANDLE/Number[3]_i_218/O
                         net (fo=1, routed)           0.600    34.987    UART/UHANDLE/Number4[4]
    SLICE_X53Y90         LUT6 (Prop_lut6_I3_O)        0.124    35.111 r  UART/UHANDLE/Number[3]_i_85/O
                         net (fo=3, routed)           0.870    35.981    UART/UHANDLE/Number[3]_i_220_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I0_O)        0.124    36.105 f  UART/UHANDLE/Number[3]_i_79/O
                         net (fo=20, routed)          1.170    37.275    UART/UUPDATE/Number_reg[3]_i_81_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I4_O)        0.124    37.399 r  UART/UUPDATE/Number[3]_i_35/O
                         net (fo=15, routed)          1.073    38.472    UART/UUPDATE/Number[3]_i_526_n_0
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.124    38.596 r  UART/UUPDATE/Number[3]_i_714/O
                         net (fo=1, routed)           0.000    38.596    UART/UUPDATE/Number[3]_i_714_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.129 r  UART/UUPDATE/Number_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    39.129    UART/UUPDATE/Number_reg[3]_i_525_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.452 r  UART/UUPDATE/Number_reg[3]_i_390/O[1]
                         net (fo=2, routed)           0.640    40.093    UART/UUPDATE/Number_reg[3]_i_390_n_6
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.331    40.424 r  UART/UUPDATE/Number[3]_i_202/O
                         net (fo=2, routed)           0.839    41.263    UART/UUPDATE/Number[3]_i_202_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.332    41.595 r  UART/UUPDATE/Number[3]_i_206/O
                         net (fo=1, routed)           0.000    41.595    UART/UUPDATE/Number[3]_i_206_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    42.142 r  UART/UUPDATE/Number_reg[3]_i_81/O[2]
                         net (fo=3, routed)           0.745    42.886    UART/UUPDATE/Number_reg[3]_i_81_n_5
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.302    43.188 r  UART/UUPDATE/Number[3]_i_208/O
                         net (fo=1, routed)           0.685    43.873    UART/UUPDATE/Number[3]_i_208_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    44.239 r  UART/UUPDATE/Number_reg[3]_i_82/CO[2]
                         net (fo=4, routed)           0.796    45.035    UART/UUPDATE/Number_reg[3]_i_82_n_1
    SLICE_X52Y92         LUT6 (Prop_lut6_I5_O)        0.310    45.345 r  UART/UUPDATE/Number[2]_i_11/O
                         net (fo=1, routed)           1.538    46.883    UART/UHANDLE/Number_reg[2]_3
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.124    47.007 r  UART/UHANDLE/Number[2]_i_3/O
                         net (fo=1, routed)           0.826    47.833    UART/UHANDLE/Number[2]_i_3_n_0
    SLICE_X35Y97         LUT5 (Prop_lut5_I1_O)        0.124    47.957 r  UART/UHANDLE/Number[2]_i_1/O
                         net (fo=1, routed)           0.000    47.957    UART/UHANDLE/Number[2]_i_1_n_0
    SLICE_X35Y97         FDRE                                         r  UART/UHANDLE/Number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.217ns  (logic 12.522ns (26.520%)  route 34.695ns (73.480%))
  Logic Levels:           44  (CARRY4=18 FDRE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=3 LUT5=3 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[1]/C
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/URX/r_RX_Byte_reg[1]/Q
                         net (fo=66, routed)          3.902     4.358    UART/URX/Data_Recieved[1]
    SLICE_X46Y82         LUT4 (Prop_lut4_I2_O)        0.148     4.506 r  UART/URX/shop_select_i_2/O
                         net (fo=35, routed)          2.213     6.719    UART/UUPDATE/update0
    SLICE_X60Y71         LUT6 (Prop_lut6_I3_O)        0.328     7.047 r  UART/UUPDATE/geld[30]_i_4/O
                         net (fo=85, routed)          1.028     8.075    UART/UHANDLE/geld_reg[8]_6
    SLICE_X54Y70         LUT5 (Prop_lut5_I3_O)        0.124     8.199 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         3.293    11.492    UART/UHANDLE/r_RX_Byte_reg[0]
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.616 r  UART/UHANDLE/Number[3]_i_236/O
                         net (fo=2, routed)           0.484    12.100    UART/UHANDLE/p_0_in[0]
    SLICE_X62Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.680 r  UART/UHANDLE/Number_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    12.680    UART/UHANDLE/Number_reg[3]_i_96_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  UART/UHANDLE/Number_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000    12.794    UART/UUPDATE/Number[3]_i_331_0[0]
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  UART/UUPDATE/Number_reg[3]_i_372/CO[3]
                         net (fo=1, routed)           0.000    12.908    UART/UUPDATE/Number_reg[3]_i_372_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  UART/UUPDATE/Number_reg[3]_i_371/CO[3]
                         net (fo=1, routed)           0.000    13.022    UART/UUPDATE/Number_reg[3]_i_371_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.261 r  UART/UUPDATE/Number_reg[3]_i_924/O[2]
                         net (fo=1, routed)           0.590    13.850    UART/UUPDATE/UHANDLE/Number6[19]
    SLICE_X64Y87         LUT6 (Prop_lut6_I1_O)        0.302    14.152 r  UART/UUPDATE/Number[3]_i_774/O
                         net (fo=70, routed)          3.415    17.567    UART/UUPDATE/Number[3]_i_774_n_0
    SLICE_X51Y77         LUT3 (Prop_lut3_I2_O)        0.124    17.691 r  UART/UUPDATE/Number[3]_i_1109/O
                         net (fo=3, routed)           1.705    19.396    UART/UUPDATE/Number[3]_i_1109_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.903 r  UART/UUPDATE/Number_reg[3]_i_867/CO[3]
                         net (fo=1, routed)           0.000    19.903    UART/UUPDATE/Number_reg[3]_i_867_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.216 r  UART/UUPDATE/Number_reg[3]_i_862/O[3]
                         net (fo=3, routed)           1.480    21.696    UART/UUPDATE/Number_reg[3]_i_862_n_4
    SLICE_X57Y90         LUT3 (Prop_lut3_I0_O)        0.306    22.002 r  UART/UUPDATE/Number[3]_i_863/O
                         net (fo=2, routed)           0.983    22.986    UART/UUPDATE/Number[3]_i_863_n_0
    SLICE_X54Y87         LUT5 (Prop_lut5_I4_O)        0.150    23.136 r  UART/UUPDATE/Number[3]_i_699/O
                         net (fo=2, routed)           0.422    23.558    UART/UUPDATE/Number[3]_i_699_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.328    23.886 r  UART/UUPDATE/Number[3]_i_703/O
                         net (fo=1, routed)           0.000    23.886    UART/UUPDATE/Number[3]_i_703_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.287 r  UART/UUPDATE/Number_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    24.287    UART/UUPDATE/Number_reg[3]_i_519_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.526 r  UART/UUPDATE/Number_reg[3]_i_708/O[2]
                         net (fo=4, routed)           0.809    25.335    UART/UUPDATE/Number_reg[3]_i_708_n_5
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.331    25.666 r  UART/UUPDATE/Number[3]_i_691/O
                         net (fo=2, routed)           0.708    26.374    UART/UUPDATE/Number[3]_i_691_n_0
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.331    26.705 r  UART/UUPDATE/Number[3]_i_694/O
                         net (fo=1, routed)           0.000    26.705    UART/UUPDATE/Number[3]_i_694_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.081 r  UART/UUPDATE/Number_reg[3]_i_510/CO[3]
                         net (fo=1, routed)           0.000    27.081    UART/UUPDATE/Number_reg[3]_i_510_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.404 r  UART/UUPDATE/Number_reg[3]_i_707/O[1]
                         net (fo=2, routed)           0.966    28.370    UART/UUPDATE/Number_reg[3]_i_707_n_6
    SLICE_X54Y89         LUT3 (Prop_lut3_I0_O)        0.306    28.676 r  UART/UUPDATE/Number[3]_i_521/O
                         net (fo=1, routed)           0.000    28.676    UART/UUPDATE/Number[3]_i_521_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    28.928 r  UART/UUPDATE/Number_reg[3]_i_373/O[0]
                         net (fo=1, routed)           0.690    29.618    UART/UUPDATE/Number_reg[3]_i_373_n_7
    SLICE_X55Y89         LUT2 (Prop_lut2_I1_O)        0.295    29.913 r  UART/UUPDATE/Number[3]_i_194/O
                         net (fo=1, routed)           0.000    29.913    UART/UUPDATE/Number[3]_i_194_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.493 f  UART/UUPDATE/Number_reg[3]_i_78/O[2]
                         net (fo=1, routed)           1.084    31.577    UART/UUPDATE/Number_reg[3]_i_78_n_5
    SLICE_X55Y92         LUT1 (Prop_lut1_I0_O)        0.302    31.879 r  UART/UUPDATE/Number[3]_i_188/O
                         net (fo=1, routed)           0.000    31.879    UART/UUPDATE/Number[3]_i_188_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    32.193 r  UART/UUPDATE/Number_reg[3]_i_77/CO[2]
                         net (fo=35, routed)          1.880    34.073    UART/UHANDLE/Number[3]_i_539[0]
    SLICE_X54Y90         LUT3 (Prop_lut3_I1_O)        0.313    34.386 r  UART/UHANDLE/Number[3]_i_218/O
                         net (fo=1, routed)           0.600    34.987    UART/UHANDLE/Number4[4]
    SLICE_X53Y90         LUT6 (Prop_lut6_I3_O)        0.124    35.111 r  UART/UHANDLE/Number[3]_i_85/O
                         net (fo=3, routed)           0.870    35.981    UART/UHANDLE/Number[3]_i_220_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I0_O)        0.124    36.105 f  UART/UHANDLE/Number[3]_i_79/O
                         net (fo=20, routed)          1.170    37.275    UART/UUPDATE/Number_reg[3]_i_81_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I4_O)        0.124    37.399 r  UART/UUPDATE/Number[3]_i_35/O
                         net (fo=15, routed)          1.073    38.472    UART/UUPDATE/Number[3]_i_526_n_0
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.124    38.596 r  UART/UUPDATE/Number[3]_i_714/O
                         net (fo=1, routed)           0.000    38.596    UART/UUPDATE/Number[3]_i_714_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.129 r  UART/UUPDATE/Number_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    39.129    UART/UUPDATE/Number_reg[3]_i_525_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.452 r  UART/UUPDATE/Number_reg[3]_i_390/O[1]
                         net (fo=2, routed)           0.640    40.093    UART/UUPDATE/Number_reg[3]_i_390_n_6
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.331    40.424 r  UART/UUPDATE/Number[3]_i_202/O
                         net (fo=2, routed)           0.839    41.263    UART/UUPDATE/Number[3]_i_202_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.332    41.595 r  UART/UUPDATE/Number[3]_i_206/O
                         net (fo=1, routed)           0.000    41.595    UART/UUPDATE/Number[3]_i_206_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    42.142 r  UART/UUPDATE/Number_reg[3]_i_81/O[2]
                         net (fo=3, routed)           0.745    42.886    UART/UUPDATE/Number_reg[3]_i_81_n_5
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.302    43.188 r  UART/UUPDATE/Number[3]_i_208/O
                         net (fo=1, routed)           0.685    43.873    UART/UUPDATE/Number[3]_i_208_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    44.239 f  UART/UUPDATE/Number_reg[3]_i_82/CO[2]
                         net (fo=4, routed)           0.515    44.754    UART/UUPDATE/Number_reg[3]_i_82_n_1
    SLICE_X52Y92         LUT5 (Prop_lut5_I1_O)        0.310    45.064 r  UART/UUPDATE/Number[0]_i_11/O
                         net (fo=1, routed)           1.245    46.309    UART/UUPDATE/Number[0]_i_11_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I0_O)        0.124    46.433 f  UART/UUPDATE/Number[0]_i_5/O
                         net (fo=1, routed)           0.661    47.094    UART/UHANDLE/Number_reg[0]_4
    SLICE_X36Y93         LUT6 (Prop_lut6_I3_O)        0.124    47.218 r  UART/UHANDLE/Number[0]_i_1/O
                         net (fo=1, routed)           0.000    47.218    UART/UHANDLE/Number[0]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  UART/UHANDLE/Number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.020ns  (logic 12.896ns (27.427%)  route 34.124ns (72.573%))
  Logic Levels:           45  (CARRY4=18 FDRE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=3 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[1]/C
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/URX/r_RX_Byte_reg[1]/Q
                         net (fo=66, routed)          3.902     4.358    UART/URX/Data_Recieved[1]
    SLICE_X46Y82         LUT4 (Prop_lut4_I2_O)        0.148     4.506 r  UART/URX/shop_select_i_2/O
                         net (fo=35, routed)          2.213     6.719    UART/UUPDATE/update0
    SLICE_X60Y71         LUT6 (Prop_lut6_I3_O)        0.328     7.047 r  UART/UUPDATE/geld[30]_i_4/O
                         net (fo=85, routed)          1.028     8.075    UART/UHANDLE/geld_reg[8]_6
    SLICE_X54Y70         LUT5 (Prop_lut5_I3_O)        0.124     8.199 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         3.293    11.492    UART/UHANDLE/r_RX_Byte_reg[0]
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.616 r  UART/UHANDLE/Number[3]_i_236/O
                         net (fo=2, routed)           0.484    12.100    UART/UHANDLE/p_0_in[0]
    SLICE_X62Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.680 r  UART/UHANDLE/Number_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    12.680    UART/UHANDLE/Number_reg[3]_i_96_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  UART/UHANDLE/Number_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000    12.794    UART/UUPDATE/Number[3]_i_331_0[0]
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  UART/UUPDATE/Number_reg[3]_i_372/CO[3]
                         net (fo=1, routed)           0.000    12.908    UART/UUPDATE/Number_reg[3]_i_372_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  UART/UUPDATE/Number_reg[3]_i_371/CO[3]
                         net (fo=1, routed)           0.000    13.022    UART/UUPDATE/Number_reg[3]_i_371_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.261 r  UART/UUPDATE/Number_reg[3]_i_924/O[2]
                         net (fo=1, routed)           0.590    13.850    UART/UUPDATE/UHANDLE/Number6[19]
    SLICE_X64Y87         LUT6 (Prop_lut6_I1_O)        0.302    14.152 r  UART/UUPDATE/Number[3]_i_774/O
                         net (fo=70, routed)          3.415    17.567    UART/UUPDATE/Number[3]_i_774_n_0
    SLICE_X51Y77         LUT3 (Prop_lut3_I2_O)        0.124    17.691 r  UART/UUPDATE/Number[3]_i_1109/O
                         net (fo=3, routed)           1.705    19.396    UART/UUPDATE/Number[3]_i_1109_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.903 r  UART/UUPDATE/Number_reg[3]_i_867/CO[3]
                         net (fo=1, routed)           0.000    19.903    UART/UUPDATE/Number_reg[3]_i_867_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.216 r  UART/UUPDATE/Number_reg[3]_i_862/O[3]
                         net (fo=3, routed)           1.480    21.696    UART/UUPDATE/Number_reg[3]_i_862_n_4
    SLICE_X57Y90         LUT3 (Prop_lut3_I0_O)        0.306    22.002 r  UART/UUPDATE/Number[3]_i_863/O
                         net (fo=2, routed)           0.983    22.986    UART/UUPDATE/Number[3]_i_863_n_0
    SLICE_X54Y87         LUT5 (Prop_lut5_I4_O)        0.150    23.136 r  UART/UUPDATE/Number[3]_i_699/O
                         net (fo=2, routed)           0.422    23.558    UART/UUPDATE/Number[3]_i_699_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.328    23.886 r  UART/UUPDATE/Number[3]_i_703/O
                         net (fo=1, routed)           0.000    23.886    UART/UUPDATE/Number[3]_i_703_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.287 r  UART/UUPDATE/Number_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    24.287    UART/UUPDATE/Number_reg[3]_i_519_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.526 r  UART/UUPDATE/Number_reg[3]_i_708/O[2]
                         net (fo=4, routed)           0.809    25.335    UART/UUPDATE/Number_reg[3]_i_708_n_5
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.331    25.666 r  UART/UUPDATE/Number[3]_i_691/O
                         net (fo=2, routed)           0.708    26.374    UART/UUPDATE/Number[3]_i_691_n_0
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.331    26.705 r  UART/UUPDATE/Number[3]_i_694/O
                         net (fo=1, routed)           0.000    26.705    UART/UUPDATE/Number[3]_i_694_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.081 r  UART/UUPDATE/Number_reg[3]_i_510/CO[3]
                         net (fo=1, routed)           0.000    27.081    UART/UUPDATE/Number_reg[3]_i_510_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.404 r  UART/UUPDATE/Number_reg[3]_i_707/O[1]
                         net (fo=2, routed)           0.966    28.370    UART/UUPDATE/Number_reg[3]_i_707_n_6
    SLICE_X54Y89         LUT3 (Prop_lut3_I0_O)        0.306    28.676 r  UART/UUPDATE/Number[3]_i_521/O
                         net (fo=1, routed)           0.000    28.676    UART/UUPDATE/Number[3]_i_521_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    28.928 r  UART/UUPDATE/Number_reg[3]_i_373/O[0]
                         net (fo=1, routed)           0.690    29.618    UART/UUPDATE/Number_reg[3]_i_373_n_7
    SLICE_X55Y89         LUT2 (Prop_lut2_I1_O)        0.295    29.913 r  UART/UUPDATE/Number[3]_i_194/O
                         net (fo=1, routed)           0.000    29.913    UART/UUPDATE/Number[3]_i_194_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.493 f  UART/UUPDATE/Number_reg[3]_i_78/O[2]
                         net (fo=1, routed)           1.084    31.577    UART/UUPDATE/Number_reg[3]_i_78_n_5
    SLICE_X55Y92         LUT1 (Prop_lut1_I0_O)        0.302    31.879 r  UART/UUPDATE/Number[3]_i_188/O
                         net (fo=1, routed)           0.000    31.879    UART/UUPDATE/Number[3]_i_188_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    32.193 r  UART/UUPDATE/Number_reg[3]_i_77/CO[2]
                         net (fo=35, routed)          1.880    34.073    UART/UHANDLE/Number[3]_i_539[0]
    SLICE_X54Y90         LUT3 (Prop_lut3_I1_O)        0.313    34.386 r  UART/UHANDLE/Number[3]_i_218/O
                         net (fo=1, routed)           0.600    34.987    UART/UHANDLE/Number4[4]
    SLICE_X53Y90         LUT6 (Prop_lut6_I3_O)        0.124    35.111 r  UART/UHANDLE/Number[3]_i_85/O
                         net (fo=3, routed)           0.870    35.981    UART/UHANDLE/Number[3]_i_220_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I0_O)        0.124    36.105 f  UART/UHANDLE/Number[3]_i_79/O
                         net (fo=20, routed)          1.170    37.275    UART/UUPDATE/Number_reg[3]_i_81_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I4_O)        0.124    37.399 r  UART/UUPDATE/Number[3]_i_35/O
                         net (fo=15, routed)          1.073    38.472    UART/UUPDATE/Number[3]_i_526_n_0
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.124    38.596 r  UART/UUPDATE/Number[3]_i_714/O
                         net (fo=1, routed)           0.000    38.596    UART/UUPDATE/Number[3]_i_714_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.129 r  UART/UUPDATE/Number_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    39.129    UART/UUPDATE/Number_reg[3]_i_525_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.452 r  UART/UUPDATE/Number_reg[3]_i_390/O[1]
                         net (fo=2, routed)           0.640    40.093    UART/UUPDATE/Number_reg[3]_i_390_n_6
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.331    40.424 r  UART/UUPDATE/Number[3]_i_202/O
                         net (fo=2, routed)           0.839    41.263    UART/UUPDATE/Number[3]_i_202_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.332    41.595 r  UART/UUPDATE/Number[3]_i_206/O
                         net (fo=1, routed)           0.000    41.595    UART/UUPDATE/Number[3]_i_206_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    42.142 r  UART/UUPDATE/Number_reg[3]_i_81/O[2]
                         net (fo=3, routed)           0.745    42.886    UART/UUPDATE/Number_reg[3]_i_81_n_5
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.302    43.188 r  UART/UUPDATE/Number[3]_i_208/O
                         net (fo=1, routed)           0.685    43.873    UART/UUPDATE/Number[3]_i_208_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    44.239 r  UART/UUPDATE/Number_reg[3]_i_82/CO[2]
                         net (fo=4, routed)           1.541    45.780    UART/UUPDATE/Number_reg[3]_i_82_n_1
    SLICE_X36Y92         LUT5 (Prop_lut5_I1_O)        0.310    46.090 f  UART/UUPDATE/Number[1]_i_14/O
                         net (fo=1, routed)           0.000    46.090    UART/UUPDATE/Number[1]_i_14_n_0
    SLICE_X36Y92         MUXF7 (Prop_muxf7_I0_O)      0.212    46.302 f  UART/UUPDATE/Number_reg[1]_i_7/O
                         net (fo=1, routed)           0.000    46.302    UART/UUPDATE/Number_reg[1]_i_7_n_0
    SLICE_X36Y92         MUXF8 (Prop_muxf8_I1_O)      0.094    46.396 f  UART/UUPDATE/Number_reg[1]_i_3/O
                         net (fo=1, routed)           0.308    46.704    UART/UHANDLE/Number_reg[1]_0
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.316    47.020 r  UART/UHANDLE/Number[1]_i_1/O
                         net (fo=1, routed)           0.000    47.020    UART/UHANDLE/Number[1]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  UART/UHANDLE/Number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.834ns  (logic 12.522ns (26.737%)  route 34.312ns (73.263%))
  Logic Levels:           44  (CARRY4=18 FDRE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=3 LUT5=2 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[1]/C
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/URX/r_RX_Byte_reg[1]/Q
                         net (fo=66, routed)          3.902     4.358    UART/URX/Data_Recieved[1]
    SLICE_X46Y82         LUT4 (Prop_lut4_I2_O)        0.148     4.506 r  UART/URX/shop_select_i_2/O
                         net (fo=35, routed)          2.213     6.719    UART/UUPDATE/update0
    SLICE_X60Y71         LUT6 (Prop_lut6_I3_O)        0.328     7.047 r  UART/UUPDATE/geld[30]_i_4/O
                         net (fo=85, routed)          1.028     8.075    UART/UHANDLE/geld_reg[8]_6
    SLICE_X54Y70         LUT5 (Prop_lut5_I3_O)        0.124     8.199 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         3.293    11.492    UART/UHANDLE/r_RX_Byte_reg[0]
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.616 r  UART/UHANDLE/Number[3]_i_236/O
                         net (fo=2, routed)           0.484    12.100    UART/UHANDLE/p_0_in[0]
    SLICE_X62Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.680 r  UART/UHANDLE/Number_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    12.680    UART/UHANDLE/Number_reg[3]_i_96_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  UART/UHANDLE/Number_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000    12.794    UART/UUPDATE/Number[3]_i_331_0[0]
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  UART/UUPDATE/Number_reg[3]_i_372/CO[3]
                         net (fo=1, routed)           0.000    12.908    UART/UUPDATE/Number_reg[3]_i_372_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  UART/UUPDATE/Number_reg[3]_i_371/CO[3]
                         net (fo=1, routed)           0.000    13.022    UART/UUPDATE/Number_reg[3]_i_371_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.261 r  UART/UUPDATE/Number_reg[3]_i_924/O[2]
                         net (fo=1, routed)           0.590    13.850    UART/UUPDATE/UHANDLE/Number6[19]
    SLICE_X64Y87         LUT6 (Prop_lut6_I1_O)        0.302    14.152 r  UART/UUPDATE/Number[3]_i_774/O
                         net (fo=70, routed)          3.415    17.567    UART/UUPDATE/Number[3]_i_774_n_0
    SLICE_X51Y77         LUT3 (Prop_lut3_I2_O)        0.124    17.691 r  UART/UUPDATE/Number[3]_i_1109/O
                         net (fo=3, routed)           1.705    19.396    UART/UUPDATE/Number[3]_i_1109_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.903 r  UART/UUPDATE/Number_reg[3]_i_867/CO[3]
                         net (fo=1, routed)           0.000    19.903    UART/UUPDATE/Number_reg[3]_i_867_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.216 r  UART/UUPDATE/Number_reg[3]_i_862/O[3]
                         net (fo=3, routed)           1.480    21.696    UART/UUPDATE/Number_reg[3]_i_862_n_4
    SLICE_X57Y90         LUT3 (Prop_lut3_I0_O)        0.306    22.002 r  UART/UUPDATE/Number[3]_i_863/O
                         net (fo=2, routed)           0.983    22.986    UART/UUPDATE/Number[3]_i_863_n_0
    SLICE_X54Y87         LUT5 (Prop_lut5_I4_O)        0.150    23.136 r  UART/UUPDATE/Number[3]_i_699/O
                         net (fo=2, routed)           0.422    23.558    UART/UUPDATE/Number[3]_i_699_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.328    23.886 r  UART/UUPDATE/Number[3]_i_703/O
                         net (fo=1, routed)           0.000    23.886    UART/UUPDATE/Number[3]_i_703_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.287 r  UART/UUPDATE/Number_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    24.287    UART/UUPDATE/Number_reg[3]_i_519_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.526 r  UART/UUPDATE/Number_reg[3]_i_708/O[2]
                         net (fo=4, routed)           0.809    25.335    UART/UUPDATE/Number_reg[3]_i_708_n_5
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.331    25.666 r  UART/UUPDATE/Number[3]_i_691/O
                         net (fo=2, routed)           0.708    26.374    UART/UUPDATE/Number[3]_i_691_n_0
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.331    26.705 r  UART/UUPDATE/Number[3]_i_694/O
                         net (fo=1, routed)           0.000    26.705    UART/UUPDATE/Number[3]_i_694_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.081 r  UART/UUPDATE/Number_reg[3]_i_510/CO[3]
                         net (fo=1, routed)           0.000    27.081    UART/UUPDATE/Number_reg[3]_i_510_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.404 r  UART/UUPDATE/Number_reg[3]_i_707/O[1]
                         net (fo=2, routed)           0.966    28.370    UART/UUPDATE/Number_reg[3]_i_707_n_6
    SLICE_X54Y89         LUT3 (Prop_lut3_I0_O)        0.306    28.676 r  UART/UUPDATE/Number[3]_i_521/O
                         net (fo=1, routed)           0.000    28.676    UART/UUPDATE/Number[3]_i_521_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    28.928 r  UART/UUPDATE/Number_reg[3]_i_373/O[0]
                         net (fo=1, routed)           0.690    29.618    UART/UUPDATE/Number_reg[3]_i_373_n_7
    SLICE_X55Y89         LUT2 (Prop_lut2_I1_O)        0.295    29.913 r  UART/UUPDATE/Number[3]_i_194/O
                         net (fo=1, routed)           0.000    29.913    UART/UUPDATE/Number[3]_i_194_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.493 f  UART/UUPDATE/Number_reg[3]_i_78/O[2]
                         net (fo=1, routed)           1.084    31.577    UART/UUPDATE/Number_reg[3]_i_78_n_5
    SLICE_X55Y92         LUT1 (Prop_lut1_I0_O)        0.302    31.879 r  UART/UUPDATE/Number[3]_i_188/O
                         net (fo=1, routed)           0.000    31.879    UART/UUPDATE/Number[3]_i_188_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    32.193 r  UART/UUPDATE/Number_reg[3]_i_77/CO[2]
                         net (fo=35, routed)          1.880    34.073    UART/UHANDLE/Number[3]_i_539[0]
    SLICE_X54Y90         LUT3 (Prop_lut3_I1_O)        0.313    34.386 r  UART/UHANDLE/Number[3]_i_218/O
                         net (fo=1, routed)           0.600    34.987    UART/UHANDLE/Number4[4]
    SLICE_X53Y90         LUT6 (Prop_lut6_I3_O)        0.124    35.111 r  UART/UHANDLE/Number[3]_i_85/O
                         net (fo=3, routed)           0.870    35.981    UART/UHANDLE/Number[3]_i_220_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I0_O)        0.124    36.105 f  UART/UHANDLE/Number[3]_i_79/O
                         net (fo=20, routed)          1.170    37.275    UART/UUPDATE/Number_reg[3]_i_81_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I4_O)        0.124    37.399 r  UART/UUPDATE/Number[3]_i_35/O
                         net (fo=15, routed)          1.073    38.472    UART/UUPDATE/Number[3]_i_526_n_0
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.124    38.596 r  UART/UUPDATE/Number[3]_i_714/O
                         net (fo=1, routed)           0.000    38.596    UART/UUPDATE/Number[3]_i_714_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.129 r  UART/UUPDATE/Number_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    39.129    UART/UUPDATE/Number_reg[3]_i_525_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.452 r  UART/UUPDATE/Number_reg[3]_i_390/O[1]
                         net (fo=2, routed)           0.640    40.093    UART/UUPDATE/Number_reg[3]_i_390_n_6
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.331    40.424 r  UART/UUPDATE/Number[3]_i_202/O
                         net (fo=2, routed)           0.839    41.263    UART/UUPDATE/Number[3]_i_202_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.332    41.595 r  UART/UUPDATE/Number[3]_i_206/O
                         net (fo=1, routed)           0.000    41.595    UART/UUPDATE/Number[3]_i_206_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    42.142 r  UART/UUPDATE/Number_reg[3]_i_81/O[2]
                         net (fo=3, routed)           0.745    42.886    UART/UUPDATE/Number_reg[3]_i_81_n_5
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.302    43.188 r  UART/UUPDATE/Number[3]_i_208/O
                         net (fo=1, routed)           0.685    43.873    UART/UUPDATE/Number[3]_i_208_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    44.239 f  UART/UUPDATE/Number_reg[3]_i_82/CO[2]
                         net (fo=4, routed)           0.505    44.744    UART/UUPDATE/Number_reg[3]_i_82_n_1
    SLICE_X52Y92         LUT6 (Prop_lut6_I5_O)        0.310    45.054 r  UART/UUPDATE/Number[3]_i_36/O
                         net (fo=1, routed)           0.162    45.216    UART/UUPDATE/Number[3]_i_36_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I1_O)        0.124    45.340 f  UART/UUPDATE/Number[3]_i_12/O
                         net (fo=1, routed)           1.370    46.710    UART/UHANDLE/Number_reg[3]_4
    SLICE_X35Y92         LUT6 (Prop_lut6_I4_O)        0.124    46.834 r  UART/UHANDLE/Number[3]_i_3/O
                         net (fo=1, routed)           0.000    46.834    UART/UHANDLE/Number[3]_i_3_n_0
    SLICE_X35Y92         FDRE                                         r  UART/UHANDLE/Number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.912ns  (logic 13.211ns (28.775%)  route 32.701ns (71.225%))
  Logic Levels:           40  (CARRY4=17 FDRE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=5 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         4.832     5.350    UART/UHANDLE/bcd_to_display[0]
    SLICE_X56Y94         LUT1 (Prop_lut1_I0_O)        0.150     5.500 r  UART/UHANDLE/BCD[3]_i_173/O
                         net (fo=4, routed)           1.255     6.755    UART/UHANDLE/BCD[3]_i_173_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.554 r  UART/UHANDLE/BCD_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.554    UART/UHANDLE/BCD_reg[3]_i_106_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  UART/UHANDLE/BCD_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     7.671    UART/UHANDLE/BCD_reg[3]_i_110_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.788 r  UART/UHANDLE/BCD_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     7.788    UART/UHANDLE/BCD_reg[3]_i_113_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.103 r  UART/UHANDLE/BCD_reg[3]_i_112/O[3]
                         net (fo=33, routed)          4.323    12.426    UART/UHANDLE/o_BCD_bus6[16]
    SLICE_X65Y97         LUT3 (Prop_lut3_I0_O)        0.333    12.759 r  UART/UHANDLE/BCD[3]_i_512/O
                         net (fo=47, routed)          2.864    15.624    UART/UHANDLE/o_BCD_bus5[16]
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.326    15.950 r  UART/UHANDLE/BCD[3]_i_750/O
                         net (fo=1, routed)           0.000    15.950    UART/UHANDLE/BCD[3]_i_750_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.500 r  UART/UHANDLE/BCD_reg[3]_i_524/CO[3]
                         net (fo=1, routed)           0.000    16.500    UART/UHANDLE/BCD_reg[3]_i_524_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.834 r  UART/UHANDLE/BCD_reg[3]_i_516/O[1]
                         net (fo=3, routed)           1.118    17.952    UART/UHANDLE/BCD_reg[3]_i_516_n_6
    SLICE_X45Y98         LUT3 (Prop_lut3_I0_O)        0.303    18.255 r  UART/UHANDLE/BCD[3]_i_520/O
                         net (fo=2, routed)           1.029    19.284    UART/UHANDLE/BCD[3]_i_520_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I1_O)        0.116    19.400 r  UART/UHANDLE/BCD[3]_i_297/O
                         net (fo=2, routed)           0.812    20.212    UART/UHANDLE/BCD[3]_i_297_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I0_O)        0.328    20.540 r  UART/UHANDLE/BCD[3]_i_301/O
                         net (fo=1, routed)           0.000    20.540    UART/UHANDLE/BCD[3]_i_301_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.120 f  UART/UHANDLE/BCD_reg[3]_i_215/O[2]
                         net (fo=8, routed)           1.071    22.191    UART/UHANDLE/BCD_reg[3]_i_215_n_5
    SLICE_X41Y101        LUT3 (Prop_lut3_I1_O)        0.331    22.522 r  UART/UHANDLE/BCD[3]_i_227/O
                         net (fo=2, routed)           0.870    23.392    UART/UHANDLE/BCD[3]_i_227_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.327    23.719 r  UART/UHANDLE/BCD[3]_i_230/O
                         net (fo=1, routed)           0.000    23.719    UART/UHANDLE/BCD[3]_i_230_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.120 r  UART/UHANDLE/BCD_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    24.120    UART/UHANDLE/BCD_reg[3]_i_149_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.343 r  UART/UHANDLE/BCD_reg[3]_i_303/O[0]
                         net (fo=1, routed)           0.944    25.287    UART/UHANDLE/BCD_reg[3]_i_303_n_7
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.299    25.586 r  UART/UHANDLE/BCD[3]_i_218/O
                         net (fo=1, routed)           0.000    25.586    UART/UHANDLE/BCD[3]_i_218_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.987 r  UART/UHANDLE/BCD_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    25.987    UART/UHANDLE/BCD_reg[3]_i_115_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.209 r  UART/UHANDLE/BCD_reg[3]_i_114/O[0]
                         net (fo=1, routed)           1.273    27.482    UART/UHANDLE/BCD_reg[3]_i_114_n_7
    SLICE_X56Y103        LUT4 (Prop_lut4_I3_O)        0.299    27.781 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.000    27.781    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.359 f  UART/UHANDLE/BCD_reg[3]_i_25/O[2]
                         net (fo=1, routed)           0.828    29.187    UART/UHANDLE/BCD_reg[3]_i_25_n_5
    SLICE_X55Y106        LUT1 (Prop_lut1_I0_O)        0.301    29.488 r  UART/UHANDLE/BCD[3]_i_61/O
                         net (fo=1, routed)           0.000    29.488    UART/UHANDLE/BCD[3]_i_61_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    29.802 r  UART/UHANDLE/BCD_reg[3]_i_24/CO[2]
                         net (fo=35, routed)          1.067    30.869    UART/UHANDLE/BCD_reg[3]_i_24_n_1
    SLICE_X56Y108        LUT3 (Prop_lut3_I1_O)        0.337    31.206 r  UART/UHANDLE/BCD[3]_i_127/O
                         net (fo=1, routed)           0.980    32.186    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.328    32.514 r  UART/UHANDLE/BCD[3]_i_70/O
                         net (fo=1, routed)           1.062    33.576    UART/UHANDLE/BCD[3]_i_70_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.124    33.700 f  UART/UHANDLE/BCD[3]_i_26/O
                         net (fo=14, routed)          1.477    35.177    UART/UHANDLE/BCD[3]_i_26_n_0
    SLICE_X56Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.301 r  UART/UHANDLE/BCD[3]_i_15/O
                         net (fo=21, routed)          1.065    36.366    UART/UHANDLE/o_BCD_bus1[12]
    SLICE_X55Y107        LUT4 (Prop_lut4_I1_O)        0.124    36.490 r  UART/UHANDLE/BCD[2]_i_124/O
                         net (fo=1, routed)           0.000    36.490    UART/UHANDLE/BCD[2]_i_124_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.040 r  UART/UHANDLE/BCD_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.040    UART/UHANDLE/BCD_reg[2]_i_90_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.374 r  UART/UHANDLE/BCD_reg[2]_i_57/O[1]
                         net (fo=2, routed)           0.671    38.045    UART/UHANDLE/BCD_reg[2]_i_57_n_6
    SLICE_X54Y107        LUT3 (Prop_lut3_I0_O)        0.329    38.374 r  UART/UHANDLE/BCD[2]_i_22/O
                         net (fo=2, routed)           0.607    38.981    UART/UHANDLE/BCD[2]_i_22_n_0
    SLICE_X54Y108        LUT4 (Prop_lut4_I0_O)        0.355    39.336 r  UART/UHANDLE/BCD[2]_i_26/O
                         net (fo=1, routed)           0.000    39.336    UART/UHANDLE/BCD[2]_i_26_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    39.944 r  UART/UHANDLE/BCD_reg[2]_i_10/O[3]
                         net (fo=5, routed)           1.144    41.088    UART/UHANDLE/BCD_reg[2]_i_10_n_4
    SLICE_X57Y107        LUT4 (Prop_lut4_I3_O)        0.307    41.395 r  UART/UHANDLE/BCD[2]_i_31/O
                         net (fo=1, routed)           0.000    41.395    UART/UHANDLE/BCD[2]_i_31_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    41.709 f  UART/UHANDLE/BCD_reg[2]_i_12/CO[2]
                         net (fo=4, routed)           1.165    42.874    UART/UHANDLE/BCD_reg[2]_i_12_n_1
    SLICE_X55Y108        LUT5 (Prop_lut5_I0_O)        0.339    43.213 r  UART/UHANDLE/BCD[3]_i_13/O
                         net (fo=1, routed)           0.946    44.159    UART/UHANDLE/BCD[3]_i_13_n_0
    SLICE_X56Y109        LUT5 (Prop_lut5_I2_O)        0.332    44.491 r  UART/UHANDLE/BCD[3]_i_3/O
                         net (fo=1, routed)           1.296    45.788    UART/UHANDLE/bcd_to_display[15]
    SLICE_X57Y117        LUT6 (Prop_lut6_I1_O)        0.124    45.912 r  UART/UHANDLE/BCD[3]_i_1/O
                         net (fo=1, routed)           0.000    45.912    UART/UDISPLAY/D[3]
    SLICE_X57Y117        FDRE                                         r  UART/UDISPLAY/BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.444ns  (logic 12.853ns (28.919%)  route 31.591ns (71.081%))
  Logic Levels:           39  (CARRY4=17 FDRE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=5 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         4.832     5.350    UART/UHANDLE/bcd_to_display[0]
    SLICE_X56Y94         LUT1 (Prop_lut1_I0_O)        0.150     5.500 r  UART/UHANDLE/BCD[3]_i_173/O
                         net (fo=4, routed)           1.255     6.755    UART/UHANDLE/BCD[3]_i_173_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.554 r  UART/UHANDLE/BCD_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.554    UART/UHANDLE/BCD_reg[3]_i_106_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  UART/UHANDLE/BCD_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     7.671    UART/UHANDLE/BCD_reg[3]_i_110_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.788 r  UART/UHANDLE/BCD_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     7.788    UART/UHANDLE/BCD_reg[3]_i_113_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.103 r  UART/UHANDLE/BCD_reg[3]_i_112/O[3]
                         net (fo=33, routed)          4.323    12.426    UART/UHANDLE/o_BCD_bus6[16]
    SLICE_X65Y97         LUT3 (Prop_lut3_I0_O)        0.333    12.759 r  UART/UHANDLE/BCD[3]_i_512/O
                         net (fo=47, routed)          2.864    15.624    UART/UHANDLE/o_BCD_bus5[16]
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.326    15.950 r  UART/UHANDLE/BCD[3]_i_750/O
                         net (fo=1, routed)           0.000    15.950    UART/UHANDLE/BCD[3]_i_750_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.500 r  UART/UHANDLE/BCD_reg[3]_i_524/CO[3]
                         net (fo=1, routed)           0.000    16.500    UART/UHANDLE/BCD_reg[3]_i_524_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.834 r  UART/UHANDLE/BCD_reg[3]_i_516/O[1]
                         net (fo=3, routed)           1.118    17.952    UART/UHANDLE/BCD_reg[3]_i_516_n_6
    SLICE_X45Y98         LUT3 (Prop_lut3_I0_O)        0.303    18.255 r  UART/UHANDLE/BCD[3]_i_520/O
                         net (fo=2, routed)           1.029    19.284    UART/UHANDLE/BCD[3]_i_520_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I1_O)        0.116    19.400 r  UART/UHANDLE/BCD[3]_i_297/O
                         net (fo=2, routed)           0.812    20.212    UART/UHANDLE/BCD[3]_i_297_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I0_O)        0.328    20.540 r  UART/UHANDLE/BCD[3]_i_301/O
                         net (fo=1, routed)           0.000    20.540    UART/UHANDLE/BCD[3]_i_301_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.120 f  UART/UHANDLE/BCD_reg[3]_i_215/O[2]
                         net (fo=8, routed)           1.071    22.191    UART/UHANDLE/BCD_reg[3]_i_215_n_5
    SLICE_X41Y101        LUT3 (Prop_lut3_I1_O)        0.331    22.522 r  UART/UHANDLE/BCD[3]_i_227/O
                         net (fo=2, routed)           0.870    23.392    UART/UHANDLE/BCD[3]_i_227_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.327    23.719 r  UART/UHANDLE/BCD[3]_i_230/O
                         net (fo=1, routed)           0.000    23.719    UART/UHANDLE/BCD[3]_i_230_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.120 r  UART/UHANDLE/BCD_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    24.120    UART/UHANDLE/BCD_reg[3]_i_149_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.343 r  UART/UHANDLE/BCD_reg[3]_i_303/O[0]
                         net (fo=1, routed)           0.944    25.287    UART/UHANDLE/BCD_reg[3]_i_303_n_7
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.299    25.586 r  UART/UHANDLE/BCD[3]_i_218/O
                         net (fo=1, routed)           0.000    25.586    UART/UHANDLE/BCD[3]_i_218_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.987 r  UART/UHANDLE/BCD_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    25.987    UART/UHANDLE/BCD_reg[3]_i_115_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.209 r  UART/UHANDLE/BCD_reg[3]_i_114/O[0]
                         net (fo=1, routed)           1.273    27.482    UART/UHANDLE/BCD_reg[3]_i_114_n_7
    SLICE_X56Y103        LUT4 (Prop_lut4_I3_O)        0.299    27.781 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.000    27.781    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.359 f  UART/UHANDLE/BCD_reg[3]_i_25/O[2]
                         net (fo=1, routed)           0.828    29.187    UART/UHANDLE/BCD_reg[3]_i_25_n_5
    SLICE_X55Y106        LUT1 (Prop_lut1_I0_O)        0.301    29.488 r  UART/UHANDLE/BCD[3]_i_61/O
                         net (fo=1, routed)           0.000    29.488    UART/UHANDLE/BCD[3]_i_61_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    29.802 r  UART/UHANDLE/BCD_reg[3]_i_24/CO[2]
                         net (fo=35, routed)          1.067    30.869    UART/UHANDLE/BCD_reg[3]_i_24_n_1
    SLICE_X56Y108        LUT3 (Prop_lut3_I1_O)        0.337    31.206 r  UART/UHANDLE/BCD[3]_i_127/O
                         net (fo=1, routed)           0.980    32.186    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.328    32.514 r  UART/UHANDLE/BCD[3]_i_70/O
                         net (fo=1, routed)           1.062    33.576    UART/UHANDLE/BCD[3]_i_70_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.124    33.700 f  UART/UHANDLE/BCD[3]_i_26/O
                         net (fo=14, routed)          1.477    35.177    UART/UHANDLE/BCD[3]_i_26_n_0
    SLICE_X56Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.301 r  UART/UHANDLE/BCD[3]_i_15/O
                         net (fo=21, routed)          1.065    36.366    UART/UHANDLE/o_BCD_bus1[12]
    SLICE_X55Y107        LUT4 (Prop_lut4_I1_O)        0.124    36.490 r  UART/UHANDLE/BCD[2]_i_124/O
                         net (fo=1, routed)           0.000    36.490    UART/UHANDLE/BCD[2]_i_124_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.040 r  UART/UHANDLE/BCD_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.040    UART/UHANDLE/BCD_reg[2]_i_90_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.374 r  UART/UHANDLE/BCD_reg[2]_i_57/O[1]
                         net (fo=2, routed)           0.671    38.045    UART/UHANDLE/BCD_reg[2]_i_57_n_6
    SLICE_X54Y107        LUT3 (Prop_lut3_I0_O)        0.329    38.374 r  UART/UHANDLE/BCD[2]_i_22/O
                         net (fo=2, routed)           0.607    38.981    UART/UHANDLE/BCD[2]_i_22_n_0
    SLICE_X54Y108        LUT4 (Prop_lut4_I0_O)        0.355    39.336 r  UART/UHANDLE/BCD[2]_i_26/O
                         net (fo=1, routed)           0.000    39.336    UART/UHANDLE/BCD[2]_i_26_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    39.944 r  UART/UHANDLE/BCD_reg[2]_i_10/O[3]
                         net (fo=5, routed)           1.144    41.088    UART/UHANDLE/BCD_reg[2]_i_10_n_4
    SLICE_X57Y107        LUT4 (Prop_lut4_I3_O)        0.307    41.395 r  UART/UHANDLE/BCD[2]_i_31/O
                         net (fo=1, routed)           0.000    41.395    UART/UHANDLE/BCD[2]_i_31_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    41.709 r  UART/UHANDLE/BCD_reg[2]_i_12/CO[2]
                         net (fo=4, routed)           1.171    42.880    UART/UHANDLE/BCD_reg[2]_i_12_n_1
    SLICE_X56Y109        LUT5 (Prop_lut5_I2_O)        0.313    43.193 r  UART/UHANDLE/BCD[1]_i_3/O
                         net (fo=1, routed)           1.127    44.320    UART/UHANDLE/bcd_to_display[13]
    SLICE_X56Y116        LUT6 (Prop_lut6_I1_O)        0.124    44.444 r  UART/UHANDLE/BCD[1]_i_1/O
                         net (fo=1, routed)           0.000    44.444    UART/UDISPLAY/D[1]
    SLICE_X56Y116        FDRE                                         r  UART/UDISPLAY/BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.189ns  (logic 13.083ns (29.607%)  route 31.106ns (70.393%))
  Logic Levels:           39  (CARRY4=17 FDRE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=6 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         4.832     5.350    UART/UHANDLE/bcd_to_display[0]
    SLICE_X56Y94         LUT1 (Prop_lut1_I0_O)        0.150     5.500 r  UART/UHANDLE/BCD[3]_i_173/O
                         net (fo=4, routed)           1.255     6.755    UART/UHANDLE/BCD[3]_i_173_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.554 r  UART/UHANDLE/BCD_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.554    UART/UHANDLE/BCD_reg[3]_i_106_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  UART/UHANDLE/BCD_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     7.671    UART/UHANDLE/BCD_reg[3]_i_110_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.788 r  UART/UHANDLE/BCD_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     7.788    UART/UHANDLE/BCD_reg[3]_i_113_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.103 r  UART/UHANDLE/BCD_reg[3]_i_112/O[3]
                         net (fo=33, routed)          4.323    12.426    UART/UHANDLE/o_BCD_bus6[16]
    SLICE_X65Y97         LUT3 (Prop_lut3_I0_O)        0.333    12.759 r  UART/UHANDLE/BCD[3]_i_512/O
                         net (fo=47, routed)          2.864    15.624    UART/UHANDLE/o_BCD_bus5[16]
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.326    15.950 r  UART/UHANDLE/BCD[3]_i_750/O
                         net (fo=1, routed)           0.000    15.950    UART/UHANDLE/BCD[3]_i_750_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.500 r  UART/UHANDLE/BCD_reg[3]_i_524/CO[3]
                         net (fo=1, routed)           0.000    16.500    UART/UHANDLE/BCD_reg[3]_i_524_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.834 r  UART/UHANDLE/BCD_reg[3]_i_516/O[1]
                         net (fo=3, routed)           1.118    17.952    UART/UHANDLE/BCD_reg[3]_i_516_n_6
    SLICE_X45Y98         LUT3 (Prop_lut3_I0_O)        0.303    18.255 r  UART/UHANDLE/BCD[3]_i_520/O
                         net (fo=2, routed)           1.029    19.284    UART/UHANDLE/BCD[3]_i_520_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I1_O)        0.116    19.400 r  UART/UHANDLE/BCD[3]_i_297/O
                         net (fo=2, routed)           0.812    20.212    UART/UHANDLE/BCD[3]_i_297_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I0_O)        0.328    20.540 r  UART/UHANDLE/BCD[3]_i_301/O
                         net (fo=1, routed)           0.000    20.540    UART/UHANDLE/BCD[3]_i_301_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.120 f  UART/UHANDLE/BCD_reg[3]_i_215/O[2]
                         net (fo=8, routed)           1.071    22.191    UART/UHANDLE/BCD_reg[3]_i_215_n_5
    SLICE_X41Y101        LUT3 (Prop_lut3_I1_O)        0.331    22.522 r  UART/UHANDLE/BCD[3]_i_227/O
                         net (fo=2, routed)           0.870    23.392    UART/UHANDLE/BCD[3]_i_227_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.327    23.719 r  UART/UHANDLE/BCD[3]_i_230/O
                         net (fo=1, routed)           0.000    23.719    UART/UHANDLE/BCD[3]_i_230_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.120 r  UART/UHANDLE/BCD_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    24.120    UART/UHANDLE/BCD_reg[3]_i_149_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.343 r  UART/UHANDLE/BCD_reg[3]_i_303/O[0]
                         net (fo=1, routed)           0.944    25.287    UART/UHANDLE/BCD_reg[3]_i_303_n_7
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.299    25.586 r  UART/UHANDLE/BCD[3]_i_218/O
                         net (fo=1, routed)           0.000    25.586    UART/UHANDLE/BCD[3]_i_218_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.987 r  UART/UHANDLE/BCD_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    25.987    UART/UHANDLE/BCD_reg[3]_i_115_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.209 r  UART/UHANDLE/BCD_reg[3]_i_114/O[0]
                         net (fo=1, routed)           1.273    27.482    UART/UHANDLE/BCD_reg[3]_i_114_n_7
    SLICE_X56Y103        LUT4 (Prop_lut4_I3_O)        0.299    27.781 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.000    27.781    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.359 f  UART/UHANDLE/BCD_reg[3]_i_25/O[2]
                         net (fo=1, routed)           0.828    29.187    UART/UHANDLE/BCD_reg[3]_i_25_n_5
    SLICE_X55Y106        LUT1 (Prop_lut1_I0_O)        0.301    29.488 r  UART/UHANDLE/BCD[3]_i_61/O
                         net (fo=1, routed)           0.000    29.488    UART/UHANDLE/BCD[3]_i_61_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    29.802 r  UART/UHANDLE/BCD_reg[3]_i_24/CO[2]
                         net (fo=35, routed)          1.067    30.869    UART/UHANDLE/BCD_reg[3]_i_24_n_1
    SLICE_X56Y108        LUT3 (Prop_lut3_I1_O)        0.337    31.206 r  UART/UHANDLE/BCD[3]_i_127/O
                         net (fo=1, routed)           0.980    32.186    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.328    32.514 r  UART/UHANDLE/BCD[3]_i_70/O
                         net (fo=1, routed)           1.062    33.576    UART/UHANDLE/BCD[3]_i_70_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.124    33.700 f  UART/UHANDLE/BCD[3]_i_26/O
                         net (fo=14, routed)          1.477    35.177    UART/UHANDLE/BCD[3]_i_26_n_0
    SLICE_X56Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.301 r  UART/UHANDLE/BCD[3]_i_15/O
                         net (fo=21, routed)          1.065    36.366    UART/UHANDLE/o_BCD_bus1[12]
    SLICE_X55Y107        LUT4 (Prop_lut4_I1_O)        0.124    36.490 r  UART/UHANDLE/BCD[2]_i_124/O
                         net (fo=1, routed)           0.000    36.490    UART/UHANDLE/BCD[2]_i_124_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.040 r  UART/UHANDLE/BCD_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.040    UART/UHANDLE/BCD_reg[2]_i_90_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.374 r  UART/UHANDLE/BCD_reg[2]_i_57/O[1]
                         net (fo=2, routed)           0.671    38.045    UART/UHANDLE/BCD_reg[2]_i_57_n_6
    SLICE_X54Y107        LUT3 (Prop_lut3_I0_O)        0.329    38.374 r  UART/UHANDLE/BCD[2]_i_22/O
                         net (fo=2, routed)           0.607    38.981    UART/UHANDLE/BCD[2]_i_22_n_0
    SLICE_X54Y108        LUT4 (Prop_lut4_I0_O)        0.355    39.336 r  UART/UHANDLE/BCD[2]_i_26/O
                         net (fo=1, routed)           0.000    39.336    UART/UHANDLE/BCD[2]_i_26_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    39.944 r  UART/UHANDLE/BCD_reg[2]_i_10/O[3]
                         net (fo=5, routed)           1.144    41.088    UART/UHANDLE/BCD_reg[2]_i_10_n_4
    SLICE_X57Y107        LUT4 (Prop_lut4_I3_O)        0.307    41.395 r  UART/UHANDLE/BCD[2]_i_31/O
                         net (fo=1, routed)           0.000    41.395    UART/UHANDLE/BCD[2]_i_31_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    41.709 r  UART/UHANDLE/BCD_reg[2]_i_12/CO[2]
                         net (fo=4, routed)           1.171    42.880    UART/UHANDLE/BCD_reg[2]_i_12_n_1
    SLICE_X56Y109        LUT4 (Prop_lut4_I2_O)        0.339    43.219 r  UART/UHANDLE/BCD[0]_i_3/O
                         net (fo=1, routed)           0.642    43.861    UART/UHANDLE/bcd_to_display[12]
    SLICE_X57Y118        LUT6 (Prop_lut6_I1_O)        0.328    44.189 r  UART/UHANDLE/BCD[0]_i_1/O
                         net (fo=1, routed)           0.000    44.189    UART/UDISPLAY/D[0]
    SLICE_X57Y118        FDRE                                         r  UART/UDISPLAY/BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.806ns  (logic 12.853ns (29.341%)  route 30.953ns (70.659%))
  Logic Levels:           39  (CARRY4=17 FDRE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=5 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         4.832     5.350    UART/UHANDLE/bcd_to_display[0]
    SLICE_X56Y94         LUT1 (Prop_lut1_I0_O)        0.150     5.500 r  UART/UHANDLE/BCD[3]_i_173/O
                         net (fo=4, routed)           1.255     6.755    UART/UHANDLE/BCD[3]_i_173_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.554 r  UART/UHANDLE/BCD_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.554    UART/UHANDLE/BCD_reg[3]_i_106_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  UART/UHANDLE/BCD_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     7.671    UART/UHANDLE/BCD_reg[3]_i_110_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.788 r  UART/UHANDLE/BCD_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     7.788    UART/UHANDLE/BCD_reg[3]_i_113_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.103 r  UART/UHANDLE/BCD_reg[3]_i_112/O[3]
                         net (fo=33, routed)          4.323    12.426    UART/UHANDLE/o_BCD_bus6[16]
    SLICE_X65Y97         LUT3 (Prop_lut3_I0_O)        0.333    12.759 r  UART/UHANDLE/BCD[3]_i_512/O
                         net (fo=47, routed)          2.864    15.624    UART/UHANDLE/o_BCD_bus5[16]
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.326    15.950 r  UART/UHANDLE/BCD[3]_i_750/O
                         net (fo=1, routed)           0.000    15.950    UART/UHANDLE/BCD[3]_i_750_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.500 r  UART/UHANDLE/BCD_reg[3]_i_524/CO[3]
                         net (fo=1, routed)           0.000    16.500    UART/UHANDLE/BCD_reg[3]_i_524_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.834 r  UART/UHANDLE/BCD_reg[3]_i_516/O[1]
                         net (fo=3, routed)           1.118    17.952    UART/UHANDLE/BCD_reg[3]_i_516_n_6
    SLICE_X45Y98         LUT3 (Prop_lut3_I0_O)        0.303    18.255 r  UART/UHANDLE/BCD[3]_i_520/O
                         net (fo=2, routed)           1.029    19.284    UART/UHANDLE/BCD[3]_i_520_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I1_O)        0.116    19.400 r  UART/UHANDLE/BCD[3]_i_297/O
                         net (fo=2, routed)           0.812    20.212    UART/UHANDLE/BCD[3]_i_297_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I0_O)        0.328    20.540 r  UART/UHANDLE/BCD[3]_i_301/O
                         net (fo=1, routed)           0.000    20.540    UART/UHANDLE/BCD[3]_i_301_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.120 f  UART/UHANDLE/BCD_reg[3]_i_215/O[2]
                         net (fo=8, routed)           1.071    22.191    UART/UHANDLE/BCD_reg[3]_i_215_n_5
    SLICE_X41Y101        LUT3 (Prop_lut3_I1_O)        0.331    22.522 r  UART/UHANDLE/BCD[3]_i_227/O
                         net (fo=2, routed)           0.870    23.392    UART/UHANDLE/BCD[3]_i_227_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.327    23.719 r  UART/UHANDLE/BCD[3]_i_230/O
                         net (fo=1, routed)           0.000    23.719    UART/UHANDLE/BCD[3]_i_230_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.120 r  UART/UHANDLE/BCD_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    24.120    UART/UHANDLE/BCD_reg[3]_i_149_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.343 r  UART/UHANDLE/BCD_reg[3]_i_303/O[0]
                         net (fo=1, routed)           0.944    25.287    UART/UHANDLE/BCD_reg[3]_i_303_n_7
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.299    25.586 r  UART/UHANDLE/BCD[3]_i_218/O
                         net (fo=1, routed)           0.000    25.586    UART/UHANDLE/BCD[3]_i_218_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.987 r  UART/UHANDLE/BCD_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    25.987    UART/UHANDLE/BCD_reg[3]_i_115_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.209 r  UART/UHANDLE/BCD_reg[3]_i_114/O[0]
                         net (fo=1, routed)           1.273    27.482    UART/UHANDLE/BCD_reg[3]_i_114_n_7
    SLICE_X56Y103        LUT4 (Prop_lut4_I3_O)        0.299    27.781 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.000    27.781    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.359 f  UART/UHANDLE/BCD_reg[3]_i_25/O[2]
                         net (fo=1, routed)           0.828    29.187    UART/UHANDLE/BCD_reg[3]_i_25_n_5
    SLICE_X55Y106        LUT1 (Prop_lut1_I0_O)        0.301    29.488 r  UART/UHANDLE/BCD[3]_i_61/O
                         net (fo=1, routed)           0.000    29.488    UART/UHANDLE/BCD[3]_i_61_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    29.802 r  UART/UHANDLE/BCD_reg[3]_i_24/CO[2]
                         net (fo=35, routed)          1.067    30.869    UART/UHANDLE/BCD_reg[3]_i_24_n_1
    SLICE_X56Y108        LUT3 (Prop_lut3_I1_O)        0.337    31.206 r  UART/UHANDLE/BCD[3]_i_127/O
                         net (fo=1, routed)           0.980    32.186    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.328    32.514 r  UART/UHANDLE/BCD[3]_i_70/O
                         net (fo=1, routed)           1.062    33.576    UART/UHANDLE/BCD[3]_i_70_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.124    33.700 f  UART/UHANDLE/BCD[3]_i_26/O
                         net (fo=14, routed)          1.477    35.177    UART/UHANDLE/BCD[3]_i_26_n_0
    SLICE_X56Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.301 r  UART/UHANDLE/BCD[3]_i_15/O
                         net (fo=21, routed)          1.065    36.366    UART/UHANDLE/o_BCD_bus1[12]
    SLICE_X55Y107        LUT4 (Prop_lut4_I1_O)        0.124    36.490 r  UART/UHANDLE/BCD[2]_i_124/O
                         net (fo=1, routed)           0.000    36.490    UART/UHANDLE/BCD[2]_i_124_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.040 r  UART/UHANDLE/BCD_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.040    UART/UHANDLE/BCD_reg[2]_i_90_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.374 r  UART/UHANDLE/BCD_reg[2]_i_57/O[1]
                         net (fo=2, routed)           0.671    38.045    UART/UHANDLE/BCD_reg[2]_i_57_n_6
    SLICE_X54Y107        LUT3 (Prop_lut3_I0_O)        0.329    38.374 r  UART/UHANDLE/BCD[2]_i_22/O
                         net (fo=2, routed)           0.607    38.981    UART/UHANDLE/BCD[2]_i_22_n_0
    SLICE_X54Y108        LUT4 (Prop_lut4_I0_O)        0.355    39.336 r  UART/UHANDLE/BCD[2]_i_26/O
                         net (fo=1, routed)           0.000    39.336    UART/UHANDLE/BCD[2]_i_26_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    39.944 r  UART/UHANDLE/BCD_reg[2]_i_10/O[3]
                         net (fo=5, routed)           1.144    41.088    UART/UHANDLE/BCD_reg[2]_i_10_n_4
    SLICE_X57Y107        LUT4 (Prop_lut4_I3_O)        0.307    41.395 r  UART/UHANDLE/BCD[2]_i_31/O
                         net (fo=1, routed)           0.000    41.395    UART/UHANDLE/BCD[2]_i_31_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    41.709 r  UART/UHANDLE/BCD_reg[2]_i_12/CO[2]
                         net (fo=4, routed)           1.161    42.870    UART/UHANDLE/BCD_reg[2]_i_12_n_1
    SLICE_X56Y109        LUT6 (Prop_lut6_I4_O)        0.313    43.183 r  UART/UHANDLE/BCD[2]_i_3/O
                         net (fo=1, routed)           0.499    43.682    UART/UHANDLE/bcd_to_display[14]
    SLICE_X56Y116        LUT6 (Prop_lut6_I1_O)        0.124    43.806 r  UART/UHANDLE/BCD[2]_i_1/O
                         net (fo=1, routed)           0.000    43.806    UART/UDISPLAY/D[2]
    SLICE_X56Y116        FDRE                                         r  UART/UDISPLAY/BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/HogeScore_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.415ns  (logic 11.927ns (28.798%)  route 29.488ns (71.202%))
  Logic Levels:           41  (CARRY4=21 FDRE=1 LUT1=1 LUT2=1 LUT3=5 LUT4=5 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[1]/C
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[1]/Q
                         net (fo=66, routed)          5.476     5.932    UART/UHANDLE/Data_Recieved[1]
    SLICE_X28Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.056 r  UART/UHANDLE/hoogsteScore[7]_i_14/O
                         net (fo=1, routed)           0.000     6.056    UART/URX/S[0]
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.588 r  UART/URX/hoogsteScore_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.588    UART/URX/hoogsteScore_reg[7]_i_6_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.702 r  UART/URX/hoogsteScore_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.702    UART/URX/hoogsteScore_reg[7]_i_5_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  UART/URX/hoogsteScore_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.816    UART/URX/hoogsteScore_reg[7]_i_4_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  UART/URX/hoogsteScore_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.972     7.902    UART/URX/UHANDLE/hoogsteScore1
    SLICE_X36Y100        LUT5 (Prop_lut5_I2_O)        0.124     8.026 r  UART/URX/hoogsteScore[7]_i_2/O
                         net (fo=93, routed)          2.353    10.379    UART/URX/hoogsteScore[7]_i_2_n_0
    SLICE_X29Y115        LUT3 (Prop_lut3_I1_O)        0.119    10.498 r  UART/URX/hoogsteScore[7]_i_1/O
                         net (fo=87, routed)          3.566    14.064    UART/URX/hoogsteScore[7]
    SLICE_X29Y103        LUT3 (Prop_lut3_I2_O)        0.360    14.424 r  UART/URX/HogeScore[0]_i_135/O
                         net (fo=4, routed)           0.988    15.413    UART/URX/HogeScore[0]_i_135_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    16.122 r  UART/URX/HogeScore_reg[3]_i_474/CO[3]
                         net (fo=1, routed)           0.000    16.122    UART/URX/HogeScore_reg[3]_i_474_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.435 r  UART/URX/HogeScore_reg[3]_i_430/O[3]
                         net (fo=3, routed)           0.779    17.214    UART/URX/HogeScore_reg[3]_i_430_n_4
    SLICE_X23Y114        LUT3 (Prop_lut3_I2_O)        0.306    17.520 r  UART/URX/HogeScore[3]_i_431/O
                         net (fo=2, routed)           1.250    18.770    UART/URX/HogeScore[3]_i_431_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I4_O)        0.152    18.922 r  UART/URX/HogeScore[3]_i_370/O
                         net (fo=2, routed)           0.457    19.379    UART/URX/HogeScore[3]_i_370_n_0
    SLICE_X26Y114        LUT4 (Prop_lut4_I0_O)        0.332    19.711 r  UART/URX/HogeScore[3]_i_374/O
                         net (fo=1, routed)           0.000    19.711    UART/URX/HogeScore[3]_i_374_n_0
    SLICE_X26Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.109 r  UART/URX/HogeScore_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.000    20.109    UART/URX/HogeScore_reg[3]_i_291_n_0
    SLICE_X26Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.223 r  UART/URX/HogeScore_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    20.223    UART/URX/HogeScore_reg[3]_i_215_n_0
    SLICE_X26Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.337 r  UART/URX/HogeScore_reg[3]_i_168/CO[3]
                         net (fo=1, routed)           0.000    20.337    UART/URX/HogeScore_reg[3]_i_168_n_0
    SLICE_X26Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.576 r  UART/URX/HogeScore_reg[3]_i_225/O[2]
                         net (fo=4, routed)           0.884    21.460    UART/URX/HogeScore_reg[3]_i_225_n_5
    SLICE_X24Y113        LUT3 (Prop_lut3_I2_O)        0.331    21.791 r  UART/URX/HogeScore[0]_i_47/O
                         net (fo=2, routed)           0.690    22.481    UART/URX/HogeScore[0]_i_47_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I3_O)        0.327    22.808 r  UART/URX/HogeScore[0]_i_50/O
                         net (fo=1, routed)           0.000    22.808    UART/URX/HogeScore[0]_i_50_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.209 r  UART/URX/HogeScore_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.209    UART/URX/HogeScore_reg[0]_i_45_n_0
    SLICE_X24Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.432 r  UART/URX/HogeScore_reg[3]_i_224/O[0]
                         net (fo=1, routed)           0.979    24.411    UART/URX/HogeScore_reg[3]_i_224_n_7
    SLICE_X23Y112        LUT2 (Prop_lut2_I1_O)        0.299    24.710 r  UART/URX/HogeScore[3]_i_171/O
                         net (fo=1, routed)           0.000    24.710    UART/URX/HogeScore[3]_i_171_n_0
    SLICE_X23Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.111 r  UART/URX/HogeScore_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    25.111    UART/URX/HogeScore_reg[3]_i_120_n_0
    SLICE_X23Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.333 f  UART/URX/HogeScore_reg[3]_i_119/O[0]
                         net (fo=1, routed)           0.988    26.321    UART/URX/HogeScore_reg[3]_i_119_n_7
    SLICE_X22Y109        LUT1 (Prop_lut1_I0_O)        0.299    26.620 r  UART/URX/HogeScore[3]_i_73/O
                         net (fo=1, routed)           0.000    26.620    UART/URX/HogeScore[3]_i_73_n_0
    SLICE_X22Y109        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    26.847 r  UART/URX/HogeScore_reg[3]_i_36/O[1]
                         net (fo=15, routed)          1.227    28.074    UART/URX/HogeScore_reg[3]_i_36_n_6
    SLICE_X20Y107        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    28.947 r  UART/URX/HogeScore_reg[3]_i_37/CO[2]
                         net (fo=55, routed)          1.719    30.666    UART/URX/HogeScore_reg[3]_i_37_n_1
    SLICE_X18Y104        LUT3 (Prop_lut3_I1_O)        0.341    31.007 r  UART/URX/HogeScore[3]_i_32/O
                         net (fo=6, routed)           0.844    31.851    UART/URX/HogeScore[3]_i_32_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I2_O)        0.326    32.177 r  UART/URX/HogeScore[3]_i_213/O
                         net (fo=1, routed)           0.000    32.177    UART/URX/HogeScore[3]_i_213_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.727 r  UART/URX/HogeScore_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.727    UART/URX/HogeScore_reg[3]_i_153_n_0
    SLICE_X17Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.949 r  UART/URX/HogeScore_reg[3]_i_108/O[0]
                         net (fo=2, routed)           1.105    34.054    UART/URX/HogeScore_reg[3]_i_108_n_7
    SLICE_X21Y106        LUT4 (Prop_lut4_I0_O)        0.299    34.353 r  UART/URX/HogeScore[3]_i_101/O
                         net (fo=2, routed)           1.213    35.566    UART/URX/HogeScore[3]_i_101_n_0
    SLICE_X18Y106        LUT6 (Prop_lut6_I5_O)        0.124    35.690 r  UART/URX/HogeScore[3]_i_104/O
                         net (fo=1, routed)           0.000    35.690    UART/URX/HogeScore[3]_i_104_n_0
    SLICE_X18Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    35.938 r  UART/URX/HogeScore_reg[3]_i_57/O[3]
                         net (fo=3, routed)           0.960    36.898    UART/URX/HogeScore_reg[3]_i_57_n_4
    SLICE_X19Y108        LUT4 (Prop_lut4_I0_O)        0.306    37.204 r  UART/URX/HogeScore[3]_i_111/O
                         net (fo=1, routed)           0.500    37.704    UART/URX/HogeScore[3]_i_111_n_0
    SLICE_X19Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    38.089 r  UART/URX/HogeScore_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    38.089    UART/URX/HogeScore_reg[3]_i_65_n_0
    SLICE_X19Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.317 f  UART/URX/HogeScore_reg[3]_i_35/CO[2]
                         net (fo=4, routed)           0.974    39.291    UART/URX/HogeScore_reg[3]_i_35_n_1
    SLICE_X19Y104        LUT5 (Prop_lut5_I4_O)        0.313    39.604 r  UART/URX/HogeScore[1]_i_8/O
                         net (fo=1, routed)           1.115    40.719    UART/URX/HogeScore[1]_i_8_n_0
    SLICE_X28Y104        LUT6 (Prop_lut6_I3_O)        0.124    40.843 r  UART/URX/HogeScore[1]_i_2/O
                         net (fo=1, routed)           0.449    41.291    UART/URX/HogeScore[1]_i_2_n_0
    SLICE_X27Y102        LUT6 (Prop_lut6_I0_O)        0.124    41.415 r  UART/URX/HogeScore[1]_i_1/O
                         net (fo=1, routed)           0.000    41.415    UART/UHANDLE/HogeScore_reg[3]_1[1]
    SLICE_X27Y102        FDRE                                         r  UART/UHANDLE/HogeScore_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/URX/r_RX_Data_R_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/URX/r_RX_Data_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE                         0.000     0.000 r  UART/URX/r_RX_Data_R_reg/C
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART/URX/r_RX_Data_R_reg/Q
                         net (fo=1, routed)           0.119     0.247    UART/URX/r_RX_Data_R
    SLICE_X65Y72         FDRE                                         r  UART/URX/r_RX_Data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[5]/C
    SLICE_X45Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[5]/Q
                         net (fo=1, routed)           0.110     0.251    VIDEO/G1/LocalhWriteLoc_reg[9]_0[5]
    SLICE_X45Y128        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[4]/C
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[4]
    SLICE_X7Y127         FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[8]/C
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[8]/Q
                         net (fo=1, routed)           0.110     0.251    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[8]
    SLICE_X7Y127         FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[2]/C
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[2]/Q
                         net (fo=1, routed)           0.112     0.253    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[2]
    SLICE_X7Y125         FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[5]/C
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[5]/Q
                         net (fo=1, routed)           0.112     0.253    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[5]
    SLICE_X11Y128        FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/highScoreNr_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G5/highScoreNr_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE                         0.000     0.000 r  VIDEO/G5/highScoreNr_reg[1][2]/C
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G5/highScoreNr_reg[1][2]/Q
                         net (fo=2, routed)           0.119     0.260    VIDEO/G5/highScoreNr_reg_n_0_[1][2]
    SLICE_X15Y91         FDRE                                         r  VIDEO/G5/highScoreNr_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/highScoreNr_reg[2][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G5/highScoreNr_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.604%)  route 0.122ns (46.396%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE                         0.000     0.000 r  VIDEO/G5/highScoreNr_reg[2][1]/C
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G5/highScoreNr_reg[2][1]/Q
                         net (fo=2, routed)           0.122     0.263    VIDEO/G5/highScoreNr_reg_n_0_[2][1]
    SLICE_X15Y91         FDRE                                         r  VIDEO/G5/highScoreNr_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/highScoreNr_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G5/highScoreNr_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE                         0.000     0.000 r  VIDEO/G5/highScoreNr_reg[2][2]/C
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G5/highScoreNr_reg[2][2]/Q
                         net (fo=2, routed)           0.128     0.269    VIDEO/G5/highScoreNr_reg_n_0_[2][2]
    SLICE_X15Y91         FDRE                                         r  VIDEO/G5/highScoreNr_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/create_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/plant1/ram_reg[7][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.351%)  route 0.134ns (48.649%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDRE                         0.000     0.000 r  VIDEO/G1/create_reg[1]/C
    SLICE_X36Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/create_reg[1]/Q
                         net (fo=153, routed)         0.134     0.275    VIDEO/G1/plant1/ram_reg[1][3]_0[1]
    SLICE_X37Y129        FDRE                                         r  VIDEO/G1/plant1/ram_reg[7][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay           174 Endpoints
Min Delay           174 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.576ns  (logic 3.169ns (25.199%)  route 9.407ns (74.801%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.556     1.556    VIDEO/G4/clk_25
    SLICE_X14Y92         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.478     2.034 r  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=65, routed)          4.039     6.073    VIDEO/G4/Q[8]
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     6.775 r  VIDEO/G4/fontRow_reg_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     6.775    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.046 f  VIDEO/G4/fontRow_reg_i_48__1/CO[0]
                         net (fo=6, routed)           0.901     7.948    VIDEO/G4/fontRow_reg_i_48__1_n_3
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.401     8.349 r  VIDEO/G4/fontRow_reg_i_47__2/O
                         net (fo=2, routed)           1.057     9.405    VIDEO/G4/fontRow_reg_i_47__2_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I0_O)        0.348     9.753 r  VIDEO/G4/fontRow_reg_i_33__3/O
                         net (fo=11, routed)          0.724    10.478    VIDEO/G4/G5/title/sel0[4]
    SLICE_X12Y74         LUT5 (Prop_lut5_I4_O)        0.148    10.626 r  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=1, routed)           0.841    11.467    VIDEO/G4/fontRow_reg_i_40__2_n_0
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.328    11.795 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=1, routed)           0.000    11.795    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.171 r  VIDEO/G4/fontRow_reg_i_4__3/CO[3]
                         net (fo=1, routed)           0.000    12.171    VIDEO/G4/fontRow_reg_i_4__3_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.288 r  VIDEO/G4/fontRow_reg_i_3__2/CO[3]
                         net (fo=1, routed)           1.844    14.132    VIDEO/G5/HighscoreNumber/fontRom/ADDRBWRADDR[8]
    RAMB18_X1Y32         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.372ns  (logic 3.375ns (27.279%)  route 8.997ns (72.721%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.556     1.556    VIDEO/G4/clk_25
    SLICE_X14Y92         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.478     2.034 r  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=65, routed)          4.039     6.073    VIDEO/G4/Q[8]
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     6.775 r  VIDEO/G4/fontRow_reg_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     6.775    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.046 f  VIDEO/G4/fontRow_reg_i_48__1/CO[0]
                         net (fo=6, routed)           0.901     7.948    VIDEO/G4/fontRow_reg_i_48__1_n_3
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.401     8.349 r  VIDEO/G4/fontRow_reg_i_47__2/O
                         net (fo=2, routed)           1.057     9.405    VIDEO/G4/fontRow_reg_i_47__2_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I0_O)        0.348     9.753 r  VIDEO/G4/fontRow_reg_i_33__3/O
                         net (fo=11, routed)          0.724    10.478    VIDEO/G4/G5/title/sel0[4]
    SLICE_X12Y74         LUT5 (Prop_lut5_I4_O)        0.148    10.626 r  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=1, routed)           0.841    11.467    VIDEO/G4/fontRow_reg_i_40__2_n_0
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.328    11.795 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=1, routed)           0.000    11.795    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.171 r  VIDEO/G4/fontRow_reg_i_4__3/CO[3]
                         net (fo=1, routed)           0.000    12.171    VIDEO/G4/fontRow_reg_i_4__3_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.494 r  VIDEO/G4/fontRow_reg_i_3__2/O[1]
                         net (fo=1, routed)           1.434    13.928    VIDEO/G5/HighscoreNumber/fontRom/ADDRBWRADDR[6]
    RAMB18_X1Y32         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.272ns  (logic 3.291ns (26.818%)  route 8.981ns (73.182%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.556     1.556    VIDEO/G4/clk_25
    SLICE_X14Y92         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.478     2.034 r  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=65, routed)          4.039     6.073    VIDEO/G4/Q[8]
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     6.775 r  VIDEO/G4/fontRow_reg_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     6.775    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.046 f  VIDEO/G4/fontRow_reg_i_48__1/CO[0]
                         net (fo=6, routed)           0.901     7.948    VIDEO/G4/fontRow_reg_i_48__1_n_3
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.401     8.349 r  VIDEO/G4/fontRow_reg_i_47__2/O
                         net (fo=2, routed)           1.057     9.405    VIDEO/G4/fontRow_reg_i_47__2_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I0_O)        0.348     9.753 r  VIDEO/G4/fontRow_reg_i_33__3/O
                         net (fo=11, routed)          0.724    10.478    VIDEO/G4/G5/title/sel0[4]
    SLICE_X12Y74         LUT5 (Prop_lut5_I4_O)        0.148    10.626 r  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=1, routed)           0.841    11.467    VIDEO/G4/fontRow_reg_i_40__2_n_0
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.328    11.795 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=1, routed)           0.000    11.795    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.171 r  VIDEO/G4/fontRow_reg_i_4__3/CO[3]
                         net (fo=1, routed)           0.000    12.171    VIDEO/G4/fontRow_reg_i_4__3_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.410 r  VIDEO/G4/fontRow_reg_i_3__2/O[2]
                         net (fo=1, routed)           1.418    13.828    VIDEO/G5/HighscoreNumber/fontRom/ADDRBWRADDR[7]
    RAMB18_X1Y32         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.223ns  (logic 3.271ns (26.762%)  route 8.952ns (73.238%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.556     1.556    VIDEO/G4/clk_25
    SLICE_X14Y92         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.478     2.034 r  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=65, routed)          4.039     6.073    VIDEO/G4/Q[8]
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     6.775 r  VIDEO/G4/fontRow_reg_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     6.775    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.046 f  VIDEO/G4/fontRow_reg_i_48__1/CO[0]
                         net (fo=6, routed)           0.901     7.948    VIDEO/G4/fontRow_reg_i_48__1_n_3
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.401     8.349 r  VIDEO/G4/fontRow_reg_i_47__2/O
                         net (fo=2, routed)           1.057     9.405    VIDEO/G4/fontRow_reg_i_47__2_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I0_O)        0.348     9.753 r  VIDEO/G4/fontRow_reg_i_33__3/O
                         net (fo=11, routed)          0.724    10.478    VIDEO/G4/G5/title/sel0[4]
    SLICE_X12Y74         LUT5 (Prop_lut5_I4_O)        0.148    10.626 r  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=1, routed)           0.841    11.467    VIDEO/G4/fontRow_reg_i_40__2_n_0
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.328    11.795 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=1, routed)           0.000    11.795    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.171 r  VIDEO/G4/fontRow_reg_i_4__3/CO[3]
                         net (fo=1, routed)           0.000    12.171    VIDEO/G4/fontRow_reg_i_4__3_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.390 r  VIDEO/G4/fontRow_reg_i_3__2/O[0]
                         net (fo=1, routed)           1.389    13.778    VIDEO/G5/HighscoreNumber/fontRom/ADDRBWRADDR[5]
    RAMB18_X1Y32         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.921ns  (logic 2.931ns (24.588%)  route 8.990ns (75.412%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.556     1.556    VIDEO/G4/clk_25
    SLICE_X14Y92         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.478     2.034 r  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=65, routed)          4.039     6.073    VIDEO/G4/Q[8]
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     6.775 r  VIDEO/G4/fontRow_reg_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     6.775    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.046 f  VIDEO/G4/fontRow_reg_i_48__1/CO[0]
                         net (fo=6, routed)           0.901     7.948    VIDEO/G4/fontRow_reg_i_48__1_n_3
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.401     8.349 r  VIDEO/G4/fontRow_reg_i_47__2/O
                         net (fo=2, routed)           1.057     9.405    VIDEO/G4/fontRow_reg_i_47__2_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I0_O)        0.348     9.753 r  VIDEO/G4/fontRow_reg_i_33__3/O
                         net (fo=11, routed)          0.724    10.478    VIDEO/G4/G5/title/sel0[4]
    SLICE_X12Y74         LUT5 (Prop_lut5_I4_O)        0.148    10.626 r  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=1, routed)           0.841    11.467    VIDEO/G4/fontRow_reg_i_40__2_n_0
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.328    11.795 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=1, routed)           0.000    11.795    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.050 r  VIDEO/G4/fontRow_reg_i_4__3/O[3]
                         net (fo=1, routed)           1.427    13.477    VIDEO/G5/HighscoreNumber/fontRom/ADDRBWRADDR[4]
    RAMB18_X1Y32         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.316ns  (logic 2.902ns (25.645%)  route 8.414ns (74.355%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.556     1.556    VIDEO/G4/clk_25
    SLICE_X14Y92         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.478     2.034 r  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=65, routed)          4.039     6.073    VIDEO/G4/Q[8]
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     6.775 r  VIDEO/G4/fontRow_reg_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     6.775    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.046 f  VIDEO/G4/fontRow_reg_i_48__1/CO[0]
                         net (fo=6, routed)           0.901     7.948    VIDEO/G4/fontRow_reg_i_48__1_n_3
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.401     8.349 r  VIDEO/G4/fontRow_reg_i_47__2/O
                         net (fo=2, routed)           1.048     9.396    VIDEO/G4/fontRow_reg_i_47__2_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I0_O)        0.348     9.744 r  VIDEO/G4/fontRow_reg_i_34__3/O
                         net (fo=11, routed)          0.864    10.608    VIDEO/G4/fontRow_reg_i_34__3_n_0
    SLICE_X12Y75         LUT6 (Prop_lut6_I3_O)        0.124    10.732 r  VIDEO/G4/fontRow_reg_i_24__3/O
                         net (fo=1, routed)           0.000    10.732    VIDEO/G4/fontRow_reg_i_24__3_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.310 r  VIDEO/G4/fontRow_reg_i_4__3/O[2]
                         net (fo=1, routed)           1.562    12.872    VIDEO/G5/HighscoreNumber/fontRom/ADDRBWRADDR[3]
    RAMB18_X1Y32         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/play/fontRom/fontRow_reg/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.158ns  (logic 3.281ns (29.404%)  route 7.877ns (70.596%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.555     1.555    VIDEO/G4/clk_25
    SLICE_X12Y90         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=63, routed)          3.442     5.515    VIDEO/G4/Q[0]
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.124     5.639 r  VIDEO/G4/pixel_i_22__1/O
                         net (fo=1, routed)           0.000     5.639    VIDEO/G4/pixel_i_22__1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.171 r  VIDEO/G4/pixel_reg_i_11__3/CO[3]
                         net (fo=1, routed)           0.009     6.180    VIDEO/G4/pixel_reg_i_11__3_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.402 f  VIDEO/G4/fontRow_reg_i_52__1/O[0]
                         net (fo=4, routed)           1.087     7.488    VIDEO/G4/fontRow_reg_i_52__1_n_7
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.327     7.815 r  VIDEO/G4/fontRow_reg_i_55__1/O
                         net (fo=2, routed)           0.800     8.615    VIDEO/G4/fontRow_reg_i_55__1_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I2_O)        0.326     8.941 r  VIDEO/G4/fontRow_reg_i_40__3/O
                         net (fo=12, routed)          1.240    10.181    VIDEO/G4/G5/play/sel0[4]
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.150    10.331 r  VIDEO/G4/fontRow_reg_i_43__3/O
                         net (fo=1, routed)           0.625    10.957    VIDEO/G4/fontRow_reg_i_43__3_n_0
    SLICE_X7Y76          LUT3 (Prop_lut3_I1_O)        0.328    11.285 r  VIDEO/G4/fontRow_reg_i_16__3/O
                         net (fo=1, routed)           0.000    11.285    VIDEO/G4/fontRow_reg_i_16__3_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.817 r  VIDEO/G4/fontRow_reg_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    11.817    VIDEO/G4/fontRow_reg_i_2__3_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.039 r  VIDEO/G4/fontRow_reg_i_1__3/O[0]
                         net (fo=1, routed)           0.674    12.713    VIDEO/G5/play/fontRom/ADDRARDADDR[10]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/play/fontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.112ns  (logic 2.977ns (26.792%)  route 8.135ns (73.208%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.555     1.555    VIDEO/G4/clk_25
    SLICE_X12Y90         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=63, routed)          1.516     3.589    VIDEO/G4/Q[0]
    SLICE_X13Y84         LUT1 (Prop_lut1_I0_O)        0.124     3.713 r  VIDEO/G4/pixel_i_7__1/O
                         net (fo=1, routed)           0.000     3.713    VIDEO/G4/pixel_i_7__1_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.137 r  VIDEO/G4/pixel_reg_i_4__2/O[1]
                         net (fo=4, routed)           0.990     5.128    VIDEO/G4/hQ_reg[3]_7[1]
    SLICE_X14Y81         LUT2 (Prop_lut2_I1_O)        0.303     5.431 r  VIDEO/G4/pixel_i_3__4/O
                         net (fo=3, routed)           0.775     6.205    VIDEO/G4/hQ_reg[3]_8
    SLICE_X12Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.329 r  VIDEO/G4/fontRow_reg_i_31__1/O
                         net (fo=5, routed)           1.538     7.868    VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_2
    SLICE_X15Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.992 r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_28__2/O
                         net (fo=4, routed)           0.954     8.945    VIDEO/G4/fontRow_reg_11
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.150     9.095 r  VIDEO/G4/fontRow_reg_i_32__2/O
                         net (fo=1, routed)           1.103    10.198    VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_3
    SLICE_X15Y85         LUT6 (Prop_lut6_I5_O)        0.326    10.524 r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_12__3/O
                         net (fo=1, routed)           0.000    10.524    VIDEO/G4/fontRow_reg_17[1]
    SLICE_X15Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.074 r  VIDEO/G4/fontRow_reg_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.074    VIDEO/G4/fontRow_reg_i_2__2_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.408 r  VIDEO/G4/fontRow_reg_i_1__2/O[1]
                         net (fo=1, routed)           1.259    12.667    VIDEO/G5/HighscoreNumber/fontRom/ADDRARDADDR[9]
    RAMB18_X1Y32         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/play/fontRom/fontRow_reg/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.092ns  (logic 3.074ns (27.713%)  route 8.018ns (72.287%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.555     1.555    VIDEO/G4/clk_25
    SLICE_X12Y90         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=63, routed)          3.442     5.515    VIDEO/G4/Q[0]
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.124     5.639 r  VIDEO/G4/pixel_i_22__1/O
                         net (fo=1, routed)           0.000     5.639    VIDEO/G4/pixel_i_22__1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.171 r  VIDEO/G4/pixel_reg_i_11__3/CO[3]
                         net (fo=1, routed)           0.009     6.180    VIDEO/G4/pixel_reg_i_11__3_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.402 f  VIDEO/G4/fontRow_reg_i_52__1/O[0]
                         net (fo=4, routed)           1.087     7.488    VIDEO/G4/fontRow_reg_i_52__1_n_7
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.327     7.815 r  VIDEO/G4/fontRow_reg_i_55__1/O
                         net (fo=2, routed)           0.800     8.615    VIDEO/G4/fontRow_reg_i_55__1_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I2_O)        0.326     8.941 r  VIDEO/G4/fontRow_reg_i_40__3/O
                         net (fo=12, routed)          1.240    10.181    VIDEO/G4/G5/play/sel0[4]
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.150    10.331 r  VIDEO/G4/fontRow_reg_i_43__3/O
                         net (fo=1, routed)           0.625    10.957    VIDEO/G4/fontRow_reg_i_43__3_n_0
    SLICE_X7Y76          LUT3 (Prop_lut3_I1_O)        0.328    11.285 r  VIDEO/G4/fontRow_reg_i_16__3/O
                         net (fo=1, routed)           0.000    11.285    VIDEO/G4/fontRow_reg_i_16__3_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.832 r  VIDEO/G4/fontRow_reg_i_2__3/O[2]
                         net (fo=1, routed)           0.816    12.647    VIDEO/G5/play/fontRom/ADDRARDADDR[8]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/play/fontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/play/fontRom/fontRow_reg/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.008ns  (logic 3.133ns (28.461%)  route 7.875ns (71.539%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.555     1.555    VIDEO/G4/clk_25
    SLICE_X12Y90         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=63, routed)          3.442     5.515    VIDEO/G4/Q[0]
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.124     5.639 r  VIDEO/G4/pixel_i_22__1/O
                         net (fo=1, routed)           0.000     5.639    VIDEO/G4/pixel_i_22__1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.171 r  VIDEO/G4/pixel_reg_i_11__3/CO[3]
                         net (fo=1, routed)           0.009     6.180    VIDEO/G4/pixel_reg_i_11__3_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.402 f  VIDEO/G4/fontRow_reg_i_52__1/O[0]
                         net (fo=4, routed)           1.087     7.488    VIDEO/G4/fontRow_reg_i_52__1_n_7
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.327     7.815 r  VIDEO/G4/fontRow_reg_i_55__1/O
                         net (fo=2, routed)           0.800     8.615    VIDEO/G4/fontRow_reg_i_55__1_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I2_O)        0.326     8.941 r  VIDEO/G4/fontRow_reg_i_40__3/O
                         net (fo=12, routed)          1.240    10.181    VIDEO/G4/G5/play/sel0[4]
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.150    10.331 r  VIDEO/G4/fontRow_reg_i_43__3/O
                         net (fo=1, routed)           0.625    10.957    VIDEO/G4/fontRow_reg_i_43__3_n_0
    SLICE_X7Y76          LUT3 (Prop_lut3_I1_O)        0.328    11.285 r  VIDEO/G4/fontRow_reg_i_16__3/O
                         net (fo=1, routed)           0.000    11.285    VIDEO/G4/fontRow_reg_i_16__3_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.891 r  VIDEO/G4/fontRow_reg_i_2__3/O[3]
                         net (fo=1, routed)           0.673    12.563    VIDEO/G5/play/fontRom/ADDRARDADDR[9]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/play/fontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.141ns (33.300%)  route 0.282ns (66.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.563     0.563    VIDEO/G4/clk_25
    SLICE_X15Y92         FDRE                                         r  VIDEO/G4/vQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  VIDEO/G4/vQ_reg[2]/Q
                         net (fo=59, routed)          0.282     0.986    VIDEO/G5/moneyNumber/fontRom/ADDRARDADDR[2]
    RAMB18_X0Y36         RAMB18E1                                     r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.164ns (31.197%)  route 0.362ns (68.803%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565     0.565    VIDEO/G4/clk_25
    SLICE_X14Y98         FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=53, routed)          0.362     1.090    VIDEO/G5/moneyNumber/fontRom/ADDRARDADDR[0]
    RAMB18_X0Y36         RAMB18E1                                     r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.141ns (26.711%)  route 0.387ns (73.289%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.563     0.563    VIDEO/G4/clk_25
    SLICE_X15Y92         FDRE                                         r  VIDEO/G4/vQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  VIDEO/G4/vQ_reg[2]/Q
                         net (fo=59, routed)          0.387     1.091    VIDEO/G5/priceList/fontRom/ADDRBWRADDR[2]
    RAMB18_X0Y34         RAMB18E1                                     r  VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.164ns (31.105%)  route 0.363ns (68.895%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565     0.565    VIDEO/G4/clk_25
    SLICE_X14Y98         FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=53, routed)          0.363     1.092    VIDEO/G5/moneyNumber/fontRom/ADDRARDADDR[0]
    RAMB18_X0Y36         RAMB18E1                                     r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.164ns (27.079%)  route 0.442ns (72.921%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565     0.565    VIDEO/G4/clk_25
    SLICE_X14Y98         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=61, routed)          0.442     1.170    VIDEO/G5/moneyNumber/fontRom/ADDRARDADDR[1]
    RAMB18_X0Y36         RAMB18E1                                     r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.164ns (27.010%)  route 0.443ns (72.990%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565     0.565    VIDEO/G4/clk_25
    SLICE_X14Y98         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=61, routed)          0.443     1.172    VIDEO/G5/moneyNumber/fontRom/ADDRARDADDR[1]
    RAMB18_X0Y36         RAMB18E1                                     r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.164ns (25.962%)  route 0.468ns (74.038%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565     0.565    VIDEO/G4/clk_25
    SLICE_X14Y98         FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=53, routed)          0.468     1.196    VIDEO/G5/priceList/fontRom/ADDRBWRADDR[0]
    RAMB18_X0Y34         RAMB18E1                                     r  VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.186ns (28.641%)  route 0.463ns (71.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.563     0.563    VIDEO/G4/clk_25
    SLICE_X15Y92         FDRE                                         r  VIDEO/G4/vQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  VIDEO/G4/vQ_reg[3]/Q
                         net (fo=62, routed)          0.154     0.858    VIDEO/G4/vQ_reg[9]_0[3]
    SLICE_X14Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.903 r  VIDEO/G4/fontRow_reg_i_7/O
                         net (fo=3, routed)           0.309     1.212    VIDEO/G5/moneyNumber/fontRom/ADDRARDADDR[3]
    RAMB18_X0Y36         RAMB18E1                                     r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.164ns (23.046%)  route 0.548ns (76.954%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565     0.565    VIDEO/G4/clk_25
    SLICE_X14Y98         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=61, routed)          0.548     1.276    VIDEO/G5/priceList/fontRom/ADDRBWRADDR[1]
    RAMB18_X0Y34         RAMB18E1                                     r  VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/waveCntNumber/fontRom/fontRow_reg/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.738ns  (logic 0.164ns (22.232%)  route 0.574ns (77.768%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565     0.565    VIDEO/G4/clk_25
    SLICE_X14Y98         FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=53, routed)          0.574     1.302    VIDEO/G5/waveCntNumber/fontRom/ADDRARDADDR[0]
    RAMB18_X0Y33         RAMB18E1                                     r  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     6.575    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G5/title/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/vtemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.578ns  (logic 1.076ns (10.172%)  route 9.502ns (89.828%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE                         0.000     0.000 r  VIDEO/G5/title/pixel_reg/C
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/title/pixel_reg/Q
                         net (fo=1, routed)           1.924     2.380    VIDEO/G5/HighscoreNumber/red[3]_i_3_0[1]
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.124     2.504 f  VIDEO/G5/HighscoreNumber/red[3]_i_4/O
                         net (fo=1, routed)           0.670     3.174    VIDEO/G5/HighscoreNumber/red[3]_i_4_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I0_O)        0.124     3.298 f  VIDEO/G5/HighscoreNumber/red[3]_i_3/O
                         net (fo=15, routed)          2.811     6.109    VIDEO/G3/display
    SLICE_X28Y35         LUT5 (Prop_lut5_I3_O)        0.124     6.233 f  VIDEO/G3/vtemp[0]_i_9/O
                         net (fo=1, routed)           0.300     6.533    VIDEO/G3/vtemp[0]_i_9_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.657 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.783     7.440    VIDEO/G4/green_reg[0]_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I1_O)        0.124     7.564 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           3.014    10.578    VIDEO/G4/vcountsquare
    SLICE_X20Y100        FDRE                                         r  VIDEO/G4/vtemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.614     1.614    VIDEO/G4/clk_25
    SLICE_X20Y100        FDRE                                         r  VIDEO/G4/vtemp_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.941ns  (logic 0.897ns (9.023%)  route 9.044ns (90.977%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.611     8.089    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X48Y37         LUT5 (Prop_lut5_I2_O)        0.295     8.384 r  VIDEO/G3/RGB[8]_i_4/O
                         net (fo=1, routed)           1.433     9.817    VIDEO/G3/RGB[8]_i_4_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.941 r  VIDEO/G3/RGB[8]_i_1/O
                         net (fo=1, routed)           0.000     9.941    VIDEO/G3/RGB_0[8]
    SLICE_X29Y32         FDRE                                         r  VIDEO/G3/RGB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.439     1.439    VIDEO/G3/clk_25
    SLICE_X29Y32         FDRE                                         r  VIDEO/G3/RGB_reg[8]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.906ns  (logic 0.897ns (9.055%)  route 9.009ns (90.945%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.408     7.886    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X49Y37         LUT5 (Prop_lut5_I2_O)        0.295     8.181 r  VIDEO/G3/RGB[4]_i_4/O
                         net (fo=1, routed)           1.601     9.782    VIDEO/G3/RGB[4]_i_4_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.906 r  VIDEO/G3/RGB[4]_i_1/O
                         net (fo=1, routed)           0.000     9.906    VIDEO/G3/RGB_0[4]
    SLICE_X29Y32         FDRE                                         r  VIDEO/G3/RGB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.439     1.439    VIDEO/G3/clk_25
    SLICE_X29Y32         FDRE                                         r  VIDEO/G3/RGB_reg[4]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.879ns  (logic 0.897ns (9.080%)  route 8.982ns (90.920%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.406     7.884    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X49Y37         LUT5 (Prop_lut5_I2_O)        0.295     8.179 r  VIDEO/G3/RGB[10]_i_4/O
                         net (fo=1, routed)           1.576     9.755    VIDEO/G3/RGB[10]_i_4_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.879 r  VIDEO/G3/RGB[10]_i_1/O
                         net (fo=1, routed)           0.000     9.879    VIDEO/G3/RGB_0[10]
    SLICE_X29Y32         FDRE                                         r  VIDEO/G3/RGB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.439     1.439    VIDEO/G3/clk_25
    SLICE_X29Y32         FDRE                                         r  VIDEO/G3/RGB_reg[10]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.792ns  (logic 0.897ns (9.161%)  route 8.895ns (90.839%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.232     7.710    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.295     8.005 r  VIDEO/G3/RGB[5]_i_2/O
                         net (fo=1, routed)           1.662     9.668    VIDEO/G3/RGB[5]_i_2_n_0
    SLICE_X29Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.792 r  VIDEO/G3/RGB[5]_i_1/O
                         net (fo=1, routed)           0.000     9.792    VIDEO/G3/RGB_0[5]
    SLICE_X29Y35         FDSE                                         r  VIDEO/G3/RGB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.442     1.442    VIDEO/G3/clk_25
    SLICE_X29Y35         FDSE                                         r  VIDEO/G3/RGB_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/G5/title/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/htemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.750ns  (logic 1.076ns (11.036%)  route 8.674ns (88.964%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE                         0.000     0.000 r  VIDEO/G5/title/pixel_reg/C
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/title/pixel_reg/Q
                         net (fo=1, routed)           1.924     2.380    VIDEO/G5/HighscoreNumber/red[3]_i_3_0[1]
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.124     2.504 f  VIDEO/G5/HighscoreNumber/red[3]_i_4/O
                         net (fo=1, routed)           0.670     3.174    VIDEO/G5/HighscoreNumber/red[3]_i_4_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I0_O)        0.124     3.298 f  VIDEO/G5/HighscoreNumber/red[3]_i_3/O
                         net (fo=15, routed)          2.811     6.109    VIDEO/G3/display
    SLICE_X28Y35         LUT5 (Prop_lut5_I3_O)        0.124     6.233 f  VIDEO/G3/vtemp[0]_i_9/O
                         net (fo=1, routed)           0.300     6.533    VIDEO/G3/vtemp[0]_i_9_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.657 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.783     7.440    VIDEO/G4/green_reg[0]_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I1_O)        0.124     7.564 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           2.186     9.750    VIDEO/G4/vcountsquare
    SLICE_X15Y93         FDRE                                         r  VIDEO/G4/htemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.440     1.440    VIDEO/G4/clk_25
    SLICE_X15Y93         FDRE                                         r  VIDEO/G4/htemp_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.487ns  (logic 0.897ns (9.456%)  route 8.590ns (90.544%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.183     7.661    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X48Y38         LUT5 (Prop_lut5_I2_O)        0.295     7.956 r  VIDEO/G3/RGB[1]_i_4/O
                         net (fo=1, routed)           1.406     9.363    VIDEO/G3/RGB[1]_i_4_n_0
    SLICE_X28Y38         LUT5 (Prop_lut5_I4_O)        0.124     9.487 r  VIDEO/G3/RGB[1]_i_1/O
                         net (fo=1, routed)           0.000     9.487    VIDEO/G3/RGB_0[1]
    SLICE_X28Y38         FDSE                                         r  VIDEO/G3/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.444     1.444    VIDEO/G3/clk_25
    SLICE_X28Y38         FDSE                                         r  VIDEO/G3/RGB_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/G5/title/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/hcountsquare_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.461ns  (logic 1.076ns (11.373%)  route 8.385ns (88.627%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE                         0.000     0.000 r  VIDEO/G5/title/pixel_reg/C
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/title/pixel_reg/Q
                         net (fo=1, routed)           1.924     2.380    VIDEO/G5/HighscoreNumber/red[3]_i_3_0[1]
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.124     2.504 f  VIDEO/G5/HighscoreNumber/red[3]_i_4/O
                         net (fo=1, routed)           0.670     3.174    VIDEO/G5/HighscoreNumber/red[3]_i_4_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I0_O)        0.124     3.298 f  VIDEO/G5/HighscoreNumber/red[3]_i_3/O
                         net (fo=15, routed)          2.811     6.109    VIDEO/G3/display
    SLICE_X28Y35         LUT5 (Prop_lut5_I3_O)        0.124     6.233 f  VIDEO/G3/vtemp[0]_i_9/O
                         net (fo=1, routed)           0.300     6.533    VIDEO/G3/vtemp[0]_i_9_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.657 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.783     7.440    VIDEO/G4/green_reg[0]_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I1_O)        0.124     7.564 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           1.897     9.461    VIDEO/G4/vcountsquare
    SLICE_X15Y73         FDRE                                         r  VIDEO/G4/hcountsquare_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.425     1.425    VIDEO/G4/clk_25
    SLICE_X15Y73         FDRE                                         r  VIDEO/G4/hcountsquare_reg/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.447ns  (logic 0.897ns (9.495%)  route 8.550ns (90.505%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.453     7.931    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X48Y35         LUT5 (Prop_lut5_I2_O)        0.295     8.226 r  VIDEO/G3/RGB[7]_i_4/O
                         net (fo=1, routed)           1.097     9.323    VIDEO/G3/RGB[7]_i_4_n_0
    SLICE_X28Y32         LUT5 (Prop_lut5_I4_O)        0.124     9.447 r  VIDEO/G3/RGB[7]_i_1/O
                         net (fo=1, routed)           0.000     9.447    VIDEO/G3/RGB_0[7]
    SLICE_X28Y32         FDSE                                         r  VIDEO/G3/RGB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.439     1.439    VIDEO/G3/clk_25
    SLICE_X28Y32         FDSE                                         r  VIDEO/G3/RGB_reg[7]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.440ns  (logic 0.897ns (9.502%)  route 8.543ns (90.498%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.240     7.718    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X48Y35         LUT5 (Prop_lut5_I2_O)        0.295     8.013 r  VIDEO/G3/RGB[2]_i_4/O
                         net (fo=1, routed)           1.304     9.316    VIDEO/G3/RGB[2]_i_4_n_0
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.440 r  VIDEO/G3/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000     9.440    VIDEO/G3/RGB_0[2]
    SLICE_X29Y35         FDRE                                         r  VIDEO/G3/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.442     1.442    VIDEO/G3/clk_25
    SLICE_X29Y35         FDRE                                         r  VIDEO/G3/RGB_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/coordY_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.252ns (34.200%)  route 0.485ns (65.800%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[6]/C
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[6]/Q
                         net (fo=7, routed)           0.485     0.626    VIDEO/G4/active1_inferred__0/i__carry__0[4]
    SLICE_X13Y106        LUT4 (Prop_lut4_I2_O)        0.045     0.671 r  VIDEO/G4/vpos0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.671    VIDEO/G2/vpos_reg[6]_2[2]
    SLICE_X13Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.737 r  VIDEO/G2/vpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.737    VIDEO/G2/vpos0[6]
    SLICE_X13Y106        FDRE                                         r  VIDEO/G2/vpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.920     0.920    VIDEO/G2/clk_25
    SLICE_X13Y106        FDRE                                         r  VIDEO/G2/vpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.251ns (31.933%)  route 0.535ns (68.067%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[1]/C
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[1]/Q
                         net (fo=13, routed)          0.535     0.676    VIDEO/G4/active1_inferred__0/i__carry__0[0]
    SLICE_X13Y105        LUT2 (Prop_lut2_I0_O)        0.045     0.721 r  VIDEO/G4/vpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.721    VIDEO/G2/vpos_reg[3]_1[1]
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.786 r  VIDEO/G2/vpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.786    VIDEO/G2/vpos0[1]
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.920     0.920    VIDEO/G2/clk_25
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.290ns (35.257%)  route 0.533ns (64.743%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[3]/C
    SLICE_X19Y126        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[3]/Q
                         net (fo=14, routed)          0.533     0.661    VIDEO/G4/active3_carry__0[3]
    SLICE_X16Y108        LUT4 (Prop_lut4_I2_O)        0.099     0.760 r  VIDEO/G4/hpos0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.760    VIDEO/G2/hpos_reg[3]_1[3]
    SLICE_X16Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.823 r  VIDEO/G2/hpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.823    VIDEO/G2/hpos00_in[3]
    SLICE_X16Y108        FDRE                                         r  VIDEO/G2/hpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.918     0.918    VIDEO/G2/clk_25
    SLICE_X16Y108        FDRE                                         r  VIDEO/G2/hpos_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.297ns (35.724%)  route 0.534ns (64.276%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[3]/C
    SLICE_X19Y126        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[3]/Q
                         net (fo=14, routed)          0.534     0.662    VIDEO/G4/active3_carry__0[3]
    SLICE_X16Y109        LUT4 (Prop_lut4_I2_O)        0.099     0.761 r  VIDEO/G4/hpos0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.761    VIDEO/G2/hpos_reg[6]_2[0]
    SLICE_X16Y109        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.831 r  VIDEO/G2/hpos0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.831    VIDEO/G2/hpos00_in[4]
    SLICE_X16Y109        FDRE                                         r  VIDEO/G2/hpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.918     0.918    VIDEO/G2/clk_25
    SLICE_X16Y109        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.252ns (30.185%)  route 0.583ns (69.815%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[2]/C
    SLICE_X19Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[2]/Q
                         net (fo=16, routed)          0.583     0.724    VIDEO/G4/active3_carry__0[2]
    SLICE_X16Y108        LUT3 (Prop_lut3_I0_O)        0.045     0.769 r  VIDEO/G4/hpos0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.769    VIDEO/G2/hpos_reg[3]_1[2]
    SLICE_X16Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.835 r  VIDEO/G2/hpos0_carry/O[2]
                         net (fo=1, routed)           0.000     0.835    VIDEO/G2/hpos00_in[2]
    SLICE_X16Y108        FDRE                                         r  VIDEO/G2/hpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.918     0.918    VIDEO/G2/clk_25
    SLICE_X16Y108        FDRE                                         r  VIDEO/G2/hpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.256ns (30.496%)  route 0.583ns (69.504%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y128        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[0]/C
    SLICE_X20Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[0]/Q
                         net (fo=5, routed)           0.583     0.724    VIDEO/G4/active3_carry__0[0]
    SLICE_X16Y108        LUT2 (Prop_lut2_I1_O)        0.045     0.769 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.769    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X16Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.839 r  VIDEO/G2/hpos0_carry/O[0]
                         net (fo=1, routed)           0.000     0.839    VIDEO/G2/hpos00_in[0]
    SLICE_X16Y108        FDRE                                         r  VIDEO/G2/hpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.918     0.918    VIDEO/G2/clk_25
    SLICE_X16Y108        FDRE                                         r  VIDEO/G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.333ns (38.392%)  route 0.534ns (61.608%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[3]/C
    SLICE_X19Y126        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[3]/Q
                         net (fo=14, routed)          0.534     0.662    VIDEO/G4/active3_carry__0[3]
    SLICE_X16Y109        LUT4 (Prop_lut4_I2_O)        0.099     0.761 r  VIDEO/G4/hpos0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.761    VIDEO/G2/hpos_reg[6]_2[0]
    SLICE_X16Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.867 r  VIDEO/G2/hpos0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.867    VIDEO/G2/hpos00_in[5]
    SLICE_X16Y109        FDRE                                         r  VIDEO/G2/hpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.918     0.918    VIDEO/G2/clk_25
    SLICE_X16Y109        FDRE                                         r  VIDEO/G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.252ns (28.865%)  route 0.621ns (71.135%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[1]/C
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[1]/Q
                         net (fo=13, routed)          0.621     0.762    VIDEO/G4/active1_inferred__0/i__carry__0[0]
    SLICE_X13Y105        LUT4 (Prop_lut4_I0_O)        0.045     0.807 r  VIDEO/G4/vpos0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.807    VIDEO/G2/vpos_reg[3]_1[2]
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.873 r  VIDEO/G2/vpos0_carry/O[2]
                         net (fo=1, routed)           0.000     0.873    VIDEO/G2/vpos0[2]
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.920     0.920    VIDEO/G2/clk_25
    SLICE_X13Y105        FDRE                                         r  VIDEO/G2/vpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.292ns (33.354%)  route 0.583ns (66.646%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y128        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[0]/C
    SLICE_X20Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[0]/Q
                         net (fo=5, routed)           0.583     0.724    VIDEO/G4/active3_carry__0[0]
    SLICE_X16Y108        LUT2 (Prop_lut2_I1_O)        0.045     0.769 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.769    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X16Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.875 r  VIDEO/G2/hpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.875    VIDEO/G2/hpos00_in[1]
    SLICE_X16Y108        FDRE                                         r  VIDEO/G2/hpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.918     0.918    VIDEO/G2/clk_25
    SLICE_X16Y108        FDRE                                         r  VIDEO/G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.251ns (28.348%)  route 0.634ns (71.652%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[4]/C
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[4]/Q
                         net (fo=10, routed)          0.634     0.775    VIDEO/G4/active1_inferred__0/i__carry__0[2]
    SLICE_X13Y106        LUT4 (Prop_lut4_I2_O)        0.045     0.820 r  VIDEO/G4/vpos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.820    VIDEO/G2/vpos_reg[6]_2[1]
    SLICE_X13Y106        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.885 r  VIDEO/G2/vpos0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.885    VIDEO/G2/vpos0[5]
    SLICE_X13Y106        FDRE                                         r  VIDEO/G2/vpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.920     0.920    VIDEO/G2/clk_25
    SLICE_X13Y106        FDRE                                         r  VIDEO/G2/vpos_reg[5]/C





