

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Sat May 28 22:09:32 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_43_1                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_49_2                   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_65_3                  |        ?|        ?|         3|          1|          1|      ?|       yes|
        | + VITIS_LOOP_69_4                  |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_70_5                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + LOOP1                            |        ?|        ?|         ?|          -|          -|      ?|        no|
        |  ++ LOOP2                          |        ?|        ?|         6|          1|          1|      ?|       yes|
        | + VITIS_LOOP_90_6                  |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_91_7                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_96_8_VITIS_LOOP_97_9  |        ?|        ?|         8|          2|          1|      ?|       yes|
        | + VITIS_LOOP_103_10                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_107_11                |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_108_12              |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_119_13                 |        9|        ?|        10|          2|          1|  1 ~ ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    8|       -|      -|    -|
|Expression       |        -|    -|       0|   2332|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    2|    2457|   2403|    -|
|Memory           |       66|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    984|    -|
|Register         |        -|    -|    3308|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       70|   10|    5765|   5879|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       25|    4|       5|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |control_s_axi_U          |control_s_axi         |        0|   0|  354|  556|    0|
    |gmem2_m_axi_U            |gmem2_m_axi           |        2|   0|  537|  677|    0|
    |gmem_m_axi_U             |gmem_m_axi            |        2|   0|  537|  677|    0|
    |mul_26s_26s_26_1_1_U1    |mul_26s_26s_26_1_1    |        0|   0|    0|   43|    0|
    |mul_31s_31s_31_2_1_U3    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_31s_31_2_1_U5    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_31s_31_2_1_U6    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_32s_32s_32_2_1_U2    |mul_32s_32s_32_2_1    |        0|   0|  165|   50|    0|
    |mul_64ns_32ns_96_5_1_U4  |mul_64ns_32ns_96_5_1  |        0|   2|  441|  256|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        4|   2| 2457| 2403|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------+----------------------------------+--------------+
    |               Instance              |              Module              |  Expression  |
    +-------------------------------------+----------------------------------+--------------+
    |mac_muladd_10ns_11ns_15ns_15_4_1_U8  |mac_muladd_10ns_11ns_15ns_15_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U9    |mac_muladd_16s_16s_29ns_29_4_1    |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U10   |mac_muladd_16s_16s_29ns_29_4_1    |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U14   |mac_muladd_16s_16s_29ns_29_4_1    |  i0 + i1 * i2|
    |mul_mul_10ns_11ns_15_4_1_U13         |mul_mul_10ns_11ns_15_4_1          |       i0 * i1|
    |mul_mul_5ns_11ns_15_4_1_U7           |mul_mul_5ns_11ns_15_4_1           |       i0 * i1|
    |mul_mul_5ns_11ns_15_4_1_U11          |mul_mul_5ns_11ns_15_4_1           |       i0 * i1|
    |mul_mul_5ns_11ns_15_4_1_U12          |mul_mul_5ns_11ns_15_4_1           |       i0 * i1|
    +-------------------------------------+----------------------------------+--------------+

    * Memory: 
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |bbuf_V_U   |bbuf_V   |        1|  0|   0|    0|   1000|   16|     1|        16000|
    |dbbuf_V_U  |dbbuf_V  |        1|  0|   0|    0|   1000|   16|     1|        16000|
    |wbuf_V_U   |wbuf_V   |       32|  0|   0|    0|  32000|   16|     1|       512000|
    |dwbuf_V_U  |wbuf_V   |       32|  0|   0|    0|  32000|   16|     1|       512000|
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |         |       66|  0|   0|    0|  66000|   64|     4|      1056000|
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln103_fu_1252_p2                |         +|   0|  0|   38|          31|           1|
    |add_ln107_fu_1283_p2                |         +|   0|  0|   71|          64|           1|
    |add_ln108_fu_1360_p2                |         +|   0|  0|   38|          31|           1|
    |add_ln109_fu_1379_p2                |         +|   0|  0|   20|          15|          15|
    |add_ln1116_fu_1550_p2               |         +|   0|  0|   20|          15|          15|
    |add_ln119_fu_1618_p2                |         +|   0|  0|   38|          31|           1|
    |add_ln120_fu_1635_p2                |         +|   0|  0|   39|          32|          32|
    |add_ln121_fu_1646_p2                |         +|   0|  0|   39|          32|          32|
    |add_ln43_fu_874_p2                  |         +|   0|  0|   38|          31|           1|
    |add_ln49_fu_920_p2                  |         +|   0|  0|   39|          32|           1|
    |add_ln53_fu_983_p2                  |         +|   0|  0|   39|          32|           6|
    |add_ln65_fu_1389_p2                 |         +|   0|  0|   39|          32|           1|
    |add_ln69_fu_1409_p2                 |         +|   0|  0|   71|          64|           1|
    |add_ln70_fu_1473_p2                 |         +|   0|  0|   38|          31|           1|
    |add_ln71_fu_1492_p2                 |         +|   0|  0|   20|          15|          15|
    |add_ln76_fu_1501_p2                 |         +|   0|  0|   71|          64|           1|
    |add_ln78_fu_1520_p2                 |         +|   0|  0|   13|          10|          10|
    |add_ln80_fu_1530_p2                 |         +|   0|  0|   39|          32|           1|
    |add_ln90_fu_1011_p2                 |         +|   0|  0|   71|          64|           1|
    |add_ln91_fu_1083_p2                 |         +|   0|  0|   38|          31|           1|
    |add_ln92_fu_1102_p2                 |         +|   0|  0|   20|          15|          15|
    |add_ln96_1_fu_1171_p2               |         +|   0|  0|   13|          10|          10|
    |add_ln96_2_fu_1111_p2               |         +|   0|  0|  103|          96|           1|
    |add_ln96_fu_1122_p2                 |         +|   0|  0|   71|          64|           1|
    |add_ln97_fu_1186_p2                 |         +|   0|  0|   39|          32|           1|
    |dbbuf_V_d0                          |         +|   0|  0|   23|          16|          16|
    |empty_45_fu_1429_p2                 |         +|   0|  0|   38|          31|          31|
    |empty_46_fu_1441_p2                 |         +|   0|  0|   39|          32|          32|
    |empty_50_fu_1039_p2                 |         +|   0|  0|   38|          31|          31|
    |empty_51_fu_1051_p2                 |         +|   0|  0|   39|          32|          32|
    |empty_56_fu_1315_p2                 |         +|   0|  0|   38|          31|          31|
    |empty_57_fu_1327_p2                 |         +|   0|  0|   39|          32|          32|
    |indvars_iv_next29_fu_1309_p2        |         +|   0|  0|   39|          32|           7|
    |indvars_iv_next31_fu_1303_p2        |         +|   0|  0|   39|          32|           7|
    |num_iters_fu_845_p2                 |         +|   0|  0|   36|          29|           1|
    |empty_43_fu_938_p2                  |         -|   0|  0|   39|          32|          32|
    |sub_ln41_1_fu_814_p2                |         -|   0|  0|   35|           1|          28|
    |sub_ln41_fu_782_p2                  |         -|   0|  0|   39|           1|          32|
    |sub_ln53_fu_994_p2                  |         -|   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp1_stage0_11001           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp4_stage0_11001           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp6_stage0_11001           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp8_stage0_01001           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp8_stage1_01001           |       and|   0|  0|    2|           1|           1|
    |ap_block_state100_pp8_stage1_iter4  |       and|   0|  0|    2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1   |       and|   0|  0|    2|           1|           1|
    |ap_block_state26_pp1_stage0_iter1   |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_io                  |       and|   0|  0|    2|           1|           1|
    |ap_block_state54_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state59                    |       and|   0|  0|    2|           1|           1|
    |ap_block_state75_pp6_stage0_iter1   |       and|   0|  0|    2|           1|           1|
    |ap_block_state93_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state95_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state99_pp8_stage0_iter4   |       and|   0|  0|    2|           1|           1|
    |ap_condition_1681                   |       and|   0|  0|    2|           1|           1|
    |ap_condition_1693                   |       and|   0|  0|    2|           1|           1|
    |ap_condition_2708                   |       and|   0|  0|    2|           1|           1|
    |ap_condition_2712                   |       and|   0|  0|    2|           1|           1|
    |cmp36319_fu_893_p2                  |      icmp|   0|  0|   18|          32|           1|
    |empty_42_fu_926_p2                  |      icmp|   0|  0|   18|          32|          32|
    |grp_fu_767_p2                       |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln103_fu_1262_p2               |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln107_fu_1289_p2               |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln108_fu_1370_p2               |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln119_1_fu_1624_p2             |      icmp|   0|  0|   17|          31|          31|
    |icmp_ln119_fu_1584_p2               |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln43_1_fu_880_p2               |      icmp|   0|  0|   17|          31|          31|
    |icmp_ln43_fu_798_p2                 |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln49_fu_915_p2                 |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln53_fu_989_p2                 |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln65_fu_1395_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln69_1_fu_1415_p2              |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln70_fu_1483_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln76_fu_1507_p2                |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln80_fu_1536_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln90_1_fu_1017_p2              |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln91_fu_1093_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln96_fu_1117_p2                |      icmp|   0|  0|   39|          96|          96|
    |icmp_ln97_fu_1128_p2                |      icmp|   0|  0|   18|          32|          32|
    |ap_block_pp8_stage0_11001           |        or|   0|  0|    2|           1|           1|
    |ap_block_pp8_stage1_11001           |        or|   0|  0|    2|           1|           1|
    |ap_block_state94_io                 |        or|   0|  0|    2|           1|           1|
    |select_ln41_fu_833_p3               |    select|   0|  0|   28|           1|          28|
    |select_ln96_2_fu_1149_p3            |    select|   0|  0|   10|           1|          10|
    |select_ln96_3_fu_1180_p3            |    select|   0|  0|   64|           1|          64|
    |select_ln96_fu_1133_p3              |    select|   0|  0|   32|           1|           1|
    |smax32_fu_931_p3                    |    select|   0|  0|   32|           1|          32|
    |ub_fu_999_p3                        |    select|   0|  0|   32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp1                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp2                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp3                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp4                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp5                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp6                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp7                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp8                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp3_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp4_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp5_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp6_iter1             |       xor|   0|  0|    2|           2|           1|
    |xor_ln49_fu_904_p2                  |       xor|   0|  0|   32|          32|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0| 2332|        2214|        1464|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  329|         71|    1|         71|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter5                  |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter4                  |    9|          2|    1|          2|
    |ap_phi_mux_i_2_phi_fu_760_p4             |    9|          2|   31|         62|
    |ap_phi_mux_i_5_phi_fu_636_p4             |    9|          2|   64|        128|
    |ap_phi_mux_indvar_flatten_phi_fu_625_p4  |    9|          2|   96|        192|
    |ap_phi_mux_j_1_phi_fu_648_p4             |    9|          2|   32|         64|
    |ap_phi_mux_rhs_phi_fu_749_p4             |    9|          2|   16|         32|
    |bbuf_V_address0                          |   14|          3|   10|         30|
    |dwbuf_V_address0                         |   25|          5|   15|         75|
    |dwbuf_V_d0                               |   14|          3|   16|         48|
    |dx_Addr_A_orig                           |   25|          5|   32|        160|
    |dx_Din_A                                 |   14|          3|   16|         48|
    |dx_WEN_A                                 |    9|          2|    2|          4|
    |dy_Addr_A_orig                           |   20|          4|   32|        128|
    |gmem2_AWADDR                             |   14|          3|   32|         96|
    |gmem2_WDATA                              |   14|          3|   16|         48|
    |gmem2_blk_n_AW                           |    9|          2|    1|          2|
    |gmem2_blk_n_B                            |    9|          2|    1|          2|
    |gmem2_blk_n_W                            |    9|          2|    1|          2|
    |gmem_ARADDR                              |   20|          4|   32|        128|
    |gmem_ARLEN                               |   14|          3|   32|         96|
    |gmem_blk_n_AR                            |    9|          2|    1|          2|
    |gmem_blk_n_AW                            |    9|          2|    1|          2|
    |gmem_blk_n_B                             |    9|          2|    1|          2|
    |gmem_blk_n_R                             |    9|          2|    1|          2|
    |gmem_blk_n_W                             |    9|          2|    1|          2|
    |i_1_reg_689                              |    9|          2|   32|         64|
    |i_2_reg_756                              |    9|          2|   31|         62|
    |i_3_reg_598                              |    9|          2|   64|        128|
    |i_4_reg_700                              |    9|          2|   64|        128|
    |i_5_reg_632                              |    9|          2|   64|        128|
    |i_6_reg_723                              |    9|          2|   64|        128|
    |i_7_reg_655                              |    9|          2|   31|         62|
    |i_8_reg_666                              |    9|          2|   64|        128|
    |i_reg_552                                |    9|          2|   31|         62|
    |indvar_flatten_reg_621                   |    9|          2|   96|        192|
    |indvars_iv28_reg_575                     |    9|          2|   32|         64|
    |indvars_iv30_reg_563                     |    9|          2|   32|         64|
    |j_1_reg_644                              |    9|          2|   32|         64|
    |j_2_reg_712                              |    9|          2|   31|         62|
    |j_3_reg_734                              |    9|          2|   32|         64|
    |j_4_reg_678                              |    9|          2|   31|         62|
    |j_reg_610                                |    9|          2|   31|         62|
    |k_reg_587                                |    9|          2|   32|         64|
    |rhs_reg_745                              |    9|          2|   16|         32|
    |wbuf_V_address0                          |   20|          4|   15|         60|
    |x_Addr_A_orig                            |   20|          4|   32|        128|
    |y_WEN_A                                  |    9|          2|    2|          4|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  984|        213| 1357|       3268|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln107_reg_2100                     |  64|   0|   64|          0|
    |add_ln1116_reg_2280                    |  15|   0|   15|          0|
    |add_ln119_reg_2340                     |  31|   0|   31|          0|
    |add_ln49_reg_1861                      |  32|   0|   32|          0|
    |add_ln69_reg_2175                      |  64|   0|   64|          0|
    |add_ln71_reg_2223                      |  15|   0|   15|          0|
    |add_ln71_reg_2223_pp6_iter1_reg        |  15|   0|   15|          0|
    |add_ln76_reg_2233                      |  64|   0|   64|          0|
    |add_ln90_reg_1897                      |  64|   0|   64|          0|
    |add_ln92_reg_1950                      |  15|   0|   15|          0|
    |add_ln92_reg_1950_pp1_iter1_reg        |  15|   0|   15|          0|
    |add_ln96_2_reg_1965                    |  96|   0|   96|          0|
    |add_ln96_reg_1974                      |  64|   0|   64|          0|
    |add_ln97_reg_2025                      |  32|   0|   32|          0|
    |ap_CS_fsm                              |  70|   0|   70|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter4                |   1|   0|    1|          0|
    |b_read_reg_1765                        |  32|   0|   32|          0|
    |cmp36319_reg_1825                      |   1|   0|    1|          0|
    |dbbuf_V_addr_reg_2084                  |  10|   0|   10|          0|
    |dbbuf_V_addr_reg_2084_pp3_iter1_reg    |  10|   0|   10|          0|
    |dbbuf_V_load_reg_2095                  |  16|   0|   16|          0|
    |debug_dx_read_reg_1755                 |  32|   0|   32|          0|
    |debug_x_read_reg_1760                  |  32|   0|   32|          0|
    |debugip_read_reg_1751                  |   1|   0|    1|          0|
    |dwbuf_V_addr_1_reg_2045                |  15|   0|   15|          0|
    |dwbuf_V_addr_1_reg_2045_pp2_iter2_reg  |  15|   0|   15|          0|
    |dwt_read_reg_1770                      |  32|   0|   32|          0|
    |dx_addr_2_reg_2005                     |  10|   0|   10|          0|
    |dx_load_reg_2371                       |  16|   0|   16|          0|
    |empty_44_reg_2188                      |  31|   0|   31|          0|
    |empty_49_reg_1915                      |  31|   0|   31|          0|
    |empty_55_reg_2123                      |  31|   0|   31|          0|
    |fwprop_read_reg_1716                   |   1|   0|    1|          0|
    |gmem2_addr_1_reg_2365                  |  32|   0|   32|          0|
    |gmem2_addr_reg_2354                    |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_1955              |  16|   0|   16|          0|
    |gmem_addr_1_reg_1920                   |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_2228              |  16|   0|   16|          0|
    |gmem_addr_2_reg_2193                   |  32|   0|   32|          0|
    |gmem_addr_3_reg_2128                   |  32|   0|   32|          0|
    |gmem_addr_read_reg_1820                |  16|   0|   16|          0|
    |i_1_reg_689                            |  32|   0|   32|          0|
    |i_2_reg_756                            |  31|   0|   31|          0|
    |i_3_reg_598                            |  64|   0|   64|          0|
    |i_4_reg_700                            |  64|   0|   64|          0|
    |i_5_reg_632                            |  64|   0|   64|          0|
    |i_6_reg_723                            |  64|   0|   64|          0|
    |i_7_reg_655                            |  31|   0|   31|          0|
    |i_8_reg_666                            |  64|   0|   64|          0|
    |i_reg_552                              |  31|   0|   31|          0|
    |icmp_ln103_reg_2080                    |   1|   0|    1|          0|
    |icmp_ln103_reg_2080_pp3_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln108_reg_2149                    |   1|   0|    1|          0|
    |icmp_ln108_reg_2149_pp4_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln119_1_reg_2345                  |   1|   0|    1|          0|
    |icmp_ln43_1_reg_1811                   |   1|   0|    1|          0|
    |icmp_ln43_1_reg_1811_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln43_reg_1786                     |   1|   0|    1|          0|
    |icmp_ln70_reg_2219                     |   1|   0|    1|          0|
    |icmp_ln70_reg_2219_pp6_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln80_reg_2276                     |   1|   0|    1|          0|
    |icmp_ln90_reg_1893                     |   1|   0|    1|          0|
    |icmp_ln91_reg_1946                     |   1|   0|    1|          0|
    |icmp_ln91_reg_1946_pp1_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln96_reg_1970                     |   1|   0|    1|          0|
    |icmp_ln97_reg_1979                     |   1|   0|    1|          0|
    |indvar_flatten_reg_621                 |  96|   0|   96|          0|
    |indvars_iv28_reg_575                   |  32|   0|   32|          0|
    |indvars_iv30_reg_563                   |  32|   0|   32|          0|
    |j_1_reg_644                            |  32|   0|   32|          0|
    |j_2_reg_712                            |  31|   0|   31|          0|
    |j_3_reg_734                            |  32|   0|   32|          0|
    |j_4_reg_678                            |  31|   0|   31|          0|
    |j_reg_610                              |  31|   0|   31|          0|
    |k_reg_587                              |  32|   0|   32|          0|
    |mul156_reg_2315                        |  32|   0|   32|          0|
    |mul_ln109_reg_2139                     |  15|   0|   15|          0|
    |mul_ln71_reg_2209                      |  15|   0|   15|          0|
    |mul_ln78_reg_2261                      |  15|   0|   15|          0|
    |mul_ln92_reg_1936                      |  15|   0|   15|          0|
    |mul_ln96_reg_1960                      |  96|   0|   96|          0|
    |num_iters_reg_1790                     |  29|   0|   29|          0|
    |p_cast9_reg_1866                       |  64|   0|   64|          0|
    |reg_772                                |  16|   0|   16|          0|
    |reg_777                                |  16|   0|   16|          0|
    |rhs_reg_745                            |  16|   0|   16|          0|
    |select_ln96_2_reg_1989                 |  10|   0|   10|          0|
    |select_ln96_3_reg_2020                 |  64|   0|   64|          0|
    |select_ln96_reg_1984                   |  32|   0|   32|          0|
    |sext_ln119_1_reg_2335                  |  32|   0|   32|          0|
    |sext_ln119_reg_2330                    |  32|   0|   32|          0|
    |sext_ln49_reg_1836                     |  32|   0|   32|          0|
    |shl_ln_reg_1875                        |  26|   0|   31|          5|
    |trunc_ln1118_reg_2000                  |  15|   0|   15|          0|
    |trunc_ln119_reg_2325                   |  31|   0|   31|          0|
    |trunc_ln41_1_reg_1781                  |  27|   0|   27|          0|
    |trunc_ln43_reg_1801                    |  31|   0|   31|          0|
    |trunc_ln44_reg_1815                    |  10|   0|   10|          0|
    |trunc_ln44_reg_1815_pp0_iter1_reg      |  10|   0|   10|          0|
    |trunc_ln49_1_reg_1847                  |  26|   0|   26|          0|
    |trunc_ln49_reg_1829                    |  31|   0|   31|          0|
    |trunc_ln53_2_reg_1882                  |   5|   0|   10|          5|
    |trunc_ln71_reg_2199                    |   5|   0|    5|          0|
    |trunc_ln78_reg_2241                    |  10|   0|   10|          0|
    |trunc_ln92_reg_1926                    |   5|   0|    5|          0|
    |ub_reg_1888                            |  32|   0|   32|          0|
    |wt_read_reg_1776                       |  32|   0|   32|          0|
    |xdim_read_reg_1733                     |  32|   0|   32|          0|
    |xor_ln49_reg_1841                      |  32|   0|   32|          0|
    |y_addr_reg_2256                        |  10|   0|   10|          0|
    |ydim_read_reg_1720                     |  32|   0|   32|          0|
    |zext_ln96_reg_1852                     |  32|   0|   96|         64|
    |dx_addr_2_reg_2005                     |  64|  32|   10|          0|
    |gmem2_addr_1_reg_2365                  |  64|  32|   32|          0|
    |icmp_ln119_1_reg_2345                  |  64|  32|    1|          0|
    |icmp_ln80_reg_2276                     |  64|  32|    1|          0|
    |icmp_ln96_reg_1970                     |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |3308| 160| 3107|         74|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|x_Addr_A               |  out|   32|        bram|             x|         array|
|x_EN_A                 |  out|    1|        bram|             x|         array|
|x_WEN_A                |  out|    2|        bram|             x|         array|
|x_Din_A                |  out|   16|        bram|             x|         array|
|x_Dout_A               |   in|   16|        bram|             x|         array|
|x_Clk_A                |  out|    1|        bram|             x|         array|
|x_Rst_A                |  out|    1|        bram|             x|         array|
|dx_Addr_A              |  out|   32|        bram|            dx|         array|
|dx_EN_A                |  out|    1|        bram|            dx|         array|
|dx_WEN_A               |  out|    2|        bram|            dx|         array|
|dx_Din_A               |  out|   16|        bram|            dx|         array|
|dx_Dout_A              |   in|   16|        bram|            dx|         array|
|dx_Clk_A               |  out|    1|        bram|            dx|         array|
|dx_Rst_A               |  out|    1|        bram|            dx|         array|
|y_Addr_A               |  out|   32|        bram|             y|         array|
|y_EN_A                 |  out|    1|        bram|             y|         array|
|y_WEN_A                |  out|    2|        bram|             y|         array|
|y_Din_A                |  out|   16|        bram|             y|         array|
|y_Dout_A               |   in|   16|        bram|             y|         array|
|y_Clk_A                |  out|    1|        bram|             y|         array|
|y_Rst_A                |  out|    1|        bram|             y|         array|
|dy_Addr_A              |  out|   32|        bram|            dy|         array|
|dy_EN_A                |  out|    1|        bram|            dy|         array|
|dy_WEN_A               |  out|    2|        bram|            dy|         array|
|dy_Din_A               |  out|   16|        bram|            dy|         array|
|dy_Dout_A              |   in|   16|        bram|            dy|         array|
|dy_Clk_A               |  out|    1|        bram|            dy|         array|
|dy_Rst_A               |  out|    1|        bram|            dy|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 6
  * Pipeline-8: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 101
* Pipeline : 9
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 25 26 27 }
  Pipeline-2 : II = 2, D = 8, States = { 33 34 35 36 37 38 39 40 }
  Pipeline-3 : II = 1, D = 3, States = { 42 43 44 }
  Pipeline-4 : II = 1, D = 3, States = { 52 53 54 }
  Pipeline-5 : II = 1, D = 3, States = { 60 61 62 }
  Pipeline-6 : II = 1, D = 3, States = { 74 75 76 }
  Pipeline-7 : II = 1, D = 6, States = { 82 83 84 85 86 87 }
  Pipeline-8 : II = 2, D = 10, States = { 91 92 93 94 95 96 97 98 99 100 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 60 89 101 
14 --> 41 15 
15 --> 16 29 
16 --> 17 
17 --> 18 28 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 28 26 
26 --> 27 
27 --> 25 
28 --> 15 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 41 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 33 
41 --> 42 
42 --> 45 43 
43 --> 44 
44 --> 42 
45 --> 46 
46 --> 47 13 
47 --> 48 
48 --> 49 59 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 55 53 
53 --> 54 
54 --> 52 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 46 
60 --> 63 61 
61 --> 62 
62 --> 60 
63 --> 46 64 
64 --> 65 78 
65 --> 66 
66 --> 67 77 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 77 75 
75 --> 76 
76 --> 74 
77 --> 64 
78 --> 79 46 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 82 
88 --> 78 
89 --> 90 
90 --> 101 91 
91 --> 101 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 91 
101 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 102 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 103 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 104 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%debugip_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %debugip"   --->   Operation 105 'read' 'debugip_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%debug_dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_dx"   --->   Operation 106 'read' 'debug_dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%debug_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_x"   --->   Operation 107 'read' 'debug_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 108 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 109 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 109 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 110 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 110 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 111 [1/1] (3.25ns)   --->   "%wbuf_V = alloca i32 1" [fcc_combined/main.cpp:35]   --->   Operation 111 'alloca' 'wbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>
ST_1 : Operation 112 [1/1] (3.25ns)   --->   "%bbuf_V = alloca i32 1" [fcc_combined/main.cpp:36]   --->   Operation 112 'alloca' 'bbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 113 [1/1] (3.25ns)   --->   "%dwbuf_V = alloca i32 1" [fcc_combined/main.cpp:38]   --->   Operation 113 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>
ST_1 : Operation 114 [1/1] (3.25ns)   --->   "%dbbuf_V = alloca i32 1" [fcc_combined/main.cpp:39]   --->   Operation 114 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 115 [1/1] (2.55ns)   --->   "%sub_ln41 = sub i32 0, i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 115 'sub' 'sub_ln41' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %sub_ln41, i32 5, i32 31" [fcc_combined/main.cpp:41]   --->   Operation 116 'partselect' 'trunc_ln41_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp_sgt  i32 %ydim_read, i32 0" [fcc_combined/main.cpp:43]   --->   Operation 117 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 118 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_5, void @empty_21, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_20, void @empty_21, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_9, i32 0, i32 0, void @empty_28, i32 2, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2"   --->   Operation 124 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_9, i32 0, i32 0, void @empty_28, i32 2, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2"   --->   Operation 127 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_27, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_1, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_30, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_2, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_9, i32 0, i32 0, void @empty_28, i32 2, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 2"   --->   Operation 138 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_9, i32 0, i32 0, void @empty_28, i32 2, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 2"   --->   Operation 141 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_31, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_23, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %debugip"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_3, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_12, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_6, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_19, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ydim_read, i32 31" [fcc_combined/main.cpp:41]   --->   Operation 160 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i27 %trunc_ln41_1" [fcc_combined/main.cpp:41]   --->   Operation 161 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (2.40ns)   --->   "%sub_ln41_1 = sub i28 0, i28 %zext_ln41" [fcc_combined/main.cpp:41]   --->   Operation 162 'sub' 'sub_ln41_1' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%trunc_ln41_2 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %ydim_read, i32 5, i32 31" [fcc_combined/main.cpp:41]   --->   Operation 163 'partselect' 'trunc_ln41_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%zext_ln41_1 = zext i27 %trunc_ln41_2" [fcc_combined/main.cpp:41]   --->   Operation 164 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%select_ln41 = select i1 %tmp, i28 %sub_ln41_1, i28 %zext_ln41_1" [fcc_combined/main.cpp:41]   --->   Operation 165 'select' 'select_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%sext_ln41 = sext i28 %select_ln41" [fcc_combined/main.cpp:41]   --->   Operation 166 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (2.43ns) (out node of the LUT)   --->   "%num_iters = add i29 %sext_ln41, i29 1" [fcc_combined/main.cpp:41]   --->   Operation 167 'add' 'num_iters' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %._crit_edge354, void %.lr.ph353" [fcc_combined/main.cpp:43]   --->   Operation 168 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [fcc_combined/main.cpp:43]   --->   Operation 169 'partselect' 'trunc_ln1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i31 %trunc_ln1" [fcc_combined/main.cpp:43]   --->   Operation 170 'sext' 'sext_ln43' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln43" [fcc_combined/main.cpp:43]   --->   Operation 171 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 172 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 172 'readreq' 'empty' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 173 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 173 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 174 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 174 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 175 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 176 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 177 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 178 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 180 [1/1] (1.58ns)   --->   "%br_ln43 = br void" [fcc_combined/main.cpp:43]   --->   Operation 180 'br' 'br_ln43' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.52>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln43, void %.split29, i31 0, void %.lr.ph353" [fcc_combined/main.cpp:43]   --->   Operation 181 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (2.52ns)   --->   "%add_ln43 = add i31 %i, i31 1" [fcc_combined/main.cpp:43]   --->   Operation 182 'add' 'add_ln43' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 183 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (2.47ns)   --->   "%icmp_ln43_1 = icmp_eq  i31 %i, i31 %trunc_ln43" [fcc_combined/main.cpp:43]   --->   Operation 184 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 185 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43_1, void %.split29, void %._crit_edge354.loopexit" [fcc_combined/main.cpp:43]   --->   Operation 186 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i31 %i" [fcc_combined/main.cpp:44]   --->   Operation 187 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 188 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr" [fcc_combined/main.cpp:44]   --->   Operation 188 'read' 'gmem_addr_read' <Predicate = (!icmp_ln43_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [fcc_combined/main.cpp:43]   --->   Operation 189 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i10 %trunc_ln44" [fcc_combined/main.cpp:44]   --->   Operation 190 'zext' 'zext_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln44" [fcc_combined/main.cpp:44]   --->   Operation 191 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %gmem_addr_read, i10 %bbuf_V_addr" [fcc_combined/main.cpp:44]   --->   Operation 192 'store' 'store_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 193 'br' 'br_ln0' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 2.47>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge354"   --->   Operation 194 'br' 'br_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (2.47ns)   --->   "%cmp36319 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 195 'icmp' 'cmp36319' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %xdim_read" [fcc_combined/main.cpp:49]   --->   Operation 196 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i29 %num_iters" [fcc_combined/main.cpp:49]   --->   Operation 197 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.99ns)   --->   "%xor_ln49 = xor i32 %ydim_read, i32 4294967295" [fcc_combined/main.cpp:49]   --->   Operation 198 'xor' 'xor_ln49' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i32 %xdim_read" [fcc_combined/main.cpp:49]   --->   Operation 199 'trunc' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i32 %xdim_read" [fcc_combined/main.cpp:96]   --->   Operation 200 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [fcc_combined/main.cpp:49]   --->   Operation 201 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>

State 13 <SV = 10> <Delay = 6.91>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%indvars_iv30 = phi i32 %indvars_iv_next31, void %._crit_edge343, i32 4294967263, void %._crit_edge354"   --->   Operation 202 'phi' 'indvars_iv30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%indvars_iv28 = phi i32 %indvars_iv_next29, void %._crit_edge343, i32 4294967295, void %._crit_edge354"   --->   Operation 203 'phi' 'indvars_iv28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%k = phi i32 %add_ln49, void %._crit_edge343, i32 0, void %._crit_edge354" [fcc_combined/main.cpp:49]   --->   Operation 204 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_eq  i32 %k, i32 %sext_ln49" [fcc_combined/main.cpp:49]   --->   Operation 205 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (2.55ns)   --->   "%add_ln49 = add i32 %k, i32 1" [fcc_combined/main.cpp:49]   --->   Operation 206 'add' 'add_ln49' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split27, void %._crit_edge349.loopexit" [fcc_combined/main.cpp:49]   --->   Operation 207 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (2.47ns)   --->   "%empty_42 = icmp_sgt  i32 %indvars_iv30, i32 %xor_ln49" [fcc_combined/main.cpp:49]   --->   Operation 208 'icmp' 'empty_42' <Predicate = (!icmp_ln49)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%smax32 = select i1 %empty_42, i32 %indvars_iv30, i32 %xor_ln49" [fcc_combined/main.cpp:49]   --->   Operation 209 'select' 'smax32' <Predicate = (!icmp_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (2.55ns) (out node of the LUT)   --->   "%empty_43 = sub i32 %indvars_iv28, i32 %smax32" [fcc_combined/main.cpp:49]   --->   Operation 210 'sub' 'empty_43' <Predicate = (!icmp_ln49)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%p_cast9 = sext i32 %empty_43" [fcc_combined/main.cpp:49]   --->   Operation 211 'sext' 'p_cast9' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fcc_combined/main.cpp:49]   --->   Operation 212 'specloopname' 'specloopname_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %k" [fcc_combined/main.cpp:53]   --->   Operation 213 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (6.91ns)   --->   "%mul_ln53 = mul i26 %trunc_ln53, i26 %trunc_ln49_1" [fcc_combined/main.cpp:53]   --->   Operation 214 'mul' 'mul_ln53' <Predicate = (!icmp_ln49)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i26.i5, i26 %mul_ln53, i5 0" [fcc_combined/main.cpp:53]   --->   Operation 215 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln53 = shl i32 %k, i32 5" [fcc_combined/main.cpp:53]   --->   Operation 216 'shl' 'shl_ln53' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = trunc i32 %k" [fcc_combined/main.cpp:53]   --->   Operation 217 'trunc' 'trunc_ln53_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln53_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln53_1, i5 0" [fcc_combined/main.cpp:53]   --->   Operation 218 'bitconcatenate' 'trunc_ln53_2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (2.55ns)   --->   "%add_ln53 = add i32 %shl_ln53, i32 32" [fcc_combined/main.cpp:53]   --->   Operation 219 'add' 'add_ln53' <Predicate = (!icmp_ln49)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (2.47ns)   --->   "%icmp_ln53 = icmp_sgt  i32 %add_ln53, i32 %ydim_read" [fcc_combined/main.cpp:53]   --->   Operation 220 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln49)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (2.55ns)   --->   "%sub_ln53 = sub i32 %ydim_read, i32 %shl_ln53" [fcc_combined/main.cpp:53]   --->   Operation 221 'sub' 'sub_ln53' <Predicate = (!icmp_ln49)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [1/1] (0.69ns)   --->   "%ub = select i1 %icmp_ln53, i32 %sub_ln53, i32 32" [fcc_combined/main.cpp:53]   --->   Operation 222 'select' 'ub' <Predicate = (!icmp_ln49)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %fwprop_read, void, void %.lr.ph322.preheader" [fcc_combined/main.cpp:63]   --->   Operation 223 'br' 'br_ln63' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph322"   --->   Operation 224 'br' 'br_ln0' <Predicate = (!icmp_ln49 & fwprop_read)> <Delay = 1.58>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %debugip_read, void %._crit_edge, void" [fcc_combined/main.cpp:117]   --->   Operation 225 'br' 'br_ln117' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 226 [2/2] (6.91ns)   --->   "%mul156 = mul i32 %ydim_read, i32 %xdim_read"   --->   Operation 226 'mul' 'mul156' <Predicate = (icmp_ln49 & debugip_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 2.47>
ST_14 : Operation 227 [1/1] (2.47ns)   --->   "%icmp_ln90 = icmp_sgt  i32 %ub, i32 0" [fcc_combined/main.cpp:90]   --->   Operation 227 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %._crit_edge303, void %.lr.ph292.preheader" [fcc_combined/main.cpp:90]   --->   Operation 228 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (1.58ns)   --->   "%br_ln90 = br void %.lr.ph292" [fcc_combined/main.cpp:90]   --->   Operation 229 'br' 'br_ln90' <Predicate = (icmp_ln90)> <Delay = 1.58>

State 15 <SV = 12> <Delay = 6.97>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%i_3 = phi i64 %add_ln90, void %._crit_edge288, i64 0, void %.lr.ph292.preheader" [fcc_combined/main.cpp:90]   --->   Operation 230 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (3.52ns)   --->   "%add_ln90 = add i64 %i_3, i64 1" [fcc_combined/main.cpp:90]   --->   Operation 231 'add' 'add_ln90' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [1/1] (2.77ns)   --->   "%icmp_ln90_1 = icmp_eq  i64 %i_3, i64 %p_cast9" [fcc_combined/main.cpp:90]   --->   Operation 232 'icmp' 'icmp_ln90_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90_1, void %.split8, void %.lr.ph302.preheader" [fcc_combined/main.cpp:90]   --->   Operation 233 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i64 %i_3" [fcc_combined/main.cpp:90]   --->   Operation 234 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>
ST_15 : Operation 235 [2/2] (6.91ns)   --->   "%empty_49 = mul i31 %trunc_ln90, i31 %trunc_ln49" [fcc_combined/main.cpp:90]   --->   Operation 235 'mul' 'empty_49' <Predicate = (!icmp_ln90_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i64 %p_cast9" [fcc_combined/main.cpp:96]   --->   Operation 236 'zext' 'zext_ln96_1' <Predicate = (icmp_ln90_1)> <Delay = 0.00>
ST_15 : Operation 237 [5/5] (6.97ns)   --->   "%mul_ln96 = mul i96 %zext_ln96_1, i96 %zext_ln96" [fcc_combined/main.cpp:96]   --->   Operation 237 'mul' 'mul_ln96' <Predicate = (icmp_ln90_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.91>
ST_16 : Operation 238 [1/2] (6.91ns)   --->   "%empty_49 = mul i31 %trunc_ln90, i31 %trunc_ln49" [fcc_combined/main.cpp:90]   --->   Operation 238 'mul' 'empty_49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 5.07>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [fcc_combined/main.cpp:90]   --->   Operation 239 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (2.52ns)   --->   "%empty_50 = add i31 %empty_49, i31 %shl_ln" [fcc_combined/main.cpp:90]   --->   Operation 240 'add' 'empty_50' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_50, i1 0" [fcc_combined/main.cpp:90]   --->   Operation 241 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (2.55ns)   --->   "%empty_51 = add i32 %tmp_2, i32 %dwt_read" [fcc_combined/main.cpp:90]   --->   Operation 242 'add' 'empty_51' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %cmp36319, void %._crit_edge288, void %.lr.ph287" [fcc_combined/main.cpp:91]   --->   Operation 243 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_51, i32 1, i32 31" [fcc_combined/main.cpp:91]   --->   Operation 244 'partselect' 'trunc_ln7' <Predicate = (cmp36319)> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i31 %trunc_ln7" [fcc_combined/main.cpp:91]   --->   Operation 245 'sext' 'sext_ln91' <Predicate = (cmp36319)> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln91" [fcc_combined/main.cpp:91]   --->   Operation 246 'getelementptr' 'gmem_addr_1' <Predicate = (cmp36319)> <Delay = 0.00>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i64 %i_3" [fcc_combined/main.cpp:92]   --->   Operation 247 'trunc' 'trunc_ln92' <Predicate = (cmp36319)> <Delay = 0.00>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 248 [7/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:91]   --->   Operation 248 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 249 [6/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:91]   --->   Operation 249 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 250 [5/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:91]   --->   Operation 250 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 251 [4/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:91]   --->   Operation 251 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i5 %trunc_ln92" [fcc_combined/main.cpp:92]   --->   Operation 252 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 253 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln92 = mul i15 %zext_ln92, i15 1000" [fcc_combined/main.cpp:92]   --->   Operation 253 'mul' 'mul_ln92' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 254 [3/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:91]   --->   Operation 254 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 255 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln92 = mul i15 %zext_ln92, i15 1000" [fcc_combined/main.cpp:92]   --->   Operation 255 'mul' 'mul_ln92' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 256 [2/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:91]   --->   Operation 256 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 257 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln92 = mul i15 %zext_ln92, i15 1000" [fcc_combined/main.cpp:92]   --->   Operation 257 'mul' 'mul_ln92' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 258 [1/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:91]   --->   Operation 258 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 259 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln92 = mul i15 %zext_ln92, i15 1000" [fcc_combined/main.cpp:92]   --->   Operation 259 'mul' 'mul_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 260 [1/1] (1.58ns)   --->   "%br_ln91 = br void" [fcc_combined/main.cpp:91]   --->   Operation 260 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>

State 25 <SV = 22> <Delay = 2.52>
ST_25 : Operation 261 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln91, void %.split6, i31 0, void %.lr.ph287" [fcc_combined/main.cpp:91]   --->   Operation 261 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 262 [1/1] (2.52ns)   --->   "%add_ln91 = add i31 %j, i31 1" [fcc_combined/main.cpp:91]   --->   Operation 262 'add' 'add_ln91' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [fcc_combined/main.cpp:91]   --->   Operation 263 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 264 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (2.47ns)   --->   "%icmp_ln91 = icmp_eq  i32 %j_cast, i32 %xdim_read" [fcc_combined/main.cpp:91]   --->   Operation 265 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 266 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split6, void %._crit_edge288.loopexit" [fcc_combined/main.cpp:91]   --->   Operation 267 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = trunc i31 %j" [fcc_combined/main.cpp:92]   --->   Operation 268 'trunc' 'trunc_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (1.94ns)   --->   "%add_ln92 = add i15 %mul_ln92, i15 %trunc_ln92_1" [fcc_combined/main.cpp:92]   --->   Operation 269 'add' 'add_ln92' <Predicate = (!icmp_ln91)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 270 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr_1" [fcc_combined/main.cpp:92]   --->   Operation 270 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln91)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 3.25>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [fcc_combined/main.cpp:91]   --->   Operation 271 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i15 %add_ln92" [fcc_combined/main.cpp:92]   --->   Operation 272 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln92_1" [fcc_combined/main.cpp:92]   --->   Operation 273 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_27 : Operation 274 [1/1] (3.25ns)   --->   "%store_ln92 = store i16 %gmem_addr_1_read, i15 %dwbuf_V_addr" [fcc_combined/main.cpp:92]   --->   Operation 274 'store' 'store_ln92' <Predicate = (!icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 275 'br' 'br_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 28 <SV = 23> <Delay = 0.00>
ST_28 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge288"   --->   Operation 276 'br' 'br_ln0' <Predicate = (cmp36319)> <Delay = 0.00>
ST_28 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph292"   --->   Operation 277 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 29 <SV = 13> <Delay = 6.97>
ST_29 : Operation 278 [4/5] (6.97ns)   --->   "%mul_ln96 = mul i96 %zext_ln96_1, i96 %zext_ln96" [fcc_combined/main.cpp:96]   --->   Operation 278 'mul' 'mul_ln96' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 14> <Delay = 6.97>
ST_30 : Operation 279 [3/5] (6.97ns)   --->   "%mul_ln96 = mul i96 %zext_ln96_1, i96 %zext_ln96" [fcc_combined/main.cpp:96]   --->   Operation 279 'mul' 'mul_ln96' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 15> <Delay = 6.97>
ST_31 : Operation 280 [2/5] (6.97ns)   --->   "%mul_ln96 = mul i96 %zext_ln96_1, i96 %zext_ln96" [fcc_combined/main.cpp:96]   --->   Operation 280 'mul' 'mul_ln96' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 16> <Delay = 6.97>
ST_32 : Operation 281 [1/5] (6.97ns)   --->   "%mul_ln96 = mul i96 %zext_ln96_1, i96 %zext_ln96" [fcc_combined/main.cpp:96]   --->   Operation 281 'mul' 'mul_ln96' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 282 [1/1] (1.58ns)   --->   "%br_ln96 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51" [fcc_combined/main.cpp:96]   --->   Operation 282 'br' 'br_ln96' <Predicate = true> <Delay = 1.58>

State 33 <SV = 17> <Delay = 5.25>
ST_33 : Operation 283 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i96 0, void %.lr.ph302.preheader, i96 %add_ln96_2, void %._crit_edge298.loopexit" [fcc_combined/main.cpp:96]   --->   Operation 283 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 284 [1/1] (0.00ns)   --->   "%i_5 = phi i64 0, void %.lr.ph302.preheader, i64 %select_ln96_3, void %._crit_edge298.loopexit" [fcc_combined/main.cpp:96]   --->   Operation 284 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 285 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.lr.ph302.preheader, i32 %add_ln97, void %._crit_edge298.loopexit" [fcc_combined/main.cpp:97]   --->   Operation 285 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 286 [1/1] (4.43ns)   --->   "%add_ln96_2 = add i96 %indvar_flatten, i96 1" [fcc_combined/main.cpp:96]   --->   Operation 286 'add' 'add_ln96_2' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 287 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 287 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 288 [1/1] (3.12ns)   --->   "%icmp_ln96 = icmp_eq  i96 %indvar_flatten, i96 %mul_ln96" [fcc_combined/main.cpp:96]   --->   Operation 288 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %._crit_edge298.loopexit, void %._crit_edge303.loopexit" [fcc_combined/main.cpp:96]   --->   Operation 289 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 290 [1/1] (3.52ns)   --->   "%add_ln96 = add i64 %i_5, i64 1" [fcc_combined/main.cpp:96]   --->   Operation 290 'add' 'add_ln96' <Predicate = (!icmp_ln96)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 291 [1/1] (2.47ns)   --->   "%icmp_ln97 = icmp_eq  i32 %j_1, i32 %xdim_read" [fcc_combined/main.cpp:97]   --->   Operation 291 'icmp' 'icmp_ln97' <Predicate = (!icmp_ln96)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 292 [1/1] (0.69ns)   --->   "%select_ln96 = select i1 %icmp_ln97, i32 0, i32 %j_1" [fcc_combined/main.cpp:96]   --->   Operation 292 'select' 'select_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i64 %add_ln96" [fcc_combined/main.cpp:96]   --->   Operation 293 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_33 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i64 %i_5" [fcc_combined/main.cpp:96]   --->   Operation 294 'trunc' 'trunc_ln96_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_33 : Operation 295 [1/1] (0.68ns)   --->   "%select_ln96_2 = select i1 %icmp_ln97, i10 %trunc_ln96, i10 %trunc_ln96_1" [fcc_combined/main.cpp:96]   --->   Operation 295 'select' 'select_ln96_2' <Predicate = (!icmp_ln96)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 296 [1/1] (0.00ns)   --->   "%select_ln96_1_v_cast = zext i10 %select_ln96_2" [fcc_combined/main.cpp:96]   --->   Operation 296 'zext' 'select_ln96_1_v_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_33 : Operation 297 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i15 %select_ln96_1_v_cast, i15 1000" [fcc_combined/main.cpp:96]   --->   Operation 297 'mul' 'mul_ln1118' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %select_ln96"   --->   Operation 298 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_33 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i15 %trunc_ln1118"   --->   Operation 299 'zext' 'zext_ln1118' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_33 : Operation 300 [1/1] (0.00ns)   --->   "%dx_addr_2 = getelementptr i16 %dx, i32 0, i32 %zext_ln1118"   --->   Operation 300 'getelementptr' 'dx_addr_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_33 : Operation 301 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 301 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_33 : Operation 302 [3/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 302 'load' 'x_load_1' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 34 <SV = 18> <Delay = 3.41>
ST_34 : Operation 303 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i15 %select_ln96_1_v_cast, i15 1000" [fcc_combined/main.cpp:96]   --->   Operation 303 'mul' 'mul_ln1118' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 304 [1/1] (1.73ns)   --->   "%add_ln96_1 = add i10 %select_ln96_2, i10 %trunc_ln53_2" [fcc_combined/main.cpp:96]   --->   Operation 304 'add' 'add_ln96_1' <Predicate = (!icmp_ln96)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i10 %add_ln96_1" [fcc_combined/main.cpp:96]   --->   Operation 305 'zext' 'zext_ln96_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_34 : Operation 306 [1/1] (0.00ns)   --->   "%dy_addr_1 = getelementptr i16 %dy, i32 0, i32 %zext_ln96_2" [fcc_combined/main.cpp:96]   --->   Operation 306 'getelementptr' 'dy_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_34 : Operation 307 [3/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:96]   --->   Operation 307 'load' 'dy_load_2' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_34 : Operation 308 [1/1] (1.48ns)   --->   "%select_ln96_3 = select i1 %icmp_ln97, i64 %add_ln96, i64 %i_5" [fcc_combined/main.cpp:96]   --->   Operation 308 'select' 'select_ln96_3' <Predicate = (!icmp_ln96)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 309 [2/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 309 'load' 'x_load_1' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_34 : Operation 310 [1/1] (2.55ns)   --->   "%add_ln97 = add i32 %select_ln96, i32 1" [fcc_combined/main.cpp:97]   --->   Operation 310 'add' 'add_ln97' <Predicate = (!icmp_ln96)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 19> <Delay = 2.10>
ST_35 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i10 %select_ln96_2" [fcc_combined/main.cpp:96]   --->   Operation 311 'zext' 'zext_ln96_3' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_35 : Operation 312 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i15 %select_ln96_1_v_cast, i15 1000" [fcc_combined/main.cpp:96]   --->   Operation 312 'mul' 'mul_ln1118' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 313 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln96_3" [fcc_combined/main.cpp:96]   --->   Operation 313 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_35 : Operation 314 [3/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:96]   --->   Operation 314 'load' 'dy_load_1' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_35 : Operation 315 [2/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:96]   --->   Operation 315 'load' 'dy_load_2' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_35 : Operation 316 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i15 %mul_ln1118, i15 %trunc_ln1118"   --->   Operation 316 'add' 'add_ln1118' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 317 [1/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 317 'load' 'x_load_1' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 36 <SV = 20> <Delay = 5.35>
ST_36 : Operation 318 [2/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:96]   --->   Operation 318 'load' 'dy_load_1' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_36 : Operation 319 [1/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:96]   --->   Operation 319 'load' 'dy_load_2' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_36 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln96_1 = sext i16 %dy_load_2" [fcc_combined/main.cpp:96]   --->   Operation 320 'sext' 'sext_ln96_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_36 : Operation 321 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i15 %mul_ln1118, i15 %trunc_ln1118"   --->   Operation 321 'add' 'add_ln1118' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i15 %add_ln1118"   --->   Operation 322 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_36 : Operation 323 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 323 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_36 : Operation 324 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 324 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_36 : Operation 325 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i15 %wbuf_V_addr"   --->   Operation 325 'load' 'wbuf_V_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>
ST_36 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i16 %x_load_1"   --->   Operation 326 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_36 : Operation 327 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1192_1, i29 %sext_ln96_1"   --->   Operation 327 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 328 [2/2] (3.25ns)   --->   "%lhs_2 = load i15 %dwbuf_V_addr_1"   --->   Operation 328 'load' 'lhs_2' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>

State 37 <SV = 21> <Delay = 4.30>
ST_37 : Operation 329 [1/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:96]   --->   Operation 329 'load' 'dy_load_1' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_37 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i16 %dy_load_1" [fcc_combined/main.cpp:96]   --->   Operation 330 'sext' 'sext_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_37 : Operation 331 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i15 %wbuf_V_addr"   --->   Operation 331 'load' 'wbuf_V_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>
ST_37 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %wbuf_V_load"   --->   Operation 332 'sext' 'sext_ln1192' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_37 : Operation 333 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln96"   --->   Operation 333 'mul' 'mul_ln1192' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 334 [3/3] (1.68ns)   --->   "%lhs = load i10 %dx_addr_2"   --->   Operation 334 'load' 'lhs' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_37 : Operation 335 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1192_1, i29 %sext_ln96_1"   --->   Operation 335 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 336 [1/2] (3.25ns)   --->   "%lhs_2 = load i15 %dwbuf_V_addr_1"   --->   Operation 336 'load' 'lhs_2' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>

State 38 <SV = 22> <Delay = 2.10>
ST_38 : Operation 337 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln96"   --->   Operation 337 'mul' 'mul_ln1192' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 338 [2/3] (1.68ns)   --->   "%lhs = load i10 %dx_addr_2"   --->   Operation 338 'load' 'lhs' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 339 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1192_1, i29 %sext_ln96_1"   --->   Operation 339 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 340 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs_2, i13 0"   --->   Operation 340 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_38 : Operation 341 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 341 'add' 'ret_V_1' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 23> <Delay = 5.35>
ST_39 : Operation 342 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln96"   --->   Operation 342 'mul' 'mul_ln1192' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 343 [1/3] (1.68ns)   --->   "%lhs = load i10 %dx_addr_2"   --->   Operation 343 'load' 'lhs' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_39 : Operation 344 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0"   --->   Operation 344 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_39 : Operation 345 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 345 'add' 'ret_V' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 346 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 346 'add' 'ret_V_1' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_1, i32 13, i32 28"   --->   Operation 347 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_39 : Operation 348 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i15 %dwbuf_V_addr_1"   --->   Operation 348 'store' 'store_ln708' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>

State 40 <SV = 24> <Delay = 5.35>
ST_40 : Operation 349 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_96_8_VITIS_LOOP_97_9_str"   --->   Operation 349 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_40 : Operation 350 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 350 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_40 : Operation 351 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [fcc_combined/main.cpp:97]   --->   Operation 351 'specloopname' 'specloopname_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_40 : Operation 352 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 352 'add' 'ret_V' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 353 'partselect' 'trunc_ln' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_40 : Operation 354 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln, i10 %dx_addr_2"   --->   Operation 354 'store' 'store_ln708' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_40 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51"   --->   Operation 355 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 41 <SV = 18> <Delay = 1.58>
ST_41 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge303"   --->   Operation 356 'br' 'br_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>
ST_41 : Operation 357 [1/1] (1.58ns)   --->   "%br_ln103 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [fcc_combined/main.cpp:103]   --->   Operation 357 'br' 'br_ln103' <Predicate = true> <Delay = 1.58>

State 42 <SV = 19> <Delay = 3.25>
ST_42 : Operation 358 [1/1] (0.00ns)   --->   "%i_7 = phi i31 0, void %._crit_edge303, i31 %add_ln103, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [fcc_combined/main.cpp:103]   --->   Operation 358 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 359 [1/1] (2.52ns)   --->   "%add_ln103 = add i31 %i_7, i31 1" [fcc_combined/main.cpp:103]   --->   Operation 359 'add' 'add_ln103' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 360 [1/1] (0.00ns)   --->   "%i_7_cast = zext i31 %i_7" [fcc_combined/main.cpp:103]   --->   Operation 360 'zext' 'i_7_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 361 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 361 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 362 [1/1] (2.47ns)   --->   "%icmp_ln103 = icmp_eq  i32 %i_7_cast, i32 %ydim_read" [fcc_combined/main.cpp:103]   --->   Operation 362 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 363 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 363 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge308.loopexit" [fcc_combined/main.cpp:103]   --->   Operation 364 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_7"   --->   Operation 365 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_42 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %trunc_ln703"   --->   Operation 366 'zext' 'zext_ln703' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_42 : Operation 367 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 367 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_42 : Operation 368 [2/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 368 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln103)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_42 : Operation 369 [1/1] (0.00ns)   --->   "%dy_addr_2 = getelementptr i16 %dy, i32 0, i32 %zext_ln703"   --->   Operation 369 'getelementptr' 'dy_addr_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_42 : Operation 370 [3/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 370 'load' 'dy_load' <Predicate = (!icmp_ln103)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 43 <SV = 20> <Delay = 3.25>
ST_43 : Operation 371 [1/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 371 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln103)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_43 : Operation 372 [2/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 372 'load' 'dy_load' <Predicate = (!icmp_ln103)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 44 <SV = 21> <Delay = 7.01>
ST_44 : Operation 373 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [fcc_combined/main.cpp:103]   --->   Operation 373 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_44 : Operation 374 [1/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 374 'load' 'dy_load' <Predicate = (!icmp_ln103)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_44 : Operation 375 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %dy_load, i16 %dbbuf_V_load"   --->   Operation 375 'add' 'add_ln703' <Predicate = (!icmp_ln103)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 376 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %add_ln703, i10 %dbbuf_V_addr"   --->   Operation 376 'store' 'store_ln703' <Predicate = (!icmp_ln103)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_44 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 377 'br' 'br_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 45 <SV = 20> <Delay = 1.58>
ST_45 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln90, void %._crit_edge343, void %.lr.ph317.preheader" [fcc_combined/main.cpp:107]   --->   Operation 378 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 379 [1/1] (1.58ns)   --->   "%br_ln107 = br void %.lr.ph317" [fcc_combined/main.cpp:107]   --->   Operation 379 'br' 'br_ln107' <Predicate = (icmp_ln90)> <Delay = 1.58>

State 46 <SV = 21> <Delay = 6.91>
ST_46 : Operation 380 [1/1] (0.00ns)   --->   "%i_8 = phi i64 %add_ln107, void %._crit_edge313, i64 0, void %.lr.ph317.preheader" [fcc_combined/main.cpp:107]   --->   Operation 380 'phi' 'i_8' <Predicate = (!fwprop_read & icmp_ln90)> <Delay = 0.00>
ST_46 : Operation 381 [1/1] (3.52ns)   --->   "%add_ln107 = add i64 %i_8, i64 1" [fcc_combined/main.cpp:107]   --->   Operation 381 'add' 'add_ln107' <Predicate = (!fwprop_read & icmp_ln90)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 382 [1/1] (2.77ns)   --->   "%icmp_ln107 = icmp_eq  i64 %i_8, i64 %p_cast9" [fcc_combined/main.cpp:107]   --->   Operation 382 'icmp' 'icmp_ln107' <Predicate = (!fwprop_read & icmp_ln90)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %.split16, void %._crit_edge343.loopexit" [fcc_combined/main.cpp:107]   --->   Operation 383 'br' 'br_ln107' <Predicate = (!fwprop_read & icmp_ln90)> <Delay = 0.00>
ST_46 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %i_8" [fcc_combined/main.cpp:107]   --->   Operation 384 'trunc' 'trunc_ln107' <Predicate = (!fwprop_read & icmp_ln90 & !icmp_ln107)> <Delay = 0.00>
ST_46 : Operation 385 [2/2] (6.91ns)   --->   "%empty_55 = mul i31 %trunc_ln107, i31 %trunc_ln49" [fcc_combined/main.cpp:107]   --->   Operation 385 'mul' 'empty_55' <Predicate = (!fwprop_read & icmp_ln90 & !icmp_ln107)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge343"   --->   Operation 386 'br' 'br_ln0' <Predicate = (!fwprop_read & icmp_ln90 & icmp_ln107)> <Delay = 0.00>
ST_46 : Operation 387 [1/1] (2.55ns)   --->   "%indvars_iv_next31 = add i32 %indvars_iv30, i32 4294967264"   --->   Operation 387 'add' 'indvars_iv_next31' <Predicate = (icmp_ln107) | (!icmp_ln90) | (fwprop_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 388 [1/1] (2.55ns)   --->   "%indvars_iv_next29 = add i32 %indvars_iv28, i32 4294967264"   --->   Operation 388 'add' 'indvars_iv_next29' <Predicate = (icmp_ln107) | (!icmp_ln90) | (fwprop_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 389 'br' 'br_ln0' <Predicate = (icmp_ln107) | (!icmp_ln90) | (fwprop_read)> <Delay = 0.00>

State 47 <SV = 22> <Delay = 6.91>
ST_47 : Operation 390 [1/2] (6.91ns)   --->   "%empty_55 = mul i31 %trunc_ln107, i31 %trunc_ln49" [fcc_combined/main.cpp:107]   --->   Operation 390 'mul' 'empty_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 23> <Delay = 5.07>
ST_48 : Operation 391 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [fcc_combined/main.cpp:107]   --->   Operation 391 'specloopname' 'specloopname_ln107' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 392 [1/1] (2.52ns)   --->   "%empty_56 = add i31 %empty_55, i31 %shl_ln" [fcc_combined/main.cpp:107]   --->   Operation 392 'add' 'empty_56' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_56, i1 0" [fcc_combined/main.cpp:107]   --->   Operation 393 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 394 [1/1] (2.55ns)   --->   "%empty_57 = add i32 %tmp_4, i32 %dwt_read" [fcc_combined/main.cpp:107]   --->   Operation 394 'add' 'empty_57' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %cmp36319, void %._crit_edge313, void %.lr.ph312" [fcc_combined/main.cpp:108]   --->   Operation 395 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_57, i32 1, i32 31" [fcc_combined/main.cpp:108]   --->   Operation 396 'partselect' 'trunc_ln3' <Predicate = (cmp36319)> <Delay = 0.00>
ST_48 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i31 %trunc_ln3" [fcc_combined/main.cpp:108]   --->   Operation 397 'sext' 'sext_ln108' <Predicate = (cmp36319)> <Delay = 0.00>
ST_48 : Operation 398 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln108" [fcc_combined/main.cpp:108]   --->   Operation 398 'getelementptr' 'gmem_addr_3' <Predicate = (cmp36319)> <Delay = 0.00>
ST_48 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i64 %i_8" [fcc_combined/main.cpp:109]   --->   Operation 399 'trunc' 'trunc_ln109' <Predicate = (cmp36319)> <Delay = 0.00>
ST_48 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i5 %trunc_ln109" [fcc_combined/main.cpp:109]   --->   Operation 400 'zext' 'zext_ln109' <Predicate = (cmp36319)> <Delay = 0.00>
ST_48 : Operation 401 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln109 = mul i15 %zext_ln109, i15 1000" [fcc_combined/main.cpp:109]   --->   Operation 401 'mul' 'mul_ln109' <Predicate = (cmp36319)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 24> <Delay = 2.15>
ST_49 : Operation 402 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln109 = mul i15 %zext_ln109, i15 1000" [fcc_combined/main.cpp:109]   --->   Operation 402 'mul' 'mul_ln109' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 25> <Delay = 2.15>
ST_50 : Operation 403 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln109 = mul i15 %zext_ln109, i15 1000" [fcc_combined/main.cpp:109]   --->   Operation 403 'mul' 'mul_ln109' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 26> <Delay = 7.30>
ST_51 : Operation 404 [1/1] (7.30ns)   --->   "%empty_58 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i32 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:108]   --->   Operation 404 'writereq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 405 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln109 = mul i15 %zext_ln109, i15 1000" [fcc_combined/main.cpp:109]   --->   Operation 405 'mul' 'mul_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 406 [1/1] (1.58ns)   --->   "%br_ln108 = br void" [fcc_combined/main.cpp:108]   --->   Operation 406 'br' 'br_ln108' <Predicate = true> <Delay = 1.58>

State 52 <SV = 27> <Delay = 5.19>
ST_52 : Operation 407 [1/1] (0.00ns)   --->   "%j_4 = phi i31 %add_ln108, void %.split14, i31 0, void %.lr.ph312" [fcc_combined/main.cpp:108]   --->   Operation 407 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 408 [1/1] (2.52ns)   --->   "%add_ln108 = add i31 %j_4, i31 1" [fcc_combined/main.cpp:108]   --->   Operation 408 'add' 'add_ln108' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 409 [1/1] (0.00ns)   --->   "%j_4_cast = zext i31 %j_4" [fcc_combined/main.cpp:108]   --->   Operation 409 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 410 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 410 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 411 [1/1] (2.47ns)   --->   "%icmp_ln108 = icmp_eq  i32 %j_4_cast, i32 %xdim_read" [fcc_combined/main.cpp:108]   --->   Operation 411 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 412 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 412 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %.split14, void %._crit_edge313.loopexit" [fcc_combined/main.cpp:108]   --->   Operation 413 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln109_1 = trunc i31 %j_4" [fcc_combined/main.cpp:109]   --->   Operation 414 'trunc' 'trunc_ln109_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 415 [1/1] (1.94ns)   --->   "%add_ln109 = add i15 %mul_ln109, i15 %trunc_ln109_1" [fcc_combined/main.cpp:109]   --->   Operation 415 'add' 'add_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i15 %add_ln109" [fcc_combined/main.cpp:109]   --->   Operation 416 'zext' 'zext_ln109_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 417 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln109_1" [fcc_combined/main.cpp:109]   --->   Operation 417 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 418 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i15 %dwbuf_V_addr_2" [fcc_combined/main.cpp:109]   --->   Operation 418 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>

State 53 <SV = 28> <Delay = 3.25>
ST_53 : Operation 419 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i15 %dwbuf_V_addr_2" [fcc_combined/main.cpp:109]   --->   Operation 419 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>

State 54 <SV = 29> <Delay = 7.30>
ST_54 : Operation 420 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [fcc_combined/main.cpp:108]   --->   Operation 420 'specloopname' 'specloopname_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_54 : Operation 421 [1/1] (7.30ns)   --->   "%write_ln109 = write void @_ssdm_op_Write.m_axi.p1i16, i32 %gmem_addr_3, i16 %dwbuf_V_load, i2 3" [fcc_combined/main.cpp:109]   --->   Operation 421 'write' 'write_ln109' <Predicate = (!icmp_ln108)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 422 'br' 'br_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>

State 55 <SV = 28> <Delay = 7.30>
ST_55 : Operation 423 [5/5] (7.30ns)   --->   "%empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [fcc_combined/main.cpp:107]   --->   Operation 423 'writeresp' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 29> <Delay = 7.30>
ST_56 : Operation 424 [4/5] (7.30ns)   --->   "%empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [fcc_combined/main.cpp:107]   --->   Operation 424 'writeresp' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 30> <Delay = 7.30>
ST_57 : Operation 425 [3/5] (7.30ns)   --->   "%empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [fcc_combined/main.cpp:107]   --->   Operation 425 'writeresp' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 31> <Delay = 7.30>
ST_58 : Operation 426 [2/5] (7.30ns)   --->   "%empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [fcc_combined/main.cpp:107]   --->   Operation 426 'writeresp' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 32> <Delay = 7.30>
ST_59 : Operation 427 [1/5] (7.30ns)   --->   "%empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [fcc_combined/main.cpp:107]   --->   Operation 427 'writeresp' 'empty_60' <Predicate = (cmp36319)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln107 = br void %._crit_edge313" [fcc_combined/main.cpp:107]   --->   Operation 428 'br' 'br_ln107' <Predicate = (cmp36319)> <Delay = 0.00>
ST_59 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph317"   --->   Operation 429 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 60 <SV = 11> <Delay = 5.72>
ST_60 : Operation 430 [1/1] (0.00ns)   --->   "%i_1 = phi i32 %add_ln65, void %.split18, i32 0, void %.lr.ph322.preheader" [fcc_combined/main.cpp:65]   --->   Operation 430 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 431 [1/1] (2.55ns)   --->   "%add_ln65 = add i32 %i_1, i32 1" [fcc_combined/main.cpp:65]   --->   Operation 431 'add' 'add_ln65' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 432 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 432 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 433 [1/1] (2.47ns)   --->   "%icmp_ln65 = icmp_eq  i32 %i_1, i32 %xdim_read" [fcc_combined/main.cpp:65]   --->   Operation 433 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split18, void %._crit_edge323.loopexit" [fcc_combined/main.cpp:65]   --->   Operation 434 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %i_1" [fcc_combined/main.cpp:66]   --->   Operation 435 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_60 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i10 %trunc_ln66" [fcc_combined/main.cpp:66]   --->   Operation 436 'zext' 'zext_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_60 : Operation 437 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln66" [fcc_combined/main.cpp:66]   --->   Operation 437 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_60 : Operation 438 [3/3] (3.25ns)   --->   "%store_ln66 = store i16 0, i10 %dx_addr" [fcc_combined/main.cpp:66]   --->   Operation 438 'store' 'store_ln66' <Predicate = (!icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 61 <SV = 12> <Delay = 3.25>
ST_61 : Operation 439 [2/3] (3.25ns)   --->   "%store_ln66 = store i16 0, i10 %dx_addr" [fcc_combined/main.cpp:66]   --->   Operation 439 'store' 'store_ln66' <Predicate = (!icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 62 <SV = 13> <Delay = 3.25>
ST_62 : Operation 440 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [fcc_combined/main.cpp:65]   --->   Operation 440 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_62 : Operation 441 [1/3] (3.25ns)   --->   "%store_ln66 = store i16 0, i10 %dx_addr" [fcc_combined/main.cpp:66]   --->   Operation 441 'store' 'store_ln66' <Predicate = (!icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_62 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph322"   --->   Operation 442 'br' 'br_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 63 <SV = 12> <Delay = 2.47>
ST_63 : Operation 443 [1/1] (2.47ns)   --->   "%icmp_ln69 = icmp_sgt  i32 %ub, i32 0" [fcc_combined/main.cpp:69]   --->   Operation 443 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %._crit_edge343, void %.lr.ph332.preheader" [fcc_combined/main.cpp:69]   --->   Operation 444 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 445 [1/1] (1.58ns)   --->   "%br_ln69 = br void %.lr.ph332" [fcc_combined/main.cpp:69]   --->   Operation 445 'br' 'br_ln69' <Predicate = (icmp_ln69)> <Delay = 1.58>

State 64 <SV = 13> <Delay = 6.91>
ST_64 : Operation 446 [1/1] (0.00ns)   --->   "%i_4 = phi i64 %add_ln69, void %._crit_edge328, i64 0, void %.lr.ph332.preheader" [fcc_combined/main.cpp:69]   --->   Operation 446 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 447 [1/1] (3.52ns)   --->   "%add_ln69 = add i64 %i_4, i64 1" [fcc_combined/main.cpp:69]   --->   Operation 447 'add' 'add_ln69' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 448 [1/1] (2.77ns)   --->   "%icmp_ln69_1 = icmp_eq  i64 %i_4, i64 %p_cast9" [fcc_combined/main.cpp:69]   --->   Operation 448 'icmp' 'icmp_ln69_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69_1, void %.split22, void %.lr.ph342.preheader" [fcc_combined/main.cpp:69]   --->   Operation 449 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i64 %i_4" [fcc_combined/main.cpp:69]   --->   Operation 450 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln69_1)> <Delay = 0.00>
ST_64 : Operation 451 [2/2] (6.91ns)   --->   "%empty_44 = mul i31 %trunc_ln69, i31 %trunc_ln49" [fcc_combined/main.cpp:69]   --->   Operation 451 'mul' 'empty_44' <Predicate = (!icmp_ln69_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 452 [1/1] (1.58ns)   --->   "%br_ln76 = br void %.lr.ph342" [fcc_combined/main.cpp:76]   --->   Operation 452 'br' 'br_ln76' <Predicate = (icmp_ln69_1)> <Delay = 1.58>

State 65 <SV = 14> <Delay = 6.91>
ST_65 : Operation 453 [1/2] (6.91ns)   --->   "%empty_44 = mul i31 %trunc_ln69, i31 %trunc_ln49" [fcc_combined/main.cpp:69]   --->   Operation 453 'mul' 'empty_44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 15> <Delay = 5.07>
ST_66 : Operation 454 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [fcc_combined/main.cpp:69]   --->   Operation 454 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 455 [1/1] (2.52ns)   --->   "%empty_45 = add i31 %empty_44, i31 %shl_ln" [fcc_combined/main.cpp:69]   --->   Operation 455 'add' 'empty_45' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_45, i1 0" [fcc_combined/main.cpp:69]   --->   Operation 456 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 457 [1/1] (2.55ns)   --->   "%empty_46 = add i32 %tmp_3, i32 %wt_read" [fcc_combined/main.cpp:69]   --->   Operation 457 'add' 'empty_46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %cmp36319, void %._crit_edge328, void %.lr.ph327" [fcc_combined/main.cpp:70]   --->   Operation 458 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_46, i32 1, i32 31" [fcc_combined/main.cpp:70]   --->   Operation 459 'partselect' 'trunc_ln2' <Predicate = (cmp36319)> <Delay = 0.00>
ST_66 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i31 %trunc_ln2" [fcc_combined/main.cpp:70]   --->   Operation 460 'sext' 'sext_ln70' <Predicate = (cmp36319)> <Delay = 0.00>
ST_66 : Operation 461 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln70" [fcc_combined/main.cpp:70]   --->   Operation 461 'getelementptr' 'gmem_addr_2' <Predicate = (cmp36319)> <Delay = 0.00>
ST_66 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i64 %i_4" [fcc_combined/main.cpp:71]   --->   Operation 462 'trunc' 'trunc_ln71' <Predicate = (cmp36319)> <Delay = 0.00>

State 67 <SV = 16> <Delay = 7.30>
ST_67 : Operation 463 [7/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:70]   --->   Operation 463 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 17> <Delay = 7.30>
ST_68 : Operation 464 [6/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:70]   --->   Operation 464 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 18> <Delay = 7.30>
ST_69 : Operation 465 [5/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:70]   --->   Operation 465 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 19> <Delay = 7.30>
ST_70 : Operation 466 [4/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:70]   --->   Operation 466 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i5 %trunc_ln71" [fcc_combined/main.cpp:71]   --->   Operation 467 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 468 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln71 = mul i15 %zext_ln71, i15 1000" [fcc_combined/main.cpp:71]   --->   Operation 468 'mul' 'mul_ln71' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 20> <Delay = 7.30>
ST_71 : Operation 469 [3/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:70]   --->   Operation 469 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 470 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln71 = mul i15 %zext_ln71, i15 1000" [fcc_combined/main.cpp:71]   --->   Operation 470 'mul' 'mul_ln71' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 21> <Delay = 7.30>
ST_72 : Operation 471 [2/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:70]   --->   Operation 471 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 472 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln71 = mul i15 %zext_ln71, i15 1000" [fcc_combined/main.cpp:71]   --->   Operation 472 'mul' 'mul_ln71' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 73 <SV = 22> <Delay = 7.30>
ST_73 : Operation 473 [1/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:70]   --->   Operation 473 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 474 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln71 = mul i15 %zext_ln71, i15 1000" [fcc_combined/main.cpp:71]   --->   Operation 474 'mul' 'mul_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 475 [1/1] (1.58ns)   --->   "%br_ln70 = br void" [fcc_combined/main.cpp:70]   --->   Operation 475 'br' 'br_ln70' <Predicate = true> <Delay = 1.58>

State 74 <SV = 23> <Delay = 2.52>
ST_74 : Operation 476 [1/1] (0.00ns)   --->   "%j_2 = phi i31 %add_ln70, void %.split20, i31 0, void %.lr.ph327" [fcc_combined/main.cpp:70]   --->   Operation 476 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 477 [1/1] (2.52ns)   --->   "%add_ln70 = add i31 %j_2, i31 1" [fcc_combined/main.cpp:70]   --->   Operation 477 'add' 'add_ln70' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 478 [1/1] (0.00ns)   --->   "%j_2_cast = zext i31 %j_2" [fcc_combined/main.cpp:70]   --->   Operation 478 'zext' 'j_2_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 479 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 479 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 480 [1/1] (2.47ns)   --->   "%icmp_ln70 = icmp_eq  i32 %j_2_cast, i32 %xdim_read" [fcc_combined/main.cpp:70]   --->   Operation 480 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 481 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 481 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split20, void %._crit_edge328.loopexit" [fcc_combined/main.cpp:70]   --->   Operation 482 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln71_1 = trunc i31 %j_2" [fcc_combined/main.cpp:71]   --->   Operation 483 'trunc' 'trunc_ln71_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_74 : Operation 484 [1/1] (1.94ns)   --->   "%add_ln71 = add i15 %mul_ln71, i15 %trunc_ln71_1" [fcc_combined/main.cpp:71]   --->   Operation 484 'add' 'add_ln71' <Predicate = (!icmp_ln70)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 24> <Delay = 7.30>
ST_75 : Operation 485 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr_2" [fcc_combined/main.cpp:71]   --->   Operation 485 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln70)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 25> <Delay = 3.25>
ST_76 : Operation 486 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [fcc_combined/main.cpp:70]   --->   Operation 486 'specloopname' 'specloopname_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_76 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i15 %add_ln71" [fcc_combined/main.cpp:71]   --->   Operation 487 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_76 : Operation 488 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln71_1" [fcc_combined/main.cpp:71]   --->   Operation 488 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_76 : Operation 489 [1/1] (3.25ns)   --->   "%store_ln71 = store i16 %gmem_addr_2_read, i15 %wbuf_V_addr_1" [fcc_combined/main.cpp:71]   --->   Operation 489 'store' 'store_ln71' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>
ST_76 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 490 'br' 'br_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 77 <SV = 24> <Delay = 0.00>
ST_77 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge328"   --->   Operation 491 'br' 'br_ln0' <Predicate = (cmp36319)> <Delay = 0.00>
ST_77 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph332"   --->   Operation 492 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 78 <SV = 14> <Delay = 3.52>
ST_78 : Operation 493 [1/1] (0.00ns)   --->   "%i_6 = phi i64 %add_ln76, void %._crit_edge338.loopexit, i64 0, void %.lr.ph342.preheader" [fcc_combined/main.cpp:76]   --->   Operation 493 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 494 [1/1] (3.52ns)   --->   "%add_ln76 = add i64 %i_6, i64 1" [fcc_combined/main.cpp:76]   --->   Operation 494 'add' 'add_ln76' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 495 [1/1] (2.77ns)   --->   "%icmp_ln76 = icmp_eq  i64 %i_6, i64 %p_cast9" [fcc_combined/main.cpp:76]   --->   Operation 495 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %.split25, void %._crit_edge343.loopexit45" [fcc_combined/main.cpp:76]   --->   Operation 496 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i64 %i_6" [fcc_combined/main.cpp:78]   --->   Operation 497 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_78 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i10 %trunc_ln78" [fcc_combined/main.cpp:78]   --->   Operation 498 'zext' 'zext_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_78 : Operation 499 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln78 = mul i15 %zext_ln78, i15 1000" [fcc_combined/main.cpp:78]   --->   Operation 499 'mul' 'mul_ln78' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge343"   --->   Operation 500 'br' 'br_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 79 <SV = 15> <Delay = 2.15>
ST_79 : Operation 501 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln78 = mul i15 %zext_ln78, i15 1000" [fcc_combined/main.cpp:78]   --->   Operation 501 'mul' 'mul_ln78' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 16> <Delay = 4.98>
ST_80 : Operation 502 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln78 = mul i15 %zext_ln78, i15 1000" [fcc_combined/main.cpp:78]   --->   Operation 502 'mul' 'mul_ln78' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 503 [1/1] (1.73ns)   --->   "%add_ln78 = add i10 %trunc_ln78, i10 %trunc_ln53_2" [fcc_combined/main.cpp:78]   --->   Operation 503 'add' 'add_ln78' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i10 %add_ln78" [fcc_combined/main.cpp:78]   --->   Operation 504 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 505 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln78_1" [fcc_combined/main.cpp:78]   --->   Operation 505 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 506 [2/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:78]   --->   Operation 506 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_80 : Operation 507 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln78_1" [fcc_combined/main.cpp:78]   --->   Operation 507 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>

State 81 <SV = 17> <Delay = 3.25>
ST_81 : Operation 508 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [fcc_combined/main.cpp:76]   --->   Operation 508 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 509 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln78 = mul i15 %zext_ln78, i15 1000" [fcc_combined/main.cpp:78]   --->   Operation 509 'mul' 'mul_ln78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 510 [1/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:78]   --->   Operation 510 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_81 : Operation 511 [1/1] (1.58ns)   --->   "%br_ln80 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fcc_combined/main.cpp:80]   --->   Operation 511 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>

State 82 <SV = 18> <Delay = 2.55>
ST_82 : Operation 512 [1/1] (0.00ns)   --->   "%j_3 = phi i32 0, void %.split25, i32 %add_ln80, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:80]   --->   Operation 512 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 513 [1/1] (2.55ns)   --->   "%add_ln80 = add i32 %j_3, i32 1" [fcc_combined/main.cpp:80]   --->   Operation 513 'add' 'add_ln80' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 514 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i32 %j_3, i32 %xdim_read" [fcc_combined/main.cpp:80]   --->   Operation 514 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge338.loopexit" [fcc_combined/main.cpp:80]   --->   Operation 515 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i32 %j_3"   --->   Operation 516 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_82 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i15 %trunc_ln1116"   --->   Operation 517 'zext' 'zext_ln1116' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_82 : Operation 518 [1/1] (1.94ns)   --->   "%add_ln1116 = add i15 %mul_ln78, i15 %trunc_ln1116"   --->   Operation 518 'add' 'add_ln1116' <Predicate = (!icmp_ln80)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 519 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i16 %x, i32 0, i32 %zext_ln1116"   --->   Operation 519 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_82 : Operation 520 [3/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 520 'load' 'x_load_2' <Predicate = (!icmp_ln80)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 83 <SV = 19> <Delay = 3.25>
ST_83 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i15 %add_ln1116"   --->   Operation 521 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_83 : Operation 522 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1116_1"   --->   Operation 522 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_83 : Operation 523 [2/2] (3.25ns)   --->   "%r_V = load i15 %wbuf_V_addr_2"   --->   Operation 523 'load' 'r_V' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>
ST_83 : Operation 524 [2/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 524 'load' 'x_load_2' <Predicate = (!icmp_ln80)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 84 <SV = 20> <Delay = 4.30>
ST_84 : Operation 525 [1/2] (3.25ns)   --->   "%r_V = load i15 %wbuf_V_addr_2"   --->   Operation 525 'load' 'r_V' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>
ST_84 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %r_V"   --->   Operation 526 'sext' 'sext_ln727' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_84 : Operation 527 [1/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 527 'load' 'x_load_2' <Predicate = (!icmp_ln80)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_84 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln727_1 = sext i16 %x_load_2"   --->   Operation 528 'sext' 'sext_ln727_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_84 : Operation 529 [3/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 529 'mul' 'mul_ln727' <Predicate = (!icmp_ln80)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 21> <Delay = 1.05>
ST_85 : Operation 530 [2/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 530 'mul' 'mul_ln727' <Predicate = (!icmp_ln80)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 22> <Delay = 2.10>
ST_86 : Operation 531 [1/1] (0.00ns)   --->   "%rhs = phi i16 %bbuf_V_load, void %.split25, i16 %trunc_ln708_2, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:78]   --->   Operation 531 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 532 [1/3] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 532 'mul' 'mul_ln727' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 533 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %rhs, i13 0"   --->   Operation 533 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_86 : Operation 534 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 534 'add' 'ret_V_2' <Predicate = (!icmp_ln80)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 87 <SV = 23> <Delay = 4.20>
ST_87 : Operation 535 [1/1] (3.25ns)   --->   "%store_ln81 = store i16 %rhs, i10 %y_addr" [fcc_combined/main.cpp:81]   --->   Operation 535 'store' 'store_ln81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_87 : Operation 536 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 536 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 537 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [fcc_combined/main.cpp:80]   --->   Operation 537 'specloopname' 'specloopname_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_87 : Operation 538 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 538 'add' 'ret_V_2' <Predicate = (!icmp_ln80)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_2, i32 13, i32 28"   --->   Operation 539 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_87 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 540 'br' 'br_ln0' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 88 <SV = 24> <Delay = 0.00>
ST_88 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph342"   --->   Operation 541 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 89 <SV = 11> <Delay = 6.91>
ST_89 : Operation 542 [1/2] (6.91ns)   --->   "%mul156 = mul i32 %ydim_read, i32 %xdim_read"   --->   Operation 542 'mul' 'mul156' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 12> <Delay = 2.47>
ST_90 : Operation 543 [1/1] (2.47ns)   --->   "%icmp_ln119 = icmp_sgt  i32 %mul156, i32 0" [fcc_combined/main.cpp:119]   --->   Operation 543 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %._crit_edge, void %.lr.ph" [fcc_combined/main.cpp:119]   --->   Operation 544 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %mul156" [fcc_combined/main.cpp:119]   --->   Operation 545 'trunc' 'trunc_ln119' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_90 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_x_read, i32 1, i32 31" [fcc_combined/main.cpp:119]   --->   Operation 546 'partselect' 'trunc_ln4' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_90 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i31 %trunc_ln4" [fcc_combined/main.cpp:119]   --->   Operation 547 'sext' 'sext_ln119' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_90 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln119_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_dx_read, i32 1, i32 31" [fcc_combined/main.cpp:119]   --->   Operation 548 'partselect' 'trunc_ln119_1' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_90 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln119_1 = sext i31 %trunc_ln119_1" [fcc_combined/main.cpp:119]   --->   Operation 549 'sext' 'sext_ln119_1' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_90 : Operation 550 [1/1] (1.58ns)   --->   "%br_ln119 = br void" [fcc_combined/main.cpp:119]   --->   Operation 550 'br' 'br_ln119' <Predicate = (icmp_ln119)> <Delay = 1.58>

State 91 <SV = 13> <Delay = 2.52>
ST_91 : Operation 551 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln119, void %.split, i31 0, void %.lr.ph" [fcc_combined/main.cpp:120]   --->   Operation 551 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 552 [1/1] (2.52ns)   --->   "%add_ln119 = add i31 %i_2, i31 1" [fcc_combined/main.cpp:119]   --->   Operation 552 'add' 'add_ln119' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 553 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 553 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 554 [1/1] (2.47ns)   --->   "%icmp_ln119_1 = icmp_eq  i31 %i_2, i31 %trunc_ln119" [fcc_combined/main.cpp:119]   --->   Operation 554 'icmp' 'icmp_ln119_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 555 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 555 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119_1, void %.split, void %._crit_edge.loopexit" [fcc_combined/main.cpp:119]   --->   Operation 556 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i31 %i_2" [fcc_combined/main.cpp:120]   --->   Operation 557 'zext' 'zext_ln120' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_91 : Operation 558 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln120" [fcc_combined/main.cpp:120]   --->   Operation 558 'getelementptr' 'x_addr' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_91 : Operation 559 [3/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:120]   --->   Operation 559 'load' 'x_load' <Predicate = (!icmp_ln119_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_91 : Operation 560 [1/1] (2.52ns)   --->   "%add_ln120 = add i32 %zext_ln120, i32 %sext_ln119" [fcc_combined/main.cpp:120]   --->   Operation 560 'add' 'add_ln120' <Predicate = (!icmp_ln119_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 561 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i32 %add_ln120" [fcc_combined/main.cpp:120]   --->   Operation 561 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_91 : Operation 562 [1/1] (0.00ns)   --->   "%dx_addr_1 = getelementptr i16 %dx, i32 0, i32 %zext_ln120" [fcc_combined/main.cpp:121]   --->   Operation 562 'getelementptr' 'dx_addr_1' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_91 : Operation 563 [3/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr_1" [fcc_combined/main.cpp:121]   --->   Operation 563 'load' 'dx_load' <Predicate = (!icmp_ln119_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_91 : Operation 564 [1/1] (2.52ns)   --->   "%add_ln121 = add i32 %zext_ln120, i32 %sext_ln119_1" [fcc_combined/main.cpp:121]   --->   Operation 564 'add' 'add_ln121' <Predicate = (!icmp_ln119_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 565 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i16 %gmem2, i32 %add_ln121" [fcc_combined/main.cpp:121]   --->   Operation 565 'getelementptr' 'gmem2_addr_1' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>

State 92 <SV = 14> <Delay = 1.68>
ST_92 : Operation 566 [2/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:120]   --->   Operation 566 'load' 'x_load' <Predicate = (!icmp_ln119_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_92 : Operation 567 [2/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr_1" [fcc_combined/main.cpp:121]   --->   Operation 567 'load' 'dx_load' <Predicate = (!icmp_ln119_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 93 <SV = 15> <Delay = 7.30>
ST_93 : Operation 568 [1/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:120]   --->   Operation 568 'load' 'x_load' <Predicate = (!icmp_ln119_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_93 : Operation 569 [1/1] (7.30ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i32 %gmem2_addr, i32 1" [fcc_combined/main.cpp:120]   --->   Operation 569 'writereq' 'gmem2_addr_req' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 570 [1/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr_1" [fcc_combined/main.cpp:121]   --->   Operation 570 'load' 'dx_load' <Predicate = (!icmp_ln119_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 94 <SV = 16> <Delay = 7.30>
ST_94 : Operation 571 [1/1] (7.30ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.m_axi.i16P1A, i32 %gmem2_addr, i16 %x_load, i2 3" [fcc_combined/main.cpp:120]   --->   Operation 571 'write' 'write_ln120' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 572 [1/1] (7.30ns)   --->   "%gmem2_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i32 %gmem2_addr_1, i32 1" [fcc_combined/main.cpp:121]   --->   Operation 572 'writereq' 'gmem2_addr_1_req' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 17> <Delay = 7.30>
ST_95 : Operation 573 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr" [fcc_combined/main.cpp:120]   --->   Operation 573 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 574 [1/1] (7.30ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.m_axi.i16P1A, i32 %gmem2_addr_1, i16 %dx_load, i2 3" [fcc_combined/main.cpp:121]   --->   Operation 574 'write' 'write_ln121' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 18> <Delay = 7.30>
ST_96 : Operation 575 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr" [fcc_combined/main.cpp:120]   --->   Operation 575 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 576 [5/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr_1" [fcc_combined/main.cpp:121]   --->   Operation 576 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 19> <Delay = 7.30>
ST_97 : Operation 577 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr" [fcc_combined/main.cpp:120]   --->   Operation 577 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 578 [4/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr_1" [fcc_combined/main.cpp:121]   --->   Operation 578 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 20> <Delay = 7.30>
ST_98 : Operation 579 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr" [fcc_combined/main.cpp:120]   --->   Operation 579 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 580 [3/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr_1" [fcc_combined/main.cpp:121]   --->   Operation 580 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 21> <Delay = 7.30>
ST_99 : Operation 581 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr" [fcc_combined/main.cpp:120]   --->   Operation 581 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 582 [2/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr_1" [fcc_combined/main.cpp:121]   --->   Operation 582 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 22> <Delay = 7.30>
ST_100 : Operation 583 [1/1] (0.00ns)   --->   "%specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [fcc_combined/main.cpp:119]   --->   Operation 583 'specloopname' 'specloopname_ln119' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_100 : Operation 584 [1/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr_1" [fcc_combined/main.cpp:121]   --->   Operation 584 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 585 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 585 'br' 'br_ln0' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>

State 101 <SV = 14> <Delay = 0.00>
ST_101 : Operation 586 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 586 'br' 'br_ln0' <Predicate = (debugip_read & icmp_ln119)> <Delay = 0.00>
ST_101 : Operation 587 [1/1] (0.00ns)   --->   "%ret_ln127 = ret" [fcc_combined/main.cpp:127]   --->   Operation 587 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ dx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ wt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dwt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ db]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
Port [ dy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ debug_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debug_dx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debugip]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xdim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ydim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwprop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fwprop_read          (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
ydim_read            (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000]
xdim_read            (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000]
debugip_read         (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
debug_dx_read        (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000]
debug_x_read         (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000]
b_read               (read             ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwt_read             (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
wt_read              (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
wbuf_V               (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
bbuf_V               (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
dwbuf_V              (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
dbbuf_V              (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
sub_ln41             (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln41_1         (partselect       ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln43            (icmp             ) [ 001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0      (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0      (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0      (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0      (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                  (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln41            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln41_1           (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln41_2         (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln41_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln41          (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln41            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
num_iters            (add              ) [ 000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln43            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr            (getelementptr    ) [ 000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln43           (trunc            ) [ 000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43              (br               ) [ 000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                    (phi              ) [ 000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln43             (add              ) [ 000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln43_1          (icmp             ) [ 000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_41             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln44           (trunc            ) [ 000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read       (read             ) [ 000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln43    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_addr          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln44           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cmp36319             (icmp             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
trunc_ln49           (trunc            ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
sext_ln49            (sext             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
xor_ln49             (xor              ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
trunc_ln49_1         (trunc            ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
zext_ln96            (zext             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln49              (br               ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
indvars_iv30         (phi              ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
indvars_iv28         (phi              ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
k                    (phi              ) [ 000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln49            (icmp             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
add_ln49             (add              ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln49              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_42             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
smax32               (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_43             (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast9              (sext             ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
specloopname_ln49    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln53           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln53             (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln               (bitconcatenate   ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
shl_ln53             (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln53_1         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln53_2         (bitconcatenate   ) [ 000000000000001111111111111111111111111110000000000000000000111111111111111111111111111110000000000000]
add_ln53             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln53            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln53             (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ub                   (select           ) [ 000000000000001000000000000000000000000000000000000000000000111100000000000000000000000000000000000000]
br_ln63              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln117             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln90            (icmp             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln90              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln90              (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_3                  (phi              ) [ 000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln90             (add              ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln90_1          (icmp             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln90              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln90           (trunc            ) [ 000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln96_1          (zext             ) [ 000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000]
empty_49             (mul              ) [ 000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln90    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_50             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_51             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln7            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln91            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1          (getelementptr    ) [ 000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln92           (trunc            ) [ 000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln92            (zext             ) [ 000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_52             (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln92             (mul              ) [ 000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91              (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
j                    (phi              ) [ 000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln91             (add              ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_cast               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln91            (icmp             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_53             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln92_1         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln92             (add              ) [ 000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1_read     (read             ) [ 000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln91    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln92_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln92           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln0               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
mul_ln96             (mul              ) [ 000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000000000000]
br_ln96              (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
indvar_flatten       (phi              ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
i_5                  (phi              ) [ 000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000]
j_1                  (phi              ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
add_ln96_2           (add              ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln96            (icmp             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln96              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln96             (add              ) [ 000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln97            (icmp             ) [ 000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
select_ln96          (select           ) [ 000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln96           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln96_1         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln96_2        (select           ) [ 000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000]
select_ln96_1_v_cast (zext             ) [ 000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1118         (trunc            ) [ 000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000]
zext_ln1118          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dx_addr_2            (getelementptr    ) [ 000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000000000000]
x_addr_1             (getelementptr    ) [ 000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000]
add_ln96_1           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln96_2          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dy_addr_1            (getelementptr    ) [ 000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000]
select_ln96_3        (select           ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
add_ln97             (add              ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
zext_ln96_3          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1118           (mul              ) [ 000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000]
dy_addr              (getelementptr    ) [ 000000000000000000000000000000000110110000000000000000000000000000000000000000000000000000000000000000]
x_load_1             (load             ) [ 000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000]
dy_load_2            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln96_1          (sext             ) [ 000000000000000000000000000000000110011000000000000000000000000000000000000000000000000000000000000000]
add_ln1118           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1118_1        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr          (getelementptr    ) [ 000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr_1       (getelementptr    ) [ 000000000000000000000000000000000110011100000000000000000000000000000000000000000000000000000000000000]
sext_ln1192_1        (sext             ) [ 000000000000000000000000000000000110011000000000000000000000000000000000000000000000000000000000000000]
dy_load_1            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln96            (sext             ) [ 000000000000000000000000000000000110001100000000000000000000000000000000000000000000000000000000000000]
wbuf_V_load          (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1192          (sext             ) [ 000000000000000000000000000000000110001100000000000000000000000000000000000000000000000000000000000000]
lhs_2                (load             ) [ 000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000000000000]
mul_ln1192_1         (mul              ) [ 000000000000000000000000000000000100000100000000000000000000000000000000000000000000000000000000000000]
lhs_3                (bitconcatenate   ) [ 000000000000000000000000000000000100000100000000000000000000000000000000000000000000000000000000000000]
mul_ln1192           (mul              ) [ 000000000000000000000000000000000010000010000000000000000000000000000000000000000000000000000000000000]
lhs                  (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_1                (bitconcatenate   ) [ 000000000000000000000000000000000010000010000000000000000000000000000000000000000000000000000000000000]
ret_V_1              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln708_1        (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln708          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln97    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln             (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln708          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln0               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln103             (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_7                  (phi              ) [ 000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
add_ln103            (add              ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_7_cast             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln103           (icmp             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_54             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln103             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln703          (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln703           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dbbuf_V_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000]
dy_addr_2            (getelementptr    ) [ 000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000]
dbbuf_V_load         (load             ) [ 000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000]
specloopname_ln103   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dy_load              (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln703            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln703          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln107             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln107             (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_8                  (phi              ) [ 000000000000010000000000000000000000000000000011100000000000111111111111111111111111111110000000000000]
add_ln107            (add              ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln107           (icmp             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln107             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln107          (trunc            ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvars_iv_next31    (add              ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
indvars_iv_next29    (add              ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln0               (br               ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_55             (mul              ) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
specloopname_ln107   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_56             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_57             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln108             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln108           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3          (getelementptr    ) [ 000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000]
trunc_ln109          (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln109           (zext             ) [ 000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000]
empty_58             (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln109            (mul              ) [ 000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000]
br_ln108             (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_4                  (phi              ) [ 000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
add_ln108            (add              ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_4_cast             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln108           (icmp             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_59             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln108             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln109_1        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln109            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln109_1         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr_2       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000]
dwbuf_V_load         (load             ) [ 000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000]
specloopname_ln108   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln109          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_60             (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln107             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_1                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
add_ln65             (add              ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln65            (icmp             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln65              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln66           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln66            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dx_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000]
specloopname_ln65    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln66           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln69            (icmp             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln69              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln69              (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_4                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000]
add_ln69             (add              ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln69_1          (icmp             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln69              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln69           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
br_ln76              (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_44             (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
specloopname_ln69    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_45             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_46             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln70              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln70            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000000000000]
trunc_ln71           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000]
zext_ln71            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000]
empty_47             (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln71             (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000]
br_ln70              (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_2                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
add_ln70             (add              ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_2_cast             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln70            (icmp             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_48             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln70              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln71_1         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln71             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000]
gmem_addr_2_read     (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000]
specloopname_ln70    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln71_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr_1        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln71           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln0               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_6                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
add_ln76             (add              ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln76            (icmp             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln76              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln78           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000]
zext_ln78            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000]
br_ln0               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln78             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln78_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_addr_1        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000]
y_addr               (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000]
specloopname_ln76    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln78             (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000]
bbuf_V_load          (load             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln80              (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_3                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
add_ln80             (add              ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln80            (icmp             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln80              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1116         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1116          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1116           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000]
x_addr_2             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000]
zext_ln1116_1        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr_2        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000]
r_V                  (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln727           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000010011000000000000000]
x_load_2             (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln727_1         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000010011000000000000000]
rhs                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000]
mul_ln727            (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000010000100000000000000]
rhs_1                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000010000100000000000000]
store_ln81           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln80    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_2              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln708_2        (partselect       ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln0               (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln0               (br               ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
mul156               (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000]
icmp_ln119           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111]
br_ln119             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln119          (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
trunc_ln4            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln119           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
trunc_ln119_1        (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln119_1         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
br_ln119             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110]
i_2                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
add_ln119            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln119_1         (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
empty_61             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln119             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln120           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_addr               (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000]
add_ln120            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100]
dx_addr_1            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000]
add_ln121            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_1         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
x_load               (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000]
gmem2_addr_req       (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dx_load              (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011000000]
write_ln120          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_1_req     (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln121          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_resp      (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln119   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_1_resp    (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110]
br_ln0               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln127            (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wt">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dwt">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dwt"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="db">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="db"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="y">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dy">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="debug_x">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_x"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="debug_dx">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_dx"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="debugip">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debugip"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="xdim">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xdim"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ydim">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ydim"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fwprop">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwprop"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i26.i5"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i16.i13"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_96_8_VITIS_LOOP_97_9_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="216" class="1004" name="wbuf_V_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wbuf_V/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="bbuf_V_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bbuf_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="dwbuf_V_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dwbuf_V/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="dbbuf_V_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dbbuf_V/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="fwprop_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fwprop_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="ydim_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ydim_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="xdim_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xdim_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="debugip_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debugip_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="debug_dx_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debug_dx_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="debug_x_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debug_x_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="b_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="dwt_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dwt_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="wt_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_read/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_readreq_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="1"/>
<pin id="290" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="gmem_addr_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="8"/>
<pin id="295" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_readreq_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="1"/>
<pin id="300" dir="0" index="2" bw="32" slack="15"/>
<pin id="301" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_52/18 "/>
</bind>
</comp>

<comp id="303" class="1004" name="gmem_addr_1_read_read_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="9"/>
<pin id="306" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/26 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_writeresp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="3"/>
<pin id="311" dir="0" index="2" bw="32" slack="26"/>
<pin id="312" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_58/51 empty_60/55 "/>
</bind>
</comp>

<comp id="314" class="1004" name="write_ln109_write_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="0" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="6"/>
<pin id="317" dir="0" index="2" bw="16" slack="1"/>
<pin id="318" dir="0" index="3" bw="1" slack="0"/>
<pin id="319" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln109/54 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_readreq_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="1"/>
<pin id="326" dir="0" index="2" bw="32" slack="16"/>
<pin id="327" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_47/67 "/>
</bind>
</comp>

<comp id="329" class="1004" name="gmem_addr_2_read_read_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="9"/>
<pin id="332" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/75 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_writeresp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="16" slack="2"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem2_addr_req/93 gmem2_addr_resp/95 "/>
</bind>
</comp>

<comp id="341" class="1004" name="write_ln120_write_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="0" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="3"/>
<pin id="344" dir="0" index="2" bw="16" slack="1"/>
<pin id="345" dir="0" index="3" bw="1" slack="0"/>
<pin id="346" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln120/94 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_writeresp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="3"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem2_addr_1_req/94 gmem2_addr_1_resp/96 "/>
</bind>
</comp>

<comp id="357" class="1004" name="write_ln121_write_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="0" slack="0"/>
<pin id="359" dir="0" index="1" bw="16" slack="4"/>
<pin id="360" dir="0" index="2" bw="16" slack="2"/>
<pin id="361" dir="0" index="3" bw="1" slack="0"/>
<pin id="362" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln121/95 "/>
</bind>
</comp>

<comp id="366" class="1004" name="bbuf_V_addr_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="10" slack="0"/>
<pin id="370" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr/11 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="1"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln44/11 bbuf_V_load/80 "/>
</bind>
</comp>

<comp id="378" class="1004" name="dwbuf_V_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="15" slack="0"/>
<pin id="382" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr/27 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="15" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln92/27 lhs_2/36 store_ln708/39 dwbuf_V_load/52 "/>
</bind>
</comp>

<comp id="390" class="1004" name="dx_addr_2_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="15" slack="0"/>
<pin id="394" dir="1" index="3" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr_2/33 "/>
</bind>
</comp>

<comp id="397" class="1004" name="x_addr_1_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="15" slack="0"/>
<pin id="401" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/33 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_access_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load_1/33 x_load_2/82 x_load/91 "/>
</bind>
</comp>

<comp id="410" class="1004" name="dy_addr_1_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="10" slack="0"/>
<pin id="414" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr_1/34 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_access_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dy_load_2/34 dy_load_1/35 dy_load/42 "/>
</bind>
</comp>

<comp id="423" class="1004" name="dy_addr_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="10" slack="0"/>
<pin id="427" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr/35 "/>
</bind>
</comp>

<comp id="431" class="1004" name="wbuf_V_addr_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="15" slack="0"/>
<pin id="435" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr/36 "/>
</bind>
</comp>

<comp id="437" class="1004" name="dwbuf_V_addr_1_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="15" slack="0"/>
<pin id="441" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_1/36 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_access_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="15" slack="0"/>
<pin id="445" dir="0" index="1" bw="16" slack="1"/>
<pin id="446" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="wbuf_V_load/36 store_ln71/76 r_V/83 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_access_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="0" index="1" bw="16" slack="0"/>
<pin id="453" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="lhs/37 store_ln708/40 store_ln66/60 dx_load/91 "/>
</bind>
</comp>

<comp id="455" class="1004" name="dbbuf_V_addr_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="10" slack="0"/>
<pin id="459" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dbbuf_V_addr/42 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_access_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="2"/>
<pin id="463" dir="0" index="1" bw="16" slack="0"/>
<pin id="464" dir="0" index="2" bw="0" slack="0"/>
<pin id="466" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="467" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="468" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="465" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="469" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dbbuf_V_load/42 store_ln703/44 "/>
</bind>
</comp>

<comp id="471" class="1004" name="dy_addr_2_gep_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="10" slack="0"/>
<pin id="475" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr_2/42 "/>
</bind>
</comp>

<comp id="479" class="1004" name="dwbuf_V_addr_2_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="15" slack="0"/>
<pin id="483" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_2/52 "/>
</bind>
</comp>

<comp id="486" class="1004" name="dx_addr_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="10" slack="0"/>
<pin id="490" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr/60 "/>
</bind>
</comp>

<comp id="495" class="1004" name="wbuf_V_addr_1_gep_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="15" slack="0"/>
<pin id="499" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_1/76 "/>
</bind>
</comp>

<comp id="502" class="1004" name="bbuf_V_addr_1_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="10" slack="0"/>
<pin id="506" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr_1/80 "/>
</bind>
</comp>

<comp id="509" class="1004" name="y_addr_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="10" slack="0"/>
<pin id="513" dir="1" index="3" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/80 "/>
</bind>
</comp>

<comp id="516" class="1004" name="x_addr_2_gep_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="15" slack="0"/>
<pin id="520" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_2/82 "/>
</bind>
</comp>

<comp id="524" class="1004" name="wbuf_V_addr_2_gep_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="15" slack="0"/>
<pin id="528" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_2/83 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln81_access_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="10" slack="7"/>
<pin id="533" dir="0" index="1" bw="16" slack="1"/>
<pin id="534" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="535" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/87 "/>
</bind>
</comp>

<comp id="536" class="1004" name="x_addr_gep_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="31" slack="0"/>
<pin id="540" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/91 "/>
</bind>
</comp>

<comp id="544" class="1004" name="dx_addr_1_gep_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="31" slack="0"/>
<pin id="548" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr_1/91 "/>
</bind>
</comp>

<comp id="552" class="1005" name="i_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="31" slack="1"/>
<pin id="554" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="556" class="1004" name="i_phi_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="31" slack="0"/>
<pin id="558" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="559" dir="0" index="2" bw="1" slack="1"/>
<pin id="560" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="561" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="563" class="1005" name="indvars_iv30_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv30 (phireg) "/>
</bind>
</comp>

<comp id="567" class="1004" name="indvars_iv30_phi_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="570" dir="0" index="2" bw="7" slack="1"/>
<pin id="571" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv30/13 "/>
</bind>
</comp>

<comp id="575" class="1005" name="indvars_iv28_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv28 (phireg) "/>
</bind>
</comp>

<comp id="579" class="1004" name="indvars_iv28_phi_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="582" dir="0" index="2" bw="1" slack="1"/>
<pin id="583" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv28/13 "/>
</bind>
</comp>

<comp id="587" class="1005" name="k_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="591" class="1004" name="k_phi_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="594" dir="0" index="2" bw="1" slack="1"/>
<pin id="595" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/13 "/>
</bind>
</comp>

<comp id="598" class="1005" name="i_3_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="1"/>
<pin id="600" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="602" class="1004" name="i_3_phi_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="0"/>
<pin id="604" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="605" dir="0" index="2" bw="1" slack="1"/>
<pin id="606" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="607" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/15 "/>
</bind>
</comp>

<comp id="610" class="1005" name="j_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="31" slack="1"/>
<pin id="612" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="614" class="1004" name="j_phi_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="31" slack="0"/>
<pin id="616" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="617" dir="0" index="2" bw="1" slack="1"/>
<pin id="618" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="619" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/25 "/>
</bind>
</comp>

<comp id="621" class="1005" name="indvar_flatten_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="96" slack="1"/>
<pin id="623" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="625" class="1004" name="indvar_flatten_phi_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="628" dir="0" index="2" bw="96" slack="0"/>
<pin id="629" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="630" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/33 "/>
</bind>
</comp>

<comp id="632" class="1005" name="i_5_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="1"/>
<pin id="634" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="636" class="1004" name="i_5_phi_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="639" dir="0" index="2" bw="64" slack="1"/>
<pin id="640" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="641" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/33 "/>
</bind>
</comp>

<comp id="644" class="1005" name="j_1_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="648" class="1004" name="j_1_phi_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="651" dir="0" index="2" bw="32" slack="1"/>
<pin id="652" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="653" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/33 "/>
</bind>
</comp>

<comp id="655" class="1005" name="i_7_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="31" slack="1"/>
<pin id="657" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_7 (phireg) "/>
</bind>
</comp>

<comp id="659" class="1004" name="i_7_phi_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="662" dir="0" index="2" bw="31" slack="0"/>
<pin id="663" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="664" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_7/42 "/>
</bind>
</comp>

<comp id="666" class="1005" name="i_8_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="64" slack="1"/>
<pin id="668" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_8 (phireg) "/>
</bind>
</comp>

<comp id="670" class="1004" name="i_8_phi_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="0"/>
<pin id="672" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="673" dir="0" index="2" bw="1" slack="1"/>
<pin id="674" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="675" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_8/46 "/>
</bind>
</comp>

<comp id="678" class="1005" name="j_4_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="31" slack="1"/>
<pin id="680" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_4 (phireg) "/>
</bind>
</comp>

<comp id="682" class="1004" name="j_4_phi_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="31" slack="0"/>
<pin id="684" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="685" dir="0" index="2" bw="1" slack="1"/>
<pin id="686" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="687" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_4/52 "/>
</bind>
</comp>

<comp id="689" class="1005" name="i_1_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="693" class="1004" name="i_1_phi_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="696" dir="0" index="2" bw="1" slack="1"/>
<pin id="697" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="698" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/60 "/>
</bind>
</comp>

<comp id="700" class="1005" name="i_4_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="1"/>
<pin id="702" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="704" class="1004" name="i_4_phi_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="0"/>
<pin id="706" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="707" dir="0" index="2" bw="1" slack="1"/>
<pin id="708" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="709" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/64 "/>
</bind>
</comp>

<comp id="712" class="1005" name="j_2_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="31" slack="1"/>
<pin id="714" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="716" class="1004" name="j_2_phi_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="31" slack="0"/>
<pin id="718" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="719" dir="0" index="2" bw="1" slack="1"/>
<pin id="720" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="721" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/74 "/>
</bind>
</comp>

<comp id="723" class="1005" name="i_6_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="64" slack="1"/>
<pin id="725" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_6 (phireg) "/>
</bind>
</comp>

<comp id="727" class="1004" name="i_6_phi_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="64" slack="0"/>
<pin id="729" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="730" dir="0" index="2" bw="1" slack="1"/>
<pin id="731" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="732" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_6/78 "/>
</bind>
</comp>

<comp id="734" class="1005" name="j_3_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="738" class="1004" name="j_3_phi_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="741" dir="0" index="2" bw="32" slack="0"/>
<pin id="742" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="743" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/82 "/>
</bind>
</comp>

<comp id="745" class="1005" name="rhs_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="1"/>
<pin id="747" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rhs (phireg) "/>
</bind>
</comp>

<comp id="749" class="1004" name="rhs_phi_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="5"/>
<pin id="751" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="752" dir="0" index="2" bw="16" slack="1"/>
<pin id="753" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="754" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs/86 "/>
</bind>
</comp>

<comp id="756" class="1005" name="i_2_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="31" slack="1"/>
<pin id="758" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="760" class="1004" name="i_2_phi_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="31" slack="0"/>
<pin id="762" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="763" dir="0" index="2" bw="1" slack="1"/>
<pin id="764" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="765" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/91 "/>
</bind>
</comp>

<comp id="767" class="1004" name="grp_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="0" index="1" bw="32" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/14 icmp_ln69/63 "/>
</bind>
</comp>

<comp id="772" class="1005" name="reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="1"/>
<pin id="774" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_load_1 x_load "/>
</bind>
</comp>

<comp id="777" class="1005" name="reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="1"/>
<pin id="779" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lhs_2 dwbuf_V_load "/>
</bind>
</comp>

<comp id="782" class="1004" name="sub_ln41_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="0"/>
<pin id="785" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln41/1 "/>
</bind>
</comp>

<comp id="788" class="1004" name="trunc_ln41_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="27" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="0" index="2" bw="4" slack="0"/>
<pin id="792" dir="0" index="3" bw="6" slack="0"/>
<pin id="793" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_1/1 "/>
</bind>
</comp>

<comp id="798" class="1004" name="icmp_ln43_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="1"/>
<pin id="807" dir="0" index="2" bw="6" slack="0"/>
<pin id="808" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln41_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="27" slack="1"/>
<pin id="813" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sub_ln41_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="27" slack="0"/>
<pin id="817" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln41_1/2 "/>
</bind>
</comp>

<comp id="820" class="1004" name="trunc_ln41_2_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="27" slack="0"/>
<pin id="822" dir="0" index="1" bw="32" slack="1"/>
<pin id="823" dir="0" index="2" bw="4" slack="0"/>
<pin id="824" dir="0" index="3" bw="6" slack="0"/>
<pin id="825" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_2/2 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln41_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="27" slack="0"/>
<pin id="831" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/2 "/>
</bind>
</comp>

<comp id="833" class="1004" name="select_ln41_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="28" slack="0"/>
<pin id="836" dir="0" index="2" bw="28" slack="0"/>
<pin id="837" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/2 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sext_ln41_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="28" slack="0"/>
<pin id="843" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/2 "/>
</bind>
</comp>

<comp id="845" class="1004" name="num_iters_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="28" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="29" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_iters/2 "/>
</bind>
</comp>

<comp id="851" class="1004" name="trunc_ln1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="31" slack="0"/>
<pin id="853" dir="0" index="1" bw="32" slack="1"/>
<pin id="854" dir="0" index="2" bw="1" slack="0"/>
<pin id="855" dir="0" index="3" bw="6" slack="0"/>
<pin id="856" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sext_ln43_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="31" slack="0"/>
<pin id="862" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/2 "/>
</bind>
</comp>

<comp id="864" class="1004" name="gmem_addr_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="0" index="1" bw="32" slack="0"/>
<pin id="867" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="871" class="1004" name="trunc_ln43_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="7"/>
<pin id="873" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/8 "/>
</bind>
</comp>

<comp id="874" class="1004" name="add_ln43_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="31" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/9 "/>
</bind>
</comp>

<comp id="880" class="1004" name="icmp_ln43_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="31" slack="0"/>
<pin id="882" dir="0" index="1" bw="31" slack="1"/>
<pin id="883" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_1/9 "/>
</bind>
</comp>

<comp id="885" class="1004" name="trunc_ln44_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="31" slack="0"/>
<pin id="887" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/9 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln44_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="10" slack="2"/>
<pin id="891" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/11 "/>
</bind>
</comp>

<comp id="893" class="1004" name="cmp36319_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="9"/>
<pin id="895" dir="0" index="1" bw="32" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp36319/12 "/>
</bind>
</comp>

<comp id="898" class="1004" name="trunc_ln49_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="9"/>
<pin id="900" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/12 "/>
</bind>
</comp>

<comp id="901" class="1004" name="sext_ln49_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="29" slack="8"/>
<pin id="903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/12 "/>
</bind>
</comp>

<comp id="904" class="1004" name="xor_ln49_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="9"/>
<pin id="906" dir="0" index="1" bw="32" slack="0"/>
<pin id="907" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln49/12 "/>
</bind>
</comp>

<comp id="909" class="1004" name="trunc_ln49_1_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="9"/>
<pin id="911" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49_1/12 "/>
</bind>
</comp>

<comp id="912" class="1004" name="zext_ln96_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="9"/>
<pin id="914" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/12 "/>
</bind>
</comp>

<comp id="915" class="1004" name="icmp_ln49_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="1"/>
<pin id="918" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/13 "/>
</bind>
</comp>

<comp id="920" class="1004" name="add_ln49_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/13 "/>
</bind>
</comp>

<comp id="926" class="1004" name="empty_42_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="0" index="1" bw="32" slack="1"/>
<pin id="929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_42/13 "/>
</bind>
</comp>

<comp id="931" class="1004" name="smax32_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="32" slack="0"/>
<pin id="934" dir="0" index="2" bw="32" slack="1"/>
<pin id="935" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax32/13 "/>
</bind>
</comp>

<comp id="938" class="1004" name="empty_43_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="0"/>
<pin id="940" dir="0" index="1" bw="32" slack="0"/>
<pin id="941" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_43/13 "/>
</bind>
</comp>

<comp id="944" class="1004" name="p_cast9_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="0"/>
<pin id="946" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast9/13 "/>
</bind>
</comp>

<comp id="948" class="1004" name="trunc_ln53_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="0"/>
<pin id="950" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/13 "/>
</bind>
</comp>

<comp id="952" class="1004" name="mul_ln53_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="26" slack="0"/>
<pin id="954" dir="0" index="1" bw="26" slack="1"/>
<pin id="955" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53/13 "/>
</bind>
</comp>

<comp id="957" class="1004" name="shl_ln_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="31" slack="0"/>
<pin id="959" dir="0" index="1" bw="26" slack="0"/>
<pin id="960" dir="0" index="2" bw="1" slack="0"/>
<pin id="961" dir="1" index="3" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/13 "/>
</bind>
</comp>

<comp id="965" class="1004" name="shl_ln53_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="0"/>
<pin id="967" dir="0" index="1" bw="4" slack="0"/>
<pin id="968" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln53/13 "/>
</bind>
</comp>

<comp id="971" class="1004" name="trunc_ln53_1_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="0"/>
<pin id="973" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53_1/13 "/>
</bind>
</comp>

<comp id="975" class="1004" name="trunc_ln53_2_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="10" slack="0"/>
<pin id="977" dir="0" index="1" bw="5" slack="0"/>
<pin id="978" dir="0" index="2" bw="1" slack="0"/>
<pin id="979" dir="1" index="3" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln53_2/13 "/>
</bind>
</comp>

<comp id="983" class="1004" name="add_ln53_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="0"/>
<pin id="985" dir="0" index="1" bw="7" slack="0"/>
<pin id="986" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/13 "/>
</bind>
</comp>

<comp id="989" class="1004" name="icmp_ln53_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="0"/>
<pin id="991" dir="0" index="1" bw="32" slack="10"/>
<pin id="992" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/13 "/>
</bind>
</comp>

<comp id="994" class="1004" name="sub_ln53_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="10"/>
<pin id="996" dir="0" index="1" bw="32" slack="0"/>
<pin id="997" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53/13 "/>
</bind>
</comp>

<comp id="999" class="1004" name="ub_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="0" index="1" bw="32" slack="0"/>
<pin id="1002" dir="0" index="2" bw="32" slack="0"/>
<pin id="1003" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ub/13 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="grp_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="10"/>
<pin id="1009" dir="0" index="1" bw="32" slack="10"/>
<pin id="1010" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul156/13 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="add_ln90_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="64" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/15 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="icmp_ln90_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="64" slack="0"/>
<pin id="1019" dir="0" index="1" bw="64" slack="2"/>
<pin id="1020" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90_1/15 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="trunc_ln90_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="64" slack="0"/>
<pin id="1024" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/15 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="grp_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="31" slack="0"/>
<pin id="1028" dir="0" index="1" bw="31" slack="3"/>
<pin id="1029" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_49/15 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="zext_ln96_1_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="2"/>
<pin id="1033" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/15 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="grp_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="64" slack="0"/>
<pin id="1036" dir="0" index="1" bw="32" slack="3"/>
<pin id="1037" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln96/15 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="empty_50_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="31" slack="1"/>
<pin id="1041" dir="0" index="1" bw="31" slack="4"/>
<pin id="1042" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_50/17 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="tmp_2_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="0"/>
<pin id="1045" dir="0" index="1" bw="31" slack="0"/>
<pin id="1046" dir="0" index="2" bw="1" slack="0"/>
<pin id="1047" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/17 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="empty_51_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="0"/>
<pin id="1053" dir="0" index="1" bw="32" slack="14"/>
<pin id="1054" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_51/17 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="trunc_ln7_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="31" slack="0"/>
<pin id="1058" dir="0" index="1" bw="32" slack="0"/>
<pin id="1059" dir="0" index="2" bw="1" slack="0"/>
<pin id="1060" dir="0" index="3" bw="6" slack="0"/>
<pin id="1061" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/17 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="sext_ln91_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="31" slack="0"/>
<pin id="1068" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/17 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="gmem_addr_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="0"/>
<pin id="1072" dir="0" index="1" bw="32" slack="0"/>
<pin id="1073" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/17 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="trunc_ln92_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="64" slack="2"/>
<pin id="1078" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/17 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="zext_ln92_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="5" slack="4"/>
<pin id="1082" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/21 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="add_ln91_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="31" slack="0"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/25 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="j_cast_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="31" slack="0"/>
<pin id="1091" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/25 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="icmp_ln91_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="0"/>
<pin id="1095" dir="0" index="1" bw="32" slack="22"/>
<pin id="1096" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/25 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="trunc_ln92_1_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="31" slack="0"/>
<pin id="1100" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_1/25 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="add_ln92_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="15" slack="1"/>
<pin id="1104" dir="0" index="1" bw="15" slack="0"/>
<pin id="1105" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/25 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="zext_ln92_1_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="15" slack="2"/>
<pin id="1109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_1/27 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="add_ln96_2_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="96" slack="0"/>
<pin id="1113" dir="0" index="1" bw="1" slack="0"/>
<pin id="1114" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96_2/33 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="icmp_ln96_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="96" slack="0"/>
<pin id="1119" dir="0" index="1" bw="96" slack="1"/>
<pin id="1120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/33 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="add_ln96_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="64" slack="0"/>
<pin id="1124" dir="0" index="1" bw="1" slack="0"/>
<pin id="1125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/33 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="icmp_ln97_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="0"/>
<pin id="1130" dir="0" index="1" bw="32" slack="17"/>
<pin id="1131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/33 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="select_ln96_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="0"/>
<pin id="1135" dir="0" index="1" bw="32" slack="0"/>
<pin id="1136" dir="0" index="2" bw="32" slack="0"/>
<pin id="1137" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/33 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="trunc_ln96_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="64" slack="0"/>
<pin id="1143" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/33 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="trunc_ln96_1_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="64" slack="0"/>
<pin id="1147" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96_1/33 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="select_ln96_2_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="10" slack="0"/>
<pin id="1152" dir="0" index="2" bw="10" slack="0"/>
<pin id="1153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96_2/33 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="select_ln96_1_v_cast_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="10" slack="0"/>
<pin id="1159" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln96_1_v_cast/33 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="trunc_ln1118_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="0"/>
<pin id="1163" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/33 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="zext_ln1118_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="15" slack="0"/>
<pin id="1167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/33 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="add_ln96_1_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="10" slack="1"/>
<pin id="1173" dir="0" index="1" bw="10" slack="8"/>
<pin id="1174" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96_1/34 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="zext_ln96_2_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="10" slack="0"/>
<pin id="1177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_2/34 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="select_ln96_3_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="1"/>
<pin id="1182" dir="0" index="1" bw="64" slack="1"/>
<pin id="1183" dir="0" index="2" bw="64" slack="1"/>
<pin id="1184" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96_3/34 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="add_ln97_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="1"/>
<pin id="1188" dir="0" index="1" bw="1" slack="0"/>
<pin id="1189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/34 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="zext_ln96_3_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="10" slack="2"/>
<pin id="1193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_3/35 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="sext_ln96_1_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="16" slack="0"/>
<pin id="1197" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96_1/36 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="zext_ln1118_1_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="15" slack="0"/>
<pin id="1201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/36 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="sext_ln1192_1_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="16" slack="1"/>
<pin id="1206" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/36 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="sext_ln96_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="16" slack="0"/>
<pin id="1210" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96/37 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="sext_ln1192_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="16" slack="0"/>
<pin id="1214" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/37 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="lhs_3_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="29" slack="0"/>
<pin id="1218" dir="0" index="1" bw="16" slack="1"/>
<pin id="1219" dir="0" index="2" bw="1" slack="0"/>
<pin id="1220" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_3/38 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="lhs_1_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="29" slack="0"/>
<pin id="1226" dir="0" index="1" bw="16" slack="0"/>
<pin id="1227" dir="0" index="2" bw="1" slack="0"/>
<pin id="1228" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/39 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="trunc_ln708_1_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="16" slack="0"/>
<pin id="1234" dir="0" index="1" bw="29" slack="0"/>
<pin id="1235" dir="0" index="2" bw="5" slack="0"/>
<pin id="1236" dir="0" index="3" bw="6" slack="0"/>
<pin id="1237" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/39 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="trunc_ln_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="16" slack="0"/>
<pin id="1244" dir="0" index="1" bw="29" slack="0"/>
<pin id="1245" dir="0" index="2" bw="5" slack="0"/>
<pin id="1246" dir="0" index="3" bw="6" slack="0"/>
<pin id="1247" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/40 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="add_ln103_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="31" slack="0"/>
<pin id="1254" dir="0" index="1" bw="1" slack="0"/>
<pin id="1255" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/42 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="i_7_cast_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="31" slack="0"/>
<pin id="1260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_7_cast/42 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="icmp_ln103_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="0"/>
<pin id="1264" dir="0" index="1" bw="32" slack="19"/>
<pin id="1265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/42 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="trunc_ln703_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="31" slack="0"/>
<pin id="1269" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/42 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="zext_ln703_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="10" slack="0"/>
<pin id="1273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/42 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="add_ln703_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="16" slack="0"/>
<pin id="1279" dir="0" index="1" bw="16" slack="1"/>
<pin id="1280" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/44 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="add_ln107_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="64" slack="0"/>
<pin id="1285" dir="0" index="1" bw="1" slack="0"/>
<pin id="1286" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/46 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="icmp_ln107_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="64" slack="0"/>
<pin id="1291" dir="0" index="1" bw="64" slack="11"/>
<pin id="1292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/46 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="trunc_ln107_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="64" slack="0"/>
<pin id="1296" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/46 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="grp_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="31" slack="0"/>
<pin id="1300" dir="0" index="1" bw="31" slack="12"/>
<pin id="1301" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_55/46 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="indvars_iv_next31_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="32" slack="11"/>
<pin id="1305" dir="0" index="1" bw="6" slack="0"/>
<pin id="1306" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next31/46 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="indvars_iv_next29_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="11"/>
<pin id="1311" dir="0" index="1" bw="6" slack="0"/>
<pin id="1312" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next29/46 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="empty_56_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="31" slack="1"/>
<pin id="1317" dir="0" index="1" bw="31" slack="13"/>
<pin id="1318" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_56/48 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="tmp_4_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="0"/>
<pin id="1321" dir="0" index="1" bw="31" slack="0"/>
<pin id="1322" dir="0" index="2" bw="1" slack="0"/>
<pin id="1323" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/48 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="empty_57_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="32" slack="0"/>
<pin id="1329" dir="0" index="1" bw="32" slack="23"/>
<pin id="1330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_57/48 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="trunc_ln3_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="31" slack="0"/>
<pin id="1334" dir="0" index="1" bw="32" slack="0"/>
<pin id="1335" dir="0" index="2" bw="1" slack="0"/>
<pin id="1336" dir="0" index="3" bw="6" slack="0"/>
<pin id="1337" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/48 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="sext_ln108_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="31" slack="0"/>
<pin id="1344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108/48 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="gmem_addr_3_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="0"/>
<pin id="1348" dir="0" index="1" bw="32" slack="0"/>
<pin id="1349" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/48 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="trunc_ln109_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="64" slack="2"/>
<pin id="1354" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/48 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="zext_ln109_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="5" slack="0"/>
<pin id="1358" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/48 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="add_ln108_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="31" slack="0"/>
<pin id="1362" dir="0" index="1" bw="1" slack="0"/>
<pin id="1363" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/52 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="j_4_cast_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="31" slack="0"/>
<pin id="1368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_4_cast/52 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="icmp_ln108_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="32" slack="0"/>
<pin id="1372" dir="0" index="1" bw="32" slack="27"/>
<pin id="1373" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/52 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="trunc_ln109_1_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="31" slack="0"/>
<pin id="1377" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109_1/52 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="add_ln109_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="15" slack="1"/>
<pin id="1381" dir="0" index="1" bw="15" slack="0"/>
<pin id="1382" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/52 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="zext_ln109_1_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="15" slack="0"/>
<pin id="1386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_1/52 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="add_ln65_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="0"/>
<pin id="1391" dir="0" index="1" bw="1" slack="0"/>
<pin id="1392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/60 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="icmp_ln65_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="32" slack="0"/>
<pin id="1397" dir="0" index="1" bw="32" slack="11"/>
<pin id="1398" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/60 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="trunc_ln66_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="32" slack="0"/>
<pin id="1402" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/60 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="zext_ln66_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="10" slack="0"/>
<pin id="1406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/60 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="add_ln69_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="64" slack="0"/>
<pin id="1411" dir="0" index="1" bw="1" slack="0"/>
<pin id="1412" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/64 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="icmp_ln69_1_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="64" slack="0"/>
<pin id="1417" dir="0" index="1" bw="64" slack="3"/>
<pin id="1418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69_1/64 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="trunc_ln69_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="64" slack="0"/>
<pin id="1422" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/64 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="grp_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="31" slack="0"/>
<pin id="1426" dir="0" index="1" bw="31" slack="4"/>
<pin id="1427" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_44/64 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="empty_45_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="31" slack="1"/>
<pin id="1431" dir="0" index="1" bw="31" slack="5"/>
<pin id="1432" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_45/66 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="tmp_3_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="32" slack="0"/>
<pin id="1435" dir="0" index="1" bw="31" slack="0"/>
<pin id="1436" dir="0" index="2" bw="1" slack="0"/>
<pin id="1437" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/66 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="empty_46_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="32" slack="0"/>
<pin id="1443" dir="0" index="1" bw="32" slack="15"/>
<pin id="1444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_46/66 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="trunc_ln2_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="31" slack="0"/>
<pin id="1448" dir="0" index="1" bw="32" slack="0"/>
<pin id="1449" dir="0" index="2" bw="1" slack="0"/>
<pin id="1450" dir="0" index="3" bw="6" slack="0"/>
<pin id="1451" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/66 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="sext_ln70_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="31" slack="0"/>
<pin id="1458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/66 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="gmem_addr_2_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="32" slack="0"/>
<pin id="1462" dir="0" index="1" bw="32" slack="0"/>
<pin id="1463" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/66 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="trunc_ln71_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="64" slack="2"/>
<pin id="1468" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/66 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="zext_ln71_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="5" slack="4"/>
<pin id="1472" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/70 "/>
</bind>
</comp>

<comp id="1473" class="1004" name="add_ln70_fu_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="31" slack="0"/>
<pin id="1475" dir="0" index="1" bw="1" slack="0"/>
<pin id="1476" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/74 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="j_2_cast_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="31" slack="0"/>
<pin id="1481" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast/74 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="icmp_ln70_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="32" slack="0"/>
<pin id="1485" dir="0" index="1" bw="32" slack="23"/>
<pin id="1486" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/74 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="trunc_ln71_1_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="31" slack="0"/>
<pin id="1490" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71_1/74 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="add_ln71_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="15" slack="1"/>
<pin id="1494" dir="0" index="1" bw="15" slack="0"/>
<pin id="1495" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/74 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="zext_ln71_1_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="15" slack="2"/>
<pin id="1499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_1/76 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="add_ln76_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="64" slack="0"/>
<pin id="1503" dir="0" index="1" bw="1" slack="0"/>
<pin id="1504" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/78 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="icmp_ln76_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="64" slack="0"/>
<pin id="1509" dir="0" index="1" bw="64" slack="4"/>
<pin id="1510" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/78 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="trunc_ln78_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="64" slack="0"/>
<pin id="1514" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/78 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="zext_ln78_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="10" slack="0"/>
<pin id="1518" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/78 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="add_ln78_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="10" slack="2"/>
<pin id="1522" dir="0" index="1" bw="10" slack="6"/>
<pin id="1523" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/80 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="zext_ln78_1_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="10" slack="0"/>
<pin id="1526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_1/80 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="add_ln80_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="32" slack="0"/>
<pin id="1532" dir="0" index="1" bw="1" slack="0"/>
<pin id="1533" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/82 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="icmp_ln80_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="32" slack="0"/>
<pin id="1538" dir="0" index="1" bw="32" slack="18"/>
<pin id="1539" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/82 "/>
</bind>
</comp>

<comp id="1541" class="1004" name="trunc_ln1116_fu_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="32" slack="0"/>
<pin id="1543" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/82 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="zext_ln1116_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="15" slack="0"/>
<pin id="1547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/82 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="add_ln1116_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="15" slack="1"/>
<pin id="1552" dir="0" index="1" bw="15" slack="0"/>
<pin id="1553" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/82 "/>
</bind>
</comp>

<comp id="1555" class="1004" name="zext_ln1116_1_fu_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="15" slack="1"/>
<pin id="1557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/83 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="sext_ln727_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="16" slack="0"/>
<pin id="1561" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/84 "/>
</bind>
</comp>

<comp id="1563" class="1004" name="sext_ln727_1_fu_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="16" slack="0"/>
<pin id="1565" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727_1/84 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="rhs_1_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="29" slack="0"/>
<pin id="1569" dir="0" index="1" bw="16" slack="0"/>
<pin id="1570" dir="0" index="2" bw="1" slack="0"/>
<pin id="1571" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_1/86 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="trunc_ln708_2_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="16" slack="0"/>
<pin id="1577" dir="0" index="1" bw="29" slack="0"/>
<pin id="1578" dir="0" index="2" bw="5" slack="0"/>
<pin id="1579" dir="0" index="3" bw="6" slack="0"/>
<pin id="1580" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/87 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="icmp_ln119_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="32" slack="1"/>
<pin id="1586" dir="0" index="1" bw="32" slack="0"/>
<pin id="1587" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/90 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="trunc_ln119_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="32" slack="1"/>
<pin id="1591" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/90 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="trunc_ln4_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="31" slack="0"/>
<pin id="1594" dir="0" index="1" bw="32" slack="12"/>
<pin id="1595" dir="0" index="2" bw="1" slack="0"/>
<pin id="1596" dir="0" index="3" bw="6" slack="0"/>
<pin id="1597" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/90 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="sext_ln119_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="31" slack="0"/>
<pin id="1603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119/90 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="trunc_ln119_1_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="31" slack="0"/>
<pin id="1607" dir="0" index="1" bw="32" slack="12"/>
<pin id="1608" dir="0" index="2" bw="1" slack="0"/>
<pin id="1609" dir="0" index="3" bw="6" slack="0"/>
<pin id="1610" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln119_1/90 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="sext_ln119_1_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="31" slack="0"/>
<pin id="1616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119_1/90 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="add_ln119_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="31" slack="0"/>
<pin id="1620" dir="0" index="1" bw="1" slack="0"/>
<pin id="1621" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/91 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="icmp_ln119_1_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="31" slack="0"/>
<pin id="1626" dir="0" index="1" bw="31" slack="1"/>
<pin id="1627" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119_1/91 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="zext_ln120_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="31" slack="0"/>
<pin id="1631" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/91 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="add_ln120_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="31" slack="0"/>
<pin id="1637" dir="0" index="1" bw="31" slack="1"/>
<pin id="1638" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/91 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="gmem2_addr_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="32" slack="0"/>
<pin id="1642" dir="0" index="1" bw="32" slack="0"/>
<pin id="1643" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/91 "/>
</bind>
</comp>

<comp id="1646" class="1004" name="add_ln121_fu_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="31" slack="0"/>
<pin id="1648" dir="0" index="1" bw="31" slack="1"/>
<pin id="1649" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/91 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="gmem2_addr_1_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="32" slack="0"/>
<pin id="1653" dir="0" index="1" bw="32" slack="0"/>
<pin id="1654" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_1/91 "/>
</bind>
</comp>

<comp id="1657" class="1007" name="grp_fu_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="5" slack="0"/>
<pin id="1659" dir="0" index="1" bw="15" slack="0"/>
<pin id="1660" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln92/21 "/>
</bind>
</comp>

<comp id="1663" class="1007" name="grp_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="10" slack="0"/>
<pin id="1665" dir="0" index="1" bw="15" slack="0"/>
<pin id="1666" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="1667" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118/33 add_ln1118/35 "/>
</bind>
</comp>

<comp id="1671" class="1007" name="grp_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="16" slack="0"/>
<pin id="1673" dir="0" index="1" bw="16" slack="0"/>
<pin id="1674" dir="0" index="2" bw="29" slack="0"/>
<pin id="1675" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/36 ret_V_1/38 "/>
</bind>
</comp>

<comp id="1680" class="1007" name="grp_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="16" slack="0"/>
<pin id="1682" dir="0" index="1" bw="16" slack="0"/>
<pin id="1683" dir="0" index="2" bw="29" slack="0"/>
<pin id="1684" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/37 ret_V/39 "/>
</bind>
</comp>

<comp id="1689" class="1007" name="grp_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="5" slack="0"/>
<pin id="1691" dir="0" index="1" bw="15" slack="0"/>
<pin id="1692" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln109/48 "/>
</bind>
</comp>

<comp id="1695" class="1007" name="grp_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="5" slack="0"/>
<pin id="1697" dir="0" index="1" bw="15" slack="0"/>
<pin id="1698" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln71/70 "/>
</bind>
</comp>

<comp id="1701" class="1007" name="grp_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="10" slack="0"/>
<pin id="1703" dir="0" index="1" bw="15" slack="0"/>
<pin id="1704" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78/78 "/>
</bind>
</comp>

<comp id="1707" class="1007" name="grp_fu_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="16" slack="0"/>
<pin id="1709" dir="0" index="1" bw="16" slack="0"/>
<pin id="1710" dir="0" index="2" bw="29" slack="0"/>
<pin id="1711" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln727/84 ret_V_2/86 "/>
</bind>
</comp>

<comp id="1716" class="1005" name="fwprop_read_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="1" slack="10"/>
<pin id="1718" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fwprop_read "/>
</bind>
</comp>

<comp id="1720" class="1005" name="ydim_read_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="32" slack="1"/>
<pin id="1722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ydim_read "/>
</bind>
</comp>

<comp id="1733" class="1005" name="xdim_read_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="32" slack="9"/>
<pin id="1735" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="xdim_read "/>
</bind>
</comp>

<comp id="1751" class="1005" name="debugip_read_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="1" slack="10"/>
<pin id="1753" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="debugip_read "/>
</bind>
</comp>

<comp id="1755" class="1005" name="debug_dx_read_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="32" slack="12"/>
<pin id="1757" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="debug_dx_read "/>
</bind>
</comp>

<comp id="1760" class="1005" name="debug_x_read_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="32" slack="12"/>
<pin id="1762" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="debug_x_read "/>
</bind>
</comp>

<comp id="1765" class="1005" name="b_read_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="32" slack="1"/>
<pin id="1767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="1770" class="1005" name="dwt_read_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="32" slack="14"/>
<pin id="1772" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="dwt_read "/>
</bind>
</comp>

<comp id="1776" class="1005" name="wt_read_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="32" slack="15"/>
<pin id="1778" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="wt_read "/>
</bind>
</comp>

<comp id="1781" class="1005" name="trunc_ln41_1_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="27" slack="1"/>
<pin id="1783" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_1 "/>
</bind>
</comp>

<comp id="1786" class="1005" name="icmp_ln43_reg_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="1" slack="1"/>
<pin id="1788" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="num_iters_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="29" slack="8"/>
<pin id="1792" dir="1" index="1" bw="29" slack="8"/>
</pin_list>
<bind>
<opset="num_iters "/>
</bind>
</comp>

<comp id="1795" class="1005" name="gmem_addr_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="16" slack="1"/>
<pin id="1797" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1801" class="1005" name="trunc_ln43_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="31" slack="1"/>
<pin id="1803" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln43 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="add_ln43_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="31" slack="0"/>
<pin id="1808" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="1811" class="1005" name="icmp_ln43_1_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="1" slack="1"/>
<pin id="1813" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43_1 "/>
</bind>
</comp>

<comp id="1815" class="1005" name="trunc_ln44_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="10" slack="2"/>
<pin id="1817" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln44 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="gmem_addr_read_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="16" slack="1"/>
<pin id="1822" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1825" class="1005" name="cmp36319_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="1" slack="5"/>
<pin id="1827" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp36319 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="trunc_ln49_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="31" slack="3"/>
<pin id="1831" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln49 "/>
</bind>
</comp>

<comp id="1836" class="1005" name="sext_ln49_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="32" slack="1"/>
<pin id="1838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln49 "/>
</bind>
</comp>

<comp id="1841" class="1005" name="xor_ln49_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="32" slack="1"/>
<pin id="1843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln49 "/>
</bind>
</comp>

<comp id="1847" class="1005" name="trunc_ln49_1_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="26" slack="1"/>
<pin id="1849" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln49_1 "/>
</bind>
</comp>

<comp id="1852" class="1005" name="zext_ln96_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="96" slack="3"/>
<pin id="1854" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln96 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="icmp_ln49_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="1" slack="1"/>
<pin id="1859" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="add_ln49_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="32" slack="0"/>
<pin id="1863" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="p_cast9_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="64" slack="2"/>
<pin id="1868" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_cast9 "/>
</bind>
</comp>

<comp id="1875" class="1005" name="shl_ln_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="31" slack="4"/>
<pin id="1877" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1882" class="1005" name="trunc_ln53_2_reg_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="10" slack="6"/>
<pin id="1884" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln53_2 "/>
</bind>
</comp>

<comp id="1888" class="1005" name="ub_reg_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="32" slack="1"/>
<pin id="1890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ub "/>
</bind>
</comp>

<comp id="1893" class="1005" name="icmp_ln90_reg_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="1" slack="7"/>
<pin id="1895" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="1897" class="1005" name="add_ln90_reg_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="64" slack="0"/>
<pin id="1899" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln90 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="trunc_ln90_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="31" slack="1"/>
<pin id="1907" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln90 "/>
</bind>
</comp>

<comp id="1910" class="1005" name="zext_ln96_1_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="96" slack="1"/>
<pin id="1912" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln96_1 "/>
</bind>
</comp>

<comp id="1915" class="1005" name="empty_49_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="31" slack="1"/>
<pin id="1917" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_49 "/>
</bind>
</comp>

<comp id="1920" class="1005" name="gmem_addr_1_reg_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="16" slack="1"/>
<pin id="1922" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1926" class="1005" name="trunc_ln92_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="5" slack="4"/>
<pin id="1928" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln92 "/>
</bind>
</comp>

<comp id="1931" class="1005" name="zext_ln92_reg_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="15" slack="1"/>
<pin id="1933" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln92 "/>
</bind>
</comp>

<comp id="1936" class="1005" name="mul_ln92_reg_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="15" slack="1"/>
<pin id="1938" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln92 "/>
</bind>
</comp>

<comp id="1941" class="1005" name="add_ln91_reg_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="31" slack="0"/>
<pin id="1943" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="1946" class="1005" name="icmp_ln91_reg_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="1" slack="1"/>
<pin id="1948" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="add_ln92_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="15" slack="2"/>
<pin id="1952" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln92 "/>
</bind>
</comp>

<comp id="1955" class="1005" name="gmem_addr_1_read_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="16" slack="1"/>
<pin id="1957" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1960" class="1005" name="mul_ln96_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="96" slack="1"/>
<pin id="1962" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln96 "/>
</bind>
</comp>

<comp id="1965" class="1005" name="add_ln96_2_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="96" slack="0"/>
<pin id="1967" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="add_ln96_2 "/>
</bind>
</comp>

<comp id="1970" class="1005" name="icmp_ln96_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="1" slack="1"/>
<pin id="1972" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="1974" class="1005" name="add_ln96_reg_1974">
<pin_list>
<pin id="1975" dir="0" index="0" bw="64" slack="1"/>
<pin id="1976" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln96 "/>
</bind>
</comp>

<comp id="1979" class="1005" name="icmp_ln97_reg_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="1" slack="1"/>
<pin id="1981" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln97 "/>
</bind>
</comp>

<comp id="1984" class="1005" name="select_ln96_reg_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="32" slack="1"/>
<pin id="1986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln96 "/>
</bind>
</comp>

<comp id="1989" class="1005" name="select_ln96_2_reg_1989">
<pin_list>
<pin id="1990" dir="0" index="0" bw="10" slack="1"/>
<pin id="1991" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln96_2 "/>
</bind>
</comp>

<comp id="1995" class="1005" name="select_ln96_1_v_cast_reg_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="15" slack="1"/>
<pin id="1997" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln96_1_v_cast "/>
</bind>
</comp>

<comp id="2000" class="1005" name="trunc_ln1118_reg_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="15" slack="2"/>
<pin id="2002" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1118 "/>
</bind>
</comp>

<comp id="2005" class="1005" name="dx_addr_2_reg_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="10" slack="4"/>
<pin id="2007" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="dx_addr_2 "/>
</bind>
</comp>

<comp id="2010" class="1005" name="x_addr_1_reg_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="10" slack="1"/>
<pin id="2012" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="2015" class="1005" name="dy_addr_1_reg_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="10" slack="1"/>
<pin id="2017" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr_1 "/>
</bind>
</comp>

<comp id="2020" class="1005" name="select_ln96_3_reg_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="64" slack="1"/>
<pin id="2022" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln96_3 "/>
</bind>
</comp>

<comp id="2025" class="1005" name="add_ln97_reg_2025">
<pin_list>
<pin id="2026" dir="0" index="0" bw="32" slack="1"/>
<pin id="2027" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

<comp id="2030" class="1005" name="dy_addr_reg_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="10" slack="1"/>
<pin id="2032" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr "/>
</bind>
</comp>

<comp id="2035" class="1005" name="sext_ln96_1_reg_2035">
<pin_list>
<pin id="2036" dir="0" index="0" bw="29" slack="1"/>
<pin id="2037" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln96_1 "/>
</bind>
</comp>

<comp id="2040" class="1005" name="wbuf_V_addr_reg_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="15" slack="1"/>
<pin id="2042" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr "/>
</bind>
</comp>

<comp id="2045" class="1005" name="dwbuf_V_addr_1_reg_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="15" slack="1"/>
<pin id="2047" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="2050" class="1005" name="sext_ln1192_1_reg_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="29" slack="1"/>
<pin id="2052" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_1 "/>
</bind>
</comp>

<comp id="2055" class="1005" name="sext_ln96_reg_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="29" slack="1"/>
<pin id="2057" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln96 "/>
</bind>
</comp>

<comp id="2060" class="1005" name="sext_ln1192_reg_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="29" slack="1"/>
<pin id="2062" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192 "/>
</bind>
</comp>

<comp id="2065" class="1005" name="lhs_3_reg_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="29" slack="1"/>
<pin id="2067" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="lhs_3 "/>
</bind>
</comp>

<comp id="2070" class="1005" name="lhs_1_reg_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="29" slack="1"/>
<pin id="2072" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="2075" class="1005" name="add_ln103_reg_2075">
<pin_list>
<pin id="2076" dir="0" index="0" bw="31" slack="0"/>
<pin id="2077" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="2080" class="1005" name="icmp_ln103_reg_2080">
<pin_list>
<pin id="2081" dir="0" index="0" bw="1" slack="1"/>
<pin id="2082" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

<comp id="2084" class="1005" name="dbbuf_V_addr_reg_2084">
<pin_list>
<pin id="2085" dir="0" index="0" bw="10" slack="1"/>
<pin id="2086" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dbbuf_V_addr "/>
</bind>
</comp>

<comp id="2090" class="1005" name="dy_addr_2_reg_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="10" slack="1"/>
<pin id="2092" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr_2 "/>
</bind>
</comp>

<comp id="2095" class="1005" name="dbbuf_V_load_reg_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="16" slack="1"/>
<pin id="2097" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dbbuf_V_load "/>
</bind>
</comp>

<comp id="2100" class="1005" name="add_ln107_reg_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="64" slack="0"/>
<pin id="2102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln107 "/>
</bind>
</comp>

<comp id="2108" class="1005" name="trunc_ln107_reg_2108">
<pin_list>
<pin id="2109" dir="0" index="0" bw="31" slack="1"/>
<pin id="2110" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107 "/>
</bind>
</comp>

<comp id="2113" class="1005" name="indvars_iv_next31_reg_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="32" slack="1"/>
<pin id="2115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next31 "/>
</bind>
</comp>

<comp id="2118" class="1005" name="indvars_iv_next29_reg_2118">
<pin_list>
<pin id="2119" dir="0" index="0" bw="32" slack="1"/>
<pin id="2120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next29 "/>
</bind>
</comp>

<comp id="2123" class="1005" name="empty_55_reg_2123">
<pin_list>
<pin id="2124" dir="0" index="0" bw="31" slack="1"/>
<pin id="2125" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_55 "/>
</bind>
</comp>

<comp id="2128" class="1005" name="gmem_addr_3_reg_2128">
<pin_list>
<pin id="2129" dir="0" index="0" bw="16" slack="3"/>
<pin id="2130" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="2134" class="1005" name="zext_ln109_reg_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="15" slack="1"/>
<pin id="2136" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln109 "/>
</bind>
</comp>

<comp id="2139" class="1005" name="mul_ln109_reg_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="15" slack="1"/>
<pin id="2141" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln109 "/>
</bind>
</comp>

<comp id="2144" class="1005" name="add_ln108_reg_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="31" slack="0"/>
<pin id="2146" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="2149" class="1005" name="icmp_ln108_reg_2149">
<pin_list>
<pin id="2150" dir="0" index="0" bw="1" slack="1"/>
<pin id="2151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

<comp id="2153" class="1005" name="dwbuf_V_addr_2_reg_2153">
<pin_list>
<pin id="2154" dir="0" index="0" bw="15" slack="1"/>
<pin id="2155" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="2158" class="1005" name="add_ln65_reg_2158">
<pin_list>
<pin id="2159" dir="0" index="0" bw="32" slack="0"/>
<pin id="2160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

<comp id="2163" class="1005" name="icmp_ln65_reg_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="1" slack="1"/>
<pin id="2165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="2167" class="1005" name="dx_addr_reg_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="10" slack="1"/>
<pin id="2169" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dx_addr "/>
</bind>
</comp>

<comp id="2175" class="1005" name="add_ln69_reg_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="64" slack="0"/>
<pin id="2177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln69 "/>
</bind>
</comp>

<comp id="2183" class="1005" name="trunc_ln69_reg_2183">
<pin_list>
<pin id="2184" dir="0" index="0" bw="31" slack="1"/>
<pin id="2185" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln69 "/>
</bind>
</comp>

<comp id="2188" class="1005" name="empty_44_reg_2188">
<pin_list>
<pin id="2189" dir="0" index="0" bw="31" slack="1"/>
<pin id="2190" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_44 "/>
</bind>
</comp>

<comp id="2193" class="1005" name="gmem_addr_2_reg_2193">
<pin_list>
<pin id="2194" dir="0" index="0" bw="16" slack="1"/>
<pin id="2195" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="2199" class="1005" name="trunc_ln71_reg_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="5" slack="4"/>
<pin id="2201" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln71 "/>
</bind>
</comp>

<comp id="2204" class="1005" name="zext_ln71_reg_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="15" slack="1"/>
<pin id="2206" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln71 "/>
</bind>
</comp>

<comp id="2209" class="1005" name="mul_ln71_reg_2209">
<pin_list>
<pin id="2210" dir="0" index="0" bw="15" slack="1"/>
<pin id="2211" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln71 "/>
</bind>
</comp>

<comp id="2214" class="1005" name="add_ln70_reg_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="31" slack="0"/>
<pin id="2216" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70 "/>
</bind>
</comp>

<comp id="2219" class="1005" name="icmp_ln70_reg_2219">
<pin_list>
<pin id="2220" dir="0" index="0" bw="1" slack="1"/>
<pin id="2221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="2223" class="1005" name="add_ln71_reg_2223">
<pin_list>
<pin id="2224" dir="0" index="0" bw="15" slack="2"/>
<pin id="2225" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="2228" class="1005" name="gmem_addr_2_read_reg_2228">
<pin_list>
<pin id="2229" dir="0" index="0" bw="16" slack="1"/>
<pin id="2230" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="2233" class="1005" name="add_ln76_reg_2233">
<pin_list>
<pin id="2234" dir="0" index="0" bw="64" slack="0"/>
<pin id="2235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="2241" class="1005" name="trunc_ln78_reg_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="10" slack="2"/>
<pin id="2243" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln78 "/>
</bind>
</comp>

<comp id="2246" class="1005" name="zext_ln78_reg_2246">
<pin_list>
<pin id="2247" dir="0" index="0" bw="15" slack="1"/>
<pin id="2248" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln78 "/>
</bind>
</comp>

<comp id="2251" class="1005" name="bbuf_V_addr_1_reg_2251">
<pin_list>
<pin id="2252" dir="0" index="0" bw="10" slack="1"/>
<pin id="2253" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="2256" class="1005" name="y_addr_reg_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="10" slack="7"/>
<pin id="2258" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="2261" class="1005" name="mul_ln78_reg_2261">
<pin_list>
<pin id="2262" dir="0" index="0" bw="15" slack="1"/>
<pin id="2263" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln78 "/>
</bind>
</comp>

<comp id="2266" class="1005" name="bbuf_V_load_reg_2266">
<pin_list>
<pin id="2267" dir="0" index="0" bw="16" slack="5"/>
<pin id="2268" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="bbuf_V_load "/>
</bind>
</comp>

<comp id="2271" class="1005" name="add_ln80_reg_2271">
<pin_list>
<pin id="2272" dir="0" index="0" bw="32" slack="0"/>
<pin id="2273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln80 "/>
</bind>
</comp>

<comp id="2276" class="1005" name="icmp_ln80_reg_2276">
<pin_list>
<pin id="2277" dir="0" index="0" bw="1" slack="1"/>
<pin id="2278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="2280" class="1005" name="add_ln1116_reg_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="15" slack="1"/>
<pin id="2282" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1116 "/>
</bind>
</comp>

<comp id="2285" class="1005" name="x_addr_2_reg_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="10" slack="1"/>
<pin id="2287" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_2 "/>
</bind>
</comp>

<comp id="2290" class="1005" name="wbuf_V_addr_2_reg_2290">
<pin_list>
<pin id="2291" dir="0" index="0" bw="15" slack="1"/>
<pin id="2292" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="2295" class="1005" name="sext_ln727_reg_2295">
<pin_list>
<pin id="2296" dir="0" index="0" bw="29" slack="1"/>
<pin id="2297" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727 "/>
</bind>
</comp>

<comp id="2300" class="1005" name="sext_ln727_1_reg_2300">
<pin_list>
<pin id="2301" dir="0" index="0" bw="29" slack="1"/>
<pin id="2302" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727_1 "/>
</bind>
</comp>

<comp id="2305" class="1005" name="rhs_1_reg_2305">
<pin_list>
<pin id="2306" dir="0" index="0" bw="29" slack="1"/>
<pin id="2307" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="2310" class="1005" name="trunc_ln708_2_reg_2310">
<pin_list>
<pin id="2311" dir="0" index="0" bw="16" slack="1"/>
<pin id="2312" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="2315" class="1005" name="mul156_reg_2315">
<pin_list>
<pin id="2316" dir="0" index="0" bw="32" slack="1"/>
<pin id="2317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul156 "/>
</bind>
</comp>

<comp id="2321" class="1005" name="icmp_ln119_reg_2321">
<pin_list>
<pin id="2322" dir="0" index="0" bw="1" slack="1"/>
<pin id="2323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln119 "/>
</bind>
</comp>

<comp id="2325" class="1005" name="trunc_ln119_reg_2325">
<pin_list>
<pin id="2326" dir="0" index="0" bw="31" slack="1"/>
<pin id="2327" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln119 "/>
</bind>
</comp>

<comp id="2330" class="1005" name="sext_ln119_reg_2330">
<pin_list>
<pin id="2331" dir="0" index="0" bw="32" slack="1"/>
<pin id="2332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln119 "/>
</bind>
</comp>

<comp id="2335" class="1005" name="sext_ln119_1_reg_2335">
<pin_list>
<pin id="2336" dir="0" index="0" bw="32" slack="1"/>
<pin id="2337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln119_1 "/>
</bind>
</comp>

<comp id="2340" class="1005" name="add_ln119_reg_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="31" slack="0"/>
<pin id="2342" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln119 "/>
</bind>
</comp>

<comp id="2345" class="1005" name="icmp_ln119_1_reg_2345">
<pin_list>
<pin id="2346" dir="0" index="0" bw="1" slack="1"/>
<pin id="2347" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln119_1 "/>
</bind>
</comp>

<comp id="2349" class="1005" name="x_addr_reg_2349">
<pin_list>
<pin id="2350" dir="0" index="0" bw="10" slack="1"/>
<pin id="2351" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="2354" class="1005" name="gmem2_addr_reg_2354">
<pin_list>
<pin id="2355" dir="0" index="0" bw="16" slack="2"/>
<pin id="2356" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="2360" class="1005" name="dx_addr_1_reg_2360">
<pin_list>
<pin id="2361" dir="0" index="0" bw="10" slack="1"/>
<pin id="2362" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dx_addr_1 "/>
</bind>
</comp>

<comp id="2365" class="1005" name="gmem2_addr_1_reg_2365">
<pin_list>
<pin id="2366" dir="0" index="0" bw="16" slack="3"/>
<pin id="2367" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr_1 "/>
</bind>
</comp>

<comp id="2371" class="1005" name="dx_load_reg_2371">
<pin_list>
<pin id="2372" dir="0" index="0" bw="16" slack="2"/>
<pin id="2373" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="dx_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="219"><net_src comp="36" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="8" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="114" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="134" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="114" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="134" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="186" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="190" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="192" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="322"><net_src comp="194" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="328"><net_src comp="114" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="134" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="208" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="210" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="192" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="354"><net_src comp="208" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="36" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="356"><net_src comp="212" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="363"><net_src comp="210" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="192" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="365"><net_src comp="212" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="371"><net_src comp="38" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="38" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="6" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="4" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="38" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="397" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="415"><net_src comp="18" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="38" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="410" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="428"><net_src comp="18" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="38" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="423" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="436"><net_src comp="38" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="38" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="431" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="437" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="460"><net_src comp="38" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="470"><net_src comp="455" pin="3"/><net_sink comp="461" pin=2"/></net>

<net id="476"><net_src comp="18" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="38" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="471" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="484"><net_src comp="38" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="485"><net_src comp="479" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="491"><net_src comp="6" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="38" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="196" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="494"><net_src comp="486" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="500"><net_src comp="38" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="495" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="507"><net_src comp="38" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="502" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="514"><net_src comp="16" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="38" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="4" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="38" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="516" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="529"><net_src comp="38" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="524" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="541"><net_src comp="4" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="38" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="536" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="549"><net_src comp="6" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="38" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="544" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="555"><net_src comp="116" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="552" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="566"><net_src comp="140" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="563" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="574"><net_src comp="567" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="578"><net_src comp="122" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="585"><net_src comp="575" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="586"><net_src comp="579" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="590"><net_src comp="38" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="587" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="601"><net_src comp="132" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="598" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="609"><net_src comp="602" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="613"><net_src comp="116" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="624"><net_src comp="162" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="621" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="635"><net_src comp="132" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="642"><net_src comp="632" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="636" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="647"><net_src comp="38" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="654"><net_src comp="644" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="658"><net_src comp="116" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="665"><net_src comp="655" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="669"><net_src comp="132" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="676"><net_src comp="666" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="677"><net_src comp="670" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="681"><net_src comp="116" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="688"><net_src comp="678" pin="1"/><net_sink comp="682" pin=2"/></net>

<net id="692"><net_src comp="38" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="699"><net_src comp="689" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="703"><net_src comp="132" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="710"><net_src comp="700" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="711"><net_src comp="704" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="715"><net_src comp="116" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="722"><net_src comp="712" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="726"><net_src comp="132" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="733"><net_src comp="723" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="737"><net_src comp="38" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="744"><net_src comp="734" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="748"><net_src comp="745" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="755"><net_src comp="749" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="759"><net_src comp="116" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="766"><net_src comp="756" pin="1"/><net_sink comp="760" pin=2"/></net>

<net id="771"><net_src comp="38" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="404" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="780"><net_src comp="384" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="786"><net_src comp="38" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="238" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="794"><net_src comp="40" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="782" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="796"><net_src comp="42" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="797"><net_src comp="44" pin="0"/><net_sink comp="788" pin=3"/></net>

<net id="802"><net_src comp="238" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="38" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="809"><net_src comp="106" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="44" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="818"><net_src comp="108" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="811" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="826"><net_src comp="40" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="42" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="828"><net_src comp="44" pin="0"/><net_sink comp="820" pin=3"/></net>

<net id="832"><net_src comp="820" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="838"><net_src comp="804" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="814" pin="2"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="829" pin="1"/><net_sink comp="833" pin=2"/></net>

<net id="844"><net_src comp="833" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="849"><net_src comp="841" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="110" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="857"><net_src comp="112" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="36" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="859"><net_src comp="44" pin="0"/><net_sink comp="851" pin=3"/></net>

<net id="863"><net_src comp="851" pin="4"/><net_sink comp="860" pin=0"/></net>

<net id="868"><net_src comp="0" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="860" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="870"><net_src comp="864" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="878"><net_src comp="556" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="118" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="556" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="888"><net_src comp="556" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="889" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="897"><net_src comp="38" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="908"><net_src comp="122" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="919"><net_src comp="591" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="924"><net_src comp="591" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="36" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="567" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="936"><net_src comp="926" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="937"><net_src comp="567" pin="4"/><net_sink comp="931" pin=1"/></net>

<net id="942"><net_src comp="579" pin="4"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="931" pin="3"/><net_sink comp="938" pin=1"/></net>

<net id="947"><net_src comp="938" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="591" pin="4"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="948" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="962"><net_src comp="144" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="952" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="146" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="969"><net_src comp="591" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="42" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="974"><net_src comp="591" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="980"><net_src comp="148" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="971" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="982"><net_src comp="146" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="987"><net_src comp="965" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="150" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="983" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="998"><net_src comp="965" pin="2"/><net_sink comp="994" pin=1"/></net>

<net id="1004"><net_src comp="989" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1005"><net_src comp="994" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1006"><net_src comp="150" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1015"><net_src comp="602" pin="4"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="128" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="602" pin="4"/><net_sink comp="1017" pin=0"/></net>

<net id="1025"><net_src comp="602" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1030"><net_src comp="1022" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1038"><net_src comp="1031" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1048"><net_src comp="154" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1049"><net_src comp="1039" pin="2"/><net_sink comp="1043" pin=1"/></net>

<net id="1050"><net_src comp="156" pin="0"/><net_sink comp="1043" pin=2"/></net>

<net id="1055"><net_src comp="1043" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1062"><net_src comp="112" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1063"><net_src comp="1051" pin="2"/><net_sink comp="1056" pin=1"/></net>

<net id="1064"><net_src comp="36" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1065"><net_src comp="44" pin="0"/><net_sink comp="1056" pin=3"/></net>

<net id="1069"><net_src comp="1056" pin="4"/><net_sink comp="1066" pin=0"/></net>

<net id="1074"><net_src comp="0" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="1066" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1079"><net_src comp="598" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1087"><net_src comp="614" pin="4"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="118" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1092"><net_src comp="614" pin="4"/><net_sink comp="1089" pin=0"/></net>

<net id="1097"><net_src comp="1089" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1101"><net_src comp="614" pin="4"/><net_sink comp="1098" pin=0"/></net>

<net id="1106"><net_src comp="1098" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1110"><net_src comp="1107" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1115"><net_src comp="625" pin="4"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="164" pin="0"/><net_sink comp="1111" pin=1"/></net>

<net id="1121"><net_src comp="625" pin="4"/><net_sink comp="1117" pin=0"/></net>

<net id="1126"><net_src comp="636" pin="4"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="128" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="648" pin="4"/><net_sink comp="1128" pin=0"/></net>

<net id="1138"><net_src comp="1128" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1139"><net_src comp="38" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1140"><net_src comp="648" pin="4"/><net_sink comp="1133" pin=2"/></net>

<net id="1144"><net_src comp="1122" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1148"><net_src comp="636" pin="4"/><net_sink comp="1145" pin=0"/></net>

<net id="1154"><net_src comp="1128" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="1141" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="1145" pin="1"/><net_sink comp="1149" pin=2"/></net>

<net id="1160"><net_src comp="1149" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1164"><net_src comp="1133" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1168"><net_src comp="1161" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="1178"><net_src comp="1171" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1185"><net_src comp="632" pin="1"/><net_sink comp="1180" pin=2"/></net>

<net id="1190"><net_src comp="36" pin="0"/><net_sink comp="1186" pin=1"/></net>

<net id="1194"><net_src comp="1191" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="1198"><net_src comp="417" pin="3"/><net_sink comp="1195" pin=0"/></net>

<net id="1202"><net_src comp="1199" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="1207"><net_src comp="772" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1211"><net_src comp="417" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1215"><net_src comp="443" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1221"><net_src comp="166" pin="0"/><net_sink comp="1216" pin=0"/></net>

<net id="1222"><net_src comp="777" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1223"><net_src comp="168" pin="0"/><net_sink comp="1216" pin=2"/></net>

<net id="1229"><net_src comp="166" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1230"><net_src comp="450" pin="3"/><net_sink comp="1224" pin=1"/></net>

<net id="1231"><net_src comp="168" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1238"><net_src comp="170" pin="0"/><net_sink comp="1232" pin=0"/></net>

<net id="1239"><net_src comp="172" pin="0"/><net_sink comp="1232" pin=2"/></net>

<net id="1240"><net_src comp="174" pin="0"/><net_sink comp="1232" pin=3"/></net>

<net id="1241"><net_src comp="1232" pin="4"/><net_sink comp="384" pin=1"/></net>

<net id="1248"><net_src comp="170" pin="0"/><net_sink comp="1242" pin=0"/></net>

<net id="1249"><net_src comp="172" pin="0"/><net_sink comp="1242" pin=2"/></net>

<net id="1250"><net_src comp="174" pin="0"/><net_sink comp="1242" pin=3"/></net>

<net id="1251"><net_src comp="1242" pin="4"/><net_sink comp="450" pin=1"/></net>

<net id="1256"><net_src comp="659" pin="4"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="118" pin="0"/><net_sink comp="1252" pin=1"/></net>

<net id="1261"><net_src comp="659" pin="4"/><net_sink comp="1258" pin=0"/></net>

<net id="1266"><net_src comp="1258" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1270"><net_src comp="659" pin="4"/><net_sink comp="1267" pin=0"/></net>

<net id="1274"><net_src comp="1267" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="1281"><net_src comp="417" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1282"><net_src comp="1277" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="1287"><net_src comp="670" pin="4"/><net_sink comp="1283" pin=0"/></net>

<net id="1288"><net_src comp="128" pin="0"/><net_sink comp="1283" pin=1"/></net>

<net id="1293"><net_src comp="670" pin="4"/><net_sink comp="1289" pin=0"/></net>

<net id="1297"><net_src comp="670" pin="4"/><net_sink comp="1294" pin=0"/></net>

<net id="1302"><net_src comp="1294" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1307"><net_src comp="563" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1308"><net_src comp="182" pin="0"/><net_sink comp="1303" pin=1"/></net>

<net id="1313"><net_src comp="575" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1314"><net_src comp="182" pin="0"/><net_sink comp="1309" pin=1"/></net>

<net id="1324"><net_src comp="154" pin="0"/><net_sink comp="1319" pin=0"/></net>

<net id="1325"><net_src comp="1315" pin="2"/><net_sink comp="1319" pin=1"/></net>

<net id="1326"><net_src comp="156" pin="0"/><net_sink comp="1319" pin=2"/></net>

<net id="1331"><net_src comp="1319" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1338"><net_src comp="112" pin="0"/><net_sink comp="1332" pin=0"/></net>

<net id="1339"><net_src comp="1327" pin="2"/><net_sink comp="1332" pin=1"/></net>

<net id="1340"><net_src comp="36" pin="0"/><net_sink comp="1332" pin=2"/></net>

<net id="1341"><net_src comp="44" pin="0"/><net_sink comp="1332" pin=3"/></net>

<net id="1345"><net_src comp="1332" pin="4"/><net_sink comp="1342" pin=0"/></net>

<net id="1350"><net_src comp="0" pin="0"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="1342" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1355"><net_src comp="666" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1359"><net_src comp="1352" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1364"><net_src comp="682" pin="4"/><net_sink comp="1360" pin=0"/></net>

<net id="1365"><net_src comp="118" pin="0"/><net_sink comp="1360" pin=1"/></net>

<net id="1369"><net_src comp="682" pin="4"/><net_sink comp="1366" pin=0"/></net>

<net id="1374"><net_src comp="1366" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1378"><net_src comp="682" pin="4"/><net_sink comp="1375" pin=0"/></net>

<net id="1383"><net_src comp="1375" pin="1"/><net_sink comp="1379" pin=1"/></net>

<net id="1387"><net_src comp="1379" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1393"><net_src comp="693" pin="4"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="36" pin="0"/><net_sink comp="1389" pin=1"/></net>

<net id="1399"><net_src comp="693" pin="4"/><net_sink comp="1395" pin=0"/></net>

<net id="1403"><net_src comp="693" pin="4"/><net_sink comp="1400" pin=0"/></net>

<net id="1407"><net_src comp="1400" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1413"><net_src comp="704" pin="4"/><net_sink comp="1409" pin=0"/></net>

<net id="1414"><net_src comp="128" pin="0"/><net_sink comp="1409" pin=1"/></net>

<net id="1419"><net_src comp="704" pin="4"/><net_sink comp="1415" pin=0"/></net>

<net id="1423"><net_src comp="704" pin="4"/><net_sink comp="1420" pin=0"/></net>

<net id="1428"><net_src comp="1420" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1438"><net_src comp="154" pin="0"/><net_sink comp="1433" pin=0"/></net>

<net id="1439"><net_src comp="1429" pin="2"/><net_sink comp="1433" pin=1"/></net>

<net id="1440"><net_src comp="156" pin="0"/><net_sink comp="1433" pin=2"/></net>

<net id="1445"><net_src comp="1433" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1452"><net_src comp="112" pin="0"/><net_sink comp="1446" pin=0"/></net>

<net id="1453"><net_src comp="1441" pin="2"/><net_sink comp="1446" pin=1"/></net>

<net id="1454"><net_src comp="36" pin="0"/><net_sink comp="1446" pin=2"/></net>

<net id="1455"><net_src comp="44" pin="0"/><net_sink comp="1446" pin=3"/></net>

<net id="1459"><net_src comp="1446" pin="4"/><net_sink comp="1456" pin=0"/></net>

<net id="1464"><net_src comp="0" pin="0"/><net_sink comp="1460" pin=0"/></net>

<net id="1465"><net_src comp="1456" pin="1"/><net_sink comp="1460" pin=1"/></net>

<net id="1469"><net_src comp="700" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1477"><net_src comp="716" pin="4"/><net_sink comp="1473" pin=0"/></net>

<net id="1478"><net_src comp="118" pin="0"/><net_sink comp="1473" pin=1"/></net>

<net id="1482"><net_src comp="716" pin="4"/><net_sink comp="1479" pin=0"/></net>

<net id="1487"><net_src comp="1479" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="1491"><net_src comp="716" pin="4"/><net_sink comp="1488" pin=0"/></net>

<net id="1496"><net_src comp="1488" pin="1"/><net_sink comp="1492" pin=1"/></net>

<net id="1500"><net_src comp="1497" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="1505"><net_src comp="727" pin="4"/><net_sink comp="1501" pin=0"/></net>

<net id="1506"><net_src comp="128" pin="0"/><net_sink comp="1501" pin=1"/></net>

<net id="1511"><net_src comp="727" pin="4"/><net_sink comp="1507" pin=0"/></net>

<net id="1515"><net_src comp="727" pin="4"/><net_sink comp="1512" pin=0"/></net>

<net id="1519"><net_src comp="1512" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1527"><net_src comp="1520" pin="2"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1529"><net_src comp="1524" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="1534"><net_src comp="738" pin="4"/><net_sink comp="1530" pin=0"/></net>

<net id="1535"><net_src comp="36" pin="0"/><net_sink comp="1530" pin=1"/></net>

<net id="1540"><net_src comp="738" pin="4"/><net_sink comp="1536" pin=0"/></net>

<net id="1544"><net_src comp="738" pin="4"/><net_sink comp="1541" pin=0"/></net>

<net id="1548"><net_src comp="1541" pin="1"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1554"><net_src comp="1541" pin="1"/><net_sink comp="1550" pin=1"/></net>

<net id="1558"><net_src comp="1555" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="1562"><net_src comp="443" pin="3"/><net_sink comp="1559" pin=0"/></net>

<net id="1566"><net_src comp="404" pin="3"/><net_sink comp="1563" pin=0"/></net>

<net id="1572"><net_src comp="166" pin="0"/><net_sink comp="1567" pin=0"/></net>

<net id="1573"><net_src comp="749" pin="4"/><net_sink comp="1567" pin=1"/></net>

<net id="1574"><net_src comp="168" pin="0"/><net_sink comp="1567" pin=2"/></net>

<net id="1581"><net_src comp="170" pin="0"/><net_sink comp="1575" pin=0"/></net>

<net id="1582"><net_src comp="172" pin="0"/><net_sink comp="1575" pin=2"/></net>

<net id="1583"><net_src comp="174" pin="0"/><net_sink comp="1575" pin=3"/></net>

<net id="1588"><net_src comp="38" pin="0"/><net_sink comp="1584" pin=1"/></net>

<net id="1598"><net_src comp="112" pin="0"/><net_sink comp="1592" pin=0"/></net>

<net id="1599"><net_src comp="36" pin="0"/><net_sink comp="1592" pin=2"/></net>

<net id="1600"><net_src comp="44" pin="0"/><net_sink comp="1592" pin=3"/></net>

<net id="1604"><net_src comp="1592" pin="4"/><net_sink comp="1601" pin=0"/></net>

<net id="1611"><net_src comp="112" pin="0"/><net_sink comp="1605" pin=0"/></net>

<net id="1612"><net_src comp="36" pin="0"/><net_sink comp="1605" pin=2"/></net>

<net id="1613"><net_src comp="44" pin="0"/><net_sink comp="1605" pin=3"/></net>

<net id="1617"><net_src comp="1605" pin="4"/><net_sink comp="1614" pin=0"/></net>

<net id="1622"><net_src comp="760" pin="4"/><net_sink comp="1618" pin=0"/></net>

<net id="1623"><net_src comp="118" pin="0"/><net_sink comp="1618" pin=1"/></net>

<net id="1628"><net_src comp="760" pin="4"/><net_sink comp="1624" pin=0"/></net>

<net id="1632"><net_src comp="760" pin="4"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="1634"><net_src comp="1629" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="1639"><net_src comp="1629" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1644"><net_src comp="2" pin="0"/><net_sink comp="1640" pin=0"/></net>

<net id="1645"><net_src comp="1635" pin="2"/><net_sink comp="1640" pin=1"/></net>

<net id="1650"><net_src comp="1629" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1655"><net_src comp="2" pin="0"/><net_sink comp="1651" pin=0"/></net>

<net id="1656"><net_src comp="1646" pin="2"/><net_sink comp="1651" pin=1"/></net>

<net id="1661"><net_src comp="1080" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1662"><net_src comp="158" pin="0"/><net_sink comp="1657" pin=1"/></net>

<net id="1668"><net_src comp="1157" pin="1"/><net_sink comp="1663" pin=0"/></net>

<net id="1669"><net_src comp="158" pin="0"/><net_sink comp="1663" pin=1"/></net>

<net id="1670"><net_src comp="1663" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1676"><net_src comp="1204" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="1677"><net_src comp="1195" pin="1"/><net_sink comp="1671" pin=1"/></net>

<net id="1678"><net_src comp="1216" pin="3"/><net_sink comp="1671" pin=2"/></net>

<net id="1679"><net_src comp="1671" pin="3"/><net_sink comp="1232" pin=1"/></net>

<net id="1685"><net_src comp="1212" pin="1"/><net_sink comp="1680" pin=0"/></net>

<net id="1686"><net_src comp="1208" pin="1"/><net_sink comp="1680" pin=1"/></net>

<net id="1687"><net_src comp="1224" pin="3"/><net_sink comp="1680" pin=2"/></net>

<net id="1688"><net_src comp="1680" pin="3"/><net_sink comp="1242" pin=1"/></net>

<net id="1693"><net_src comp="1356" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="1694"><net_src comp="158" pin="0"/><net_sink comp="1689" pin=1"/></net>

<net id="1699"><net_src comp="1470" pin="1"/><net_sink comp="1695" pin=0"/></net>

<net id="1700"><net_src comp="158" pin="0"/><net_sink comp="1695" pin=1"/></net>

<net id="1705"><net_src comp="1516" pin="1"/><net_sink comp="1701" pin=0"/></net>

<net id="1706"><net_src comp="158" pin="0"/><net_sink comp="1701" pin=1"/></net>

<net id="1712"><net_src comp="1563" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="1713"><net_src comp="1559" pin="1"/><net_sink comp="1707" pin=1"/></net>

<net id="1714"><net_src comp="1567" pin="3"/><net_sink comp="1707" pin=2"/></net>

<net id="1715"><net_src comp="1707" pin="3"/><net_sink comp="1575" pin=1"/></net>

<net id="1719"><net_src comp="232" pin="2"/><net_sink comp="1716" pin=0"/></net>

<net id="1723"><net_src comp="238" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="1725"><net_src comp="1720" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1726"><net_src comp="1720" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1727"><net_src comp="1720" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1728"><net_src comp="1720" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1729"><net_src comp="1720" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1730"><net_src comp="1720" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1731"><net_src comp="1720" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1732"><net_src comp="1720" pin="1"/><net_sink comp="1262" pin=1"/></net>

<net id="1736"><net_src comp="244" pin="2"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1738"><net_src comp="1733" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1739"><net_src comp="1733" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1740"><net_src comp="1733" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1741"><net_src comp="1733" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1742"><net_src comp="1733" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1743"><net_src comp="1733" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1744"><net_src comp="1733" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1745"><net_src comp="1733" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1746"><net_src comp="1733" pin="1"/><net_sink comp="1370" pin=1"/></net>

<net id="1747"><net_src comp="1733" pin="1"/><net_sink comp="1395" pin=1"/></net>

<net id="1748"><net_src comp="1733" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1749"><net_src comp="1733" pin="1"/><net_sink comp="1483" pin=1"/></net>

<net id="1750"><net_src comp="1733" pin="1"/><net_sink comp="1536" pin=1"/></net>

<net id="1754"><net_src comp="250" pin="2"/><net_sink comp="1751" pin=0"/></net>

<net id="1758"><net_src comp="256" pin="2"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="1605" pin=1"/></net>

<net id="1763"><net_src comp="262" pin="2"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1592" pin=1"/></net>

<net id="1768"><net_src comp="268" pin="2"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1773"><net_src comp="274" pin="2"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1775"><net_src comp="1770" pin="1"/><net_sink comp="1327" pin=1"/></net>

<net id="1779"><net_src comp="280" pin="2"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="1441" pin=1"/></net>

<net id="1784"><net_src comp="788" pin="4"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1789"><net_src comp="798" pin="2"/><net_sink comp="1786" pin=0"/></net>

<net id="1793"><net_src comp="845" pin="2"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1798"><net_src comp="864" pin="2"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1800"><net_src comp="1795" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="1804"><net_src comp="871" pin="1"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1809"><net_src comp="874" pin="2"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1814"><net_src comp="880" pin="2"/><net_sink comp="1811" pin=0"/></net>

<net id="1818"><net_src comp="885" pin="1"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1823"><net_src comp="292" pin="2"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1828"><net_src comp="893" pin="2"/><net_sink comp="1825" pin=0"/></net>

<net id="1832"><net_src comp="898" pin="1"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1834"><net_src comp="1829" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="1835"><net_src comp="1829" pin="1"/><net_sink comp="1424" pin=1"/></net>

<net id="1839"><net_src comp="901" pin="1"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1844"><net_src comp="904" pin="2"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1846"><net_src comp="1841" pin="1"/><net_sink comp="931" pin=2"/></net>

<net id="1850"><net_src comp="909" pin="1"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1855"><net_src comp="912" pin="1"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1860"><net_src comp="915" pin="2"/><net_sink comp="1857" pin=0"/></net>

<net id="1864"><net_src comp="920" pin="2"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1869"><net_src comp="944" pin="1"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1871"><net_src comp="1866" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1872"><net_src comp="1866" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="1873"><net_src comp="1866" pin="1"/><net_sink comp="1415" pin=1"/></net>

<net id="1874"><net_src comp="1866" pin="1"/><net_sink comp="1507" pin=1"/></net>

<net id="1878"><net_src comp="957" pin="3"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1880"><net_src comp="1875" pin="1"/><net_sink comp="1315" pin=1"/></net>

<net id="1881"><net_src comp="1875" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="1885"><net_src comp="975" pin="3"/><net_sink comp="1882" pin=0"/></net>

<net id="1886"><net_src comp="1882" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1887"><net_src comp="1882" pin="1"/><net_sink comp="1520" pin=1"/></net>

<net id="1891"><net_src comp="999" pin="3"/><net_sink comp="1888" pin=0"/></net>

<net id="1892"><net_src comp="1888" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1896"><net_src comp="767" pin="2"/><net_sink comp="1893" pin=0"/></net>

<net id="1900"><net_src comp="1011" pin="2"/><net_sink comp="1897" pin=0"/></net>

<net id="1901"><net_src comp="1897" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1908"><net_src comp="1022" pin="1"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1913"><net_src comp="1031" pin="1"/><net_sink comp="1910" pin=0"/></net>

<net id="1914"><net_src comp="1910" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1918"><net_src comp="1026" pin="2"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1923"><net_src comp="1070" pin="2"/><net_sink comp="1920" pin=0"/></net>

<net id="1924"><net_src comp="1920" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1925"><net_src comp="1920" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1929"><net_src comp="1076" pin="1"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1934"><net_src comp="1080" pin="1"/><net_sink comp="1931" pin=0"/></net>

<net id="1935"><net_src comp="1931" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1939"><net_src comp="1657" pin="2"/><net_sink comp="1936" pin=0"/></net>

<net id="1940"><net_src comp="1936" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1944"><net_src comp="1083" pin="2"/><net_sink comp="1941" pin=0"/></net>

<net id="1945"><net_src comp="1941" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1949"><net_src comp="1093" pin="2"/><net_sink comp="1946" pin=0"/></net>

<net id="1953"><net_src comp="1102" pin="2"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1958"><net_src comp="303" pin="2"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="1963"><net_src comp="1034" pin="2"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1968"><net_src comp="1111" pin="2"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="1973"><net_src comp="1117" pin="2"/><net_sink comp="1970" pin=0"/></net>

<net id="1977"><net_src comp="1122" pin="2"/><net_sink comp="1974" pin=0"/></net>

<net id="1978"><net_src comp="1974" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1982"><net_src comp="1128" pin="2"/><net_sink comp="1979" pin=0"/></net>

<net id="1983"><net_src comp="1979" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1987"><net_src comp="1133" pin="3"/><net_sink comp="1984" pin=0"/></net>

<net id="1988"><net_src comp="1984" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1992"><net_src comp="1149" pin="3"/><net_sink comp="1989" pin=0"/></net>

<net id="1993"><net_src comp="1989" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1994"><net_src comp="1989" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1998"><net_src comp="1157" pin="1"/><net_sink comp="1995" pin=0"/></net>

<net id="1999"><net_src comp="1995" pin="1"/><net_sink comp="1663" pin=0"/></net>

<net id="2003"><net_src comp="1161" pin="1"/><net_sink comp="2000" pin=0"/></net>

<net id="2004"><net_src comp="2000" pin="1"/><net_sink comp="1663" pin=1"/></net>

<net id="2008"><net_src comp="390" pin="3"/><net_sink comp="2005" pin=0"/></net>

<net id="2009"><net_src comp="2005" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="2013"><net_src comp="397" pin="3"/><net_sink comp="2010" pin=0"/></net>

<net id="2014"><net_src comp="2010" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="2018"><net_src comp="410" pin="3"/><net_sink comp="2015" pin=0"/></net>

<net id="2019"><net_src comp="2015" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="2023"><net_src comp="1180" pin="3"/><net_sink comp="2020" pin=0"/></net>

<net id="2024"><net_src comp="2020" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="2028"><net_src comp="1186" pin="2"/><net_sink comp="2025" pin=0"/></net>

<net id="2029"><net_src comp="2025" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="2033"><net_src comp="423" pin="3"/><net_sink comp="2030" pin=0"/></net>

<net id="2034"><net_src comp="2030" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="2038"><net_src comp="1195" pin="1"/><net_sink comp="2035" pin=0"/></net>

<net id="2039"><net_src comp="2035" pin="1"/><net_sink comp="1671" pin=1"/></net>

<net id="2043"><net_src comp="431" pin="3"/><net_sink comp="2040" pin=0"/></net>

<net id="2044"><net_src comp="2040" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="2048"><net_src comp="437" pin="3"/><net_sink comp="2045" pin=0"/></net>

<net id="2049"><net_src comp="2045" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="2053"><net_src comp="1204" pin="1"/><net_sink comp="2050" pin=0"/></net>

<net id="2054"><net_src comp="2050" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="2058"><net_src comp="1208" pin="1"/><net_sink comp="2055" pin=0"/></net>

<net id="2059"><net_src comp="2055" pin="1"/><net_sink comp="1680" pin=1"/></net>

<net id="2063"><net_src comp="1212" pin="1"/><net_sink comp="2060" pin=0"/></net>

<net id="2064"><net_src comp="2060" pin="1"/><net_sink comp="1680" pin=0"/></net>

<net id="2068"><net_src comp="1216" pin="3"/><net_sink comp="2065" pin=0"/></net>

<net id="2069"><net_src comp="2065" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="2073"><net_src comp="1224" pin="3"/><net_sink comp="2070" pin=0"/></net>

<net id="2074"><net_src comp="2070" pin="1"/><net_sink comp="1680" pin=0"/></net>

<net id="2078"><net_src comp="1252" pin="2"/><net_sink comp="2075" pin=0"/></net>

<net id="2079"><net_src comp="2075" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="2083"><net_src comp="1262" pin="2"/><net_sink comp="2080" pin=0"/></net>

<net id="2087"><net_src comp="455" pin="3"/><net_sink comp="2084" pin=0"/></net>

<net id="2088"><net_src comp="2084" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="2089"><net_src comp="2084" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="2093"><net_src comp="471" pin="3"/><net_sink comp="2090" pin=0"/></net>

<net id="2094"><net_src comp="2090" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="2098"><net_src comp="461" pin="7"/><net_sink comp="2095" pin=0"/></net>

<net id="2099"><net_src comp="2095" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="2103"><net_src comp="1283" pin="2"/><net_sink comp="2100" pin=0"/></net>

<net id="2104"><net_src comp="2100" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="2111"><net_src comp="1294" pin="1"/><net_sink comp="2108" pin=0"/></net>

<net id="2112"><net_src comp="2108" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="2116"><net_src comp="1303" pin="2"/><net_sink comp="2113" pin=0"/></net>

<net id="2117"><net_src comp="2113" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="2121"><net_src comp="1309" pin="2"/><net_sink comp="2118" pin=0"/></net>

<net id="2122"><net_src comp="2118" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="2126"><net_src comp="1298" pin="2"/><net_sink comp="2123" pin=0"/></net>

<net id="2127"><net_src comp="2123" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="2131"><net_src comp="1346" pin="2"/><net_sink comp="2128" pin=0"/></net>

<net id="2132"><net_src comp="2128" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="2133"><net_src comp="2128" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="2137"><net_src comp="1356" pin="1"/><net_sink comp="2134" pin=0"/></net>

<net id="2138"><net_src comp="2134" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="2142"><net_src comp="1689" pin="2"/><net_sink comp="2139" pin=0"/></net>

<net id="2143"><net_src comp="2139" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="2147"><net_src comp="1360" pin="2"/><net_sink comp="2144" pin=0"/></net>

<net id="2148"><net_src comp="2144" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="2152"><net_src comp="1370" pin="2"/><net_sink comp="2149" pin=0"/></net>

<net id="2156"><net_src comp="479" pin="3"/><net_sink comp="2153" pin=0"/></net>

<net id="2157"><net_src comp="2153" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="2161"><net_src comp="1389" pin="2"/><net_sink comp="2158" pin=0"/></net>

<net id="2162"><net_src comp="2158" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="2166"><net_src comp="1395" pin="2"/><net_sink comp="2163" pin=0"/></net>

<net id="2170"><net_src comp="486" pin="3"/><net_sink comp="2167" pin=0"/></net>

<net id="2171"><net_src comp="2167" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="2178"><net_src comp="1409" pin="2"/><net_sink comp="2175" pin=0"/></net>

<net id="2179"><net_src comp="2175" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="2186"><net_src comp="1420" pin="1"/><net_sink comp="2183" pin=0"/></net>

<net id="2187"><net_src comp="2183" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="2191"><net_src comp="1424" pin="2"/><net_sink comp="2188" pin=0"/></net>

<net id="2192"><net_src comp="2188" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="2196"><net_src comp="1460" pin="2"/><net_sink comp="2193" pin=0"/></net>

<net id="2197"><net_src comp="2193" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="2198"><net_src comp="2193" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="2202"><net_src comp="1466" pin="1"/><net_sink comp="2199" pin=0"/></net>

<net id="2203"><net_src comp="2199" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="2207"><net_src comp="1470" pin="1"/><net_sink comp="2204" pin=0"/></net>

<net id="2208"><net_src comp="2204" pin="1"/><net_sink comp="1695" pin=0"/></net>

<net id="2212"><net_src comp="1695" pin="2"/><net_sink comp="2209" pin=0"/></net>

<net id="2213"><net_src comp="2209" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="2217"><net_src comp="1473" pin="2"/><net_sink comp="2214" pin=0"/></net>

<net id="2218"><net_src comp="2214" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="2222"><net_src comp="1483" pin="2"/><net_sink comp="2219" pin=0"/></net>

<net id="2226"><net_src comp="1492" pin="2"/><net_sink comp="2223" pin=0"/></net>

<net id="2227"><net_src comp="2223" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="2231"><net_src comp="329" pin="2"/><net_sink comp="2228" pin=0"/></net>

<net id="2232"><net_src comp="2228" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="2236"><net_src comp="1501" pin="2"/><net_sink comp="2233" pin=0"/></net>

<net id="2237"><net_src comp="2233" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="2244"><net_src comp="1512" pin="1"/><net_sink comp="2241" pin=0"/></net>

<net id="2245"><net_src comp="2241" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="2249"><net_src comp="1516" pin="1"/><net_sink comp="2246" pin=0"/></net>

<net id="2250"><net_src comp="2246" pin="1"/><net_sink comp="1701" pin=0"/></net>

<net id="2254"><net_src comp="502" pin="3"/><net_sink comp="2251" pin=0"/></net>

<net id="2255"><net_src comp="2251" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="2259"><net_src comp="509" pin="3"/><net_sink comp="2256" pin=0"/></net>

<net id="2260"><net_src comp="2256" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="2264"><net_src comp="1701" pin="2"/><net_sink comp="2261" pin=0"/></net>

<net id="2265"><net_src comp="2261" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="2269"><net_src comp="372" pin="3"/><net_sink comp="2266" pin=0"/></net>

<net id="2270"><net_src comp="2266" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="2274"><net_src comp="1530" pin="2"/><net_sink comp="2271" pin=0"/></net>

<net id="2275"><net_src comp="2271" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="2279"><net_src comp="1536" pin="2"/><net_sink comp="2276" pin=0"/></net>

<net id="2283"><net_src comp="1550" pin="2"/><net_sink comp="2280" pin=0"/></net>

<net id="2284"><net_src comp="2280" pin="1"/><net_sink comp="1555" pin=0"/></net>

<net id="2288"><net_src comp="516" pin="3"/><net_sink comp="2285" pin=0"/></net>

<net id="2289"><net_src comp="2285" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="2293"><net_src comp="524" pin="3"/><net_sink comp="2290" pin=0"/></net>

<net id="2294"><net_src comp="2290" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="2298"><net_src comp="1559" pin="1"/><net_sink comp="2295" pin=0"/></net>

<net id="2299"><net_src comp="2295" pin="1"/><net_sink comp="1707" pin=1"/></net>

<net id="2303"><net_src comp="1563" pin="1"/><net_sink comp="2300" pin=0"/></net>

<net id="2304"><net_src comp="2300" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="2308"><net_src comp="1567" pin="3"/><net_sink comp="2305" pin=0"/></net>

<net id="2309"><net_src comp="2305" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="2313"><net_src comp="1575" pin="4"/><net_sink comp="2310" pin=0"/></net>

<net id="2314"><net_src comp="2310" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="2318"><net_src comp="1007" pin="2"/><net_sink comp="2315" pin=0"/></net>

<net id="2319"><net_src comp="2315" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="2320"><net_src comp="2315" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="2324"><net_src comp="1584" pin="2"/><net_sink comp="2321" pin=0"/></net>

<net id="2328"><net_src comp="1589" pin="1"/><net_sink comp="2325" pin=0"/></net>

<net id="2329"><net_src comp="2325" pin="1"/><net_sink comp="1624" pin=1"/></net>

<net id="2333"><net_src comp="1601" pin="1"/><net_sink comp="2330" pin=0"/></net>

<net id="2334"><net_src comp="2330" pin="1"/><net_sink comp="1635" pin=1"/></net>

<net id="2338"><net_src comp="1614" pin="1"/><net_sink comp="2335" pin=0"/></net>

<net id="2339"><net_src comp="2335" pin="1"/><net_sink comp="1646" pin=1"/></net>

<net id="2343"><net_src comp="1618" pin="2"/><net_sink comp="2340" pin=0"/></net>

<net id="2344"><net_src comp="2340" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="2348"><net_src comp="1624" pin="2"/><net_sink comp="2345" pin=0"/></net>

<net id="2352"><net_src comp="536" pin="3"/><net_sink comp="2349" pin=0"/></net>

<net id="2353"><net_src comp="2349" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="2357"><net_src comp="1640" pin="2"/><net_sink comp="2354" pin=0"/></net>

<net id="2358"><net_src comp="2354" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="2359"><net_src comp="2354" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="2363"><net_src comp="544" pin="3"/><net_sink comp="2360" pin=0"/></net>

<net id="2364"><net_src comp="2360" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="2368"><net_src comp="1651" pin="2"/><net_sink comp="2365" pin=0"/></net>

<net id="2369"><net_src comp="2365" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="2370"><net_src comp="2365" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="2374"><net_src comp="450" pin="3"/><net_sink comp="2371" pin=0"/></net>

<net id="2375"><net_src comp="2371" pin="1"/><net_sink comp="357" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {51 54 55 56 57 58 59 }
	Port: gmem2 | {93 94 95 96 97 98 99 100 }
	Port: dx | {40 60 61 62 }
	Port: y | {87 }
 - Input state : 
	Port: fcc_combined : gmem | {2 3 4 5 6 7 8 10 18 19 20 21 22 23 24 26 67 68 69 70 71 72 73 75 }
	Port: fcc_combined : x | {33 34 35 82 83 84 91 92 93 }
	Port: fcc_combined : dx | {37 38 39 91 92 93 }
	Port: fcc_combined : wt | {1 }
	Port: fcc_combined : dwt | {1 }
	Port: fcc_combined : b | {1 }
	Port: fcc_combined : dy | {34 35 36 37 42 43 44 }
	Port: fcc_combined : debug_x | {1 }
	Port: fcc_combined : debug_dx | {1 }
	Port: fcc_combined : debugip | {1 }
	Port: fcc_combined : xdim | {1 }
	Port: fcc_combined : ydim | {1 }
	Port: fcc_combined : fwprop | {1 }
  - Chain level:
	State 1
		trunc_ln41_1 : 1
	State 2
		sub_ln41_1 : 1
		zext_ln41_1 : 1
		select_ln41 : 2
		sext_ln41 : 3
		num_iters : 4
		sext_ln43 : 1
		gmem_addr : 2
		empty : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln43 : 1
		icmp_ln43_1 : 1
		br_ln43 : 2
		trunc_ln44 : 1
	State 10
	State 11
		bbuf_V_addr : 1
		store_ln44 : 2
	State 12
	State 13
		icmp_ln49 : 1
		add_ln49 : 1
		br_ln49 : 2
		empty_42 : 1
		smax32 : 2
		empty_43 : 3
		p_cast9 : 4
		trunc_ln53 : 1
		mul_ln53 : 2
		shl_ln : 3
		shl_ln53 : 1
		trunc_ln53_1 : 1
		trunc_ln53_2 : 2
		add_ln53 : 1
		icmp_ln53 : 2
		sub_ln53 : 1
		ub : 3
	State 14
		br_ln90 : 1
	State 15
		add_ln90 : 1
		icmp_ln90_1 : 1
		br_ln90 : 2
		trunc_ln90 : 1
		empty_49 : 2
		mul_ln96 : 1
	State 16
	State 17
		tmp_2 : 1
		empty_51 : 2
		trunc_ln7 : 3
		sext_ln91 : 4
		gmem_addr_1 : 5
	State 18
	State 19
	State 20
	State 21
		mul_ln92 : 1
	State 22
	State 23
	State 24
	State 25
		add_ln91 : 1
		j_cast : 1
		icmp_ln91 : 2
		br_ln91 : 3
		trunc_ln92_1 : 1
		add_ln92 : 2
	State 26
	State 27
		dwbuf_V_addr : 1
		store_ln92 : 2
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		add_ln96_2 : 1
		icmp_ln96 : 1
		br_ln96 : 2
		add_ln96 : 1
		icmp_ln97 : 1
		select_ln96 : 2
		trunc_ln96 : 2
		trunc_ln96_1 : 1
		select_ln96_2 : 3
		select_ln96_1_v_cast : 4
		mul_ln1118 : 5
		trunc_ln1118 : 3
		zext_ln1118 : 4
		dx_addr_2 : 5
		x_addr_1 : 5
		x_load_1 : 6
	State 34
		zext_ln96_2 : 1
		dy_addr_1 : 2
		dy_load_2 : 3
	State 35
		dy_addr : 1
		dy_load_1 : 2
		add_ln1118 : 1
	State 36
		sext_ln96_1 : 1
		zext_ln1118_1 : 1
		wbuf_V_addr : 2
		dwbuf_V_addr_1 : 2
		wbuf_V_load : 3
		mul_ln1192_1 : 2
		lhs_2 : 3
	State 37
		sext_ln96 : 1
		sext_ln1192 : 1
		mul_ln1192 : 2
	State 38
		ret_V_1 : 1
	State 39
		lhs_1 : 1
		ret_V : 2
		trunc_ln708_1 : 1
		store_ln708 : 2
	State 40
		trunc_ln : 1
		store_ln708 : 2
	State 41
	State 42
		add_ln103 : 1
		i_7_cast : 1
		icmp_ln103 : 2
		br_ln103 : 3
		trunc_ln703 : 1
		zext_ln703 : 2
		dbbuf_V_addr : 3
		dbbuf_V_load : 4
		dy_addr_2 : 3
		dy_load : 4
	State 43
	State 44
		add_ln703 : 1
		store_ln703 : 2
	State 45
	State 46
		add_ln107 : 1
		icmp_ln107 : 1
		br_ln107 : 2
		trunc_ln107 : 1
		empty_55 : 2
	State 47
	State 48
		tmp_4 : 1
		empty_57 : 2
		trunc_ln3 : 3
		sext_ln108 : 4
		gmem_addr_3 : 5
		zext_ln109 : 1
		mul_ln109 : 2
	State 49
	State 50
	State 51
	State 52
		add_ln108 : 1
		j_4_cast : 1
		icmp_ln108 : 2
		br_ln108 : 3
		trunc_ln109_1 : 1
		add_ln109 : 2
		zext_ln109_1 : 3
		dwbuf_V_addr_2 : 4
		dwbuf_V_load : 5
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
		add_ln65 : 1
		icmp_ln65 : 1
		br_ln65 : 2
		trunc_ln66 : 1
		zext_ln66 : 2
		dx_addr : 3
		store_ln66 : 4
	State 61
	State 62
	State 63
		br_ln69 : 1
	State 64
		add_ln69 : 1
		icmp_ln69_1 : 1
		br_ln69 : 2
		trunc_ln69 : 1
		empty_44 : 2
	State 65
	State 66
		tmp_3 : 1
		empty_46 : 2
		trunc_ln2 : 3
		sext_ln70 : 4
		gmem_addr_2 : 5
	State 67
	State 68
	State 69
	State 70
		mul_ln71 : 1
	State 71
	State 72
	State 73
	State 74
		add_ln70 : 1
		j_2_cast : 1
		icmp_ln70 : 2
		br_ln70 : 3
		trunc_ln71_1 : 1
		add_ln71 : 2
	State 75
	State 76
		wbuf_V_addr_1 : 1
		store_ln71 : 2
	State 77
	State 78
		add_ln76 : 1
		icmp_ln76 : 1
		br_ln76 : 2
		trunc_ln78 : 1
		zext_ln78 : 2
		mul_ln78 : 3
	State 79
	State 80
		zext_ln78_1 : 1
		bbuf_V_addr_1 : 2
		bbuf_V_load : 3
		y_addr : 2
	State 81
	State 82
		add_ln80 : 1
		icmp_ln80 : 1
		br_ln80 : 2
		trunc_ln1116 : 1
		zext_ln1116 : 2
		add_ln1116 : 2
		x_addr_2 : 3
		x_load_2 : 4
	State 83
		wbuf_V_addr_2 : 1
		r_V : 2
	State 84
		sext_ln727 : 1
		sext_ln727_1 : 1
		mul_ln727 : 2
	State 85
	State 86
		rhs_1 : 1
		ret_V_2 : 2
	State 87
		trunc_ln708_2 : 1
	State 88
	State 89
	State 90
		br_ln119 : 1
		sext_ln119 : 1
		sext_ln119_1 : 1
	State 91
		add_ln119 : 1
		icmp_ln119_1 : 1
		br_ln119 : 2
		zext_ln120 : 1
		x_addr : 2
		x_load : 3
		add_ln120 : 2
		gmem2_addr : 3
		dx_addr_1 : 2
		dx_load : 3
		add_ln121 : 2
		gmem2_addr_1 : 3
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        mul_ln53_fu_952       |    0    |    0    |    43   |
|          |          grp_fu_1007         |    0    |   165   |    50   |
|          |          grp_fu_1026         |    0    |   141   |    48   |
|          |          grp_fu_1034         |    2    |   441   |   256   |
|    mul   |          grp_fu_1298         |    0    |   141   |    48   |
|          |          grp_fu_1424         |    0    |   141   |    48   |
|          |          grp_fu_1657         |    1    |    0    |    0    |
|          |          grp_fu_1689         |    1    |    0    |    0    |
|          |          grp_fu_1695         |    1    |    0    |    0    |
|          |          grp_fu_1701         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       num_iters_fu_845       |    0    |    0    |    35   |
|          |        add_ln43_fu_874       |    0    |    0    |    38   |
|          |        add_ln49_fu_920       |    0    |    0    |    39   |
|          |        add_ln53_fu_983       |    0    |    0    |    39   |
|          |       add_ln90_fu_1011       |    0    |    0    |    71   |
|          |       empty_50_fu_1039       |    0    |    0    |    38   |
|          |       empty_51_fu_1051       |    0    |    0    |    39   |
|          |       add_ln91_fu_1083       |    0    |    0    |    38   |
|          |       add_ln92_fu_1102       |    0    |    0    |    20   |
|          |      add_ln96_2_fu_1111      |    0    |    0    |   103   |
|          |       add_ln96_fu_1122       |    0    |    0    |    71   |
|          |      add_ln96_1_fu_1171      |    0    |    0    |    13   |
|          |       add_ln97_fu_1186       |    0    |    0    |    39   |
|          |       add_ln103_fu_1252      |    0    |    0    |    38   |
|          |       add_ln703_fu_1277      |    0    |    0    |    23   |
|          |       add_ln107_fu_1283      |    0    |    0    |    71   |
|          |   indvars_iv_next31_fu_1303  |    0    |    0    |    39   |
|    add   |   indvars_iv_next29_fu_1309  |    0    |    0    |    39   |
|          |       empty_56_fu_1315       |    0    |    0    |    38   |
|          |       empty_57_fu_1327       |    0    |    0    |    39   |
|          |       add_ln108_fu_1360      |    0    |    0    |    38   |
|          |       add_ln109_fu_1379      |    0    |    0    |    20   |
|          |       add_ln65_fu_1389       |    0    |    0    |    39   |
|          |       add_ln69_fu_1409       |    0    |    0    |    71   |
|          |       empty_45_fu_1429       |    0    |    0    |    38   |
|          |       empty_46_fu_1441       |    0    |    0    |    39   |
|          |       add_ln70_fu_1473       |    0    |    0    |    38   |
|          |       add_ln71_fu_1492       |    0    |    0    |    20   |
|          |       add_ln76_fu_1501       |    0    |    0    |    71   |
|          |       add_ln78_fu_1520       |    0    |    0    |    13   |
|          |       add_ln80_fu_1530       |    0    |    0    |    39   |
|          |      add_ln1116_fu_1550      |    0    |    0    |    20   |
|          |       add_ln119_fu_1618      |    0    |    0    |    38   |
|          |       add_ln120_fu_1635      |    0    |    0    |    38   |
|          |       add_ln121_fu_1646      |    0    |    0    |    38   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_767          |    0    |    0    |    18   |
|          |       icmp_ln43_fu_798       |    0    |    0    |    18   |
|          |      icmp_ln43_1_fu_880      |    0    |    0    |    17   |
|          |        cmp36319_fu_893       |    0    |    0    |    18   |
|          |       icmp_ln49_fu_915       |    0    |    0    |    18   |
|          |        empty_42_fu_926       |    0    |    0    |    18   |
|          |       icmp_ln53_fu_989       |    0    |    0    |    18   |
|          |      icmp_ln90_1_fu_1017     |    0    |    0    |    29   |
|          |       icmp_ln91_fu_1093      |    0    |    0    |    18   |
|          |       icmp_ln96_fu_1117      |    0    |    0    |    39   |
|   icmp   |       icmp_ln97_fu_1128      |    0    |    0    |    18   |
|          |      icmp_ln103_fu_1262      |    0    |    0    |    18   |
|          |      icmp_ln107_fu_1289      |    0    |    0    |    29   |
|          |      icmp_ln108_fu_1370      |    0    |    0    |    18   |
|          |       icmp_ln65_fu_1395      |    0    |    0    |    18   |
|          |      icmp_ln69_1_fu_1415     |    0    |    0    |    29   |
|          |       icmp_ln70_fu_1483      |    0    |    0    |    18   |
|          |       icmp_ln76_fu_1507      |    0    |    0    |    29   |
|          |       icmp_ln80_fu_1536      |    0    |    0    |    18   |
|          |      icmp_ln119_fu_1584      |    0    |    0    |    18   |
|          |     icmp_ln119_1_fu_1624     |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln41_fu_833      |    0    |    0    |    28   |
|          |         smax32_fu_931        |    0    |    0    |    32   |
|  select  |           ub_fu_999          |    0    |    0    |    32   |
|          |      select_ln96_fu_1133     |    0    |    0    |    32   |
|          |     select_ln96_2_fu_1149    |    0    |    0    |    10   |
|          |     select_ln96_3_fu_1180    |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |        sub_ln41_fu_782       |    0    |    0    |    39   |
|    sub   |       sub_ln41_1_fu_814      |    0    |    0    |    34   |
|          |        empty_43_fu_938       |    0    |    0    |    39   |
|          |        sub_ln53_fu_994       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|    xor   |        xor_ln49_fu_904       |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_1663         |    1    |    0    |    0    |
|  muladd  |          grp_fu_1671         |    1    |    0    |    0    |
|          |          grp_fu_1680         |    1    |    0    |    0    |
|          |          grp_fu_1707         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    fwprop_read_read_fu_232   |    0    |    0    |    0    |
|          |     ydim_read_read_fu_238    |    0    |    0    |    0    |
|          |     xdim_read_read_fu_244    |    0    |    0    |    0    |
|          |   debugip_read_read_fu_250   |    0    |    0    |    0    |
|          |   debug_dx_read_read_fu_256  |    0    |    0    |    0    |
|   read   |   debug_x_read_read_fu_262   |    0    |    0    |    0    |
|          |      b_read_read_fu_268      |    0    |    0    |    0    |
|          |     dwt_read_read_fu_274     |    0    |    0    |    0    |
|          |      wt_read_read_fu_280     |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_292  |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_303 |    0    |    0    |    0    |
|          | gmem_addr_2_read_read_fu_329 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      grp_readreq_fu_286      |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_297      |    0    |    0    |    0    |
|          |      grp_readreq_fu_323      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     grp_writeresp_fu_308     |    0    |    0    |    0    |
| writeresp|     grp_writeresp_fu_334     |    0    |    0    |    0    |
|          |     grp_writeresp_fu_349     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   write_ln109_write_fu_314   |    0    |    0    |    0    |
|   write  |   write_ln120_write_fu_341   |    0    |    0    |    0    |
|          |   write_ln121_write_fu_357   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln41_1_fu_788     |    0    |    0    |    0    |
|          |      trunc_ln41_2_fu_820     |    0    |    0    |    0    |
|          |       trunc_ln1_fu_851       |    0    |    0    |    0    |
|          |       trunc_ln7_fu_1056      |    0    |    0    |    0    |
|          |     trunc_ln708_1_fu_1232    |    0    |    0    |    0    |
|partselect|       trunc_ln_fu_1242       |    0    |    0    |    0    |
|          |       trunc_ln3_fu_1332      |    0    |    0    |    0    |
|          |       trunc_ln2_fu_1446      |    0    |    0    |    0    |
|          |     trunc_ln708_2_fu_1575    |    0    |    0    |    0    |
|          |       trunc_ln4_fu_1592      |    0    |    0    |    0    |
|          |     trunc_ln119_1_fu_1605    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          tmp_fu_804          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln41_fu_811       |    0    |    0    |    0    |
|          |      zext_ln41_1_fu_829      |    0    |    0    |    0    |
|          |       zext_ln44_fu_889       |    0    |    0    |    0    |
|          |       zext_ln96_fu_912       |    0    |    0    |    0    |
|          |      zext_ln96_1_fu_1031     |    0    |    0    |    0    |
|          |       zext_ln92_fu_1080      |    0    |    0    |    0    |
|          |        j_cast_fu_1089        |    0    |    0    |    0    |
|          |      zext_ln92_1_fu_1107     |    0    |    0    |    0    |
|          | select_ln96_1_v_cast_fu_1157 |    0    |    0    |    0    |
|          |      zext_ln1118_fu_1165     |    0    |    0    |    0    |
|          |      zext_ln96_2_fu_1175     |    0    |    0    |    0    |
|          |      zext_ln96_3_fu_1191     |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_1199    |    0    |    0    |    0    |
|   zext   |       i_7_cast_fu_1258       |    0    |    0    |    0    |
|          |      zext_ln703_fu_1271      |    0    |    0    |    0    |
|          |      zext_ln109_fu_1356      |    0    |    0    |    0    |
|          |       j_4_cast_fu_1366       |    0    |    0    |    0    |
|          |     zext_ln109_1_fu_1384     |    0    |    0    |    0    |
|          |       zext_ln66_fu_1404      |    0    |    0    |    0    |
|          |       zext_ln71_fu_1470      |    0    |    0    |    0    |
|          |       j_2_cast_fu_1479       |    0    |    0    |    0    |
|          |      zext_ln71_1_fu_1497     |    0    |    0    |    0    |
|          |       zext_ln78_fu_1516      |    0    |    0    |    0    |
|          |      zext_ln78_1_fu_1524     |    0    |    0    |    0    |
|          |      zext_ln1116_fu_1545     |    0    |    0    |    0    |
|          |     zext_ln1116_1_fu_1555    |    0    |    0    |    0    |
|          |      zext_ln120_fu_1629      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln41_fu_841       |    0    |    0    |    0    |
|          |       sext_ln43_fu_860       |    0    |    0    |    0    |
|          |       sext_ln49_fu_901       |    0    |    0    |    0    |
|          |        p_cast9_fu_944        |    0    |    0    |    0    |
|          |       sext_ln91_fu_1066      |    0    |    0    |    0    |
|          |      sext_ln96_1_fu_1195     |    0    |    0    |    0    |
|          |     sext_ln1192_1_fu_1204    |    0    |    0    |    0    |
|   sext   |       sext_ln96_fu_1208      |    0    |    0    |    0    |
|          |      sext_ln1192_fu_1212     |    0    |    0    |    0    |
|          |      sext_ln108_fu_1342      |    0    |    0    |    0    |
|          |       sext_ln70_fu_1456      |    0    |    0    |    0    |
|          |      sext_ln727_fu_1559      |    0    |    0    |    0    |
|          |     sext_ln727_1_fu_1563     |    0    |    0    |    0    |
|          |      sext_ln119_fu_1601      |    0    |    0    |    0    |
|          |     sext_ln119_1_fu_1614     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln43_fu_871      |    0    |    0    |    0    |
|          |       trunc_ln44_fu_885      |    0    |    0    |    0    |
|          |       trunc_ln49_fu_898      |    0    |    0    |    0    |
|          |      trunc_ln49_1_fu_909     |    0    |    0    |    0    |
|          |       trunc_ln53_fu_948      |    0    |    0    |    0    |
|          |      trunc_ln53_1_fu_971     |    0    |    0    |    0    |
|          |      trunc_ln90_fu_1022      |    0    |    0    |    0    |
|          |      trunc_ln92_fu_1076      |    0    |    0    |    0    |
|          |     trunc_ln92_1_fu_1098     |    0    |    0    |    0    |
|          |      trunc_ln96_fu_1141      |    0    |    0    |    0    |
|          |     trunc_ln96_1_fu_1145     |    0    |    0    |    0    |
|   trunc  |     trunc_ln1118_fu_1161     |    0    |    0    |    0    |
|          |      trunc_ln703_fu_1267     |    0    |    0    |    0    |
|          |      trunc_ln107_fu_1294     |    0    |    0    |    0    |
|          |      trunc_ln109_fu_1352     |    0    |    0    |    0    |
|          |     trunc_ln109_1_fu_1375    |    0    |    0    |    0    |
|          |      trunc_ln66_fu_1400      |    0    |    0    |    0    |
|          |      trunc_ln69_fu_1420      |    0    |    0    |    0    |
|          |      trunc_ln71_fu_1466      |    0    |    0    |    0    |
|          |     trunc_ln71_1_fu_1488     |    0    |    0    |    0    |
|          |      trunc_ln78_fu_1512      |    0    |    0    |    0    |
|          |     trunc_ln1116_fu_1541     |    0    |    0    |    0    |
|          |      trunc_ln119_fu_1589     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         shl_ln_fu_957        |    0    |    0    |    0    |
|          |      trunc_ln53_2_fu_975     |    0    |    0    |    0    |
|          |         tmp_2_fu_1043        |    0    |    0    |    0    |
|bitconcatenate|         lhs_3_fu_1216        |    0    |    0    |    0    |
|          |         lhs_1_fu_1224        |    0    |    0    |    0    |
|          |         tmp_4_fu_1319        |    0    |    0    |    0    |
|          |         tmp_3_fu_1433        |    0    |    0    |    0    |
|          |         rhs_1_fu_1567        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |        shl_ln53_fu_965       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    10   |   1029  |   2745  |
|----------|------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
| bbuf_V|    1   |    0   |    0   |
|dbbuf_V|    1   |    0   |    0   |
|dwbuf_V|   32   |    0   |    0   |
| wbuf_V|   32   |    0   |    0   |
+-------+--------+--------+--------+
| Total |   66   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln103_reg_2075     |   31   |
|      add_ln107_reg_2100     |   64   |
|      add_ln108_reg_2144     |   31   |
|     add_ln1116_reg_2280     |   15   |
|      add_ln119_reg_2340     |   31   |
|      add_ln43_reg_1806      |   31   |
|      add_ln49_reg_1861      |   32   |
|      add_ln65_reg_2158      |   32   |
|      add_ln69_reg_2175      |   64   |
|      add_ln70_reg_2214      |   31   |
|      add_ln71_reg_2223      |   15   |
|      add_ln76_reg_2233      |   64   |
|      add_ln80_reg_2271      |   32   |
|      add_ln90_reg_1897      |   64   |
|      add_ln91_reg_1941      |   31   |
|      add_ln92_reg_1950      |   15   |
|     add_ln96_2_reg_1965     |   96   |
|      add_ln96_reg_1974      |   64   |
|      add_ln97_reg_2025      |   32   |
|       b_read_reg_1765       |   32   |
|    bbuf_V_addr_1_reg_2251   |   10   |
|     bbuf_V_load_reg_2266    |   16   |
|      cmp36319_reg_1825      |    1   |
|    dbbuf_V_addr_reg_2084    |   10   |
|    dbbuf_V_load_reg_2095    |   16   |
|    debug_dx_read_reg_1755   |   32   |
|    debug_x_read_reg_1760    |   32   |
|    debugip_read_reg_1751    |    1   |
|   dwbuf_V_addr_1_reg_2045   |   15   |
|   dwbuf_V_addr_2_reg_2153   |   15   |
|      dwt_read_reg_1770      |   32   |
|      dx_addr_1_reg_2360     |   10   |
|      dx_addr_2_reg_2005     |   10   |
|       dx_addr_reg_2167      |   10   |
|       dx_load_reg_2371      |   16   |
|      dy_addr_1_reg_2015     |   10   |
|      dy_addr_2_reg_2090     |   10   |
|       dy_addr_reg_2030      |   10   |
|      empty_44_reg_2188      |   31   |
|      empty_49_reg_1915      |   31   |
|      empty_55_reg_2123      |   31   |
|     fwprop_read_reg_1716    |    1   |
|    gmem2_addr_1_reg_2365    |   16   |
|     gmem2_addr_reg_2354     |   16   |
|  gmem_addr_1_read_reg_1955  |   16   |
|     gmem_addr_1_reg_1920    |   16   |
|  gmem_addr_2_read_reg_2228  |   16   |
|     gmem_addr_2_reg_2193    |   16   |
|     gmem_addr_3_reg_2128    |   16   |
|   gmem_addr_read_reg_1820   |   16   |
|      gmem_addr_reg_1795     |   16   |
|         i_1_reg_689         |   32   |
|         i_2_reg_756         |   31   |
|         i_3_reg_598         |   64   |
|         i_4_reg_700         |   64   |
|         i_5_reg_632         |   64   |
|         i_6_reg_723         |   64   |
|         i_7_reg_655         |   31   |
|         i_8_reg_666         |   64   |
|          i_reg_552          |   31   |
|     icmp_ln103_reg_2080     |    1   |
|     icmp_ln108_reg_2149     |    1   |
|    icmp_ln119_1_reg_2345    |    1   |
|     icmp_ln119_reg_2321     |    1   |
|     icmp_ln43_1_reg_1811    |    1   |
|      icmp_ln43_reg_1786     |    1   |
|      icmp_ln49_reg_1857     |    1   |
|      icmp_ln65_reg_2163     |    1   |
|      icmp_ln70_reg_2219     |    1   |
|      icmp_ln80_reg_2276     |    1   |
|      icmp_ln90_reg_1893     |    1   |
|      icmp_ln91_reg_1946     |    1   |
|      icmp_ln96_reg_1970     |    1   |
|      icmp_ln97_reg_1979     |    1   |
|    indvar_flatten_reg_621   |   96   |
|     indvars_iv28_reg_575    |   32   |
|     indvars_iv30_reg_563    |   32   |
|  indvars_iv_next29_reg_2118 |   32   |
|  indvars_iv_next31_reg_2113 |   32   |
|         j_1_reg_644         |   32   |
|         j_2_reg_712         |   31   |
|         j_3_reg_734         |   32   |
|         j_4_reg_678         |   31   |
|          j_reg_610          |   31   |
|          k_reg_587          |   32   |
|        lhs_1_reg_2070       |   29   |
|        lhs_3_reg_2065       |   29   |
|       mul156_reg_2315       |   32   |
|      mul_ln109_reg_2139     |   15   |
|      mul_ln71_reg_2209      |   15   |
|      mul_ln78_reg_2261      |   15   |
|      mul_ln92_reg_1936      |   15   |
|      mul_ln96_reg_1960      |   96   |
|      num_iters_reg_1790     |   29   |
|       p_cast9_reg_1866      |   64   |
|           reg_772           |   16   |
|           reg_777           |   16   |
|        rhs_1_reg_2305       |   29   |
|         rhs_reg_745         |   16   |
|select_ln96_1_v_cast_reg_1995|   15   |
|    select_ln96_2_reg_1989   |   10   |
|    select_ln96_3_reg_2020   |   64   |
|     select_ln96_reg_1984    |   32   |
|    sext_ln1192_1_reg_2050   |   29   |
|     sext_ln1192_reg_2060    |   29   |
|    sext_ln119_1_reg_2335    |   32   |
|     sext_ln119_reg_2330     |   32   |
|      sext_ln49_reg_1836     |   32   |
|    sext_ln727_1_reg_2300    |   29   |
|     sext_ln727_reg_2295     |   29   |
|     sext_ln96_1_reg_2035    |   29   |
|      sext_ln96_reg_2055     |   29   |
|       shl_ln_reg_1875       |   31   |
|     trunc_ln107_reg_2108    |   31   |
|    trunc_ln1118_reg_2000    |   15   |
|     trunc_ln119_reg_2325    |   31   |
|    trunc_ln41_1_reg_1781    |   27   |
|     trunc_ln43_reg_1801     |   31   |
|     trunc_ln44_reg_1815     |   10   |
|    trunc_ln49_1_reg_1847    |   26   |
|     trunc_ln49_reg_1829     |   31   |
|    trunc_ln53_2_reg_1882    |   10   |
|     trunc_ln69_reg_2183     |   31   |
|    trunc_ln708_2_reg_2310   |   16   |
|     trunc_ln71_reg_2199     |    5   |
|     trunc_ln78_reg_2241     |   10   |
|     trunc_ln90_reg_1905     |   31   |
|     trunc_ln92_reg_1926     |    5   |
|         ub_reg_1888         |   32   |
|    wbuf_V_addr_2_reg_2290   |   15   |
|     wbuf_V_addr_reg_2040    |   15   |
|       wt_read_reg_1776      |   32   |
|      x_addr_1_reg_2010      |   10   |
|      x_addr_2_reg_2285      |   10   |
|       x_addr_reg_2349       |   10   |
|      xdim_read_reg_1733     |   32   |
|      xor_ln49_reg_1841      |   32   |
|       y_addr_reg_2256       |   10   |
|      ydim_read_reg_1720     |   32   |
|     zext_ln109_reg_2134     |   15   |
|      zext_ln71_reg_2204     |   15   |
|      zext_ln78_reg_2246     |   15   |
|      zext_ln92_reg_1931     |   15   |
|     zext_ln96_1_reg_1910    |   96   |
|      zext_ln96_reg_1852     |   96   |
+-----------------------------+--------+
|            Total            |  3803  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_286  |  p1  |   2  |  16  |   32   ||    9    |
| grp_writeresp_fu_308 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_334 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_349 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_372  |  p0  |   3  |  10  |   30   ||    14   |
|   grp_access_fu_384  |  p0  |   5  |  15  |   75   ||    25   |
|   grp_access_fu_384  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_404  |  p0  |   6  |  10  |   60   ||    31   |
|   grp_access_fu_417  |  p0  |   6  |  10  |   60   ||    31   |
|   grp_access_fu_443  |  p0  |   5  |  15  |   75   ||    25   |
|   grp_access_fu_450  |  p0  |   5  |  10  |   50   ||    25   |
|   grp_access_fu_450  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_461  |  p2  |   2  |   0  |    0   ||    9    |
| indvars_iv30_reg_563 |  p0  |   2  |  32  |   64   ||    9    |
| indvars_iv28_reg_575 |  p0  |   2  |  32  |   64   ||    9    |
|      i_3_reg_598     |  p0  |   2  |  64  |   128  ||    9    |
|      i_5_reg_632     |  p0  |   2  |  64  |   128  ||    9    |
|      i_8_reg_666     |  p0  |   2  |  64  |   128  ||    9    |
|      i_4_reg_700     |  p0  |   2  |  64  |   128  ||    9    |
|      grp_fu_1026     |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_1034     |  p0  |   2  |  64  |   128  ||    9    |
|      grp_fu_1298     |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_1424     |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_1657     |  p0  |   2  |   5  |   10   ||    9    |
|      grp_fu_1663     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_1663     |  p1  |   2  |  15  |   30   ||    9    |
|      grp_fu_1671     |  p0  |   3  |  16  |   48   ||    14   |
|      grp_fu_1671     |  p1  |   2  |  16  |   32   ||    9    |
|      grp_fu_1680     |  p0  |   3  |  16  |   48   ||    14   |
|      grp_fu_1680     |  p1  |   2  |  16  |   32   ||    9    |
|      grp_fu_1689     |  p0  |   2  |   5  |   10   ||    9    |
|      grp_fu_1695     |  p0  |   2  |   5  |   10   ||    9    |
|      grp_fu_1701     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_1707     |  p0  |   3  |  16  |   48   ||    14   |
|      grp_fu_1707     |  p1  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1746  || 58.0853 ||   400   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |    -   |  1029  |  2745  |
|   Memory  |   66   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   58   |    -   |   400  |
|  Register |    -   |    -   |    -   |  3803  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   66   |   10   |   58   |  4832  |  3145  |
+-----------+--------+--------+--------+--------+--------+
