{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576578408484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576578408489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 10:26:48 2019 " "Processing started: Tue Dec 17 10:26:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576578408489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578408489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_MultiCycle -c MIPS_MultiCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_MultiCycle -c MIPS_MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578408489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576578409121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576578409122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/mips_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file work/mips_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_pkg " "Found design unit 1: MIPS_pkg" {  } { { "work/MIPS_pkg.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/MIPS_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421432 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_pkg-body " "Found design unit 2: MIPS_pkg-body" {  } { { "work/MIPS_pkg.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/MIPS_pkg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/divfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divFreq-Behavioral " "Found design unit 1: divFreq-Behavioral" {  } { { "work/divFreq.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/divFreq.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421438 ""} { "Info" "ISGN_ENTITY_NAME" "1 divFreq " "Found entity 1: divFreq" {  } { { "work/divFreq.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/divFreq.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/displayunit_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file work/displayunit_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit_pkg " "Found design unit 1: DisplayUnit_pkg" {  } { { "work/DisplayUnit_pkg.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DisplayUnit_pkg-body " "Found design unit 2: DisplayUnit_pkg-body" {  } { { "work/DisplayUnit_pkg.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit_pkg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/displayunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/displayunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit-Behavioral " "Found design unit 1: DisplayUnit-Behavioral" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421446 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayUnit " "Found entity 1: DisplayUnit" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "work/DebounceUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DebounceUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421450 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "work/DebounceUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DebounceUnit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_multicycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_multicycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_MultiCycle-Struct " "Found design unit 1: MIPS_MultiCycle-Struct" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421455 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_MultiCycle " "Found entity 1: MIPS_MultiCycle" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_System-shell " "Found design unit 1: MIPS_System-shell" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421459 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_System " "Found entity 1: MIPS_System" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "RAM.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421464 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421464 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_pkg.vhd C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/MIPS_pkg.vhd " "File \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_pkg.vhd\" is a duplicate of already analyzed file \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/MIPS_pkg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1576578421469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mips_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421469 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/divFreq.vhd C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/divFreq.vhd " "File \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/divFreq.vhd\" is a duplicate of already analyzed file \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/divFreq.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1576578421472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.vhd 0 0 " "Found 0 design units, including 0 entities, in source file divfreq.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceandclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceandclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceAndClock-Behavioral " "Found design unit 1: DebounceAndClock-Behavioral" {  } { { "DebounceAndClock.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DebounceAndClock.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421476 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceAndClock " "Found entity 1: DebounceAndClock" {  } { { "DebounceAndClock.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DebounceAndClock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/ControlUnit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421480 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/ControlUnit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcupdate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcupdate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCUpdate-Behavioral " "Found design unit 1: PCUpdate-Behavioral" {  } { { "PCUpdate.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/PCUpdate.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421485 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCupdate " "Found entity 1: PCupdate" {  } { { "PCUpdate.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/PCUpdate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux41_N-Behavioral " "Found design unit 1: Mux41_N-Behavioral" {  } { { "Mux41N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Mux41N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421489 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux41_N " "Found entity 1: Mux41_N" {  } { { "Mux41N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Mux41N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leftshifter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShifter2-Behavioral " "Found design unit 1: LeftShifter2-Behavioral" {  } { { "LeftShifter2.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/LeftShifter2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421493 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter2 " "Found entity 1: LeftShifter2" {  } { { "LeftShifter2.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/LeftShifter2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_N-Behavioral " "Found design unit 1: Register_N-Behavioral" {  } { { "Register_N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Register_N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421497 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_N " "Found entity 1: Register_N" {  } { { "Register_N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Register_N.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instsplitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instsplitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstSplitter-Behavioral " "Found design unit 1: InstSplitter-Behavioral" {  } { { "InstSplitter.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/InstSplitter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421501 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstSplitter " "Found entity 1: InstSplitter" {  } { { "InstSplitter.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/InstSplitter.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-Behavioral " "Found design unit 1: ALUControlUnit-Behavioral" {  } { { "ALUControlUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/ALUControlUnit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421506 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "ALUControlUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/ALUControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21_N-Behavioral " "Found design unit 1: Mux21_N-Behavioral" {  } { { "Mux21N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Mux21N.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421510 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21_N " "Found entity 1: Mux21_N" {  } { { "Mux21N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Mux21N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-Structural " "Found design unit 1: RegFile-Structural" {  } { { "RegFile.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RegFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421514 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RegFile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32-behavioral " "Found design unit 1: alu32-behavioral" {  } { { "alu32.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/alu32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421518 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/alu32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "SignExtend.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/SignExtend.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421523 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dp_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP_Memory-Behavioral " "Found design unit 1: DP_Memory-Behavioral" {  } { { "DP_Memory.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DP_Memory.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421527 ""} { "Info" "ISGN_ENTITY_NAME" "1 DP_Memory " "Found entity 1: DP_Memory" {  } { { "DP_Memory.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DP_Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutPort-behav " "Found design unit 1: OutPort-behav" {  } { { "OutPort.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/OutPort.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421532 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutPort " "Found entity 1: OutPort" {  } { { "OutPort.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/OutPort.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InPort-behav " "Found design unit 1: InPort-behav" {  } { { "InPort.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/InPort.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421538 ""} { "Info" "ISGN_ENTITY_NAME" "1 InPort " "Found entity 1: InPort" {  } { { "InPort.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/InPort.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578421538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578421538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_System " "Elaborating entity \"MIPS_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576578421646 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR MIPS_System.vhd(18) " "VHDL Signal Declaration warning at MIPS_System.vhd(18): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576578421647 "|MIPS_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG MIPS_System.vhd(19) " "VHDL Signal Declaration warning at MIPS_System.vhd(19): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576578421647 "|MIPS_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MIPS_MultiCycle MIPS_MultiCycle:cpu A:struct " "Elaborating entity \"MIPS_MultiCycle\" using architecture \"A:struct\" for hierarchy \"MIPS_MultiCycle:cpu\"" {  } { { "MIPS_System.vhd" "cpu" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PCupdate MIPS_MultiCycle:cpu\|PCupdate:pcupd A:behavioral " "Elaborating entity \"PCupdate\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|PCupdate:pcupd\"" {  } { { "MIPS_MultiCycle.vhd" "pcupd" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux21_N MIPS_MultiCycle:cpu\|Mux21_N:mux_m1 A:behavioral " "Elaborating entity \"Mux21_N\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|Mux21_N:mux_m1\"" {  } { { "MIPS_MultiCycle.vhd" "mux_m1" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Register_N MIPS_MultiCycle:cpu\|Register_N:instReg A:behavioral " "Elaborating entity \"Register_N\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|Register_N:instReg\"" {  } { { "MIPS_MultiCycle.vhd" "instReg" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 79 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstSplitter MIPS_MultiCycle:cpu\|InstSplitter:spliter A:behavioral " "Elaborating entity \"InstSplitter\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|InstSplitter:spliter\"" {  } { { "MIPS_MultiCycle.vhd" "spliter" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux21_N MIPS_MultiCycle:cpu\|Mux21_N:mux_m2 A:behavioral " "Elaborating entity \"Mux21_N\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|Mux21_N:mux_m2\"" {  } { { "MIPS_MultiCycle.vhd" "mux_m2" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegFile MIPS_MultiCycle:cpu\|RegFile:regfile A:structural " "Elaborating entity \"RegFile\" using architecture \"A:structural\" for hierarchy \"MIPS_MultiCycle:cpu\|RegFile:regfile\"" {  } { { "MIPS_MultiCycle.vhd" "regfile" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 120 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DP_Memory MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem A:behavioral " "Elaborating entity \"DP_Memory\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\"" {  } { { "RegFile.vhd" "rs_mem" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RegFile.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux41_N MIPS_MultiCycle:cpu\|Mux41_N:mux_m5 A:behavioral " "Elaborating entity \"Mux41_N\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|Mux41_N:mux_m5\"" {  } { { "MIPS_MultiCycle.vhd" "mux_m5" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 153 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "alu32 MIPS_MultiCycle:cpu\|alu32:alu A:behavioral " "Elaborating entity \"alu32\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|alu32:alu\"" {  } { { "MIPS_MultiCycle.vhd" "alu" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 163 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALUControlUnit MIPS_MultiCycle:cpu\|ALUControlUnit:alucntl A:behavioral " "Elaborating entity \"ALUControlUnit\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|ALUControlUnit:alucntl\"" {  } { { "MIPS_MultiCycle.vhd" "alucntl" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 171 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LeftShifter2 MIPS_MultiCycle:cpu\|LeftShifter2:ls2 A:behavioral " "Elaborating entity \"LeftShifter2\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|LeftShifter2:ls2\"" {  } { { "MIPS_MultiCycle.vhd" "ls2" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 184 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignExtend MIPS_MultiCycle:cpu\|SignExtend:signext A:behavioral " "Elaborating entity \"SignExtend\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|SignExtend:signext\"" {  } { { "MIPS_MultiCycle.vhd" "signext" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 189 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlUnit MIPS_MultiCycle:cpu\|ControlUnit:control A:behavioral " "Elaborating entity \"ControlUnit\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|ControlUnit:control\"" {  } { { "MIPS_MultiCycle.vhd" "control" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 194 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RAM RAM:mem A:behavioral " "Elaborating entity \"RAM\" using architecture \"A:behavioral\" for hierarchy \"RAM:mem\"" {  } { { "MIPS_System.vhd" "mem" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceAndClock DebounceAndClock:debncer A:behavioral " "Elaborating entity \"DebounceAndClock\" using architecture \"A:behavioral\" for hierarchy \"DebounceAndClock:debncer\"" {  } { { "MIPS_System.vhd" "debncer" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divFreq divFreq:divf A:behavioral " "Elaborating entity \"divFreq\" using architecture \"A:behavioral\" for hierarchy \"divFreq:divf\"" {  } { { "MIPS_System.vhd" "divf" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DisplayUnit DisplayUnit:display A:behavioral " "Elaborating entity \"DisplayUnit\" using architecture \"A:behavioral\" for hierarchy \"DisplayUnit:display\"" {  } { { "MIPS_System.vhd" "display" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 72 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578421813 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_PC DisplayUnit.vhd(85) " "VHDL Process Statement warning at DisplayUnit.vhd(85): signal \"DU_PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421842 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_IMdata DisplayUnit.vhd(88) " "VHDL Process Statement warning at DisplayUnit.vhd(88): signal \"DU_IMdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421842 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_IMaddr DisplayUnit.vhd(89) " "VHDL Process Statement warning at DisplayUnit.vhd(89): signal \"DU_IMaddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421842 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_RFdata DisplayUnit.vhd(91) " "VHDL Process Statement warning at DisplayUnit.vhd(91): signal \"DU_RFdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421842 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_RFaddr DisplayUnit.vhd(92) " "VHDL Process Statement warning at DisplayUnit.vhd(92): signal \"DU_RFaddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421842 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_DMdata DisplayUnit.vhd(94) " "VHDL Process Statement warning at DisplayUnit.vhd(94): signal \"DU_DMdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421842 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_DMaddr DisplayUnit.vhd(95) " "VHDL Process Statement warning at DisplayUnit.vhd(95): signal \"DU_DMaddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421842 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data DisplayUnit.vhd(103) " "VHDL Process Statement warning at DisplayUnit.vhd(103): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421843 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data DisplayUnit.vhd(104) " "VHDL Process Statement warning at DisplayUnit.vhd(104): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421843 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data DisplayUnit.vhd(105) " "VHDL Process Statement warning at DisplayUnit.vhd(105): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421843 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data DisplayUnit.vhd(106) " "VHDL Process Statement warning at DisplayUnit.vhd(106): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421843 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data DisplayUnit.vhd(108) " "VHDL Process Statement warning at DisplayUnit.vhd(108): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421843 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data DisplayUnit.vhd(109) " "VHDL Process Statement warning at DisplayUnit.vhd(109): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421843 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data DisplayUnit.vhd(110) " "VHDL Process Statement warning at DisplayUnit.vhd(110): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421843 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data DisplayUnit.vhd(111) " "VHDL Process Statement warning at DisplayUnit.vhd(111): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421843 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_inputSel DisplayUnit.vhd(114) " "VHDL Process Statement warning at DisplayUnit.vhd(114): signal \"s_inputSel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421843 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_CState DisplayUnit.vhd(120) " "VHDL Process Statement warning at DisplayUnit.vhd(120): signal \"DU_CState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421843 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_CState DisplayUnit.vhd(121) " "VHDL Process Statement warning at DisplayUnit.vhd(121): signal \"DU_CState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421843 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_addr DisplayUnit.vhd(124) " "VHDL Process Statement warning at DisplayUnit.vhd(124): signal \"s_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421844 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_addr DisplayUnit.vhd(125) " "VHDL Process Statement warning at DisplayUnit.vhd(125): signal \"s_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576578421844 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|s_memory_rtl_0 " "Inferred RAM node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|s_memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576578422436 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|s_memory_rtl_0 " "Inferred RAM node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|s_memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576578422438 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM:mem\|s_memory_rtl_0 " "Inferred dual-clock RAM node \"RAM:mem\|s_memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576578422438 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:DU_mem\|s_memory " "RAM logic \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:DU_mem\|s_memory\" is uninferred due to asynchronous read logic" {  } { { "DP_Memory.vhd" "s_memory" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DP_Memory.vhd" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1576578422439 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1576578422439 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|s_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|s_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS_MultiCycle.ram0_DP_Memory_59d6aa30.hdl.mif " "Parameter INIT_FILE set to db/MIPS_MultiCycle.ram0_DP_Memory_59d6aa30.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|s_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|s_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS_MultiCycle.ram0_DP_Memory_59d6aa30.hdl.mif " "Parameter INIT_FILE set to db/MIPS_MultiCycle.ram0_DP_Memory_59d6aa30.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:mem\|s_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:mem\|s_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS_MultiCycle.ram0_RAM_1be9c39a.hdl.mif " "Parameter INIT_FILE set to db/MIPS_MultiCycle.ram0_RAM_1be9c39a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576578422995 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576578422995 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576578422995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0 " "Elaborated megafunction instantiation \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578423087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0 " "Instantiated megafunction \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS_MultiCycle.ram0_DP_Memory_59d6aa30.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS_MultiCycle.ram0_DP_Memory_59d6aa30.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423087 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576578423087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uhj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uhj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uhj1 " "Found entity 1: altsyncram_uhj1" {  } { { "db/altsyncram_uhj1.tdf" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/db/altsyncram_uhj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578423146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578423146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:mem\|altsyncram:s_memory_rtl_0 " "Elaborated megafunction instantiation \"RAM:mem\|altsyncram:s_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578423184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:mem\|altsyncram:s_memory_rtl_0 " "Instantiated megafunction \"RAM:mem\|altsyncram:s_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS_MultiCycle.ram0_RAM_1be9c39a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS_MultiCycle.ram0_RAM_1be9c39a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576578423184 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576578423184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsi1 " "Found entity 1: altsyncram_dsi1" {  } { { "db/altsyncram_dsi1.tdf" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/db/altsyncram_dsi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576578423243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578423243 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[15\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a15 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[15\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a15\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[14\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a14 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[14\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a14\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[13\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a13 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[13\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a13\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[12\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a12 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[12\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a12\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[11\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a11 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[11\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a11\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[10\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a10 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[10\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a10\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[9\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a9 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[9\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a9\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[8\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a8 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[8\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a8\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[7\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a7 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[7\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a7\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[6\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a6 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[6\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a6\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[5\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a5 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[5\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a5\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[4\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a4 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[4\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a4\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[3\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a3 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[3\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a3\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[2\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a2 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[2\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a2\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[1\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a1 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[1\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a1\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[0\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[0\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[31\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a31 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[31\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a31\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[20\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a20 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[20\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a20\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[16\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a16 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[16\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a16\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[17\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a17 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[17\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a17\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[18\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a18 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[18\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a18\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[19\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a19 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[19\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a19\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[30\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a30 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[30\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a30\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[28\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a28 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[28\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a28\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[27\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a27 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[27\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a27\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[29\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a29 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[29\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a29\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[26\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a26 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[26\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a26\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[21\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a21 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[21\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a21\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[22\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a22 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[22\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a22\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[23\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a23 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[23\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a23\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[24\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a24 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[24\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a24\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[25\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a25 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[25\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a25\" into an OR gate" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576578423545 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1576578423545 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576578424342 "|MIPS_System|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576578424342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576578424477 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_0_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_0_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427331 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_10_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_10_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427331 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_11_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_11_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427331 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_12_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_12_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427331 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_13_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_13_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427331 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_14_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_14_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427331 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_15_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_15_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427331 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_16_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_16_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427331 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_17_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_17_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427331 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_18_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_18_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427331 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_19_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_19_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427331 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_1_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_1_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427331 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_20_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_20_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_21_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_21_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_22_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_22_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_23_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_23_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_24_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_24_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_25_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_25_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_26_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_26_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_27_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_27_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_28_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_28_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_29_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_29_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_2_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_2_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_30_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_30_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_31_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_31_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_3_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_3_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_4_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_4_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_5_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_5_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_6_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_6_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_7_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_7_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_8_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_8_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_9_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_9_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_0_ " "Net \"work.DisplayUnit_pkg.DU_PC_0_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_10_ " "Net \"work.DisplayUnit_pkg.DU_PC_10_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_11_ " "Net \"work.DisplayUnit_pkg.DU_PC_11_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_12_ " "Net \"work.DisplayUnit_pkg.DU_PC_12_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_13_ " "Net \"work.DisplayUnit_pkg.DU_PC_13_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_14_ " "Net \"work.DisplayUnit_pkg.DU_PC_14_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_15_ " "Net \"work.DisplayUnit_pkg.DU_PC_15_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_16_ " "Net \"work.DisplayUnit_pkg.DU_PC_16_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_17_ " "Net \"work.DisplayUnit_pkg.DU_PC_17_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_18_ " "Net \"work.DisplayUnit_pkg.DU_PC_18_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_19_ " "Net \"work.DisplayUnit_pkg.DU_PC_19_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427332 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_1_ " "Net \"work.DisplayUnit_pkg.DU_PC_1_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_20_ " "Net \"work.DisplayUnit_pkg.DU_PC_20_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_21_ " "Net \"work.DisplayUnit_pkg.DU_PC_21_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_22_ " "Net \"work.DisplayUnit_pkg.DU_PC_22_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_23_ " "Net \"work.DisplayUnit_pkg.DU_PC_23_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_24_ " "Net \"work.DisplayUnit_pkg.DU_PC_24_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_25_ " "Net \"work.DisplayUnit_pkg.DU_PC_25_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_26_ " "Net \"work.DisplayUnit_pkg.DU_PC_26_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_27_ " "Net \"work.DisplayUnit_pkg.DU_PC_27_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_28_ " "Net \"work.DisplayUnit_pkg.DU_PC_28_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_29_ " "Net \"work.DisplayUnit_pkg.DU_PC_29_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_2_ " "Net \"work.DisplayUnit_pkg.DU_PC_2_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_30_ " "Net \"work.DisplayUnit_pkg.DU_PC_30_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_31_ " "Net \"work.DisplayUnit_pkg.DU_PC_31_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_3_ " "Net \"work.DisplayUnit_pkg.DU_PC_3_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_4_ " "Net \"work.DisplayUnit_pkg.DU_PC_4_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_5_ " "Net \"work.DisplayUnit_pkg.DU_PC_5_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_6_ " "Net \"work.DisplayUnit_pkg.DU_PC_6_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_7_ " "Net \"work.DisplayUnit_pkg.DU_PC_7_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_8_ " "Net \"work.DisplayUnit_pkg.DU_PC_8_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_9_ " "Net \"work.DisplayUnit_pkg.DU_PC_9_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576578427333 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576578427362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576578427362 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576578427621 "|MIPS_System|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576578427621 "|MIPS_System|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576578427621 "|MIPS_System|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576578427621 "|MIPS_System|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576578427621 "|MIPS_System|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576578427621 "|MIPS_System|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576578427621 "|MIPS_System|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576578427621 "|MIPS_System|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576578427621 "|MIPS_System|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576578427621 "|MIPS_System|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576578427621 "|MIPS_System|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576578427621 "|MIPS_System|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576578427621 "|MIPS_System|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576578427621 "|MIPS_System|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576578427621 "|MIPS_System|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576578427621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3207 " "Implemented 3207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576578427622 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576578427622 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3006 " "Implemented 3006 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576578427622 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576578427622 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576578427622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576578427676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 10:27:07 2019 " "Processing ended: Tue Dec 17 10:27:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576578427676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576578427676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576578427676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576578427676 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1576578429393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576578429400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 10:27:08 2019 " "Processing started: Tue Dec 17 10:27:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576578429400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576578429400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS_MultiCycle -c MIPS_MultiCycle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS_MultiCycle -c MIPS_MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576578429400 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1576578429610 ""}
{ "Info" "0" "" "Project  = MIPS_MultiCycle" {  } {  } 0 0 "Project  = MIPS_MultiCycle" 0 0 "Fitter" 0 0 1576578429610 ""}
{ "Info" "0" "" "Revision = MIPS_MultiCycle" {  } {  } 0 0 "Revision = MIPS_MultiCycle" 0 0 "Fitter" 0 0 1576578429610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1576578429707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1576578429707 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MIPS_MultiCycle EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design MIPS_MultiCycle" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1576578429893 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1576578429893 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1576578429933 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1576578429933 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576578430255 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1576578430264 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576578430629 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576578430629 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576578430629 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576578430629 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/" { { 0 { 0 ""} 0 5937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576578430636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/" { { 0 { 0 ""} 0 5939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576578430636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/" { { 0 { 0 ""} 0 5941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576578430636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/" { { 0 { 0 ""} 0 5943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576578430636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/" { { 0 { 0 ""} 0 5945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576578430636 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1576578430636 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1576578430640 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1576578430677 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "105 105 " "No exact pin location assignment(s) for 105 pins of 105 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1576578431000 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS_MultiCycle.sdc " "Synopsys Design Constraints File file not found: 'MIPS_MultiCycle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1576578431775 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1576578431776 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1576578431814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1576578431814 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1576578431816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576578432091 ""}  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/" { { 0 { 0 ""} 0 5931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576578432091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DebounceAndClock:debncer\|s_pulsedOut  " "Automatically promoted node DebounceAndClock:debncer\|s_pulsedOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576578432091 ""}  } { { "DebounceAndClock.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DebounceAndClock.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576578432091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576578432479 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576578432483 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576578432483 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576578432489 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576578432497 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1576578432504 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1576578432504 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576578432508 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576578432608 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1576578432612 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576578432612 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "104 unused 2.5V 22 82 0 " "Number of I/O pins in group: 104 (unused VREF, 2.5V VCCIO, 22 input, 82 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1576578432616 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1576578432616 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1576578432616 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576578432617 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576578432617 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576578432617 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576578432617 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576578432617 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576578432617 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576578432617 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576578432617 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1576578432617 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1576578432617 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576578432747 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1576578432759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576578433500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576578434158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576578434185 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576578440886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576578440886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576578441481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1576578443037 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576578443037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1576578445548 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576578445548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576578445552 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.40 " "Total time spent on timing analysis during the Fitter is 1.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1576578445731 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576578445753 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576578446206 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576578446208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576578446630 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576578447332 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/output_files/MIPS_MultiCycle.fit.smsg " "Generated suppressed messages file C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/output_files/MIPS_MultiCycle.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576578447812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5275 " "Peak virtual memory: 5275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576578448721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 10:27:28 2019 " "Processing ended: Tue Dec 17 10:27:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576578448721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576578448721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576578448721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576578448721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576578450164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576578450170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 10:27:30 2019 " "Processing started: Tue Dec 17 10:27:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576578450170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576578450170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS_MultiCycle -c MIPS_MultiCycle " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS_MultiCycle -c MIPS_MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576578450171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1576578450536 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1576578451079 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576578451143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576578451460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 10:27:31 2019 " "Processing ended: Tue Dec 17 10:27:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576578451460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576578451460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576578451460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576578451460 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576578452098 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576578452929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576578452934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 10:27:32 2019 " "Processing started: Tue Dec 17 10:27:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576578452934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578452934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS_MultiCycle -c MIPS_MultiCycle " "Command: quartus_sta MIPS_MultiCycle -c MIPS_MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578452935 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1576578453089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578453524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578453524 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578453570 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578453570 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS_MultiCycle.sdc " "Synopsys Design Constraints File file not found: 'MIPS_MultiCycle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578453836 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578453837 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DebounceAndClock:debncer\|s_pulsedOut DebounceAndClock:debncer\|s_pulsedOut " "create_clock -period 1.000 -name DebounceAndClock:debncer\|s_pulsedOut DebounceAndClock:debncer\|s_pulsedOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576578453845 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576578453845 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578453845 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578453860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578453861 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1576578453862 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1576578453875 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1576578454008 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578454008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.460 " "Worst-case setup slack is -7.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578454013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578454013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.460           -5516.453 DebounceAndClock:debncer\|s_pulsedOut  " "   -7.460           -5516.453 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578454013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.656            -549.403 CLOCK_50  " "   -4.656            -549.403 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578454013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578454013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578454030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578454030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 DebounceAndClock:debncer\|s_pulsedOut  " "    0.342               0.000 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578454030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 CLOCK_50  " "    0.356               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578454030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578454030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578454036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578454090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578454141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578454141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -155.000 CLOCK_50  " "   -3.000            -155.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578454141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1404.088 DebounceAndClock:debncer\|s_pulsedOut  " "   -2.174           -1404.088 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578454141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578454141 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1576578454588 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578454636 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578455532 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578455708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1576578455755 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578455755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.611 " "Worst-case setup slack is -6.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578455836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578455836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.611           -4822.542 DebounceAndClock:debncer\|s_pulsedOut  " "   -6.611           -4822.542 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578455836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.089            -479.736 CLOCK_50  " "   -4.089            -479.736 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578455836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578455836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578455853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578455853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 CLOCK_50  " "    0.311               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578455853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 DebounceAndClock:debncer\|s_pulsedOut  " "    0.323               0.000 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578455853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578455853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578455861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578455880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578455892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578455892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -155.000 CLOCK_50  " "   -3.000            -155.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578455892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1404.088 DebounceAndClock:debncer\|s_pulsedOut  " "   -2.174           -1404.088 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578455892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578455892 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1576578456075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578456211 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1576578456219 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578456219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.806 " "Worst-case setup slack is -3.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578456228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578456228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.806           -2646.126 DebounceAndClock:debncer\|s_pulsedOut  " "   -3.806           -2646.126 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578456228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.180            -242.289 CLOCK_50  " "   -2.180            -242.289 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578456228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578456228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578456279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578456279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 DebounceAndClock:debncer\|s_pulsedOut  " "    0.158               0.000 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578456279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLOCK_50  " "    0.186               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578456279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578456279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578456287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578456296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578456307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578456307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -165.964 CLOCK_50  " "   -3.000            -165.964 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578456307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1390.000 DebounceAndClock:debncer\|s_pulsedOut  " "   -1.000           -1390.000 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576578456307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578456307 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578457282 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578457316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576578457460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 10:27:37 2019 " "Processing ended: Tue Dec 17 10:27:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576578457460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576578457460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576578457460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578457460 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 177 s " "Quartus Prime Full Compilation was successful. 0 errors, 177 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576578458151 ""}
