#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Apr 11 14:18:51 2019
# Process ID: 2772
# Current directory: D:/ENEL373/Project/mine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17796 D:\ENEL373\Project\mine\main_project.xpr
# Log file: D:/ENEL373/Project/mine/vivado.log
# Journal file: D:/ENEL373/Project/mine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ENEL373/Project/mine/main_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 779.961 ; gain = 101.922
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream
[Thu Apr 11 14:19:12 2019] Launched impl_1...
Run output will be captured here: D:/ENEL373/Project/mine/main_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/imports/Downloads/BCD_to_7SEG.vhd" into library xil_defaultlib [D:/ENEL373/Project/mine/main_project.srcs/sources_1/imports/Downloads/BCD_to_7SEG.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/control_unit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_display.vhd" into library xil_defaultlib [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_display.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_to_7seg.vhd" into library xil_defaultlib [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_to_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd" into library xil_defaultlib [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/load_data.vhd" into library xil_defaultlib [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/load_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd" into library xil_defaultlib [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "P:/Downloads/my_divider.vhd" into library xil_defaultlib [P:/Downloads/my_divider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_4_en.vhd" into library xil_defaultlib [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_4_en.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd" into library xil_defaultlib [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd" into library xil_defaultlib [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd:1]
[Thu Apr 11 14:19:28 2019] Launched synth_1...
Run output will be captured here: D:/ENEL373/Project/mine/main_project.runs/synth_1/runme.log
launch_runs impl_1
[Thu Apr 11 14:19:58 2019] Launched impl_1...
Run output will be captured here: D:/ENEL373/Project/mine/main_project.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Thu Apr 11 14:22:02 2019] Launched impl_1...
Run output will be captured here: D:/ENEL373/Project/mine/main_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Apr 11 14:23:04 2019] Launched impl_1...
Run output will be captured here: D:/ENEL373/Project/mine/main_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 834.441 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645396A
set_property PROGRAM.FILE {D:/ENEL373/Project/mine/main_project.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/ENEL373/Project/mine/main_project.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close [ open D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/Button_Debounce.vhd w ]
add_files D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/Button_Debounce.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Apr 11 15:23:36 2019] Launched synth_1...
Run output will be captured here: D:/ENEL373/Project/mine/main_project.runs/synth_1/runme.log
[Thu Apr 11 15:23:36 2019] Launched impl_1...
Run output will be captured here: D:/ENEL373/Project/mine/main_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Apr 11 15:25:27 2019] Launched synth_1...
Run output will be captured here: D:/ENEL373/Project/mine/main_project.runs/synth_1/runme.log
[Thu Apr 11 15:25:27 2019] Launched impl_1...
Run output will be captured here: D:/ENEL373/Project/mine/main_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645396A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/ENEL373/Project/mine/main_project.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs impl_1
[Thu Apr 11 15:31:11 2019] Launched synth_1...
Run output will be captured here: D:/ENEL373/Project/mine/main_project.runs/synth_1/runme.log
[Thu Apr 11 15:31:11 2019] Launched impl_1...
Run output will be captured here: D:/ENEL373/Project/mine/main_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Apr 11 15:32:36 2019] Launched impl_1...
Run output will be captured here: D:/ENEL373/Project/mine/main_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 956.164 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645396A
set_property PROGRAM.FILE {D:/ENEL373/Project/mine/main_project.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/ENEL373/Project/mine/main_project.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 15:35:33 2019...
