LAB EXERCISES:


 1. Thermal Simulation of Semiconductor Packages with ANSYS.

    ![image](https://github.com/user-attachments/assets/d15fbd27-67b2-4f3d-b549-28c2480c510a)
    ![image](https://github.com/user-attachments/assets/1311bdb5-5c19-4383-8333-e3fac481018a)


 2. Package Cross-Section Modeling in ANSYS Electronics Desktop (AEDT)
    Create semiconductor package cross section â€“till modelling and sealing
![image](https://github.com/user-attachments/assets/e97e09f0-6244-48b3-a1a2-e8c63ef8fe43)
process cycle: in this lab the circled  steps are to be done.
specficiations of package : die  3x3mm, thickness 0.2 material silicon
                       substrate: 5x5 0.2, FR4,laminadie
                       die attachmnent material -epoxy,thickness 0.1
                       wirebond pad -on die surface and substrate , 0.2mm
                       wirebond, material gold
                       mould covering the die , material epoxy
    ![image](https://github.com/user-attachments/assets/7c97fafc-3e2a-4cf9-a7d2-18573c1379c9)
    ![image](https://github.com/user-attachments/assets/fa490dc9-6229-4274-913b-29a07fa2e46e)


    
                        


