{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634843301521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634843301522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 16:08:21 2021 " "Processing started: Thu Oct 21 16:08:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634843301522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843301522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula8 -c aula8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula8 -c aula8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843301522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634843302353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_bit-comportamento " "Found design unit 1: muxGenerico2x1_bit-comportamento" {  } { { "muxGenerico2x1_bit.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/muxGenerico2x1_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326327 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_bit " "Found entity 1: muxGenerico2x1_bit" {  } { { "muxGenerico2x1_bit.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/muxGenerico2x1_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326344 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326350 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/somadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326358 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/somadorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somadaConstante.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/somadaConstante.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326361 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somadaConstante.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/somadaConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_entrada1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_entrada1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_entrada1-comportamento " "Found design unit 1: registradorGenerico_entrada1-comportamento" {  } { { "registradorGenerico_entrada1.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/registradorGenerico_entrada1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326365 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_entrada1 " "Found entity 1: registradorGenerico_entrada1" {  } { { "registradorGenerico_entrada1.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/registradorGenerico_entrada1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326373 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorflag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorflag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorFlag-comportamento " "Found design unit 1: registradorFlag-comportamento" {  } { { "registradorFlag.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/registradorFlag.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326385 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorFlag " "Found entity 1: registradorFlag" {  } { { "registradorFlag.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/registradorFlag.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_and-arch_name " "Found design unit 1: porta_and-arch_name" {  } { { "porta_and.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/porta_and.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326392 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_and " "Found entity 1: porta_and" {  } { { "porta_and.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/porta_and.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenericojump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenericojump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenericoJUMP-comportamento " "Found design unit 1: muxGenericoJUMP-comportamento" {  } { { "muxGenericoJUMP.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/muxGenericoJUMP.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326395 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenericoJUMP " "Found entity 1: muxGenericoJUMP" {  } { { "muxGenericoJUMP.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/muxGenericoJUMP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326398 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_jump-comportamento " "Found design unit 1: mux_jump-comportamento" {  } { { "mux_jump.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/mux_jump.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326405 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_jump " "Found entity 1: mux_jump" {  } { { "mux_jump.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/mux_jump.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_de_desvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_de_desvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logica_de_desvio-arch_name " "Found design unit 1: Logica_de_desvio-arch_name" {  } { { "logica_de_desvio.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/logica_de_desvio.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326413 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logica_de_desvio " "Found entity 1: Logica_de_desvio" {  } { { "logica_de_desvio.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/logica_de_desvio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "end_retorno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file end_retorno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 end_retorno-comportamento " "Found design unit 1: end_retorno-comportamento" {  } { { "end_retorno.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/end_retorno.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326420 ""} { "Info" "ISGN_ENTITY_NAME" "1 end_retorno " "Found entity 1: end_retorno" {  } { { "end_retorno.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/end_retorno.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326425 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador3x8-arch_name " "Found design unit 1: decodificador3x8-arch_name" {  } { { "decodificador3x8.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/decodificador3x8.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326429 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador3x8 " "Found entity 1: decodificador3x8" {  } { { "decodificador3x8.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/decodificador3x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arch_name " "Found design unit 1: decodificador-arch_name" {  } { { "decodificador.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/decodificador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326435 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-arquitetura " "Found design unit 1: cpu-arquitetura" {  } { { "cpu.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/cpu.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326439 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/cpu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula8-arch_name " "Found design unit 1: aula8-arch_name" {  } { { "aula8.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326446 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula8 " "Found entity 1: aula8" {  } { { "aula8.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326452 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorsegmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificadorsegmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificadorSegmentos-comportamento " "Found design unit 1: decodificadorSegmentos-comportamento" {  } { { "decodificadorSegmentos.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/decodificadorSegmentos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326460 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificadorSegmentos " "Found entity 1: decodificadorSegmentos" {  } { { "decodificadorSegmentos.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/decodificadorSegmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador4-comportamento " "Found design unit 1: registrador4-comportamento" {  } { { "registrador4.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/registrador4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326463 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador4 " "Found entity 1: registrador4" {  } { { "registrador4.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/registrador4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State3-comportamento " "Found design unit 1: State3-comportamento" {  } { { "State3.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/State3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326467 ""} { "Info" "ISGN_ENTITY_NAME" "1 State3 " "Found entity 1: State3" {  } { { "State3.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/State3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State3_8-comportamento " "Found design unit 1: State3_8-comportamento" {  } { { "State3_8.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/State3_8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326470 ""} { "Info" "ISGN_ENTITY_NAME" "1 State3_8 " "Found entity 1: State3_8" {  } { { "State3_8.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/State3_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_key0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_key0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_key0-comportamento " "Found design unit 1: registrador_key0-comportamento" {  } { { "registrador_key0.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/registrador_key0.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326474 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_key0 " "Found entity 1: registrador_key0" {  } { { "registrador_key0.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/registrador_key0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326477 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "output_files/divisorGenerico.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/output_files/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326480 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "output_files/divisorGenerico.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/output_files/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634843326480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843326480 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula8 " "Elaborating entity \"aula8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634843326644 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_detector aula8.vhd(81) " "Verilog HDL or VHDL warning at aula8.vhd(81): object \"clk_detector\" assigned a value but never read" {  } { { "aula8.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634843326662 "|aula8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU1\"" {  } { { "aula8.vhd" "CPU1" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem cpu:CPU1\|bancoRegistradoresArqRegMem:BANCO_REGISTRADORES " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"cpu:CPU1\|bancoRegistradoresArqRegMem:BANCO_REGISTRADORES\"" {  } { { "cpu.vhd" "BANCO_REGISTRADORES" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/cpu.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 cpu:CPU1\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"cpu:CPU1\|muxGenerico2x1:MUX1\"" {  } { { "cpu.vhd" "MUX1" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/cpu.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenericoJUMP cpu:CPU1\|muxGenericoJUMP:MUXJUMP " "Elaborating entity \"muxGenericoJUMP\" for hierarchy \"cpu:CPU1\|muxGenericoJUMP:MUXJUMP\"" {  } { { "cpu.vhd" "MUXJUMP" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/cpu.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorFlag cpu:CPU1\|registradorFlag:FLAG " "Elaborating entity \"registradorFlag\" for hierarchy \"cpu:CPU1\|registradorFlag:FLAG\"" {  } { { "cpu.vhd" "FLAG" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/cpu.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "end_retorno cpu:CPU1\|end_retorno:END_RETORNO " "Elaborating entity \"end_retorno\" for hierarchy \"cpu:CPU1\|end_retorno:END_RETORNO\"" {  } { { "cpu.vhd" "END_RETORNO" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/cpu.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico cpu:CPU1\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"cpu:CPU1\|registradorGenerico:PC\"" {  } { { "cpu.vhd" "PC" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/cpu.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub cpu:CPU1\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"cpu:CPU1\|ULASomaSub:ULA1\"" {  } { { "cpu.vhd" "ULA1" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/cpu.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante cpu:CPU1\|somaConstante:SOMACONSTANTE " "Elaborating entity \"somaConstante\" for hierarchy \"cpu:CPU1\|somaConstante:SOMACONSTANTE\"" {  } { { "cpu.vhd" "SOMACONSTANTE" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/cpu.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador cpu:CPU1\|decodificador:DECODER " "Elaborating entity \"decodificador\" for hierarchy \"cpu:CPU1\|decodificador:DECODER\"" {  } { { "cpu.vhd" "DECODER" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/cpu.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logica_de_desvio cpu:CPU1\|Logica_de_desvio:logica_de_desvio " "Elaborating entity \"Logica_de_desvio\" for hierarchy \"cpu:CPU1\|Logica_de_desvio:logica_de_desvio\"" {  } { { "cpu.vhd" "logica_de_desvio" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/cpu.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "aula8.vhd" "ROM1" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM1 " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM1\"" {  } { { "aula8.vhd" "RAM1" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador3x8 decodificador3x8:DECODIFICADO_BLOCO " "Elaborating entity \"decodificador3x8\" for hierarchy \"decodificador3x8:DECODIFICADO_BLOCO\"" {  } { { "aula8.vhd" "DECODIFICADO_BLOCO" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REGISTRADOR_LED " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REGISTRADOR_LED\"" {  } { { "aula8.vhd" "REGISTRADOR_LED" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador4 registrador4:REGISTRADOR_HEX0 " "Elaborating entity \"registrador4\" for hierarchy \"registrador4:REGISTRADOR_HEX0\"" {  } { { "aula8.vhd" "REGISTRADOR_HEX0" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificadorSegmentos decodificadorSegmentos:DECODIFICADOR_HEX0 " "Elaborating entity \"decodificadorSegmentos\" for hierarchy \"decodificadorSegmentos:DECODIFICADOR_HEX0\"" {  } { { "aula8.vhd" "DECODIFICADOR_HEX0" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgeDetector edgeDetector:DETECTOR_BORDA_KEY0 " "Elaborating entity \"edgeDetector\" for hierarchy \"edgeDetector:DETECTOR_BORDA_KEY0\"" {  } { { "aula8.vhd" "DETECTOR_BORDA_KEY0" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_key0 registrador_key0:REGISTRADOR " "Elaborating entity \"registrador_key0\" for hierarchy \"registrador_key0:REGISTRADOR\"" {  } { { "aula8.vhd" "REGISTRADOR" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:BASETEMPO " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:BASETEMPO\"" {  } { { "aula8.vhd" "BASETEMPO" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:BASETEMPO_RAP " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:BASETEMPO_RAP\"" {  } { { "aula8.vhd" "BASETEMPO_RAP" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_bit muxGenerico2x1_bit:MUX_BASETEMPO " "Elaborating entity \"muxGenerico2x1_bit\" for hierarchy \"muxGenerico2x1_bit:MUX_BASETEMPO\"" {  } { { "aula8.vhd" "MUX_BASETEMPO" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porta_and porta_and:AND1 " "Elaborating entity \"porta_and\" for hierarchy \"porta_and:AND1\"" {  } { { "aula8.vhd" "AND1" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State3_8 State3_8:STATE_BUFFER1 " "Elaborating entity \"State3_8\" for hierarchy \"State3_8:STATE_BUFFER1\"" {  } { { "aula8.vhd" "STATE_BUFFER1" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State3 State3:STATE_BUFFER2 " "Elaborating entity \"State3\" for hierarchy \"State3:STATE_BUFFER2\"" {  } { { "aula8.vhd" "STATE_BUFFER2" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843326806 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "muxGenerico2x1_bit:MUX_BASETEMPO\|saida_MUX " "Found clock multiplexer muxGenerico2x1_bit:MUX_BASETEMPO\|saida_MUX" {  } { { "muxGenerico2x1_bit.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/muxGenerico2x1_bit.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1634843327516 "|aula8|muxGenerico2x1_bit:MUX_BASETEMPO|saida_MUX"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1634843327516 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM1\|ram " "RAM logic \"memoriaRAM:RAM1\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1634843327815 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:CPU1\|bancoRegistradoresArqRegMem:BANCO_REGISTRADORES\|registrador " "RAM logic \"cpu:CPU1\|bancoRegistradoresArqRegMem:BANCO_REGISTRADORES\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1634843327815 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1634843327815 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_MUX\[7\]\" " "Converted tri-state node \"RAM_MUX\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634843327830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_MUX\[6\]\" " "Converted tri-state node \"RAM_MUX\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634843327830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_MUX\[5\]\" " "Converted tri-state node \"RAM_MUX\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634843327830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_MUX\[4\]\" " "Converted tri-state node \"RAM_MUX\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634843327830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_MUX\[3\]\" " "Converted tri-state node \"RAM_MUX\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634843327830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_MUX\[2\]\" " "Converted tri-state node \"RAM_MUX\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634843327830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_MUX\[1\]\" " "Converted tri-state node \"RAM_MUX\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634843327830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_MUX\[0\]\" " "Converted tri-state node \"RAM_MUX\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634843327830 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1634843327830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634843329857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634843332589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634843332589 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "aula8.vhd" "" { Text "C:/design_de_computadores/projeto1_entrega_final/projeto1_conceito_C_restored/aula8.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634843332908 "|aula8|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634843332908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1260 " "Implemented 1260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634843332924 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634843332924 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1164 " "Implemented 1164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634843332924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634843332924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634843332972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 21 16:08:52 2021 " "Processing ended: Thu Oct 21 16:08:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634843332972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634843332972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634843332972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634843332972 ""}
