"CODE","UMASK","NAME","Name Change",,"Description",,"COMMON","COUNTER","COUNTER_HT_OFF","UNCORE","OVERFLOW","MSR_INDEX","MSR_VALUE","PRECISE_EVENT","OTHER","LATENCY","HELP_ID",,"DEFAULT","MIN_STEP","EM TRIGGER","UNCORE_QUEUE_RESET","PRECISE_STORE","TAKEN_ALONE","Per Thread","Counter_Mask","Invert","Any_Thread","Edge_Detect",,,
"0x0","0x0","INST_RETIRED.ANY",,,"Instructions retired from execution.",,1,32,32,0,2000000,0,0,0,"0x53",0,"0x10037",,1,0,2,0,0,0,"TRUE",0,0,0,0,,,
"0x0","0x0","CPU_CLK_UNHALTED.THREAD",,,"Core cycles when the core is not in halt state.",,1,33,33,0,2000000,0,0,0,"0x53",0,"0x10015",,1,0,1,0,0,0,"TRUE",0,0,0,0,,,
"0x0","0x0","CPU_CLK_UNHALTED.REF_TSC","Change",,"Reference cycles when the core is not in halt state.",,1,34,34,0,2000000,0,0,0,"0x53",0,"0x10015",,0,0,2,0,0,0,"TRUE",0,0,0,0,,,
"0x0D","0x40","INT_MISC.RAT_STALL_CYCLES","Change",,"Cycles when Resource Allocation Table (RAT) external stall is sent to Instruction Decode Queue (IDQ) for the thread",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x1003A",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x0D","0x3","INT_MISC.RECOVERY_CYCLES",,,"Number of cycles waiting for the checkpoints in Resource Allocation Table (RAT) to be recovered after Nuke due to all other cases except JEClear (e.g. whenever a ucode assist is needed like SSE exception, memory disambiguation, etc...)",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x153",0,"0x1003A",,0,0,0,0,0,0,"TRUE",1,0,0,0,,,
"0x0D","0x3","INT_MISC.RECOVERY_STALLS_COUNT",,,"Number of occurences waiting for the checkpoints in Resource Allocation Table (RAT) to be recovered after Nuke due to all other cases except JEClear (e.g. whenever a ucode assist is needed like SSE exception, memory disambiguation, etc...)",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x157",0,"0x1003A",,0,0,0,0,0,0,"TRUE",1,0,0,0,,,
"0x0E","0x1","UOPS_ISSUED.ANY",,,"Uops that Resource Allocation Table (RAT) issues to Reservation Station (RS)",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10603",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x0E","0x1","UOPS_ISSUED.STALL_CYCLES",,,"Cycles when Resource Allocation Table (RAT) does not issue Uops to Reservation Station (RS) for the thread",,10,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x1D3",0,"0x10603",,0,0,0,0,0,0,"TRUE",1,1,0,0,,,
"0x0E","0x1","UOPS_ISSUED.CORE_STALL_CYCLES",,,"Cycles when Resource Allocation Table (RAT) does not issue Uops to Reservation Station (RS) for all threads",,10,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x1F3",0,"0x10603",,0,0,0,0,0,0,"TRUE",1,1,1,0,,,
"0x14","0x1","ARITH.FPU_DIV_ACTIVE",,,"Cycles when divider is busy executing divide operations",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10004",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x14","0x1","ARITH.FPU_DIV",,,"Divide operations executed",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x157",0,"0x10004",,0,0,0,0,0,0,"TRUE",1,0,0,1,,,
"0x17","0x1","INSTS_WRITTEN_TO_IQ.INSTS",,,"Valid instructions written to IQ per cycle",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10039",,0,0,0,0,0,0,,0,0,0,0,,,
"0x24","0x1","L2_RQSTS.DEMAND_DATA_RD_HIT","Change",,"Demand Data Read requests that hit L2 cache",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1004F",,0,0,0,0,0,0,,0,0,0,0,,,
"0x24","0x4","L2_RQSTS.RFO_HIT","Change",,"RFO requests that hit L2 cache",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1004F",,0,0,0,0,0,0,,0,0,0,0,,,
"0x24","0x8","L2_RQSTS.RFO_MISS",,,"RFO requests that miss L2 cache",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1004F",,0,0,0,0,0,0,,0,0,0,0,,,
"0x24","0x10","L2_RQSTS.CODE_RD_HIT","Change",,"L2 cache hits when fetching instructions, code reads.",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1004F",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x24","0x20","L2_RQSTS.CODE_RD_MISS","Change",,"L2 cache misses when fetching instructions",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1004F",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x24","0x40","L2_RQSTS.PF_HIT","Change",,"Requests from the L2 hardware prefetchers that hit L2 cache",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1004F",,0,0,0,0,0,0,,0,0,0,0,,,
"0x24","0x80","L2_RQSTS.PF_MISS","Change",,"Requests from the L2 hardware prefetchers that miss L2 cache",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1004F",,0,0,0,0,0,0,,0,0,0,0,,,
"0x24","0x3","L2_RQSTS.ALL_DEMAND_DATA_RD","Change",,"Demand Data Read requests",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1004F",,0,0,0,0,0,0,,0,0,0,0,,,
"0x24","0xC","L2_RQSTS.ALL_RFO","Change",,"RFO requests to L2 cache",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1004F",,0,0,0,0,0,0,,0,0,0,0,,,
"0x24","0x30","L2_RQSTS.ALL_CODE_RD","Change",,"L2 code requests",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1004F",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x24","0xC0","L2_RQSTS.ALL_PF","Change",,"Requests from L2 hardware prefetchers",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1004F",,0,0,0,0,0,0,,0,0,0,0,,,
"0x27","0x1","L2_STORE_LOCK_RQSTS.MISS","Change",,"RFOs that miss cache lines",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10050",,0,0,0,0,0,0,,0,0,0,0,,,
"0x27","0x4","L2_STORE_LOCK_RQSTS.HIT_E","Change",,"RFOs that hit cache lines in E state",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10050",,0,0,0,0,0,0,,0,0,0,0,,,
"0x27","0x8","L2_STORE_LOCK_RQSTS.HIT_M","Change",,"RFOs that hit cache lines in M state",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10050",,0,0,0,0,0,0,,0,0,0,0,,,
"0x27","0x0F","L2_STORE_LOCK_RQSTS.ALL","Change",,"RFOs that access cache lines in any state",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10050",,0,0,0,0,0,0,,0,0,0,0,,,
"0x28","0x4","L2_L1D_WB_RQSTS.HIT_E","Change",,"Not rejected writebacks from L1D to L2 cache lines in E state",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10047",,0,0,0,0,0,0,,0,0,0,0,,,
"0x28","0x8","L2_L1D_WB_RQSTS.HIT_M","Change",,"Not rejected writebacks from L1D to L2 cache lines in M state",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10047",,0,0,0,0,0,0,,0,0,0,0,,,
"0x2E","0x41","LONGEST_LAT_CACHE.MISS",,,"Core-originated cacheable demand requests missed LLC",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10059",,0,0,0,0,0,0,,0,0,0,0,,,
"0x2E","0x4F","LONGEST_LAT_CACHE.REFERENCE",,,"Core-originated cacheable demand requests that refer to LLC",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10059",,0,0,0,0,0,0,,0,0,0,0,,,
"0x3","0x1","LD_BLOCKS.DATA_UNKNOWN",,,"Loads delayed due to SB blocks, preceding store operations with known addresses but unknown data",,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10053",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x3","0x2","LD_BLOCKS.STORE_FORWARD",,,"Cases when loads get true Block-on-Store blocking code preventing store forwarding",,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10053",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x3","0x8","LD_BLOCKS.NO_SR",,,,,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10053",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x3","0x10","LD_BLOCKS.ALL_BLOCK","Change",,"Number of cases where any load ends up with a valid block-code written to the load buffer (including blocks due to Memory Order Buffer (MOB), Data Cache Unit (DCU), TLB, but load has no DCU miss)",,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10053",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x3C","0x0","CPU_CLK_UNHALTED.THREAD_P",,,"Thread cycles when thread is not in halt state",,1,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10016",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x3C","0x1","CPU_CLK_THREAD_UNHALTED.REF_XCLK","Change",,"Cases when the core is unhalted at 100 Mhz",,1,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10014",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x48","0x1","L1D_PEND_MISS.PENDING",,,"L1D miss oustandings duration in cycles",,40,2,2,0,2000000,0,0,0,"0x53",0,"0x1001B",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0x48","0x1","L1D_PEND_MISS.OCCURENCES","Change",,"L1D miss outstandings, Occurences of l1d_pend_miss going active (cmask=1, edge=1)",,40,2,2,0,2000000,0,0,0,"0x157",0,"0x1001B",,0,0,0,0,0,0,"THREAD-ONLY",1,0,0,1,,,
"0x49","0x1","DTLB_STORE_MISSES.MISS_CAUSES_A_WALK",,,"Store misses in all DTLB levels that cause page walks",,400,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10026",,0,0,0,0,0,0,,0,0,0,0,,,
"0x49","0x2","DTLB_STORE_MISSES.WALK_COMPLETED",,,"Store misses in all DTLB levels that cause completed page walks",,400,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10026",,0,0,0,0,0,0,,0,0,0,0,,,
"0x49","0x4","DTLB_STORE_MISSES.WALK_DURATION",,,"Cycles when PMH is busy with page walks",,400,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10026",,0,0,0,0,0,0,,0,0,0,0,,,
"0x49","0x10","DTLB_STORE_MISSES.STLB_HIT",,,"Store operations that miss the first TLB level but hit the second and do not cause page walks",,400,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10026",,0,0,0,0,0,0,,0,0,0,0,,,
"0x4C","0x1","LOAD_HIT_PRE.SW_PF","Change",,"Not software-prefetch load dispatches that hit FB allocated for software prefetch",,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10058",,0,0,0,0,0,0,,0,0,0,0,,,
"0x4C","0x2","LOAD_HIT_PRE.HW_PF","Change",,"Not software-prefetch load dispatches that hit FB allocated for hardware prefetch",,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10058",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x4E","0x2","HW_PRE_REQ.DL1_MISS",,,"Hardware Prefetch requests that miss the L1D cache. This accounts for both L1 streamer and IP-based (IPP) HW prefetchers. A request is being counted each time it access the cache & miss it, including if a block is applicable or if hit the Fill Buffer for example.",,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x1002D",,0,0,0,0,0,0,,0,0,0,0,,,
"0x5","0x1","MISALIGN_MEM_REF.LOADS",,,"Speculative cache line split load uops dispatched to L1 cache",,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10067",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x5","0x2","MISALIGN_MEM_REF.STORES",,,"Speculative cache line split STA uops dispatched to L1 cache",,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10067",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x51","0x1","L1D.REPLACEMENT",,,"L1D data line replacements",,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x1001D",,0,0,0,0,0,0,"CORE-ONLY",0,0,0,0,,,
"0x51","0x2","L1D.ALLOCATED_IN_M",,,"Allocated L1D data cache lines in M state",,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x1001D",,0,0,0,0,0,0,"CORE-ONLY",0,0,0,0,,,
"0x51","0x4","L1D.EVICTION",,,"L1D data cache lines in M state evicted due to replacement",,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x1001D",,0,0,0,0,0,0,"CORE-ONLY",0,0,0,0,,,
"0x51","0x8","L1D.ALL_M_REPLACEMENT","Change",,"Cache lines in M state evicted out of L1D due to Snoop HitM or dirty line replacement",,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x1001D",,0,0,0,0,0,0,"CORE-ONLY",0,0,0,0,,,
"0x59","0x20","PARTIAL_RAT_STALLS.FLAGS_MERGE_UOP",,,"Increments the number of flags-merge uops in flight each cycle.",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x105DF",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x59","0x40","PARTIAL_RAT_STALLS.SLOW_LEA_WINDOW",,,"Cycles with at least one slow LEA uop being allocated",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x105DF",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x59","0x80","PARTIAL_RAT_STALLS.MUL_SINGLE_UOP",,,"Multiply packed/scalar single precision uops allocated",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x105DF",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x59","0x20","PARTIAL_RAT_STALLS.FLAGS_MERGE_UOP_CYCLES",,,"Performance sensitive flags-merging uops added by Sandy Bridge u-arch",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x153",0,"0x105DF",,0,0,0,0,0,0,"TRUE",1,0,0,0,,,
"0x5B","0x40","RESOURCE_STALLS2.BOB_FULL",,,"Cycles when Allocator is stalled if BOB is full and new branch needs it",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x105E1",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x5B","0xF","RESOURCE_STALLS2.ALL_PRF_CONTROL","Change",,,,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x105E1",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x5B","0xC","RESOURCE_STALLS2.ALL_FL_EMPTY","Change",,,,10,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x53",0,"0x105E1",,0,0,0,0,0,0,"CORE-ONLY",0,0,0,0,,,
"0x5B","0x4F","RESOURCE_STALLS2.OOO_RSRC",,,,,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x105E1",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x5C","0x1","CPL_CYCLES.RING0",,,"Unhalted core cycles when the thread is in ring 0",,1,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10013",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x5C","0x1","CPL_CYCLES.RING0_TRANS",,,"Number of intervals between processor halts while thread is in ring 0",,1,"0,1,2,3","0,1,2,3,4,5,6,7",0,10000,0,0,0,"0x157",0,"0x10013",,0,0,0,0,0,0,"TRUE",1,0,0,1,,,
"0x5C","0x2","CPL_CYCLES.RING123",,,"Unhalted core cycles when thread is in rings 1, 2, or 3",,1,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10013",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x5E","0x1","RS_EVENTS.EMPTY_CYCLES",,,"Cycles when Reservation Station (RS) is empty for the thread",,10,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x53",0,"0x105E5",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x60","0x1","OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD","Change",,"Offcore outstanding Demand Data Read transactions in uncore queue.",,100,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10071",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0x60","0x1","OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD","Change",,"Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore",,100,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x153",0,"0x10071",,0,0,0,0,0,0,"THREAD-ONLY",1,0,0,0,,,
"0x60","0x2","OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD","Change",,"Offcore outstanding code reads transactions in SuperQueue (SQ), queue to uncore, every cycle",,100,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10071",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0x60","0x4","OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO",,,"Offcore outstanding RFO store transactions in SuperQueue (SQ), queue to uncore",,100,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10071",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0x60","0x8","OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD","Change",,"Offcore outstanding cacheable Core Data Read transactions in SuperQueue (SQ), queue to uncore",,100,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10071",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0x60","0x8","OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD","Change",,"Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore",,100,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x153",0,"0x10071",,0,0,0,0,0,0,"THREAD-ONLY",1,0,0,0,,,
"0x60","0x2","OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_CODE_RD","Change",,"Offcore outstanding code reads transactions in SuperQueue (SQ), queue to uncore, every cycle",,100,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x153",0,"0x10071",,0,0,0,0,0,0,"THREAD-ONLY",1,0,0,0,,,
"0x60","0x4","OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO",,,"Offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore, every cycle",,100,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x153",0,"0x10071",,0,0,0,0,0,0,"THREAD-ONLY",1,0,0,0,,,
"0x63","0x1","LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION","Change",,"Cycles when L1 and L2 are locked due to UC or split lock",,100,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x1000F",,0,0,0,0,0,0,,0,0,0,0,,,
"0x63","0x2","LOCK_CYCLES.CACHE_LOCK_DURATION","Change",,"Cycles when L1D is locked",,100,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x1000F",,0,0,0,0,0,0,,0,0,0,0,,,
"0x7","0x1","LD_BLOCKS_PARTIAL.ADDRESS_ALIAS",,,"False dependencies in MOB due to partial address comparison",,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10054",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x7","0x8","LD_BLOCKS_PARTIAL.ALL_STA_BLOCK","Change",,,,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10054",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x79","0x2","IDQ.EMPTY",,,"Instruction Decode Queue (IDQ) empty cycles",,4,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x53",0,"0x10030",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x79","0x4","IDQ.MITE_UOPS",,,"Uops delivered to Instruction Decode Queue (IDQ) from MITE path",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10030",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x79","0x8","IDQ.DSB_UOPS",,,"Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10030",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x79","0x10","IDQ.MS_DSB_UOPS",,,"Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10030",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x79","0x20","IDQ.MS_MITE_UOPS",,,"Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10030",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x79","0x30","IDQ.MS_UOPS",,,"Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10030",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x79","0x30","IDQ.MS_CYCLES",,,"Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x153",0,"0x10030",,0,0,0,0,0,0,"TRUE",1,0,0,0,,,
"0x79","0x4","IDQ.MITE_CYCLES",,,"Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x153",0,"0x10030",,0,0,0,0,0,0,"TRUE",1,0,0,0,,,
"0x79","0x8","IDQ.DSB_CYCLES",,,"Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x153",0,"0x10030",,0,0,0,0,0,0,"TRUE",1,0,0,0,,,
"0x79","0x10","IDQ.MS_DSB_CYCLES",,,"Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x153",0,"0x10030",,0,0,0,0,0,0,"TRUE",1,0,0,0,,,
"0x79","0x10","IDQ.MS_DSB_OCCUR",,,"Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequenser (MS) is busy",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x157",0,"0x10030",,0,0,0,0,0,0,"TRUE",1,0,0,1,,,
"0x79","0x18","IDQ.ALL_DSB_CYCLES_ANY_UOPS","Change",,"Cycles Decode Stream Buffer (DSB) is delivering anything    ",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x153",0,"0x10030",,0,0,0,0,0,0,"TRUE",1,0,0,0,,,
"0x79","0x18","IDQ.ALL_DSB_CYCLES_4_UOPS","Change",,"Cycles Decode Stream Buffer (DSB) is delivering 4 Uops    ",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x453",0,"0x10030",,0,0,0,0,0,0,"TRUE",4,0,0,0,,,
"0x79","0x24","IDQ.ALL_MITE_CYCLES_ANY_UOPS","Change",,"Cycles MITE is delivering anything     ",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x153",0,"0x10030",,0,0,0,0,0,0,"TRUE",1,0,0,0,,,
"0x79","0x24","IDQ.ALL_MITE_CYCLES_4_UOPS","Change",,"Cycles MITE is delivering 4 Uops     ",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x453",0,"0x10030",,0,0,0,0,0,0,"TRUE",4,0,0,0,,,
"0x79","0x3c","IDQ.MITE_ALL_UOPS","Change",,"Uops delivered to Instruction Decode Queue (IDQ) from MITE path",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10030",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x8","0x1","DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK",,,"Load misses in all DTLB levels that cause page walks",,400,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10025",,0,0,0,0,0,0,,0,0,0,0,,,
"0x8","0x2","DTLB_LOAD_MISSES.WALK_COMPLETED",,,"Load misses at all DTLB levels that cause completed page walks",,400,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10025",,0,0,0,0,0,0,,0,0,0,0,,,
"0x8","0x4","DTLB_LOAD_MISSES.WALK_DURATION",,,"Cycles when PMH is busy with page walks",,400,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10025",,0,0,0,0,0,0,,0,0,0,0,,,
"0x8","0x10","DTLB_LOAD_MISSES.STLB_HIT",,,"Load operations that miss the first DTLB level but hit the second and do not cause page walks",,400,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10025",,0,0,0,0,0,0,,0,0,0,0,,,
"0x80","0x2","ICACHE.MISSES",,,"Instruction cache, streaming buffer and victim cache misses",,1000,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1002E",,0,0,0,0,0,0,,0,0,0,0,,,
"0x85","0x1","ITLB_MISSES.MISS_CAUSES_A_WALK",,,"Misses at all ITLB levels that cause page walks",,800,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1003F",,0,0,0,0,0,0,,0,0,0,0,,,
"0x85","0x2","ITLB_MISSES.WALK_COMPLETED",,,"Misses in all ITLB levels that cause completed page walks",,800,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1003F",,0,0,0,0,0,0,,0,0,0,0,,,
"0x85","0x4","ITLB_MISSES.WALK_DURATION",,,"Cycles when PMH is busy with page walks",,800,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x1003F",,0,0,0,0,0,0,,0,0,0,0,,,
"0x85","0x10","ITLB_MISSES.STLB_HIT",,,"Operations that miss the first ITLB level but hit the second and do not cause any page walks",,800,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1003F",,0,0,0,0,0,0,,0,0,0,0,,,
"0x87","0x1","ILD_STALL.LCP",,,"Stalls caused by changing prefix length of the instruction.",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10034",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x87","0x4","ILD_STALL.IQ_FULL",,,"Stall cycles because IQ is full",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10034",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x88","0x01","BR_INST_EXEC.CONDITIONAL",,,"Qualify conditional near branch instructions executed, but not necessarily retired.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0x88","0x02","BR_INST_EXEC.DIRECT_JMP",,,"Qualify unconditional branch instructions (excluding call and indirect branches) executed.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0x88","0x04","BR_INST_EXEC.INDIRECT_JMP_NON_CALL_RET",,,"Qualify indirect near branch instructions (excluding call/ret) executed",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0x88","0x08","BR_INST_EXEC.RETURN_NEAR",,,"Qualify  near return instructions executed, but not necessarily retired.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0x88","0x10","BR_INST_EXEC.DIRECT_NEAR_CALL",,,"Qualify direct near call instructions executed.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0x88","0x20","BR_INST_EXEC.INDIRECT_NEAR_CALL",,,"Qualify indirect near call instructions executed.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0x88","0x40","BR_INST_EXEC.NONTAKEN",,,"Qualify not-taken branch instructions executed.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0x88","0x80","BR_INST_EXEC.TAKEN",,,"Qualify taken branch instructions executed.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0x88","0x41","BR_INST_EXEC.NONTAKEN_CONDITIONAL",,,"Not taken macro-conditional branches",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10009",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x88","0x81","BR_INST_EXEC.TAKEN_CONDITIONAL",,,"Taken speculative and retired macro-conditional branches",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10009",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x88","0x82","BR_INST_EXEC.TAKEN_DIRECT_JUMP",,,"Taken speculative and retired macro-conditional branch instructions excluding calls and indirects",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10009",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x88","0x84","BR_INST_EXEC.TAKEN_INDIRECT_JUMP_NON_CALL_RET",,,"Taken speculative and retired indirect branches excluding calls and returns",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10009",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x88","0x88","BR_INST_EXEC.TAKEN_INDIRECT_NEAR_RETURN","Change",,"Taken speculative and retired indirect branches with return mnemonic",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10009",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x88","0x90","BR_INST_EXEC.TAKEN_DIRECT_NEAR_CALL",,,"Taken speculative and retired direct near calls",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10009",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x88","0xA0","BR_INST_EXEC.TAKEN_INDIRECT_NEAR_CALL",,,"Taken speculative and retired indirect calls",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10009",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x88","0xC1","BR_INST_EXEC.ALL_CONDITIONAL","Change",,"Speculative and retired macro-conditional branches",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10009",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x88","0xC2","BR_INST_EXEC.ALL_DIRECT_JMP","Change",,"Speculative and retired macro-unconditional branches excluding calls and indirects",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10009",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x88","0xC4","BR_INST_EXEC.ALL_INDIRECT_JUMP_NON_CALL_RET","Change",,"Speculative and retired indirect branches excluding calls and returns",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10009",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x88","0xC8","BR_INST_EXEC.ALL_INDIRECT_NEAR_RETURN","Change",,"Speculative and retired indirect return branches.",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10009",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x88","0xD0","BR_INST_EXEC.ALL_DIRECT_NEAR_CALL","Change",,"Speculative and retired direct near calls",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10009",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x88","0xFF","BR_INST_EXEC.ALL_BRANCHES",,,"Speculative and retired  branches",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10009",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x89","0x01","BR_MISP_EXEC.CONDITIONAL",,,"Qualify conditional near branch instructions mispredicted.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0x89","0x04","BR_MISP_EXEC.INDIRECT_JMP_NON_CALL_RET",,,"Qualify indirect jump instructions (excluding call/ret) mispredicted.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0x89","0x08","BR_MISP_EXEC.RETURN_NEAR",,,"Qualify  near return instructions mispredicted.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0x89","0x10","BR_MISP_EXEC.DIRECT_NEAR_CALL",,,"Qualify direct near call instructionsmispredicted.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0x89","0x20","BR_MISP_EXEC.INDIRECT_NEAR_CALL",,,"Qualify indirect near call instructions mispredicted.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0x89","0x40","BR_MISP_EXEC.NONTAKEN",,,"Qualify not-taken branch instructions mispredicted.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0x89","0x80","BR_MISP_EXEC.TAKEN",,,"Qualify taken branch instructions mispredicted.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0x89","0x41","BR_MISP_EXEC.NONTAKEN_CONDITIONAL",,,"Not taken speculative and retired mispredicted macro conditional branches",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1000B",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x89","0x81","BR_MISP_EXEC.TAKEN_CONDITIONAL",,,"Taken speculative and retired mispredicted macro conditional branches",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1000B",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x89","0x84","BR_MISP_EXEC.TAKEN_INDIRECT_JUMP_NON_CALL_RET",,,"Taken speculative and retired mispredicted indirect branches excluding calls and returns",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1000B",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x89","0x88","BR_MISP_EXEC.TAKEN_RETURN_NEAR",,,"Taken speculative and retired mispredicted indirect branches with return mnemonic",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1000B",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x89","0x90","BR_MISP_EXEC.TAKEN_DIRECT_NEAR_CALL",,,"Taken speculative and retired mispredicted direct near calls",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1000B",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x89","0xA0","BR_MISP_EXEC.TAKEN_INDIRECT_NEAR_CALL",,,"Taken speculative and retired mispredicted indirect calls",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1000B",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x89","0xC1","BR_MISP_EXEC.ALL_CONDITIONAL","Change",,"Speculative and retired mispredicted macro conditional branches",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1000B",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x89","0xC4","BR_MISP_EXEC.ALL_INDIRECT_JUMP_NON_CALL_RET","Change",,"Mispredicted indirect branches excluding calls and returns",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1000B",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x89","0xD0","BR_MISP_EXEC.ALL_DIRECT_NEAR_CALL","Change",,"Speculative and retired mispredicted direct near calls",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1000B",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x89","0xFF","BR_MISP_EXEC.ALL_BRANCHES",,,"Speculative and retired mispredicted macro conditional branches",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x1000B",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x9C","0x1","IDQ_UOPS_NOT_DELIVERED.CORE",,,"Uops not delivered to Resource Allocation Table (RAT) per thread",,4,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x53",0,"0x10031",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0x9C","0x1","IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",,,"Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT)",,4,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x453",0,"0x10031",,0,0,0,0,0,0,"TRUE",4,0,0,0,,,
"0x9C","0x1","IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE",,,"Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT)",,4,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x353",0,"0x10031",,0,0,0,0,0,0,"TRUE",3,0,0,0,,,
"0x9C","0x1","IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE",,,,,4,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x253",0,"0x10031",,0,0,0,0,0,0,"TRUE",2,0,0,0,,,
"0x9C","0x1","IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE",,,,,4,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x153",0,"0x10031",,0,0,0,0,0,0,"TRUE",1,0,0,0,,,
"0x9C","0x1","IDQ_UOPS_NOT_DELIVERED.CYCLES_GE_1_UOP_DELIV.CORE",,,,,4,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x4D3",0,"0x10031",,0,0,0,0,0,0,"TRUE",4,1,0,0,,,
"0x9C","0x1","IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",,,,,4,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x1D3",0,"0x10031",,0,0,0,0,0,0,"TRUE",1,1,0,0,,,
"0xA1","0x1","UOPS_DISPATCHED_PORT.PORT_0",,,"Cycles per thread when uops are dispatched to port 0",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10602",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA1","0x2","UOPS_DISPATCHED_PORT.PORT_1",,,"Cycles per thread when uops are dispatched to port 1",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10602",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA1","0x4","UOPS_DISPATCHED_PORT.PORT_2_LD",,,"Cycles per thread when load uops are dispatched to port 2",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10602",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA1","0x8","UOPS_DISPATCHED_PORT.PORT_2_STA",,,"Cycles per thread when STA uops are dispatched to port 2",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10602",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA1","0x10","UOPS_DISPATCHED_PORT.PORT_3_LD",,,"Cycles per thread when load uops are dispatched to port 3",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10602",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA1","0x20","UOPS_DISPATCHED_PORT.PORT_3_STA",,,"Cycles per thread when STA uops are dispatched to port 3",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10602",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA1","0x40","UOPS_DISPATCHED_PORT.PORT_4",,,"Cycles per thread when uops are dispatched to port 4",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10602",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA1","0x80","UOPS_DISPATCHED_PORT.PORT_5",,,"Cycles per thread when uops are dispatched to port 5",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10602",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA1","0x1","UOPS_DISPATCHED_PORT.PORT_0_CORE",,,"Cycles per core when uops are dispatched to port 0",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x73",0,"0x10602",,0,0,0,0,0,0,"TRUE",0,0,1,0,,,
"0xA1","0x2","UOPS_DISPATCHED_PORT.PORT_1_CORE",,,"Cycles per core when uops are dispatched to port 1",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x73",0,"0x10602",,0,0,0,0,0,0,"TRUE",0,0,1,0,,,
"0xA1","0x40","UOPS_DISPATCHED_PORT.PORT_4_CORE",,,"Cycles per core when uops are dispatched to port 4",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x73",0,"0x10602",,0,0,0,0,0,0,"TRUE",0,0,1,0,,,
"0xA1","0x80","UOPS_DISPATCHED_PORT.PORT_5_CORE",,,"Cycles per core when uops are dispatched to port 5",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x73",0,"0x10602",,0,0,0,0,0,0,"TRUE",0,0,1,0,,,
"0xA1","0xC","UOPS_DISPATCHED_PORT.PORT_2",,,"Cycles per thread when load or STA uops are dispatched to port 2",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10602",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA1","0x30","UOPS_DISPATCHED_PORT.PORT_3",,,"Cycles per thread when load or STA uops are dispatched to port 3",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10602",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA1","0xC","UOPS_DISPATCHED_PORT.PORT_2_CORE",,,"Cycles per core when load or STA uops are dispatched to port 2",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x73",0,"0x10602",,0,0,0,0,0,0,"TRUE",0,0,1,0,,,
"0xA1","0x30","UOPS_DISPATCHED_PORT.PORT_3_CORE",,,"Cycles per core when load or STA uops are dispatched to port 3",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x73",0,"0x10602",,0,0,0,0,0,0,"TRUE",0,0,1,0,,,
"0xA2","0x1","RESOURCE_STALLS.ANY",,,"Resource-related stall cycles",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x105E3",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA2","0x2","RESOURCE_STALLS.LB",,,"Stall cycles caused by LB overflow",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x105E3",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA2","0x4","RESOURCE_STALLS.RS",,,"Stall cycles caused by absence of eligible entries in Reservation Station (RS)",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x105E3",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA2","0x8","RESOURCE_STALLS.SB",,,"Stall cycles caused by SB overflow",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x105E3",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA2","0x10","RESOURCE_STALLS.ROB",,,"ROB full stall cycles",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x105E3",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA2","0xE","RESOURCE_STALLS.MEM_RS",,,,,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x105E3",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA2","0xF0","RESOURCE_STALLS.OOO_RSRC",,,,,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x105E3",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA2","0xA","RESOURCE_STALLS.LB_SB",,,,,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x105E3",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xA3","0x01","CYCLE_ACTIVITY.CYCLES_L2_PENDING",,,"Cycles with pending L2 cache miss loads.",,,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,0x153
"0xA3","0x08","CYCLE_ACTIVITY.CYCLES_L1D_PENDING",,,"Cycles with pending L1 cache miss loads.",,,"2","2",0,2000000,0,0,0,0x853
"0xA3","0x04","CYCLE_ACTIVITY.CYCLES_NO_EXECUTE",,,"Total execution stalls",,,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,0x453
"0xA3","0x05","CYCLE_ACTIVITY.STALLS_L2_PENDING",,,"Execution stalls due to L2 cache misses.",,,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,0x553
"0xA3","0x06","CYCLE_ACTIVITY.STALLS_L1D_PENDING",,,"Execution stalls due to L1 data cache misses",,,"2","2",0,2000000,0,0,0,0xC53
"0xAB","0x1","DSB2MITE_SWITCHES.COUNT",,,"Decode Stream Buffer (DSB)-to-MITE switches",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10023",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xAB","0x2","DSB2MITE_SWITCHES.PENALTY_CYCLES",,,"Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10023",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xAC","0x2","DSB_FILL.OTHER_CANCEL",,,"Cases of cancelling valid DSB fill not because of exceeding way limit",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x1001F",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xAC","0x8","DSB_FILL.EXCEED_DSB_LINES",,,"Cycles when Decode Stream Buffer (DSB) fill encounter more than 3 Decode Stream Buffer (DSB) lines",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x1001F",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xAC","0xA","DSB_FILL.ALL_CANCEL","Change",,"Cases of cancelling valid Decode Stream Buffer (DSB) fill not because of exceeding way limit",,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x1001F",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xAE","0x1","ITLB.ITLB_FLUSH",,,"Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.",,800,"0,1,2,3","0,1,2,3,4,5,6,7",0,10000,0,0,0,"0x53",0,"0x1003E",,0,0,0,0,0,0,,0,0,0,0,,,
"0xB0","0x1","OFFCORE_REQUESTS.DEMAND_DATA_RD","Change",,"Demand Data Read requests sent to uncore",,100,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1006F",,0,0,0,0,0,0,,0,0,0,0,,,
"0xB0","0x2","OFFCORE_REQUESTS.DEMAND_CODE_RD","Change",,"Cacheable and noncachaeble code read requests",,100,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1006F",,0,0,0,0,0,0,,0,0,0,0,,,
"0xB0","0x4","OFFCORE_REQUESTS.DEMAND_RFO",,,"Demand RFO requests including regular RFOs, locks, ItoM",,100,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1006F",,0,0,0,0,0,0,,0,0,0,0,,,
"0xB0","0x8","OFFCORE_REQUESTS.ALL_DATA_RD","Change",,"Demand and prefetch data reads",,100,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1006F",,0,0,0,0,0,0,,0,0,0,0,,,
"0xB1","0x1","UOPS_DISPATCHED.THREAD",,,"Uops dispatched per thread",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10601",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xB1","0x1","UOPS_DISPATCHED.STALL_CYCLES",,,"Cases of no uops dispatched per thread",,20,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x1D3",0,"0x10601",,0,0,0,0,0,0,"TRUE",1,1,0,0,,,
"0xB1","0x2","UOPS_DISPATCHED.CORE",,,"Uops dispatched from any thread",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10601",,0,0,0,0,0,0,"CORE-ONLY",0,0,0,0,,,
"0xB2","0x1","OFFCORE_REQUESTS_BUFFER.SQ_FULL",,,"Cases when offcore requests buffer cannot take more entries for core",,100,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10070",,0,0,0,0,0,0,"CORE-ONLY",0,0,0,0,,,
"0xB6","0x1","AGU_BYPASS_CANCEL.COUNT",,,,,4,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10001",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xBD","0x1","TLB_FLUSH.DTLB_THREAD",,,"DTLB flush attempts of the thread-specific entries",,400,"0,1,2,3","0,1,2,3,4,5,6,7",0,10000,0,0,0,"0x53",0,"0x105FB",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xBD","0x20","TLB_FLUSH.STLB_ANY",,,"STLB flush attempts",,400,"0,1,2,3","0,1,2,3,4,5,6,7",0,10000,0,0,0,"0x53",0,"0x105FB",,0,0,0,0,0,0,"CORE-ONLY",0,0,0,0,,,
"0xBF","0x1","L1D_BLOCKS.LD_BANK_CONFLICT",,,"Dispatched loads cancelled due to L1D bank conflicts with other load ports",,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10019",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xBF","0x5","L1D_BLOCKS.BANK_CONFLICT_CYCLES",,,"Cycles when dispatched loads are cancelled due to L1D bank conflicts with other load ports",,40,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x153",0,"0x10019",,0,0,0,0,0,0,"TRUE",1,0,0,0,,,
"0xC0","0x0","INST_RETIRED.ALL",,,"Instructions (EOMs) retired",,1,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10036",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC0","0x1","INST_RETIRED.PREC_DIST",,,"Instructions retired. Uses PEBS.",,2,1,1,0,2000000,0,0,1,"0x53",0,"0x10036",,0,0,0,0,0,1,"TRUE",0,0,0,0,,,
"0xC1","0x2","OTHER_ASSISTS.ITLB_MISS_RETIRED",,,"Retired instructions experiencing ITLB misses. ",,800,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x105DD",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xC1","0x10","OTHER_ASSISTS.AVX_TO_SSE",,,"Number of transitions from AVX-256 to legacy SSE when penalty applicable.",,4000,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x105DD",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xC1","0x20","OTHER_ASSISTS.SSE_TO_AVX",,,"Number of transitions from SSE to AVX-256 when penalty applicable.",,4000,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x105DD",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xC2","0x1","UOPS_RETIRED.ALL","Change",,"Actually retired uops. ",,4000,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10604",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC2","0x2","UOPS_RETIRED.RETIRE_SLOTS","Change",,"Retirement slots used. ",,4000,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x10604",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC2","0x1","UOPS_RETIRED.ALL_PS",,,"Actually retired uops. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,2000000,0,0,1,"0x53",0,"0x10604",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC2","0x1","UOPS_RETIRED.STALL_CYCLES",,,"Cycles without actually retired uops. ",,2,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x1D3",0,"0x10604",,0,0,0,0,0,0,"TRUE",1,1,0,0,,,
"0xC2","0x1","UOPS_RETIRED.TOTAL_CYCLES",,,"Cycles with less than 10 actually retired uops. ",,2,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x10D3",0,"0x10604",,0,0,0,0,0,0,"TRUE",10,1,0,0,,,
"0xC2","0x2","UOPS_RETIRED.RETIRE_SLOTS_PS",,,"Retirement slots used. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,2000000,0,0,1,"0x53",0,"0x10604",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC2","0x1","UOPS_RETIRED.CORE_STALL_CYCLES",,,"Cycles without actually retired uops. ",,2,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x1F3",0,"0x10604",,0,0,0,0,0,0,"TRUE",1,1,0,0,,,
"0xC3","0x2","MACHINE_CLEARS.MEMORY_ORDERING",,,"Counts the number of machine clears due to memory order conflicts.",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1005D",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC3","0x4","MACHINE_CLEARS.SMC",,,"Self-modifying code (SMC) detected.",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1005D",,0,0,0,0,0,0,"CORE-ONLY",0,0,0,0,,,
"0xC3","0x20","MACHINE_CLEARS.MASKMOV",,,"This event counts the number of executed Intel AVX masked load operations that refer to an illegal address range with the mask bits set to 0. ",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1005D",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC4","0x1","BR_INST_RETIRED.CONDITIONAL","Change",,"Conditional branch instructions retired. ",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,400000,0,0,0,"0x53",0,"0x1000A",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC4","0x2","BR_INST_RETIRED.NEAR_CALL","Change",,"Direct and indirect near call instructions retired. ",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,10000,0,0,0,"0x53",0,"0x1000A",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC4","0x0","BR_INST_RETIRED.ALL_BRANCHES",,,"All (macro) branch instructions retired.",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,400000,0,0,0,"0x53",0,"0x1000A",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC4","0x8","BR_INST_RETIRED.NEAR_RETURN","Change",,"Return instructions retired. ",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,10000,0,0,0,"0x53",0,"0x1000A",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC4","0x10","BR_INST_RETIRED.NOT_TAKEN",,,"Not taken branch instructions retired. ",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,400000,0,0,0,"0x53",0,"0x1000A",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC4","0x20","BR_INST_RETIRED.NEAR_TAKEN","Change",,"Taken branch instructions retired. ",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,400000,0,0,0,"0x53",0,"0x1000A",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC4","0x40","BR_INST_RETIRED.FAR_BRANCH",,,"Far branch instructions retired. ",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,10000,0,0,0,"0x53",0,"0x1000A",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC4","0x1","BR_INST_RETIRED.CONDITIONAL_PS",,,"Conditional branch instructions retired. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,400000,0,0,1,"0x53",0,"0x1000A",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC4","0x2","BR_INST_RETIRED.NEAR_CALL_PS",,,"Direct and indirect near call instructions retired. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,10000,0,0,1,"0x53",0,"0x1000A",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC4","0x4","BR_INST_RETIRED.ALL_BRANCHES_PS",,,"All (macro) branch instructions retired. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,400000,0,0,1,"0x53",0,"0x1000A",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC4","0x8","BR_INST_RETIRED.NEAR_RETURN_PS",,,"Return instructions retired. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,10000,0,0,1,"0x53",0,"0x1000A",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC4","0x20","BR_INST_RETIRED.NEAR_TAKEN_PS",,,"Taken branch instructions retired. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,400000,0,0,1,"0x53",0,"0x1000A",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC4","0x2","BR_INST_RETIRED.NEAR_CALL_R3","Change",,"Direct and indirect macro near call instructions retired (captured in ring 3). ",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,10000,0,0,0,"0x51",0,"0x1000A",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC4","0x2","BR_INST_RETIRED.NEAR_CALL_R3_PS",,,"Direct and indirect macro near call instructions retired (captured in ring 3). Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,10000,0,0,1,"0x51",0,"0x1000A",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC5","0x1","BR_MISP_RETIRED.CONDITIONAL","Change",,"Mispredicted conditional branch instructions retired. ",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,400000,0,0,0,"0x53",0,"0x1000C",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC5","0x2","BR_MISP_RETIRED.NEAR_CALL","Change",,"Direct and indirect mispredicted near call instructions retired. ",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,10000,0,0,0,"0x53",0,"0x1000C",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC5","0x0","BR_MISP_RETIRED.ALL_BRANCHES",,,"All mispredicted macro branch instructions retired.",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,400000,0,0,0,"0x53",0,"0x1000C",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC5","0x10","BR_MISP_RETIRED.NOT_TAKEN","Change",,"Mispredicted not taken branch instructions retired. ",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,400000,0,0,0,"0x53",0,"0x1000C",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC5","0x20","BR_MISP_RETIRED.TAKEN","Change",,"Mispredicted taken branch instructions retired. ",,8,"0,1,2,3","0,1,2,3,4,5,6,7",0,400000,0,0,0,"0x53",0,"0x1000C",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC5","0x1","BR_MISP_RETIRED.CONDITIONAL_PS",,,"Mispredicted conditional branch instructions retired. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,400000,0,0,1,"0x53",0,"0x1000C",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC5","0x2","BR_MISP_RETIRED.NEAR_CALL_PS",,,"Direct and indirect mispredicted near call instructions retired. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,10000,0,0,1,"0x53",0,"0x1000C",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC5","0x4","BR_MISP_RETIRED.ALL_BRANCHES_PS",,,"Mispredicted macro branch instructions retired. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,400000,0,0,1,"0x53",0,"0x1000C",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC5","0x10","BR_MISP_RETIRED.NOT_TAKEN_PS",,,"Mispredicted not taken branch instructions retired. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,400000,0,0,1,"0x53",0,"0x1000C",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xC5","0x20","BR_MISP_RETIRED.TAKEN_PS",,,"Mispredicted taken branch instructions retired. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,400000,0,0,1,"0x53",0,"0x1000C",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xCA","0x2","FP_ASSIST.X87_OUTPUT",,,"Number of X87 assists due to output value.",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10029",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xCA","0x4","FP_ASSIST.X87_INPUT",,,"Number of X87 assists due to input value.",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10029",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xCA","0x8","FP_ASSIST.SIMD_OUTPUT",,,"Number of SIMD FP assists due to Output values",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10029",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xCA","0x10","FP_ASSIST.SIMD_INPUT",,,"Number of SIMD FP assists due to input values",,20,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x10029",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xCA","0x1E","FP_ASSIST.ANY",,,"Cycles with any input/output SSE or FP assist",,2,"0,1,2,3","0,1,2,3",0,100000,0,0,0,"0x153",0,"0x10029",,0,0,0,0,0,0,"THREAD-ONLY",1,0,0,0,,,
"0xCB","0x1","HW_INTERRUPTS.RECEIVED",,,"Hardware interruptions received by the processor",,10,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1002C",,0,0,0,0,0,0,"TRUE",0,0,0,0,,,
"0xCC","0x20","ROB_MISC_EVENTS.LBR_INSERTS",,,"Сases of saving new LBR records by hardware.",,4000,"0,1,2,3","0,1,2,3,4,5,6,7",0,2000000,0,0,0,"0x53",0,"0x105E4",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xCD","0x1","MEM_TRANS_RETIRED.LOAD_LATENCY",,,"Count Loads with specified latency threshold. PMC3 only.",,,,,,,"0x3F6",,,,,,,,,,,,,,,,,,,,
"0xCD","0x1","MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",,,"Loads with latency value being above 4",,2,3,3,0,100000,"0x3F6","0x4",1,"0x53",1,"0x10063",,0,0,0,0,0,1,"THREAD-ONLY",0,0,0,0,,,
"0xCD","0x1","MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",,,"Loads with latency value being above 8",,2,3,3,0,50000,"0x3F6","0x8",1,"0x53",1,"0x10063",,0,0,0,0,0,1,"THREAD-ONLY",0,0,0,0,,,
"0xCD","0x1","MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",,,"Loads with latency value being above 16",,2,3,3,0,20000,"0x3F6","0x10",1,"0x53",1,"0x10063",,0,0,0,0,0,1,"THREAD-ONLY",0,0,0,0,,,
"0xCD","0x1","MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",,,"Loads with latency value being above 32",,2,3,3,0,10000,"0x3F6","0x20",1,"0x53",1,"0x10063",,0,0,0,0,0,1,"THREAD-ONLY",0,0,0,0,,,
"0xCD","0x1","MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",,,"Loads with latency value being above 64",,2,3,3,0,2000,"0x3F6","0x40",1,"0x53",1,"0x10063",,0,0,0,0,0,1,"THREAD-ONLY",0,0,0,0,,,
"0xCD","0x1","MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",,,"Loads with latency value being above 128",,2,3,3,0,1000,"0x3F6","0x80",1,"0x53",1,"0x10063",,0,0,0,0,0,1,"THREAD-ONLY",0,0,0,0,,,
"0xCD","0x1","MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",,,"Loads with latency value being above 256",,2,3,3,0,500,"0x3F6","0x100",1,"0x53",1,"0x10063",,0,0,0,0,0,1,"THREAD-ONLY",0,0,0,0,,,
"0xCD","0x1","MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",,,"Loads with latency value being above 512",,2,3,3,0,100,"0x3F6","0x200",1,"0x53",1,"0x10063",,0,0,0,0,0,1,"THREAD-ONLY",0,0,0,0,,,
"0xCD","0x2","MEM_TRANS_RETIRED.PRECISE_STORE",,,,,2,3,3,0,2000000,0,0,1,"0x53",1,"0x10063",,0,0,0,0,1,1,"THREAD-ONLY",0,0,0,0,,,
"0xD0","0x01","MEM_UOPS_RETIRED.LOADS",,,"Qualify retired memory uops that are loads. Combine with umask 10H, 20H, 40H, 80H.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0xD0","0x02","MEM_UOPS_RETIRED.STORES",,,"Qualify retired memory uops that are stores. Combine with umask 10H, 20H, 40H, 80H.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0xD0","0x10","MEM_UOPS_RETIRED.STLB_MISS",,,"Qualify retired memory uops with STLB miss. Must combine with umask 01H, 02H, to produce counts.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0xD0","0x20","MEM_UOPS_RETIRED.LOCK",,,"Qualify retired memory uops with lock. Must combine with umask 01H, 02H, to produce counts.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0xD0","0x40","MEM_UOPS_RETIRED.SPLIT",,,"Qualify retired memory uops with line split. Must combine with umask 01H, 02H, to produce counts.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0xD0","0x80","MEM_UOPS_RETIRED.ALL",,,"Qualify any retired memory uops. Must combine with umask 01H, 02H, to produce counts.",,,,,,,,,,,,,,,,,,,,,,,,,,,
"0xD0","0x11","MEM_UOPS_RETIRED.STLB_MISS_LOADS","Change",,"Load uops with true STLB miss retired to architected path. ",,4000,"0,1,2,3","0,1,2,3",0,100000,0,0,0,"0x53",0,"0x10064",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD0","0x12","MEM_UOPS_RETIRED.STLB_MISS_STORES","Change",,"Store uops with true STLB miss retired to architected path. ",,4000,"0,1,2,3","0,1,2,3",0,100000,0,0,0,"0x53",0,"0x10064",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD0","0x21","MEM_UOPS_RETIRED.LOCK_LOADS","Change",,"Load uops with locked access retired to architected path. ",,4000,"0,1,2,3","0,1,2,3",0,10000,0,0,0,"0x53",0,"0x10064",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD0","0x41","MEM_UOPS_RETIRED.SPLIT_LOADS","Change",,"Line-splitted load uops retired to architected path. ",,4000,"0,1,2,3","0,1,2,3",0,100000,0,0,0,"0x53",0,"0x10064",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD0","0x42","MEM_UOPS_RETIRED.SPLIT_STORES","Change",,"Line-splitted store uops retired to architected path. ",,4000,"0,1,2,3","0,1,2,3",0,100000,0,0,0,"0x53",0,"0x10064",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD0","0x81","MEM_UOPS_RETIRED.ALL_LOADS","Change",,"Load uops retired to architected path with filter on bits 0 and 1 applied. ",,4000,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x53",0,"0x10064",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD0","0x82","MEM_UOPS_RETIRED.ALL_STORES","Change",,"Store uops retired to architected path with filter on bits 0 and 1 applied. ",,4000,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x53",0,"0x10064",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD0","0x11","MEM_UOPS_RETIRED.STLB_MISS_LOADS_PS","Change",,"Load uops with true STLB miss retired to architected path. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,100000,0,0,1,"0x53",0,"0x10064",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD0","0x12","MEM_UOPS_RETIRED.STLB_MISS_STORES_PS","Change",,"Store uops true STLB miss retired to architected path. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,100000,0,0,1,"0x53",0,"0x10064",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD0","0x21","MEM_UOPS_RETIRED.LOCK_LOADS_PS","Change",,"Load uops with locked access retired to architected path. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,10000,0,0,1,"0x53",0,"0x10064",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD0","0x41","MEM_UOPS_RETIRED.SPLIT_LOADS_PS","Change",,"Line-splitted load uops retired to architected path. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,100000,0,0,1,"0x53",0,"0x10064",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD0","0x42","MEM_UOPS_RETIRED.SPLIT_STORES_PS","Change",,"Line-splitted store uops retired to architected path. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,100000,0,0,1,"0x53",0,"0x10064",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD0","0x81","MEM_UOPS_RETIRED.ALL_LOADS_PS","Change",,"Load uops retired to architected path with filter on bits 0 and 1 applied. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,2000000,0,0,1,"0x53",0,"0x10064",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD0","0x82","MEM_UOPS_RETIRED.ALL_STORES_PS","Change",,"Store uops retired to architected path with filter on bits 0 and 1 applied. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,2000000,0,0,1,"0x53",0,"0x10064",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD1","0x1","MEM_LOAD_UOPS_RETIRED.L1_HIT","Change",,"Retired load uops with L1 cache hits as data sources. ",,4000,"0,1,2,3","0,1,2,3",0,2000000,0,0,0,"0x53",0,"0x10062",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD1","0x2","MEM_LOAD_UOPS_RETIRED.L2_HIT","Change",,"Retired load uops with L2 cache hits as data sources. ",,4000,"0,1,2,3","0,1,2,3",0,100000,0,0,0,"0x53",0,"0x10062",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD1","0x4","MEM_LOAD_UOPS_RETIRED.LLC_HIT","Change",,"Retired load uops which data sources were data hits in LLC without snoops required. ",,4000,"0,1,2,3","0,1,2,3",0,50000,0,0,0,"0x53",0,"0x10062",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD1","0x40","MEM_LOAD_UOPS_RETIRED.HIT_LFB","Change",,"Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready. ",,4000,"0,1,2,3","0,1,2,3",0,100000,0,0,0,"0x53",0,"0x10062",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD1","0x1","MEM_LOAD_UOPS_RETIRED.L1_HIT_PS","Change",,"Retired load uops with L1 cache hits as data sources. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,2000000,0,0,1,"0x53",0,"0x10062",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD1","0x2","MEM_LOAD_UOPS_RETIRED.L2_HIT_PS","Change",,"Retired load uops with L2 cache hits as data sources. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,100000,0,0,1,"0x53",0,"0x10062",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD1","0x4","MEM_LOAD_UOPS_RETIRED.LLC_HIT_PS","Change",,"Retired load uops which data sources were data hits in LLC without snoops required. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,50000,0,0,1,"0x53",0,"0x10062",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD1","0x40","MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS","Change",,"Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,100000,0,0,1,"0x53",0,"0x10062",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD2","0x1","MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_MISS","Change",,"Retired load uops which data sources were LLC hit and cross-core snoop missed in on-pkg core cache. ",,4000,"0,1,2,3","0,1,2,3",0,20000,0,0,0,"0x53",0,"0x1005F",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD2","0x2","MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HIT","Change",,"Retired load uops which data sources were LLC and cross-core snoop hits in on-pkg core cache. ",,4000,"0,1,2,3","0,1,2,3",0,20000,0,0,0,"0x53",0,"0x1005F",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD2","0x4","MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HITM","Change",,"Retired load uops which data sources were HitM responses from shared LLC. ",,4000,"0,1,2,3","0,1,2,3",0,20000,0,0,0,"0x53",0,"0x1005F",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD2","0x8","MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_NONE","Change",,"Retired load uops which data sources were hits in LLC without snoops required. ",,4000,"0,1,2,3","0,1,2,3",0,100000,0,0,0,"0x53",0,"0x1005F",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD2","0x1","MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_MISS_PS","Change",,"Retired load uops which data sources were LLC hit and cross-core snoop missed in on-pkg core cache. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,20000,0,0,1,"0x53",0,"0x1005F",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD2","0x2","MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HIT_PS","Change",,"Retired load uops which data sources were LLC and cross-core snoop hits in on-pkg core cache. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,20000,0,0,1,"0x53",0,"0x1005F",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD2","0x4","MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HITM_PS","Change",,"Retired load uops which data sources were HitM responses from shared LLC. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,20000,0,0,1,"0x53",0,"0x1005F",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD2","0x8","MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_NONE_PS","Change",,"Retired load uops which data sources were hits in LLC without snoops required. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,100000,0,0,1,"0x53",0,"0x1005F",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD4","0x2","MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS","Change",,"Retired load uops with unknown information as data source in cache serviced the load. ",,4000,"0,1,2,3","0,1,2,3",0,10000,0,0,0,"0x53",0,"0x10061",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xD4","0x2","MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS_PS","Change",,"Retired load uops with unknown information as data source in cache serviced the load. Uses PEBS.",,2,"0,1,2,3","0,1,2,3",0,10000,0,0,1,"0x53",0,"0x10061",,0,0,0,0,0,0,"THREAD-ONLY",0,0,0,0,,,
"0xF0","0x1","L2_TRANS.DEMAND_DATA_RD","Change",,"Demand Data Read requests that access L2 cache",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10051",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF0","0x2","L2_TRANS.RFO","Change",,"RFO requests that access L2 cache",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10051",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF0","0x4","L2_TRANS.CODE_RD","Change",,"L2 cache accesses when fetching instructions",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10051",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF0","0x8","L2_TRANS.ALL_PF","Change",,"L2 or LLC HW prefetches that access L2 cache",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10051",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF0","0x10","L2_TRANS.L1D_WB","Change",,"L1D writebacks that access L2 cache",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10051",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF0","0x20","L2_TRANS.L2_FILL","Change",,"L2 fill requests that access L2 cache",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10051",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF0","0x40","L2_TRANS.L2_WB","Change",,"L2 writebacks that access L2 cache",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10051",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF0","0x80","L2_TRANS.ALL_REQUESTS","Change",,"Transactions accessing L2 pipe",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,200000,0,0,0,"0x53",0,"0x10051",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF1","0x1","L2_LINES_IN.I",,,"L2 cache lines in I state filling L2",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1004A",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF1","0x2","L2_LINES_IN.S",,,"L2 cache lines in S state filling L2",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1004A",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF1","0x4","L2_LINES_IN.E",,,"L2 cache lines in E state filling L2",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1004A",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF1","0x7","L2_LINES_IN.ALL","Change",,"L2 cache lines filling L2",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1004A",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF2","0x1","L2_LINES_OUT.DEMAND_CLEAN",,,"Clean L2 cache lines evicted by demand",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1004B",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF2","0x2","L2_LINES_OUT.DEMAND_DIRTY",,,"Dirty L2 cache lines evicted by demand",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1004B",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF2","0x4","L2_LINES_OUT.PF_CLEAN","Change",,"Clean L2 cache lines evicted by L2 prefetch",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1004B",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF2","0x8","L2_LINES_OUT.PF_DIRTY","Change",,"Dirty L2 cache lines evicted by L2 prefetch",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1004B",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF2","0x0A","L2_LINES_OUT.DIRTY_ALL","Change",,"Dirty L2 cache lines filling the L2",,80,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x1004B",,0,0,0,0,0,0,,0,0,0,0,,,
"0xF4","0x10","SQ_MISC.SPLIT_LOCK",,,"Split locks in SQ",,100,"0,1,2,3","0,1,2,3,4,5,6,7",0,100000,0,0,0,"0x53",0,"0x105F5",,0,0,0,0,0,0,,0,0,0,0,,,
