

================================================================
== Vitis HLS Report for 'radix_sort_hex_batch_61_1_Pipeline_output_bucket'
================================================================
* Date:           Mon Apr 24 22:45:48 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.496 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15627|    15627|  0.156 ms|  0.156 ms|  15627|  15627|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- output_bucket  |    15625|    15625|         2|          1|          1|  15625|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       57|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       31|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       31|       93|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln53_fu_77_p2   |         +|   0|  0|  21|          14|           1|
    |add_ln54_fu_87_p2   |         +|   0|  0|  22|          15|          14|
    |icmp_ln53_fu_71_p2  |      icmp|   0|  0|  12|          14|          11|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  57|          44|          28|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_6     |   9|          2|   14|         28|
    |k_fu_32                  |   9|          2|   14|         28|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   30|         60|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |k_6_reg_114              |  14|   0|   14|          0|
    |k_fu_32                  |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|  radix_sort_hex_batch.61.1_Pipeline_output_bucket|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|  radix_sort_hex_batch.61.1_Pipeline_output_bucket|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|  radix_sort_hex_batch.61.1_Pipeline_output_bucket|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|  radix_sort_hex_batch.61.1_Pipeline_output_bucket|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|  radix_sort_hex_batch.61.1_Pipeline_output_bucket|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|  radix_sort_hex_batch.61.1_Pipeline_output_bucket|  return value|
|bucket_address0                          |  out|   15|   ap_memory|                                            bucket|         array|
|bucket_ce0                               |  out|    1|   ap_memory|                                            bucket|         array|
|bucket_q0                                |   in|   32|   ap_memory|                                            bucket|         array|
|multi_radix_hex_loser_temp0_60_address0  |  out|   14|   ap_memory|                    multi_radix_hex_loser_temp0_60|         array|
|multi_radix_hex_loser_temp0_60_ce0       |  out|    1|   ap_memory|                    multi_radix_hex_loser_temp0_60|         array|
|multi_radix_hex_loser_temp0_60_we0       |  out|    1|   ap_memory|                    multi_radix_hex_loser_temp0_60|         array|
|multi_radix_hex_loser_temp0_60_d0        |  out|   32|   ap_memory|                    multi_radix_hex_loser_temp0_60|         array|
+-----------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+

