# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FPGA.srcs/sources_1/ip/sixteen_bit_MAC_dsp/sim/sixteen_bit_MAC_dsp.vhd" \

# Do not sort compile order
nosort
