$date
	Sun Nov 21 12:07:56 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! o $end
$var reg 1 " selector $end
$var reg 1 # x $end
$var reg 1 $ y $end
$scope module m $end
$var wire 1 % nselector $end
$var wire 1 ! o $end
$var wire 1 & o1 $end
$var wire 1 ' o2 $end
$var wire 1 " selector $end
$var wire 1 # x $end
$var wire 1 ( y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z(
x'
x&
x%
1$
0#
0"
x!
$end
#2
0$
1#
#4
1$
0#
1"
#6
0$
1#
#8
1$
0#
0"
#10
0$
1#
#12
1$
0#
1"
#14
0$
1#
#16
1$
0#
0"
#18
0$
1#
#20
1$
0#
1"
#22
0$
1#
#24
1$
0#
0"
#26
0$
1#
#28
1$
0#
1"
#30
0$
1#
#32
1$
0#
0"
#34
0$
1#
#36
1$
0#
1"
#38
0$
1#
#40
1$
0#
0"
#42
0$
1#
#44
1$
0#
1"
#46
0$
1#
#48
1$
0#
0"
#50
0$
1#
#52
1$
0#
1"
#54
0$
1#
#56
1$
0#
0"
#58
0$
1#
#60
1$
0#
1"
#62
0$
1#
#64
1$
0#
0"
#66
0$
1#
#68
1$
0#
1"
#70
0$
1#
#72
1$
0#
0"
#74
0$
1#
#76
1$
0#
1"
#78
0$
1#
#80
1$
0#
0"
#82
0$
1#
#84
1$
0#
1"
#86
0$
1#
#88
1$
0#
0"
#90
0$
1#
#92
1$
0#
1"
#94
0$
1#
#96
1$
0#
0"
#98
0$
1#
#100
1$
0#
1"
#102
0$
1#
#104
1$
0#
0"
#106
0$
1#
#108
1$
0#
1"
#110
0$
1#
#112
1$
0#
0"
#114
0$
1#
#116
1$
0#
1"
#118
0$
1#
#120
1$
0#
0"
#122
0$
1#
#124
1$
0#
1"
#126
0$
1#
#128
1$
0#
0"
