0.7
2020.2
Nov 18 2020
09:47:47
Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v,1762603184,verilog,,Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v,,bias_ram_fc2,,,,,,,,
Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v,1762603199,verilog,,Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v,,bias_ram_rd3,,,,,,,,
Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v,1762603176,verilog,,Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v,,bias_weight_fc3,,,,,,,,
Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/sim/mult_8.vhd,1760344456,vhdl,,,,mult_8,,,,,,,,
Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v,1762603192,verilog,,Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v,,weight_ram_fc2,,,,,,,,
Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v,1760343730,verilog,,Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v,,weight_ram_fc3,,,,,,,,
Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v,1762603207,verilog,,Y:/Code/github/ASIC-PYNQ/LAB8/rtl/adder_tree.v,,weight_ram_rd3,,,,,,,,
Y:/Code/github/ASIC-PYNQ/LAB8/rtl/adder_tree.v,1763811914,verilog,,Y:/Code/github/ASIC-PYNQ/LAB8/rtl/adder_tree3.v,,adder_tree,,,,,,,,
Y:/Code/github/ASIC-PYNQ/LAB8/rtl/adder_tree3.v,1763811899,verilog,,Y:/Code/github/ASIC-PYNQ/LAB8/rtl/fc.v,,adder_tree3,,,,,,,,
Y:/Code/github/ASIC-PYNQ/LAB8/rtl/fc.v,1763811935,verilog,,Y:/Code/github/ASIC-PYNQ/LAB8/rtl/fc_2.v,,fc_1,,,,,,,,
Y:/Code/github/ASIC-PYNQ/LAB8/rtl/fc_2.v,1763811906,verilog,,Y:/Code/github/ASIC-PYNQ/LAB8/rtl/fc_3.v,,fc_2,,,,,,,,
Y:/Code/github/ASIC-PYNQ/LAB8/rtl/fc_3.v,1763811869,verilog,,Y:/Code/github/ASIC-PYNQ/LAB8/rtl/multi_array.v,,fc_3,,,,,,,,
Y:/Code/github/ASIC-PYNQ/LAB8/rtl/multi_array.v,1763811869,verilog,,Y:/Code/github/ASIC-PYNQ/LAB8/rtl/top.v,,multiplier_array,,,,,,,,
Y:/Code/github/ASIC-PYNQ/LAB8/rtl/top.v,1763829493,verilog,,Y:/Code/github/ASIC-PYNQ/LAB8/sim/test_bench.v,,fc_top_ip,,,,,,,,
Y:/Code/github/ASIC-PYNQ/LAB8/sim/test_bench.v,1763829894,verilog,,,,tb_fc_top_ip,,,,,,,,
