# Useful Links

### Forwarding Unit and Stalling for Hazards
[https://www.fpga4student.com/2017/06/32-bit-pipelined-mips-processor-in-verilog-3.html]
