

================================================================
== Vitis HLS Report for 'seq_align_global_Pipeline_traceback_logic'
================================================================
* Date:           Tue Aug  8 00:16:41 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_multiple_align_sa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.721 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- traceback_logic  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ultimate_col_value = alloca i32 1"   --->   Operation 6 'alloca' 'ultimate_col_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ultimate_row_value = alloca i32 1"   --->   Operation 7 'alloca' 'ultimate_row_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 255, i32 %ultimate_row_value"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 255, i32 %ultimate_col_value"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.03>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%ultimate_col_value_2 = load i32 %ultimate_col_value" [seq_align_multiple.cpp:925]   --->   Operation 11 'load' 'ultimate_col_value_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ultimate_row_value_2 = load i32 %ultimate_row_value"   --->   Operation 12 'load' 'ultimate_row_value_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.35ns)   --->   "%or_ln899 = or i32 %ultimate_col_value_2, i32 %ultimate_row_value_2" [seq_align_multiple.cpp:899]   --->   Operation 14 'or' 'or_ln899' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln899, i32 31" [seq_align_multiple.cpp:899]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln899 = br i1 %tmp, void %while.body, void %while.cond.while.end_crit_edge.exitStub" [seq_align_multiple.cpp:899]   --->   Operation 16 'br' 'br_ln899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln925 = trunc i32 %ultimate_col_value_2" [seq_align_multiple.cpp:925]   --->   Operation 17 'trunc' 'trunc_ln925' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %ultimate_row_value_2, i32 5, i32 7" [seq_align_multiple.cpp:925]   --->   Operation 18 'partselect' 'lshr_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %lshr_ln1, i8 0" [seq_align_multiple.cpp:925]   --->   Operation 19 'bitconcatenate' 'tmp_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.79ns)   --->   "%add_ln925 = add i11 %tmp_5, i11 %trunc_ln925" [seq_align_multiple.cpp:925]   --->   Operation 20 'add' 'add_ln925' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln925 = zext i11 %add_ln925" [seq_align_multiple.cpp:925]   --->   Operation 21 'zext' 'zext_ln925' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%traceback_V_addr = getelementptr i2 %traceback_V, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 22 'getelementptr' 'traceback_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%traceback_V_1_addr = getelementptr i2 %traceback_V_1, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 23 'getelementptr' 'traceback_V_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%traceback_V_2_addr = getelementptr i2 %traceback_V_2, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 24 'getelementptr' 'traceback_V_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%traceback_V_3_addr = getelementptr i2 %traceback_V_3, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 25 'getelementptr' 'traceback_V_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%traceback_V_4_addr = getelementptr i2 %traceback_V_4, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 26 'getelementptr' 'traceback_V_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%traceback_V_5_addr = getelementptr i2 %traceback_V_5, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 27 'getelementptr' 'traceback_V_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%traceback_V_6_addr = getelementptr i2 %traceback_V_6, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 28 'getelementptr' 'traceback_V_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%traceback_V_7_addr = getelementptr i2 %traceback_V_7, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 29 'getelementptr' 'traceback_V_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%traceback_V_8_addr = getelementptr i2 %traceback_V_8, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 30 'getelementptr' 'traceback_V_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%traceback_V_9_addr = getelementptr i2 %traceback_V_9, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 31 'getelementptr' 'traceback_V_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%traceback_V_10_addr = getelementptr i2 %traceback_V_10, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 32 'getelementptr' 'traceback_V_10_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%traceback_V_11_addr = getelementptr i2 %traceback_V_11, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 33 'getelementptr' 'traceback_V_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%traceback_V_12_addr = getelementptr i2 %traceback_V_12, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 34 'getelementptr' 'traceback_V_12_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%traceback_V_13_addr = getelementptr i2 %traceback_V_13, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 35 'getelementptr' 'traceback_V_13_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%traceback_V_14_addr = getelementptr i2 %traceback_V_14, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 36 'getelementptr' 'traceback_V_14_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%traceback_V_15_addr = getelementptr i2 %traceback_V_15, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 37 'getelementptr' 'traceback_V_15_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%traceback_V_16_addr = getelementptr i2 %traceback_V_16, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 38 'getelementptr' 'traceback_V_16_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%traceback_V_17_addr = getelementptr i2 %traceback_V_17, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 39 'getelementptr' 'traceback_V_17_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%traceback_V_18_addr = getelementptr i2 %traceback_V_18, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 40 'getelementptr' 'traceback_V_18_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%traceback_V_19_addr = getelementptr i2 %traceback_V_19, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 41 'getelementptr' 'traceback_V_19_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%traceback_V_20_addr = getelementptr i2 %traceback_V_20, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 42 'getelementptr' 'traceback_V_20_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%traceback_V_21_addr = getelementptr i2 %traceback_V_21, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 43 'getelementptr' 'traceback_V_21_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%traceback_V_22_addr = getelementptr i2 %traceback_V_22, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 44 'getelementptr' 'traceback_V_22_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%traceback_V_23_addr = getelementptr i2 %traceback_V_23, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 45 'getelementptr' 'traceback_V_23_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%traceback_V_24_addr = getelementptr i2 %traceback_V_24, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 46 'getelementptr' 'traceback_V_24_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%traceback_V_25_addr = getelementptr i2 %traceback_V_25, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 47 'getelementptr' 'traceback_V_25_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%traceback_V_26_addr = getelementptr i2 %traceback_V_26, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 48 'getelementptr' 'traceback_V_26_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%traceback_V_27_addr = getelementptr i2 %traceback_V_27, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 49 'getelementptr' 'traceback_V_27_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%traceback_V_28_addr = getelementptr i2 %traceback_V_28, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 50 'getelementptr' 'traceback_V_28_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%traceback_V_29_addr = getelementptr i2 %traceback_V_29, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 51 'getelementptr' 'traceback_V_29_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%traceback_V_30_addr = getelementptr i2 %traceback_V_30, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 52 'getelementptr' 'traceback_V_30_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%traceback_V_31_addr = getelementptr i2 %traceback_V_31, i64 0, i64 %zext_ln925" [seq_align_multiple.cpp:925]   --->   Operation 53 'getelementptr' 'traceback_V_31_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.23ns)   --->   "%traceback_V_load = load i11 %traceback_V_addr" [seq_align_multiple.cpp:925]   --->   Operation 54 'load' 'traceback_V_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 55 [2/2] (1.23ns)   --->   "%traceback_V_1_load = load i11 %traceback_V_1_addr" [seq_align_multiple.cpp:925]   --->   Operation 55 'load' 'traceback_V_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 56 [2/2] (1.23ns)   --->   "%traceback_V_2_load = load i11 %traceback_V_2_addr" [seq_align_multiple.cpp:925]   --->   Operation 56 'load' 'traceback_V_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 57 [2/2] (1.23ns)   --->   "%traceback_V_3_load = load i11 %traceback_V_3_addr" [seq_align_multiple.cpp:925]   --->   Operation 57 'load' 'traceback_V_3_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 58 [2/2] (1.23ns)   --->   "%traceback_V_4_load = load i11 %traceback_V_4_addr" [seq_align_multiple.cpp:925]   --->   Operation 58 'load' 'traceback_V_4_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 59 [2/2] (1.23ns)   --->   "%traceback_V_5_load = load i11 %traceback_V_5_addr" [seq_align_multiple.cpp:925]   --->   Operation 59 'load' 'traceback_V_5_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 60 [2/2] (1.23ns)   --->   "%traceback_V_6_load = load i11 %traceback_V_6_addr" [seq_align_multiple.cpp:925]   --->   Operation 60 'load' 'traceback_V_6_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 61 [2/2] (1.23ns)   --->   "%traceback_V_7_load = load i11 %traceback_V_7_addr" [seq_align_multiple.cpp:925]   --->   Operation 61 'load' 'traceback_V_7_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 62 [2/2] (1.23ns)   --->   "%traceback_V_8_load = load i11 %traceback_V_8_addr" [seq_align_multiple.cpp:925]   --->   Operation 62 'load' 'traceback_V_8_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 63 [2/2] (1.23ns)   --->   "%traceback_V_9_load = load i11 %traceback_V_9_addr" [seq_align_multiple.cpp:925]   --->   Operation 63 'load' 'traceback_V_9_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 64 [2/2] (1.23ns)   --->   "%traceback_V_10_load = load i11 %traceback_V_10_addr" [seq_align_multiple.cpp:925]   --->   Operation 64 'load' 'traceback_V_10_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 65 [2/2] (1.23ns)   --->   "%traceback_V_11_load = load i11 %traceback_V_11_addr" [seq_align_multiple.cpp:925]   --->   Operation 65 'load' 'traceback_V_11_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 66 [2/2] (1.23ns)   --->   "%traceback_V_12_load = load i11 %traceback_V_12_addr" [seq_align_multiple.cpp:925]   --->   Operation 66 'load' 'traceback_V_12_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 67 [2/2] (1.23ns)   --->   "%traceback_V_13_load = load i11 %traceback_V_13_addr" [seq_align_multiple.cpp:925]   --->   Operation 67 'load' 'traceback_V_13_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 68 [2/2] (1.23ns)   --->   "%traceback_V_14_load = load i11 %traceback_V_14_addr" [seq_align_multiple.cpp:925]   --->   Operation 68 'load' 'traceback_V_14_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 69 [2/2] (1.23ns)   --->   "%traceback_V_15_load = load i11 %traceback_V_15_addr" [seq_align_multiple.cpp:925]   --->   Operation 69 'load' 'traceback_V_15_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 70 [2/2] (1.23ns)   --->   "%traceback_V_16_load = load i11 %traceback_V_16_addr" [seq_align_multiple.cpp:925]   --->   Operation 70 'load' 'traceback_V_16_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 71 [2/2] (1.23ns)   --->   "%traceback_V_17_load = load i11 %traceback_V_17_addr" [seq_align_multiple.cpp:925]   --->   Operation 71 'load' 'traceback_V_17_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 72 [2/2] (1.23ns)   --->   "%traceback_V_18_load = load i11 %traceback_V_18_addr" [seq_align_multiple.cpp:925]   --->   Operation 72 'load' 'traceback_V_18_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 73 [2/2] (1.23ns)   --->   "%traceback_V_19_load = load i11 %traceback_V_19_addr" [seq_align_multiple.cpp:925]   --->   Operation 73 'load' 'traceback_V_19_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 74 [2/2] (1.23ns)   --->   "%traceback_V_20_load = load i11 %traceback_V_20_addr" [seq_align_multiple.cpp:925]   --->   Operation 74 'load' 'traceback_V_20_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 75 [2/2] (1.23ns)   --->   "%traceback_V_21_load = load i11 %traceback_V_21_addr" [seq_align_multiple.cpp:925]   --->   Operation 75 'load' 'traceback_V_21_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 76 [2/2] (1.23ns)   --->   "%traceback_V_22_load = load i11 %traceback_V_22_addr" [seq_align_multiple.cpp:925]   --->   Operation 76 'load' 'traceback_V_22_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 77 [2/2] (1.23ns)   --->   "%traceback_V_23_load = load i11 %traceback_V_23_addr" [seq_align_multiple.cpp:925]   --->   Operation 77 'load' 'traceback_V_23_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 78 [2/2] (1.23ns)   --->   "%traceback_V_24_load = load i11 %traceback_V_24_addr" [seq_align_multiple.cpp:925]   --->   Operation 78 'load' 'traceback_V_24_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 79 [2/2] (1.23ns)   --->   "%traceback_V_25_load = load i11 %traceback_V_25_addr" [seq_align_multiple.cpp:925]   --->   Operation 79 'load' 'traceback_V_25_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 80 [2/2] (1.23ns)   --->   "%traceback_V_26_load = load i11 %traceback_V_26_addr" [seq_align_multiple.cpp:925]   --->   Operation 80 'load' 'traceback_V_26_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 81 [2/2] (1.23ns)   --->   "%traceback_V_27_load = load i11 %traceback_V_27_addr" [seq_align_multiple.cpp:925]   --->   Operation 81 'load' 'traceback_V_27_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 82 [2/2] (1.23ns)   --->   "%traceback_V_28_load = load i11 %traceback_V_28_addr" [seq_align_multiple.cpp:925]   --->   Operation 82 'load' 'traceback_V_28_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 83 [2/2] (1.23ns)   --->   "%traceback_V_29_load = load i11 %traceback_V_29_addr" [seq_align_multiple.cpp:925]   --->   Operation 83 'load' 'traceback_V_29_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 84 [2/2] (1.23ns)   --->   "%traceback_V_30_load = load i11 %traceback_V_30_addr" [seq_align_multiple.cpp:925]   --->   Operation 84 'load' 'traceback_V_30_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_2 : Operation 85 [2/2] (1.23ns)   --->   "%traceback_V_31_load = load i11 %traceback_V_31_addr" [seq_align_multiple.cpp:925]   --->   Operation 85 'load' 'traceback_V_31_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ultimate_row_value_2"   --->   Operation 86 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (1.23ns)   --->   "%traceback_V_load = load i11 %traceback_V_addr" [seq_align_multiple.cpp:925]   --->   Operation 87 'load' 'traceback_V_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 88 [1/2] (1.23ns)   --->   "%traceback_V_1_load = load i11 %traceback_V_1_addr" [seq_align_multiple.cpp:925]   --->   Operation 88 'load' 'traceback_V_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 89 [1/2] (1.23ns)   --->   "%traceback_V_2_load = load i11 %traceback_V_2_addr" [seq_align_multiple.cpp:925]   --->   Operation 89 'load' 'traceback_V_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 90 [1/2] (1.23ns)   --->   "%traceback_V_3_load = load i11 %traceback_V_3_addr" [seq_align_multiple.cpp:925]   --->   Operation 90 'load' 'traceback_V_3_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 91 [1/2] (1.23ns)   --->   "%traceback_V_4_load = load i11 %traceback_V_4_addr" [seq_align_multiple.cpp:925]   --->   Operation 91 'load' 'traceback_V_4_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 92 [1/2] (1.23ns)   --->   "%traceback_V_5_load = load i11 %traceback_V_5_addr" [seq_align_multiple.cpp:925]   --->   Operation 92 'load' 'traceback_V_5_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 93 [1/2] (1.23ns)   --->   "%traceback_V_6_load = load i11 %traceback_V_6_addr" [seq_align_multiple.cpp:925]   --->   Operation 93 'load' 'traceback_V_6_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 94 [1/2] (1.23ns)   --->   "%traceback_V_7_load = load i11 %traceback_V_7_addr" [seq_align_multiple.cpp:925]   --->   Operation 94 'load' 'traceback_V_7_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 95 [1/2] (1.23ns)   --->   "%traceback_V_8_load = load i11 %traceback_V_8_addr" [seq_align_multiple.cpp:925]   --->   Operation 95 'load' 'traceback_V_8_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 96 [1/2] (1.23ns)   --->   "%traceback_V_9_load = load i11 %traceback_V_9_addr" [seq_align_multiple.cpp:925]   --->   Operation 96 'load' 'traceback_V_9_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 97 [1/2] (1.23ns)   --->   "%traceback_V_10_load = load i11 %traceback_V_10_addr" [seq_align_multiple.cpp:925]   --->   Operation 97 'load' 'traceback_V_10_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 98 [1/2] (1.23ns)   --->   "%traceback_V_11_load = load i11 %traceback_V_11_addr" [seq_align_multiple.cpp:925]   --->   Operation 98 'load' 'traceback_V_11_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 99 [1/2] (1.23ns)   --->   "%traceback_V_12_load = load i11 %traceback_V_12_addr" [seq_align_multiple.cpp:925]   --->   Operation 99 'load' 'traceback_V_12_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 100 [1/2] (1.23ns)   --->   "%traceback_V_13_load = load i11 %traceback_V_13_addr" [seq_align_multiple.cpp:925]   --->   Operation 100 'load' 'traceback_V_13_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 101 [1/2] (1.23ns)   --->   "%traceback_V_14_load = load i11 %traceback_V_14_addr" [seq_align_multiple.cpp:925]   --->   Operation 101 'load' 'traceback_V_14_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 102 [1/2] (1.23ns)   --->   "%traceback_V_15_load = load i11 %traceback_V_15_addr" [seq_align_multiple.cpp:925]   --->   Operation 102 'load' 'traceback_V_15_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 103 [1/2] (1.23ns)   --->   "%traceback_V_16_load = load i11 %traceback_V_16_addr" [seq_align_multiple.cpp:925]   --->   Operation 103 'load' 'traceback_V_16_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 104 [1/2] (1.23ns)   --->   "%traceback_V_17_load = load i11 %traceback_V_17_addr" [seq_align_multiple.cpp:925]   --->   Operation 104 'load' 'traceback_V_17_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 105 [1/2] (1.23ns)   --->   "%traceback_V_18_load = load i11 %traceback_V_18_addr" [seq_align_multiple.cpp:925]   --->   Operation 105 'load' 'traceback_V_18_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 106 [1/2] (1.23ns)   --->   "%traceback_V_19_load = load i11 %traceback_V_19_addr" [seq_align_multiple.cpp:925]   --->   Operation 106 'load' 'traceback_V_19_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 107 [1/2] (1.23ns)   --->   "%traceback_V_20_load = load i11 %traceback_V_20_addr" [seq_align_multiple.cpp:925]   --->   Operation 107 'load' 'traceback_V_20_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 108 [1/2] (1.23ns)   --->   "%traceback_V_21_load = load i11 %traceback_V_21_addr" [seq_align_multiple.cpp:925]   --->   Operation 108 'load' 'traceback_V_21_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 109 [1/2] (1.23ns)   --->   "%traceback_V_22_load = load i11 %traceback_V_22_addr" [seq_align_multiple.cpp:925]   --->   Operation 109 'load' 'traceback_V_22_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 110 [1/2] (1.23ns)   --->   "%traceback_V_23_load = load i11 %traceback_V_23_addr" [seq_align_multiple.cpp:925]   --->   Operation 110 'load' 'traceback_V_23_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 111 [1/2] (1.23ns)   --->   "%traceback_V_24_load = load i11 %traceback_V_24_addr" [seq_align_multiple.cpp:925]   --->   Operation 111 'load' 'traceback_V_24_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 112 [1/2] (1.23ns)   --->   "%traceback_V_25_load = load i11 %traceback_V_25_addr" [seq_align_multiple.cpp:925]   --->   Operation 112 'load' 'traceback_V_25_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 113 [1/2] (1.23ns)   --->   "%traceback_V_26_load = load i11 %traceback_V_26_addr" [seq_align_multiple.cpp:925]   --->   Operation 113 'load' 'traceback_V_26_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 114 [1/2] (1.23ns)   --->   "%traceback_V_27_load = load i11 %traceback_V_27_addr" [seq_align_multiple.cpp:925]   --->   Operation 114 'load' 'traceback_V_27_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 115 [1/2] (1.23ns)   --->   "%traceback_V_28_load = load i11 %traceback_V_28_addr" [seq_align_multiple.cpp:925]   --->   Operation 115 'load' 'traceback_V_28_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 116 [1/2] (1.23ns)   --->   "%traceback_V_29_load = load i11 %traceback_V_29_addr" [seq_align_multiple.cpp:925]   --->   Operation 116 'load' 'traceback_V_29_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 117 [1/2] (1.23ns)   --->   "%traceback_V_30_load = load i11 %traceback_V_30_addr" [seq_align_multiple.cpp:925]   --->   Operation 117 'load' 'traceback_V_30_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 118 [1/2] (1.23ns)   --->   "%traceback_V_31_load = load i11 %traceback_V_31_addr" [seq_align_multiple.cpp:925]   --->   Operation 118 'load' 'traceback_V_31_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 2048> <RAM>
ST_3 : Operation 119 [1/1] (0.78ns)   --->   "%tb_value_V = mux i2 @_ssdm_op_Mux.ap_auto.32i2.i5, i2 %traceback_V_load, i2 %traceback_V_1_load, i2 %traceback_V_2_load, i2 %traceback_V_3_load, i2 %traceback_V_4_load, i2 %traceback_V_5_load, i2 %traceback_V_6_load, i2 %traceback_V_7_load, i2 %traceback_V_8_load, i2 %traceback_V_9_load, i2 %traceback_V_10_load, i2 %traceback_V_11_load, i2 %traceback_V_12_load, i2 %traceback_V_13_load, i2 %traceback_V_14_load, i2 %traceback_V_15_load, i2 %traceback_V_16_load, i2 %traceback_V_17_load, i2 %traceback_V_18_load, i2 %traceback_V_19_load, i2 %traceback_V_20_load, i2 %traceback_V_21_load, i2 %traceback_V_22_load, i2 %traceback_V_23_load, i2 %traceback_V_24_load, i2 %traceback_V_25_load, i2 %traceback_V_26_load, i2 %traceback_V_27_load, i2 %traceback_V_28_load, i2 %traceback_V_29_load, i2 %traceback_V_30_load, i2 %traceback_V_31_load, i5 %empty" [seq_align_multiple.cpp:925]   --->   Operation 119 'mux' 'tb_value_V' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.44ns)   --->   "%icmp_ln1069 = icmp_ne  i2 %tb_value_V, i2 2"   --->   Operation 120 'icmp' 'icmp_ln1069' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.44ns)   --->   "%icmp_ln1069_1 = icmp_ne  i2 %tb_value_V, i2 3"   --->   Operation 121 'icmp' 'icmp_ln1069_1' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.72>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln925 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [seq_align_multiple.cpp:925]   --->   Operation 122 'specloopname' 'specloopname_ln925' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln928 = zext i1 %icmp_ln1069" [seq_align_multiple.cpp:928]   --->   Operation 123 'zext' 'zext_ln928' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.01ns)   --->   "%ultimate_row_value_3 = sub i32 %ultimate_row_value_2, i32 %zext_ln928" [seq_align_multiple.cpp:928]   --->   Operation 124 'sub' 'ultimate_row_value_3' <Predicate = (!tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln929 = zext i1 %icmp_ln1069_1" [seq_align_multiple.cpp:929]   --->   Operation 125 'zext' 'zext_ln929' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.01ns)   --->   "%ultimate_col_value_3 = sub i32 %ultimate_col_value_2, i32 %zext_ln929" [seq_align_multiple.cpp:929]   --->   Operation 126 'sub' 'ultimate_col_value_3' <Predicate = (!tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.99ns)   --->   "%icmp_ln931 = icmp_eq  i32 %ultimate_row_value_3, i32 4294967295" [seq_align_multiple.cpp:931]   --->   Operation 127 'icmp' 'icmp_ln931' <Predicate = (!tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.99ns)   --->   "%icmp_ln931_1 = icmp_eq  i32 %ultimate_col_value_3, i32 4294967295" [seq_align_multiple.cpp:931]   --->   Operation 128 'icmp' 'icmp_ln931_1' <Predicate = (!tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.28ns)   --->   "%or_ln931 = or i1 %icmp_ln931, i1 %icmp_ln931_1" [seq_align_multiple.cpp:931]   --->   Operation 129 'or' 'or_ln931' <Predicate = (!tmp)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln931 = br i1 %or_ln931, void %cleanup.cont, void %while.cond.while.end_crit_edge.exitStub" [seq_align_multiple.cpp:931]   --->   Operation 130 'br' 'br_ln931' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln899 = store i32 %ultimate_row_value_3, i32 %ultimate_row_value" [seq_align_multiple.cpp:899]   --->   Operation 131 'store' 'store_ln899' <Predicate = (!tmp & !or_ln931)> <Delay = 0.42>
ST_4 : Operation 132 [1/1] (0.42ns)   --->   "%store_ln899 = store i32 %ultimate_col_value_3, i32 %ultimate_col_value" [seq_align_multiple.cpp:899]   --->   Operation 132 'store' 'store_ln899' <Predicate = (!tmp & !or_ln931)> <Delay = 0.42>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln899 = br void %while.cond" [seq_align_multiple.cpp:899]   --->   Operation 133 'br' 'br_ln899' <Predicate = (!tmp & !or_ln931)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = (or_ln931) | (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('ultimate_row_value') [34]  (0 ns)
	'store' operation ('store_ln0') of constant 255 on local variable 'ultimate_row_value' [35]  (0.427 ns)

 <State 2>: 2.04ns
The critical path consists of the following:
	'load' operation ('ultimate_col_value', seq_align_multiple.cpp:925) on local variable 'ultimate_col_value' [39]  (0 ns)
	'add' operation ('add_ln925', seq_align_multiple.cpp:925) [51]  (0.798 ns)
	'getelementptr' operation ('traceback_V_addr', seq_align_multiple.cpp:925) [53]  (0 ns)
	'load' operation ('traceback_V_load', seq_align_multiple.cpp:925) on array 'traceback_V' [85]  (1.24 ns)

 <State 3>: 2.47ns
The critical path consists of the following:
	'load' operation ('traceback_V_load', seq_align_multiple.cpp:925) on array 'traceback_V' [85]  (1.24 ns)
	'mux' operation ('tb_value.V', seq_align_multiple.cpp:925) [117]  (0.789 ns)
	'icmp' operation ('icmp_ln1069') [118]  (0.446 ns)

 <State 4>: 2.72ns
The critical path consists of the following:
	'sub' operation ('ultimate_row_value', seq_align_multiple.cpp:928) [120]  (1.02 ns)
	'icmp' operation ('icmp_ln931', seq_align_multiple.cpp:931) [124]  (0.991 ns)
	'or' operation ('or_ln931', seq_align_multiple.cpp:931) [126]  (0.287 ns)
	blocking operation 0.427 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
