<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libft900: include/registers/ft900_sys_registers.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="brtlogo.png"/></td>
  <td id="projectalign">
   <div id="projectname">libft900<span id="projectnumber">&#160;2.7.0</span>
   </div>
   <div id="projectbrief">A hardware abstraction library for the FT9xx</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_f364b2492ee06ad07733088031934514.html">registers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">ft900_sys_registers.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Chip management registers.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structft900__sys__regs__t.html">ft900_sys_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register mappings for System level registers.  <a href="structft900__sys__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structft900__sys__reset__regs__t.html">ft900_sys_reset_regs_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a09495f7243f4546c35bfa7c8aa58e18d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a09495f7243f4546c35bfa7c8aa58e18d">BIT_SYS_CLKCFG_ENA</a>(__peri__)&#160;&#160;&#160;(__peri__)</td></tr>
<tr class="separator:a09495f7243f4546c35bfa7c8aa58e18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07b913f6f8e19493ab3659e1539bf173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a07b913f6f8e19493ab3659e1539bf173">MASK_SYS_CLKCFG_ENA</a>(__peri__)&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a09495f7243f4546c35bfa7c8aa58e18d">BIT_SYS_CLKCFG_ENA</a>(__peri__))</td></tr>
<tr class="separator:a07b913f6f8e19493ab3659e1539bf173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e0e977e6f979f750ecf0052268fe29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a48e0e977e6f979f750ecf0052268fe29">BIT_SYS_CLKCFG_CPU_CLK_DIV</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:a48e0e977e6f979f750ecf0052268fe29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a425c1d6dc41168343f77b34c9890ddba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a425c1d6dc41168343f77b34c9890ddba">MASK_SYS_CLKCFG_CPU_CLK_DIV</a>&#160;&#160;&#160;(0xF &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a48e0e977e6f979f750ecf0052268fe29">BIT_SYS_CLKCFG_CPU_CLK_DIV</a>)</td></tr>
<tr class="separator:a425c1d6dc41168343f77b34c9890ddba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83510c0277f12da94ea0d0f11aa6b1d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a83510c0277f12da94ea0d0f11aa6b1d1">BIT_SYS_PMCFG_RTC_ALARM_IRQ_PEND</a>&#160;&#160;&#160;(15)</td></tr>
<tr class="separator:a83510c0277f12da94ea0d0f11aa6b1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad52e5d6b3c665c6c6b1356681c0653a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#aad52e5d6b3c665c6c6b1356681c0653a">MASK_SYS_PMCFG_RTC_ALARM_IRQ_PEND</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a83510c0277f12da94ea0d0f11aa6b1d1">BIT_SYS_PMCFG_RTC_ALARM_IRQ_PEND</a>)</td></tr>
<tr class="separator:aad52e5d6b3c665c6c6b1356681c0653a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf5a6d008c49c84e90ae35ed4929689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#aabf5a6d008c49c84e90ae35ed4929689">BIT_SYS_PMCFG_RTC_VBAT_LOW_PEND</a>&#160;&#160;&#160;(14)</td></tr>
<tr class="separator:aabf5a6d008c49c84e90ae35ed4929689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a048185dfffb8e0a2a26657fa53e3109f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a048185dfffb8e0a2a26657fa53e3109f">MASK_SYS_PMCFG_RTC_VBAT_LOW_PEND</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#aabf5a6d008c49c84e90ae35ed4929689">BIT_SYS_PMCFG_RTC_VBAT_LOW_PEND</a>)</td></tr>
<tr class="separator:a048185dfffb8e0a2a26657fa53e3109f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d4adeeb04624dc46bb18de72f8c1b49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a2d4adeeb04624dc46bb18de72f8c1b49">BIT_SYS_PMCFG_RTC</a>&#160;&#160;&#160;VBAT REPLACED_PEND  (13)</td></tr>
<tr class="separator:a2d4adeeb04624dc46bb18de72f8c1b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e463f0304856ac0c4bb6337b465ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a70e463f0304856ac0c4bb6337b465ea1">MASK_SYS_PMCFG_RTC</a>&#160;&#160;&#160;VBAT REPLACED_PEND (0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a2d4adeeb04624dc46bb18de72f8c1b49">BIT_SYS_PMCFG_RTC</a> VBAT REPLACED_PEND)</td></tr>
<tr class="separator:a70e463f0304856ac0c4bb6337b465ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc88273084b8cdb6044cc9bee8202a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#abc88273084b8cdb6044cc9bee8202a96">BIT_SYS_PMCFG_PM_GPIO_IRQ_PEND</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="separator:abc88273084b8cdb6044cc9bee8202a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1ebd6b08e1fc2ac15bb119aede9c45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a4a1ebd6b08e1fc2ac15bb119aede9c45">MASK_SYS_PMCFG_PM_GPIO_IRQ_PEND</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#abc88273084b8cdb6044cc9bee8202a96">BIT_SYS_PMCFG_PM_GPIO_IRQ_PEND</a>)</td></tr>
<tr class="separator:a4a1ebd6b08e1fc2ac15bb119aede9c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb9178ed07f04445fb22f89205ba1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a6eb9178ed07f04445fb22f89205ba1f3">BIT_SYS_PMCFG_SLOWCLK_5ms_IRQ_PEND</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:a6eb9178ed07f04445fb22f89205ba1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5772f0e3e08d5e4bcd3328141ecfc9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a5772f0e3e08d5e4bcd3328141ecfc9ae">MASK_SYS_PMCFG_SLOWCLK_5ms_IRQ_PEND</a>&#160;&#160;&#160;(0x1 &lt;&lt; BIT_SYS_PMCFG_)</td></tr>
<tr class="separator:a5772f0e3e08d5e4bcd3328141ecfc9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad64f018f9c2233bd7bbd34bf0c7e26f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#ad64f018f9c2233bd7bbd34bf0c7e26f6">BIT_SYS_PMCFG_RM_WK_HOST</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:ad64f018f9c2233bd7bbd34bf0c7e26f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4514ce38d4aa98958d49395aa61d9acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a4514ce38d4aa98958d49395aa61d9acb">MASK_SYS_PMCFG_RM_WK_HOST</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#ad64f018f9c2233bd7bbd34bf0c7e26f6">BIT_SYS_PMCFG_RM_WK_HOST</a>)</td></tr>
<tr class="separator:a4514ce38d4aa98958d49395aa61d9acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec901f8c659a5c2d1ae1fbbc2a3a8195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#aec901f8c659a5c2d1ae1fbbc2a3a8195">BIT_SYS_PMCFG_DEV_CONN_HOST</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:aec901f8c659a5c2d1ae1fbbc2a3a8195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae3d1c45fb2a5e00b1840c11d8bcd37d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#aae3d1c45fb2a5e00b1840c11d8bcd37d">MASK_SYS_PMCFG_DEV_CONN_HOST</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#aec901f8c659a5c2d1ae1fbbc2a3a8195">BIT_SYS_PMCFG_DEV_CONN_HOST</a>)</td></tr>
<tr class="separator:aae3d1c45fb2a5e00b1840c11d8bcd37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc69c116d8bbcf93650952fd18ebf911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#adc69c116d8bbcf93650952fd18ebf911">BIT_SYS_PMCFG_DEV_DIS_HOST</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:adc69c116d8bbcf93650952fd18ebf911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55dc97c889c8d20547e2c9d492411f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a55dc97c889c8d20547e2c9d492411f31">MASK_SYS_PMCFG_DEV_DIS_HOST</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#adc69c116d8bbcf93650952fd18ebf911">BIT_SYS_PMCFG_DEV_DIS_HOST</a>)</td></tr>
<tr class="separator:a55dc97c889c8d20547e2c9d492411f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a2b02fe74c392a951d7d02a83c1458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a37a2b02fe74c392a951d7d02a83c1458">BIT_SYS_PMCFG_DEV_CONN_DEV</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a37a2b02fe74c392a951d7d02a83c1458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766451279d901650d24075b50b98e350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a766451279d901650d24075b50b98e350">MASK_SYS_PMCFG_DEV_CONN_DEV</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a37a2b02fe74c392a951d7d02a83c1458">BIT_SYS_PMCFG_DEV_CONN_DEV</a>)</td></tr>
<tr class="separator:a766451279d901650d24075b50b98e350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897ebdb36a320987bc66fc89aa575c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a897ebdb36a320987bc66fc89aa575c36">BIT_SYS_PMCFG_DEV_DIS_DEV</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:a897ebdb36a320987bc66fc89aa575c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76d82270bc990dadee0f17719718cca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#af76d82270bc990dadee0f17719718cca">MASK_SYS_PMCFG_DEV_DIS_DEV</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a897ebdb36a320987bc66fc89aa575c36">BIT_SYS_PMCFG_DEV_DIS_DEV</a>)</td></tr>
<tr class="separator:af76d82270bc990dadee0f17719718cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6288ad323808d1784e294f7956b24169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a6288ad323808d1784e294f7956b24169">BIT_SYS_PMCFG_HOST_RST_DEV</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a6288ad323808d1784e294f7956b24169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0db5978661cdb793d2e66bc436ea1e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a0db5978661cdb793d2e66bc436ea1e2c">MASK_SYS_PMCFG_HOST_RST_DEV</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a6288ad323808d1784e294f7956b24169">BIT_SYS_PMCFG_HOST_RST_DEV</a>)</td></tr>
<tr class="separator:a0db5978661cdb793d2e66bc436ea1e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac508b09782e36a091ff2bf07aec82c09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#ac508b09782e36a091ff2bf07aec82c09">BIT_SYS_PMCFG_HOST_RESUME_DEV</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ac508b09782e36a091ff2bf07aec82c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f68004c637d3ad858138e45ab13ca10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a2f68004c637d3ad858138e45ab13ca10">MASK_SYS_PMCFG_HOST_RESUME_DEV</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#ac508b09782e36a091ff2bf07aec82c09">BIT_SYS_PMCFG_HOST_RESUME_DEV</a>)</td></tr>
<tr class="separator:a2f68004c637d3ad858138e45ab13ca10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c4aef5458adea3bc9c9acbff53eec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#aa3c4aef5458adea3bc9c9acbff53eec9">BIT_SYS_PMCFG_OC_DETECT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:aa3c4aef5458adea3bc9c9acbff53eec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b5a5eeb331f9ea46408df8f109d02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a41b5a5eeb331f9ea46408df8f109d02c">MASK_SYS_PMCFG_OC_DETECT</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#aa3c4aef5458adea3bc9c9acbff53eec9">BIT_SYS_PMCFG_OC_DETECT</a>)</td></tr>
<tr class="separator:a41b5a5eeb331f9ea46408df8f109d02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f930c15ad928aac9f2a96ab9512f79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a9f930c15ad928aac9f2a96ab9512f79a">BIT_SYS_PMCFG_DEV_PHY_EN</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:a9f930c15ad928aac9f2a96ab9512f79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8a4a34864495ac540f823df3079d24d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#aa8a4a34864495ac540f823df3079d24d">MASK_SYS_PMCFG_DEV_PHY_EN</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a9f930c15ad928aac9f2a96ab9512f79a">BIT_SYS_PMCFG_DEV_PHY_EN</a>)</td></tr>
<tr class="separator:aa8a4a34864495ac540f823df3079d24d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c41d9fd09ce5d83b9d582aee8340ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a27c41d9fd09ce5d83b9d582aee8340ba">BIT_SYS_PMCFG_PM_PWRDN_MODE</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="separator:a27c41d9fd09ce5d83b9d582aee8340ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe9c2dbfc28c9985d9b5613c9b51f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#aefe9c2dbfc28c9985d9b5613c9b51f02">MASK_SYS_PMCFG_PM_PWRDN_MODE</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a27c41d9fd09ce5d83b9d582aee8340ba">BIT_SYS_PMCFG_PM_PWRDN_MODE</a>)</td></tr>
<tr class="separator:aefe9c2dbfc28c9985d9b5613c9b51f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f39d3d56d91909d27871c7957cee3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#aa1f39d3d56d91909d27871c7957cee3a">BIT_SYS_PMCFG_PM_PWRDN</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:aa1f39d3d56d91909d27871c7957cee3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3c44e858f1b785746dd8c6fb5f5878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a1e3c44e858f1b785746dd8c6fb5f5878">MASK_SYS_PMCFG_PM_PWRDN</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#aa1f39d3d56d91909d27871c7957cee3a">BIT_SYS_PMCFG_PM_PWRDN</a>)</td></tr>
<tr class="separator:a1e3c44e858f1b785746dd8c6fb5f5878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2904d339b292ea51277ba507e210b721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a2904d339b292ea51277ba507e210b721">BIT_SYS_PMCFG_SLOWCLOCK_5ms_IRQ_EN</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:a2904d339b292ea51277ba507e210b721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb83d55b7a23b22f1cc2ba7d04b16bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#acdb83d55b7a23b22f1cc2ba7d04b16bd">MASK_SYS_PMCFG_SLOWCLOCK_5ms_IRQ_EN</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a2904d339b292ea51277ba507e210b721">BIT_SYS_PMCFG_SLOWCLOCK_5ms_IRQ_EN</a>)</td></tr>
<tr class="separator:acdb83d55b7a23b22f1cc2ba7d04b16bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a613f9c4253b0db423fa7e433c15c0a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a613f9c4253b0db423fa7e433c15c0a43">BIT_SYS_PMCFG_SLOWCLOCK_5ms_START</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:a613f9c4253b0db423fa7e433c15c0a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a7ffbb38f66ad074e7e18bb04d6902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#ab4a7ffbb38f66ad074e7e18bb04d6902">MASK_SYS_PMCFG_SLOWCLOCK_5ms_START</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a613f9c4253b0db423fa7e433c15c0a43">BIT_SYS_PMCFG_SLOWCLOCK_5ms_START</a>)</td></tr>
<tr class="separator:ab4a7ffbb38f66ad074e7e18bb04d6902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8edb52ae2ba6af9519c16d5cb6f1d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#ac8edb52ae2ba6af9519c16d5cb6f1d8d">BIT_SYS_PMCFG_FORCE_HOST_DET</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:ac8edb52ae2ba6af9519c16d5cb6f1d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3d6fbb35dd46039f4f234d70864e10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#ae3d6fbb35dd46039f4f234d70864e10d">MASK_SYS_PMCFG_FORCE_HOST_DET</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#ac8edb52ae2ba6af9519c16d5cb6f1d8d">BIT_SYS_PMCFG_FORCE_HOST_DET</a>)</td></tr>
<tr class="separator:ae3d6fbb35dd46039f4f234d70864e10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aae6b21ac9159040efca0bd25a5b391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a9aae6b21ac9159040efca0bd25a5b391">BIT_SYS_PMCFG_FORCE_DEV_DET</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a9aae6b21ac9159040efca0bd25a5b391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d13cbd5eccfb4c43400df4f4b51a009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a4d13cbd5eccfb4c43400df4f4b51a009">MASK_SYS_PMCFG_FORCE_DEV_DET</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a9aae6b21ac9159040efca0bd25a5b391">BIT_SYS_PMCFG_FORCE_DEV_DET</a>)</td></tr>
<tr class="separator:a4d13cbd5eccfb4c43400df4f4b51a009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a162ce26d6d66598f12a98c2fc6bec753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a162ce26d6d66598f12a98c2fc6bec753">BIT_SYS_PMCFG_RM_WK_HOST_EN</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:a162ce26d6d66598f12a98c2fc6bec753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c098c9dd44257318ed2aed840518d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a8c098c9dd44257318ed2aed840518d1c">MASK_SYS_PMCFG_RM_WK_HOST_EN</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a162ce26d6d66598f12a98c2fc6bec753">BIT_SYS_PMCFG_RM_WK_HOST_EN</a>)</td></tr>
<tr class="separator:a8c098c9dd44257318ed2aed840518d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a264e2ab684b7be8bcb0a77733e3ff379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a264e2ab684b7be8bcb0a77733e3ff379">BIT_SYS_PMCFG_HOST_DETECT_EN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a264e2ab684b7be8bcb0a77733e3ff379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361dcab6603fff9e8b577fcea8e1d28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a361dcab6603fff9e8b577fcea8e1d28d">MASK_SYS_PMCFG_HOST_DETECT_EN</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a264e2ab684b7be8bcb0a77733e3ff379">BIT_SYS_PMCFG_HOST_DETECT_EN</a>)</td></tr>
<tr class="separator:a361dcab6603fff9e8b577fcea8e1d28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f892a8adae9309d251eb3737ba6d976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a2f892a8adae9309d251eb3737ba6d976">BIT_SYS_PMCFG_DEV_DETECT_EN</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a2f892a8adae9309d251eb3737ba6d976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86288142b75133bc5e45714c5a5bdeb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a86288142b75133bc5e45714c5a5bdeb8">MASK_SYS_PMCFG_DEV_DETECT_EN</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a2f892a8adae9309d251eb3737ba6d976">BIT_SYS_PMCFG_DEV_DETECT_EN</a>)</td></tr>
<tr class="separator:a86288142b75133bc5e45714c5a5bdeb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3edcfadf164eb572c6c8e2079b3ca3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#aa3edcfadf164eb572c6c8e2079b3ca3a">BIT_SYS_PMCFG_OC_DETECT_EN</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:aa3edcfadf164eb572c6c8e2079b3ca3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f0cbfe756c6bb6597fb9e43e47570d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a76f0cbfe756c6bb6597fb9e43e47570d">MASK_SYS_PMCFG_OC_DETECT_EN</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#aa3edcfadf164eb572c6c8e2079b3ca3a">BIT_SYS_PMCFG_OC_DETECT_EN</a>)</td></tr>
<tr class="separator:a76f0cbfe756c6bb6597fb9e43e47570d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea73ce7038c8df9ff19a562d82b25ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#aea73ce7038c8df9ff19a562d82b25ab2">BIT_SYS_MSC0CFG_PERI_SOFTRESET</a>&#160;&#160;&#160;(31)</td></tr>
<tr class="memdesc:aea73ce7038c8df9ff19a562d82b25ab2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset all peripherals Write 1 to cause soft reset to all peripherals. It is automatically cleared.  <a href="ft900__sys__registers_8h.html#aea73ce7038c8df9ff19a562d82b25ab2">More...</a><br /></td></tr>
<tr class="separator:aea73ce7038c8df9ff19a562d82b25ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a658e0bc365105f1077e8f2d6a12a607d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a658e0bc365105f1077e8f2d6a12a607d">MASK_SYS_MSC0CFG_PERI_SOFTRESET</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#aea73ce7038c8df9ff19a562d82b25ab2">BIT_SYS_MSC0CFG_PERI_SOFTRESET</a>)</td></tr>
<tr class="separator:a658e0bc365105f1077e8f2d6a12a607d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50fdd8629e85250a1f1982fd97a5cc40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a50fdd8629e85250a1f1982fd97a5cc40">BIT_SYS_MSC0CFG_PWM_SOFTRESET</a>&#160;&#160;&#160;(30)</td></tr>
<tr class="memdesc:a50fdd8629e85250a1f1982fd97a5cc40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset PWM Write 1 to cause soft reset to PWM. It is automatically cleared.  <a href="ft900__sys__registers_8h.html#a50fdd8629e85250a1f1982fd97a5cc40">More...</a><br /></td></tr>
<tr class="separator:a50fdd8629e85250a1f1982fd97a5cc40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f525fc35c2e17346328f8e9ec25e40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a18f525fc35c2e17346328f8e9ec25e40">MASK_SYS_MSC0CFG_PWM_SOFTRESET</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a50fdd8629e85250a1f1982fd97a5cc40">BIT_SYS_MSC0CFG_PWM_SOFTRESET</a>)</td></tr>
<tr class="separator:a18f525fc35c2e17346328f8e9ec25e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44013a7d05447534fac199805b0ced9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a44013a7d05447534fac199805b0ced9d">BIT_SYS_MSC0CFG_I2C_SWOP</a>&#160;&#160;&#160;(29)</td></tr>
<tr class="memdesc:a44013a7d05447534fac199805b0ced9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Swap I2C master and slave 1 : swop the I2C master and I2C slave pad positions.  <a href="ft900__sys__registers_8h.html#a44013a7d05447534fac199805b0ced9d">More...</a><br /></td></tr>
<tr class="separator:a44013a7d05447534fac199805b0ced9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a88b05681fe8f8782d68386447489eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a4a88b05681fe8f8782d68386447489eb">MASK_SYS_MSC0CFG_I2C_SWOP</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a44013a7d05447534fac199805b0ced9d">BIT_SYS_MSC0CFG_I2C_SWOP</a>)</td></tr>
<tr class="separator:a4a88b05681fe8f8782d68386447489eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf073a2d826cf9fd89b59165017a4067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#acf073a2d826cf9fd89b59165017a4067">BIT_SYS_MSC0CFG_PWM_TRIG_SEL</a>&#160;&#160;&#160;(26)</td></tr>
<tr class="memdesc:acf073a2d826cf9fd89b59165017a4067"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM count external trigger selection If any of the GPIO is used for this purpose, the pad must be configured solely for this use.  <a href="ft900__sys__registers_8h.html#acf073a2d826cf9fd89b59165017a4067">More...</a><br /></td></tr>
<tr class="separator:acf073a2d826cf9fd89b59165017a4067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8f3094f3581158c375eaf11e8dcc83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a8f8f3094f3581158c375eaf11e8dcc83">MASK_SYS_MSC0CFG_PWM_TRIG_SEL</a>&#160;&#160;&#160;(0x7 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#acf073a2d826cf9fd89b59165017a4067">BIT_SYS_MSC0CFG_PWM_TRIG_SEL</a>)</td></tr>
<tr class="separator:a8f8f3094f3581158c375eaf11e8dcc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47729a109f70cabcf293ad4941923058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a47729a109f70cabcf293ad4941923058">BIT_SYS_MSC0CFG_CAN0_SLOW</a>&#160;&#160;&#160;(25)</td></tr>
<tr class="memdesc:a47729a109f70cabcf293ad4941923058"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN 0 divider 1 : Extend further the divider of CAN 0 by a factor of 16.  <a href="ft900__sys__registers_8h.html#a47729a109f70cabcf293ad4941923058">More...</a><br /></td></tr>
<tr class="separator:a47729a109f70cabcf293ad4941923058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01fce76de28bf5c6632c6e8fd27cf2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a01fce76de28bf5c6632c6e8fd27cf2c1">MASK_SYS_MSC0CFG_CAN0_SLOW</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a47729a109f70cabcf293ad4941923058">BIT_SYS_MSC0CFG_CAN0_SLOW</a>)</td></tr>
<tr class="separator:a01fce76de28bf5c6632c6e8fd27cf2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5129808bb1690905d9d14621b8eac010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a5129808bb1690905d9d14621b8eac010">BIT_SYS_MSC0CFG_CAN1_SLOW</a>&#160;&#160;&#160;(24)</td></tr>
<tr class="memdesc:a5129808bb1690905d9d14621b8eac010"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN 1 divider 1 : Extend further the divider of CAN 1 by a factor of 16.  <a href="ft900__sys__registers_8h.html#a5129808bb1690905d9d14621b8eac010">More...</a><br /></td></tr>
<tr class="separator:a5129808bb1690905d9d14621b8eac010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c2fd94a99df2b5641b4503cf6b4889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#ac9c2fd94a99df2b5641b4503cf6b4889">MASK_SYS_MSC0CFG_CAN1_SLOW</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a5129808bb1690905d9d14621b8eac010">BIT_SYS_MSC0CFG_CAN1_SLOW</a>)</td></tr>
<tr class="separator:ac9c2fd94a99df2b5641b4503cf6b4889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b60ddb9a2fa6344566e6f8b8d7f3275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a9b60ddb9a2fa6344566e6f8b8d7f3275">BIT_SYS_MSC0CFG_HIGH_SPED_MODE</a>&#160;&#160;&#160;(23)</td></tr>
<tr class="memdesc:a9b60ddb9a2fa6344566e6f8b8d7f3275"><td class="mdescLeft">&#160;</td><td class="mdescRight">HIGH SPEED MODE monitoring (Read Only) Available for FT930 and FT900 Rev.C ONLY. This Bit is reserved for FT900 Rev B. 1: it indicates USB is in high speed mode. 0: it indicates USB is in full speed mode.  <a href="ft900__sys__registers_8h.html#a9b60ddb9a2fa6344566e6f8b8d7f3275">More...</a><br /></td></tr>
<tr class="separator:a9b60ddb9a2fa6344566e6f8b8d7f3275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe38bc4ba64cef485011a59c776370d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#afe38bc4ba64cef485011a59c776370d4">MASK_SYS_MSC0CFG_HIGH_SPED_MODE</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a9b60ddb9a2fa6344566e6f8b8d7f3275">BIT_SYS_MSC0CFG_HIGH_SPED_MODE</a>)</td></tr>
<tr class="separator:afe38bc4ba64cef485011a59c776370d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fc8e5804981a6fc95a3ac335496ad3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a0fc8e5804981a6fc95a3ac335496ad3b">BIT_SYS_MSC0CFG_UART1_CLKSEL</a>&#160;&#160;&#160;(21)</td></tr>
<tr class="separator:a0fc8e5804981a6fc95a3ac335496ad3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ce846808b17c6564111b50e23bca6d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a6ce846808b17c6564111b50e23bca6d0">MASK_SYS_MSC0CFG_UART1_CLKSEL</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a0fc8e5804981a6fc95a3ac335496ad3b">BIT_SYS_MSC0CFG_UART1_CLKSEL</a>)</td></tr>
<tr class="separator:a6ce846808b17c6564111b50e23bca6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4425c35e6df26b04b1b02122a06936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#abd4425c35e6df26b04b1b02122a06936">BIT_SYS_MSC0CFG_UART1_FIFOSEL</a>&#160;&#160;&#160;(20)</td></tr>
<tr class="separator:abd4425c35e6df26b04b1b02122a06936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b37df1f64aaba25afac4bfe341440b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a01b37df1f64aaba25afac4bfe341440b">MASK_SYS_MSC0CFG_UART1_FIFOSEL</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#abd4425c35e6df26b04b1b02122a06936">BIT_SYS_MSC0CFG_UART1_FIFOSEL</a>)</td></tr>
<tr class="separator:a01b37df1f64aaba25afac4bfe341440b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab9177d0936f0d1e6da701d2b82947e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a5ab9177d0936f0d1e6da701d2b82947e">BIT_SYS_MSC0CFG_UART1_INTSEL</a>&#160;&#160;&#160;(19)</td></tr>
<tr class="separator:a5ab9177d0936f0d1e6da701d2b82947e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2424be0ccb48e5a257a27649a15c76d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a2424be0ccb48e5a257a27649a15c76d3">MASK_SYS_MSC0CFG_UART1_INTSEL</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a5ab9177d0936f0d1e6da701d2b82947e">BIT_SYS_MSC0CFG_UART1_INTSEL</a>)</td></tr>
<tr class="separator:a2424be0ccb48e5a257a27649a15c76d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade107b29d2abe1f85222e97accf6ce4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#ade107b29d2abe1f85222e97accf6ce4d">BIT_SYS_MSC0CFG_UART2_CLKSEL</a>&#160;&#160;&#160;(18)</td></tr>
<tr class="separator:ade107b29d2abe1f85222e97accf6ce4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e7491aef5e5c8c4acd888ad03ee38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#ac3e7491aef5e5c8c4acd888ad03ee38d">MASK_SYS_MSC0CFG_UART2_CLKSEL</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#ade107b29d2abe1f85222e97accf6ce4d">BIT_SYS_MSC0CFG_UART2_CLKSEL</a>)</td></tr>
<tr class="separator:ac3e7491aef5e5c8c4acd888ad03ee38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0a746764fb37de4061d2c82f2b9292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#ace0a746764fb37de4061d2c82f2b9292">BIT_SYS_MSC0CFG_UART2_FIFOSEL</a>&#160;&#160;&#160;(17)</td></tr>
<tr class="separator:ace0a746764fb37de4061d2c82f2b9292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2a7a537009840a0912325e1d5d0c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#aba2a7a537009840a0912325e1d5d0c01">MASK_SYS_MSC0CFG_UART2_FIFOSEL</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#ace0a746764fb37de4061d2c82f2b9292">BIT_SYS_MSC0CFG_UART2_FIFOSEL</a>)</td></tr>
<tr class="separator:aba2a7a537009840a0912325e1d5d0c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4440a041e7463bb86994b3985898dced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a4440a041e7463bb86994b3985898dced">BIT_SYS_MSC0CFG_UART2_INTSEL</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:a4440a041e7463bb86994b3985898dced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a363952f1c2db87280dd68098bd0bd4b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a363952f1c2db87280dd68098bd0bd4b8">MASK_SYS_MSC0CFG_UART2_INTSEL</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a4440a041e7463bb86994b3985898dced">BIT_SYS_MSC0CFG_UART2_INTSEL</a>)</td></tr>
<tr class="separator:a363952f1c2db87280dd68098bd0bd4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc31aab8340136ac65f71dc64534a1be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#afc31aab8340136ac65f71dc64534a1be">BIT_SYS_MSC0CFG_HOST_RESET_ALL</a>&#160;&#160;&#160;(15)</td></tr>
<tr class="memdesc:afc31aab8340136ac65f71dc64534a1be"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Host EHCI and USB Host ATX Reset Write 1 to cause USB Host EHCI and ATX reset; it is automatically cleared immediately. Software needs to wait for EHCI to complete its reset (~200ms).  <a href="ft900__sys__registers_8h.html#afc31aab8340136ac65f71dc64534a1be">More...</a><br /></td></tr>
<tr class="separator:afc31aab8340136ac65f71dc64534a1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5578e7f5327052d7b19ad90ac3f21a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#aa5578e7f5327052d7b19ad90ac3f21a0">MASK_SYS_MSC0CFG_HOST_RESET_ALL</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#afc31aab8340136ac65f71dc64534a1be">BIT_SYS_MSC0CFG_HOST_RESET_ALL</a>)</td></tr>
<tr class="separator:aa5578e7f5327052d7b19ad90ac3f21a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6727f8f023cbe0c9a7767eba73f41318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a6727f8f023cbe0c9a7767eba73f41318">BIT_SYS_MSC0CFG_HOST_RESET_EHCI</a>&#160;&#160;&#160;(14)</td></tr>
<tr class="memdesc:a6727f8f023cbe0c9a7767eba73f41318"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Host EHCI Reset. Write 1 to cause USB Host EHCI reset; it is automatically cleared immediately. Software needs to wait for EHCI to complete its reset (~200ms).  <a href="ft900__sys__registers_8h.html#a6727f8f023cbe0c9a7767eba73f41318">More...</a><br /></td></tr>
<tr class="separator:a6727f8f023cbe0c9a7767eba73f41318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9466eb9c2a253d9c8ce99b04480c154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#ae9466eb9c2a253d9c8ce99b04480c154">MASK_SYS_MSC0CFG_HOST_RESET_EHCI</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a6727f8f023cbe0c9a7767eba73f41318">BIT_SYS_MSC0CFG_HOST_RESET_EHCI</a>)</td></tr>
<tr class="separator:ae9466eb9c2a253d9c8ce99b04480c154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3be95961b9aaeeab466ae5e80824bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#acd3be95961b9aaeeab466ae5e80824bf">BIT_SYS_MSC0CFG_HOST_RESET_ATX</a>&#160;&#160;&#160;(13)</td></tr>
<tr class="memdesc:acd3be95961b9aaeeab466ae5e80824bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Host ATX Reset Write 1 to cause USB Host ATX reset; it is automatically cleared immediately.  <a href="ft900__sys__registers_8h.html#acd3be95961b9aaeeab466ae5e80824bf">More...</a><br /></td></tr>
<tr class="separator:acd3be95961b9aaeeab466ae5e80824bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a247dec6067cfe2eb76791fddb7164269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a247dec6067cfe2eb76791fddb7164269">MASK_SYS_MSC0CFG_HOST_RESET_ATX</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#acd3be95961b9aaeeab466ae5e80824bf">BIT_SYS_MSC0CFG_HOST_RESET_ATX</a>)</td></tr>
<tr class="separator:a247dec6067cfe2eb76791fddb7164269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfaedefc237793a65b8324dc45aa64d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#abfaedefc237793a65b8324dc45aa64d7">BIT_SYS_MSC0CFG_DEV_RMWAKEUP</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="memdesc:abfaedefc237793a65b8324dc45aa64d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Device Wakeup 1 : Drive K-state on Device USB port; software must maintain the 1ms requirement before turning it off.  <a href="ft900__sys__registers_8h.html#abfaedefc237793a65b8324dc45aa64d7">More...</a><br /></td></tr>
<tr class="separator:abfaedefc237793a65b8324dc45aa64d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1a22fca00cbbedb2e4660658adde19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#abb1a22fca00cbbedb2e4660658adde19">MASK_SYS_MSC0CFG_DEV_RMWAKEUP</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#abfaedefc237793a65b8324dc45aa64d7">BIT_SYS_MSC0CFG_DEV_RMWAKEUP</a>)</td></tr>
<tr class="separator:abb1a22fca00cbbedb2e4660658adde19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4533cf8d700246f83ea4e0a0bbb68531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a4533cf8d700246f83ea4e0a0bbb68531">BIT_SYS_MSC0CFG_DEV_RESET_ALL</a>&#160;&#160;&#160;(11)</td></tr>
<tr class="memdesc:a4533cf8d700246f83ea4e0a0bbb68531"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Device and USB Device ATX Reset Write 1 to cause USB Dev Controller and ATX reset; it is automatically cleared immediately.  <a href="ft900__sys__registers_8h.html#a4533cf8d700246f83ea4e0a0bbb68531">More...</a><br /></td></tr>
<tr class="separator:a4533cf8d700246f83ea4e0a0bbb68531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3206a04f2fad77567d9105d7bcd706d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a3206a04f2fad77567d9105d7bcd706d5">MASK_SYS_MSC0CFG_DEV_RESET_ALL</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a4533cf8d700246f83ea4e0a0bbb68531">BIT_SYS_MSC0CFG_DEV_RESET_ALL</a>)</td></tr>
<tr class="separator:a3206a04f2fad77567d9105d7bcd706d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d382d9c24eb5dac2960dfd9656a9c0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a4d382d9c24eb5dac2960dfd9656a9c0d">BIT_SYS_MSC0CFG_DEV_RESET_CONTROLLER</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="memdesc:a4d382d9c24eb5dac2960dfd9656a9c0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Device Reset Write 1 to cause USB Dev Controller reset; it is automatically cleared immediately.  <a href="ft900__sys__registers_8h.html#a4d382d9c24eb5dac2960dfd9656a9c0d">More...</a><br /></td></tr>
<tr class="separator:a4d382d9c24eb5dac2960dfd9656a9c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa26e795c7444d1208e743aed6aad0a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#aa26e795c7444d1208e743aed6aad0a47">MASK_SYS_MSC0CFG_DEV_RESET_CONTROLLER</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a4d382d9c24eb5dac2960dfd9656a9c0d">BIT_SYS_MSC0CFG_DEV_RESET_CONTROLLER</a>)</td></tr>
<tr class="separator:aa26e795c7444d1208e743aed6aad0a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1395b6ac4e5020e9dad79caebda3015b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a1395b6ac4e5020e9dad79caebda3015b">BIT_SYS_MSC0CFG_DEV_RESET_ATX</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="memdesc:a1395b6ac4e5020e9dad79caebda3015b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Device ATX Reset Write 1 to cause USB Dev ATX reset; it is automatically cleared immediately.  <a href="ft900__sys__registers_8h.html#a1395b6ac4e5020e9dad79caebda3015b">More...</a><br /></td></tr>
<tr class="separator:a1395b6ac4e5020e9dad79caebda3015b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3624546c12b26cbb623bdf7493607cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a3624546c12b26cbb623bdf7493607cbc">MASK_SYS_MSC0CFG_DEV_RESET_ATX</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a1395b6ac4e5020e9dad79caebda3015b">BIT_SYS_MSC0CFG_DEV_RESET_ATX</a>)</td></tr>
<tr class="separator:a3624546c12b26cbb623bdf7493607cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c30711147db836ff4e168c8c7ffa252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a2c30711147db836ff4e168c8c7ffa252">BIT_SYS_MSC0CFG_MAC_RESET_PHY</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="memdesc:a2c30711147db836ff4e168c8c7ffa252"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet PHY Reset Write 1 to cause Ethernet phy reset; it is automatically cleared immediately.  <a href="ft900__sys__registers_8h.html#a2c30711147db836ff4e168c8c7ffa252">More...</a><br /></td></tr>
<tr class="separator:a2c30711147db836ff4e168c8c7ffa252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7b5be093032a8eee214d2a140dfe895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#ac7b5be093032a8eee214d2a140dfe895">MASK_SYS_MSC0CFG_MAC_RESET_PHY</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a2c30711147db836ff4e168c8c7ffa252">BIT_SYS_MSC0CFG_MAC_RESET_PHY</a>)</td></tr>
<tr class="separator:ac7b5be093032a8eee214d2a140dfe895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6b12bd7327b4f2af3cfb03b14efc8a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#ab6b12bd7327b4f2af3cfb03b14efc8a7">BIT_SYS_MSC0CFG_BCDHOST_MODE</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:ab6b12bd7327b4f2af3cfb03b14efc8a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">BCD Host Mode.  <a href="ft900__sys__registers_8h.html#ab6b12bd7327b4f2af3cfb03b14efc8a7">More...</a><br /></td></tr>
<tr class="separator:ab6b12bd7327b4f2af3cfb03b14efc8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad03d84f3ddef9261c666ab31bbe29582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#ad03d84f3ddef9261c666ab31bbe29582">MASK_SYS_MSC0CFG_BCDHOST_MODE</a>&#160;&#160;&#160;(0x3 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#ab6b12bd7327b4f2af3cfb03b14efc8a7">BIT_SYS_MSC0CFG_BCDHOST_MODE</a>)</td></tr>
<tr class="separator:ad03d84f3ddef9261c666ab31bbe29582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118c55704aa276532ae10e43091234b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a118c55704aa276532ae10e43091234b2">BIT_SYS_MSC0CFG_BCDHOST_EN</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:a118c55704aa276532ae10e43091234b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable BCD Host 1 : enable BCD Host.  <a href="ft900__sys__registers_8h.html#a118c55704aa276532ae10e43091234b2">More...</a><br /></td></tr>
<tr class="separator:a118c55704aa276532ae10e43091234b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc735a4cc69c879cafeebf92591c9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#accc735a4cc69c879cafeebf92591c9cf">MASK_SYS_MSC0CFG_BCDHOST_EN</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a118c55704aa276532ae10e43091234b2">BIT_SYS_MSC0CFG_BCDHOST_EN</a>)</td></tr>
<tr class="separator:accc735a4cc69c879cafeebf92591c9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da05d6aeeebc61fa59ff7db6bcf8508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a1da05d6aeeebc61fa59ff7db6bcf8508">BIT_SYS_MSC0CFG_BCD_SOFTRESET</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:a1da05d6aeeebc61fa59ff7db6bcf8508"><td class="mdescLeft">&#160;</td><td class="mdescRight">BCD Host Software Reset (Write)  <a href="ft900__sys__registers_8h.html#a1da05d6aeeebc61fa59ff7db6bcf8508">More...</a><br /></td></tr>
<tr class="separator:a1da05d6aeeebc61fa59ff7db6bcf8508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a275dd99bf578fb6445a0bb287010ee81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a275dd99bf578fb6445a0bb287010ee81">MASK_SYS_MSC0CFG_BCD_SOFTRESET</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a1da05d6aeeebc61fa59ff7db6bcf8508">BIT_SYS_MSC0CFG_BCD_SOFTRESET</a>)</td></tr>
<tr class="separator:a275dd99bf578fb6445a0bb287010ee81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75b459a03c051281ed05f978cd4e01d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#ad75b459a03c051281ed05f978cd4e01d">BIT_SYS_MSC0CFG_BCDDEV_DETECT_RUNNING</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:ad75b459a03c051281ed05f978cd4e01d"><td class="mdescLeft">&#160;</td><td class="mdescRight">BCD Device Detection Running (Read) 1 : indicates BCD Device detection is running.  <a href="ft900__sys__registers_8h.html#ad75b459a03c051281ed05f978cd4e01d">More...</a><br /></td></tr>
<tr class="separator:ad75b459a03c051281ed05f978cd4e01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5caa7a0d386ef6bbba869504ad8beb7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a5caa7a0d386ef6bbba869504ad8beb7f">MASK_SYS_MSC0CFG_BCDDEV_DETECT_RUNNING</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#ad75b459a03c051281ed05f978cd4e01d">BIT_SYS_MSC0CFG_BCDDEV_DETECT_RUNNING</a>)</td></tr>
<tr class="separator:a5caa7a0d386ef6bbba869504ad8beb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a516aad5ab2883181b388a6c692671de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a516aad5ab2883181b388a6c692671de6">BIT_SYS_MSC0CFG_BCDDEV_EN</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:a516aad5ab2883181b388a6c692671de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable BCD Device (Write) 1 : enable BCD Device.  <a href="ft900__sys__registers_8h.html#a516aad5ab2883181b388a6c692671de6">More...</a><br /></td></tr>
<tr class="separator:a516aad5ab2883181b388a6c692671de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4e6a2ee1d164503f00c0b4466d41485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#af4e6a2ee1d164503f00c0b4466d41485">MASK_SYS_MSC0CFG_BCDDEV_EN</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a516aad5ab2883181b388a6c692671de6">BIT_SYS_MSC0CFG_BCDDEV_EN</a>)</td></tr>
<tr class="separator:af4e6a2ee1d164503f00c0b4466d41485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a981b7c2b34582a35abc93c49f6ae5284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a981b7c2b34582a35abc93c49f6ae5284">BIT_SYS_MSC0CFG_BCDDEV_DETECT_COMPLETE</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:a981b7c2b34582a35abc93c49f6ae5284"><td class="mdescLeft">&#160;</td><td class="mdescRight">BCD Device Detection Complete (Read) 1 : indicates BCD Device detection is done.  <a href="ft900__sys__registers_8h.html#a981b7c2b34582a35abc93c49f6ae5284">More...</a><br /></td></tr>
<tr class="separator:a981b7c2b34582a35abc93c49f6ae5284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50a2039f1be348a7483ca95a9addf028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a50a2039f1be348a7483ca95a9addf028">MASK_SYS_MSC0CFG_BCDDEV_DETECT_COMPLETE</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a981b7c2b34582a35abc93c49f6ae5284">BIT_SYS_MSC0CFG_BCDDEV_DETECT_COMPLETE</a>)</td></tr>
<tr class="separator:a50a2039f1be348a7483ca95a9addf028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02442d38eee20414c00c62ad098daa43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a02442d38eee20414c00c62ad098daa43">BIT_SYS_MSC0CFG_BCDDEV_SD_EN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:a02442d38eee20414c00c62ad098daa43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable BCD Secondary Detection (Write) 1 : enable secondary detection.  <a href="ft900__sys__registers_8h.html#a02442d38eee20414c00c62ad098daa43">More...</a><br /></td></tr>
<tr class="separator:a02442d38eee20414c00c62ad098daa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc43bd21a506256d27cce0c7522428bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#afc43bd21a506256d27cce0c7522428bf">MASK_SYS_MSC0CFG_BCDDEV_SD_EN</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a02442d38eee20414c00c62ad098daa43">BIT_SYS_MSC0CFG_BCDDEV_SD_EN</a>)</td></tr>
<tr class="separator:afc43bd21a506256d27cce0c7522428bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390fef498ce55cac9f68dede5289253d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a390fef498ce55cac9f68dede5289253d">BIT_SYS_MSC0CFG_BCDDEV_SDP_FOUND</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:a390fef498ce55cac9f68dede5289253d"><td class="mdescLeft">&#160;</td><td class="mdescRight">BCD SDP Detected (Read) 1 : SDP detected.  <a href="ft900__sys__registers_8h.html#a390fef498ce55cac9f68dede5289253d">More...</a><br /></td></tr>
<tr class="separator:a390fef498ce55cac9f68dede5289253d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad56199657171b7ba75d0f8b046340ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#ad56199657171b7ba75d0f8b046340ea9">MASK_SYS_MSC0CFG_BCDDEV_SDP_FOUND</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a390fef498ce55cac9f68dede5289253d">BIT_SYS_MSC0CFG_BCDDEV_SDP_FOUND</a>)</td></tr>
<tr class="separator:ad56199657171b7ba75d0f8b046340ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2938aa34bd6cbf3e0318cfe054e69058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a2938aa34bd6cbf3e0318cfe054e69058">BIT_SYS_MSC0CFG_BCDDEV_VDP_EN_POST_DCP</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:a2938aa34bd6cbf3e0318cfe054e69058"><td class="mdescLeft">&#160;</td><td class="mdescRight">BCD Connection Enable (Write) 1 : enable connection of VDP_SRC after DCP detection.  <a href="ft900__sys__registers_8h.html#a2938aa34bd6cbf3e0318cfe054e69058">More...</a><br /></td></tr>
<tr class="separator:a2938aa34bd6cbf3e0318cfe054e69058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b04d17fcd88b87ebb91ccbc1000a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a25b04d17fcd88b87ebb91ccbc1000a98">MASK_SYS_MSC0CFG_BCDDEV_VDP_EN_POST_DCP</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a2938aa34bd6cbf3e0318cfe054e69058">BIT_SYS_MSC0CFG_BCDDEV_VDP_EN_POST_DCP</a>)</td></tr>
<tr class="separator:a25b04d17fcd88b87ebb91ccbc1000a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb840485e30190d19368112d65b69719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#acb840485e30190d19368112d65b69719">BIT_SYS_MSC0CFG_BCDDEV_CDP_FOUND</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:acb840485e30190d19368112d65b69719"><td class="mdescLeft">&#160;</td><td class="mdescRight">BCD CPD Detected (Read) 1 : CDP detected.  <a href="ft900__sys__registers_8h.html#acb840485e30190d19368112d65b69719">More...</a><br /></td></tr>
<tr class="separator:acb840485e30190d19368112d65b69719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea867210c27ce0054ff4b5d1e7d821d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#adea867210c27ce0054ff4b5d1e7d821d">MASK_SYS_MSC0CFG_BCDDEV_CDP_FOUND</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#acb840485e30190d19368112d65b69719">BIT_SYS_MSC0CFG_BCDDEV_CDP_FOUND</a>)</td></tr>
<tr class="separator:adea867210c27ce0054ff4b5d1e7d821d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a150620a62eb22619986ec3193307b9a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a150620a62eb22619986ec3193307b9a5">BIT_SYS_MSC0CFG_BCDDEV_LGC_COMP_INHIB</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a150620a62eb22619986ec3193307b9a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">BCD Logic Comparison 1 : disable logic comparison during BCD detections.  <a href="ft900__sys__registers_8h.html#a150620a62eb22619986ec3193307b9a5">More...</a><br /></td></tr>
<tr class="separator:a150620a62eb22619986ec3193307b9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef34cebda7d0f00c3284014222e3a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#acef34cebda7d0f00c3284014222e3a0f">MASK_SYS_MSC0CFG_BCDDEV_LGC_COMP_INHIB</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a150620a62eb22619986ec3193307b9a5">BIT_SYS_MSC0CFG_BCDDEV_LGC_COMP_INHIB</a>)</td></tr>
<tr class="separator:acef34cebda7d0f00c3284014222e3a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d83e2a71358bafdd75330c707c53a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a2d83e2a71358bafdd75330c707c53a1c">BIT_SYS_MSC0CFG_BCDDEV_DCP_FOUND</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a2d83e2a71358bafdd75330c707c53a1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">BCD DCP Detected (Read) 1 : DCP detected.  <a href="ft900__sys__registers_8h.html#a2d83e2a71358bafdd75330c707c53a1c">More...</a><br /></td></tr>
<tr class="separator:a2d83e2a71358bafdd75330c707c53a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f3525f090b95473fc2044faf3f1a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a35f3525f090b95473fc2044faf3f1a41">MASK_SYS_MSC0CFG_BCDDEV_DCP_FOUND</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a2d83e2a71358bafdd75330c707c53a1c">BIT_SYS_MSC0CFG_BCDDEV_DCP_FOUND</a>)</td></tr>
<tr class="separator:a35f3525f090b95473fc2044faf3f1a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a448ad8e544a9f0bf3597a4a89ff1f5aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a448ad8e544a9f0bf3597a4a89ff1f5aa">BIT_SYS_GLOBAL_RST_SOFT_RESET</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a448ad8e544a9f0bf3597a4a89ff1f5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58b6731e1720381907897dc9fcd3cd6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#a58b6731e1720381907897dc9fcd3cd6b">MASK_SYS_GLOBAL_RST_SOFT_RESET</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a448ad8e544a9f0bf3597a4a89ff1f5aa">BIT_SYS_GLOBAL_RST_SOFT_RESET</a>)</td></tr>
<tr class="separator:a58b6731e1720381907897dc9fcd3cd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7312bfec040d9b893742c6ee160e6ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#ac7312bfec040d9b893742c6ee160e6ae">BIT_SYS_GLOBAL_RST_HW_RESET</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:ac7312bfec040d9b893742c6ee160e6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd5d49a4bfb4a1b9997623bf2f7121cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft900__sys__registers_8h.html#acd5d49a4bfb4a1b9997623bf2f7121cf">MASK_SYS_GLOBAL_RST_HW_RESET</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#ac7312bfec040d9b893742c6ee160e6ae">BIT_SYS_GLOBAL_RST_HW_RESET</a>)</td></tr>
<tr class="separator:acd5d49a4bfb4a1b9997623bf2f7121cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Chip management registers. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a48e0e977e6f979f750ecf0052268fe29" name="a48e0e977e6f979f750ecf0052268fe29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48e0e977e6f979f750ecf0052268fe29">&#9670;&nbsp;</a></span>BIT_SYS_CLKCFG_CPU_CLK_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_CLKCFG_CPU_CLK_DIV&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09495f7243f4546c35bfa7c8aa58e18d" name="a09495f7243f4546c35bfa7c8aa58e18d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09495f7243f4546c35bfa7c8aa58e18d">&#9670;&nbsp;</a></span>BIT_SYS_CLKCFG_ENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_CLKCFG_ENA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__peri__</td><td>)</td>
          <td>&#160;&#160;&#160;(__peri__)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7312bfec040d9b893742c6ee160e6ae" name="ac7312bfec040d9b893742c6ee160e6ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7312bfec040d9b893742c6ee160e6ae">&#9670;&nbsp;</a></span>BIT_SYS_GLOBAL_RST_HW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_GLOBAL_RST_HW_RESET&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >1 : External Hardware Reset; if it is set it indicates the external reset has been activated. Write 1 to clear it. </p>

</div>
</div>
<a id="a448ad8e544a9f0bf3597a4a89ff1f5aa" name="a448ad8e544a9f0bf3597a4a89ff1f5aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a448ad8e544a9f0bf3597a4a89ff1f5aa">&#9670;&nbsp;</a></span>BIT_SYS_GLOBAL_RST_SOFT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_GLOBAL_RST_SOFT_RESET&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >1 : Soft Global Reset; write 1 to reset the system as to POR state. Reading 1 from this bit indicates a soft global reset has been performed from the previous operation. Write 0 to clear this bit. NOTE: This bit must be cleared before it can be enabled again. </p>

</div>
</div>
<a id="a1da05d6aeeebc61fa59ff7db6bcf8508" name="a1da05d6aeeebc61fa59ff7db6bcf8508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1da05d6aeeebc61fa59ff7db6bcf8508">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_BCD_SOFTRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_BCD_SOFTRESET&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BCD Host Software Reset (Write) </p>
<ul>
<li>1 : Generate software reset to<ul>
<li>BCD Host : if BCDHOST_EN = 1</li>
<li>BCD Dev : if BCDDEV_EN = 1 It is automatically cleared immediately </li>
</ul>
</li>
</ul>

</div>
</div>
<a id="acb840485e30190d19368112d65b69719" name="acb840485e30190d19368112d65b69719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb840485e30190d19368112d65b69719">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_BCDDEV_CDP_FOUND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_BCDDEV_CDP_FOUND&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BCD CPD Detected (Read) 1 : CDP detected. </p>

</div>
</div>
<a id="a2d83e2a71358bafdd75330c707c53a1c" name="a2d83e2a71358bafdd75330c707c53a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d83e2a71358bafdd75330c707c53a1c">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_BCDDEV_DCP_FOUND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_BCDDEV_DCP_FOUND&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BCD DCP Detected (Read) 1 : DCP detected. </p>

</div>
</div>
<a id="a981b7c2b34582a35abc93c49f6ae5284" name="a981b7c2b34582a35abc93c49f6ae5284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a981b7c2b34582a35abc93c49f6ae5284">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_BCDDEV_DETECT_COMPLETE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_BCDDEV_DETECT_COMPLETE&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BCD Device Detection Complete (Read) 1 : indicates BCD Device detection is done. </p>

</div>
</div>
<a id="ad75b459a03c051281ed05f978cd4e01d" name="ad75b459a03c051281ed05f978cd4e01d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad75b459a03c051281ed05f978cd4e01d">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_BCDDEV_DETECT_RUNNING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_BCDDEV_DETECT_RUNNING&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BCD Device Detection Running (Read) 1 : indicates BCD Device detection is running. </p>

</div>
</div>
<a id="a516aad5ab2883181b388a6c692671de6" name="a516aad5ab2883181b388a6c692671de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a516aad5ab2883181b388a6c692671de6">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_BCDDEV_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_BCDDEV_EN&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable BCD Device (Write) 1 : enable BCD Device. </p>

</div>
</div>
<a id="a150620a62eb22619986ec3193307b9a5" name="a150620a62eb22619986ec3193307b9a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a150620a62eb22619986ec3193307b9a5">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_BCDDEV_LGC_COMP_INHIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_BCDDEV_LGC_COMP_INHIB&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BCD Logic Comparison 1 : disable logic comparison during BCD detections. </p>

</div>
</div>
<a id="a02442d38eee20414c00c62ad098daa43" name="a02442d38eee20414c00c62ad098daa43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02442d38eee20414c00c62ad098daa43">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_BCDDEV_SD_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_BCDDEV_SD_EN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable BCD Secondary Detection (Write) 1 : enable secondary detection. </p>

</div>
</div>
<a id="a390fef498ce55cac9f68dede5289253d" name="a390fef498ce55cac9f68dede5289253d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a390fef498ce55cac9f68dede5289253d">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_BCDDEV_SDP_FOUND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_BCDDEV_SDP_FOUND&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BCD SDP Detected (Read) 1 : SDP detected. </p>

</div>
</div>
<a id="a2938aa34bd6cbf3e0318cfe054e69058" name="a2938aa34bd6cbf3e0318cfe054e69058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2938aa34bd6cbf3e0318cfe054e69058">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_BCDDEV_VDP_EN_POST_DCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_BCDDEV_VDP_EN_POST_DCP&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BCD Connection Enable (Write) 1 : enable connection of VDP_SRC after DCP detection. </p>

</div>
</div>
<a id="a118c55704aa276532ae10e43091234b2" name="a118c55704aa276532ae10e43091234b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a118c55704aa276532ae10e43091234b2">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_BCDHOST_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_BCDHOST_EN&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable BCD Host 1 : enable BCD Host. </p>

</div>
</div>
<a id="ab6b12bd7327b4f2af3cfb03b14efc8a7" name="ab6b12bd7327b4f2af3cfb03b14efc8a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6b12bd7327b4f2af3cfb03b14efc8a7">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_BCDHOST_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_BCDHOST_MODE&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BCD Host Mode. </p>
<ul>
<li>0 : SDP</li>
<li>1 : DCP</li>
<li>2 : CDPI</li>
<li>3 : CDPII </li>
</ul>

</div>
</div>
<a id="a47729a109f70cabcf293ad4941923058" name="a47729a109f70cabcf293ad4941923058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47729a109f70cabcf293ad4941923058">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_CAN0_SLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_CAN0_SLOW&#160;&#160;&#160;(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN 0 divider 1 : Extend further the divider of CAN 0 by a factor of 16. </p>

</div>
</div>
<a id="a5129808bb1690905d9d14621b8eac010" name="a5129808bb1690905d9d14621b8eac010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5129808bb1690905d9d14621b8eac010">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_CAN1_SLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_CAN1_SLOW&#160;&#160;&#160;(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN 1 divider 1 : Extend further the divider of CAN 1 by a factor of 16. </p>

</div>
</div>
<a id="a4533cf8d700246f83ea4e0a0bbb68531" name="a4533cf8d700246f83ea4e0a0bbb68531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4533cf8d700246f83ea4e0a0bbb68531">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_DEV_RESET_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_DEV_RESET_ALL&#160;&#160;&#160;(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB Device and USB Device ATX Reset Write 1 to cause USB Dev Controller and ATX reset; it is automatically cleared immediately. </p>

</div>
</div>
<a id="a1395b6ac4e5020e9dad79caebda3015b" name="a1395b6ac4e5020e9dad79caebda3015b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1395b6ac4e5020e9dad79caebda3015b">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_DEV_RESET_ATX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_DEV_RESET_ATX&#160;&#160;&#160;(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB Device ATX Reset Write 1 to cause USB Dev ATX reset; it is automatically cleared immediately. </p>

</div>
</div>
<a id="a4d382d9c24eb5dac2960dfd9656a9c0d" name="a4d382d9c24eb5dac2960dfd9656a9c0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d382d9c24eb5dac2960dfd9656a9c0d">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_DEV_RESET_CONTROLLER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_DEV_RESET_CONTROLLER&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB Device Reset Write 1 to cause USB Dev Controller reset; it is automatically cleared immediately. </p>

</div>
</div>
<a id="abfaedefc237793a65b8324dc45aa64d7" name="abfaedefc237793a65b8324dc45aa64d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfaedefc237793a65b8324dc45aa64d7">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_DEV_RMWAKEUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_DEV_RMWAKEUP&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB Device Wakeup 1 : Drive K-state on Device USB port; software must maintain the 1ms requirement before turning it off. </p>

</div>
</div>
<a id="a9b60ddb9a2fa6344566e6f8b8d7f3275" name="a9b60ddb9a2fa6344566e6f8b8d7f3275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b60ddb9a2fa6344566e6f8b8d7f3275">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_HIGH_SPED_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_HIGH_SPED_MODE&#160;&#160;&#160;(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HIGH SPEED MODE monitoring (Read Only) Available for FT930 and FT900 Rev.C ONLY. This Bit is reserved for FT900 Rev B. 1: it indicates USB is in high speed mode. 0: it indicates USB is in full speed mode. </p>

</div>
</div>
<a id="afc31aab8340136ac65f71dc64534a1be" name="afc31aab8340136ac65f71dc64534a1be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc31aab8340136ac65f71dc64534a1be">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_HOST_RESET_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_HOST_RESET_ALL&#160;&#160;&#160;(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB Host EHCI and USB Host ATX Reset Write 1 to cause USB Host EHCI and ATX reset; it is automatically cleared immediately. Software needs to wait for EHCI to complete its reset (~200ms). </p>

</div>
</div>
<a id="acd3be95961b9aaeeab466ae5e80824bf" name="acd3be95961b9aaeeab466ae5e80824bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd3be95961b9aaeeab466ae5e80824bf">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_HOST_RESET_ATX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_HOST_RESET_ATX&#160;&#160;&#160;(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB Host ATX Reset Write 1 to cause USB Host ATX reset; it is automatically cleared immediately. </p>

</div>
</div>
<a id="a6727f8f023cbe0c9a7767eba73f41318" name="a6727f8f023cbe0c9a7767eba73f41318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6727f8f023cbe0c9a7767eba73f41318">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_HOST_RESET_EHCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_HOST_RESET_EHCI&#160;&#160;&#160;(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB Host EHCI Reset. Write 1 to cause USB Host EHCI reset; it is automatically cleared immediately. Software needs to wait for EHCI to complete its reset (~200ms). </p>

</div>
</div>
<a id="a44013a7d05447534fac199805b0ced9d" name="a44013a7d05447534fac199805b0ced9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44013a7d05447534fac199805b0ced9d">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_I2C_SWOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_I2C_SWOP&#160;&#160;&#160;(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Swap I2C master and slave 1 : swop the I2C master and I2C slave pad positions. </p>

</div>
</div>
<a id="a2c30711147db836ff4e168c8c7ffa252" name="a2c30711147db836ff4e168c8c7ffa252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c30711147db836ff4e168c8c7ffa252">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_MAC_RESET_PHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_MAC_RESET_PHY&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet PHY Reset Write 1 to cause Ethernet phy reset; it is automatically cleared immediately. </p>

</div>
</div>
<a id="aea73ce7038c8df9ff19a562d82b25ab2" name="aea73ce7038c8df9ff19a562d82b25ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea73ce7038c8df9ff19a562d82b25ab2">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_PERI_SOFTRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_PERI_SOFTRESET&#160;&#160;&#160;(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset all peripherals Write 1 to cause soft reset to all peripherals. It is automatically cleared. </p>

</div>
</div>
<a id="a50fdd8629e85250a1f1982fd97a5cc40" name="a50fdd8629e85250a1f1982fd97a5cc40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50fdd8629e85250a1f1982fd97a5cc40">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_PWM_SOFTRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_PWM_SOFTRESET&#160;&#160;&#160;(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset PWM Write 1 to cause soft reset to PWM. It is automatically cleared. </p>

</div>
</div>
<a id="acf073a2d826cf9fd89b59165017a4067" name="acf073a2d826cf9fd89b59165017a4067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf073a2d826cf9fd89b59165017a4067">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_PWM_TRIG_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_PWM_TRIG_SEL&#160;&#160;&#160;(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM count external trigger selection If any of the GPIO is used for this purpose, the pad must be configured solely for this use. </p>
<ul>
<li>0 : none</li>
<li>1 : gpio 18</li>
<li>2 : gpio 26</li>
<li>3 : gpio 35</li>
<li>4 : gpio 40</li>
<li>5 : gpio 46</li>
<li>6 : gpio 52</li>
<li>7 : gpio 58 </li>
</ul>

</div>
</div>
<a id="a0fc8e5804981a6fc95a3ac335496ad3b" name="a0fc8e5804981a6fc95a3ac335496ad3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fc8e5804981a6fc95a3ac335496ad3b">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_UART1_CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_UART1_CLKSEL&#160;&#160;&#160;(21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Clock Select for UART1 </p>

</div>
</div>
<a id="abd4425c35e6df26b04b1b02122a06936" name="abd4425c35e6df26b04b1b02122a06936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd4425c35e6df26b04b1b02122a06936">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_UART1_FIFOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_UART1_FIFOSEL&#160;&#160;&#160;(20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FIFO Select for UART1 </p>

</div>
</div>
<a id="a5ab9177d0936f0d1e6da701d2b82947e" name="a5ab9177d0936f0d1e6da701d2b82947e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab9177d0936f0d1e6da701d2b82947e">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_UART1_INTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_UART1_INTSEL&#160;&#160;&#160;(19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >INT Select for UART1 </p>

</div>
</div>
<a id="ade107b29d2abe1f85222e97accf6ce4d" name="ade107b29d2abe1f85222e97accf6ce4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade107b29d2abe1f85222e97accf6ce4d">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_UART2_CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_UART2_CLKSEL&#160;&#160;&#160;(18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Clock Select for UART2 </p>

</div>
</div>
<a id="ace0a746764fb37de4061d2c82f2b9292" name="ace0a746764fb37de4061d2c82f2b9292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace0a746764fb37de4061d2c82f2b9292">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_UART2_FIFOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_UART2_FIFOSEL&#160;&#160;&#160;(17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FIFO Select for UART2 </p>

</div>
</div>
<a id="a4440a041e7463bb86994b3985898dced" name="a4440a041e7463bb86994b3985898dced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4440a041e7463bb86994b3985898dced">&#9670;&nbsp;</a></span>BIT_SYS_MSC0CFG_UART2_INTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_MSC0CFG_UART2_INTSEL&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >INT Select for UART2 </p>

</div>
</div>
<a id="a37a2b02fe74c392a951d7d02a83c1458" name="a37a2b02fe74c392a951d7d02a83c1458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37a2b02fe74c392a951d7d02a83c1458">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_DEV_CONN_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_DEV_CONN_DEV&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Device Connect Interrupt pending to USB Device; write 1 to clear. If enabled, an interrupt will be generated on PM irq. </p>

</div>
</div>
<a id="aec901f8c659a5c2d1ae1fbbc2a3a8195" name="aec901f8c659a5c2d1ae1fbbc2a3a8195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec901f8c659a5c2d1ae1fbbc2a3a8195">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_DEV_CONN_HOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_DEV_CONN_HOST&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Device Connect Interrupt pending to USB Host; write 1 to clear. If enabled, an interrupt will be generated on PM irq. </p>

</div>
</div>
<a id="a2f892a8adae9309d251eb3737ba6d976" name="a2f892a8adae9309d251eb3737ba6d976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f892a8adae9309d251eb3737ba6d976">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_DEV_DETECT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_DEV_DETECT_EN&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >1 : Enable device connect/disconnect to external host or external host reset detection.<br  />
Enable interrupt to pm irq when any of DEV_CONN_DEV, DEV_DIS_DEV and HOST_RST_DEV is set. </p>

</div>
</div>
<a id="a897ebdb36a320987bc66fc89aa575c36" name="a897ebdb36a320987bc66fc89aa575c36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a897ebdb36a320987bc66fc89aa575c36">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_DEV_DIS_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_DEV_DIS_DEV&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Device Disconnect Interrupt pending to USB Device; write 1 to clear. If enabled, an interrupt will be generated on PM irq. </p>

</div>
</div>
<a id="adc69c116d8bbcf93650952fd18ebf911" name="adc69c116d8bbcf93650952fd18ebf911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc69c116d8bbcf93650952fd18ebf911">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_DEV_DIS_HOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_DEV_DIS_HOST&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Device Disconnect Interrupt pending to USB Host; write 1 to clear. If enabled, an interrupt will be generated on PM irq. </p>

</div>
</div>
<a id="a9f930c15ad928aac9f2a96ab9512f79a" name="a9f930c15ad928aac9f2a96ab9512f79a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f930c15ad928aac9f2a96ab9512f79a">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_DEV_PHY_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_DEV_PHY_EN&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >1 : Enable USB Device Phy. </p>

</div>
</div>
<a id="a9aae6b21ac9159040efca0bd25a5b391" name="a9aae6b21ac9159040efca0bd25a5b391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aae6b21ac9159040efca0bd25a5b391">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_FORCE_DEV_DET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_FORCE_DEV_DET&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Normally device activity detection is performed only when required, setting this bit will force the PM to check for device connection activities regardless. </p>

</div>
</div>
<a id="ac8edb52ae2ba6af9519c16d5cb6f1d8d" name="ac8edb52ae2ba6af9519c16d5cb6f1d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8edb52ae2ba6af9519c16d5cb6f1d8d">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_FORCE_HOST_DET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_FORCE_HOST_DET&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Normally host activity detection is performed only when required, setting this bit will force the PM to check for host connection activities regardless. </p>

</div>
</div>
<a id="a264e2ab684b7be8bcb0a77733e3ff379" name="a264e2ab684b7be8bcb0a77733e3ff379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a264e2ab684b7be8bcb0a77733e3ff379">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_HOST_DETECT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_HOST_DETECT_EN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >1 : Enable device connection/disconnect detection to USB Host.<br  />
 Enable interrupt to pm irq when either DEV_CONN_HOST or DEV_DIS_HOST is set. </p>

</div>
</div>
<a id="ac508b09782e36a091ff2bf07aec82c09" name="ac508b09782e36a091ff2bf07aec82c09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac508b09782e36a091ff2bf07aec82c09">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_HOST_RESUME_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_HOST_RESUME_DEV&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Host Resume Interrupt pending to USB Device; write 1 to clear. If enabled, an interrupt will be generated on PM irq. </p>

</div>
</div>
<a id="a6288ad323808d1784e294f7956b24169" name="a6288ad323808d1784e294f7956b24169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6288ad323808d1784e294f7956b24169">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_HOST_RST_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_HOST_RST_DEV&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Host Reset Interrupt pending to USB Device; write 1 to clear. If enabled, an interrupt will be generated on PM irq. </p>

</div>
</div>
<a id="aa3c4aef5458adea3bc9c9acbff53eec9" name="aa3c4aef5458adea3bc9c9acbff53eec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3c4aef5458adea3bc9c9acbff53eec9">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_OC_DETECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_OC_DETECT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Over current detected Interrupt pending if enabled; write 1 to clear. If enabled, an interrupt will be generated on PM irq. </p>

</div>
</div>
<a id="aa3edcfadf164eb572c6c8e2079b3ca3a" name="aa3edcfadf164eb572c6c8e2079b3ca3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3edcfadf164eb572c6c8e2079b3ca3a">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_OC_DETECT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_OC_DETECT_EN&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >1 : Enable Over current detection.<br  />
Enable interrupt to pm irq when OC_DETECT is set </p>

</div>
</div>
<a id="abc88273084b8cdb6044cc9bee8202a96" name="abc88273084b8cdb6044cc9bee8202a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc88273084b8cdb6044cc9bee8202a96">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_PM_GPIO_IRQ_PEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_PM_GPIO_IRQ_PEND&#160;&#160;&#160;(9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >GPIO interrupt during system shut down with clock not running. </p>

</div>
</div>
<a id="aa1f39d3d56d91909d27871c7957cee3a" name="aa1f39d3d56d91909d27871c7957cee3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f39d3d56d91909d27871c7957cee3a">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_PM_PWRDN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_PM_PWRDN&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >1 : power down system.<br  />
This bit should be cleared after the system wakes up or at least 60-100us prior to setting it 1 again. </p>

</div>
</div>
<a id="a27c41d9fd09ce5d83b9d582aee8340ba" name="a27c41d9fd09ce5d83b9d582aee8340ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c41d9fd09ce5d83b9d582aee8340ba">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_PM_PWRDN_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_PM_PWRDN_MODE&#160;&#160;&#160;(9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >1 : disable system oscillator when powering down.<br  />
0 : do not disable system oscillator when powering down. </p>

</div>
</div>
<a id="ad64f018f9c2233bd7bbd34bf0c7e26f6" name="ad64f018f9c2233bd7bbd34bf0c7e26f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad64f018f9c2233bd7bbd34bf0c7e26f6">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_RM_WK_HOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_RM_WK_HOST&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Remote Wakeup Interrupt pending to USB Host; write 1 to clear. If enabled, an interrupt will be generated on PM irq. </p>

</div>
</div>
<a id="a162ce26d6d66598f12a98c2fc6bec753" name="a162ce26d6d66598f12a98c2fc6bec753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a162ce26d6d66598f12a98c2fc6bec753">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_RM_WK_HOST_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_RM_WK_HOST_EN&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >1 : Enable remote wake up detection to USB host.<br  />
 Enable interrupt to pm irq when RM_WK_HOST is set. </p>

</div>
</div>
<a id="a2d4adeeb04624dc46bb18de72f8c1b49" name="a2d4adeeb04624dc46bb18de72f8c1b49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d4adeeb04624dc46bb18de72f8c1b49">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_RTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_RTC&#160;&#160;&#160;VBAT REPLACED_PEND  (13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC good Battery replacement Detected pending; write 1 to clear. If RTC_VBAT_IRQ_EN=1, an interrupt will be generated. Note: Clear this bit before set RTC_VBAT_IRQ_EN to 1. !!!AVAILABLE FROM FT900 REV C ONWARDS!!! </p>

</div>
</div>
<a id="a83510c0277f12da94ea0d0f11aa6b1d1" name="a83510c0277f12da94ea0d0f11aa6b1d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83510c0277f12da94ea0d0f11aa6b1d1">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_RTC_ALARM_IRQ_PEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_RTC_ALARM_IRQ_PEND&#160;&#160;&#160;(15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC Alarm Wake Up interrupt pending; write 1 to clear. This bit will be set when RTC alarm is active while it is in sleep mode. !!!AVAILABLE FROM FT900 REV C ONWARDS!!! </p>

</div>
</div>
<a id="aabf5a6d008c49c84e90ae35ed4929689" name="aabf5a6d008c49c84e90ae35ed4929689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf5a6d008c49c84e90ae35ed4929689">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_RTC_VBAT_LOW_PEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_RTC_VBAT_LOW_PEND&#160;&#160;&#160;(14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC Battery Low Detected pending; write 1 to clear. If RTC_VBAT_IRQ_EN=1, an interrupt will be generated. Note: Clear this bit before set RTC_VBAT_IRQ_EN to 1. !!!AVAILABLE FROM FT900 REV C ONWARDS!!! </p>

</div>
</div>
<a id="a6eb9178ed07f04445fb22f89205ba1f3" name="a6eb9178ed07f04445fb22f89205ba1f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eb9178ed07f04445fb22f89205ba1f3">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_SLOWCLK_5ms_IRQ_PEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_SLOWCLK_5ms_IRQ_PEND&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Slow clock 5ms timer interrupt pending; write 1 to clear. If enabled, an interrupt will be generated. </p>

</div>
</div>
<a id="a2904d339b292ea51277ba507e210b721" name="a2904d339b292ea51277ba507e210b721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2904d339b292ea51277ba507e210b721">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_SLOWCLOCK_5ms_IRQ_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_SLOWCLOCK_5ms_IRQ_EN&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >1 : enable slow clock 5ms timer interrupt. </p>

</div>
</div>
<a id="a613f9c4253b0db423fa7e433c15c0a43" name="a613f9c4253b0db423fa7e433c15c0a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a613f9c4253b0db423fa7e433c15c0a43">&#9670;&nbsp;</a></span>BIT_SYS_PMCFG_SLOWCLOCK_5ms_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SYS_PMCFG_SLOWCLOCK_5ms_START&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >1 : To start the 1-shot slow clock 5ms timer; once started it cannot be stopped.<br  />
This bit will be cleared automatically when the timer expires. </p>

</div>
</div>
<a id="a425c1d6dc41168343f77b34c9890ddba" name="a425c1d6dc41168343f77b34c9890ddba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a425c1d6dc41168343f77b34c9890ddba">&#9670;&nbsp;</a></span>MASK_SYS_CLKCFG_CPU_CLK_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_CLKCFG_CPU_CLK_DIV&#160;&#160;&#160;(0xF &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a48e0e977e6f979f750ecf0052268fe29">BIT_SYS_CLKCFG_CPU_CLK_DIV</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07b913f6f8e19493ab3659e1539bf173" name="a07b913f6f8e19493ab3659e1539bf173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07b913f6f8e19493ab3659e1539bf173">&#9670;&nbsp;</a></span>MASK_SYS_CLKCFG_ENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_CLKCFG_ENA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__peri__</td><td>)</td>
          <td>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a09495f7243f4546c35bfa7c8aa58e18d">BIT_SYS_CLKCFG_ENA</a>(__peri__))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd5d49a4bfb4a1b9997623bf2f7121cf" name="acd5d49a4bfb4a1b9997623bf2f7121cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd5d49a4bfb4a1b9997623bf2f7121cf">&#9670;&nbsp;</a></span>MASK_SYS_GLOBAL_RST_HW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_GLOBAL_RST_HW_RESET&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#ac7312bfec040d9b893742c6ee160e6ae">BIT_SYS_GLOBAL_RST_HW_RESET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58b6731e1720381907897dc9fcd3cd6b" name="a58b6731e1720381907897dc9fcd3cd6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58b6731e1720381907897dc9fcd3cd6b">&#9670;&nbsp;</a></span>MASK_SYS_GLOBAL_RST_SOFT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_GLOBAL_RST_SOFT_RESET&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a448ad8e544a9f0bf3597a4a89ff1f5aa">BIT_SYS_GLOBAL_RST_SOFT_RESET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a275dd99bf578fb6445a0bb287010ee81" name="a275dd99bf578fb6445a0bb287010ee81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a275dd99bf578fb6445a0bb287010ee81">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_BCD_SOFTRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_BCD_SOFTRESET&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a1da05d6aeeebc61fa59ff7db6bcf8508">BIT_SYS_MSC0CFG_BCD_SOFTRESET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adea867210c27ce0054ff4b5d1e7d821d" name="adea867210c27ce0054ff4b5d1e7d821d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea867210c27ce0054ff4b5d1e7d821d">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_BCDDEV_CDP_FOUND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_BCDDEV_CDP_FOUND&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#acb840485e30190d19368112d65b69719">BIT_SYS_MSC0CFG_BCDDEV_CDP_FOUND</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35f3525f090b95473fc2044faf3f1a41" name="a35f3525f090b95473fc2044faf3f1a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35f3525f090b95473fc2044faf3f1a41">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_BCDDEV_DCP_FOUND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_BCDDEV_DCP_FOUND&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a2d83e2a71358bafdd75330c707c53a1c">BIT_SYS_MSC0CFG_BCDDEV_DCP_FOUND</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50a2039f1be348a7483ca95a9addf028" name="a50a2039f1be348a7483ca95a9addf028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50a2039f1be348a7483ca95a9addf028">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_BCDDEV_DETECT_COMPLETE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_BCDDEV_DETECT_COMPLETE&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a981b7c2b34582a35abc93c49f6ae5284">BIT_SYS_MSC0CFG_BCDDEV_DETECT_COMPLETE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5caa7a0d386ef6bbba869504ad8beb7f" name="a5caa7a0d386ef6bbba869504ad8beb7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5caa7a0d386ef6bbba869504ad8beb7f">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_BCDDEV_DETECT_RUNNING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_BCDDEV_DETECT_RUNNING&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#ad75b459a03c051281ed05f978cd4e01d">BIT_SYS_MSC0CFG_BCDDEV_DETECT_RUNNING</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4e6a2ee1d164503f00c0b4466d41485" name="af4e6a2ee1d164503f00c0b4466d41485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4e6a2ee1d164503f00c0b4466d41485">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_BCDDEV_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_BCDDEV_EN&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a516aad5ab2883181b388a6c692671de6">BIT_SYS_MSC0CFG_BCDDEV_EN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acef34cebda7d0f00c3284014222e3a0f" name="acef34cebda7d0f00c3284014222e3a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acef34cebda7d0f00c3284014222e3a0f">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_BCDDEV_LGC_COMP_INHIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_BCDDEV_LGC_COMP_INHIB&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a150620a62eb22619986ec3193307b9a5">BIT_SYS_MSC0CFG_BCDDEV_LGC_COMP_INHIB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc43bd21a506256d27cce0c7522428bf" name="afc43bd21a506256d27cce0c7522428bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc43bd21a506256d27cce0c7522428bf">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_BCDDEV_SD_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_BCDDEV_SD_EN&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a02442d38eee20414c00c62ad098daa43">BIT_SYS_MSC0CFG_BCDDEV_SD_EN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad56199657171b7ba75d0f8b046340ea9" name="ad56199657171b7ba75d0f8b046340ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad56199657171b7ba75d0f8b046340ea9">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_BCDDEV_SDP_FOUND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_BCDDEV_SDP_FOUND&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a390fef498ce55cac9f68dede5289253d">BIT_SYS_MSC0CFG_BCDDEV_SDP_FOUND</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25b04d17fcd88b87ebb91ccbc1000a98" name="a25b04d17fcd88b87ebb91ccbc1000a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25b04d17fcd88b87ebb91ccbc1000a98">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_BCDDEV_VDP_EN_POST_DCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_BCDDEV_VDP_EN_POST_DCP&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a2938aa34bd6cbf3e0318cfe054e69058">BIT_SYS_MSC0CFG_BCDDEV_VDP_EN_POST_DCP</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accc735a4cc69c879cafeebf92591c9cf" name="accc735a4cc69c879cafeebf92591c9cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc735a4cc69c879cafeebf92591c9cf">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_BCDHOST_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_BCDHOST_EN&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a118c55704aa276532ae10e43091234b2">BIT_SYS_MSC0CFG_BCDHOST_EN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad03d84f3ddef9261c666ab31bbe29582" name="ad03d84f3ddef9261c666ab31bbe29582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad03d84f3ddef9261c666ab31bbe29582">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_BCDHOST_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_BCDHOST_MODE&#160;&#160;&#160;(0x3 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#ab6b12bd7327b4f2af3cfb03b14efc8a7">BIT_SYS_MSC0CFG_BCDHOST_MODE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01fce76de28bf5c6632c6e8fd27cf2c1" name="a01fce76de28bf5c6632c6e8fd27cf2c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01fce76de28bf5c6632c6e8fd27cf2c1">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_CAN0_SLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_CAN0_SLOW&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a47729a109f70cabcf293ad4941923058">BIT_SYS_MSC0CFG_CAN0_SLOW</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9c2fd94a99df2b5641b4503cf6b4889" name="ac9c2fd94a99df2b5641b4503cf6b4889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9c2fd94a99df2b5641b4503cf6b4889">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_CAN1_SLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_CAN1_SLOW&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a5129808bb1690905d9d14621b8eac010">BIT_SYS_MSC0CFG_CAN1_SLOW</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3206a04f2fad77567d9105d7bcd706d5" name="a3206a04f2fad77567d9105d7bcd706d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3206a04f2fad77567d9105d7bcd706d5">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_DEV_RESET_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_DEV_RESET_ALL&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a4533cf8d700246f83ea4e0a0bbb68531">BIT_SYS_MSC0CFG_DEV_RESET_ALL</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3624546c12b26cbb623bdf7493607cbc" name="a3624546c12b26cbb623bdf7493607cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3624546c12b26cbb623bdf7493607cbc">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_DEV_RESET_ATX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_DEV_RESET_ATX&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a1395b6ac4e5020e9dad79caebda3015b">BIT_SYS_MSC0CFG_DEV_RESET_ATX</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa26e795c7444d1208e743aed6aad0a47" name="aa26e795c7444d1208e743aed6aad0a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa26e795c7444d1208e743aed6aad0a47">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_DEV_RESET_CONTROLLER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_DEV_RESET_CONTROLLER&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a4d382d9c24eb5dac2960dfd9656a9c0d">BIT_SYS_MSC0CFG_DEV_RESET_CONTROLLER</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb1a22fca00cbbedb2e4660658adde19" name="abb1a22fca00cbbedb2e4660658adde19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1a22fca00cbbedb2e4660658adde19">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_DEV_RMWAKEUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_DEV_RMWAKEUP&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#abfaedefc237793a65b8324dc45aa64d7">BIT_SYS_MSC0CFG_DEV_RMWAKEUP</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe38bc4ba64cef485011a59c776370d4" name="afe38bc4ba64cef485011a59c776370d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe38bc4ba64cef485011a59c776370d4">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_HIGH_SPED_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_HIGH_SPED_MODE&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a9b60ddb9a2fa6344566e6f8b8d7f3275">BIT_SYS_MSC0CFG_HIGH_SPED_MODE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5578e7f5327052d7b19ad90ac3f21a0" name="aa5578e7f5327052d7b19ad90ac3f21a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5578e7f5327052d7b19ad90ac3f21a0">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_HOST_RESET_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_HOST_RESET_ALL&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#afc31aab8340136ac65f71dc64534a1be">BIT_SYS_MSC0CFG_HOST_RESET_ALL</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a247dec6067cfe2eb76791fddb7164269" name="a247dec6067cfe2eb76791fddb7164269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a247dec6067cfe2eb76791fddb7164269">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_HOST_RESET_ATX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_HOST_RESET_ATX&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#acd3be95961b9aaeeab466ae5e80824bf">BIT_SYS_MSC0CFG_HOST_RESET_ATX</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9466eb9c2a253d9c8ce99b04480c154" name="ae9466eb9c2a253d9c8ce99b04480c154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9466eb9c2a253d9c8ce99b04480c154">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_HOST_RESET_EHCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_HOST_RESET_EHCI&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a6727f8f023cbe0c9a7767eba73f41318">BIT_SYS_MSC0CFG_HOST_RESET_EHCI</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a88b05681fe8f8782d68386447489eb" name="a4a88b05681fe8f8782d68386447489eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a88b05681fe8f8782d68386447489eb">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_I2C_SWOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_I2C_SWOP&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a44013a7d05447534fac199805b0ced9d">BIT_SYS_MSC0CFG_I2C_SWOP</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7b5be093032a8eee214d2a140dfe895" name="ac7b5be093032a8eee214d2a140dfe895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7b5be093032a8eee214d2a140dfe895">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_MAC_RESET_PHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_MAC_RESET_PHY&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a2c30711147db836ff4e168c8c7ffa252">BIT_SYS_MSC0CFG_MAC_RESET_PHY</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a658e0bc365105f1077e8f2d6a12a607d" name="a658e0bc365105f1077e8f2d6a12a607d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a658e0bc365105f1077e8f2d6a12a607d">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_PERI_SOFTRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_PERI_SOFTRESET&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#aea73ce7038c8df9ff19a562d82b25ab2">BIT_SYS_MSC0CFG_PERI_SOFTRESET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18f525fc35c2e17346328f8e9ec25e40" name="a18f525fc35c2e17346328f8e9ec25e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18f525fc35c2e17346328f8e9ec25e40">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_PWM_SOFTRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_PWM_SOFTRESET&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a50fdd8629e85250a1f1982fd97a5cc40">BIT_SYS_MSC0CFG_PWM_SOFTRESET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f8f3094f3581158c375eaf11e8dcc83" name="a8f8f3094f3581158c375eaf11e8dcc83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f8f3094f3581158c375eaf11e8dcc83">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_PWM_TRIG_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_PWM_TRIG_SEL&#160;&#160;&#160;(0x7 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#acf073a2d826cf9fd89b59165017a4067">BIT_SYS_MSC0CFG_PWM_TRIG_SEL</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ce846808b17c6564111b50e23bca6d0" name="a6ce846808b17c6564111b50e23bca6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ce846808b17c6564111b50e23bca6d0">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_UART1_CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_UART1_CLKSEL&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a0fc8e5804981a6fc95a3ac335496ad3b">BIT_SYS_MSC0CFG_UART1_CLKSEL</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01b37df1f64aaba25afac4bfe341440b" name="a01b37df1f64aaba25afac4bfe341440b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b37df1f64aaba25afac4bfe341440b">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_UART1_FIFOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_UART1_FIFOSEL&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#abd4425c35e6df26b04b1b02122a06936">BIT_SYS_MSC0CFG_UART1_FIFOSEL</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2424be0ccb48e5a257a27649a15c76d3" name="a2424be0ccb48e5a257a27649a15c76d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2424be0ccb48e5a257a27649a15c76d3">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_UART1_INTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_UART1_INTSEL&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a5ab9177d0936f0d1e6da701d2b82947e">BIT_SYS_MSC0CFG_UART1_INTSEL</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3e7491aef5e5c8c4acd888ad03ee38d" name="ac3e7491aef5e5c8c4acd888ad03ee38d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e7491aef5e5c8c4acd888ad03ee38d">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_UART2_CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_UART2_CLKSEL&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#ade107b29d2abe1f85222e97accf6ce4d">BIT_SYS_MSC0CFG_UART2_CLKSEL</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba2a7a537009840a0912325e1d5d0c01" name="aba2a7a537009840a0912325e1d5d0c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba2a7a537009840a0912325e1d5d0c01">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_UART2_FIFOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_UART2_FIFOSEL&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#ace0a746764fb37de4061d2c82f2b9292">BIT_SYS_MSC0CFG_UART2_FIFOSEL</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a363952f1c2db87280dd68098bd0bd4b8" name="a363952f1c2db87280dd68098bd0bd4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a363952f1c2db87280dd68098bd0bd4b8">&#9670;&nbsp;</a></span>MASK_SYS_MSC0CFG_UART2_INTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_MSC0CFG_UART2_INTSEL&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a4440a041e7463bb86994b3985898dced">BIT_SYS_MSC0CFG_UART2_INTSEL</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a766451279d901650d24075b50b98e350" name="a766451279d901650d24075b50b98e350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a766451279d901650d24075b50b98e350">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_DEV_CONN_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_DEV_CONN_DEV&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a37a2b02fe74c392a951d7d02a83c1458">BIT_SYS_PMCFG_DEV_CONN_DEV</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae3d1c45fb2a5e00b1840c11d8bcd37d" name="aae3d1c45fb2a5e00b1840c11d8bcd37d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae3d1c45fb2a5e00b1840c11d8bcd37d">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_DEV_CONN_HOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_DEV_CONN_HOST&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#aec901f8c659a5c2d1ae1fbbc2a3a8195">BIT_SYS_PMCFG_DEV_CONN_HOST</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86288142b75133bc5e45714c5a5bdeb8" name="a86288142b75133bc5e45714c5a5bdeb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86288142b75133bc5e45714c5a5bdeb8">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_DEV_DETECT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_DEV_DETECT_EN&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a2f892a8adae9309d251eb3737ba6d976">BIT_SYS_PMCFG_DEV_DETECT_EN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af76d82270bc990dadee0f17719718cca" name="af76d82270bc990dadee0f17719718cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76d82270bc990dadee0f17719718cca">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_DEV_DIS_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_DEV_DIS_DEV&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a897ebdb36a320987bc66fc89aa575c36">BIT_SYS_PMCFG_DEV_DIS_DEV</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55dc97c889c8d20547e2c9d492411f31" name="a55dc97c889c8d20547e2c9d492411f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55dc97c889c8d20547e2c9d492411f31">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_DEV_DIS_HOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_DEV_DIS_HOST&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#adc69c116d8bbcf93650952fd18ebf911">BIT_SYS_PMCFG_DEV_DIS_HOST</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8a4a34864495ac540f823df3079d24d" name="aa8a4a34864495ac540f823df3079d24d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8a4a34864495ac540f823df3079d24d">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_DEV_PHY_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_DEV_PHY_EN&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a9f930c15ad928aac9f2a96ab9512f79a">BIT_SYS_PMCFG_DEV_PHY_EN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d13cbd5eccfb4c43400df4f4b51a009" name="a4d13cbd5eccfb4c43400df4f4b51a009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d13cbd5eccfb4c43400df4f4b51a009">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_FORCE_DEV_DET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_FORCE_DEV_DET&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a9aae6b21ac9159040efca0bd25a5b391">BIT_SYS_PMCFG_FORCE_DEV_DET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3d6fbb35dd46039f4f234d70864e10d" name="ae3d6fbb35dd46039f4f234d70864e10d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3d6fbb35dd46039f4f234d70864e10d">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_FORCE_HOST_DET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_FORCE_HOST_DET&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#ac8edb52ae2ba6af9519c16d5cb6f1d8d">BIT_SYS_PMCFG_FORCE_HOST_DET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a361dcab6603fff9e8b577fcea8e1d28d" name="a361dcab6603fff9e8b577fcea8e1d28d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a361dcab6603fff9e8b577fcea8e1d28d">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_HOST_DETECT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_HOST_DETECT_EN&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a264e2ab684b7be8bcb0a77733e3ff379">BIT_SYS_PMCFG_HOST_DETECT_EN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f68004c637d3ad858138e45ab13ca10" name="a2f68004c637d3ad858138e45ab13ca10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f68004c637d3ad858138e45ab13ca10">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_HOST_RESUME_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_HOST_RESUME_DEV&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#ac508b09782e36a091ff2bf07aec82c09">BIT_SYS_PMCFG_HOST_RESUME_DEV</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0db5978661cdb793d2e66bc436ea1e2c" name="a0db5978661cdb793d2e66bc436ea1e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0db5978661cdb793d2e66bc436ea1e2c">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_HOST_RST_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_HOST_RST_DEV&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a6288ad323808d1784e294f7956b24169">BIT_SYS_PMCFG_HOST_RST_DEV</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41b5a5eeb331f9ea46408df8f109d02c" name="a41b5a5eeb331f9ea46408df8f109d02c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41b5a5eeb331f9ea46408df8f109d02c">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_OC_DETECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_OC_DETECT&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#aa3c4aef5458adea3bc9c9acbff53eec9">BIT_SYS_PMCFG_OC_DETECT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76f0cbfe756c6bb6597fb9e43e47570d" name="a76f0cbfe756c6bb6597fb9e43e47570d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76f0cbfe756c6bb6597fb9e43e47570d">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_OC_DETECT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_OC_DETECT_EN&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#aa3edcfadf164eb572c6c8e2079b3ca3a">BIT_SYS_PMCFG_OC_DETECT_EN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a1ebd6b08e1fc2ac15bb119aede9c45" name="a4a1ebd6b08e1fc2ac15bb119aede9c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a1ebd6b08e1fc2ac15bb119aede9c45">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_PM_GPIO_IRQ_PEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_PM_GPIO_IRQ_PEND&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#abc88273084b8cdb6044cc9bee8202a96">BIT_SYS_PMCFG_PM_GPIO_IRQ_PEND</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e3c44e858f1b785746dd8c6fb5f5878" name="a1e3c44e858f1b785746dd8c6fb5f5878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e3c44e858f1b785746dd8c6fb5f5878">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_PM_PWRDN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_PM_PWRDN&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#aa1f39d3d56d91909d27871c7957cee3a">BIT_SYS_PMCFG_PM_PWRDN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefe9c2dbfc28c9985d9b5613c9b51f02" name="aefe9c2dbfc28c9985d9b5613c9b51f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe9c2dbfc28c9985d9b5613c9b51f02">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_PM_PWRDN_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_PM_PWRDN_MODE&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a27c41d9fd09ce5d83b9d582aee8340ba">BIT_SYS_PMCFG_PM_PWRDN_MODE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4514ce38d4aa98958d49395aa61d9acb" name="a4514ce38d4aa98958d49395aa61d9acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4514ce38d4aa98958d49395aa61d9acb">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_RM_WK_HOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_RM_WK_HOST&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#ad64f018f9c2233bd7bbd34bf0c7e26f6">BIT_SYS_PMCFG_RM_WK_HOST</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c098c9dd44257318ed2aed840518d1c" name="a8c098c9dd44257318ed2aed840518d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c098c9dd44257318ed2aed840518d1c">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_RM_WK_HOST_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_RM_WK_HOST_EN&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a162ce26d6d66598f12a98c2fc6bec753">BIT_SYS_PMCFG_RM_WK_HOST_EN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70e463f0304856ac0c4bb6337b465ea1" name="a70e463f0304856ac0c4bb6337b465ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70e463f0304856ac0c4bb6337b465ea1">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_RTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_RTC&#160;&#160;&#160;VBAT REPLACED_PEND (0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a2d4adeeb04624dc46bb18de72f8c1b49">BIT_SYS_PMCFG_RTC</a> VBAT REPLACED_PEND)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad52e5d6b3c665c6c6b1356681c0653a" name="aad52e5d6b3c665c6c6b1356681c0653a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad52e5d6b3c665c6c6b1356681c0653a">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_RTC_ALARM_IRQ_PEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_RTC_ALARM_IRQ_PEND&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a83510c0277f12da94ea0d0f11aa6b1d1">BIT_SYS_PMCFG_RTC_ALARM_IRQ_PEND</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a048185dfffb8e0a2a26657fa53e3109f" name="a048185dfffb8e0a2a26657fa53e3109f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a048185dfffb8e0a2a26657fa53e3109f">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_RTC_VBAT_LOW_PEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_RTC_VBAT_LOW_PEND&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#aabf5a6d008c49c84e90ae35ed4929689">BIT_SYS_PMCFG_RTC_VBAT_LOW_PEND</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5772f0e3e08d5e4bcd3328141ecfc9ae" name="a5772f0e3e08d5e4bcd3328141ecfc9ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5772f0e3e08d5e4bcd3328141ecfc9ae">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_SLOWCLK_5ms_IRQ_PEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_SLOWCLK_5ms_IRQ_PEND&#160;&#160;&#160;(0x1 &lt;&lt; BIT_SYS_PMCFG_)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdb83d55b7a23b22f1cc2ba7d04b16bd" name="acdb83d55b7a23b22f1cc2ba7d04b16bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdb83d55b7a23b22f1cc2ba7d04b16bd">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_SLOWCLOCK_5ms_IRQ_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_SLOWCLOCK_5ms_IRQ_EN&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a2904d339b292ea51277ba507e210b721">BIT_SYS_PMCFG_SLOWCLOCK_5ms_IRQ_EN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4a7ffbb38f66ad074e7e18bb04d6902" name="ab4a7ffbb38f66ad074e7e18bb04d6902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4a7ffbb38f66ad074e7e18bb04d6902">&#9670;&nbsp;</a></span>MASK_SYS_PMCFG_SLOWCLOCK_5ms_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SYS_PMCFG_SLOWCLOCK_5ms_START&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft900__sys__registers_8h.html#a613f9c4253b0db423fa7e433c15c0a43">BIT_SYS_PMCFG_SLOWCLOCK_5ms_START</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Apr 6 2023 14:42:03 for libft900 by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
