;redcode
;assert 1
	SPL -0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @21, 6
	MOV 4, 21
	DJN <-207, @-120
	SUB @-127, 100
	SUB -207, <-120
	SUB -207, <-120
	SUB @94, 6
	SUB @94, @0
	SUB @94, @0
	SUB @94, @0
	MOV #112, @0
	MOV #112, @0
	SLT #110, 20
	SUB @94, 6
	SUB 14, 20
	SUB -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SUB @0, @-12
	SUB -871, <-20
	SUB @-127, 100
	SUB -871, <-20
	ADD 211, 891
	SUB @-127, 100
	SUB @-127, 100
	MOV 4, 20
	SUB @-127, 100
	SUB @621, @189
	SPL <-11, @20
	SUB @621, @189
	CMP @94, 6
	ADD -30, 9
	SUB -207, <-120
	SPL 0, <702
	MOV #412, @800
	SUB @621, @189
	SPL 0, <702
	SUB @94, 6
	SUB -207, <-120
	SUB #500, <411
	SPL @300, 90
	JMP <-127, 100
	JMP <-127, 100
	MOV -7, <-20
	DJN -1, @-20
