\hypertarget{struct_o_p_a_m_p___type_def}{\section{O\-P\-A\-M\-P\-\_\-\-Type\-Def Struct Reference}
\label{struct_o_p_a_m_p___type_def}\index{O\-P\-A\-M\-P\-\_\-\-Type\-Def@{O\-P\-A\-M\-P\-\_\-\-Type\-Def}}
}


Operational Amplifier (O\-P\-A\-M\-P)  




{\ttfamily \#include $<$stm32l1xx.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_o_p_a_m_p___type_def_aa3123f8a6ca8605b6687b9ee3f11e8ef}{C\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_o_p_a_m_p___type_def_a6a80544bc693d9c51045b3652c43fd22}{O\-T\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_o_p_a_m_p___type_def_a285131c897741d5290937f8f4f297e08}{L\-P\-O\-T\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Operational Amplifier (O\-P\-A\-M\-P) 

\subsection{Member Data Documentation}
\hypertarget{struct_o_p_a_m_p___type_def_aa3123f8a6ca8605b6687b9ee3f11e8ef}{\index{O\-P\-A\-M\-P\-\_\-\-Type\-Def@{O\-P\-A\-M\-P\-\_\-\-Type\-Def}!C\-S\-R@{C\-S\-R}}
\index{C\-S\-R@{C\-S\-R}!OPAMP_TypeDef@{O\-P\-A\-M\-P\-\_\-\-Type\-Def}}
\subsubsection[{C\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t O\-P\-A\-M\-P\-\_\-\-Type\-Def\-::\-C\-S\-R}}\label{struct_o_p_a_m_p___type_def_aa3123f8a6ca8605b6687b9ee3f11e8ef}
O\-P\-A\-M\-P control/status register, Address offset\-: 0x00 \hypertarget{struct_o_p_a_m_p___type_def_a285131c897741d5290937f8f4f297e08}{\index{O\-P\-A\-M\-P\-\_\-\-Type\-Def@{O\-P\-A\-M\-P\-\_\-\-Type\-Def}!L\-P\-O\-T\-R@{L\-P\-O\-T\-R}}
\index{L\-P\-O\-T\-R@{L\-P\-O\-T\-R}!OPAMP_TypeDef@{O\-P\-A\-M\-P\-\_\-\-Type\-Def}}
\subsubsection[{L\-P\-O\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t O\-P\-A\-M\-P\-\_\-\-Type\-Def\-::\-L\-P\-O\-T\-R}}\label{struct_o_p_a_m_p___type_def_a285131c897741d5290937f8f4f297e08}
O\-P\-A\-M\-P offset trimming register for low power mode, Address offset\-: 0x08 \hypertarget{struct_o_p_a_m_p___type_def_a6a80544bc693d9c51045b3652c43fd22}{\index{O\-P\-A\-M\-P\-\_\-\-Type\-Def@{O\-P\-A\-M\-P\-\_\-\-Type\-Def}!O\-T\-R@{O\-T\-R}}
\index{O\-T\-R@{O\-T\-R}!OPAMP_TypeDef@{O\-P\-A\-M\-P\-\_\-\-Type\-Def}}
\subsubsection[{O\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t O\-P\-A\-M\-P\-\_\-\-Type\-Def\-::\-O\-T\-R}}\label{struct_o_p_a_m_p___type_def_a6a80544bc693d9c51045b3652c43fd22}
O\-P\-A\-M\-P offset trimming register for normal mode, Address offset\-: 0x04 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\end{DoxyCompactItemize}
