/*
 * PIC32 emulation.
 *
 * Copyright (C) 2011 Serge Vakulenko <serge@vak.ru>
 *
 * This file is part of the virtualmips distribution.
 * See LICENSE file for terms of the license.
 */
#define _GNU_SOURCE
#include <string.h>
#include <assert.h>
#include <stdlib.h>
#include <confuse.h>

#include "vp_lock.h"
#include "utils.h"
#include "mips64.h"
#include "vm.h"
#include "cpu.h"
#include "mips64_exec.h"
#include "debug.h"

#include "pic32.h"
#include "device.h"
#include "mips64_jit.h"

m_uint32_t pic32_int_table [JZ4740_INT_INDEX_MAX];

/* Initialize the PIC32 Platform (MIPS) */
static int pic32_init_platform (pic32_t *pic32)
{
    struct vm_instance *vm = pic32->vm;
    cpu_mips_t *cpu0;
    void *(*cpu_run_fn) (void *);

    vm_init_vtty (vm);

    /* Create a CPU group */
    vm->cpu_group = cpu_group_create ("System CPU");

    /* Initialize the virtual MIPS processor */
    cpu0 = cpu_create (vm, CPU_TYPE_MIPS32, 0);
    if (! cpu0) {
        vm_error(vm, "unable to create CPU0!\n");
        return (-1);
    }
    /* Add this CPU to the system CPU group */
    cpu_group_add (vm->cpu_group, cpu0);
    vm->boot_cpu = cpu0;

    /* create the CPU thread execution */
    cpu_run_fn = (void *) mips64_exec_run_cpu;
    if (pthread_create (&cpu0->cpu_thread, NULL, cpu_run_fn, cpu0) != 0) {
       fprintf (stderr, "cpu_create: unable to create thread for CPU%u\n", 0);
       free (cpu0);
       return (-1);
    }
    /* 32-bit address */
    cpu0->addr_bus_mask = 0xffffffff;

    /* Initialize RAM */
    vm_ram_init (vm, 0x00000000ULL);

    /* Initialize two flash areas */
    if (vm->flash_size != 0)
        if (dev_pic32_flash_init (vm, "Program flash", vm->flash_size,
                vm->flash_address, vm->flash_filename) == -1)
            return (-1);
    if (pic32->boot_flash_size != 0)
        if (dev_pic32_flash_init (vm, "Boot flash", pic32->boot_flash_size,
                pic32->boot_flash_address, pic32->boot_file_name) == -1)
            return (-1);
    if (dev_pic32_uart_init (vm, "PIC32 UART1", PIC32_U1MODE,
                PIC32_IRQ_U1E, vm->vtty_con1) == -1)
        return (-1);
    if (dev_pic32_uart_init (vm, "PIC32 UART2", PIC32_U2MODE,
                PIC32_IRQ_U2E, vm->vtty_con2) == -1)
       return (-1);
#if 0
    if (dev_pic32_gpio_init (vm, "JZ4740 GPIO", JZ4740_GPIO_BASE, JZ4740_GPIO_SIZE) == -1)
       return (-1);
    if (dev_pic32_cpm_init (vm, "JZ4740 CPM", JZ4740_CPM_BASE, JZ4740_CPM_SIZE) == -1)
       return (-1);
    if (dev_pic32_emc_init (vm, "JZ4740 EMC", JZ4740_EMC_BASE, JZ4740_EMC_SIZE) == -1)
       return (-1);
    if (dev_pic32_rtc_init (vm, "JZ4740 RTC", JZ4740_RTC_BASE, JZ4740_RTC_SIZE) == -1)
       return (-1);
    if (dev_pic32_wdt_tcu_init (vm, "JZ4740 WDT/TCU", JZ4740_WDT_TCU_BASE, JZ4740_WDT_TCU_SIZE) == -1)
       return (-1);
    if (dev_pic32_int_init (vm, "JZ4740 INT", JZ4740_INT_BASE, JZ4740_INT_SIZE) == -1)
       return (-1);
    if (dev_pic32_dma_init (vm, "JZ4740 DMA", JZ4740_DMA_BASE, JZ4740_DMA_SIZE) == -1)
       return (-1);
#endif
    return (0);
}

void pic32_clear_irq (vm_instance_t * vm, u_int irq)
{
    m_uint32_t irq_mask;

    irq_mask = 1 << irq;

    /*clear ISR and IPR */
    pic32_int_table[INTC_ISR / 4] &= ~irq_mask;
    pic32_int_table[INTC_IPR / 4] &= ~irq_mask;
}

/*
 * map irq to soc irq
 */
int forced_inline plat_soc_irq (u_int irq)
{
    if ((irq >= 48) && (irq <= 175)) {
//      dev_pic32_gpio_setirq(irq);
        /*GPIO IRQ */
        if ((irq >= 48) && (irq <= 79))
            irq = IRQ_GPIO0;
        else if ((irq >= 80) && (irq <= 111))
            irq = IRQ_GPIO1;
        else if ((irq >= 112) && (irq <= 143))
            irq = IRQ_GPIO2;
        else if ((irq >= 144) && (irq <= 175))
            irq = IRQ_GPIO3;
    }
    return irq;
}

void pic32_set_irq (vm_instance_t *vm, u_int irq)
{
    m_uint32_t irq_mask;

    irq = plat_soc_irq (irq);

    irq_mask = 1 << irq;
    pic32_int_table[INTC_ISR / 4] |= irq_mask;

    /* First check ICMR. Masked interrupt is **invisible** to cpu. */
    if (unlikely (pic32_int_table[INTC_IMR / 4] & irq_mask)) {
        /* The irq is masked - clear IPR. */
        pic32_int_table [INTC_IPR / 4] &= ~irq_mask;
    } else {
        /* The irq is not masked - set IPR.
         *
         * We set IPR, not *or* . yajin
         *
         * JZ Kernel 'plat_irq_dispatch' determine which is the highest priority interrupt
         * and handle.
         * It uses a function ffs to find first set irq from least bit to highest bit.
         *
         * That means when tcu0 irq and gpio1 irq occurs at the same time, INTC_IPR=0x8800000
         * and irq handler will handle tcu0 irq(bit 23) not gpio1 irq(bit 27).
         *
         * In pic32 gpio1->cs8900 int
         *
         * TCU0 irq occurs every 10 ms and gpio1 occurs about 10ms (cs8900 has received a packet
         * or has txed a packet), jz kernel always handle tcu0 irq. gpio1 irq is hungry. So I just set
         * pic32_int_table[INTC_IPR/4]= irq_mask not or(|) irq_mask. TCU0 irq may be lost. However,
         * gpio1 irq is not so ofen so it is not a big problem.
         *
         * In emulator, irq is not a good method for hardware to tell kernel something has happened.
         * Emulator likes polling more than interrupt :) .
         */
        pic32_int_table[INTC_IPR / 4] = irq_mask;

        mips64_set_irq (vm->boot_cpu, JZ4740_INT_TO_MIPS);
        mips64_update_irq_flag (vm->boot_cpu);
    }
}

COMMON_CONFIG_INFO_ARRAY;

static void pic32_parse_configure (pic32_t *pic32)
{
    vm_instance_t *vm = pic32->vm;
    char *start_address = 0;
    cfg_opt_t opts[] = {
        COMMON_CONFIG_OPTION
        CFG_SIMPLE_INT ("jit_use", &(vm->jit_use)),
        CFG_SIMPLE_INT ("boot_flash_size", &pic32->boot_flash_size),
        CFG_SIMPLE_INT ("boot_flash_address", &pic32->boot_flash_address),
        CFG_SIMPLE_STR ("boot_file_name", &pic32->boot_file_name),
        CFG_SIMPLE_STR ("start_address", &start_address),

        /*CFG_SIMPLE_STR ("cs8900_iotype", &(pic32->cs8900_iotype)),*/
        /* add other configure information here */
        CFG_END()
    };
    cfg_t *cfg;

    cfg = cfg_init (opts, 0);
    cfg_parse (cfg, vm->configure_filename);
    cfg_free (cfg);
    if (start_address)
        pic32->start_address = strtoul (start_address, 0, 0);

    VALID_COMMON_CONFIG_OPTION;

    /*add other configure information validation here */
    if (vm->jit_use) {
   		ASSERT (JIT_SUPPORT == 1, "You must compile with JIT Support to use jit.\n");
   	}

    /* Print the configure information */
    PRINT_COMMON_COFING_OPTION;

    /* print other configure information here */
    if (pic32->boot_flash_size > 0) {
        printf ("boot_flash_size: %dk bytes\n", pic32->boot_flash_size);
        printf ("boot_flash_address: 0x%x\n", pic32->boot_flash_address);
        printf ("boot_file_name: %s\n", pic32->boot_file_name);
    }
    printf ("start_address: 0x%x\n", pic32->start_address);
}

/*
 * Create an instance of virtual machine.
 */
vm_instance_t *create_instance (char *configure_filename)
{
    vm_instance_t *vm;
    pic32_t *pic32;
    const char *name = "pic32";

    pic32 = malloc(sizeof(*pic32));
    if (! pic32) {
        fprintf(stderr, "PIC32: unable to create new instance!\n");
        return NULL;
    }
    memset(pic32, 0, sizeof(*pic32));

    vm = vm_create(name, VM_TYPE_PIC32);
    if (! vm) {
        fprintf(stderr, "PIC32: unable to create VM instance!\n");
        free(pic32);
        return NULL;
    }
    vm->hw_data = pic32;
    pic32->vm = vm;

    /* Initialize default parameters for  pic32 */
    if (configure_filename == NULL)
        configure_filename = "pic32.conf";
    vm->configure_filename = strdup (configure_filename);
    vm->ram_size = 128;                             /* kilobytes */
    vm->boot_method = BOOT_BINARY;
    vm->boot_from = BOOT_FROM_NOR_FLASH;
    vm->flash_type = FLASH_TYPE_NOR_FLASH;

    pic32_parse_configure (pic32);

    /* init gdb debug */
    vm_debug_init (pic32->vm);

    return pic32->vm;
}

int init_instance (vm_instance_t *vm)
{
    pic32_t *pic32 = (pic32_t*) vm->hw_data;
    cpu_mips_t *cpu;

    if (pic32_init_platform (pic32) == -1) {
        vm_error (vm, "unable to initialize the platform hardware.\n");
        return (-1);
    }
    if (! vm->boot_cpu)
        return (-1);

    /* IRQ routing */
    vm->set_irq = pic32_set_irq;
    vm->clear_irq = pic32_clear_irq;

    vm_suspend (vm);

    /* Check that CPU activity is really suspended */
    if (cpu_group_sync_state (vm->cpu_group) == -1) {
        vm_error(vm, "unable to sync with system CPUs.\n");
        return (-1);
    }

    /* Reset the boot CPU */
    cpu = vm->boot_cpu;
    mips64_reset (cpu);

    /* Set config0-config3 registers. */
    cpu->cp0.config_usable = 0x0f;
    cpu->cp0.config_reg[0] = 0xa4010582;
    cpu->cp0.config_reg[1] = 0x80000004;
    cpu->cp0.config_reg[2] = 0x80000000;
    cpu->cp0.config_reg[3] = 0x00000060;

    /* set PC and PRID */
    cpu->cp0.reg[MIPS_CP0_PRID] = 0x00ff8700;   /* TODO */
    cpu->cp0.tlb_entries = 0;
    cpu->pc = pic32->start_address;

    /* reset all devices */
    dev_reset_all(vm);

#ifdef _USE_JIT_
    /* if jit is used. flush all jit buffer*/
    if (vm->jit_use)
        mips64_jit_flush (cpu, 0);
#endif

    /* Launch the simulation */
    printf ("VM '%s': starting simulation (CPU0 PC=0x%" LL "x), JIT %sabled.\n",
        vm->name, cpu->pc, vm->jit_use ? "en" : "dis");
    vm->status = VM_STATUS_RUNNING;
    cpu_start (vm->boot_cpu);
    return (0);
}
