INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:16:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.411ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 1.586ns (39.376%)  route 2.442ns (60.624%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1804, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X3Y115         FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/Q
                         net (fo=20, routed)          0.436     1.160    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/ldq_alloc_1_q
    SLICE_X3Y116         LUT4 (Prop_lut4_I0_O)        0.043     1.203 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.203    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_3__0_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.460 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     1.460    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.605 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0/O[3]
                         net (fo=5, routed)           0.209     1.815    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0_n_4
    SLICE_X1Y117         LUT3 (Prop_lut3_I0_O)        0.120     1.935 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/dataReg[29]_i_2__0/O
                         net (fo=33, routed)          0.417     2.352    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/dataReg[29]_i_2__0_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I3_O)        0.043     2.395 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/dataReg[1]_i_2__0/O
                         net (fo=1, routed)           0.292     2.687    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/dataReg[1]_i_2__0_n_0
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.043     2.730 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/dataReg[1]_i_1__0/O
                         net (fo=2, routed)           0.243     2.973    load2/data_tehb/control/Memory_reg[0][31][1]
    SLICE_X4Y113         LUT4 (Prop_lut4_I0_O)        0.043     3.016 r  load2/data_tehb/control/result_carry_i_3__1/O
                         net (fo=1, routed)           0.000     3.016    addi0/S[1]
    SLICE_X4Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.273 r  addi0/result_carry/CO[3]
                         net (fo=1, routed)           0.000     3.273    addi0/result_carry_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.322 r  addi0/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.322    addi0/result_carry__0_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.371 r  addi0/result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.371    addi0/result_carry__1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.420 r  addi0/result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.420    addi0/result_carry__2_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.152     3.572 r  addi0/result_carry__3/O[3]
                         net (fo=2, routed)           0.364     3.936    buffer17/fifo/Memory_reg[0][31]_0[19]
    SLICE_X5Y119         LUT3 (Prop_lut3_I0_O)        0.120     4.056 r  buffer17/fifo/stq_data_0_q[19]_i_1/O
                         net (fo=6, routed)           0.480     4.536    lsq3/handshake_lsq_lsq3_core/stq_data_5_q_reg[31]_0[19]
    SLICE_X11Y118        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1804, unset)         0.483     3.183    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X11Y118        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[19]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X11Y118        FDRE (Setup_fdre_C_D)       -0.022     3.125    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[19]
  -------------------------------------------------------------------
                         required time                          3.125    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 -1.411    




