// Seed: 3083182471
module module_0 (
    output id_0,
    input logic id_1
);
  assign id_0 = id_1;
  type_3(
      id_0, !id_0, id_0 == 1'b0
  );
endmodule
