==28305== Cachegrind, a cache and branch-prediction profiler
==28305== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28305== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28305== Command: ./mser .
==28305== 
--28305-- warning: L3 cache found, using its data for the LL simulation.
--28305-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28305-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==28305== 
==28305== Process terminating with default action of signal 15 (SIGTERM)
==28305==    at 0x10D2C3: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28305==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28305== 
==28305== I   refs:      1,867,182,431
==28305== I1  misses:            1,206
==28305== LLi misses:            1,202
==28305== I1  miss rate:          0.00%
==28305== LLi miss rate:          0.00%
==28305== 
==28305== D   refs:        777,177,938  (526,174,068 rd   + 251,003,870 wr)
==28305== D1  misses:        1,761,805  (    575,337 rd   +   1,186,468 wr)
==28305== LLd misses:        1,643,785  (    475,917 rd   +   1,167,868 wr)
==28305== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28305== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28305== 
==28305== LL refs:           1,763,011  (    576,543 rd   +   1,186,468 wr)
==28305== LL misses:         1,644,987  (    477,119 rd   +   1,167,868 wr)
==28305== LL miss rate:            0.1% (        0.0%     +         0.5%  )
