C:/Repos/computer-architecture/CAs/CA4/pipeline/code/rom.v {1 {vlog -work work -stats=none C:/Repos/computer-architecture/CAs/CA4/pipeline/code/rom.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module rom

Top level modules:
	rom

} {} {}} C:/Repos/computer-architecture/CAs/CA4/pipeline/code/alu.v {1 {vlog -work work -stats=none C:/Repos/computer-architecture/CAs/CA4/pipeline/code/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Repos/computer-architecture/CAs/CA4/pipeline/code/datapath.v {0 {vlog -work work -stats=none C:/Repos/computer-architecture/CAs/CA4/pipeline/code/datapath.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module datapath
** Error (suppressible): C:/Repos/computer-architecture/CAs/CA4/pipeline/code/datapath.v(318): (vlog-2388) 'ALUResultM' already declared in this scope (datapath) at C:/Repos/computer-architecture/CAs/CA4/pipeline/code/datapath.v(259).

} {} {}} C:/Repos/computer-architecture/CAs/CA4/pipeline/code/multiplexer.v {1 {vlog -work work -stats=none C:/Repos/computer-architecture/CAs/CA4/pipeline/code/multiplexer.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module multiplexer

Top level modules:
	multiplexer

} {} {}} C:/Repos/computer-architecture/CAs/CA4/pipeline/code/register_file.v {1 {vlog -work work -stats=none C:/Repos/computer-architecture/CAs/CA4/pipeline/code/register_file.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register_file

Top level modules:
	register_file

} {} {}} C:/Repos/computer-architecture/CAs/CA4/pipeline/code/adder.v {1 {vlog -work work -stats=none C:/Repos/computer-architecture/CAs/CA4/pipeline/code/adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder

Top level modules:
	adder

} {} {}} C:/Repos/computer-architecture/CAs/CA4/pipeline/code/controlled_register.sv {1 {vlog -work work -sv -stats=none C:/Repos/computer-architecture/CAs/CA4/pipeline/code/controlled_register.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module controlled_register

Top level modules:
	controlled_register

} {} {}} C:/Repos/computer-architecture/CAs/CA4/pipeline/code/register.v {1 {vlog -work work -stats=none C:/Repos/computer-architecture/CAs/CA4/pipeline/code/register.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register

Top level modules:
	register

} {} {}} C:/Repos/computer-architecture/CAs/CA4/pipeline/code/memory.v {1 {vlog -work work -stats=none C:/Repos/computer-architecture/CAs/CA4/pipeline/code/memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module memory

Top level modules:
	memory

} {} {}} C:/Repos/computer-architecture/CAs/CA4/pipeline/code/immediate_extender.v {1 {vlog -work work -stats=none C:/Repos/computer-architecture/CAs/CA4/pipeline/code/immediate_extender.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module immediate_extender

Top level modules:
	immediate_extender

} {} {}}
