# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:27 on May 24,2018
# vlog -reportprogress 300 ./enableEverySec.sv 
# -- Compiling module enableEverySec
# -- Compiling module to7Test
# 
# Top level modules:
# 	enableEverySec
# 	to7Test
# End time: 22:32:28 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:28 on May 24,2018
# vlog -reportprogress 300 ./Counter.sv 
# -- Compiling module counter
# -- Compiling module testCount
# 
# Top level modules:
# 	testCount
# End time: 22:32:28 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:28 on May 24,2018
# vlog -reportprogress 300 ./TXDriver.sv 
# -- Compiling module TXDriver
# ** Error (suppressible): (vlog-7061) ./TXDriver.sv(80): Variable 'dataPointer' driven in an always_ff block, may not be driven by any other process. See ./TXDriver.sv(21).
# ** Error (suppressible): (vlog-7061) ./TXDriver.sv(89): Variable 'dataPointer' driven in an always_ff block, may not be driven by any other process. See ./TXDriver.sv(21).
# ** Error (suppressible): (vlog-7061) ./TXDriver.sv(95): Variable 'dataPointer' driven in an always_ff block, may not be driven by any other process. See ./TXDriver.sv(21).
# ** Error (suppressible): (vlog-7061) ./TXDriver.sv(101): Variable 'dataPointer' driven in an always_ff block, may not be driven by any other process. See ./TXDriver.sv(21).
# -- Compiling module testbench
# End time: 22:32:28 on May 24,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ./TXDriver.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:21 on May 24,2018
# vlog -reportprogress 300 ./enableEverySec.sv 
# -- Compiling module enableEverySec
# -- Compiling module to7Test
# 
# Top level modules:
# 	enableEverySec
# 	to7Test
# End time: 22:35:21 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:21 on May 24,2018
# vlog -reportprogress 300 ./Counter.sv 
# -- Compiling module counter
# -- Compiling module testCount
# 
# Top level modules:
# 	testCount
# End time: 22:35:21 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:21 on May 24,2018
# vlog -reportprogress 300 ./TXDriver.sv 
# -- Compiling module TXDriver
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:35:21 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 22:35:22 on May 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.TXDriver
# Loading work.enableEverySec
# Loading work.counter
# ** Error: Cannot open macro file: wave.do
# Error in macro ./runlab.do line 19
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position insertpoint  \
sim:/testbench/clock \
sim:/testbench/reset \
sim:/testbench/TxEmpty \
sim:/testbench/XMitGo \
sim:/testbench/TxData
run -all
run -all
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:00 on May 24,2018
# vlog -reportprogress 300 ./enableEverySec.sv 
# -- Compiling module enableEverySec
# -- Compiling module to7Test
# 
# Top level modules:
# 	enableEverySec
# 	to7Test
# End time: 22:38:00 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:00 on May 24,2018
# vlog -reportprogress 300 ./Counter.sv 
# -- Compiling module counter
# -- Compiling module testCount
# 
# Top level modules:
# 	testCount
# End time: 22:38:01 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:01 on May 24,2018
# vlog -reportprogress 300 ./TXDriver.sv 
# -- Compiling module TXDriver
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:38:01 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:38:02 on May 24,2018, Elapsed time: 0:02:40
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 22:38:02 on May 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.TXDriver
# Loading work.enableEverySec
# Loading work.counter
# ** Error: Cannot open macro file: wave.do
# Error in macro ./runlab.do line 19
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position insertpoint  \
sim:/testbench/clock \
sim:/testbench/reset \
sim:/testbench/TxEmpty \
sim:/testbench/XMitGo \
sim:/testbench/TxData
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/TXDriver/wave.do}
run -all
restart
step
# GetModuleFileName: The specified module could not be found.
# 
# 
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step -out
step -out
# Next activity is in 10 ps.
step
step
step -out
step
step
step
step
step
step
step
step
# Next activity is in 10 ps.
step
step
step -out
# Next activity is in 10 ps.
step -out
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 10 ps.
step -over
step -over
step -over
# Next activity is in 10 ps.
step -over
step -over
step
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -out
step -over
step -over
run -continue
# Break in Module TXDriver at ./TXDriver.sv line 67
run -continue
# Break in Module TXDriver at ./TXDriver.sv line 67
run -continue
# Break in Module TXDriver at ./TXDriver.sv line 69
run -continue
# Break in Module TXDriver at ./TXDriver.sv line 71
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 10 ps.
step -over
step
step
# Next activity is in 10 ps.
step
step
step
step
step -out
step -out
step -over
step -over
step -over
step -over
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:18 on May 24,2018
# vlog -reportprogress 300 ./enableEverySec.sv 
# -- Compiling module enableEverySec
# -- Compiling module to7Test
# 
# Top level modules:
# 	enableEverySec
# 	to7Test
# End time: 22:48:18 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:18 on May 24,2018
# vlog -reportprogress 300 ./Counter.sv 
# -- Compiling module counter
# -- Compiling module testCount
# 
# Top level modules:
# 	testCount
# End time: 22:48:19 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:19 on May 24,2018
# vlog -reportprogress 300 ./TXDriver.sv 
# -- Compiling module TXDriver
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:48:19 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:48:21 on May 24,2018, Elapsed time: 0:10:19
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 22:48:21 on May 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.TXDriver
# Loading work.enableEverySec
# Loading work.counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree

restart
step
run -continue
# Break in Module TXDriver at ./TXDriver.sv line 71
run -continue
# Break in Module TXDriver at ./TXDriver.sv line 80
run -continue
# Break in Module TXDriver at ./TXDriver.sv line 80
run -continue
# Break in Module TXDriver at ./TXDriver.sv line 80
run -continue
# Break in Module TXDriver at ./TXDriver.sv line 80
run -continue
# Break in Module TXDriver at ./TXDriver.sv line 80
run -continue
# Break in Module TXDriver at ./TXDriver.sv line 80
run -continue
# Break in Module TXDriver at ./TXDriver.sv line 80
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:31 on May 24,2018
# vlog -reportprogress 300 ./enableEverySec.sv 
# -- Compiling module enableEverySec
# -- Compiling module to7Test
# 
# Top level modules:
# 	enableEverySec
# 	to7Test
# End time: 22:53:31 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:31 on May 24,2018
# vlog -reportprogress 300 ./Counter.sv 
# -- Compiling module counter
# -- Compiling module testCount
# 
# Top level modules:
# 	testCount
# End time: 22:53:31 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:31 on May 24,2018
# vlog -reportprogress 300 ./TXDriver.sv 
# -- Compiling module TXDriver
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:53:32 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:53:33 on May 24,2018, Elapsed time: 0:05:12
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 22:53:33 on May 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.TXDriver
# Loading work.enableEverySec
# Loading work.counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:43 on May 24,2018
# vlog -reportprogress 300 ./enableEverySec.sv 
# -- Compiling module enableEverySec
# -- Compiling module to7Test
# 
# Top level modules:
# 	enableEverySec
# 	to7Test
# End time: 22:56:43 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:43 on May 24,2018
# vlog -reportprogress 300 ./Counter.sv 
# -- Compiling module counter
# -- Compiling module testCount
# 
# Top level modules:
# 	testCount
# End time: 22:56:43 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:43 on May 24,2018
# vlog -reportprogress 300 ./TXDriver.sv 
# -- Compiling module TXDriver
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:56:43 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:56:45 on May 24,2018, Elapsed time: 0:03:12
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 22:56:45 on May 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.TXDriver
# Loading work.enableEverySec
# Loading work.counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 19:57:01 on Jun 03,2018, Elapsed time: 237:00:16
# Errors: 0, Warnings: 0
