#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7ffff2ef3530 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7ffff2ec8a20 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7ffff2ec8a60 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7ffff2ec8aa0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7ffff2ec8ae0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000000010000000000>;
P_0x7ffff2ec8b20 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7ffff2ec8b60 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000101>;
P_0x7ffff2ec8ba0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010111>;
P_0x7ffff2ec8be0 .param/str "TRACE_FILE" 0 2 37, "prog1.mem";
P_0x7ffff2ec8c20 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7ffff2f23230_0 .var/i "address_file", 31 0;
v0x7ffff2f23330_0 .var "address_in", 31 0;
v0x7ffff2f23420_0 .var "clk", 0 0;
v0x7ffff2f234f0_0 .var "data_in", 31 0;
v0x7ffff2f23590_0 .net "data_out", 31 0, v0x7ffff2f22660_0;  1 drivers
v0x7ffff2f23630_0 .var "enable", 0 0;
v0x7ffff2f23720_0 .net "hit", 0 0, L_0x7ffff2f24fc0;  1 drivers
v0x7ffff2f237c0_0 .var/i "miss_count", 31 0;
v0x7ffff2f23860_0 .var "rst", 0 0;
v0x7ffff2f23990_0 .var/i "scan_file", 31 0;
v0x7ffff2f23a70_0 .var/i "total_count", 31 0;
E_0x7ffff2ec37a0 .event negedge, v0x7ffff2f1e0e0_0;
S_0x7ffff2ef4200 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7ffff2ef3530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7ffff2edd880 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7ffff2edd8c0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7ffff2edd900 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7ffff2edd940 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7ffff2edd980 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7ffff2edd9c0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000101>;
P_0x7ffff2edda00 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010111>;
P_0x7ffff2edda40 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7ffff2f22170_0 .net *"_ivl_5", 5 0, L_0x7ffff2f25100;  1 drivers
v0x7ffff2f22250_0 .net "address_in", 31 0, v0x7ffff2f23330_0;  1 drivers
v0x7ffff2f22330_0 .net "clk", 0 0, v0x7ffff2f23420_0;  1 drivers
v0x7ffff2f22400 .array "data", 0 1;
v0x7ffff2f22400_0 .net v0x7ffff2f22400 0, 31 0, L_0x7ffff2efa720; 1 drivers
v0x7ffff2f22400_1 .net v0x7ffff2f22400 1, 31 0, L_0x7ffff2f24dc0; 1 drivers
v0x7ffff2f22520_0 .net "data_in", 31 0, v0x7ffff2f234f0_0;  1 drivers
v0x7ffff2f22660_0 .var "data_out", 31 0;
v0x7ffff2f22720_0 .net "enable", 0 0, v0x7ffff2f23630_0;  1 drivers
v0x7ffff2f227c0_0 .var "enables", 1 0;
v0x7ffff2f22880_0 .net "hit_out", 0 0, L_0x7ffff2f24fc0;  alias, 1 drivers
v0x7ffff2f22940_0 .var "hits", 1 0;
v0x7ffff2f22a00_0 .net "match", 1 0, v0x7ffff2f22040_0;  1 drivers
v0x7ffff2f22aa0_0 .net "rst", 0 0, v0x7ffff2f23860_0;  1 drivers
v0x7ffff2f22b40_0 .net "set_idx", 4 0, L_0x7ffff2f251f0;  1 drivers
v0x7ffff2f22c00_0 .net "tag", 22 0, L_0x7ffff2f252e0;  1 drivers
v0x7ffff2f22d10 .array "tags", 0 1;
v0x7ffff2f22d10_0 .net v0x7ffff2f22d10 0, 22 0, L_0x7ffff2f02970; 1 drivers
v0x7ffff2f22d10_1 .net v0x7ffff2f22d10 1, 22 0, L_0x7ffff2ef0a50; 1 drivers
v0x7ffff2f22df0 .array "valids", 0 1;
v0x7ffff2f22df0_0 .net v0x7ffff2f22df0 0, 0 0, L_0x7ffff2f01670; 1 drivers
v0x7ffff2f22df0_1 .net v0x7ffff2f22df0 1, 0 0, L_0x7ffff2ef59c0; 1 drivers
v0x7ffff2f22ef0_0 .var/i "w", 31 0;
v0x7ffff2f230a0_0 .net "way", 1 0, L_0x7ffff2f23b50;  1 drivers
E_0x7ffff2ec1970 .event edge, v0x7ffff2f1e000_0, v0x7ffff2f02ad0_0;
E_0x7ffff2ebcb50 .event edge, v0x7ffff2f1e1a0_0, v0x7ffff2f1fc60_0;
L_0x7ffff2f24470 .part v0x7ffff2f227c0_0, 0, 1;
L_0x7ffff2f24ed0 .part v0x7ffff2f227c0_0, 1, 1;
L_0x7ffff2f24fc0 .reduce/or v0x7ffff2f22940_0;
L_0x7ffff2f25100 .part v0x7ffff2f23330_0, 4, 6;
L_0x7ffff2f251f0 .part L_0x7ffff2f25100, 0, 5;
L_0x7ffff2f252e0 .part v0x7ffff2f23330_0, 9, 23;
S_0x7ffff2ef4f60 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7ffff2ef4200;
 .timescale -9 -12;
S_0x7ffff2ee93c0 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7ffff2ef4f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 5 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7ffff2e83620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7ffff2e83660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000000101>;
P_0x7ffff2e836a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7ffff2ed66f0_0 .net "clk", 0 0, v0x7ffff2f23420_0;  alias, 1 drivers
v0x7ffff2f00d20 .array/i "counts", 63 0, 31 0;
v0x7ffff2f02ad0_0 .net "enable", 0 0, v0x7ffff2f23630_0;  alias, 1 drivers
v0x7ffff2efa8c0_0 .var/i "i", 31 0;
v0x7ffff2ef57c0_0 .var/i "j", 31 0;
v0x7ffff2ef0850_0 .var "min_idx", 4 0;
v0x7ffff2f1df20_0 .var "new_idx", 4 0;
v0x7ffff2f1e000_0 .net "next_out", 1 0, L_0x7ffff2f23b50;  alias, 1 drivers
v0x7ffff2f1e0e0_0 .net "rst", 0 0, v0x7ffff2f23860_0;  alias, 1 drivers
v0x7ffff2f1e1a0_0 .net "set_in", 4 0, L_0x7ffff2f251f0;  alias, 1 drivers
v0x7ffff2f1e280_0 .var/i "tick", 31 0;
v0x7ffff2f1e360_0 .net "way_in", 1 0, v0x7ffff2f22040_0;  alias, 1 drivers
E_0x7ffff2f02a40 .event edge, v0x7ffff2f02ad0_0, v0x7ffff2f1e360_0, v0x7ffff2f1e1a0_0;
E_0x7ffff2ef23e0 .event posedge, v0x7ffff2ed66f0_0;
L_0x7ffff2f23b50 .part v0x7ffff2f1df20_0, 0, 2;
S_0x7ffff2f1e500 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7ffff2ef4200;
 .timescale -9 -12;
P_0x7ffff2f1e6d0 .param/l "i" 0 3 90, +C4<00>;
S_0x7ffff2f1e790 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7ffff2f1e500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 5 "index_in";
    .port_info 4 /INPUT 23 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 23 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7ffff2f1e970 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7ffff2f1e9b0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000101>;
P_0x7ffff2f1e9f0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010111>;
L_0x7ffff2f01670 .functor BUFZ 1, L_0x7ffff2f23bf0, C4<0>, C4<0>, C4<0>;
L_0x7ffff2f02970 .functor BUFZ 23, L_0x7ffff2f23f00, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0x7ffff2efa720 .functor BUFZ 32, L_0x7ffff2f241b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff2f1eb60_0 .net *"_ivl_0", 0 0, L_0x7ffff2f23bf0;  1 drivers
v0x7ffff2f1ee00_0 .net *"_ivl_10", 6 0, L_0x7ffff2f23fa0;  1 drivers
L_0x7f702e610060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff2f1eee0_0 .net *"_ivl_13", 1 0, L_0x7f702e610060;  1 drivers
v0x7ffff2f1efd0_0 .net *"_ivl_16", 31 0, L_0x7ffff2f241b0;  1 drivers
v0x7ffff2f1f0b0_0 .net *"_ivl_18", 6 0, L_0x7ffff2f24250;  1 drivers
v0x7ffff2f1f1e0_0 .net *"_ivl_2", 6 0, L_0x7ffff2f23d10;  1 drivers
L_0x7f702e6100a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff2f1f2c0_0 .net *"_ivl_21", 1 0, L_0x7f702e6100a8;  1 drivers
L_0x7f702e610018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff2f1f3a0_0 .net *"_ivl_5", 1 0, L_0x7f702e610018;  1 drivers
v0x7ffff2f1f480_0 .net *"_ivl_8", 22 0, L_0x7ffff2f23f00;  1 drivers
v0x7ffff2f1f560_0 .var/i "block", 31 0;
v0x7ffff2f1f640_0 .net "clk", 0 0, v0x7ffff2f23420_0;  alias, 1 drivers
v0x7ffff2f1f6e0 .array "data", 0 31, 31 0;
v0x7ffff2f1f780_0 .net "data_in", 31 0, v0x7ffff2f234f0_0;  alias, 1 drivers
v0x7ffff2f1f860_0 .net "data_out", 31 0, L_0x7ffff2efa720;  alias, 1 drivers
v0x7ffff2f1f940_0 .net "enable", 0 0, L_0x7ffff2f24470;  1 drivers
v0x7ffff2f1fa00_0 .net "index_in", 4 0, L_0x7ffff2f251f0;  alias, 1 drivers
v0x7ffff2f1faf0_0 .net "rst", 0 0, v0x7ffff2f23860_0;  alias, 1 drivers
v0x7ffff2f1fbc0 .array "tag", 0 31, 22 0;
v0x7ffff2f1fc60_0 .net "tag_in", 22 0, L_0x7ffff2f252e0;  alias, 1 drivers
v0x7ffff2f1fd20_0 .net "tag_out", 22 0, L_0x7ffff2f02970;  alias, 1 drivers
v0x7ffff2f1fe00 .array "valid", 0 31, 0 0;
v0x7ffff2f1fea0_0 .net "valid_out", 0 0, L_0x7ffff2f01670;  alias, 1 drivers
E_0x7ffff2ea5b80 .event posedge, v0x7ffff2f1f940_0;
L_0x7ffff2f23bf0 .array/port v0x7ffff2f1fe00, L_0x7ffff2f23d10;
L_0x7ffff2f23d10 .concat [ 5 2 0 0], L_0x7ffff2f251f0, L_0x7f702e610018;
L_0x7ffff2f23f00 .array/port v0x7ffff2f1fbc0, L_0x7ffff2f23fa0;
L_0x7ffff2f23fa0 .concat [ 5 2 0 0], L_0x7ffff2f251f0, L_0x7f702e610060;
L_0x7ffff2f241b0 .array/port v0x7ffff2f1f6e0, L_0x7ffff2f24250;
L_0x7ffff2f24250 .concat [ 5 2 0 0], L_0x7ffff2f251f0, L_0x7f702e6100a8;
S_0x7ffff2f20080 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7ffff2ef4200;
 .timescale -9 -12;
P_0x7ffff2f20260 .param/l "i" 0 3 90, +C4<01>;
S_0x7ffff2f20320 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7ffff2f20080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 5 "index_in";
    .port_info 4 /INPUT 23 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 23 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7ffff2f20500 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7ffff2f20540 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000101>;
P_0x7ffff2f20580 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010111>;
L_0x7ffff2ef59c0 .functor BUFZ 1, L_0x7ffff2f24510, C4<0>, C4<0>, C4<0>;
L_0x7ffff2ef0a50 .functor BUFZ 23, L_0x7ffff2f24790, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0x7ffff2f24dc0 .functor BUFZ 32, L_0x7ffff2f24ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff2f20720_0 .net *"_ivl_0", 0 0, L_0x7ffff2f24510;  1 drivers
v0x7ffff2f209c0_0 .net *"_ivl_10", 6 0, L_0x7ffff2f24830;  1 drivers
L_0x7f702e610138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff2f20aa0_0 .net *"_ivl_13", 1 0, L_0x7f702e610138;  1 drivers
v0x7ffff2f20b90_0 .net *"_ivl_16", 31 0, L_0x7ffff2f24ba0;  1 drivers
v0x7ffff2f20c70_0 .net *"_ivl_18", 6 0, L_0x7ffff2f24c40;  1 drivers
v0x7ffff2f20da0_0 .net *"_ivl_2", 6 0, L_0x7ffff2f245b0;  1 drivers
L_0x7f702e610180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff2f20e80_0 .net *"_ivl_21", 1 0, L_0x7f702e610180;  1 drivers
L_0x7f702e6100f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff2f20f60_0 .net *"_ivl_5", 1 0, L_0x7f702e6100f0;  1 drivers
v0x7ffff2f21040_0 .net *"_ivl_8", 22 0, L_0x7ffff2f24790;  1 drivers
v0x7ffff2f21120_0 .var/i "block", 31 0;
v0x7ffff2f21200_0 .net "clk", 0 0, v0x7ffff2f23420_0;  alias, 1 drivers
v0x7ffff2f212a0 .array "data", 0 31, 31 0;
v0x7ffff2f21360_0 .net "data_in", 31 0, v0x7ffff2f234f0_0;  alias, 1 drivers
v0x7ffff2f21420_0 .net "data_out", 31 0, L_0x7ffff2f24dc0;  alias, 1 drivers
v0x7ffff2f214e0_0 .net "enable", 0 0, L_0x7ffff2f24ed0;  1 drivers
v0x7ffff2f215a0_0 .net "index_in", 4 0, L_0x7ffff2f251f0;  alias, 1 drivers
v0x7ffff2f216b0_0 .net "rst", 0 0, v0x7ffff2f23860_0;  alias, 1 drivers
v0x7ffff2f217a0 .array "tag", 0 31, 22 0;
v0x7ffff2f21860_0 .net "tag_in", 22 0, L_0x7ffff2f252e0;  alias, 1 drivers
v0x7ffff2f21920_0 .net "tag_out", 22 0, L_0x7ffff2ef0a50;  alias, 1 drivers
v0x7ffff2f219e0 .array "valid", 0 31, 0 0;
v0x7ffff2f21a80_0 .net "valid_out", 0 0, L_0x7ffff2ef59c0;  alias, 1 drivers
E_0x7ffff2ecc3a0 .event posedge, v0x7ffff2f214e0_0;
L_0x7ffff2f24510 .array/port v0x7ffff2f219e0, L_0x7ffff2f245b0;
L_0x7ffff2f245b0 .concat [ 5 2 0 0], L_0x7ffff2f251f0, L_0x7f702e6100f0;
L_0x7ffff2f24790 .array/port v0x7ffff2f217a0, L_0x7ffff2f24830;
L_0x7ffff2f24830 .concat [ 5 2 0 0], L_0x7ffff2f251f0, L_0x7f702e610138;
L_0x7ffff2f24ba0 .array/port v0x7ffff2f212a0, L_0x7ffff2f24c40;
L_0x7ffff2f24c40 .concat [ 5 2 0 0], L_0x7ffff2f251f0, L_0x7f702e610180;
S_0x7ffff2f21cb0 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7ffff2ef4200;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7ffff2f01c20 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7ffff2f01c60 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7ffff2f21f40_0 .net "in", 1 0, v0x7ffff2f22940_0;  1 drivers
v0x7ffff2f22040_0 .var "out", 1 0;
E_0x7ffff2eb4e80 .event edge, v0x7ffff2f21f40_0;
    .scope S_0x7ffff2ee93c0;
T_0 ;
    %wait E_0x7ffff2ef23e0;
    %load/vec4 v0x7ffff2f1e0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff2f1e280_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ffff2f1df20_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff2efa8c0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7ffff2efa8c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff2ef57c0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7ffff2ef57c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7ffff2efa8c0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7ffff2ef57c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7ffff2f00d20, 4, 0;
    %load/vec4 v0x7ffff2ef57c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff2ef57c0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7ffff2efa8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff2efa8c0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffff2f1e280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff2f1e280_0, 0, 32;
    %load/vec4 v0x7ffff2f1e360_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7ffff2f1e280_0;
    %load/vec4 v0x7ffff2f1e1a0_0;
    %pad/u 9;
    %pad/u 10;
    %muli 2, 0, 10;
    %pad/u 11;
    %load/vec4 v0x7ffff2f1e360_0;
    %pad/u 3;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7ffff2f00d20, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffff2ee93c0;
T_1 ;
    %wait E_0x7ffff2f02a40;
    %load/vec4 v0x7ffff2f02ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7ffff2f1e360_0;
    %pad/u 5;
    %store/vec4 v0x7ffff2f1df20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ffff2ef0850_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff2efa8c0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7ffff2efa8c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7ffff2f1e1a0_0;
    %pad/u 9;
    %pad/u 10;
    %muli 2, 0, 10;
    %pad/u 11;
    %load/vec4 v0x7ffff2efa8c0_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7ffff2f00d20, 4;
    %load/vec4 v0x7ffff2f1e1a0_0;
    %pad/u 9;
    %pad/u 10;
    %muli 2, 0, 10;
    %pad/u 11;
    %load/vec4 v0x7ffff2ef0850_0;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7ffff2f00d20, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7ffff2efa8c0_0;
    %pad/s 5;
    %store/vec4 v0x7ffff2ef0850_0, 0, 5;
T_1.4 ;
    %load/vec4 v0x7ffff2efa8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff2efa8c0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7ffff2f1e280_0;
    %load/vec4 v0x7ffff2f1e1a0_0;
    %pad/u 9;
    %pad/u 10;
    %muli 2, 0, 10;
    %pad/u 11;
    %load/vec4 v0x7ffff2ef0850_0;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff2f00d20, 0, 4;
    %load/vec4 v0x7ffff2ef0850_0;
    %assign/vec4 v0x7ffff2f1df20_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ffff2f1e790;
T_2 ;
    %wait E_0x7ffff2ef23e0;
    %load/vec4 v0x7ffff2f1faf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff2f1f560_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7ffff2f1f560_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7ffff2f1f560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff2f1fe00, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v0x7ffff2f1f560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff2f1fbc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ffff2f1f560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff2f1f6e0, 0, 4;
    %load/vec4 v0x7ffff2f1f560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff2f1f560_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffff2f1e790;
T_3 ;
    %wait E_0x7ffff2ea5b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7ffff2f1fa00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff2f1fe00, 0, 4;
    %load/vec4 v0x7ffff2f1fc60_0;
    %load/vec4 v0x7ffff2f1fa00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff2f1fbc0, 0, 4;
    %load/vec4 v0x7ffff2f1f780_0;
    %load/vec4 v0x7ffff2f1fa00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff2f1f6e0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ffff2f20320;
T_4 ;
    %wait E_0x7ffff2ef23e0;
    %load/vec4 v0x7ffff2f216b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff2f21120_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7ffff2f21120_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7ffff2f21120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff2f219e0, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v0x7ffff2f21120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff2f217a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ffff2f21120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff2f212a0, 0, 4;
    %load/vec4 v0x7ffff2f21120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff2f21120_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ffff2f20320;
T_5 ;
    %wait E_0x7ffff2ecc3a0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7ffff2f215a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff2f219e0, 0, 4;
    %load/vec4 v0x7ffff2f21860_0;
    %load/vec4 v0x7ffff2f215a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff2f217a0, 0, 4;
    %load/vec4 v0x7ffff2f21360_0;
    %load/vec4 v0x7ffff2f215a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff2f212a0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ffff2f21cb0;
T_6 ;
    %wait E_0x7ffff2eb4e80;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffff2f22040_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7ffff2f22040_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7ffff2f21f40_0;
    %load/vec4 v0x7ffff2f22040_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7ffff2f22040_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7ffff2f22040_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ffff2ef4200;
T_7 ;
    %wait E_0x7ffff2ef23e0;
    %load/vec4 v0x7ffff2f22aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffff2f22940_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffff2f227c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff2f22660_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ffff2f22720_0;
    %pad/u 2;
    %ix/getv 4, v0x7ffff2f230a0_0;
    %shiftl 4;
    %assign/vec4 v0x7ffff2f227c0_0, 0;
    %load/vec4 v0x7ffff2f22720_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7ffff2f230a0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7ffff2f22a00_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7ffff2f22400, 4;
    %assign/vec4 v0x7ffff2f22660_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff2f22ef0_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7ffff2f22ef0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7ffff2f22c00_0;
    %ix/getv/s 4, v0x7ffff2f22ef0_0;
    %load/vec4a v0x7ffff2f22d10, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7ffff2f22ef0_0;
    %load/vec4a v0x7ffff2f22df0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7ffff2f22ef0_0;
    %store/vec4 v0x7ffff2f22940_0, 4, 1;
    %load/vec4 v0x7ffff2f22ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff2f22ef0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ffff2ef4200;
T_8 ;
    %wait E_0x7ffff2ebcb50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff2f22ef0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7ffff2f22ef0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7ffff2f22c00_0;
    %ix/getv/s 4, v0x7ffff2f22ef0_0;
    %load/vec4a v0x7ffff2f22d10, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7ffff2f22ef0_0;
    %load/vec4a v0x7ffff2f22df0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7ffff2f22ef0_0;
    %store/vec4 v0x7ffff2f22940_0, 4, 1;
    %load/vec4 v0x7ffff2f22ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff2f22ef0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7ffff2ef4200;
T_9 ;
    %wait E_0x7ffff2ec1970;
    %load/vec4 v0x7ffff2f22720_0;
    %pad/u 2;
    %ix/getv 4, v0x7ffff2f230a0_0;
    %shiftl 4;
    %assign/vec4 v0x7ffff2f227c0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ffff2ef3530;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff2f237c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff2f23a70_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7ffff2ef3530;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff2ef4200 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7ffff2ef3530;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff2f23420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff2f23860_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff2f23420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff2f23860_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff2f23420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff2f23860_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7ffff2f23420_0;
    %inv;
    %store/vec4 v0x7ffff2f23420_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7ffff2ef3530;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7ffff2ec8be0, "r" {0 0 0};
    %store/vec4 v0x7ffff2f23230_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7ffff2f23230_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7ffff2f23230_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7ffff2ef3530;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff2f23630_0, 0;
    %wait E_0x7ffff2ec37a0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7ffff2f23230_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7ffff2f237c0_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7ffff2f23a70_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7ffff2f237c0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7ffff2f23a70_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7ffff2edda40 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7ffff2edd9c0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7ffff2edda00 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7ffff2ec8a60 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000000010000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7ffff2ec8b20 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7ffff2f23230_0, "%x\012", v0x7ffff2f23330_0 {0 0 0};
    %store/vec4 v0x7ffff2f23990_0, 0, 32;
    %wait E_0x7ffff2ef23e0;
    %load/vec4 v0x7ffff2f23a70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ffff2f23a70_0, 0;
    %load/vec4 v0x7ffff2f23720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7ffff2f237c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ffff2f237c0_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7ffff2f234f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff2f23630_0, 0;
T_14.3 ;
    %wait E_0x7ffff2ef23e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff2f23630_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
