
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035792                       # Number of seconds simulated
sim_ticks                                 35792139500                       # Number of ticks simulated
final_tick                               462992579500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81320                       # Simulator instruction rate (inst/s)
host_op_rate                                   136322                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29106173                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210036                       # Number of bytes of host memory used
host_seconds                                  1229.71                       # Real time elapsed on the host
sim_insts                                   100000004                       # Number of instructions simulated
sim_ops                                     167636863                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            358464                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            464192                       # Number of bytes read from this memory
system.physmem.bytes_read::total               822656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       358464                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          358464                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        55808                       # Number of bytes written to this memory
system.physmem.bytes_written::total             55808                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               5601                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               7253                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12854                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             872                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  872                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst             10015160                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             12969105                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                22984264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        10015160                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           10015160                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1559225                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1559225                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1559225                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            10015160                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            12969105                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               24543489                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          12047                       # number of replacements
system.l2.tagsinuse                        877.181968                       # Cycle average of tags in use
system.l2.total_refs                           396642                       # Total number of references to valid blocks.
system.l2.sampled_refs                          12923                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.692718                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           248.736467                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             152.735428                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             475.710073                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.242907                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.149156                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.464561                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.856623                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 3325                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               213785                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  217110                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           231849                       # number of Writeback hits
system.l2.Writeback_hits::total                231849                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             187719                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                187719                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  3325                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                401504                       # number of demand (read+write) hits
system.l2.demand_hits::total                   404829                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 3325                       # number of overall hits
system.l2.overall_hits::cpu.data               401504                       # number of overall hits
system.l2.overall_hits::total                  404829                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               5601                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               6439                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12040                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 814                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                5601                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                7253                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12854                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5601                       # number of overall misses
system.l2.overall_misses::cpu.data               7253                       # number of overall misses
system.l2.overall_misses::total                 12854                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    293851500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    341591500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       635443000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     42737000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42737000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     293851500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     384328500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        678180000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    293851500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    384328500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       678180000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             8926                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           220224                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              229150                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       231849                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            231849                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         188533                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            188533                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              8926                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            408757                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               417683                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             8926                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           408757                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              417683                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.627493                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.029238                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.052542                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.004318                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004318                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.627493                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.017744                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.030775                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.627493                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.017744                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.030775                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52464.113551                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53050.396024                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52777.657807                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52502.457002                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52502.457002                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52464.113551                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52988.901144                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52760.230279                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52464.113551                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52988.901144                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52760.230279                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  872                       # number of writebacks
system.l2.writebacks::total                       872                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          5601                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          6439                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12040                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            814                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           7253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12854                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          7253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12854                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    224969500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    262990000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    487959500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     32894500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     32894500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    224969500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    295884500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    520854000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    224969500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    295884500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    520854000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.627493                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.029238                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.052542                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.004318                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004318                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.627493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.017744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.030775                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.627493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.017744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.030775                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40165.952508                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40843.298649                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40528.197674                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40410.933661                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40410.933661                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40165.952508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40794.774576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40520.771744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40165.952508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40794.774576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40520.771744                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                16356943                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16356943                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1128448                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9528012                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9183214                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.381218                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         71584279                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19818629                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      123618514                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16356943                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9183214                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      34817389                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5151180                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               12330496                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  18775726                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                345073                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           70977168                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.956119                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.467962                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 36749297     51.78%     51.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2013968      2.84%     54.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   823503      1.16%     55.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4933752      6.95%     62.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1569387      2.21%     64.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1741228      2.45%     67.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3064347      4.32%     71.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2668522      3.76%     75.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 17413164     24.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             70977168                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.228499                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.726895                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 23508182                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               9909686                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  32379132                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1169507                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                4010654                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              205962542                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                4010654                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 25835690                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3850776                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  30932836                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6347205                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              202126546                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1540121                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 849583                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               2551946                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           237336792                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             493460623                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        304149996                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         189310627                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815753                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 37520966                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  15129940                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33040933                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9194887                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2395779                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1089567                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  195197642                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               19408                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 181099231                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3594948                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        27554734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     46345766                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7688                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      70977168                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.551514                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.595361                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8129520     11.45%     11.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            14161991     19.95%     31.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10620281     14.96%     46.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            15762322     22.21%     68.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            15050185     21.20%     89.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5615245      7.91%     97.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1377101      1.94%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              214043      0.30%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               46480      0.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        70977168                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                15053931     39.79%     39.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     39.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              22627147     59.80%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 148948      0.39%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6862      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            150813      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             105259997     58.12%     58.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     58.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            36213790     20.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31685025     17.50%     95.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7789606      4.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              181099231                       # Type of FU issued
system.cpu.iq.rate                           2.529874                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    37836888                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.208929                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          335679313                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         149336121                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    121591728                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           138928148                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           73444570                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     57061602                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              138295015                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                80490291                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2454259                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4643293                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         5249                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         8959                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1965015                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5927                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                4010654                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  506454                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 36152                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           195217050                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            257051                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33040933                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9194887                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  10066                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5913                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           8959                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1061946                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       104035                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1165981                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             179735827                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              31311511                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1363399                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     38885494                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13261127                       # Number of branches executed
system.cpu.iew.exec_stores                    7573983                       # Number of stores executed
system.cpu.iew.exec_rate                     2.510828                       # Inst execution rate
system.cpu.iew.wb_sent                      179014036                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     178653330                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 139812663                       # num instructions producing a value
system.cpu.iew.wb_consumers                 215964666                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.495706                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.647387                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        27580172                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1128448                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     66966514                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.503294                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.830417                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21768259     32.51%     32.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14420499     21.53%     54.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5175496      7.73%     61.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7942297     11.86%     73.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3455960      5.16%     78.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1439681      2.15%     80.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1399149      2.09%     83.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1300042      1.94%     84.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10065131     15.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     66966514                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000004                       # Number of instructions committed
system.cpu.commit.committedOps              167636863                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627502                       # Number of memory references committed
system.cpu.commit.loads                      28397631                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683873                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087435                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              10065131                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    252118418                       # The number of ROB reads
system.cpu.rob.rob_writes                   394450656                       # The number of ROB writes
system.cpu.timesIdled                           13656                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          607111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000004                       # Number of Instructions Simulated
system.cpu.committedOps                     167636863                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000004                       # Number of Instructions Simulated
system.cpu.cpi                               0.715843                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.715843                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.396955                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.396955                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                264326543                       # number of integer regfile reads
system.cpu.int_regfile_writes               161264073                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  95788567                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 51476946                       # number of floating regfile writes
system.cpu.misc_regfile_reads                73399384                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   8484                       # number of replacements
system.cpu.icache.tagsinuse                403.125151                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18766024                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   8926                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                2102.400179                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     403.125151                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.787354                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.787354                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18766024                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18766024                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18766024                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18766024                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18766024                       # number of overall hits
system.cpu.icache.overall_hits::total        18766024                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         9702                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9702                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         9702                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9702                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         9702                       # number of overall misses
system.cpu.icache.overall_misses::total          9702                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    384672000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    384672000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    384672000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    384672000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    384672000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    384672000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18775726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18775726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18775726                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18775726                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18775726                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18775726                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000517                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000517                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000517                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000517                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000517                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000517                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 39648.732220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39648.732220                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 39648.732220                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39648.732220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 39648.732220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39648.732220                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          776                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          776                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          776                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          776                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          776                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          776                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         8926                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8926                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         8926                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8926                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         8926                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8926                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    336565500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    336565500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    336565500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    336565500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    336565500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    336565500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000475                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000475                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000475                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000475                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 37706.195384                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37706.195384                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 37706.195384                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37706.195384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 37706.195384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37706.195384                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 408245                       # number of replacements
system.cpu.dcache.tagsinuse                511.595326                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 35522394                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 408757                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  86.903451                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           428278467000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.595326                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999210                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999210                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     28481060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28481060                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7041334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7041334                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      35522394                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35522394                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     35522394                       # number of overall hits
system.cpu.dcache.overall_hits::total        35522394                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       369090                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        369090                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       188537                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       188537                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       557627                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         557627                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       557627                       # number of overall misses
system.cpu.dcache.overall_misses::total        557627                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5271361500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5271361500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2487100192                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2487100192                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7758461692                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7758461692                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7758461692                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7758461692                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     28850150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28850150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     36080021                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36080021                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     36080021                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36080021                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012793                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012793                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.026078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026078                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015455                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015455                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015455                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015455                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14282.049094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14282.049094                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13191.576147                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13191.576147                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13913.353715                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13913.353715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13913.353715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13913.353715                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        56781                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5115                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.100880                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       231849                       # number of writebacks
system.cpu.dcache.writebacks::total            231849                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       148866                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       148866                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       148870                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       148870                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       148870                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       148870                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       220224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       220224                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       188533                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       188533                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       408757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       408757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       408757                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       408757                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2740692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2740692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2109927192                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2109927192                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4850619192                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4850619192                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4850619192                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4850619192                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007633                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007633                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.026077                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026077                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011329                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011329                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011329                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011329                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12445.019616                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12445.019616                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11191.288485                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11191.288485                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11866.755045                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11866.755045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11866.755045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11866.755045                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
