INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.sim/sim_1/synth/timing/xsim/tb_ROM_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bluex
INFO: [VRFC 10-311] analyzing module bluex_PC_0_0
INFO: [VRFC 10-311] analyzing module bluex_PC_0_0_PC
INFO: [VRFC 10-311] analyzing module bluex_alu_ex_0_0
INFO: [VRFC 10-311] analyzing module bluex_alu_ex_0_0_alu_ex
INFO: [VRFC 10-311] analyzing module bluex_aux_id_0_0
INFO: [VRFC 10-311] analyzing module bluex_aux_id_0_0_aux_id
INFO: [VRFC 10-311] analyzing module bluex_controller_id_0_0
INFO: [VRFC 10-311] analyzing module bluex_controller_id_0_0_controller_id
INFO: [VRFC 10-311] analyzing module bluex_demux_id_0_0
INFO: [VRFC 10-311] analyzing module bluex_demux_id_0_0_demux_id
INFO: [VRFC 10-311] analyzing module bluex_redirection_0_0
INFO: [VRFC 10-311] analyzing module bluex_reg_heap_id_0_0
INFO: [VRFC 10-311] analyzing module bluex_reg_heap_id_0_0_reg_heap_id
INFO: [VRFC 10-311] analyzing module bluex_reg_wb_0_0
INFO: [VRFC 10-311] analyzing module bluex_reg_wb_0_0_reg_wb
INFO: [VRFC 10-311] analyzing module bluex_util_vector_logic_0_0
INFO: [VRFC 10-311] analyzing module bluex_util_vector_logic_0_1
INFO: [VRFC 10-311] analyzing module bluex_util_vector_logic_1_0
INFO: [VRFC 10-311] analyzing module bluex_wrapper
INFO: [VRFC 10-311] analyzing module bluex_wrapper_mem_0_0
INFO: [VRFC 10-311] analyzing module bluex_wrapper_mem_0_0_wrapper_mem
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sim_1/new/tb_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ROM
