module tb_sr_latch;
    reg s, r;
    wire q, qbar;

    sr_latch uut (.s(s), .r(r), .q(q), .qbar(qbar));

    initial begin
        $monitor("s=%b r=%b q=%b qbar=%b", s, r, q, qbar);
        s=0; r=0; #10;
        s=1; r=0; #10;
        s=0; r=1; #10;
        s=0; r=0; #10;
        $finish;
    end
endmodule