<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\15_AC_Timing_Characteristics\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/15_AC_Timing_Characteristics/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="SPI_Master_Interface_7gqlmlsgb" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="topic:1;2:124">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="title:1;3:10">SPI Master Interface</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="body:1;5:9">
    <fig audience="MSCCInternal" id="fig_SPI_master_wr_rd_AC" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="fig:1;6:63">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="title:2;7:14">SPI Master Interface Output AC
      Timing</title>

      <image href="../Graphics/AC_Timing__SPI_master_Write_Read_Timing_Diagram.svg" placement="break" width="432px" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="image:1;10:118"/>
    </fig>

    <fig audience="DIGIG5_ROW" id="fig_SPI_master_wr_rd_AC_HWS" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="fig:2;13:65">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="title:3;14:14">SPI Master Interface Output AC Timing</title>

      <image href="../Graphics/AC_Timing__SPI_master_Write_Read_Timing_Diagram_HWS.svg" placement="break" width="432px" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="image:2;16:122"/>
    </fig>

    <fig audience="MSCCInternal" id="fig_SPI_master_rd_AC" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="fig:3;19:60">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="title:4;20:14">SPI Master Interface Input AC
      Timing</title>

      <image href="../Graphics/AC_Timing__SPI_master_Read_Timing_Diagram.svg" placement="break" width="432px" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="image:3;23:112"/>
    </fig>

    <fig audience="DIGIG5_ROW" id="fig_SPI_master_rd_AC_HWS" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="fig:4;26:62">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="title:5;27:14">SPI Master Interface Input AC Timing</title>

      <image href="../Graphics/AC_Timing__SPI_master_Read_Timing_Diagram_HWS.svg" placement="break" width="432px" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="image:4;29:116"/>
    </fig>

    <table audience="DIGIG5_CIENA DIGIG5_NOKIA DIGIG5_ROW META-600G" id="table_SPI_Master_Interface_AC_Timing_Parameter_0iui1kgz1" class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="table:1;32:132">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="title:6;33:14">SPI Master Interface AC Timing Parameters</title>

      <tgroup cols="7" colsep="1" rowsep="1" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="tgroup:1;35:46">
        <colspec colname="col1" colwidth="107*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="colspec:1;36:50"/>

        <colspec colname="col2" colwidth="376*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="colspec:2;38:50"/>

        <colspec colname="col3" colwidth="178*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="colspec:3;40:50"/>

        <colspec colname="col4" colwidth="77*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="colspec:4;42:49"/>

        <colspec colname="col5" colwidth="84*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="colspec:5;44:34"/>

        <colspec colname="col6" colwidth="84*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="colspec:6;46:34"/>

        <colspec colname="col7" colwidth="94*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="colspec:7;48:34"/>

        <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="thead:1;50:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:1;51:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:1;52:20"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="b:1;52:23"> Symbol </b></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:2;54:49"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="b:2;54:52"> Description </b></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:3;56:20"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="b:3;56:23"> Min</b></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:4;58:20">Typ</entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:5;60:20">Max</entry>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:6;62:20">Units</entry>
          </row>
        </thead>

        <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="tbody:1;66:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:2;67:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:7;68:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:1;68:23">f<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:1;68:29">SCLK</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:8;70:49"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:2;70:52">Clock
            frequency supported<sup class="+ topic/ph hi-d/sup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sup:1;71:37">1</sup></p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:9;73:20">DC</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:10;75:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:11;77:20"><ph class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="ph:1;77:24">100</ph></entry>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:12;79:20">MHz</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:3;82:16">
            <entry colname="col1" morerows="4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:13;83:33"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:3;83:36">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:2;83:42">DVCL</sub></p></entry>

            <entry colname="col2" morerows="4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:14;85:33">Read data setup time requirement with respect
            to falling edge output clock</entry>

            <entry colname="col3" bg_color="#D3D3D3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:15;88:39">Read Mode Configuration</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:16;90:21"/>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:17;92:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:18;94:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:19;96:21"/>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:4;99:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:20;100:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:4;100:23">00 (default)</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:21;102:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:5;102:23">1.25</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:22;104:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:23;106:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:24;108:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:5;111:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:25;112:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:6;112:23">01</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:26;114:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:7;114:23">0.6</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:27;116:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:28;118:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:29;120:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:6;123:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:30;124:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:8;124:23">10</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:31;126:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:9;126:23">0.25</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:32;128:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:33;130:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:34;132:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:7;135:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:35;136:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:10;136:23">11</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:36;138:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:11;138:23">0</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:37;140:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:38;142:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:39;144:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:8;147:16">
            <entry colname="col1" morerows="4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:40;148:33"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:12;148:36">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:3;148:42">CLDX</sub></p></entry>

            <entry colname="col2" morerows="4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:41;150:33">Read data hold time requirement with respect
            to falling edge output clock</entry>

            <entry colname="col3" bg_color="#D3D3D3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:42;153:39">Read Mode Configuration</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:43;155:21"/>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:44;157:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:45;159:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:46;161:21"/>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:9;164:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:47;165:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:13;165:23">00 (default)</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:48;167:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:14;167:23">0.54</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:49;169:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:50;171:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:51;173:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:10;176:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:52;177:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:15;177:23">01</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:53;179:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:16;179:23">1.14</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:54;181:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:55;183:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:56;185:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:11;188:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:57;189:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:17;189:23">10</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:58;191:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:18;191:23">1.75</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:59;193:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:60;195:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:61;197:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:12;200:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:62;201:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:19;201:23">11</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:63;203:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:20;203:23">2.5</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:64;205:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:65;207:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:66;209:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:13;212:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:67;213:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:21;213:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:4;213:29">DVCH</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:68;215:49">Write data setup time
            maintained with respect to rising edge of output clock</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:69;218:20">3.1</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:70;220:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:71;222:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:72;224:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:14;227:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:73;228:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:22;228:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:5;228:29">CHDX</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:74;230:49">Write data hold time
            maintained with respect to rising edge of output clock</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:75;233:20">4.1</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:76;235:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:77;237:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:78;239:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:15;242:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:79;243:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:23;243:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:6;243:29">CHSH</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:80;245:49">Minimum delay to chip select
            de-assertion from rising edge of output clock</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:81;248:20">10</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:82;250:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:83;252:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:84;254:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:16;257:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:85;258:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:24;258:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:7;258:29">SLCH</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:86;260:49">Minimum delay from chip select
            assertion to rising edge of output clock</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:87;263:20">7.5</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:88;265:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:89;267:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:90;269:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:17;272:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:91;273:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:25;273:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:8;273:29">SHSL</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:92;275:49">Minimum chip enable
            de-assertion time maintained</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:93;278:20">50</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:94;280:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:95;282:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:96;284:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:18;287:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:97;288:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:26;288:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:9;288:29">CLSH</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:98;290:49">Minimum delay from falling
            edge of output clock to chip select de-assertion</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:99;293:20">5</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:100;295:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:101;297:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:102;299:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:19;302:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:103;303:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:27;303:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:10;303:29">DIS</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:104;305:49">Maximum output disable time of
            the memory that can be tolerated</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:105;308:21"/>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:106;310:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:107;312:20">8</entry>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:108;314:20">ns</entry>
          </row>
        </tbody>
      </tgroup>
    </table>

    <table audience="MSCCInternal" id="table_SPI_Master_Interface_AC_Timing_Parameter_copy_0iui1kgz1" class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="table:2;320:103">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="title:7;321:14">SPI Master Interface AC Timing Parameters</title>

      <tgroup cols="7" colsep="1" rowsep="1" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="tgroup:2;323:46">
        <colspec colname="col1" colwidth="107*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="colspec:8;324:50"/>

        <colspec colname="col2" colwidth="376*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="colspec:9;326:50"/>

        <colspec colname="col3" colwidth="178*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="colspec:10;328:50"/>

        <colspec colname="col4" colwidth="77*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="colspec:11;330:49"/>

        <colspec colname="col5" colwidth="84*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="colspec:12;332:34"/>

        <colspec colname="col6" colwidth="84*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="colspec:13;334:34"/>

        <colspec colname="col7" colwidth="94*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="colspec:14;336:34"/>

        <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="thead:2;338:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:20;339:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:109;340:20"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="b:4;340:23"> Symbol </b></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:110;342:49"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="b:5;342:52"> Description </b></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:111;344:20"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="b:6;344:23"> Min</b></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:112;346:20">Typ</entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:113;348:20">Max</entry>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:114;350:20">Units</entry>
          </row>
        </thead>

        <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="tbody:2;354:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:21;355:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:115;356:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:28;356:23">f<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:11;356:29">SCLK</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:116;358:49"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:29;358:52">Clock
            frequency supported<sup class="+ topic/ph hi-d/sup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sup:2;359:37">1</sup></p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:117;361:20">DC</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:118;363:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:119;365:20"><ph class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="ph:2;365:24">100</ph></entry>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:120;367:20">MHz</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:22;370:16">
            <entry colname="col1" morerows="4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:121;371:33"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:30;371:36">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:12;371:42">DVCL</sub></p></entry>

            <entry colname="col2" morerows="4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:122;373:33">Read data setup time requirement with respect
            to falling edge output clock</entry>

            <entry colname="col3" bg_color="#D3D3D3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:123;376:39">Read Mode Configuration</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:124;378:21"/>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:125;380:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:126;382:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:127;384:21"/>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:23;387:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:128;388:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:31;388:23">00 (default)</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:129;390:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:32;390:23">1.25</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:130;392:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:131;394:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:132;396:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:24;399:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:133;400:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:33;400:23">01</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:134;402:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:34;402:23">0.6</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:135;404:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:136;406:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:137;408:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:25;411:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:138;412:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:35;412:23">10</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:139;414:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:36;414:23">0.25</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:140;416:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:141;418:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:142;420:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:26;423:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:143;424:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:37;424:23">11</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:144;426:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:38;426:23">0</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:145;428:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:146;430:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:147;432:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:27;435:16">
            <entry colname="col1" morerows="4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:148;436:33"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:39;436:36">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:13;436:42">CLDX</sub></p></entry>

            <entry colname="col2" morerows="4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:149;438:33">Read data hold time requirement with respect
            to falling edge output clock</entry>

            <entry colname="col3" bg_color="#D3D3D3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:150;441:39">Read Mode Configuration</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:151;443:21"/>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:152;445:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:153;447:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:154;449:21"/>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:28;452:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:155;453:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:40;453:23">00 (default)</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:156;455:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:41;455:23">0.54</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:157;457:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:158;459:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:159;461:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:29;464:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:160;465:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:42;465:23">01</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:161;467:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:43;467:23">1.14</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:162;469:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:163;471:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:164;473:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:30;476:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:165;477:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:44;477:23">10</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:166;479:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:45;479:23">1.75</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:167;481:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:168;483:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:169;485:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:31;488:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:170;489:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:46;489:23">11</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:171;491:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:47;491:23">2.5</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:172;493:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:173;495:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:174;497:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:32;500:16">
            <entry colname="col1" morerows="2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:175;501:33"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:48;501:36">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:14;501:42">DVCH</sub></p></entry>

            <entry colname="col2" morerows="2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:176;503:33">Write data setup time maintained with respect
            to rising edge of output clock</entry>

            <entry colname="col3" bg_color="#D3D3D3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:177;506:39"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:49;506:42">Output Update Internal Clock Edge
            Configuration</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:178;509:21"/>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:179;511:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:180;513:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:181;515:21"/>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:33;518:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:182;519:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:50;519:23">NegEdge</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:183;521:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:51;521:23">2.1</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:184;523:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:52;523:24"/></entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:185;525:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:53;525:24"/></entry>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:186;527:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:54;527:23">ns</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:34;530:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:187;531:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:55;531:23">PosEdge</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:188;533:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:56;533:23">3.1</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:189;535:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:57;535:24"/></entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:190;537:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:58;537:24"/></entry>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:191;539:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:59;539:23">ns</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:35;542:16">
            <entry colname="col1" morerows="2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:192;543:33"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:60;543:36">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:15;543:42">CHDX</sub></p></entry>

            <entry colname="col2" morerows="2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:193;545:33">Write data hold time maintained with respect
            to rising edge of output clock</entry>

            <entry colname="col3" bg_color="#D3D3D3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:194;548:39"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:61;548:42">Output Update Internal Clock Edge
            Configuration</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:195;551:21"/>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:196;553:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:197;555:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:198;557:21"/>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:36;560:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:199;561:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:62;561:23">NegEdge</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:200;563:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:63;563:23">5.1</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:201;565:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:64;565:24"/></entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:202;567:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:65;567:24"/></entry>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:203;569:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:66;569:23">ns</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:37;572:16">
            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:204;573:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:67;573:23">PosEdge</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:205;575:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:68;575:23">4.1</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:206;577:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:69;577:24"/></entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:207;579:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:70;579:24"/></entry>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:208;581:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:71;581:23">ns</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:38;584:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:209;585:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:72;585:23">T<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:16;585:29">SCLKREF</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:210;587:49">Internal Clock Period for SPI
            Controller</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:211;590:21"/>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:212;592:20">2.5</entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:213;594:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:214;596:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:39;599:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:215;600:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:73;600:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:17;600:29">CHSH</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:216;602:49">Minimum delay to chip select
            de-assertion from rising edge of output clock</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:217;605:20">10</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:218;607:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:219;609:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:220;611:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:40;614:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:221;615:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:74;615:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:18;615:29">SLCH</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:222;617:49">Minimum delay from chip select
            assertion to rising edge of output clock</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:223;620:20">7.5</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:224;622:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:225;624:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:226;626:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:41;629:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:227;630:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:75;630:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:19;630:29">SHSL</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:228;632:49">Minimum chip enable
            de-assertion time maintained</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:229;635:20">50</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:230;637:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:231;639:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:232;641:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:42;644:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:233;645:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:76;645:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:20;645:29">CHSL</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:234;647:49">Minimum delay from rising edge
            of output clock to chip select assertion. Note: this parameter is
            the time from the last clock rising edge due to a different flash
            device being accessed until SSB of the targeted flash is asserted
            low.</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:235;653:20">22.5</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:236;655:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:237;657:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:238;659:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:43;662:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:239;663:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:77;663:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:21;663:29">SHCH</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:240;665:49">Minimum delay from chip select
            de-assertion to rising edge of output clock. Note: this parameter
            is the time from SSB of the targeted flash going high until the
            first clock rising edge due to a different flash device being
            accessed.</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:241;671:20">20</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:242;673:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:243;675:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:244;677:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:44;680:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:245;681:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:78;681:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:22;681:29">CLSH</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:246;683:49">Minimum delay from falling
            edge of output clock to chip select de-assertion</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:247;686:20">5</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:248;688:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:249;690:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:250;692:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:45;695:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:251;696:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:79;696:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:23;696:29">DIS</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:252;698:49">Maximum output disable time of
            the memory that can be tolerated</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:253;701:21"/>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:254;703:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:255;705:20">8</entry>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:256;707:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:46;710:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:257;711:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:80;711:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:24;711:29">CLCH</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:258;713:49">Maximum output clock rise
            transition</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:259;716:21"/>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:260;718:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:261;720:20">2.5</entry>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:262;722:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:47;725:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:263;726:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:81;726:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:25;726:29">CHCL</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:264;728:49">Maximum output clock fall
            transition</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:265;731:21"/>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:266;733:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:267;735:20">2.5</entry>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:268;737:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:48;740:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:269;741:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:82;741:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:26;741:29">CL</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:270;743:49">Clock low time</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:271;745:20">4</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:272;747:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:273;749:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:274;751:20">ns</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="row:49;754:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:275;755:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:83;755:23">t<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:27;755:29">CH</sub></p></entry>

            <entry colname="col2" namest="col2" nameend="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:276;757:49">Clock high time</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:277;759:20">4</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:278;761:21"/>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:279;763:21"/>

            <entry colname="col7" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="entry:280;765:20">ns</entry>
          </row>
        </tbody>
      </tgroup>
    </table>

    <note class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="note:1;771:11"><ol class="- topic/ol " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="ol:1;771:15">
        <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="li:1;772:13"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:84;772:16">f<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="sub:28;772:22">SCLK</sub> is 25 MHz at startup.</p></li>

        <li audience="MSCCInternal" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="li:2;774:37">Maximum load on SPI_SCLK, SPI_SSB, SPI_SIO
        is 32 pF</li>

        <li audience="MSCCInternal" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="li:3;777:37">Minimum load on SPI_SCLK, SPI_SSB, SPI_SIO
        is 2 pF</li>

        <li audience="MSCCInternal" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="li:4;780:37">Maximum and minimum input transition on
        SPI_SIO is 2 ns and 0.5 ns respectively</li>

        <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="li:5;783:13">SPI_SCLK, SPI_SSB, and SPI_SIO trace lengths must be balanced</li>

        <li id="d1e2851" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="li:6;785:26"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:85;785:29">SPI_SCLK
        support Type2 board topology as specified in <xref href="Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml#Board_Topologies_for_LVCMOS_Outputs_9ig00px26/Supported_Board_Topologies_for_LVCMOS_outputs" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="xref:1;786:210" type="table"><?ditaot gentext?>Table 1</xref>.</p></li>

        <li id="d1e2851" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="li:7;788:26"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:86;788:29">SPI_SIO
        support Type2 board topology as specified in <xref href="Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml#Board_Topologies_for_LVCMOS_Outputs_9ig00px26/Supported_Board_Topologies_for_LVCMOS_outputs" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="xref:2;789:210" type="table"><?ditaot gentext?>Table 1</xref>.</p></li>

        <li id="d1e2856" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="li:8;791:26"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:87;791:29">SPI_SSB
        support Type3 board topology as specified in<xref href="Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml#Board_Topologies_for_LVCMOS_Outputs_9ig00px26/Supported_Board_Topologies_for_LVCMOS_outputs" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="xref:3;792:209" type="table"><?ditaot gentext?>Table 1</xref>.</p></li>
      </ol></note>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="p:88;795:8">The pin description for this interface can be seen
    in <xref href="../../04_Pinout/Topics/Serial_Peripheral_Interface_SPI__sgjq2elxf.xml" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\SPI_Master_Interface_7gqlmlsgb.xml" xtrc="xref:4;796:92" type="topic"><?ditaot gentext?>SPI Master Interface</xref>.</p>
  </body>
</topic>