<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p397" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_397{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_397{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_397{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_397{left:209px;bottom:998px;letter-spacing:-0.12px;}
#t5_397{left:568px;bottom:998px;letter-spacing:-0.11px;}
#t6_397{left:568px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.12px;}
#t7_397{left:568px;bottom:959px;letter-spacing:-0.1px;word-spacing:-0.53px;}
#t8_397{left:568px;bottom:943px;letter-spacing:-0.11px;}
#t9_397{left:568px;bottom:926px;letter-spacing:-0.11px;}
#ta_397{left:568px;bottom:901px;letter-spacing:-0.11px;}
#tb_397{left:568px;bottom:885px;letter-spacing:-0.1px;}
#tc_397{left:568px;bottom:868px;letter-spacing:-0.12px;}
#td_397{left:568px;bottom:851px;letter-spacing:-0.1px;}
#te_397{left:568px;bottom:830px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tf_397{left:568px;bottom:813px;letter-spacing:-0.1px;}
#tg_397{left:209px;bottom:788px;letter-spacing:-0.12px;}
#th_397{left:568px;bottom:788px;letter-spacing:-0.14px;}
#ti_397{left:209px;bottom:764px;letter-spacing:-0.15px;}
#tj_397{left:402px;bottom:764px;letter-spacing:-0.1px;}
#tk_397{left:568px;bottom:764px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tl_397{left:568px;bottom:742px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tm_397{left:568px;bottom:718px;letter-spacing:-0.11px;}
#tn_397{left:568px;bottom:701px;letter-spacing:-0.11px;}
#to_397{left:568px;bottom:684px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tp_397{left:209px;bottom:660px;letter-spacing:-0.13px;}
#tq_397{left:477px;bottom:660px;letter-spacing:-0.13px;}
#tr_397{left:568px;bottom:660px;letter-spacing:-0.12px;}
#ts_397{left:568px;bottom:639px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tt_397{left:209px;bottom:614px;letter-spacing:-0.14px;}
#tu_397{left:568px;bottom:614px;letter-spacing:-0.12px;}
#tv_397{left:568px;bottom:593px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tw_397{left:568px;bottom:576px;letter-spacing:-0.11px;}
#tx_397{left:568px;bottom:559px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#ty_397{left:568px;bottom:542px;letter-spacing:-0.11px;}
#tz_397{left:568px;bottom:525px;letter-spacing:-0.11px;}
#t10_397{left:568px;bottom:509px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t11_397{left:568px;bottom:487px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_397{left:568px;bottom:470px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t13_397{left:568px;bottom:454px;letter-spacing:-0.11px;}
#t14_397{left:568px;bottom:437px;letter-spacing:-0.11px;}
#t15_397{left:568px;bottom:415px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t16_397{left:568px;bottom:399px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_397{left:568px;bottom:382px;letter-spacing:-0.11px;}
#t18_397{left:568px;bottom:365px;letter-spacing:-0.11px;}
#t19_397{left:568px;bottom:348px;letter-spacing:-0.13px;}
#t1a_397{left:209px;bottom:324px;letter-spacing:-0.12px;}
#t1b_397{left:568px;bottom:324px;letter-spacing:-0.14px;}
#t1c_397{left:209px;bottom:299px;letter-spacing:-0.13px;}
#t1d_397{left:477px;bottom:299px;letter-spacing:-0.14px;}
#t1e_397{left:568px;bottom:299px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1f_397{left:568px;bottom:278px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1g_397{left:209px;bottom:254px;letter-spacing:-0.12px;}
#t1h_397{left:568px;bottom:254px;letter-spacing:-0.14px;}
#t1i_397{left:81px;bottom:229px;letter-spacing:-0.16px;}
#t1j_397{left:138px;bottom:229px;letter-spacing:-0.17px;}
#t1k_397{left:181px;bottom:229px;letter-spacing:-0.16px;}
#t1l_397{left:402px;bottom:229px;letter-spacing:-0.1px;}
#t1m_397{left:477px;bottom:229px;letter-spacing:-0.12px;}
#t1n_397{left:568px;bottom:229px;letter-spacing:-0.12px;}
#t1o_397{left:209px;bottom:205px;letter-spacing:-0.14px;}
#t1p_397{left:568px;bottom:205px;letter-spacing:-0.14px;}
#t1q_397{left:210px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1r_397{left:296px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1s_397{left:659px;bottom:1086px;letter-spacing:0.11px;}
#t1t_397{left:97px;bottom:1063px;letter-spacing:-0.11px;}
#t1u_397{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t1v_397{left:240px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1w_397{left:236px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1x_397{left:415px;bottom:1063px;letter-spacing:-0.12px;}
#t1y_397{left:416px;bottom:1046px;letter-spacing:-0.12px;}
#t1z_397{left:414px;bottom:1030px;letter-spacing:-0.12px;}
#t20_397{left:492px;bottom:1063px;letter-spacing:-0.13px;}
#t21_397{left:491px;bottom:1046px;letter-spacing:-0.15px;}
#t22_397{left:535px;bottom:1053px;}
#t23_397{left:662px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t24_397{left:87px;bottom:1022px;letter-spacing:-0.14px;}
#t25_397{left:138px;bottom:1022px;letter-spacing:-0.14px;}

.s1_397{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_397{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_397{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_397{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_397{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s6_397{font-size:11px;font-family:Verdana_156;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts397" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg397Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg397" style="-webkit-user-select: none;"><object width="935" height="1210" data="397/397.svg" type="image/svg+xml" id="pdf397" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_397" class="t s1_397">Vol. 4 </span><span id="t2_397" class="t s1_397">2-381 </span>
<span id="t3_397" class="t s2_397">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_397" class="t s3_397">19 </span><span id="t5_397" class="t s3_397">Adjacent Cache Line Prefetch Disable (R/W) </span>
<span id="t6_397" class="t s3_397">When set to 1, the processor fetches the cache </span>
<span id="t7_397" class="t s3_397">line of the 128-byte sector containing currently </span>
<span id="t8_397" class="t s3_397">required data. When set to 0, the processor </span>
<span id="t9_397" class="t s3_397">fetches both cache lines in the sector. </span>
<span id="ta_397" class="t s3_397">Single processor platforms should not set this </span>
<span id="tb_397" class="t s3_397">bit. Server platforms should set or clear this bit </span>
<span id="tc_397" class="t s3_397">based on platform performance observed in </span>
<span id="td_397" class="t s3_397">validation and testing. </span>
<span id="te_397" class="t s3_397">BIOS may contain a setup option that controls </span>
<span id="tf_397" class="t s3_397">the setting of this bit. </span>
<span id="tg_397" class="t s3_397">21:20 </span><span id="th_397" class="t s3_397">Reserved </span>
<span id="ti_397" class="t s3_397">22 </span><span id="tj_397" class="t s3_397">3, 4, 6 </span><span id="tk_397" class="t s3_397">Limit CPUID MAXVAL (R/W) </span>
<span id="tl_397" class="t s3_397">See Table 2-2. </span>
<span id="tm_397" class="t s3_397">Setting this can cause unexpected behavior to </span>
<span id="tn_397" class="t s3_397">software that depends on the availability of </span>
<span id="to_397" class="t s3_397">CPUID leaves greater than 3. </span>
<span id="tp_397" class="t s3_397">23 </span><span id="tq_397" class="t s3_397">Shared </span><span id="tr_397" class="t s3_397">xTPR Message Disable (R/W) </span>
<span id="ts_397" class="t s3_397">See Table 2-2. </span>
<span id="tt_397" class="t s3_397">24 </span><span id="tu_397" class="t s3_397">L1 Data Cache Context Mode (R/W) </span>
<span id="tv_397" class="t s3_397">When set, the L1 data cache is placed in shared </span>
<span id="tw_397" class="t s3_397">mode; when clear (default), the cache is placed </span>
<span id="tx_397" class="t s3_397">in adaptive mode. This bit is only enabled for IA- </span>
<span id="ty_397" class="t s3_397">32 processors that support Intel Hyper- </span>
<span id="tz_397" class="t s3_397">Threading Technology. See Section 12.5.6, “L1 </span>
<span id="t10_397" class="t s3_397">Data Cache Context Mode.” </span>
<span id="t11_397" class="t s3_397">When L1 is running in adaptive mode and CR3s </span>
<span id="t12_397" class="t s3_397">are identical, data in L1 is shared across logical </span>
<span id="t13_397" class="t s3_397">processors. Otherwise, L1 is not shared and </span>
<span id="t14_397" class="t s3_397">cache use is competitive. </span>
<span id="t15_397" class="t s3_397">If the Context ID feature flag (ECX[10]) is set to </span>
<span id="t16_397" class="t s3_397">0 after executing CPUID with EAX = 1, the </span>
<span id="t17_397" class="t s3_397">ability to switch modes is not supported. BIOS </span>
<span id="t18_397" class="t s3_397">must not alter the contents of </span>
<span id="t19_397" class="t s3_397">IA32_MISC_ENABLE[24]. </span>
<span id="t1a_397" class="t s3_397">33:25 </span><span id="t1b_397" class="t s3_397">Reserved </span>
<span id="t1c_397" class="t s3_397">34 </span><span id="t1d_397" class="t s3_397">Unique </span><span id="t1e_397" class="t s3_397">XD Bit Disable (R/W) </span>
<span id="t1f_397" class="t s3_397">See Table 2-2. </span>
<span id="t1g_397" class="t s3_397">63:35 </span><span id="t1h_397" class="t s3_397">Reserved </span>
<span id="t1i_397" class="t s3_397">1A1H </span><span id="t1j_397" class="t s3_397">417 </span><span id="t1k_397" class="t s3_397">MSR_PLATFORM_BRV </span><span id="t1l_397" class="t s3_397">3, 4, 6 </span><span id="t1m_397" class="t s3_397">Shared </span><span id="t1n_397" class="t s3_397">Platform Feature Requirements (R) </span>
<span id="t1o_397" class="t s3_397">17:0 </span><span id="t1p_397" class="t s3_397">Reserved </span>
<span id="t1q_397" class="t s4_397">Table 2-55. </span><span id="t1r_397" class="t s4_397">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t1s_397" class="t s4_397">(Contd.) </span>
<span id="t1t_397" class="t s5_397">Register </span>
<span id="t1u_397" class="t s5_397">Address </span>
<span id="t1v_397" class="t s5_397">Register Name </span>
<span id="t1w_397" class="t s5_397">Fields and Flags </span>
<span id="t1x_397" class="t s5_397">Model </span>
<span id="t1y_397" class="t s5_397">Avail- </span>
<span id="t1z_397" class="t s5_397">ability </span>
<span id="t20_397" class="t s5_397">Shared/ </span>
<span id="t21_397" class="t s5_397">Unique </span>
<span id="t22_397" class="t s6_397">1 </span>
<span id="t23_397" class="t s5_397">Bit Description </span>
<span id="t24_397" class="t s5_397">Hex </span><span id="t25_397" class="t s5_397">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
