INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE.srcs/sources_1/new/MIPS32_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS32_PIPELINE
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module Latch
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module Latch1
INFO: [VRFC 10-311] analyzing module mmux
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-311] analyzing module Latch2
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module Latch3
INFO: [VRFC 10-311] analyzing module datamemory
INFO: [VRFC 10-311] analyzing module Wb
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
