#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x243f660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x243f7f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2437c80 .functor NOT 1, L_0x246fdf0, C4<0>, C4<0>, C4<0>;
L_0x246fb50 .functor XOR 1, L_0x246f9f0, L_0x246fab0, C4<0>, C4<0>;
L_0x246fce0 .functor XOR 1, L_0x246fb50, L_0x246fc10, C4<0>, C4<0>;
v0x246ceb0_0 .net *"_ivl_10", 0 0, L_0x246fc10;  1 drivers
v0x246cfb0_0 .net *"_ivl_12", 0 0, L_0x246fce0;  1 drivers
v0x246d090_0 .net *"_ivl_2", 0 0, L_0x246f950;  1 drivers
v0x246d150_0 .net *"_ivl_4", 0 0, L_0x246f9f0;  1 drivers
v0x246d230_0 .net *"_ivl_6", 0 0, L_0x246fab0;  1 drivers
v0x246d360_0 .net *"_ivl_8", 0 0, L_0x246fb50;  1 drivers
v0x246d440_0 .var "clk", 0 0;
v0x246d4e0_0 .net "f_dut", 0 0, L_0x246f5f0;  1 drivers
v0x246d580_0 .net "f_ref", 0 0, L_0x246e660;  1 drivers
v0x246d620_0 .var/2u "stats1", 159 0;
v0x246d6c0_0 .var/2u "strobe", 0 0;
v0x246d760_0 .net "tb_match", 0 0, L_0x246fdf0;  1 drivers
v0x246d820_0 .net "tb_mismatch", 0 0, L_0x2437c80;  1 drivers
v0x246d8e0_0 .net "wavedrom_enable", 0 0, v0x246b470_0;  1 drivers
v0x246d980_0 .net "wavedrom_title", 511 0, v0x246b530_0;  1 drivers
v0x246da50_0 .net "x1", 0 0, v0x246b5f0_0;  1 drivers
v0x246daf0_0 .net "x2", 0 0, v0x246b690_0;  1 drivers
v0x246dca0_0 .net "x3", 0 0, v0x246b780_0;  1 drivers
L_0x246f950 .concat [ 1 0 0 0], L_0x246e660;
L_0x246f9f0 .concat [ 1 0 0 0], L_0x246e660;
L_0x246fab0 .concat [ 1 0 0 0], L_0x246f5f0;
L_0x246fc10 .concat [ 1 0 0 0], L_0x246e660;
L_0x246fdf0 .cmp/eeq 1, L_0x246f950, L_0x246fce0;
S_0x243f980 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x243f7f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x242be70 .functor NOT 1, v0x246b780_0, C4<0>, C4<0>, C4<0>;
L_0x24400a0 .functor AND 1, L_0x242be70, v0x246b690_0, C4<1>, C4<1>;
L_0x2437cf0 .functor NOT 1, v0x246b5f0_0, C4<0>, C4<0>, C4<0>;
L_0x246df40 .functor AND 1, L_0x24400a0, L_0x2437cf0, C4<1>, C4<1>;
L_0x246e010 .functor NOT 1, v0x246b780_0, C4<0>, C4<0>, C4<0>;
L_0x246e080 .functor AND 1, L_0x246e010, v0x246b690_0, C4<1>, C4<1>;
L_0x246e130 .functor AND 1, L_0x246e080, v0x246b5f0_0, C4<1>, C4<1>;
L_0x246e1f0 .functor OR 1, L_0x246df40, L_0x246e130, C4<0>, C4<0>;
L_0x246e350 .functor NOT 1, v0x246b690_0, C4<0>, C4<0>, C4<0>;
L_0x246e3c0 .functor AND 1, v0x246b780_0, L_0x246e350, C4<1>, C4<1>;
L_0x246e4e0 .functor AND 1, L_0x246e3c0, v0x246b5f0_0, C4<1>, C4<1>;
L_0x246e550 .functor OR 1, L_0x246e1f0, L_0x246e4e0, C4<0>, C4<0>;
L_0x246e6d0 .functor AND 1, v0x246b780_0, v0x246b690_0, C4<1>, C4<1>;
L_0x246e740 .functor AND 1, L_0x246e6d0, v0x246b5f0_0, C4<1>, C4<1>;
L_0x246e660 .functor OR 1, L_0x246e550, L_0x246e740, C4<0>, C4<0>;
v0x2437ef0_0 .net *"_ivl_0", 0 0, L_0x242be70;  1 drivers
v0x2437f90_0 .net *"_ivl_10", 0 0, L_0x246e080;  1 drivers
v0x242bee0_0 .net *"_ivl_12", 0 0, L_0x246e130;  1 drivers
v0x2469dd0_0 .net *"_ivl_14", 0 0, L_0x246e1f0;  1 drivers
v0x2469eb0_0 .net *"_ivl_16", 0 0, L_0x246e350;  1 drivers
v0x2469fe0_0 .net *"_ivl_18", 0 0, L_0x246e3c0;  1 drivers
v0x246a0c0_0 .net *"_ivl_2", 0 0, L_0x24400a0;  1 drivers
v0x246a1a0_0 .net *"_ivl_20", 0 0, L_0x246e4e0;  1 drivers
v0x246a280_0 .net *"_ivl_22", 0 0, L_0x246e550;  1 drivers
v0x246a3f0_0 .net *"_ivl_24", 0 0, L_0x246e6d0;  1 drivers
v0x246a4d0_0 .net *"_ivl_26", 0 0, L_0x246e740;  1 drivers
v0x246a5b0_0 .net *"_ivl_4", 0 0, L_0x2437cf0;  1 drivers
v0x246a690_0 .net *"_ivl_6", 0 0, L_0x246df40;  1 drivers
v0x246a770_0 .net *"_ivl_8", 0 0, L_0x246e010;  1 drivers
v0x246a850_0 .net "f", 0 0, L_0x246e660;  alias, 1 drivers
v0x246a910_0 .net "x1", 0 0, v0x246b5f0_0;  alias, 1 drivers
v0x246a9d0_0 .net "x2", 0 0, v0x246b690_0;  alias, 1 drivers
v0x246aa90_0 .net "x3", 0 0, v0x246b780_0;  alias, 1 drivers
S_0x246abd0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x243f7f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x246b3b0_0 .net "clk", 0 0, v0x246d440_0;  1 drivers
v0x246b470_0 .var "wavedrom_enable", 0 0;
v0x246b530_0 .var "wavedrom_title", 511 0;
v0x246b5f0_0 .var "x1", 0 0;
v0x246b690_0 .var "x2", 0 0;
v0x246b780_0 .var "x3", 0 0;
E_0x243a4b0/0 .event negedge, v0x246b3b0_0;
E_0x243a4b0/1 .event posedge, v0x246b3b0_0;
E_0x243a4b0 .event/or E_0x243a4b0/0, E_0x243a4b0/1;
E_0x243a270 .event negedge, v0x246b3b0_0;
E_0x24259f0 .event posedge, v0x246b3b0_0;
S_0x246aeb0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x246abd0;
 .timescale -12 -12;
v0x246b0b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x246b1b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x246abd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x246b880 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x243f7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x246e970 .functor AND 1, v0x246b780_0, v0x246b690_0, C4<1>, C4<1>;
L_0x246ec00 .functor AND 1, L_0x246e970, v0x246b5f0_0, C4<1>, C4<1>;
L_0x246edf0 .functor NOT 1, v0x246b690_0, C4<0>, C4<0>, C4<0>;
L_0x246ee60 .functor AND 1, v0x246b780_0, L_0x246edf0, C4<1>, C4<1>;
L_0x246ef50 .functor NOT 1, v0x246b5f0_0, C4<0>, C4<0>, C4<0>;
L_0x246efc0 .functor AND 1, L_0x246ee60, L_0x246ef50, C4<1>, C4<1>;
L_0x246f110 .functor OR 1, L_0x246ec00, L_0x246efc0, C4<0>, C4<0>;
L_0x246f220 .functor AND 1, v0x246b780_0, v0x246b690_0, C4<1>, C4<1>;
L_0x246f2e0 .functor NOT 1, v0x246b5f0_0, C4<0>, C4<0>, C4<0>;
L_0x246f350 .functor AND 1, L_0x246f220, L_0x246f2e0, C4<1>, C4<1>;
L_0x246f4c0 .functor OR 1, L_0x246f110, L_0x246f350, C4<0>, C4<0>;
L_0x246f580 .functor NOT 1, v0x246b780_0, C4<0>, C4<0>, C4<0>;
L_0x246f660 .functor AND 1, L_0x246f580, v0x246b690_0, C4<1>, C4<1>;
L_0x246f720 .functor AND 1, L_0x246f660, v0x246b5f0_0, C4<1>, C4<1>;
L_0x246f5f0 .functor OR 1, L_0x246f4c0, L_0x246f720, C4<0>, C4<0>;
v0x246ba90_0 .net *"_ivl_0", 0 0, L_0x246e970;  1 drivers
v0x246bb70_0 .net *"_ivl_10", 0 0, L_0x246efc0;  1 drivers
v0x246bc50_0 .net *"_ivl_12", 0 0, L_0x246f110;  1 drivers
v0x246bd40_0 .net *"_ivl_14", 0 0, L_0x246f220;  1 drivers
v0x246be20_0 .net *"_ivl_16", 0 0, L_0x246f2e0;  1 drivers
v0x246bf50_0 .net *"_ivl_18", 0 0, L_0x246f350;  1 drivers
v0x246c030_0 .net *"_ivl_2", 0 0, L_0x246ec00;  1 drivers
v0x246c110_0 .net *"_ivl_20", 0 0, L_0x246f4c0;  1 drivers
v0x246c1f0_0 .net *"_ivl_22", 0 0, L_0x246f580;  1 drivers
v0x246c360_0 .net *"_ivl_24", 0 0, L_0x246f660;  1 drivers
v0x246c440_0 .net *"_ivl_26", 0 0, L_0x246f720;  1 drivers
v0x246c520_0 .net *"_ivl_4", 0 0, L_0x246edf0;  1 drivers
v0x246c600_0 .net *"_ivl_6", 0 0, L_0x246ee60;  1 drivers
v0x246c6e0_0 .net *"_ivl_8", 0 0, L_0x246ef50;  1 drivers
v0x246c7c0_0 .net "f", 0 0, L_0x246f5f0;  alias, 1 drivers
v0x246c880_0 .net "x1", 0 0, v0x246b5f0_0;  alias, 1 drivers
v0x246c920_0 .net "x2", 0 0, v0x246b690_0;  alias, 1 drivers
v0x246cb20_0 .net "x3", 0 0, v0x246b780_0;  alias, 1 drivers
S_0x246cc90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x243f7f0;
 .timescale -12 -12;
E_0x243a700 .event anyedge, v0x246d6c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x246d6c0_0;
    %nor/r;
    %assign/vec4 v0x246d6c0_0, 0;
    %wait E_0x243a700;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x246abd0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x246b5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b690_0, 0;
    %assign/vec4 v0x246b780_0, 0;
    %wait E_0x243a270;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24259f0;
    %load/vec4 v0x246b780_0;
    %load/vec4 v0x246b690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x246b5f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x246b5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b690_0, 0;
    %assign/vec4 v0x246b780_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x243a270;
    %fork TD_tb.stim1.wavedrom_stop, S_0x246b1b0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x243a4b0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x246b5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b690_0, 0;
    %assign/vec4 v0x246b780_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x243f7f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246d440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246d6c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x243f7f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x246d440_0;
    %inv;
    %store/vec4 v0x246d440_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x243f7f0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x246b3b0_0, v0x246d820_0, v0x246dca0_0, v0x246daf0_0, v0x246da50_0, v0x246d580_0, v0x246d4e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x243f7f0;
T_7 ;
    %load/vec4 v0x246d620_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x246d620_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x246d620_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x246d620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x246d620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x246d620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x246d620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x243f7f0;
T_8 ;
    %wait E_0x243a4b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x246d620_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246d620_0, 4, 32;
    %load/vec4 v0x246d760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x246d620_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246d620_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x246d620_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246d620_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x246d580_0;
    %load/vec4 v0x246d580_0;
    %load/vec4 v0x246d4e0_0;
    %xor;
    %load/vec4 v0x246d580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x246d620_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246d620_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x246d620_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246d620_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/machine/truthtable1/iter0/response2/top_module.sv";
