
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rS,17,offset}                       Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.CIA=>ALU.A                                           Premise(F3)
	S6= SEXT.Out=>ALU.B                                         Premise(F4)
	S7= ALU.Out=>ALUOut_MEM.In                                  Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F6)
	S9= FU.OutID1=>A_EX.In                                      Premise(F7)
	S10= A_MEM.Out=>A_WB.In                                     Premise(F8)
	S11= FU.OutID2=>B_EX.In                                     Premise(F9)
	S12= B_MEM.Out=>B_WB.In                                     Premise(F10)
	S13= A_EX.Out=>CMPU.A                                       Premise(F11)
	S14= B_EX.Out=>CMPU.B                                       Premise(F12)
	S15= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F13)
	S16= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F14)
	S17= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F15)
	S18= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F16)
	S19= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F17)
	S20= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F18)
	S21= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F19)
	S22= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F20)
	S23= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F21)
	S24= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F22)
	S25= FU.Bub_ID=>CU_ID.Bub                                   Premise(F23)
	S26= FU.Halt_ID=>CU_ID.Halt                                 Premise(F24)
	S27= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F25)
	S28= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F26)
	S29= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F27)
	S30= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F28)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F29)
	S32= FU.Halt_IF=>CU_IF.Halt                                 Premise(F30)
	S33= ICache.Hit=>CU_IF.ICacheHit                            Premise(F31)
	S34= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F32)
	S35= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F33)
	S36= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F34)
	S37= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F35)
	S38= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F36)
	S39= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F37)
	S40= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F38)
	S41= ConditionReg_MEM.Out=>CU_MEM.lt                        Premise(F39)
	S42= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F40)
	S43= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F41)
	S44= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F42)
	S45= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F43)
	S46= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F44)
	S47= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F45)
	S48= CMPU.lt=>ConditionReg_MEM.In                           Premise(F46)
	S49= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F47)
	S50= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F48)
	S51= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F49)
	S52= ICache.Hit=>FU.ICacheHit                               Premise(F50)
	S53= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F51)
	S54= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F52)
	S55= IR_EX.Out=>FU.IR_EX                                    Premise(F53)
	S56= IR_ID.Out=>FU.IR_ID                                    Premise(F54)
	S57= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F55)
	S58= IR_MEM.Out=>FU.IR_MEM                                  Premise(F56)
	S59= IR_WB.Out=>FU.IR_WB                                    Premise(F57)
	S60= PC.Out=>FU.InEX                                        Premise(F58)
	S61= FU.InEX=addr                                           Path(S4,S60)
	S62= GPR.Rdata1=>FU.InID1                                   Premise(F59)
	S63= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F60)
	S64= GPR.Rdata2=>FU.InID2                                   Premise(F61)
	S65= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F62)
	S66= IR_ID.Out25_21=>GPR.RReg1                              Premise(F63)
	S67= IR_ID.Out20_16=>GPR.RReg2                              Premise(F64)
	S68= PC.Out=>GPR.WData                                      Premise(F65)
	S69= GPR.WData=addr                                         Path(S4,S68)
	S70= IMMU.Addr=>IAddrReg.In                                 Premise(F66)
	S71= PC.Out=>ICache.IEA                                     Premise(F67)
	S72= ICache.IEA=addr                                        Path(S4,S71)
	S73= ICache.Hit=ICacheHit(addr)                             ICache-Search(S72)
	S74= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S73,S33)
	S75= FU.ICacheHit=ICacheHit(addr)                           Path(S73,S52)
	S76= PC.Out=>ICache.IEA                                     Premise(F68)
	S77= IMem.MEM8WordOut=>ICache.WData                         Premise(F69)
	S78= ICache.Out=>ICacheReg.In                               Premise(F70)
	S79= PC.Out=>IMMU.IEA                                       Premise(F71)
	S80= IMMU.IEA=addr                                          Path(S4,S79)
	S81= CP0.ASID=>IMMU.PID                                     Premise(F72)
	S82= IMMU.PID=pid                                           Path(S3,S81)
	S83= IMMU.Addr={pid,addr}                                   IMMU-Search(S82,S80)
	S84= IAddrReg.In={pid,addr}                                 Path(S83,S70)
	S85= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S82,S80)
	S86= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S85,S34)
	S87= IAddrReg.Out=>IMem.RAddr                               Premise(F73)
	S88= ICacheReg.Out=>IRMux.CacheData                         Premise(F74)
	S89= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F75)
	S90= IMem.Out=>IRMux.MemData                                Premise(F76)
	S91= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F77)
	S92= IR_MEM.Out=>IR_DMMU1.In                                Premise(F78)
	S93= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F79)
	S94= IR_ID.Out=>IR_EX.In                                    Premise(F80)
	S95= ICache.Out=>IR_ID.In                                   Premise(F81)
	S96= IRMux.Out=>IR_ID.In                                    Premise(F82)
	S97= ICache.Out=>IR_IMMU.In                                 Premise(F83)
	S98= IR_EX.Out=>IR_MEM.In                                   Premise(F84)
	S99= IR_DMMU2.Out=>IR_WB.In                                 Premise(F85)
	S100= IR_MEM.Out=>IR_WB.In                                  Premise(F86)
	S101= ALUOut_MEM.Out=>PC.In                                 Premise(F87)
	S102= IR_EX.Out15_0=>SEXT.In                                Premise(F88)
	S103= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F89)
	S104= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F90)
	S105= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F91)
	S106= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F92)
	S107= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F93)
	S108= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F94)
	S109= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F95)
	S110= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F96)
	S111= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F97)
	S112= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F98)
	S113= IR_EX.Out31_26=>CU_EX.Op                              Premise(F99)
	S114= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F100)
	S115= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F101)
	S116= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F102)
	S117= IR_ID.Out31_26=>CU_ID.Op                              Premise(F103)
	S118= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F104)
	S119= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F105)
	S120= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F106)
	S121= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F107)
	S122= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F108)
	S123= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F109)
	S124= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F110)
	S125= IR_WB.Out31_26=>CU_WB.Op                              Premise(F111)
	S126= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F112)
	S127= CtrlPC=0                                              Premise(F113)
	S128= CtrlPCInc=0                                           Premise(F114)
	S129= PC[Out]=addr                                          PC-Hold(S1,S127,S128)
	S130= CtrlALUOut_MEM=0                                      Premise(F115)
	S131= CtrlALUOut_WB=0                                       Premise(F116)
	S132= CtrlA_EX=0                                            Premise(F117)
	S133= CtrlA_MEM=0                                           Premise(F118)
	S134= CtrlA_WB=0                                            Premise(F119)
	S135= CtrlB_EX=0                                            Premise(F120)
	S136= CtrlB_MEM=0                                           Premise(F121)
	S137= CtrlB_WB=0                                            Premise(F122)
	S138= CtrlICache=0                                          Premise(F123)
	S139= CtrlIMMU=0                                            Premise(F124)
	S140= CtrlConditionReg_MEM=0                                Premise(F125)
	S141= CtrlConditionReg_DMMU1=0                              Premise(F126)
	S142= CtrlConditionReg_DMMU2=0                              Premise(F127)
	S143= CtrlConditionReg_WB=0                                 Premise(F128)
	S144= CtrlIR_DMMU1=0                                        Premise(F129)
	S145= CtrlIR_DMMU2=0                                        Premise(F130)
	S146= CtrlIR_EX=0                                           Premise(F131)
	S147= CtrlIR_ID=0                                           Premise(F132)
	S148= CtrlIR_IMMU=1                                         Premise(F133)
	S149= CtrlIR_MEM=0                                          Premise(F134)
	S150= CtrlIR_WB=0                                           Premise(F135)
	S151= CtrlGPR=0                                             Premise(F136)
	S152= CtrlIAddrReg=1                                        Premise(F137)
	S153= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S84,S152)
	S154= CtrlIMem=0                                            Premise(F138)
	S155= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S2,S154)
	S156= CtrlICacheReg=1                                       Premise(F139)
	S157= CtrlASIDIn=0                                          Premise(F140)
	S158= CtrlCP0=0                                             Premise(F141)
	S159= CP0[ASID]=pid                                         CP0-Hold(S0,S158)
	S160= CtrlEPCIn=0                                           Premise(F142)
	S161= CtrlExCodeIn=0                                        Premise(F143)
	S162= CtrlIRMux=0                                           Premise(F144)
	S163= GPR[rS]=a                                             Premise(F145)

IMMU	S164= PC.Out=addr                                           PC-Out(S129)
	S165= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S153)
	S166= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S153)
	S167= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S153)
	S168= CP0.ASID=pid                                          CP0-Read-ASID(S159)
	S169= PC.CIA=>ALU.A                                         Premise(F146)
	S170= SEXT.Out=>ALU.B                                       Premise(F147)
	S171= ALU.Out=>ALUOut_MEM.In                                Premise(F148)
	S172= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F149)
	S173= FU.OutID1=>A_EX.In                                    Premise(F150)
	S174= A_MEM.Out=>A_WB.In                                    Premise(F151)
	S175= FU.OutID2=>B_EX.In                                    Premise(F152)
	S176= B_MEM.Out=>B_WB.In                                    Premise(F153)
	S177= A_EX.Out=>CMPU.A                                      Premise(F154)
	S178= B_EX.Out=>CMPU.B                                      Premise(F155)
	S179= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F156)
	S180= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F157)
	S181= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F158)
	S182= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F159)
	S183= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F160)
	S184= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F161)
	S185= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F162)
	S186= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F163)
	S187= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F164)
	S188= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F165)
	S189= FU.Bub_ID=>CU_ID.Bub                                  Premise(F166)
	S190= FU.Halt_ID=>CU_ID.Halt                                Premise(F167)
	S191= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F168)
	S192= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F169)
	S193= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F170)
	S194= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F171)
	S195= FU.Bub_IF=>CU_IF.Bub                                  Premise(F172)
	S196= FU.Halt_IF=>CU_IF.Halt                                Premise(F173)
	S197= ICache.Hit=>CU_IF.ICacheHit                           Premise(F174)
	S198= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F175)
	S199= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F176)
	S200= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F177)
	S201= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F178)
	S202= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F179)
	S203= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F180)
	S204= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F181)
	S205= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F182)
	S206= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F183)
	S207= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F184)
	S208= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F185)
	S209= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F186)
	S210= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F187)
	S211= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F188)
	S212= CMPU.lt=>ConditionReg_MEM.In                          Premise(F189)
	S213= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F190)
	S214= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F191)
	S215= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F192)
	S216= ICache.Hit=>FU.ICacheHit                              Premise(F193)
	S217= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F194)
	S218= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F195)
	S219= IR_EX.Out=>FU.IR_EX                                   Premise(F196)
	S220= IR_ID.Out=>FU.IR_ID                                   Premise(F197)
	S221= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F198)
	S222= IR_MEM.Out=>FU.IR_MEM                                 Premise(F199)
	S223= IR_WB.Out=>FU.IR_WB                                   Premise(F200)
	S224= PC.Out=>FU.InEX                                       Premise(F201)
	S225= FU.InEX=addr                                          Path(S164,S224)
	S226= GPR.Rdata1=>FU.InID1                                  Premise(F202)
	S227= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F203)
	S228= GPR.Rdata2=>FU.InID2                                  Premise(F204)
	S229= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F205)
	S230= IR_ID.Out25_21=>GPR.RReg1                             Premise(F206)
	S231= IR_ID.Out20_16=>GPR.RReg2                             Premise(F207)
	S232= PC.Out=>GPR.WData                                     Premise(F208)
	S233= GPR.WData=addr                                        Path(S164,S232)
	S234= IMMU.Addr=>IAddrReg.In                                Premise(F209)
	S235= PC.Out=>ICache.IEA                                    Premise(F210)
	S236= ICache.IEA=addr                                       Path(S164,S235)
	S237= ICache.Hit=ICacheHit(addr)                            ICache-Search(S236)
	S238= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S237,S197)
	S239= FU.ICacheHit=ICacheHit(addr)                          Path(S237,S216)
	S240= PC.Out=>ICache.IEA                                    Premise(F211)
	S241= IMem.MEM8WordOut=>ICache.WData                        Premise(F212)
	S242= ICache.Out=>ICacheReg.In                              Premise(F213)
	S243= PC.Out=>IMMU.IEA                                      Premise(F214)
	S244= IMMU.IEA=addr                                         Path(S164,S243)
	S245= CP0.ASID=>IMMU.PID                                    Premise(F215)
	S246= IMMU.PID=pid                                          Path(S168,S245)
	S247= IMMU.Addr={pid,addr}                                  IMMU-Search(S246,S244)
	S248= IAddrReg.In={pid,addr}                                Path(S247,S234)
	S249= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S246,S244)
	S250= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S249,S198)
	S251= IAddrReg.Out=>IMem.RAddr                              Premise(F216)
	S252= IMem.RAddr={pid,addr}                                 Path(S165,S251)
	S253= IMem.Out={1,rS,17,offset}                             IMem-Read(S252,S155)
	S254= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S252,S155)
	S255= ICache.WData=IMemGet8Word({pid,addr})                 Path(S254,S241)
	S256= ICacheReg.Out=>IRMux.CacheData                        Premise(F217)
	S257= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F218)
	S258= IMem.Out=>IRMux.MemData                               Premise(F219)
	S259= IRMux.MemData={1,rS,17,offset}                        Path(S253,S258)
	S260= IRMux.Out={1,rS,17,offset}                            IRMux-Select2(S259)
	S261= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F220)
	S262= IR_MEM.Out=>IR_DMMU1.In                               Premise(F221)
	S263= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F222)
	S264= IR_ID.Out=>IR_EX.In                                   Premise(F223)
	S265= ICache.Out=>IR_ID.In                                  Premise(F224)
	S266= IRMux.Out=>IR_ID.In                                   Premise(F225)
	S267= IR_ID.In={1,rS,17,offset}                             Path(S260,S266)
	S268= ICache.Out=>IR_IMMU.In                                Premise(F226)
	S269= IR_EX.Out=>IR_MEM.In                                  Premise(F227)
	S270= IR_DMMU2.Out=>IR_WB.In                                Premise(F228)
	S271= IR_MEM.Out=>IR_WB.In                                  Premise(F229)
	S272= ALUOut_MEM.Out=>PC.In                                 Premise(F230)
	S273= IR_EX.Out15_0=>SEXT.In                                Premise(F231)
	S274= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F232)
	S275= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F233)
	S276= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F234)
	S277= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F235)
	S278= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F236)
	S279= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F237)
	S280= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F238)
	S281= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F239)
	S282= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F240)
	S283= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F241)
	S284= IR_EX.Out31_26=>CU_EX.Op                              Premise(F242)
	S285= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F243)
	S286= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F244)
	S287= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F245)
	S288= IR_ID.Out31_26=>CU_ID.Op                              Premise(F246)
	S289= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F247)
	S290= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F248)
	S291= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F249)
	S292= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F250)
	S293= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F251)
	S294= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F252)
	S295= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F253)
	S296= IR_WB.Out31_26=>CU_WB.Op                              Premise(F254)
	S297= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F255)
	S298= CtrlPC=0                                              Premise(F256)
	S299= CtrlPCInc=1                                           Premise(F257)
	S300= PC[Out]=addr+4                                        PC-Inc(S129,S298,S299)
	S301= PC[CIA]=addr                                          PC-Inc(S129,S298,S299)
	S302= CtrlALUOut_MEM=0                                      Premise(F258)
	S303= CtrlALUOut_WB=0                                       Premise(F259)
	S304= CtrlA_EX=0                                            Premise(F260)
	S305= CtrlA_MEM=0                                           Premise(F261)
	S306= CtrlA_WB=0                                            Premise(F262)
	S307= CtrlB_EX=0                                            Premise(F263)
	S308= CtrlB_MEM=0                                           Premise(F264)
	S309= CtrlB_WB=0                                            Premise(F265)
	S310= CtrlICache=1                                          Premise(F266)
	S311= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S236,S255,S310)
	S312= CtrlIMMU=0                                            Premise(F267)
	S313= CtrlConditionReg_MEM=0                                Premise(F268)
	S314= CtrlConditionReg_DMMU1=0                              Premise(F269)
	S315= CtrlConditionReg_DMMU2=0                              Premise(F270)
	S316= CtrlConditionReg_WB=0                                 Premise(F271)
	S317= CtrlIR_DMMU1=0                                        Premise(F272)
	S318= CtrlIR_DMMU2=0                                        Premise(F273)
	S319= CtrlIR_EX=0                                           Premise(F274)
	S320= CtrlIR_ID=1                                           Premise(F275)
	S321= [IR_ID]={1,rS,17,offset}                              IR_ID-Write(S267,S320)
	S322= CtrlIR_IMMU=0                                         Premise(F276)
	S323= CtrlIR_MEM=0                                          Premise(F277)
	S324= CtrlIR_WB=0                                           Premise(F278)
	S325= CtrlGPR=0                                             Premise(F279)
	S326= GPR[rS]=a                                             GPR-Hold(S163,S325)
	S327= CtrlIAddrReg=0                                        Premise(F280)
	S328= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S153,S327)
	S329= CtrlIMem=0                                            Premise(F281)
	S330= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S155,S329)
	S331= CtrlICacheReg=0                                       Premise(F282)
	S332= CtrlASIDIn=0                                          Premise(F283)
	S333= CtrlCP0=0                                             Premise(F284)
	S334= CP0[ASID]=pid                                         CP0-Hold(S159,S333)
	S335= CtrlEPCIn=0                                           Premise(F285)
	S336= CtrlExCodeIn=0                                        Premise(F286)
	S337= CtrlIRMux=0                                           Premise(F287)

ID	S338= PC.Out=addr+4                                         PC-Out(S300)
	S339= PC.CIA=addr                                           PC-Out(S301)
	S340= PC.CIA31_28=addr[31:28]                               PC-Out(S301)
	S341= IR_ID.Out={1,rS,17,offset}                            IR-Out(S321)
	S342= IR_ID.Out31_26=1                                      IR-Out(S321)
	S343= IR_ID.Out25_21=rS                                     IR-Out(S321)
	S344= IR_ID.Out20_16=17                                     IR-Out(S321)
	S345= IR_ID.Out15_0=offset                                  IR-Out(S321)
	S346= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S328)
	S347= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S328)
	S348= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S328)
	S349= CP0.ASID=pid                                          CP0-Read-ASID(S334)
	S350= PC.CIA=>ALU.A                                         Premise(F288)
	S351= ALU.A=addr                                            Path(S339,S350)
	S352= SEXT.Out=>ALU.B                                       Premise(F289)
	S353= ALU.Out=>ALUOut_MEM.In                                Premise(F290)
	S354= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F291)
	S355= FU.OutID1=>A_EX.In                                    Premise(F292)
	S356= A_MEM.Out=>A_WB.In                                    Premise(F293)
	S357= FU.OutID2=>B_EX.In                                    Premise(F294)
	S358= B_MEM.Out=>B_WB.In                                    Premise(F295)
	S359= A_EX.Out=>CMPU.A                                      Premise(F296)
	S360= B_EX.Out=>CMPU.B                                      Premise(F297)
	S361= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F298)
	S362= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F299)
	S363= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F300)
	S364= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F301)
	S365= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F302)
	S366= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F303)
	S367= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F304)
	S368= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F305)
	S369= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F306)
	S370= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F307)
	S371= FU.Bub_ID=>CU_ID.Bub                                  Premise(F308)
	S372= FU.Halt_ID=>CU_ID.Halt                                Premise(F309)
	S373= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F310)
	S374= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F311)
	S375= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F312)
	S376= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F313)
	S377= FU.Bub_IF=>CU_IF.Bub                                  Premise(F314)
	S378= FU.Halt_IF=>CU_IF.Halt                                Premise(F315)
	S379= ICache.Hit=>CU_IF.ICacheHit                           Premise(F316)
	S380= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F317)
	S381= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F318)
	S382= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F319)
	S383= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F320)
	S384= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F321)
	S385= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F322)
	S386= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F323)
	S387= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F324)
	S388= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F325)
	S389= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F326)
	S390= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F327)
	S391= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F328)
	S392= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F329)
	S393= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F330)
	S394= CMPU.lt=>ConditionReg_MEM.In                          Premise(F331)
	S395= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F332)
	S396= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F333)
	S397= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F334)
	S398= ICache.Hit=>FU.ICacheHit                              Premise(F335)
	S399= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F336)
	S400= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F337)
	S401= IR_EX.Out=>FU.IR_EX                                   Premise(F338)
	S402= IR_ID.Out=>FU.IR_ID                                   Premise(F339)
	S403= FU.IR_ID={1,rS,17,offset}                             Path(S341,S402)
	S404= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F340)
	S405= IR_MEM.Out=>FU.IR_MEM                                 Premise(F341)
	S406= IR_WB.Out=>FU.IR_WB                                   Premise(F342)
	S407= PC.Out=>FU.InEX                                       Premise(F343)
	S408= FU.InEX=addr+4                                        Path(S338,S407)
	S409= GPR.Rdata1=>FU.InID1                                  Premise(F344)
	S410= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F345)
	S411= FU.InID1_RReg=rS                                      Path(S343,S410)
	S412= GPR.Rdata2=>FU.InID2                                  Premise(F346)
	S413= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F347)
	S414= FU.InID2_RReg=17                                      Path(S344,S413)
	S415= IR_ID.Out25_21=>GPR.RReg1                             Premise(F348)
	S416= GPR.RReg1=rS                                          Path(S343,S415)
	S417= GPR.Rdata1=a                                          GPR-Read(S416,S326)
	S418= FU.InID1=a                                            Path(S417,S409)
	S419= FU.OutID1=FU(a)                                       FU-Forward(S418)
	S420= A_EX.In=FU(a)                                         Path(S419,S355)
	S421= IR_ID.Out20_16=>GPR.RReg2                             Premise(F349)
	S422= GPR.RReg2=17                                          Path(S344,S421)
	S423= GPR.Rdata2=32'b0                                      GPR-ReadGPR0()
	S424= FU.InID2=32'b0                                        Path(S423,S412)
	S425= FU.OutID2=FU(32'b0)                                   FU-Forward(S424)
	S426= B_EX.In=FU(32'b0)                                     Path(S425,S357)
	S427= PC.Out=>GPR.WData                                     Premise(F350)
	S428= GPR.WData=addr+4                                      Path(S338,S427)
	S429= IMMU.Addr=>IAddrReg.In                                Premise(F351)
	S430= PC.Out=>ICache.IEA                                    Premise(F352)
	S431= ICache.IEA=addr+4                                     Path(S338,S430)
	S432= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S431)
	S433= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S432,S379)
	S434= FU.ICacheHit=ICacheHit(addr+4)                        Path(S432,S398)
	S435= PC.Out=>ICache.IEA                                    Premise(F353)
	S436= IMem.MEM8WordOut=>ICache.WData                        Premise(F354)
	S437= ICache.Out=>ICacheReg.In                              Premise(F355)
	S438= PC.Out=>IMMU.IEA                                      Premise(F356)
	S439= IMMU.IEA=addr+4                                       Path(S338,S438)
	S440= CP0.ASID=>IMMU.PID                                    Premise(F357)
	S441= IMMU.PID=pid                                          Path(S349,S440)
	S442= IMMU.Addr={pid,addr+4}                                IMMU-Search(S441,S439)
	S443= IAddrReg.In={pid,addr+4}                              Path(S442,S429)
	S444= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S441,S439)
	S445= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S444,S380)
	S446= IAddrReg.Out=>IMem.RAddr                              Premise(F358)
	S447= IMem.RAddr={pid,addr}                                 Path(S346,S446)
	S448= IMem.Out={1,rS,17,offset}                             IMem-Read(S447,S330)
	S449= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S447,S330)
	S450= ICache.WData=IMemGet8Word({pid,addr})                 Path(S449,S436)
	S451= ICacheReg.Out=>IRMux.CacheData                        Premise(F359)
	S452= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F360)
	S453= IMem.Out=>IRMux.MemData                               Premise(F361)
	S454= IRMux.MemData={1,rS,17,offset}                        Path(S448,S453)
	S455= IRMux.Out={1,rS,17,offset}                            IRMux-Select2(S454)
	S456= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F362)
	S457= IR_MEM.Out=>IR_DMMU1.In                               Premise(F363)
	S458= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F364)
	S459= IR_ID.Out=>IR_EX.In                                   Premise(F365)
	S460= IR_EX.In={1,rS,17,offset}                             Path(S341,S459)
	S461= ICache.Out=>IR_ID.In                                  Premise(F366)
	S462= IRMux.Out=>IR_ID.In                                   Premise(F367)
	S463= IR_ID.In={1,rS,17,offset}                             Path(S455,S462)
	S464= ICache.Out=>IR_IMMU.In                                Premise(F368)
	S465= IR_EX.Out=>IR_MEM.In                                  Premise(F369)
	S466= IR_DMMU2.Out=>IR_WB.In                                Premise(F370)
	S467= IR_MEM.Out=>IR_WB.In                                  Premise(F371)
	S468= ALUOut_MEM.Out=>PC.In                                 Premise(F372)
	S469= IR_EX.Out15_0=>SEXT.In                                Premise(F373)
	S470= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F374)
	S471= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F375)
	S472= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F376)
	S473= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F377)
	S474= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F378)
	S475= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F379)
	S476= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F380)
	S477= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F381)
	S478= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F382)
	S479= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F383)
	S480= IR_EX.Out31_26=>CU_EX.Op                              Premise(F384)
	S481= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F385)
	S482= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F386)
	S483= CU_ID.IRFunc1=17                                      Path(S344,S482)
	S484= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F387)
	S485= CU_ID.IRFunc2=rS                                      Path(S343,S484)
	S486= IR_ID.Out31_26=>CU_ID.Op                              Premise(F388)
	S487= CU_ID.Op=1                                            Path(S342,S486)
	S488= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F389)
	S489= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F390)
	S490= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F391)
	S491= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F392)
	S492= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F393)
	S493= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F394)
	S494= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F395)
	S495= IR_WB.Out31_26=>CU_WB.Op                              Premise(F396)
	S496= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F397)
	S497= CtrlPC=0                                              Premise(F398)
	S498= CtrlPCInc=0                                           Premise(F399)
	S499= PC[CIA]=addr                                          PC-Hold(S301,S498)
	S500= PC[Out]=addr+4                                        PC-Hold(S300,S497,S498)
	S501= CtrlALUOut_MEM=0                                      Premise(F400)
	S502= CtrlALUOut_WB=0                                       Premise(F401)
	S503= CtrlA_EX=1                                            Premise(F402)
	S504= [A_EX]=FU(a)                                          A_EX-Write(S420,S503)
	S505= CtrlA_MEM=0                                           Premise(F403)
	S506= CtrlA_WB=0                                            Premise(F404)
	S507= CtrlB_EX=1                                            Premise(F405)
	S508= [B_EX]=FU(32'b0)                                      B_EX-Write(S426,S507)
	S509= CtrlB_MEM=0                                           Premise(F406)
	S510= CtrlB_WB=0                                            Premise(F407)
	S511= CtrlICache=0                                          Premise(F408)
	S512= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S311,S511)
	S513= CtrlIMMU=0                                            Premise(F409)
	S514= CtrlConditionReg_MEM=0                                Premise(F410)
	S515= CtrlConditionReg_DMMU1=0                              Premise(F411)
	S516= CtrlConditionReg_DMMU2=0                              Premise(F412)
	S517= CtrlConditionReg_WB=0                                 Premise(F413)
	S518= CtrlIR_DMMU1=0                                        Premise(F414)
	S519= CtrlIR_DMMU2=0                                        Premise(F415)
	S520= CtrlIR_EX=1                                           Premise(F416)
	S521= [IR_EX]={1,rS,17,offset}                              IR_EX-Write(S460,S520)
	S522= CtrlIR_ID=0                                           Premise(F417)
	S523= [IR_ID]={1,rS,17,offset}                              IR_ID-Hold(S321,S522)
	S524= CtrlIR_IMMU=0                                         Premise(F418)
	S525= CtrlIR_MEM=0                                          Premise(F419)
	S526= CtrlIR_WB=0                                           Premise(F420)
	S527= CtrlGPR=0                                             Premise(F421)
	S528= GPR[rS]=a                                             GPR-Hold(S326,S527)
	S529= CtrlIAddrReg=0                                        Premise(F422)
	S530= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S328,S529)
	S531= CtrlIMem=0                                            Premise(F423)
	S532= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S330,S531)
	S533= CtrlICacheReg=0                                       Premise(F424)
	S534= CtrlASIDIn=0                                          Premise(F425)
	S535= CtrlCP0=0                                             Premise(F426)
	S536= CP0[ASID]=pid                                         CP0-Hold(S334,S535)
	S537= CtrlEPCIn=0                                           Premise(F427)
	S538= CtrlExCodeIn=0                                        Premise(F428)
	S539= CtrlIRMux=0                                           Premise(F429)

EX	S540= PC.CIA=addr                                           PC-Out(S499)
	S541= PC.CIA31_28=addr[31:28]                               PC-Out(S499)
	S542= PC.Out=addr+4                                         PC-Out(S500)
	S543= A_EX.Out=FU(a)                                        A_EX-Out(S504)
	S544= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S504)
	S545= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S504)
	S546= B_EX.Out=FU(32'b0)                                    B_EX-Out(S508)
	S547= B_EX.Out1_0={FU(32'b0)}[1:0]                          B_EX-Out(S508)
	S548= B_EX.Out4_0={FU(32'b0)}[4:0]                          B_EX-Out(S508)
	S549= IR_EX.Out={1,rS,17,offset}                            IR_EX-Out(S521)
	S550= IR_EX.Out31_26=1                                      IR_EX-Out(S521)
	S551= IR_EX.Out25_21=rS                                     IR_EX-Out(S521)
	S552= IR_EX.Out20_16=17                                     IR_EX-Out(S521)
	S553= IR_EX.Out15_0=offset                                  IR_EX-Out(S521)
	S554= IR_ID.Out={1,rS,17,offset}                            IR-Out(S523)
	S555= IR_ID.Out31_26=1                                      IR-Out(S523)
	S556= IR_ID.Out25_21=rS                                     IR-Out(S523)
	S557= IR_ID.Out20_16=17                                     IR-Out(S523)
	S558= IR_ID.Out15_0=offset                                  IR-Out(S523)
	S559= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S530)
	S560= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S530)
	S561= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S530)
	S562= CP0.ASID=pid                                          CP0-Read-ASID(S536)
	S563= PC.CIA=>ALU.A                                         Premise(F430)
	S564= ALU.A=addr                                            Path(S540,S563)
	S565= SEXT.Out=>ALU.B                                       Premise(F431)
	S566= ALU.Func=6'b010010                                    Premise(F432)
	S567= ALU.Out=>ALUOut_MEM.In                                Premise(F433)
	S568= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F434)
	S569= FU.OutID1=>A_EX.In                                    Premise(F435)
	S570= A_MEM.Out=>A_WB.In                                    Premise(F436)
	S571= FU.OutID2=>B_EX.In                                    Premise(F437)
	S572= B_MEM.Out=>B_WB.In                                    Premise(F438)
	S573= A_EX.Out=>CMPU.A                                      Premise(F439)
	S574= CMPU.A=FU(a)                                          Path(S543,S573)
	S575= B_EX.Out=>CMPU.B                                      Premise(F440)
	S576= CMPU.B=FU(32'b0)                                      Path(S546,S575)
	S577= CMPU.Func=6'b000011                                   Premise(F441)
	S578= CMPU.Out=CompareS(FU(a),FU(32'b0))                    CMPU-CMPS(S574,S576)
	S579= CMPU.zero=CompareS(FU(a),FU(32'b0))                   CMPU-CMPS(S574,S576)
	S580= CMPU.gt=CompareS(FU(a),FU(32'b0))                     CMPU-CMPS(S574,S576)
	S581= CMPU.lt=CompareS(FU(a),FU(32'b0))                     CMPU-CMPS(S574,S576)
	S582= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F442)
	S583= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F443)
	S584= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F444)
	S585= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F445)
	S586= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F446)
	S587= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F447)
	S588= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F448)
	S589= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F449)
	S590= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F450)
	S591= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F451)
	S592= FU.Bub_ID=>CU_ID.Bub                                  Premise(F452)
	S593= FU.Halt_ID=>CU_ID.Halt                                Premise(F453)
	S594= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F454)
	S595= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F455)
	S596= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F456)
	S597= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F457)
	S598= FU.Bub_IF=>CU_IF.Bub                                  Premise(F458)
	S599= FU.Halt_IF=>CU_IF.Halt                                Premise(F459)
	S600= ICache.Hit=>CU_IF.ICacheHit                           Premise(F460)
	S601= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F461)
	S602= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F462)
	S603= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F463)
	S604= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F464)
	S605= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F465)
	S606= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F466)
	S607= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F467)
	S608= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F468)
	S609= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F469)
	S610= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F470)
	S611= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F471)
	S612= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F472)
	S613= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F473)
	S614= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F474)
	S615= CMPU.lt=>ConditionReg_MEM.In                          Premise(F475)
	S616= ConditionReg_MEM.In=CompareS(FU(a),FU(32'b0))         Path(S581,S615)
	S617= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F476)
	S618= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F477)
	S619= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F478)
	S620= ICache.Hit=>FU.ICacheHit                              Premise(F479)
	S621= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F480)
	S622= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F481)
	S623= IR_EX.Out=>FU.IR_EX                                   Premise(F482)
	S624= FU.IR_EX={1,rS,17,offset}                             Path(S549,S623)
	S625= IR_ID.Out=>FU.IR_ID                                   Premise(F483)
	S626= FU.IR_ID={1,rS,17,offset}                             Path(S554,S625)
	S627= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F484)
	S628= IR_MEM.Out=>FU.IR_MEM                                 Premise(F485)
	S629= IR_WB.Out=>FU.IR_WB                                   Premise(F486)
	S630= PC.Out=>FU.InEX                                       Premise(F487)
	S631= FU.InEX=addr+4                                        Path(S542,S630)
	S632= FU.InEX_WReg=5'd31                                    Premise(F488)
	S633= GPR.Rdata1=>FU.InID1                                  Premise(F489)
	S634= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F490)
	S635= FU.InID1_RReg=rS                                      Path(S556,S634)
	S636= GPR.Rdata2=>FU.InID2                                  Premise(F491)
	S637= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F492)
	S638= FU.InID2_RReg=17                                      Path(S557,S637)
	S639= IR_ID.Out25_21=>GPR.RReg1                             Premise(F493)
	S640= GPR.RReg1=rS                                          Path(S556,S639)
	S641= GPR.Rdata1=a                                          GPR-Read(S640,S528)
	S642= FU.InID1=a                                            Path(S641,S633)
	S643= FU.OutID1=FU(a)                                       FU-Forward(S642)
	S644= A_EX.In=FU(a)                                         Path(S643,S569)
	S645= IR_ID.Out20_16=>GPR.RReg2                             Premise(F494)
	S646= GPR.RReg2=17                                          Path(S557,S645)
	S647= GPR.Rdata2=32'b0                                      GPR-ReadGPR0()
	S648= FU.InID2=32'b0                                        Path(S647,S636)
	S649= FU.OutID2=FU(32'b0)                                   FU-Forward(S648)
	S650= B_EX.In=FU(32'b0)                                     Path(S649,S571)
	S651= PC.Out=>GPR.WData                                     Premise(F495)
	S652= GPR.WData=addr+4                                      Path(S542,S651)
	S653= GPR.WReg=5'd31                                        Premise(F496)
	S654= IMMU.Addr=>IAddrReg.In                                Premise(F497)
	S655= PC.Out=>ICache.IEA                                    Premise(F498)
	S656= ICache.IEA=addr+4                                     Path(S542,S655)
	S657= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S656)
	S658= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S657,S600)
	S659= FU.ICacheHit=ICacheHit(addr+4)                        Path(S657,S620)
	S660= PC.Out=>ICache.IEA                                    Premise(F499)
	S661= IMem.MEM8WordOut=>ICache.WData                        Premise(F500)
	S662= ICache.Out=>ICacheReg.In                              Premise(F501)
	S663= PC.Out=>IMMU.IEA                                      Premise(F502)
	S664= IMMU.IEA=addr+4                                       Path(S542,S663)
	S665= CP0.ASID=>IMMU.PID                                    Premise(F503)
	S666= IMMU.PID=pid                                          Path(S562,S665)
	S667= IMMU.Addr={pid,addr+4}                                IMMU-Search(S666,S664)
	S668= IAddrReg.In={pid,addr+4}                              Path(S667,S654)
	S669= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S666,S664)
	S670= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S669,S601)
	S671= IAddrReg.Out=>IMem.RAddr                              Premise(F504)
	S672= IMem.RAddr={pid,addr}                                 Path(S559,S671)
	S673= IMem.Out={1,rS,17,offset}                             IMem-Read(S672,S532)
	S674= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S672,S532)
	S675= ICache.WData=IMemGet8Word({pid,addr})                 Path(S674,S661)
	S676= ICacheReg.Out=>IRMux.CacheData                        Premise(F505)
	S677= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F506)
	S678= IMem.Out=>IRMux.MemData                               Premise(F507)
	S679= IRMux.MemData={1,rS,17,offset}                        Path(S673,S678)
	S680= IRMux.Out={1,rS,17,offset}                            IRMux-Select2(S679)
	S681= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F508)
	S682= IR_MEM.Out=>IR_DMMU1.In                               Premise(F509)
	S683= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F510)
	S684= IR_ID.Out=>IR_EX.In                                   Premise(F511)
	S685= IR_EX.In={1,rS,17,offset}                             Path(S554,S684)
	S686= ICache.Out=>IR_ID.In                                  Premise(F512)
	S687= IRMux.Out=>IR_ID.In                                   Premise(F513)
	S688= IR_ID.In={1,rS,17,offset}                             Path(S680,S687)
	S689= ICache.Out=>IR_IMMU.In                                Premise(F514)
	S690= IR_EX.Out=>IR_MEM.In                                  Premise(F515)
	S691= IR_MEM.In={1,rS,17,offset}                            Path(S549,S690)
	S692= IR_DMMU2.Out=>IR_WB.In                                Premise(F516)
	S693= IR_MEM.Out=>IR_WB.In                                  Premise(F517)
	S694= ALUOut_MEM.Out=>PC.In                                 Premise(F518)
	S695= IR_EX.Out15_0=>SEXT.In                                Premise(F519)
	S696= SEXT.In=offset                                        Path(S553,S695)
	S697= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S696)
	S698= ALU.B={14{offset[15]},offset,2{0}}                    Path(S697,S565)
	S699= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S564,S698)
	S700= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}       Path(S699,S567)
	S701= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S564,S698)
	S702= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S564,S698)
	S703= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S564,S698)
	S704= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S564,S698)
	S705= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F520)
	S706= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F521)
	S707= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F522)
	S708= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F523)
	S709= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F524)
	S710= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F525)
	S711= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F526)
	S712= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F527)
	S713= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F528)
	S714= CU_EX.IRFunc1=17                                      Path(S552,S713)
	S715= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F529)
	S716= CU_EX.IRFunc2=rS                                      Path(S551,S715)
	S717= IR_EX.Out31_26=>CU_EX.Op                              Premise(F530)
	S718= CU_EX.Op=1                                            Path(S550,S717)
	S719= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F531)
	S720= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F532)
	S721= CU_ID.IRFunc1=17                                      Path(S557,S720)
	S722= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F533)
	S723= CU_ID.IRFunc2=rS                                      Path(S556,S722)
	S724= IR_ID.Out31_26=>CU_ID.Op                              Premise(F534)
	S725= CU_ID.Op=1                                            Path(S555,S724)
	S726= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F535)
	S727= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F536)
	S728= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F537)
	S729= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F538)
	S730= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F539)
	S731= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F540)
	S732= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F541)
	S733= IR_WB.Out31_26=>CU_WB.Op                              Premise(F542)
	S734= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F543)
	S735= CtrlPC=0                                              Premise(F544)
	S736= CtrlPCInc=0                                           Premise(F545)
	S737= PC[CIA]=addr                                          PC-Hold(S499,S736)
	S738= PC[Out]=addr+4                                        PC-Hold(S500,S735,S736)
	S739= CtrlALUOut_MEM=1                                      Premise(F546)
	S740= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S700,S739)
	S741= CtrlALUOut_WB=0                                       Premise(F547)
	S742= CtrlA_EX=0                                            Premise(F548)
	S743= [A_EX]=FU(a)                                          A_EX-Hold(S504,S742)
	S744= CtrlA_MEM=0                                           Premise(F549)
	S745= CtrlA_WB=0                                            Premise(F550)
	S746= CtrlB_EX=0                                            Premise(F551)
	S747= [B_EX]=FU(32'b0)                                      B_EX-Hold(S508,S746)
	S748= CtrlB_MEM=0                                           Premise(F552)
	S749= CtrlB_WB=0                                            Premise(F553)
	S750= CtrlICache=0                                          Premise(F554)
	S751= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S512,S750)
	S752= CtrlIMMU=0                                            Premise(F555)
	S753= CtrlConditionReg_MEM=1                                Premise(F556)
	S754= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Write(S616,S753)
	S755= CtrlConditionReg_DMMU1=0                              Premise(F557)
	S756= CtrlConditionReg_DMMU2=0                              Premise(F558)
	S757= CtrlConditionReg_WB=0                                 Premise(F559)
	S758= CtrlIR_DMMU1=0                                        Premise(F560)
	S759= CtrlIR_DMMU2=0                                        Premise(F561)
	S760= CtrlIR_EX=0                                           Premise(F562)
	S761= [IR_EX]={1,rS,17,offset}                              IR_EX-Hold(S521,S760)
	S762= CtrlIR_ID=0                                           Premise(F563)
	S763= [IR_ID]={1,rS,17,offset}                              IR_ID-Hold(S523,S762)
	S764= CtrlIR_IMMU=0                                         Premise(F564)
	S765= CtrlIR_MEM=1                                          Premise(F565)
	S766= [IR_MEM]={1,rS,17,offset}                             IR_MEM-Write(S691,S765)
	S767= CtrlIR_WB=0                                           Premise(F566)
	S768= CtrlGPR=1                                             Premise(F567)
	S769= GPR[5'd31]=addr+4                                     GPR-Write(S653,S652,S768)
	S770= CtrlIAddrReg=0                                        Premise(F568)
	S771= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S530,S770)
	S772= CtrlIMem=0                                            Premise(F569)
	S773= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S532,S772)
	S774= CtrlICacheReg=0                                       Premise(F570)
	S775= CtrlASIDIn=0                                          Premise(F571)
	S776= CtrlCP0=0                                             Premise(F572)
	S777= CP0[ASID]=pid                                         CP0-Hold(S536,S776)
	S778= CtrlEPCIn=0                                           Premise(F573)
	S779= CtrlExCodeIn=0                                        Premise(F574)
	S780= CtrlIRMux=0                                           Premise(F575)

MEM	S781= PC.CIA=addr                                           PC-Out(S737)
	S782= PC.CIA31_28=addr[31:28]                               PC-Out(S737)
	S783= PC.Out=addr+4                                         PC-Out(S738)
	S784= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S740)
	S785= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S740)
	S786= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S740)
	S787= A_EX.Out=FU(a)                                        A_EX-Out(S743)
	S788= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S743)
	S789= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S743)
	S790= B_EX.Out=FU(32'b0)                                    B_EX-Out(S747)
	S791= B_EX.Out1_0={FU(32'b0)}[1:0]                          B_EX-Out(S747)
	S792= B_EX.Out4_0={FU(32'b0)}[4:0]                          B_EX-Out(S747)
	S793= ConditionReg_MEM.Out=CompareS(FU(a),FU(32'b0))        ConditionReg_MEM-Out(S754)
	S794= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_MEM-Out(S754)
	S795= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_MEM-Out(S754)
	S796= IR_EX.Out={1,rS,17,offset}                            IR_EX-Out(S761)
	S797= IR_EX.Out31_26=1                                      IR_EX-Out(S761)
	S798= IR_EX.Out25_21=rS                                     IR_EX-Out(S761)
	S799= IR_EX.Out20_16=17                                     IR_EX-Out(S761)
	S800= IR_EX.Out15_0=offset                                  IR_EX-Out(S761)
	S801= IR_ID.Out={1,rS,17,offset}                            IR-Out(S763)
	S802= IR_ID.Out31_26=1                                      IR-Out(S763)
	S803= IR_ID.Out25_21=rS                                     IR-Out(S763)
	S804= IR_ID.Out20_16=17                                     IR-Out(S763)
	S805= IR_ID.Out15_0=offset                                  IR-Out(S763)
	S806= IR_MEM.Out={1,rS,17,offset}                           IR_MEM-Out(S766)
	S807= IR_MEM.Out31_26=1                                     IR_MEM-Out(S766)
	S808= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S766)
	S809= IR_MEM.Out20_16=17                                    IR_MEM-Out(S766)
	S810= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S766)
	S811= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S771)
	S812= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S771)
	S813= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S771)
	S814= CP0.ASID=pid                                          CP0-Read-ASID(S777)
	S815= PC.CIA=>ALU.A                                         Premise(F576)
	S816= ALU.A=addr                                            Path(S781,S815)
	S817= SEXT.Out=>ALU.B                                       Premise(F577)
	S818= ALU.Out=>ALUOut_MEM.In                                Premise(F578)
	S819= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F579)
	S820= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S784,S819)
	S821= FU.OutID1=>A_EX.In                                    Premise(F580)
	S822= A_MEM.Out=>A_WB.In                                    Premise(F581)
	S823= FU.OutID2=>B_EX.In                                    Premise(F582)
	S824= B_MEM.Out=>B_WB.In                                    Premise(F583)
	S825= A_EX.Out=>CMPU.A                                      Premise(F584)
	S826= CMPU.A=FU(a)                                          Path(S787,S825)
	S827= B_EX.Out=>CMPU.B                                      Premise(F585)
	S828= CMPU.B=FU(32'b0)                                      Path(S790,S827)
	S829= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F586)
	S830= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F587)
	S831= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F588)
	S832= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F589)
	S833= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F590)
	S834= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F591)
	S835= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F592)
	S836= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F593)
	S837= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F594)
	S838= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F595)
	S839= FU.Bub_ID=>CU_ID.Bub                                  Premise(F596)
	S840= FU.Halt_ID=>CU_ID.Halt                                Premise(F597)
	S841= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F598)
	S842= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F599)
	S843= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F600)
	S844= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F601)
	S845= FU.Bub_IF=>CU_IF.Bub                                  Premise(F602)
	S846= FU.Halt_IF=>CU_IF.Halt                                Premise(F603)
	S847= ICache.Hit=>CU_IF.ICacheHit                           Premise(F604)
	S848= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F605)
	S849= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F606)
	S850= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F607)
	S851= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F608)
	S852= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F609)
	S853= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F610)
	S854= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F611)
	S855= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F612)
	S856= CU_MEM.lt=CompareS(FU(a),FU(32'b0))                   Path(S793,S855)
	S857= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F613)
	S858= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F614)
	S859= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F615)
	S860= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F616)
	S861= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F617)
	S862= ConditionReg_DMMU1.In=CompareS(FU(a),FU(32'b0))       Path(S793,S861)
	S863= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F618)
	S864= CMPU.lt=>ConditionReg_MEM.In                          Premise(F619)
	S865= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F620)
	S866= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F621)
	S867= ConditionReg_WB.In=CompareS(FU(a),FU(32'b0))          Path(S793,S866)
	S868= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F622)
	S869= ICache.Hit=>FU.ICacheHit                              Premise(F623)
	S870= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F624)
	S871= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F625)
	S872= IR_EX.Out=>FU.IR_EX                                   Premise(F626)
	S873= FU.IR_EX={1,rS,17,offset}                             Path(S796,S872)
	S874= IR_ID.Out=>FU.IR_ID                                   Premise(F627)
	S875= FU.IR_ID={1,rS,17,offset}                             Path(S801,S874)
	S876= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F628)
	S877= IR_MEM.Out=>FU.IR_MEM                                 Premise(F629)
	S878= FU.IR_MEM={1,rS,17,offset}                            Path(S806,S877)
	S879= IR_WB.Out=>FU.IR_WB                                   Premise(F630)
	S880= PC.Out=>FU.InEX                                       Premise(F631)
	S881= FU.InEX=addr+4                                        Path(S783,S880)
	S882= GPR.Rdata1=>FU.InID1                                  Premise(F632)
	S883= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F633)
	S884= FU.InID1_RReg=rS                                      Path(S803,S883)
	S885= GPR.Rdata2=>FU.InID2                                  Premise(F634)
	S886= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F635)
	S887= FU.InID2_RReg=17                                      Path(S804,S886)
	S888= FU.InMEM_WReg=5'd31                                   Premise(F636)
	S889= IR_ID.Out25_21=>GPR.RReg1                             Premise(F637)
	S890= GPR.RReg1=rS                                          Path(S803,S889)
	S891= IR_ID.Out20_16=>GPR.RReg2                             Premise(F638)
	S892= GPR.RReg2=17                                          Path(S804,S891)
	S893= GPR.Rdata2=32'b0                                      GPR-ReadGPR0()
	S894= FU.InID2=32'b0                                        Path(S893,S885)
	S895= FU.OutID2=FU(32'b0)                                   FU-Forward(S894)
	S896= B_EX.In=FU(32'b0)                                     Path(S895,S823)
	S897= PC.Out=>GPR.WData                                     Premise(F639)
	S898= GPR.WData=addr+4                                      Path(S783,S897)
	S899= IMMU.Addr=>IAddrReg.In                                Premise(F640)
	S900= PC.Out=>ICache.IEA                                    Premise(F641)
	S901= ICache.IEA=addr+4                                     Path(S783,S900)
	S902= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S901)
	S903= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S902,S847)
	S904= FU.ICacheHit=ICacheHit(addr+4)                        Path(S902,S869)
	S905= PC.Out=>ICache.IEA                                    Premise(F642)
	S906= IMem.MEM8WordOut=>ICache.WData                        Premise(F643)
	S907= ICache.Out=>ICacheReg.In                              Premise(F644)
	S908= PC.Out=>IMMU.IEA                                      Premise(F645)
	S909= IMMU.IEA=addr+4                                       Path(S783,S908)
	S910= CP0.ASID=>IMMU.PID                                    Premise(F646)
	S911= IMMU.PID=pid                                          Path(S814,S910)
	S912= IMMU.Addr={pid,addr+4}                                IMMU-Search(S911,S909)
	S913= IAddrReg.In={pid,addr+4}                              Path(S912,S899)
	S914= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S911,S909)
	S915= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S914,S848)
	S916= IAddrReg.Out=>IMem.RAddr                              Premise(F647)
	S917= IMem.RAddr={pid,addr}                                 Path(S811,S916)
	S918= IMem.Out={1,rS,17,offset}                             IMem-Read(S917,S773)
	S919= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S917,S773)
	S920= ICache.WData=IMemGet8Word({pid,addr})                 Path(S919,S906)
	S921= ICacheReg.Out=>IRMux.CacheData                        Premise(F648)
	S922= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F649)
	S923= IMem.Out=>IRMux.MemData                               Premise(F650)
	S924= IRMux.MemData={1,rS,17,offset}                        Path(S918,S923)
	S925= IRMux.Out={1,rS,17,offset}                            IRMux-Select2(S924)
	S926= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F651)
	S927= IR_MEM.Out=>IR_DMMU1.In                               Premise(F652)
	S928= IR_DMMU1.In={1,rS,17,offset}                          Path(S806,S927)
	S929= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F653)
	S930= IR_ID.Out=>IR_EX.In                                   Premise(F654)
	S931= IR_EX.In={1,rS,17,offset}                             Path(S801,S930)
	S932= ICache.Out=>IR_ID.In                                  Premise(F655)
	S933= IRMux.Out=>IR_ID.In                                   Premise(F656)
	S934= IR_ID.In={1,rS,17,offset}                             Path(S925,S933)
	S935= ICache.Out=>IR_IMMU.In                                Premise(F657)
	S936= IR_EX.Out=>IR_MEM.In                                  Premise(F658)
	S937= IR_MEM.In={1,rS,17,offset}                            Path(S796,S936)
	S938= IR_DMMU2.Out=>IR_WB.In                                Premise(F659)
	S939= IR_MEM.Out=>IR_WB.In                                  Premise(F660)
	S940= IR_WB.In={1,rS,17,offset}                             Path(S806,S939)
	S941= ALUOut_MEM.Out=>PC.In                                 Premise(F661)
	S942= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S784,S941)
	S943= IR_EX.Out15_0=>SEXT.In                                Premise(F662)
	S944= SEXT.In=offset                                        Path(S800,S943)
	S945= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S944)
	S946= ALU.B={14{offset[15]},offset,2{0}}                    Path(S945,S817)
	S947= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F663)
	S948= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F664)
	S949= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F665)
	S950= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F666)
	S951= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F667)
	S952= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F668)
	S953= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F669)
	S954= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F670)
	S955= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F671)
	S956= CU_EX.IRFunc1=17                                      Path(S799,S955)
	S957= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F672)
	S958= CU_EX.IRFunc2=rS                                      Path(S798,S957)
	S959= IR_EX.Out31_26=>CU_EX.Op                              Premise(F673)
	S960= CU_EX.Op=1                                            Path(S797,S959)
	S961= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F674)
	S962= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F675)
	S963= CU_ID.IRFunc1=17                                      Path(S804,S962)
	S964= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F676)
	S965= CU_ID.IRFunc2=rS                                      Path(S803,S964)
	S966= IR_ID.Out31_26=>CU_ID.Op                              Premise(F677)
	S967= CU_ID.Op=1                                            Path(S802,S966)
	S968= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F678)
	S969= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F679)
	S970= CU_MEM.IRFunc1=17                                     Path(S809,S969)
	S971= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F680)
	S972= CU_MEM.IRFunc2=rS                                     Path(S808,S971)
	S973= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F681)
	S974= CU_MEM.Op=1                                           Path(S807,S973)
	S975= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F682)
	S976= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F683)
	S977= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F684)
	S978= IR_WB.Out31_26=>CU_WB.Op                              Premise(F685)
	S979= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F686)
	S980= CtrlPC=1                                              Premise(F687)
	S981= CtrlPCInc=0                                           Premise(F688)
	S982= PC[CIA]=addr                                          PC-Hold(S737,S981)
	S983= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Write(S942,S980,S981)
	S984= CtrlALUOut_MEM=0                                      Premise(F689)
	S985= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S740,S984)
	S986= CtrlALUOut_WB=1                                       Premise(F690)
	S987= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Write(S820,S986)
	S988= CtrlA_EX=0                                            Premise(F691)
	S989= [A_EX]=FU(a)                                          A_EX-Hold(S743,S988)
	S990= CtrlA_MEM=0                                           Premise(F692)
	S991= CtrlA_WB=1                                            Premise(F693)
	S992= CtrlB_EX=0                                            Premise(F694)
	S993= [B_EX]=FU(32'b0)                                      B_EX-Hold(S747,S992)
	S994= CtrlB_MEM=0                                           Premise(F695)
	S995= CtrlB_WB=1                                            Premise(F696)
	S996= CtrlICache=0                                          Premise(F697)
	S997= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S751,S996)
	S998= CtrlIMMU=0                                            Premise(F698)
	S999= CtrlConditionReg_MEM=0                                Premise(F699)
	S1000= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))         ConditionReg_MEM-Hold(S754,S999)
	S1001= CtrlConditionReg_DMMU1=1                             Premise(F700)
	S1002= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))       ConditionReg_DMMU1-Write(S862,S1001)
	S1003= CtrlConditionReg_DMMU2=0                             Premise(F701)
	S1004= CtrlConditionReg_WB=1                                Premise(F702)
	S1005= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))          ConditionReg_WB-Write(S867,S1004)
	S1006= CtrlIR_DMMU1=1                                       Premise(F703)
	S1007= [IR_DMMU1]={1,rS,17,offset}                          IR_DMMU1-Write(S928,S1006)
	S1008= CtrlIR_DMMU2=0                                       Premise(F704)
	S1009= CtrlIR_EX=0                                          Premise(F705)
	S1010= [IR_EX]={1,rS,17,offset}                             IR_EX-Hold(S761,S1009)
	S1011= CtrlIR_ID=0                                          Premise(F706)
	S1012= [IR_ID]={1,rS,17,offset}                             IR_ID-Hold(S763,S1011)
	S1013= CtrlIR_IMMU=0                                        Premise(F707)
	S1014= CtrlIR_MEM=0                                         Premise(F708)
	S1015= [IR_MEM]={1,rS,17,offset}                            IR_MEM-Hold(S766,S1014)
	S1016= CtrlIR_WB=1                                          Premise(F709)
	S1017= [IR_WB]={1,rS,17,offset}                             IR_WB-Write(S940,S1016)
	S1018= CtrlGPR=0                                            Premise(F710)
	S1019= GPR[5'd31]=addr+4                                    GPR-Hold(S769,S1018)
	S1020= CtrlIAddrReg=0                                       Premise(F711)
	S1021= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S771,S1020)
	S1022= CtrlIMem=0                                           Premise(F712)
	S1023= IMem[{pid,addr}]={1,rS,17,offset}                    IMem-Hold(S773,S1022)
	S1024= CtrlICacheReg=0                                      Premise(F713)
	S1025= CtrlASIDIn=0                                         Premise(F714)
	S1026= CtrlCP0=0                                            Premise(F715)
	S1027= CP0[ASID]=pid                                        CP0-Hold(S777,S1026)
	S1028= CtrlEPCIn=0                                          Premise(F716)
	S1029= CtrlExCodeIn=0                                       Premise(F717)
	S1030= CtrlIRMux=0                                          Premise(F718)

WB	S1031= PC.CIA=addr                                          PC-Out(S982)
	S1032= PC.CIA31_28=addr[31:28]                              PC-Out(S982)
	S1033= PC.Out=addr+{14{offset[15]},offset,2{0}}             PC-Out(S983)
	S1034= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}     ALUOut_MEM-Out(S985)
	S1035= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S985)
	S1036= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S985)
	S1037= ALUOut_WB.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_WB-Out(S987)
	S1038= ALUOut_WB.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_WB-Out(S987)
	S1039= ALUOut_WB.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_WB-Out(S987)
	S1040= A_EX.Out=FU(a)                                       A_EX-Out(S989)
	S1041= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S989)
	S1042= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S989)
	S1043= B_EX.Out=FU(32'b0)                                   B_EX-Out(S993)
	S1044= B_EX.Out1_0={FU(32'b0)}[1:0]                         B_EX-Out(S993)
	S1045= B_EX.Out4_0={FU(32'b0)}[4:0]                         B_EX-Out(S993)
	S1046= ConditionReg_MEM.Out=CompareS(FU(a),FU(32'b0))       ConditionReg_MEM-Out(S1000)
	S1047= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_MEM-Out(S1000)
	S1048= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_MEM-Out(S1000)
	S1049= ConditionReg_DMMU1.Out=CompareS(FU(a),FU(32'b0))     ConditionReg_DMMU1-Out(S1002)
	S1050= ConditionReg_DMMU1.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_DMMU1-Out(S1002)
	S1051= ConditionReg_DMMU1.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_DMMU1-Out(S1002)
	S1052= ConditionReg_WB.Out=CompareS(FU(a),FU(32'b0))        ConditionReg_WB-Out(S1005)
	S1053= ConditionReg_WB.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_WB-Out(S1005)
	S1054= ConditionReg_WB.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_WB-Out(S1005)
	S1055= IR_DMMU1.Out={1,rS,17,offset}                        IR_DMMU1-Out(S1007)
	S1056= IR_DMMU1.Out31_26=1                                  IR_DMMU1-Out(S1007)
	S1057= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1007)
	S1058= IR_DMMU1.Out20_16=17                                 IR_DMMU1-Out(S1007)
	S1059= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1007)
	S1060= IR_EX.Out={1,rS,17,offset}                           IR_EX-Out(S1010)
	S1061= IR_EX.Out31_26=1                                     IR_EX-Out(S1010)
	S1062= IR_EX.Out25_21=rS                                    IR_EX-Out(S1010)
	S1063= IR_EX.Out20_16=17                                    IR_EX-Out(S1010)
	S1064= IR_EX.Out15_0=offset                                 IR_EX-Out(S1010)
	S1065= IR_ID.Out={1,rS,17,offset}                           IR-Out(S1012)
	S1066= IR_ID.Out31_26=1                                     IR-Out(S1012)
	S1067= IR_ID.Out25_21=rS                                    IR-Out(S1012)
	S1068= IR_ID.Out20_16=17                                    IR-Out(S1012)
	S1069= IR_ID.Out15_0=offset                                 IR-Out(S1012)
	S1070= IR_MEM.Out={1,rS,17,offset}                          IR_MEM-Out(S1015)
	S1071= IR_MEM.Out31_26=1                                    IR_MEM-Out(S1015)
	S1072= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1015)
	S1073= IR_MEM.Out20_16=17                                   IR_MEM-Out(S1015)
	S1074= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1015)
	S1075= IR_WB.Out={1,rS,17,offset}                           IR-Out(S1017)
	S1076= IR_WB.Out31_26=1                                     IR-Out(S1017)
	S1077= IR_WB.Out25_21=rS                                    IR-Out(S1017)
	S1078= IR_WB.Out20_16=17                                    IR-Out(S1017)
	S1079= IR_WB.Out15_0=offset                                 IR-Out(S1017)
	S1080= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1021)
	S1081= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1021)
	S1082= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1021)
	S1083= CP0.ASID=pid                                         CP0-Read-ASID(S1027)
	S1084= PC.CIA=>ALU.A                                        Premise(F1005)
	S1085= ALU.A=addr                                           Path(S1031,S1084)
	S1086= SEXT.Out=>ALU.B                                      Premise(F1006)
	S1087= ALU.Out=>ALUOut_MEM.In                               Premise(F1007)
	S1088= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F1008)
	S1089= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}       Path(S1034,S1088)
	S1090= FU.OutID1=>A_EX.In                                   Premise(F1009)
	S1091= A_MEM.Out=>A_WB.In                                   Premise(F1010)
	S1092= FU.OutID2=>B_EX.In                                   Premise(F1011)
	S1093= B_MEM.Out=>B_WB.In                                   Premise(F1012)
	S1094= A_EX.Out=>CMPU.A                                     Premise(F1013)
	S1095= CMPU.A=FU(a)                                         Path(S1040,S1094)
	S1096= B_EX.Out=>CMPU.B                                     Premise(F1014)
	S1097= CMPU.B=FU(32'b0)                                     Path(S1043,S1096)
	S1098= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1015)
	S1099= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1016)
	S1100= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1017)
	S1101= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1018)
	S1102= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1019)
	S1103= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1020)
	S1104= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1021)
	S1105= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1022)
	S1106= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1023)
	S1107= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1024)
	S1108= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1025)
	S1109= FU.Halt_ID=>CU_ID.Halt                               Premise(F1026)
	S1110= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1027)
	S1111= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1028)
	S1112= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1029)
	S1113= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1030)
	S1114= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1031)
	S1115= FU.Halt_IF=>CU_IF.Halt                               Premise(F1032)
	S1116= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1033)
	S1117= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1034)
	S1118= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1035)
	S1119= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1036)
	S1120= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1037)
	S1121= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1038)
	S1122= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1039)
	S1123= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1040)
	S1124= ConditionReg_MEM.Out=>CU_MEM.lt                      Premise(F1041)
	S1125= CU_MEM.lt=CompareS(FU(a),FU(32'b0))                  Path(S1046,S1124)
	S1126= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1042)
	S1127= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1043)
	S1128= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1044)
	S1129= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1045)
	S1130= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F1046)
	S1131= ConditionReg_DMMU1.In=CompareS(FU(a),FU(32'b0))      Path(S1046,S1130)
	S1132= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F1047)
	S1133= ConditionReg_DMMU2.In=CompareS(FU(a),FU(32'b0))      Path(S1049,S1132)
	S1134= CMPU.lt=>ConditionReg_MEM.In                         Premise(F1048)
	S1135= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F1049)
	S1136= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F1050)
	S1137= ConditionReg_WB.In=CompareS(FU(a),FU(32'b0))         Path(S1046,S1136)
	S1138= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1051)
	S1139= ICache.Hit=>FU.ICacheHit                             Premise(F1052)
	S1140= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1053)
	S1141= FU.IR_DMMU1={1,rS,17,offset}                         Path(S1055,S1140)
	S1142= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1054)
	S1143= IR_EX.Out=>FU.IR_EX                                  Premise(F1055)
	S1144= FU.IR_EX={1,rS,17,offset}                            Path(S1060,S1143)
	S1145= IR_ID.Out=>FU.IR_ID                                  Premise(F1056)
	S1146= FU.IR_ID={1,rS,17,offset}                            Path(S1065,S1145)
	S1147= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1057)
	S1148= IR_MEM.Out=>FU.IR_MEM                                Premise(F1058)
	S1149= FU.IR_MEM={1,rS,17,offset}                           Path(S1070,S1148)
	S1150= IR_WB.Out=>FU.IR_WB                                  Premise(F1059)
	S1151= FU.IR_WB={1,rS,17,offset}                            Path(S1075,S1150)
	S1152= PC.Out=>FU.InEX                                      Premise(F1060)
	S1153= FU.InEX=addr+{14{offset[15]},offset,2{0}}            Path(S1033,S1152)
	S1154= GPR.Rdata1=>FU.InID1                                 Premise(F1061)
	S1155= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1062)
	S1156= FU.InID1_RReg=rS                                     Path(S1067,S1155)
	S1157= GPR.Rdata2=>FU.InID2                                 Premise(F1063)
	S1158= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F1064)
	S1159= FU.InID2_RReg=17                                     Path(S1068,S1158)
	S1160= FU.InWB_WReg=5'd31                                   Premise(F1065)
	S1161= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1066)
	S1162= GPR.RReg1=rS                                         Path(S1067,S1161)
	S1163= IR_ID.Out20_16=>GPR.RReg2                            Premise(F1067)
	S1164= GPR.RReg2=17                                         Path(S1068,S1163)
	S1165= GPR.Rdata2=32'b0                                     GPR-ReadGPR0()
	S1166= FU.InID2=32'b0                                       Path(S1165,S1157)
	S1167= FU.OutID2=FU(32'b0)                                  FU-Forward(S1166)
	S1168= B_EX.In=FU(32'b0)                                    Path(S1167,S1092)
	S1169= PC.Out=>GPR.WData                                    Premise(F1068)
	S1170= GPR.WData=addr+{14{offset[15]},offset,2{0}}          Path(S1033,S1169)
	S1171= IMMU.Addr=>IAddrReg.In                               Premise(F1069)
	S1172= PC.Out=>ICache.IEA                                   Premise(F1070)
	S1173= ICache.IEA=addr+{14{offset[15]},offset,2{0}}         Path(S1033,S1172)
	S1174= ICache.Hit=ICacheHit(addr+{14{offset[15]},offset,2{0}})ICache-Search(S1173)
	S1175= CU_IF.ICacheHit=ICacheHit(addr+{14{offset[15]},offset,2{0}})Path(S1174,S1116)
	S1176= FU.ICacheHit=ICacheHit(addr+{14{offset[15]},offset,2{0}})Path(S1174,S1139)
	S1177= PC.Out=>ICache.IEA                                   Premise(F1071)
	S1178= IMem.MEM8WordOut=>ICache.WData                       Premise(F1072)
	S1179= ICache.Out=>ICacheReg.In                             Premise(F1073)
	S1180= PC.Out=>IMMU.IEA                                     Premise(F1074)
	S1181= IMMU.IEA=addr+{14{offset[15]},offset,2{0}}           Path(S1033,S1180)
	S1182= CP0.ASID=>IMMU.PID                                   Premise(F1075)
	S1183= IMMU.PID=pid                                         Path(S1083,S1182)
	S1184= IMMU.Addr={pid,addr+{14{offset[15]},offset,2{0}}}    IMMU-Search(S1183,S1181)
	S1185= IAddrReg.In={pid,addr+{14{offset[15]},offset,2{0}}}  Path(S1184,S1171)
	S1186= IMMU.Hit=IMMUHit(pid,addr+{14{offset[15]},offset,2{0}})IMMU-Search(S1183,S1181)
	S1187= CU_IF.IMMUHit=IMMUHit(pid,addr+{14{offset[15]},offset,2{0}})Path(S1186,S1117)
	S1188= IAddrReg.Out=>IMem.RAddr                             Premise(F1076)
	S1189= IMem.RAddr={pid,addr}                                Path(S1080,S1188)
	S1190= IMem.Out={1,rS,17,offset}                            IMem-Read(S1189,S1023)
	S1191= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1189,S1023)
	S1192= ICache.WData=IMemGet8Word({pid,addr})                Path(S1191,S1178)
	S1193= ICacheReg.Out=>IRMux.CacheData                       Premise(F1077)
	S1194= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1078)
	S1195= IMem.Out=>IRMux.MemData                              Premise(F1079)
	S1196= IRMux.MemData={1,rS,17,offset}                       Path(S1190,S1195)
	S1197= IRMux.Out={1,rS,17,offset}                           IRMux-Select2(S1196)
	S1198= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1080)
	S1199= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1081)
	S1200= IR_DMMU1.In={1,rS,17,offset}                         Path(S1070,S1199)
	S1201= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1082)
	S1202= IR_DMMU2.In={1,rS,17,offset}                         Path(S1055,S1201)
	S1203= IR_ID.Out=>IR_EX.In                                  Premise(F1083)
	S1204= IR_EX.In={1,rS,17,offset}                            Path(S1065,S1203)
	S1205= ICache.Out=>IR_ID.In                                 Premise(F1084)
	S1206= IRMux.Out=>IR_ID.In                                  Premise(F1085)
	S1207= IR_ID.In={1,rS,17,offset}                            Path(S1197,S1206)
	S1208= ICache.Out=>IR_IMMU.In                               Premise(F1086)
	S1209= IR_EX.Out=>IR_MEM.In                                 Premise(F1087)
	S1210= IR_MEM.In={1,rS,17,offset}                           Path(S1060,S1209)
	S1211= IR_DMMU2.Out=>IR_WB.In                               Premise(F1088)
	S1212= IR_MEM.Out=>IR_WB.In                                 Premise(F1089)
	S1213= IR_WB.In={1,rS,17,offset}                            Path(S1070,S1212)
	S1214= ALUOut_MEM.Out=>PC.In                                Premise(F1090)
	S1215= PC.In=addr+{14{offset[15]},offset,2{0}}              Path(S1034,S1214)
	S1216= IR_EX.Out15_0=>SEXT.In                               Premise(F1091)
	S1217= SEXT.In=offset                                       Path(S1064,S1216)
	S1218= SEXT.Out={14{offset[15]},offset,2{0}}                SEXT(S1217)
	S1219= ALU.B={14{offset[15]},offset,2{0}}                   Path(S1218,S1086)
	S1220= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1092)
	S1221= CU_DMMU1.IRFunc1=17                                  Path(S1058,S1220)
	S1222= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1093)
	S1223= CU_DMMU1.IRFunc2=rS                                  Path(S1057,S1222)
	S1224= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1094)
	S1225= CU_DMMU1.Op=1                                        Path(S1056,S1224)
	S1226= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1095)
	S1227= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1096)
	S1228= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1097)
	S1229= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1098)
	S1230= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1099)
	S1231= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1100)
	S1232= CU_EX.IRFunc1=17                                     Path(S1063,S1231)
	S1233= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1101)
	S1234= CU_EX.IRFunc2=rS                                     Path(S1062,S1233)
	S1235= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1102)
	S1236= CU_EX.Op=1                                           Path(S1061,S1235)
	S1237= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1103)
	S1238= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1104)
	S1239= CU_ID.IRFunc1=17                                     Path(S1068,S1238)
	S1240= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1105)
	S1241= CU_ID.IRFunc2=rS                                     Path(S1067,S1240)
	S1242= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1106)
	S1243= CU_ID.Op=1                                           Path(S1066,S1242)
	S1244= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1107)
	S1245= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1108)
	S1246= CU_MEM.IRFunc1=17                                    Path(S1073,S1245)
	S1247= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1109)
	S1248= CU_MEM.IRFunc2=rS                                    Path(S1072,S1247)
	S1249= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1110)
	S1250= CU_MEM.Op=1                                          Path(S1071,S1249)
	S1251= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1111)
	S1252= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1112)
	S1253= CU_WB.IRFunc1=17                                     Path(S1078,S1252)
	S1254= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1113)
	S1255= CU_WB.IRFunc2=rS                                     Path(S1077,S1254)
	S1256= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1114)
	S1257= CU_WB.Op=1                                           Path(S1076,S1256)
	S1258= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1115)
	S1259= CtrlPC=0                                             Premise(F1116)
	S1260= CtrlPCInc=0                                          Premise(F1117)
	S1261= PC[CIA]=addr                                         PC-Hold(S982,S1260)
	S1262= PC[Out]=addr+{14{offset[15]},offset,2{0}}            PC-Hold(S983,S1259,S1260)
	S1263= CtrlALUOut_MEM=0                                     Premise(F1118)
	S1264= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}       ALUOut_MEM-Hold(S985,S1263)
	S1265= CtrlALUOut_WB=0                                      Premise(F1119)
	S1266= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}        ALUOut_WB-Hold(S987,S1265)
	S1267= CtrlA_EX=0                                           Premise(F1120)
	S1268= [A_EX]=FU(a)                                         A_EX-Hold(S989,S1267)
	S1269= CtrlA_MEM=0                                          Premise(F1121)
	S1270= CtrlA_WB=0                                           Premise(F1122)
	S1271= CtrlB_EX=0                                           Premise(F1123)
	S1272= [B_EX]=FU(32'b0)                                     B_EX-Hold(S993,S1271)
	S1273= CtrlB_MEM=0                                          Premise(F1124)
	S1274= CtrlB_WB=0                                           Premise(F1125)
	S1275= CtrlICache=0                                         Premise(F1126)
	S1276= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S997,S1275)
	S1277= CtrlIMMU=0                                           Premise(F1127)
	S1278= CtrlConditionReg_MEM=0                               Premise(F1128)
	S1279= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))         ConditionReg_MEM-Hold(S1000,S1278)
	S1280= CtrlConditionReg_DMMU1=0                             Premise(F1129)
	S1281= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))       ConditionReg_DMMU1-Hold(S1002,S1280)
	S1282= CtrlConditionReg_DMMU2=0                             Premise(F1130)
	S1283= CtrlConditionReg_WB=0                                Premise(F1131)
	S1284= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))          ConditionReg_WB-Hold(S1005,S1283)
	S1285= CtrlIR_DMMU1=0                                       Premise(F1132)
	S1286= [IR_DMMU1]={1,rS,17,offset}                          IR_DMMU1-Hold(S1007,S1285)
	S1287= CtrlIR_DMMU2=0                                       Premise(F1133)
	S1288= CtrlIR_EX=0                                          Premise(F1134)
	S1289= [IR_EX]={1,rS,17,offset}                             IR_EX-Hold(S1010,S1288)
	S1290= CtrlIR_ID=0                                          Premise(F1135)
	S1291= [IR_ID]={1,rS,17,offset}                             IR_ID-Hold(S1012,S1290)
	S1292= CtrlIR_IMMU=0                                        Premise(F1136)
	S1293= CtrlIR_MEM=0                                         Premise(F1137)
	S1294= [IR_MEM]={1,rS,17,offset}                            IR_MEM-Hold(S1015,S1293)
	S1295= CtrlIR_WB=0                                          Premise(F1138)
	S1296= [IR_WB]={1,rS,17,offset}                             IR_WB-Hold(S1017,S1295)
	S1297= CtrlGPR=0                                            Premise(F1139)
	S1298= GPR[5'd31]=addr+4                                    GPR-Hold(S1019,S1297)
	S1299= CtrlIAddrReg=0                                       Premise(F1140)
	S1300= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1021,S1299)
	S1301= CtrlIMem=0                                           Premise(F1141)
	S1302= IMem[{pid,addr}]={1,rS,17,offset}                    IMem-Hold(S1023,S1301)
	S1303= CtrlICacheReg=0                                      Premise(F1142)
	S1304= CtrlASIDIn=0                                         Premise(F1143)
	S1305= CtrlCP0=0                                            Premise(F1144)
	S1306= CP0[ASID]=pid                                        CP0-Hold(S1027,S1305)
	S1307= CtrlEPCIn=0                                          Premise(F1145)
	S1308= CtrlExCodeIn=0                                       Premise(F1146)
	S1309= CtrlIRMux=0                                          Premise(F1147)

POST	S1261= PC[CIA]=addr                                         PC-Hold(S982,S1260)
	S1262= PC[Out]=addr+{14{offset[15]},offset,2{0}}            PC-Hold(S983,S1259,S1260)
	S1264= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}       ALUOut_MEM-Hold(S985,S1263)
	S1266= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}        ALUOut_WB-Hold(S987,S1265)
	S1268= [A_EX]=FU(a)                                         A_EX-Hold(S989,S1267)
	S1272= [B_EX]=FU(32'b0)                                     B_EX-Hold(S993,S1271)
	S1276= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S997,S1275)
	S1279= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))         ConditionReg_MEM-Hold(S1000,S1278)
	S1281= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))       ConditionReg_DMMU1-Hold(S1002,S1280)
	S1284= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))          ConditionReg_WB-Hold(S1005,S1283)
	S1286= [IR_DMMU1]={1,rS,17,offset}                          IR_DMMU1-Hold(S1007,S1285)
	S1289= [IR_EX]={1,rS,17,offset}                             IR_EX-Hold(S1010,S1288)
	S1291= [IR_ID]={1,rS,17,offset}                             IR_ID-Hold(S1012,S1290)
	S1294= [IR_MEM]={1,rS,17,offset}                            IR_MEM-Hold(S1015,S1293)
	S1296= [IR_WB]={1,rS,17,offset}                             IR_WB-Hold(S1017,S1295)
	S1298= GPR[5'd31]=addr+4                                    GPR-Hold(S1019,S1297)
	S1300= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1021,S1299)
	S1302= IMem[{pid,addr}]={1,rS,17,offset}                    IMem-Hold(S1023,S1301)
	S1306= CP0[ASID]=pid                                        CP0-Hold(S1027,S1305)

