Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jan 22 14:52:27 2021
| Host         : DESKTOP-JR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     3 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             111 |           38 |
| Yes          | No                    | No                     |              33 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             235 |          129 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------+--------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |             Enable Signal             |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | dataPath/LD_DDR                       | reset_IBUF                           |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG | dataPath/E[0]                         | reset_IBUF                           |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG | UartRX/cntReg[9]_i_1_n_0              |                                      |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | UartRX/valReg                         | reset_IBUF                           |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | UartRX/E[0]                           | reset_IBUF                           |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG | BufferedUartTX/tx/shiftReg[8]_i_1_n_0 |                                      |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG | UartRX/cntReg[9]_i_1_n_0              | UartRX/cntReg[19]_i_1__0_n_0         |                5 |             12 |         2.40 |
|  clock_IBUF_BUFG |                                       | dataPath/DSR[14]_i_1_n_0             |                7 |             15 |         2.14 |
|  clock_IBUF_BUFG |                                       | BufferedUartTX/tx/cntReg[19]_i_1_n_0 |                5 |             15 |         3.00 |
|  clock_IBUF_BUFG | dataPath/LD_KBSR                      | dataPath/KBSR[14]_i_1_n_0            |                5 |             15 |         3.00 |
|  clock_IBUF_BUFG | dataPath/regfile/regfile_7_7          | reset_IBUF                           |               10 |             16 |         1.60 |
|  clock_IBUF_BUFG | dataPath/regfile/regfile_0_0          | reset_IBUF                           |               12 |             16 |         1.33 |
|  clock_IBUF_BUFG | dataPath/regfile/regfile_2_4          | reset_IBUF                           |               10 |             16 |         1.60 |
|  clock_IBUF_BUFG | dataPath/regfile/regfile_1_1          | reset_IBUF                           |               11 |             16 |         1.45 |
|  clock_IBUF_BUFG | dataPath/regfile/regfile_3_5          | reset_IBUF                           |               12 |             16 |         1.33 |
|  clock_IBUF_BUFG | dataPath/regfile/regfile_6_6          | reset_IBUF                           |               11 |             16 |         1.45 |
|  clock_IBUF_BUFG | dataPath/regfile/regfile_5_3          | reset_IBUF                           |               11 |             16 |         1.45 |
|  clock_IBUF_BUFG | dataPath/regfile/regfile_4_2          | reset_IBUF                           |               12 |             16 |         1.33 |
|  clock_IBUF_BUFG | controller/E[0]                       |                                      |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG | controller/state_reg[5]_1[0]          | reset_IBUF                           |                9 |             16 |         1.78 |
|  clock_IBUF_BUFG | controller/state_reg[1]_0[0]          | reset_IBUF                           |                9 |             16 |         1.78 |
|  clock_IBUF_BUFG | controller/state_reg[5]_2[0]          | reset_IBUF                           |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG |                                       |                                      |               14 |             20 |         1.43 |
|  clock_IBUF_BUFG |                                       | reset_IBUF                           |               26 |             81 |         3.12 |
+------------------+---------------------------------------+--------------------------------------+------------------+----------------+--------------+


