#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e38d4cf5c00 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v0x5e38d4d1a520_0 .var "CLK", 0 0;
v0x5e38d4d1a630_0 .net "INSTRUCTION", 31 0, L_0x5e38d4d2ba90;  1 drivers
v0x5e38d4d1a6f0_0 .net "PC", 31 0, v0x5e38d4d197b0_0;  1 drivers
v0x5e38d4d1a7c0_0 .var "RESET", 0 0;
v0x5e38d4d1a8b0_0 .net *"_ivl_0", 7 0, L_0x5e38d4d1b240;  1 drivers
v0x5e38d4d1a9a0_0 .net *"_ivl_10", 31 0, L_0x5e38d4d2b5c0;  1 drivers
v0x5e38d4d1aa80_0 .net *"_ivl_12", 7 0, L_0x5e38d4d2b730;  1 drivers
L_0x79069709d0a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5e38d4d1ab60_0 .net/2u *"_ivl_14", 31 0, L_0x79069709d0a8;  1 drivers
v0x5e38d4d1ac40_0 .net *"_ivl_16", 31 0, L_0x5e38d4d2b830;  1 drivers
v0x5e38d4d1ad20_0 .net *"_ivl_18", 7 0, L_0x5e38d4d2b9f0;  1 drivers
L_0x79069709d018 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5e38d4d1ae00_0 .net/2u *"_ivl_2", 31 0, L_0x79069709d018;  1 drivers
v0x5e38d4d1aee0_0 .net *"_ivl_4", 31 0, L_0x5e38d4d2b370;  1 drivers
v0x5e38d4d1afc0_0 .net *"_ivl_6", 7 0, L_0x5e38d4d2b520;  1 drivers
L_0x79069709d060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5e38d4d1b0a0_0 .net/2u *"_ivl_8", 31 0, L_0x79069709d060;  1 drivers
v0x5e38d4d1b180 .array "instr_mem", 0 1023, 7 0;
L_0x5e38d4d1b240 .array/port v0x5e38d4d1b180, L_0x5e38d4d2b370;
L_0x5e38d4d2b370 .arith/sum 32, v0x5e38d4d197b0_0, L_0x79069709d018;
L_0x5e38d4d2b520 .array/port v0x5e38d4d1b180, L_0x5e38d4d2b5c0;
L_0x5e38d4d2b5c0 .arith/sum 32, v0x5e38d4d197b0_0, L_0x79069709d060;
L_0x5e38d4d2b730 .array/port v0x5e38d4d1b180, L_0x5e38d4d2b830;
L_0x5e38d4d2b830 .arith/sum 32, v0x5e38d4d197b0_0, L_0x79069709d0a8;
L_0x5e38d4d2b9f0 .array/port v0x5e38d4d1b180, v0x5e38d4d197b0_0;
L_0x5e38d4d2ba90 .delay 32 (2,2,2) L_0x5e38d4d2ba90/d;
L_0x5e38d4d2ba90/d .concat [ 8 8 8 8], L_0x5e38d4d2b9f0, L_0x5e38d4d2b730, L_0x5e38d4d2b520, L_0x5e38d4d1b240;
S_0x5e38d4cf54b0 .scope module, "mycpu" "cpu" 2 47, 3 5 0, S_0x5e38d4cf5c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
L_0x5e38d4d2cb10 .functor NOT 8, L_0x5e38d4d2c9b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5e38d4d19070_0 .var "ALUOP", 2 0;
v0x5e38d4d19180_0 .net "ALURESULT", 7 0, v0x5e38d4d177f0_0;  1 drivers
v0x5e38d4d19220_0 .net "CLK", 0 0, v0x5e38d4d1a520_0;  1 drivers
v0x5e38d4d192f0_0 .net "IMMEDIATE", 7 0, L_0x5e38d4d2d140;  1 drivers
v0x5e38d4d193c0_0 .net "INSTRUCTION", 31 0, L_0x5e38d4d2ba90;  alias, 1 drivers
v0x5e38d4d194b0_0 .var "MUX1", 0 0;
v0x5e38d4d19550_0 .var "MUX2", 0 0;
v0x5e38d4d19620_0 .net "MUXOUT1", 7 0, L_0x5e38d4d2cdd0;  1 drivers
v0x5e38d4d19710_0 .net "MUXOUT2", 7 0, L_0x5e38d4d2cec0;  1 drivers
v0x5e38d4d197b0_0 .var "PC", 31 0;
v0x5e38d4d19890_0 .var "PCREG", 31 0;
v0x5e38d4d19970_0 .net "READREG1", 2 0, L_0x5e38d4d2d050;  1 drivers
v0x5e38d4d19a30_0 .net "READREG2", 2 0, L_0x5e38d4d2d310;  1 drivers
v0x5e38d4d19b00_0 .net "REGOUT1", 7 0, L_0x5e38d4d2c4c0;  1 drivers
v0x5e38d4d19ba0_0 .net "REGOUT2", 7 0, L_0x5e38d4d2c9b0;  1 drivers
v0x5e38d4d19c60_0 .net "RESET", 0 0, v0x5e38d4d1a7c0_0;  1 drivers
v0x5e38d4d19d00_0 .var "WRITEENABLE", 0 0;
v0x5e38d4d19dd0_0 .net "WRITEREG", 2 0, L_0x5e38d4d2d490;  1 drivers
v0x5e38d4d19ea0_0 .net *"_ivl_0", 7 0, L_0x5e38d4d2cb10;  1 drivers
v0x5e38d4d19f40_0 .net *"_ivl_13", 7 0, L_0x5e38d4d2d270;  1 drivers
v0x5e38d4d1a020_0 .net *"_ivl_17", 7 0, L_0x5e38d4d2d3f0;  1 drivers
L_0x79069709d180 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5e38d4d1a100_0 .net/2u *"_ivl_2", 7 0, L_0x79069709d180;  1 drivers
v0x5e38d4d1a1e0_0 .net *"_ivl_7", 7 0, L_0x5e38d4d2cfb0;  1 drivers
v0x5e38d4d1a2c0_0 .net "neg", 7 0, L_0x5e38d4d2cb80;  1 drivers
v0x5e38d4d1a3b0_0 .var "opcode", 7 0;
E_0x5e38d4cde680 .event anyedge, v0x5e38d4d197b0_0;
E_0x5e38d4cde810 .event anyedge, v0x5e38d4d193c0_0;
L_0x5e38d4d2cb80 .delay 8 (1,1,1) L_0x5e38d4d2cb80/d;
L_0x5e38d4d2cb80/d .arith/sum 8, L_0x5e38d4d2cb10, L_0x79069709d180;
L_0x5e38d4d2cfb0 .part L_0x5e38d4d2ba90, 8, 8;
L_0x5e38d4d2d050 .part L_0x5e38d4d2cfb0, 0, 3;
L_0x5e38d4d2d140 .part L_0x5e38d4d2ba90, 0, 8;
L_0x5e38d4d2d270 .part L_0x5e38d4d2ba90, 0, 8;
L_0x5e38d4d2d310 .part L_0x5e38d4d2d270, 0, 3;
L_0x5e38d4d2d3f0 .part L_0x5e38d4d2ba90, 16, 8;
L_0x5e38d4d2d490 .part L_0x5e38d4d2d3f0, 0, 3;
S_0x5e38d4ccf830 .scope module, "mux1" "mux" 3 38, 3 129 0, S_0x5e38d4cf54b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 8 "OUT";
v0x5e38d4cf8830_0 .net "IN1", 7 0, L_0x5e38d4d2c9b0;  alias, 1 drivers
v0x5e38d4d15600_0 .net "IN2", 7 0, L_0x5e38d4d2cb80;  alias, 1 drivers
v0x5e38d4d156e0_0 .net "OUT", 7 0, L_0x5e38d4d2cdd0;  alias, 1 drivers
v0x5e38d4d157a0_0 .net "S", 0 0, v0x5e38d4d194b0_0;  1 drivers
L_0x5e38d4d2cdd0 .functor MUXZ 8, L_0x5e38d4d2c9b0, L_0x5e38d4d2cb80, v0x5e38d4d194b0_0, C4<>;
S_0x5e38d4d158e0 .scope module, "mux2" "mux" 3 40, 3 129 0, S_0x5e38d4cf54b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 8 "OUT";
v0x5e38d4d15b50_0 .net "IN1", 7 0, L_0x5e38d4d2cdd0;  alias, 1 drivers
v0x5e38d4d15c10_0 .net "IN2", 7 0, L_0x5e38d4d2d140;  alias, 1 drivers
v0x5e38d4d15cd0_0 .net "OUT", 7 0, L_0x5e38d4d2cec0;  alias, 1 drivers
v0x5e38d4d15dc0_0 .net "S", 0 0, v0x5e38d4d19550_0;  1 drivers
L_0x5e38d4d2cec0 .functor MUXZ 8, L_0x5e38d4d2cdd0, L_0x5e38d4d2d140, v0x5e38d4d19550_0, C4<>;
S_0x5e38d4d15f30 .scope module, "myalu" "alu" 3 30, 4 7 0, S_0x5e38d4cf54b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v0x5e38d4d17670_0 .net "DATA1", 7 0, L_0x5e38d4d2c4c0;  alias, 1 drivers
v0x5e38d4d17730_0 .net "DATA2", 7 0, L_0x5e38d4d2cec0;  alias, 1 drivers
v0x5e38d4d177f0_0 .var "RESULT", 7 0;
v0x5e38d4d178e0_0 .net "SELECT", 2 0, v0x5e38d4d19070_0;  1 drivers
v0x5e38d4d179c0_0 .net "addOut", 7 0, L_0x5e38d4d2bf10;  1 drivers
v0x5e38d4d17a80_0 .net "andOut", 7 0, L_0x5e38d4d2bfb0;  1 drivers
v0x5e38d4d17b50_0 .net "forwardOut", 7 0, L_0x5e38d4d2b410;  1 drivers
v0x5e38d4d17c20_0 .net "orOut", 7 0, L_0x5e38d4d2c0c0;  1 drivers
E_0x5e38d4cdeaa0/0 .event anyedge, v0x5e38d4d178e0_0, v0x5e38d4d17530_0, v0x5e38d4d16bc0_0, v0x5e38d4d16640_0;
E_0x5e38d4cdeaa0/1 .event anyedge, v0x5e38d4d16fd0_0;
E_0x5e38d4cdeaa0 .event/or E_0x5e38d4cdeaa0/0, E_0x5e38d4cdeaa0/1;
S_0x5e38d4d161e0 .scope module, "addUnit" "ADD" 4 24, 4 49 0, S_0x5e38d4d15f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0x5e38d4d16450_0 .net "DATA1", 7 0, L_0x5e38d4d2c4c0;  alias, 1 drivers
v0x5e38d4d16550_0 .net "DATA2", 7 0, L_0x5e38d4d2cec0;  alias, 1 drivers
v0x5e38d4d16640_0 .net "RESULT", 7 0, L_0x5e38d4d2bf10;  alias, 1 drivers
L_0x5e38d4d2bf10 .arith/sum 8, L_0x5e38d4d2c4c0, L_0x5e38d4d2cec0;
S_0x5e38d4d16790 .scope module, "andUnit" "AND" 4 25, 4 62 0, S_0x5e38d4d15f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0x5e38d4d2bfb0 .functor AND 8, L_0x5e38d4d2c4c0, L_0x5e38d4d2cec0, C4<11111111>, C4<11111111>;
v0x5e38d4d169c0_0 .net "DATA1", 7 0, L_0x5e38d4d2c4c0;  alias, 1 drivers
v0x5e38d4d16ad0_0 .net "DATA2", 7 0, L_0x5e38d4d2cec0;  alias, 1 drivers
v0x5e38d4d16bc0_0 .net "RESULT", 7 0, L_0x5e38d4d2bfb0;  alias, 1 drivers
S_0x5e38d4d16d00 .scope module, "forwardUnit" "FORWARD" 4 23, 4 76 0, S_0x5e38d4d15f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0x5e38d4d2b410 .functor BUFZ 8, L_0x5e38d4d2cec0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5e38d4d16f10_0 .net "DATA", 7 0, L_0x5e38d4d2cec0;  alias, 1 drivers
v0x5e38d4d16fd0_0 .net "RESULT", 7 0, L_0x5e38d4d2b410;  alias, 1 drivers
S_0x5e38d4d17110 .scope module, "orUnit" "OR" 4 26, 4 89 0, S_0x5e38d4d15f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0x5e38d4d2c0c0 .functor OR 8, L_0x5e38d4d2c4c0, L_0x5e38d4d2cec0, C4<00000000>, C4<00000000>;
v0x5e38d4d17340_0 .net "DATA1", 7 0, L_0x5e38d4d2c4c0;  alias, 1 drivers
v0x5e38d4d17470_0 .net "DATA2", 7 0, L_0x5e38d4d2cec0;  alias, 1 drivers
v0x5e38d4d17530_0 .net "RESULT", 7 0, L_0x5e38d4d2c0c0;  alias, 1 drivers
S_0x5e38d4d17d80 .scope module, "myregister" "register" 3 33, 5 2 0, S_0x5e38d4cf54b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0x5e38d4d2c4c0/d .functor BUFZ 8, L_0x5e38d4d2c290, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5e38d4d2c4c0 .delay 8 (2,2,2) L_0x5e38d4d2c4c0/d;
L_0x5e38d4d2c9b0/d .functor BUFZ 8, L_0x5e38d4d2c730, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5e38d4d2c9b0 .delay 8 (2,2,2) L_0x5e38d4d2c9b0/d;
v0x5e38d4d180d0_0 .net "CLK", 0 0, v0x5e38d4d1a520_0;  alias, 1 drivers
v0x5e38d4d181b0_0 .net "IN", 7 0, v0x5e38d4d177f0_0;  alias, 1 drivers
v0x5e38d4d18270_0 .net "INADDRESS", 2 0, L_0x5e38d4d2d490;  alias, 1 drivers
v0x5e38d4d18340_0 .net "OUT1", 7 0, L_0x5e38d4d2c4c0;  alias, 1 drivers
v0x5e38d4d18400_0 .net "OUT1ADDRESS", 2 0, L_0x5e38d4d2d050;  alias, 1 drivers
v0x5e38d4d184e0_0 .net "OUT2", 7 0, L_0x5e38d4d2c9b0;  alias, 1 drivers
v0x5e38d4d185a0_0 .net "OUT2ADDRESS", 2 0, L_0x5e38d4d2d310;  alias, 1 drivers
v0x5e38d4d18660_0 .net "RESET", 0 0, v0x5e38d4d1a7c0_0;  alias, 1 drivers
v0x5e38d4d18720 .array "Register", 0 7, 7 0;
v0x5e38d4d18870_0 .net "WRITE", 0 0, v0x5e38d4d19d00_0;  1 drivers
v0x5e38d4d18930_0 .net *"_ivl_0", 7 0, L_0x5e38d4d2c290;  1 drivers
v0x5e38d4d18a10_0 .net *"_ivl_10", 4 0, L_0x5e38d4d2c7d0;  1 drivers
L_0x79069709d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e38d4d18af0_0 .net *"_ivl_13", 1 0, L_0x79069709d138;  1 drivers
v0x5e38d4d18bd0_0 .net *"_ivl_2", 4 0, L_0x5e38d4d2c330;  1 drivers
L_0x79069709d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e38d4d18cb0_0 .net *"_ivl_5", 1 0, L_0x79069709d0f0;  1 drivers
v0x5e38d4d18d90_0 .net *"_ivl_8", 7 0, L_0x5e38d4d2c730;  1 drivers
v0x5e38d4d18e70_0 .var/i "i", 31 0;
E_0x5e38d4cf9800 .event posedge, v0x5e38d4d180d0_0;
L_0x5e38d4d2c290 .array/port v0x5e38d4d18720, L_0x5e38d4d2c330;
L_0x5e38d4d2c330 .concat [ 3 2 0 0], L_0x5e38d4d2d050, L_0x79069709d0f0;
L_0x5e38d4d2c730 .array/port v0x5e38d4d18720, L_0x5e38d4d2c7d0;
L_0x5e38d4d2c7d0 .concat [ 3 2 0 0], L_0x5e38d4d2d310, L_0x79069709d138;
    .scope S_0x5e38d4d15f30;
T_0 ;
    %wait E_0x5e38d4cdeaa0;
    %load/vec4 v0x5e38d4d178e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %delay 1, 0;
    %load/vec4 v0x5e38d4d17b50_0;
    %store/vec4 v0x5e38d4d177f0_0, 0, 8;
    %jmp T_0.4;
T_0.1 ;
    %delay 2, 0;
    %load/vec4 v0x5e38d4d179c0_0;
    %store/vec4 v0x5e38d4d177f0_0, 0, 8;
    %jmp T_0.4;
T_0.2 ;
    %delay 1, 0;
    %load/vec4 v0x5e38d4d17a80_0;
    %store/vec4 v0x5e38d4d177f0_0, 0, 8;
    %jmp T_0.4;
T_0.3 ;
    %delay 1, 0;
    %load/vec4 v0x5e38d4d17c20_0;
    %store/vec4 v0x5e38d4d177f0_0, 0, 8;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5e38d4d17d80;
T_1 ;
    %wait E_0x5e38d4cf9800;
    %load/vec4 v0x5e38d4d18660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e38d4d18e70_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5e38d4d18e70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5e38d4d18e70_0;
    %store/vec4a v0x5e38d4d18720, 4, 0;
    %load/vec4 v0x5e38d4d18e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e38d4d18e70_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5e38d4d18870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %delay 1, 0;
    %load/vec4 v0x5e38d4d181b0_0;
    %load/vec4 v0x5e38d4d18270_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5e38d4d18720, 4, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5e38d4cf54b0;
T_2 ;
    %wait E_0x5e38d4cde810;
    %delay 1, 0;
    %load/vec4 v0x5e38d4d193c0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5e38d4d1a3b0_0, 0, 8;
    %load/vec4 v0x5e38d4d1a3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e38d4d19070_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e38d4d194b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e38d4d19550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e38d4d19d00_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e38d4d19070_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e38d4d194b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e38d4d19550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e38d4d19d00_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5e38d4d19070_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e38d4d194b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e38d4d19550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e38d4d19d00_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5e38d4d19070_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e38d4d194b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e38d4d19550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e38d4d19d00_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e38d4d19070_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e38d4d194b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e38d4d19550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e38d4d19d00_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5e38d4d19070_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e38d4d194b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e38d4d19550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e38d4d19d00_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5e38d4cf54b0;
T_3 ;
    %wait E_0x5e38d4cf9800;
    %load/vec4 v0x5e38d4d19c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e38d4d197b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e38d4d19890_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %delay 1, 0;
    %load/vec4 v0x5e38d4d19890_0;
    %store/vec4 v0x5e38d4d197b0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e38d4cf54b0;
T_4 ;
    %wait E_0x5e38d4cde680;
    %delay 1, 0;
    %load/vec4 v0x5e38d4d19890_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5e38d4d19890_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5e38d4cf5c00;
T_5 ;
    %vpi_call 2 39 "$readmemb", "./instr_mem.mem", v0x5e38d4d1b180 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5e38d4cf5c00;
T_6 ;
    %vpi_call 2 53 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e38d4cf5c00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e38d4d1a520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e38d4d1a7c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e38d4d1a7c0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5e38d4cf5c00;
T_7 ;
    %delay 4, 0;
    %load/vec4 v0x5e38d4d1a520_0;
    %inv;
    %store/vec4 v0x5e38d4d1a520_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "./alu.v";
    "./register.v";
