{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575646165254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575646165260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 09:29:25 2019 " "Processing started: Fri Dec 06 09:29:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575646165260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646165260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj_vga -c reloj_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off reloj_vga -c reloj_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646165261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575646165855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575646165855 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reloj_vga.vhd 2 1 " "Using design file reloj_vga.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj_vga-beh " "Found design unit 1: reloj_vga-beh" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176407 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj_vga " "Found entity 1: reloj_vga" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176407 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575646176407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reloj_vga " "Elaborating entity \"reloj_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575646176417 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga.vhd 2 1 " "Using design file vga.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Beh " "Found design unit 1: VGA-Beh" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176432 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176432 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575646176432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:U0 " "Elaborating entity \"VGA\" for hierarchy \"VGA:U0\"" {  } { { "reloj_vga.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575646176434 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga25mhz.vhd 2 1 " "Using design file vga25mhz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga25MHz-beh " "Found design unit 1: vga25MHz-beh" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176451 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga25MHz " "Found entity 1: vga25MHz" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176451 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575646176451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga25MHz VGA:U0\|vga25MHz:U0 " "Elaborating entity \"vga25MHz\" for hierarchy \"VGA:U0\|vga25MHz:U0\"" {  } { { "vga.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575646176451 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_div vga25mhz.vhd(23) " "VHDL Process Statement warning at vga25mhz.vhd(23): signal \"clk_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176452 "|reloj_vga|VGA:U0|vga25MHz:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_div vga25mhz.vhd(25) " "VHDL Process Statement warning at vga25mhz.vhd(25): signal \"clk_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176452 "|reloj_vga|VGA:U0|vga25MHz:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "relojfunc.vhd 2 1 " "Using design file relojfunc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojFUNC-Beh " "Found design unit 1: relojFUNC-Beh" {  } { { "relojfunc.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176467 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojFUNC " "Found entity 1: relojFUNC" {  } { { "relojfunc.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176467 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575646176467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojFUNC relojFUNC:U1 " "Elaborating entity \"relojFUNC\" for hierarchy \"relojFUNC:U1\"" {  } { { "reloj_vga.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575646176468 ""}
{ "Warning" "WSGN_SEARCH_FILE" "relojfunciona.vhd 2 1 " "Using design file relojfunciona.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojFUNCIONA-Beh " "Found design unit 1: relojFUNCIONA-Beh" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176484 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojFUNCIONA " "Found entity 1: relojFUNCIONA" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176484 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575646176484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojFUNCIONA relojFUNC:U1\|relojFUNCIONA:U0 " "Elaborating entity \"relojFUNCIONA\" for hierarchy \"relojFUNC:U1\|relojFUNCIONA:U0\"" {  } { { "relojfunc.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575646176485 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contCM relojfunciona.vhd(61) " "VHDL Process Statement warning at relojfunciona.vhd(61): signal \"contCM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176487 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contCH relojfunciona.vhd(62) " "VHDL Process Statement warning at relojfunciona.vhd(62): signal \"contCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176487 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "relojtotal.vhd 2 1 " "Using design file relojtotal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojTOTAL-Beh " "Found design unit 1: relojTOTAL-Beh" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176561 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojTOTAL " "Found entity 1: relojTOTAL" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176561 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575646176561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojTOTAL relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0 " "Elaborating entity \"relojTOTAL\" for hierarchy \"relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\"" {  } { { "relojfunciona.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575646176562 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sumarMIN relojtotal.vhd(29) " "VHDL Signal Declaration warning at relojtotal.vhd(29): used explicit default value for signal \"sumarMIN\" because signal was never assigned a value" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575646176564 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|relojTOTAL:U0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sumarHOR relojtotal.vhd(29) " "VHDL Signal Declaration warning at relojtotal.vhd(29): used explicit default value for signal \"sumarHOR\" because signal was never assigned a value" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575646176564 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|relojTOTAL:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorSEG relojtotal.vhd(65) " "VHDL Process Statement warning at relojtotal.vhd(65): signal \"contadorSEG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176564 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|relojTOTAL:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "divisor60seg.vhd 2 1 " "Using design file divisor60seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor60SEG-Beh " "Found design unit 1: divisor60SEG-Beh" {  } { { "divisor60seg.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/divisor60seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176579 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor60SEG " "Found entity 1: divisor60SEG" {  } { { "divisor60seg.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/divisor60seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176579 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575646176579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor60SEG relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0 " "Elaborating entity \"divisor60SEG\" for hierarchy \"relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\"" {  } { { "relojtotal.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575646176580 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nRst divisor60seg.vhd(23) " "VHDL Process Statement warning at divisor60seg.vhd(23): signal \"nRst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divisor60seg.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/divisor60seg.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176581 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|relojTOTAL:U0|divisor60SEG:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "fijarhora.vhd 2 1 " "Using design file fijarhora.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fijarHora-Beh " "Found design unit 1: fijarHora-Beh" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176596 ""} { "Info" "ISGN_ENTITY_NAME" "1 fijarHora " "Found entity 1: fijarHora" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176596 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575646176596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fijarHora relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1 " "Elaborating entity \"fijarHora\" for hierarchy \"relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\"" {  } { { "relojfunciona.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575646176597 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorMIN fijarhora.vhd(26) " "VHDL Process Statement warning at fijarhora.vhd(26): signal \"contadorMIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176598 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorMIN fijarhora.vhd(32) " "VHDL Process Statement warning at fijarhora.vhd(32): signal \"contadorMIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176598 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorMIN fijarhora.vhd(34) " "VHDL Process Statement warning at fijarhora.vhd(34): signal \"contadorMIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salidaMIN fijarhora.vhd(21) " "VHDL Process Statement warning at fijarhora.vhd(21): inferring latch(es) for signal or variable \"salidaMIN\", which holds its previous value in one or more paths through the process" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[0\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[0\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[1\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[1\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[2\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[2\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[3\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[3\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[4\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[4\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[5\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[5\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[6\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[6\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[7\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[7\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[8\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[8\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[9\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[9\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[10\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[10\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[11\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[11\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[12\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[12\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[13\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[13\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[14\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[14\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[15\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[15\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176599 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[16\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[16\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176600 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[17\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[17\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176600 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[18\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[18\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176600 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[19\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[19\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176600 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[20\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[20\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176600 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[21\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[21\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176600 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[22\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[22\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176600 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[23\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[23\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176600 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[24\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[24\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176600 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[25\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[25\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176600 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[26\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[26\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176600 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[27\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[27\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176600 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[28\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[28\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176600 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[29\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[29\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176600 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[30\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[30\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176600 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[31\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[31\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176600 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Warning" "WSGN_SEARCH_FILE" "fijarhora2.vhd 2 1 " "Using design file fijarhora2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fijarHora2-Beh " "Found design unit 1: fijarHora2-Beh" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176615 ""} { "Info" "ISGN_ENTITY_NAME" "1 fijarHora2 " "Found entity 1: fijarHora2" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176615 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575646176615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fijarHora2 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2 " "Elaborating entity \"fijarHora2\" for hierarchy \"relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\"" {  } { { "relojfunciona.vhd" "U2" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575646176616 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorHOR fijarhora2.vhd(26) " "VHDL Process Statement warning at fijarhora2.vhd(26): signal \"contadorHOR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176617 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorHOR fijarhora2.vhd(32) " "VHDL Process Statement warning at fijarhora2.vhd(32): signal \"contadorHOR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176617 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorHOR fijarhora2.vhd(34) " "VHDL Process Statement warning at fijarhora2.vhd(34): signal \"contadorHOR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176617 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salidaHOR fijarhora2.vhd(21) " "VHDL Process Statement warning at fijarhora2.vhd(21): inferring latch(es) for signal or variable \"salidaHOR\", which holds its previous value in one or more paths through the process" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575646176617 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[0\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[0\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176617 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[1\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[1\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176617 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[2\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[2\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176617 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[3\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[3\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176617 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[4\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[4\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176617 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[5\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[5\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176617 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[6\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[6\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[7\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[7\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[8\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[8\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[9\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[9\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[10\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[10\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[11\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[11\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[12\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[12\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[13\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[13\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[14\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[14\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[15\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[15\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[16\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[16\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[17\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[17\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[18\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[18\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[19\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[19\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[20\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[20\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[21\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[21\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[22\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[22\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[23\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[23\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[24\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[24\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[25\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[25\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[26\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[26\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[27\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[27\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176618 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[28\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[28\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176619 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[29\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[29\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176619 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[30\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[30\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176619 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[31\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[31\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176619 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd7segmin.vhd 2 1 " "Using design file bcd7segmin.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7SEGMIN-Beh " "Found design unit 1: bcd7SEGMIN-Beh" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176633 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7SEGMIN " "Found entity 1: bcd7SEGMIN" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176633 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575646176633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7SEGMIN relojFUNC:U1\|bcd7SEGMIN:U1 " "Elaborating entity \"bcd7SEGMIN\" for hierarchy \"relojFUNC:U1\|bcd7SEGMIN:U1\"" {  } { { "relojfunc.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575646176635 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(25) " "VHDL Process Statement warning at bcd7segmin.vhd(25): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176636 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(53) " "VHDL Process Statement warning at bcd7segmin.vhd(53): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176636 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(81) " "VHDL Process Statement warning at bcd7segmin.vhd(81): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176636 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(109) " "VHDL Process Statement warning at bcd7segmin.vhd(109): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176636 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(137) " "VHDL Process Statement warning at bcd7segmin.vhd(137): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(165) " "VHDL Process Statement warning at bcd7segmin.vhd(165): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resta bcd7segmin.vhd(19) " "VHDL Process Statement warning at bcd7segmin.vhd(19): inferring latch(es) for signal or variable \"resta\", which holds its previous value in one or more paths through the process" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[0\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[0\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[1\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[1\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[2\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[2\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[3\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[3\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[4\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[4\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[5\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[5\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[6\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[6\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[7\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[7\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[8\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[8\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[9\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[9\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[10\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[10\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[11\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[11\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[12\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[12\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[13\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[13\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[14\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[14\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[15\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[15\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[16\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[16\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[17\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[17\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[18\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[18\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[19\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[19\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[20\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[20\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[21\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[21\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[22\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[22\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[23\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[23\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[24\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[24\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[25\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[25\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[26\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[26\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[27\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[27\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176637 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[28\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[28\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176638 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[29\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[29\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176638 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[30\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[30\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176638 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[31\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[31\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176638 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd7seghor.vhd 2 1 " "Using design file bcd7seghor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7SEGHOR-Beh " "Found design unit 1: bcd7SEGHOR-Beh" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176652 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7SEGHOR " "Found entity 1: bcd7SEGHOR" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575646176652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575646176652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7SEGHOR relojFUNC:U1\|bcd7SEGHOR:U2 " "Elaborating entity \"bcd7SEGHOR\" for hierarchy \"relojFUNC:U1\|bcd7SEGHOR:U2\"" {  } { { "relojfunc.vhd" "U2" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575646176653 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7seghor.vhd(25) " "VHDL Process Statement warning at bcd7seghor.vhd(25): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7seghor.vhd(53) " "VHDL Process Statement warning at bcd7seghor.vhd(53): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7seghor.vhd(81) " "VHDL Process Statement warning at bcd7seghor.vhd(81): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resta bcd7seghor.vhd(19) " "VHDL Process Statement warning at bcd7seghor.vhd(19): inferring latch(es) for signal or variable \"resta\", which holds its previous value in one or more paths through the process" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[0\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[0\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[1\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[1\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[2\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[2\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[3\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[3\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[4\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[4\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[5\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[5\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[6\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[6\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[7\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[7\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[8\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[8\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[9\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[9\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[10\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[10\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[11\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[11\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[12\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[12\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[13\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[13\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[14\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[14\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[15\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[15\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[16\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[16\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[17\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[17\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176655 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[18\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[18\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176656 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[19\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[19\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176656 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[20\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[20\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176656 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[21\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[21\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176656 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[22\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[22\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176656 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[23\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[23\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176656 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[24\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[24\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176656 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[25\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[25\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176656 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[26\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[26\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176656 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[27\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[27\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176656 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[28\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[28\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176656 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[29\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[29\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176656 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[30\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[30\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176656 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[31\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[31\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646176656 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[2\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[2\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[2\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178530 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[1\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[1\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[1\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178530 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[0\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178530 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[3\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[3\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[3\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178531 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[4\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[4\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[4\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178531 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[5\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[5\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[5\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178531 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[6\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[6\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[6\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178531 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[7\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[7\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[7\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178531 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[8\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[8\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[8\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178531 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[9\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[9\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[9\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178531 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[10\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[10\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[10\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178531 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[11\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[11\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[11\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178531 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[12\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[12\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[12\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178531 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[13\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[13\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[13\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178531 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[14\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[14\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[14\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178531 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[15\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[15\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[15\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178532 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[16\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[16\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[16\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178532 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[17\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[17\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[17\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178532 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[18\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[18\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[18\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178532 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[19\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[19\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[19\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178532 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[20\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[20\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[20\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178532 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[21\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[21\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[21\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178533 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[22\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[22\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[22\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178533 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[23\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[23\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[23\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178533 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[24\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[24\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[24\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178533 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[25\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[25\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[25\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178533 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[26\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[26\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[26\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178533 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[27\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[27\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[27\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178533 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[28\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[28\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[28\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178533 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[29\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[29\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[29\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178533 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[30\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[30\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[30\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178533 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[31\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[31\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[31\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178534 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[7\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178534 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[6\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178534 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[5\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178534 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[4\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178534 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[3\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178534 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[2\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178534 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[1\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178534 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[0\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaOPf " "Ports D and ENA on the latch are fed by the same signal entradaOPf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178534 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[9\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178534 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[10\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178534 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[11\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178535 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[12\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178535 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[13\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178535 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[14\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178535 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[15\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178535 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[16\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178535 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[17\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178535 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[18\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178535 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[19\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178535 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[20\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178535 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[21\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178535 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[22\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178536 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[23\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178536 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[24\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178536 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[25\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178536 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[26\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178536 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[27\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178536 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[28\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178536 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[29\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178536 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[30\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178536 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[31\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178536 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[8\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178536 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[31\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[31\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[31\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178537 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[30\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[30\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[30\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178537 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[29\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[29\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[29\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178537 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[28\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[28\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[28\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178537 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[27\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[27\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[27\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178537 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[26\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[26\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[26\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178537 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[25\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[25\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[25\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178537 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[24\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[24\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[24\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178537 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[23\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[23\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[23\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178537 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[22\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[22\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[22\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178537 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[21\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[21\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[21\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178537 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[20\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[20\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[20\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178538 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[19\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[19\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[19\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178538 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[18\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[18\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[18\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178538 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[17\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[17\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[17\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178538 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[16\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[16\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[16\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178538 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[15\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[15\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[15\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178538 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[14\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[14\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[14\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178538 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[13\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[13\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[13\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178538 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[12\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[12\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[12\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178538 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[11\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[11\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[11\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178538 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[10\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[10\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[10\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178539 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[9\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[9\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[9\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178539 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[8\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[8\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[8\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178539 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[7\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[7\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[7\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178539 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[6\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[6\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[6\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178539 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[5\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[5\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[5\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178539 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[4\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[4\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[4\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178539 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[3\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[3\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[3\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178539 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[2\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[2\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[2\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178539 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[1\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[1\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[1\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178539 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[0\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178539 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[11\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178540 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[10\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178540 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[9\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178540 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[8\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178540 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[7\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178540 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[6\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178540 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[5\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178540 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[4\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178540 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[3\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178540 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[2\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178540 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[1\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178541 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[0\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaOPf " "Ports D and ENA on the latch are fed by the same signal entradaOPf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178541 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[13\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178541 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[12\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178541 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[14\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178541 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[15\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178541 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[16\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178541 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[17\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178541 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[18\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178541 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[19\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178541 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[20\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178542 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[21\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178542 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[22\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178542 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[23\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178542 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[24\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178542 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[25\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178542 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[26\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178542 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[27\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178542 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[28\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178542 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[29\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178542 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[30\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178542 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[31\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575646178543 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575646178543 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[0\] GND " "Pin \"vgaBLUE\[0\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaBLUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[1\] GND " "Pin \"vgaBLUE\[1\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaBLUE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[2\] GND " "Pin \"vgaBLUE\[2\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaBLUE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[3\] GND " "Pin \"vgaBLUE\[3\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaBLUE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[4\] GND " "Pin \"vgaBLUE\[4\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaBLUE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[5\] GND " "Pin \"vgaBLUE\[5\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaBLUE[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[6\] GND " "Pin \"vgaBLUE\[6\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaBLUE[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[7\] GND " "Pin \"vgaBLUE\[7\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaBLUE[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[0\] GND " "Pin \"vgaGREEN\[0\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaGREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[1\] GND " "Pin \"vgaGREEN\[1\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaGREEN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[2\] GND " "Pin \"vgaGREEN\[2\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaGREEN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[3\] GND " "Pin \"vgaGREEN\[3\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaGREEN[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[4\] GND " "Pin \"vgaGREEN\[4\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaGREEN[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[5\] GND " "Pin \"vgaGREEN\[5\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaGREEN[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[6\] GND " "Pin \"vgaGREEN\[6\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaGREEN[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[7\] GND " "Pin \"vgaGREEN\[7\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaGREEN[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLANK VCC " "Pin \"vgaBLANK\" is stuck at VCC" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaBLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaSYNC GND " "Pin \"vgaSYNC\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575646179075 "|reloj_vga|vgaSYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575646179075 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575646179201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575646180708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575646180708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1529 " "Implemented 1529 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575646180850 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575646180850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1494 " "Implemented 1494 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575646180850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575646180850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 314 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 314 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575646180902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 09:29:40 2019 " "Processing ended: Fri Dec 06 09:29:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575646180902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575646180902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575646180902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575646180902 ""}
