Release 8.1.03i Map I.27
Xilinx Mapping Report File for Design 'ga'

Design Information
------------------
Command Line   : C:\EDA\Xilinx_ISE_8.1i\bin\nt\map.exe -ise
D:/Designs/GA_eval/par/GA/GA.ise -intstyle ise -p xc3s1500-fg676-4 -timing
-logic_opt on -ol high -xe n -t 1 -cm speed -ignore_keep_hierarchy -pr b -k 5
-bp -o ga_map.ncd ga.ngd ga.pcf 
Target Device  : xc3s1500
Target Package : fg676
Target Speed   : -4
Mapper Version : spartan3 -- $Revision: 1.1 $
Mapped Date    : Fri Nov 03 20:21:06 2006

Design Summary
--------------
Number of errors:      0
Number of warnings:    4
Logic Utilization:
  Number of Slice Flip Flops:       1,104 out of  26,624    4%
  Number of 4 input LUTs:           1,447 out of  26,624    5%
Logic Distribution:
  Number of occupied Slices:                        1,142 out of  13,312    8%
    Number of Slices containing only related logic:   1,142 out of   1,142  100%
    Number of Slices containing unrelated logic:          0 out of   1,142    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          1,459 out of  26,624    5%
  Number used as logic:              1,447
  Number used as a route-thru:          12
  Number of bonded IOBs:               59 out of     487   12%
    IOB Flip Flops:                    57
  Number of MULT18X18s:                1 out of      32    3%
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  22,818
Additional JTAG gate count for IOBs:  2,832
Peak Memory Usage:  239 MB

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Additional Device Resource Counts

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:367 - The signal <U5/scalFitSum_0[5]_REPLICA_20> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U5/scalFitSum_0[4]_REPLICA_23> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U5/scalFitSum(7)_REPLICA_27> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U5/scalFitSum_0[6]_REPLICA_11> is
   incomplete. The signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:535 - The following Virtex BUFG(s) is/are being retargetted to
   Virtex2 BUFGMUX(s) with input tied to I0 and Select pin tied to constant 0:
   BUFGP symbol "clk_ibuf" (output signal=clk_c)
INFO:MapLib:331 - Block RAM optimization summary:
INFO:MapLib:333 - No optimization performed
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs in the
   schematic.
INFO:Pack:1716 - Initializing temperature to 85.000 Celcius. (default - Range:
   0.000 to 85.000 Celcius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   9 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		GND
GND 		U11/GND
VCC 		U11/VCC
GND 		U4/U1/GND
VCC 		U4/U1/VCC
GND 		U5/GND
VCC 		U5/VCC
VCC 		U8/VCC
VCC 		VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| best_fit(0)                        | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| best_fit(1)                        | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| best_fit(2)                        | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| best_fit(3)                        | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| best_fit(4)                        | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| best_fit(5)                        | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| best_fit(6)                        | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| best_fit(7)                        | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| best_gene(0)                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| best_gene(1)                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| best_gene(2)                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| best_gene(3)                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| best_gene(4)                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| best_gene(5)                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| best_gene(6)                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| best_gene(7)                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| clk                                | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| crossMethod_i(0)                   | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| crossMethod_i(1)                   | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| fit_limit_reach                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ga_fin                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| mutMethod_i(0)                     | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| mutMethod_i(1)                     | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| rst_n                              | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| run_ga_i                           | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_1_i(0)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_1_i(1)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_1_i(2)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_1_i(3)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_1_i(4)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_1_i(5)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_1_i(6)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_1_i(7)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_1_i(8)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_1_i(9)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_1_i(10)                       | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_1_i(11)                       | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_1_i(12)                       | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_1_i(13)                       | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_1_i(14)                       | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_1_i(15)                       | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_2_i(0)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_2_i(1)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_2_i(2)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_2_i(3)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_2_i(4)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_2_i(5)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_3_i(0)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_3_i(1)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_3_i(2)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_3_i(3)                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_i(0)                          | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_i(1)                          | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_i(2)                          | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_i(3)                          | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_i(4)                          | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_i(5)                          | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_i(6)                          | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| seed_i(7)                          | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group Summary
------------------------------
No area groups were found in this design.

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic  | Absolute   |Number of  
                                            |            |            | Levels | Slack      |errors     
------------------------------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" 13 ns HIGH  | 13.000ns   | 11.491ns   | 13     | 1.509ns    | 0         
  50%                                       |            |            |        |            |           
------------------------------------------------------------------------------------------------------


All constraints were met.

Section 12 - Configuration String Details
--------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Additional Device Resource Counts
----------------------------------------------
Number of JTAG Gates for IOBs = 59
Number of Equivalent Gates for Design = 22,818
Number of RPM Macros = 0
Number of Hard Macros = 0
DCIRESETs = 0
CAPTUREs = 0
BSCANs = 0
STARTUPs = 0
DCMs = 0
GCLKs = 1
ICAPs = 0
18X18 Multipliers = 1
Block RAMs = 0
Total Registers (Flops & Latches in Slices & IOBs) not driven by LUTs = 406
IOB Dual-Rate Flops not driven by LUTs = 0
IOB Dual-Rate Flops = 0
IOB Slave Pads = 0
IOB Master Pads = 0
IOB Latches not driven by LUTs = 0
IOB Latches = 0
IOB Flip Flops not driven by LUTs = 56
IOB Flip Flops = 57
Unbonded IOBs = 0
Bonded IOBs = 59
XORs = 28
CARRY_INITs = 57
CARRY_SKIPs = 0
CARRY_MUXes = 107
Shift Registers = 0
Static Shift Registers = 0
Dynamic Shift Registers = 0
16x1 ROMs = 0
16x1 RAMs = 0
32x1 RAMs = 0
Dual Port RAMs = 0
MUXFs = 140
MULT_ANDs = 10
4 input LUTs used as Route-Thrus = 12
4 input LUTs = 1447
Slice Latches not driven by LUTs = 0
Slice Latches = 0
Slice Flip Flops not driven by LUTs = 350
Slice Flip Flops = 1104
SliceMs = 16
SliceLs = 1126
Slices = 1142
Multiplier(11,4) = 1
F6 Muxes = 24
F5 Muxes = 108
F8 Muxes = 0
F7 Muxes = 8
Number of LUT signals with 4 loads = 30
Number of LUT signals with 3 loads = 71
Number of LUT signals with 2 loads = 265
Number of LUT signals with 1 load = 942
NGM Average fanout of LUT = 2.65
NGM Maximum fanout of LUT = 112
NGM Average fanin for LUT = 3.1663
Number of LUT symbols = 1437
