#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1abc230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1abc3c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1aae2d0 .functor NOT 1, L_0x1b10140, C4<0>, C4<0>, C4<0>;
L_0x1b0ff20 .functor XOR 2, L_0x1b0fdc0, L_0x1b0fe80, C4<00>, C4<00>;
L_0x1b10030 .functor XOR 2, L_0x1b0ff20, L_0x1b0ff90, C4<00>, C4<00>;
v0x1b0a300_0 .net *"_ivl_10", 1 0, L_0x1b0ff90;  1 drivers
v0x1b0a400_0 .net *"_ivl_12", 1 0, L_0x1b10030;  1 drivers
v0x1b0a4e0_0 .net *"_ivl_2", 1 0, L_0x1b0d6c0;  1 drivers
v0x1b0a5a0_0 .net *"_ivl_4", 1 0, L_0x1b0fdc0;  1 drivers
v0x1b0a680_0 .net *"_ivl_6", 1 0, L_0x1b0fe80;  1 drivers
v0x1b0a7b0_0 .net *"_ivl_8", 1 0, L_0x1b0ff20;  1 drivers
v0x1b0a890_0 .net "a", 0 0, v0x1b06630_0;  1 drivers
v0x1b0a930_0 .net "b", 0 0, v0x1b066d0_0;  1 drivers
v0x1b0a9d0_0 .net "c", 0 0, v0x1b06770_0;  1 drivers
v0x1b0aa70_0 .var "clk", 0 0;
v0x1b0ab10_0 .net "d", 0 0, v0x1b068b0_0;  1 drivers
v0x1b0abb0_0 .net "out_pos_dut", 0 0, L_0x1b0fc40;  1 drivers
v0x1b0ac50_0 .net "out_pos_ref", 0 0, L_0x1b0c180;  1 drivers
v0x1b0acf0_0 .net "out_sop_dut", 0 0, L_0x1b0d0e0;  1 drivers
v0x1b0ad90_0 .net "out_sop_ref", 0 0, L_0x1ae0de0;  1 drivers
v0x1b0ae30_0 .var/2u "stats1", 223 0;
v0x1b0aed0_0 .var/2u "strobe", 0 0;
v0x1b0af70_0 .net "tb_match", 0 0, L_0x1b10140;  1 drivers
v0x1b0b040_0 .net "tb_mismatch", 0 0, L_0x1aae2d0;  1 drivers
v0x1b0b0e0_0 .net "wavedrom_enable", 0 0, v0x1b06b80_0;  1 drivers
v0x1b0b1b0_0 .net "wavedrom_title", 511 0, v0x1b06c20_0;  1 drivers
L_0x1b0d6c0 .concat [ 1 1 0 0], L_0x1b0c180, L_0x1ae0de0;
L_0x1b0fdc0 .concat [ 1 1 0 0], L_0x1b0c180, L_0x1ae0de0;
L_0x1b0fe80 .concat [ 1 1 0 0], L_0x1b0fc40, L_0x1b0d0e0;
L_0x1b0ff90 .concat [ 1 1 0 0], L_0x1b0c180, L_0x1ae0de0;
L_0x1b10140 .cmp/eeq 2, L_0x1b0d6c0, L_0x1b10030;
S_0x1abc550 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1abc3c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1aae6b0 .functor AND 1, v0x1b06770_0, v0x1b068b0_0, C4<1>, C4<1>;
L_0x1aaea90 .functor NOT 1, v0x1b06630_0, C4<0>, C4<0>, C4<0>;
L_0x1aaee70 .functor NOT 1, v0x1b066d0_0, C4<0>, C4<0>, C4<0>;
L_0x1aaf0f0 .functor AND 1, L_0x1aaea90, L_0x1aaee70, C4<1>, C4<1>;
L_0x1ac6dc0 .functor AND 1, L_0x1aaf0f0, v0x1b06770_0, C4<1>, C4<1>;
L_0x1ae0de0 .functor OR 1, L_0x1aae6b0, L_0x1ac6dc0, C4<0>, C4<0>;
L_0x1b0b600 .functor NOT 1, v0x1b066d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b0b670 .functor OR 1, L_0x1b0b600, v0x1b068b0_0, C4<0>, C4<0>;
L_0x1b0b780 .functor AND 1, v0x1b06770_0, L_0x1b0b670, C4<1>, C4<1>;
L_0x1b0b840 .functor NOT 1, v0x1b06630_0, C4<0>, C4<0>, C4<0>;
L_0x1b0b910 .functor OR 1, L_0x1b0b840, v0x1b066d0_0, C4<0>, C4<0>;
L_0x1b0b980 .functor AND 1, L_0x1b0b780, L_0x1b0b910, C4<1>, C4<1>;
L_0x1b0bb00 .functor NOT 1, v0x1b066d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b0bb70 .functor OR 1, L_0x1b0bb00, v0x1b068b0_0, C4<0>, C4<0>;
L_0x1b0ba90 .functor AND 1, v0x1b06770_0, L_0x1b0bb70, C4<1>, C4<1>;
L_0x1b0bd00 .functor NOT 1, v0x1b06630_0, C4<0>, C4<0>, C4<0>;
L_0x1b0be00 .functor OR 1, L_0x1b0bd00, v0x1b068b0_0, C4<0>, C4<0>;
L_0x1b0bec0 .functor AND 1, L_0x1b0ba90, L_0x1b0be00, C4<1>, C4<1>;
L_0x1b0c070 .functor XNOR 1, L_0x1b0b980, L_0x1b0bec0, C4<0>, C4<0>;
v0x1aadc00_0 .net *"_ivl_0", 0 0, L_0x1aae6b0;  1 drivers
v0x1aae000_0 .net *"_ivl_12", 0 0, L_0x1b0b600;  1 drivers
v0x1aae3e0_0 .net *"_ivl_14", 0 0, L_0x1b0b670;  1 drivers
v0x1aae7c0_0 .net *"_ivl_16", 0 0, L_0x1b0b780;  1 drivers
v0x1aaeba0_0 .net *"_ivl_18", 0 0, L_0x1b0b840;  1 drivers
v0x1aaef80_0 .net *"_ivl_2", 0 0, L_0x1aaea90;  1 drivers
v0x1aaf200_0 .net *"_ivl_20", 0 0, L_0x1b0b910;  1 drivers
v0x1b04ba0_0 .net *"_ivl_24", 0 0, L_0x1b0bb00;  1 drivers
v0x1b04c80_0 .net *"_ivl_26", 0 0, L_0x1b0bb70;  1 drivers
v0x1b04d60_0 .net *"_ivl_28", 0 0, L_0x1b0ba90;  1 drivers
v0x1b04e40_0 .net *"_ivl_30", 0 0, L_0x1b0bd00;  1 drivers
v0x1b04f20_0 .net *"_ivl_32", 0 0, L_0x1b0be00;  1 drivers
v0x1b05000_0 .net *"_ivl_36", 0 0, L_0x1b0c070;  1 drivers
L_0x7f6b2f005018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b050c0_0 .net *"_ivl_38", 0 0, L_0x7f6b2f005018;  1 drivers
v0x1b051a0_0 .net *"_ivl_4", 0 0, L_0x1aaee70;  1 drivers
v0x1b05280_0 .net *"_ivl_6", 0 0, L_0x1aaf0f0;  1 drivers
v0x1b05360_0 .net *"_ivl_8", 0 0, L_0x1ac6dc0;  1 drivers
v0x1b05440_0 .net "a", 0 0, v0x1b06630_0;  alias, 1 drivers
v0x1b05500_0 .net "b", 0 0, v0x1b066d0_0;  alias, 1 drivers
v0x1b055c0_0 .net "c", 0 0, v0x1b06770_0;  alias, 1 drivers
v0x1b05680_0 .net "d", 0 0, v0x1b068b0_0;  alias, 1 drivers
v0x1b05740_0 .net "out_pos", 0 0, L_0x1b0c180;  alias, 1 drivers
v0x1b05800_0 .net "out_sop", 0 0, L_0x1ae0de0;  alias, 1 drivers
v0x1b058c0_0 .net "pos0", 0 0, L_0x1b0b980;  1 drivers
v0x1b05980_0 .net "pos1", 0 0, L_0x1b0bec0;  1 drivers
L_0x1b0c180 .functor MUXZ 1, L_0x7f6b2f005018, L_0x1b0b980, L_0x1b0c070, C4<>;
S_0x1b05b00 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1abc3c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1b06630_0 .var "a", 0 0;
v0x1b066d0_0 .var "b", 0 0;
v0x1b06770_0 .var "c", 0 0;
v0x1b06810_0 .net "clk", 0 0, v0x1b0aa70_0;  1 drivers
v0x1b068b0_0 .var "d", 0 0;
v0x1b069a0_0 .var/2u "fail", 0 0;
v0x1b06a40_0 .var/2u "fail1", 0 0;
v0x1b06ae0_0 .net "tb_match", 0 0, L_0x1b10140;  alias, 1 drivers
v0x1b06b80_0 .var "wavedrom_enable", 0 0;
v0x1b06c20_0 .var "wavedrom_title", 511 0;
E_0x1ababa0/0 .event negedge, v0x1b06810_0;
E_0x1ababa0/1 .event posedge, v0x1b06810_0;
E_0x1ababa0 .event/or E_0x1ababa0/0, E_0x1ababa0/1;
S_0x1b05e30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1b05b00;
 .timescale -12 -12;
v0x1b06070_0 .var/2s "i", 31 0;
E_0x1abaa40 .event posedge, v0x1b06810_0;
S_0x1b06170 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1b05b00;
 .timescale -12 -12;
v0x1b06370_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b06450 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1b05b00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b06e00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1abc3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b0c330 .functor NOT 1, v0x1b06630_0, C4<0>, C4<0>, C4<0>;
L_0x1b0c3c0 .functor NOT 1, v0x1b066d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b0c560 .functor AND 1, L_0x1b0c330, L_0x1b0c3c0, C4<1>, C4<1>;
L_0x1b0c670 .functor AND 1, L_0x1b0c560, v0x1b06770_0, C4<1>, C4<1>;
L_0x1b0c870 .functor NOT 1, v0x1b068b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b0c9f0 .functor AND 1, L_0x1b0c670, L_0x1b0c870, C4<1>, C4<1>;
L_0x1b0cb40 .functor AND 1, v0x1b06630_0, v0x1b066d0_0, C4<1>, C4<1>;
L_0x1b0ccc0 .functor AND 1, L_0x1b0cb40, v0x1b06770_0, C4<1>, C4<1>;
L_0x1b0cdd0 .functor NOT 1, v0x1b068b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b0ce40 .functor AND 1, L_0x1b0ccc0, L_0x1b0cdd0, C4<1>, C4<1>;
L_0x1b0cfb0 .functor OR 1, L_0x1b0c9f0, L_0x1b0ce40, C4<0>, C4<0>;
L_0x1b0d070 .functor AND 1, v0x1b06630_0, v0x1b066d0_0, C4<1>, C4<1>;
L_0x1b0d150 .functor AND 1, L_0x1b0d070, v0x1b06770_0, C4<1>, C4<1>;
L_0x1b0d210 .functor AND 1, L_0x1b0d150, v0x1b068b0_0, C4<1>, C4<1>;
L_0x1b0d0e0 .functor OR 1, L_0x1b0cfb0, L_0x1b0d210, C4<0>, C4<0>;
L_0x1b0d440 .functor NOT 1, v0x1b06630_0, C4<0>, C4<0>, C4<0>;
L_0x1b0d540 .functor NOT 1, v0x1b066d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b0d5b0 .functor OR 1, L_0x1b0d440, L_0x1b0d540, C4<0>, C4<0>;
L_0x1b0d760 .functor NOT 1, v0x1b06770_0, C4<0>, C4<0>, C4<0>;
L_0x1b0d7d0 .functor OR 1, L_0x1b0d5b0, L_0x1b0d760, C4<0>, C4<0>;
L_0x1b0d990 .functor NOT 1, v0x1b06630_0, C4<0>, C4<0>, C4<0>;
L_0x1b0da00 .functor OR 1, L_0x1b0d990, v0x1b066d0_0, C4<0>, C4<0>;
L_0x1b0db80 .functor NOT 1, v0x1b068b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b0dbf0 .functor OR 1, L_0x1b0da00, L_0x1b0db80, C4<0>, C4<0>;
L_0x1b0ddd0 .functor AND 1, L_0x1b0d7d0, L_0x1b0dbf0, C4<1>, C4<1>;
L_0x1b0dee0 .functor NOT 1, v0x1b066d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b0e030 .functor OR 1, v0x1b06630_0, L_0x1b0dee0, C4<0>, C4<0>;
L_0x1b0e0f0 .functor NOT 1, v0x1b06770_0, C4<0>, C4<0>, C4<0>;
L_0x1b0e250 .functor OR 1, L_0x1b0e030, L_0x1b0e0f0, C4<0>, C4<0>;
L_0x1b0e360 .functor OR 1, L_0x1b0e250, v0x1b068b0_0, C4<0>, C4<0>;
L_0x1b0e520 .functor AND 1, L_0x1b0ddd0, L_0x1b0e360, C4<1>, C4<1>;
L_0x1b0e630 .functor NOT 1, v0x1b066d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b0e7b0 .functor OR 1, v0x1b06630_0, L_0x1b0e630, C4<0>, C4<0>;
L_0x1b0e870 .functor OR 1, L_0x1b0e7b0, v0x1b06770_0, C4<0>, C4<0>;
L_0x1b0ea50 .functor NOT 1, v0x1b068b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b0eac0 .functor OR 1, L_0x1b0e870, L_0x1b0ea50, C4<0>, C4<0>;
L_0x1b0ed00 .functor AND 1, L_0x1b0e520, L_0x1b0eac0, C4<1>, C4<1>;
L_0x1b0ee10 .functor OR 1, v0x1b06630_0, v0x1b066d0_0, C4<0>, C4<0>;
L_0x1b0ebd0 .functor NOT 1, v0x1b06770_0, C4<0>, C4<0>, C4<0>;
L_0x1b0ec40 .functor OR 1, L_0x1b0ee10, L_0x1b0ebd0, C4<0>, C4<0>;
L_0x1b0f160 .functor NOT 1, v0x1b068b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b0f1d0 .functor OR 1, L_0x1b0ec40, L_0x1b0f160, C4<0>, C4<0>;
L_0x1b0f440 .functor AND 1, L_0x1b0ed00, L_0x1b0f1d0, C4<1>, C4<1>;
L_0x1b0f550 .functor OR 1, v0x1b06630_0, v0x1b066d0_0, C4<0>, C4<0>;
L_0x1b0f940 .functor OR 1, L_0x1b0f550, v0x1b06770_0, C4<0>, C4<0>;
L_0x1b0fa00 .functor OR 1, L_0x1b0f940, v0x1b068b0_0, C4<0>, C4<0>;
L_0x1b0fc40 .functor AND 1, L_0x1b0f440, L_0x1b0fa00, C4<1>, C4<1>;
v0x1b06fc0_0 .net *"_ivl_0", 0 0, L_0x1b0c330;  1 drivers
v0x1b070a0_0 .net *"_ivl_10", 0 0, L_0x1b0c9f0;  1 drivers
v0x1b07180_0 .net *"_ivl_12", 0 0, L_0x1b0cb40;  1 drivers
v0x1b07270_0 .net *"_ivl_14", 0 0, L_0x1b0ccc0;  1 drivers
v0x1b07350_0 .net *"_ivl_16", 0 0, L_0x1b0cdd0;  1 drivers
v0x1b07480_0 .net *"_ivl_18", 0 0, L_0x1b0ce40;  1 drivers
v0x1b07560_0 .net *"_ivl_2", 0 0, L_0x1b0c3c0;  1 drivers
v0x1b07640_0 .net *"_ivl_20", 0 0, L_0x1b0cfb0;  1 drivers
v0x1b07720_0 .net *"_ivl_22", 0 0, L_0x1b0d070;  1 drivers
v0x1b07890_0 .net *"_ivl_24", 0 0, L_0x1b0d150;  1 drivers
v0x1b07970_0 .net *"_ivl_26", 0 0, L_0x1b0d210;  1 drivers
v0x1b07a50_0 .net *"_ivl_30", 0 0, L_0x1b0d440;  1 drivers
v0x1b07b30_0 .net *"_ivl_32", 0 0, L_0x1b0d540;  1 drivers
v0x1b07c10_0 .net *"_ivl_34", 0 0, L_0x1b0d5b0;  1 drivers
v0x1b07cf0_0 .net *"_ivl_36", 0 0, L_0x1b0d760;  1 drivers
v0x1b07dd0_0 .net *"_ivl_38", 0 0, L_0x1b0d7d0;  1 drivers
v0x1b07eb0_0 .net *"_ivl_4", 0 0, L_0x1b0c560;  1 drivers
v0x1b080a0_0 .net *"_ivl_40", 0 0, L_0x1b0d990;  1 drivers
v0x1b08180_0 .net *"_ivl_42", 0 0, L_0x1b0da00;  1 drivers
v0x1b08260_0 .net *"_ivl_44", 0 0, L_0x1b0db80;  1 drivers
v0x1b08340_0 .net *"_ivl_46", 0 0, L_0x1b0dbf0;  1 drivers
v0x1b08420_0 .net *"_ivl_48", 0 0, L_0x1b0ddd0;  1 drivers
v0x1b08500_0 .net *"_ivl_50", 0 0, L_0x1b0dee0;  1 drivers
v0x1b085e0_0 .net *"_ivl_52", 0 0, L_0x1b0e030;  1 drivers
v0x1b086c0_0 .net *"_ivl_54", 0 0, L_0x1b0e0f0;  1 drivers
v0x1b087a0_0 .net *"_ivl_56", 0 0, L_0x1b0e250;  1 drivers
v0x1b08880_0 .net *"_ivl_58", 0 0, L_0x1b0e360;  1 drivers
v0x1b08960_0 .net *"_ivl_6", 0 0, L_0x1b0c670;  1 drivers
v0x1b08a40_0 .net *"_ivl_60", 0 0, L_0x1b0e520;  1 drivers
v0x1b08b20_0 .net *"_ivl_62", 0 0, L_0x1b0e630;  1 drivers
v0x1b08c00_0 .net *"_ivl_64", 0 0, L_0x1b0e7b0;  1 drivers
v0x1b08ce0_0 .net *"_ivl_66", 0 0, L_0x1b0e870;  1 drivers
v0x1b08dc0_0 .net *"_ivl_68", 0 0, L_0x1b0ea50;  1 drivers
v0x1b090b0_0 .net *"_ivl_70", 0 0, L_0x1b0eac0;  1 drivers
v0x1b09190_0 .net *"_ivl_72", 0 0, L_0x1b0ed00;  1 drivers
v0x1b09270_0 .net *"_ivl_74", 0 0, L_0x1b0ee10;  1 drivers
v0x1b09350_0 .net *"_ivl_76", 0 0, L_0x1b0ebd0;  1 drivers
v0x1b09430_0 .net *"_ivl_78", 0 0, L_0x1b0ec40;  1 drivers
v0x1b09510_0 .net *"_ivl_8", 0 0, L_0x1b0c870;  1 drivers
v0x1b095f0_0 .net *"_ivl_80", 0 0, L_0x1b0f160;  1 drivers
v0x1b096d0_0 .net *"_ivl_82", 0 0, L_0x1b0f1d0;  1 drivers
v0x1b097b0_0 .net *"_ivl_84", 0 0, L_0x1b0f440;  1 drivers
v0x1b09890_0 .net *"_ivl_86", 0 0, L_0x1b0f550;  1 drivers
v0x1b09970_0 .net *"_ivl_88", 0 0, L_0x1b0f940;  1 drivers
v0x1b09a50_0 .net *"_ivl_90", 0 0, L_0x1b0fa00;  1 drivers
v0x1b09b30_0 .net "a", 0 0, v0x1b06630_0;  alias, 1 drivers
v0x1b09bd0_0 .net "b", 0 0, v0x1b066d0_0;  alias, 1 drivers
v0x1b09cc0_0 .net "c", 0 0, v0x1b06770_0;  alias, 1 drivers
v0x1b09db0_0 .net "d", 0 0, v0x1b068b0_0;  alias, 1 drivers
v0x1b09ea0_0 .net "out_pos", 0 0, L_0x1b0fc40;  alias, 1 drivers
v0x1b09f60_0 .net "out_sop", 0 0, L_0x1b0d0e0;  alias, 1 drivers
S_0x1b0a0e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1abc3c0;
 .timescale -12 -12;
E_0x1aa39f0 .event anyedge, v0x1b0aed0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b0aed0_0;
    %nor/r;
    %assign/vec4 v0x1b0aed0_0, 0;
    %wait E_0x1aa39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b05b00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b069a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b06a40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b05b00;
T_4 ;
    %wait E_0x1ababa0;
    %load/vec4 v0x1b06ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b069a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b05b00;
T_5 ;
    %wait E_0x1abaa40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b068b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b06770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b066d0_0, 0;
    %assign/vec4 v0x1b06630_0, 0;
    %wait E_0x1abaa40;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b068b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b06770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b066d0_0, 0;
    %assign/vec4 v0x1b06630_0, 0;
    %wait E_0x1abaa40;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b068b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b06770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b066d0_0, 0;
    %assign/vec4 v0x1b06630_0, 0;
    %wait E_0x1abaa40;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b068b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b06770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b066d0_0, 0;
    %assign/vec4 v0x1b06630_0, 0;
    %wait E_0x1abaa40;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b068b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b06770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b066d0_0, 0;
    %assign/vec4 v0x1b06630_0, 0;
    %wait E_0x1abaa40;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b068b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b06770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b066d0_0, 0;
    %assign/vec4 v0x1b06630_0, 0;
    %wait E_0x1abaa40;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b068b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b06770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b066d0_0, 0;
    %assign/vec4 v0x1b06630_0, 0;
    %wait E_0x1abaa40;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b068b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b06770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b066d0_0, 0;
    %assign/vec4 v0x1b06630_0, 0;
    %wait E_0x1abaa40;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b068b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b06770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b066d0_0, 0;
    %assign/vec4 v0x1b06630_0, 0;
    %wait E_0x1abaa40;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b068b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b06770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b066d0_0, 0;
    %assign/vec4 v0x1b06630_0, 0;
    %wait E_0x1abaa40;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b068b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b06770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b066d0_0, 0;
    %assign/vec4 v0x1b06630_0, 0;
    %wait E_0x1abaa40;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b068b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b06770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b066d0_0, 0;
    %assign/vec4 v0x1b06630_0, 0;
    %wait E_0x1abaa40;
    %load/vec4 v0x1b069a0_0;
    %store/vec4 v0x1b06a40_0, 0, 1;
    %fork t_1, S_0x1b05e30;
    %jmp t_0;
    .scope S_0x1b05e30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b06070_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1b06070_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1abaa40;
    %load/vec4 v0x1b06070_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b068b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b06770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b066d0_0, 0;
    %assign/vec4 v0x1b06630_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b06070_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b06070_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1b05b00;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ababa0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b068b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b06770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b066d0_0, 0;
    %assign/vec4 v0x1b06630_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1b069a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1b06a40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1abc3c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b0aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b0aed0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1abc3c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b0aa70_0;
    %inv;
    %store/vec4 v0x1b0aa70_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1abc3c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b06810_0, v0x1b0b040_0, v0x1b0a890_0, v0x1b0a930_0, v0x1b0a9d0_0, v0x1b0ab10_0, v0x1b0ad90_0, v0x1b0acf0_0, v0x1b0ac50_0, v0x1b0abb0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1abc3c0;
T_9 ;
    %load/vec4 v0x1b0ae30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1b0ae30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b0ae30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1b0ae30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1b0ae30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b0ae30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1b0ae30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b0ae30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b0ae30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b0ae30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1abc3c0;
T_10 ;
    %wait E_0x1ababa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b0ae30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b0ae30_0, 4, 32;
    %load/vec4 v0x1b0af70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1b0ae30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b0ae30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b0ae30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b0ae30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1b0ad90_0;
    %load/vec4 v0x1b0ad90_0;
    %load/vec4 v0x1b0acf0_0;
    %xor;
    %load/vec4 v0x1b0ad90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1b0ae30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b0ae30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1b0ae30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b0ae30_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1b0ac50_0;
    %load/vec4 v0x1b0ac50_0;
    %load/vec4 v0x1b0abb0_0;
    %xor;
    %load/vec4 v0x1b0ac50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1b0ae30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b0ae30_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1b0ae30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b0ae30_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/ece241_2013_q2/iter4/response0/top_module.sv";
