

================================================================
== Vitis HLS Report for 'bnn_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Sun Jun 23 03:37:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.893 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      204|      204|  1.020 us|  1.020 us|  204|  204|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |      202|      202|         5|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     225|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      165|      49|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     109|    -|
|Register             |        -|     -|      237|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      402|     383|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   3|  165|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_152_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln16_fu_162_p2      |         +|   0|  0|  21|          14|          14|
    |add_ln18_fu_214_p2      |         +|   0|  0|  39|          32|          32|
    |addr_cmp_fu_188_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln15_fu_146_p2     |      icmp|   0|  0|  14|           7|           6|
    |reuse_select_fu_208_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_fu_194_p2      |       xor|   0|  0|  32|          32|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 225|         158|         183|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1              |   9|          2|    7|         14|
    |data_address0                     |  14|          3|   14|         42|
    |j_fu_56                           |   9|          2|    7|         14|
    |reuse_addr_reg_fu_48              |   9|          2|   64|        128|
    |reuse_reg_fu_52                   |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 109|         24|  130|        275|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_275                  |   1|   0|    1|          0|
    |addr_cmp_reg_275_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |data_addr_reg_270                 |  14|   0|   14|          0|
    |data_addr_reg_270_pp0_iter1_reg   |  14|   0|   14|          0|
    |data_load_reg_285                 |  32|   0|   32|          0|
    |icmp_ln15_reg_251                 |   1|   0|    1|          0|
    |j_fu_56                           |   7|   0|    7|          0|
    |mul_ln18_reg_290                  |  32|   0|   32|          0|
    |reuse_addr_reg_fu_48              |  64|   0|   64|          0|
    |reuse_reg_fu_52                   |  32|   0|   32|          0|
    |xor_ln18_reg_280                  |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 237|   0|  237|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_1|  return value|
|phi_mul           |   in|   14|     ap_none|                       phi_mul|        scalar|
|in_r_address0     |  out|   14|   ap_memory|                          in_r|         array|
|in_r_ce0          |  out|    1|   ap_memory|                          in_r|         array|
|in_r_q0           |   in|   32|   ap_memory|                          in_r|         array|
|w_address0        |  out|   14|   ap_memory|                             w|         array|
|w_ce0             |  out|    1|   ap_memory|                             w|         array|
|w_q0              |   in|   32|   ap_memory|                             w|         array|
|addr_in_address0  |  out|   14|   ap_memory|                       addr_in|         array|
|addr_in_ce0       |  out|    1|   ap_memory|                       addr_in|         array|
|addr_in_q0        |   in|   32|   ap_memory|                       addr_in|         array|
|data_address0     |  out|   14|   ap_memory|                          data|         array|
|data_ce0          |  out|    1|   ap_memory|                          data|         array|
|data_we0          |  out|    1|   ap_memory|                          data|         array|
|data_d0           |  out|   32|   ap_memory|                          data|         array|
|data_q0           |   in|   32|   ap_memory|                          data|         array|
|alpha             |   in|   32|     ap_none|                         alpha|        scalar|
+------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %alpha"   --->   Operation 15 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%phi_mul_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %phi_mul"   --->   Operation 16 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln13 = store i7 0, i7 %j" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 17 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 21 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln15 = icmp_eq  i7 %j_1, i7 100" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 22 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%add_ln15 = add i7 %j_1, i7 1" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 23 'add' 'add_ln15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.i.split, void %_Z2g1iPiiS_S_S_.exit.exitStub" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 24 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i7 %j_1" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 25 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.05ns)   --->   "%add_ln16 = add i14 %zext_ln15, i14 %phi_mul_read" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:16->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 26 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i14 %add_ln16" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 27 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_r_addr = getelementptr i32 %in_r, i64 0, i64 %zext_ln17" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 28 'getelementptr' 'in_r_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.29ns)   --->   "%in_r_load = load i14 %in_r_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 29 'load' 'in_r_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln17" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 30 'getelementptr' 'w_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.29ns)   --->   "%w_load = load i14 %w_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 31 'load' 'w_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%addr_in_addr = getelementptr i32 %addr_in, i64 0, i64 %zext_ln17" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 32 'getelementptr' 'addr_in_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.29ns)   --->   "%addr_in_load = load i14 %addr_in_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 33 'load' 'addr_in_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln13 = store i7 %add_ln15, i7 %j" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 34 'store' 'store_ln13' <Predicate = (!icmp_ln15)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.65>
ST_2 : Operation 35 [1/2] (1.29ns)   --->   "%in_r_load = load i14 %in_r_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 35 'load' 'in_r_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 36 [1/2] (1.29ns)   --->   "%w_load = load i14 %w_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 36 'load' 'w_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 37 [1/2] (1.29ns)   --->   "%addr_in_load = load i14 %addr_in_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 37 'load' 'addr_in_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %addr_in_load" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 38 'zext' 'zext_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln18" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 39 'getelementptr' 'data_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 40 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.29ns)   --->   "%data_load = load i14 %data_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 41 'load' 'data_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 42 [1/1] (1.36ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln18" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 42 'icmp' 'addr_cmp' <Predicate = (!icmp_ln15)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.28ns)   --->   "%xor_ln18 = xor i32 %w_load, i32 %in_r_load" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 43 'xor' 'xor_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln18 = store i64 %zext_ln18, i64 %reuse_addr_reg" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 44 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 45 [1/2] (1.29ns)   --->   "%data_load = load i14 %data_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 45 'load' 'data_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 46 [2/2] (2.89ns)   --->   "%mul_ln18 = mul i32 %xor_ln18, i32 %alpha_read" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 46 'mul' 'mul_ln18' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 47 [1/2] (2.89ns)   --->   "%mul_ln18 = mul i32 %xor_ln18, i32 %alpha_read" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 47 'mul' 'mul_ln18' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 48 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 50 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 51 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln18)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %data_load" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 52 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln18 = add i32 %reuse_select, i32 %mul_ln18" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 53 'add' 'add_ln18' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln18 = store i32 %add_ln18, i14 %data_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 54 'store' 'store_ln18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln18 = store i32 %add_ln18, i32 %reuse_reg" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 55 'store' 'store_ln18' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc.i" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 56 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ phi_mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ addr_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg         (alloca           ) [ 011000]
reuse_reg              (alloca           ) [ 011111]
j                      (alloca           ) [ 010000]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
alpha_read             (read             ) [ 011110]
phi_mul_read           (read             ) [ 000000]
store_ln13             (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
j_1                    (load             ) [ 000000]
icmp_ln15              (icmp             ) [ 011100]
add_ln15               (add              ) [ 000000]
br_ln15                (br               ) [ 000000]
zext_ln15              (zext             ) [ 000000]
add_ln16               (add              ) [ 000000]
zext_ln17              (zext             ) [ 000000]
in_r_addr              (getelementptr    ) [ 001000]
w_addr                 (getelementptr    ) [ 001000]
addr_in_addr           (getelementptr    ) [ 001000]
store_ln13             (store            ) [ 000000]
in_r_load              (load             ) [ 000000]
w_load                 (load             ) [ 000000]
addr_in_load           (load             ) [ 000000]
zext_ln18              (zext             ) [ 000000]
data_addr              (getelementptr    ) [ 011111]
reuse_addr_reg_load    (load             ) [ 000000]
addr_cmp               (icmp             ) [ 011111]
xor_ln18               (xor              ) [ 011110]
store_ln18             (store            ) [ 000000]
data_load              (load             ) [ 011011]
mul_ln18               (mul              ) [ 010001]
specpipeline_ln13      (specpipeline     ) [ 000000]
speclooptripcount_ln13 (speclooptripcount) [ 000000]
specloopname_ln15      (specloopname     ) [ 000000]
reuse_reg_load         (load             ) [ 000000]
reuse_select           (select           ) [ 000000]
add_ln18               (add              ) [ 000000]
store_ln18             (store            ) [ 000000]
store_ln18             (store            ) [ 000000]
br_ln15                (br               ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="phi_mul">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_mul"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="addr_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="alpha">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="reuse_addr_reg_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="reuse_reg_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="alpha_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="phi_mul_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="14" slack="0"/>
<pin id="68" dir="0" index="1" bw="14" slack="0"/>
<pin id="69" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_mul_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="in_r_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="14" slack="0"/>
<pin id="76" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="14" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_r_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="w_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="14" slack="0"/>
<pin id="89" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="addr_in_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="14" slack="0"/>
<pin id="102" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="addr_in_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="14" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addr_in_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="data_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_load/2 store_ln18/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="0" index="1" bw="32" slack="2"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln13_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="7" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_1_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln15_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="7" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln15_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln15_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln16_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="0" index="1" bw="14" slack="0"/>
<pin id="165" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln17_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln13_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln18_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="reuse_addr_reg_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="addr_cmp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="xor_ln18_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln18_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="1"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="reuse_reg_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="4"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="reuse_select_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="3"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="2"/>
<pin id="212" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln18_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln18_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="4"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/5 "/>
</bind>
</comp>

<comp id="225" class="1005" name="reuse_addr_reg_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="232" class="1005" name="reuse_reg_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="239" class="1005" name="j_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="246" class="1005" name="alpha_read_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2"/>
<pin id="248" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="251" class="1005" name="icmp_ln15_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="255" class="1005" name="in_r_addr_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="14" slack="1"/>
<pin id="257" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr "/>
</bind>
</comp>

<comp id="260" class="1005" name="w_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="14" slack="1"/>
<pin id="262" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="addr_in_addr_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="14" slack="1"/>
<pin id="267" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="addr_in_addr "/>
</bind>
</comp>

<comp id="270" class="1005" name="data_addr_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="14" slack="1"/>
<pin id="272" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="275" class="1005" name="addr_cmp_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="3"/>
<pin id="277" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="280" class="1005" name="xor_ln18_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln18 "/>
</bind>
</comp>

<comp id="285" class="1005" name="data_load_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2"/>
<pin id="287" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_load "/>
</bind>
</comp>

<comp id="290" class="1005" name="mul_ln18_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="143" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="66" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="174"><net_src comp="168" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="179"><net_src comp="152" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="105" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="180" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="92" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="79" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="180" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="214" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="48" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="235"><net_src comp="52" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="242"><net_src comp="56" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="249"><net_src comp="60" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="254"><net_src comp="146" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="72" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="263"><net_src comp="85" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="268"><net_src comp="98" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="273"><net_src comp="111" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="278"><net_src comp="188" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="283"><net_src comp="194" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="288"><net_src comp="118" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="293"><net_src comp="124" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="214" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_r | {}
	Port: w | {}
	Port: addr_in | {}
	Port: data | {5 }
 - Input state : 
	Port: bnn_Pipeline_VITIS_LOOP_15_1 : phi_mul | {1 }
	Port: bnn_Pipeline_VITIS_LOOP_15_1 : in_r | {1 2 }
	Port: bnn_Pipeline_VITIS_LOOP_15_1 : w | {1 2 }
	Port: bnn_Pipeline_VITIS_LOOP_15_1 : addr_in | {1 2 }
	Port: bnn_Pipeline_VITIS_LOOP_15_1 : data | {2 3 }
	Port: bnn_Pipeline_VITIS_LOOP_15_1 : alpha | {1 }
  - Chain level:
	State 1
		store_ln13 : 1
		store_ln0 : 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		zext_ln15 : 2
		add_ln16 : 3
		zext_ln17 : 4
		in_r_addr : 5
		in_r_load : 6
		w_addr : 5
		w_load : 6
		addr_in_addr : 5
		addr_in_load : 6
		store_ln13 : 3
	State 2
		zext_ln18 : 1
		data_addr : 2
		data_load : 3
		addr_cmp : 2
		xor_ln18 : 1
		store_ln18 : 2
	State 3
	State 4
	State 5
		reuse_select : 1
		add_ln18 : 2
		store_ln18 : 3
		store_ln18 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_124       |    3    |   165   |    49   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln15_fu_146    |    0    |    0    |    14   |
|          |     addr_cmp_fu_188     |    0    |    0    |    71   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln15_fu_152     |    0    |    0    |    14   |
|    add   |     add_ln16_fu_162     |    0    |    0    |    21   |
|          |     add_ln18_fu_214     |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|    xor   |     xor_ln18_fu_194     |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|  select  |   reuse_select_fu_208   |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|   read   |  alpha_read_read_fu_60  |    0    |    0    |    0    |
|          | phi_mul_read_read_fu_66 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln15_fu_158    |    0    |    0    |    0    |
|   zext   |     zext_ln17_fu_168    |    0    |    0    |    0    |
|          |     zext_ln18_fu_180    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |   165   |   272   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   addr_cmp_reg_275   |    1   |
| addr_in_addr_reg_265 |   14   |
|  alpha_read_reg_246  |   32   |
|   data_addr_reg_270  |   14   |
|   data_load_reg_285  |   32   |
|   icmp_ln15_reg_251  |    1   |
|   in_r_addr_reg_255  |   14   |
|       j_reg_239      |    7   |
|   mul_ln18_reg_290   |   32   |
|reuse_addr_reg_reg_225|   64   |
|   reuse_reg_reg_232  |   32   |
|    w_addr_reg_260    |   14   |
|   xor_ln18_reg_280   |   32   |
+----------------------+--------+
|         Total        |   289  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_92 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_105 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_118 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||   1.84  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   165  |   272  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   289  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   454  |   308  |
+-----------+--------+--------+--------+--------+
