AR ddr_s3_dq_iob arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dq_iob.vhd sub00/vhpl24 1470918183
AR ddr_tap_dly arc_tap_dly C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_tap_dly.vhd sub00/vhpl40 1470918199
EN u_ddr_fifo_0_wr_en_0 NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_0_wr_en_0.vhd sub00/vhpl82 1471602066
EN ddr_data_read_controller_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_controller_0.vhd sub00/vhpl49 1470918208
AR toplevel behavioral C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/toplevel.vhd sub00/vhpl05 1471602127
EN clockdivider NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ClockDivider.vhd sub00/vhpl16 1471602118
EN ddr_dqs_delay NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_dqs_delay_0.vhd sub00/vhpl25 1470918184
AR ddr_data_write_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_write_0.vhd sub00/vhpl52 1470918211
AR u_ddr_s3_dqs_iob arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dqs_iob.vhd sub00/vhpl77 1471602061
AR ddr_controller_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_iobs_0.vhd sub00/vhpl44 1470918203
EN ddr_clk_dcm NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_clk_dcm.vhd sub00/vhpl53 1470918212
EN u_ddr_infrastructure_iobs_0 NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_iobs_0.vhd sub00/vhpl96 1471602080
AR ddr_data_read_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_0.vhd sub00/vhpl48 1470918207
AR u_ddr_dqs_delay arc_dqs_delay C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_dqs_delay_0.vhd sub00/vhpl81 1471602065
AR ddr_top_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_top_0.vhd sub00/vhpl66 1470918225
AR u_ddr_fifo_0_wr_en_0 arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_0_wr_en_0.vhd sub00/vhpl83 1471602067
AR u_ddr_wr_gray_cntr arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_wr_gray_cntr.vhd sub00/vhpl87 1471602071
EN u_ddr_controller_0 NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd sub01/vhpl112 1471602096
AR u_ddr_iobs_0 arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_iobs_0.vhd sub01/vhpl119 1471602103
EN ddr NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr.vhd sub00/vhpl69 1470918169
EN ddr_rd_gray_cntr NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_rd_gray_cntr.vhd sub00/vhpl33 1470918192
EN u_ddr_cal_ctl NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_ctl.vhd sub00/vhpl92 1471602076
EN ddr_ram8d_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_ram8d_0.vhd sub00/vhpl35 1470918194
AR ddr_fifo_1_wr_en_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_1_wr_en_0.vhd sub00/vhpl30 1470918189
AR u_ddr_cal_top arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_top.vhd sub01/vhpl111 1471602095
AR u_ddr_controller_0 arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd sub01/vhpl113 1471602097
AR u_ddr_infrastructure_top arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_top.vhd sub01/vhpl123 1471602107
AR ddr_s3_dm_iob arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dm_iob.vhd sub00/vhpl20 1470918179
AR ddr_cal_ctl arc_cal_ctl C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_ctl.vhd sub00/vhpl38 1470918197
AR u_ddr_data_path_0 arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_0.vhd sub01/vhpl115 1471602099
AR u_ddr arc_mem_interface_top C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr.vhd sub01/vhpl125 1471602109
AR ddr_data_path_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_iobs_0.vhd sub00/vhpl46 1470918205
AR alu behavioral C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ALU.vhd sub00/vhpl09 1471602115
EN ramunit NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd sub00/vhpl71 1471602110
EN u_ddr_iobs_0 NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_iobs_0.vhd sub01/vhpl118 1471602102
AR ddr_dqs_delay arc_dqs_delay C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_dqs_delay_0.vhd sub00/vhpl26 1470918185
EN ddr_s3_dq_iob NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dq_iob.vhd sub00/vhpl23 1470918182
EN ddr_data_read_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_0.vhd sub00/vhpl47 1470918206
AR ddr_clk_dcm arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_clk_dcm.vhd sub00/vhpl54 1470918213
EN u_ddr_cal_top NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_top.vhd sub01/vhpl110 1471602094
EN ram_unit NULL C:/Users/jan/Downloads/NEUUU/Testprojekt/ram_unit.vhd sub00/vhpl10 1465983653
AR u_ddr_data_write_0 arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_write_0.vhd sub01/vhpl107 1471602091
EN ddr_s3_dm_iob NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dm_iob.vhd sub00/vhpl19 1470918178
AR cpu behavioral C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/CPU.vhd sub00/vhpl13 1471602125
EN ddr_fifo_1_wr_en_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_1_wr_en_0.vhd sub00/vhpl29 1470918188
EN u_ddr_rd_gray_cntr NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_rd_gray_cntr.vhd sub00/vhpl88 1471602072
EN u_ddr_data_path_0 NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_0.vhd sub01/vhpl114 1471602098
EN ddr_data_write_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_write_0.vhd sub00/vhpl51 1470918210
EN cpu NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/CPU.vhd sub00/vhpl12 1471602124
AR ddr_ram8d_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_ram8d_0.vhd sub00/vhpl36 1470918195
EN ddr_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_iobs_0.vhd sub00/vhpl63 1470918222
EN ddr_fifo_0_wr_en_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_0_wr_en_0.vhd sub00/vhpl27 1470918186
EN u_ddr_infrastructure NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure.vhd sub01/vhpl116 1471602100
AR ddr_wr_gray_cntr arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_wr_gray_cntr.vhd sub00/vhpl32 1470918191
EN u_ddr_tap_dly NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_tap_dly.vhd sub00/vhpl94 1471602078
AR u_ddr_infrastructure_iobs_0 arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_iobs_0.vhd sub00/vhpl97 1471602081
AR ddr_controller_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_0.vhd sub00/vhpl58 1470918217
AR vga_clk behavioral C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/vga_clk.vhd sub00/vhpl04 1471602123
AR u_ddr_fifo_1_wr_en_0 arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_1_wr_en_0.vhd sub00/vhpl85 1471602069
EN toplevel NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/toplevel.vhd sub00/vhpl00 1471602126
EN ddr_s3_dqs_iob NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dqs_iob.vhd sub00/vhpl21 1470918180
EN vga NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/vga.vhd sub00/vhpl01 1471602120
AR ddr_infrastructure_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_iobs_0.vhd sub00/vhpl42 1470918201
EN ddr_controller_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_0.vhd sub00/vhpl57 1470918216
AR ddr_data_path_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_0.vhd sub00/vhpl60 1470918219
EN u_ddr_data_read_controller_0 NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_controller_0.vhd sub01/vhpl104 1471602088
AR ram_unit behavioral C:/Users/jan/Downloads/NEUUU/Testprojekt/ram_unit.vhd sub00/vhpl11 1465983654
AR u_ddr_data_read_controller_0 arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_controller_0.vhd sub01/vhpl105 1471602089
PH ddr_parameters_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_parameters_0.vhd sub00/vhpl18 1470918177
EN ddr_cal_ctl NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_ctl.vhd sub00/vhpl37 1470918196
EN u_ddr_dqs_delay NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_dqs_delay_0.vhd sub00/vhpl80 1471602064
AR ddr_cal_top arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_top.vhd sub00/vhpl56 1470918215
EN u_ddr NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr.vhd sub01/vhpl124 1471602108
EN u_ddr_data_path_iobs_0 NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_iobs_0.vhd sub01/vhpl100 1471602084
AR u_ddr_top_0 arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_top_0.vhd sub01/vhpl121 1471602105
AR u_ddr_rd_gray_cntr arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_rd_gray_cntr.vhd sub00/vhpl89 1471602073
EN u_ddr_controller_iobs_0 NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_iobs_0.vhd sub00/vhpl98 1471602082
EN u_ddr_top_0 NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_top_0.vhd sub01/vhpl120 1471602104
EN ddr_cal_top NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_top.vhd sub00/vhpl55 1470918214
EN u_ddr_s3_dqs_iob NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dqs_iob.vhd sub00/vhpl76 1471602060
EN ddr_infrastructure NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure.vhd sub00/vhpl61 1470918220
EN vga_clk NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/vga_clk.vhd sub00/vhpl03 1471602122
EN u_ddr_s3_dq_iob NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dq_iob.vhd sub00/vhpl78 1471602062
PH u_ddr_parameters_0 NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_parameters_0.vhd sub00/vhpl73 1471602057
AR u_ddr_tap_dly arc_tap_dly C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_tap_dly.vhd sub00/vhpl95 1471602079
AR vga behaviour C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/vga.vhd sub00/vhpl02 1471602121
EN ddr_data_path_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_0.vhd sub00/vhpl59 1470918218
AR ddr_infrastructure_top arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_top.vhd sub00/vhpl68 1470918227
AR u_ddr_data_path_iobs_0 arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_iobs_0.vhd sub01/vhpl101 1471602085
EN u_ddr_clk_dcm NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_clk_dcm.vhd sub01/vhpl108 1471602092
EN u_ddr_s3_dm_iob NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dm_iob.vhd sub00/vhpl74 1471602058
AR ram a1 C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/MMU.vhd sub00/vhpl15 1471602117
EN u_ddr_infrastructure_top NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_top.vhd sub01/vhpl122 1471602106
AR leitwerk leitwerk_1 C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/leitwerk_v3.vhd sub00/vhpl07 1471602113
EN ddr_tap_dly NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_tap_dly.vhd sub00/vhpl39 1470918198
AR u_ddr_infrastructure arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure.vhd sub01/vhpl117 1471602101
EN u_ddr_ram8d_0 NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_ram8d_0.vhd sub00/vhpl90 1471602074
EN ddr_wr_gray_cntr NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_wr_gray_cntr.vhd sub00/vhpl31 1470918190
AR ddr_data_read_controller_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_controller_0.vhd sub00/vhpl50 1470918209
AR u_ddr_data_read_0 arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_0.vhd sub01/vhpl103 1471602087
AR u_ddr_s3_dq_iob arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dq_iob.vhd sub00/vhpl79 1471602063
EN ddr_infrastructure_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_iobs_0.vhd sub00/vhpl41 1470918200
AR ddr_s3_dqs_iob arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dqs_iob.vhd sub00/vhpl22 1470918181
EN ddr_data_path_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_iobs_0.vhd sub00/vhpl45 1470918204
AR ddr_fifo_0_wr_en_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_0_wr_en_0.vhd sub00/vhpl28 1470918187
AR ddr_rd_gray_cntr arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_rd_gray_cntr.vhd sub00/vhpl34 1470918193
EN u_ddr_data_read_0 NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_0.vhd sub01/vhpl102 1471602086
EN ram NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/MMU.vhd sub00/vhpl14 1471602116
AR u_ddr_cal_ctl arc_cal_ctl C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_ctl.vhd sub00/vhpl93 1471602077
AR u_ddr_clk_dcm arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_clk_dcm.vhd sub01/vhpl109 1471602093
AR clockdivider behavioral C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ClockDivider.vhd sub00/vhpl17 1471602119
EN leitwerk NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/leitwerk_v3.vhd sub00/vhpl06 1471602112
EN ddr_controller_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_iobs_0.vhd sub00/vhpl43 1470918202
EN ddr_top_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_top_0.vhd sub00/vhpl65 1470918224
EN ddr_infrastructure_top NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_top.vhd sub00/vhpl67 1470918226
AR ddr arc_mem_interface_top C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr.vhd sub00/vhpl70 1470918170
AR u_ddr_controller_iobs_0 arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_iobs_0.vhd sub00/vhpl99 1471602083
AR ddr_infrastructure arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure.vhd sub00/vhpl62 1470918221
AR ddr_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_iobs_0.vhd sub00/vhpl64 1470918223
AR u_ddr_s3_dm_iob arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dm_iob.vhd sub00/vhpl75 1471602059
AR u_ddr_ram8d_0 arc C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_ram8d_0.vhd sub00/vhpl91 1471602075
EN u_ddr_data_write_0 NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_write_0.vhd sub01/vhpl106 1471602090
EN u_ddr_wr_gray_cntr NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_wr_gray_cntr.vhd sub00/vhpl86 1471602070
AR ramunit behavioral C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd sub00/vhpl72 1471602111
EN alu NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ALU.vhd sub00/vhpl08 1471602114
EN u_ddr_fifo_1_wr_en_0 NULL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_1_wr_en_0.vhd sub00/vhpl84 1471602068
