{
 "Files" : [
  {
   "Path" : "F:/0_code/Gowin/ministar_eth_audio/FPGA_Design/src/ahb_toarm.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/0_code/Gowin/ministar_eth_audio/FPGA_Design/src/fifo_top/fifo_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/0_code/Gowin/ministar_eth_audio/FPGA_Design/src/gowin_empu/gowin_empu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/0_code/Gowin/ministar_eth_audio/FPGA_Design/src/gowin_empu_template.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/0_code/Gowin/ministar_eth_audio/FPGA_Design/src/gowin_pllvr/gowin_pllvr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/0_code/Gowin/ministar_eth_audio/FPGA_Design/src/hyperram_memory_interface/hyperram_memory_interface.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/0_code/Gowin/ministar_eth_audio/FPGA_Design/src/rmii/crc32_d4.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/0_code/Gowin/ministar_eth_audio/FPGA_Design/src/rmii/ip_receive.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/0_code/Gowin/ministar_eth_audio/FPGA_Design/src/rmii/ip_send.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/0_code/Gowin/ministar_eth_audio/FPGA_Design/src/rmii/pulse_sync_pro.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/0_code/Gowin/ministar_eth_audio/FPGA_Design/src/rmii/udp.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "F:/0_code/Gowin/ministar_eth_audio/FPGA_Design/impl/temp/rtl_parser.result",
 "Top" : "Gowin_EMPU_Template",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}