(SAIFILE
(SAIFVERSION "2.0")
(DIRECTION "backward")
(DESIGN )
(DATE "Sat Feb  1 21:01:07 2020")
(VENDOR "Synopsys, Inc")
(PROGRAM_NAME "vcd2saif")
(VERSION "F-2011.09-SP3")
(DIVIDER / )
(TIMESCALE 1 ns)
(DURATION 67376)
(INSTANCE test
  (INSTANCE dp_inst
    (NET
      (L0_cnt_inst_N11
        (T0 40730) (T1 26646) (TX 0)
        (TC 12673) (IG 0)
      )
      (L0_cnt_inst_N13
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (L0_cnt_inst_N14
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (L0_cnt_inst_n1
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (L0_cnt_inst_n10
        (T0 43542) (T1 23834) (TX 0)
        (TC 4225) (IG 0)
      )
      (L0_cnt_inst_n11
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (L0_cnt_inst_n12
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (L0_cnt_inst_n13
        (T0 23834) (T1 43542) (TX 0)
        (TC 4225) (IG 0)
      )
      (L0_cnt_inst_n14
        (T0 35094) (T1 32282) (TX 0)
        (TC 8449) (IG 0)
      )
      (L0_cnt_inst_n15
        (T0 25344) (T1 42032) (TX 0)
        (TC 8448) (IG 0)
      )
      (L0_cnt_inst_n16
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (L0_cnt_inst_n17
        (T0 35094) (T1 32282) (TX 0)
        (TC 4225) (IG 0)
      )
      (L0_cnt_inst_n18
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (L0_cnt_inst_n19
        (T0 26646) (T1 40730) (TX 0)
        (TC 12673) (IG 0)
      )
      (L0_cnt_inst_n2
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (L0_cnt_inst_n4
        (T0 32282) (T1 35094) (TX 0)
        (TC 8449) (IG 0)
      )
      (L0_cnt_inst_n5
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (L0_cnt_inst_n8
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (L0_cnt_inst_n9
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (L0_cnt_inst_net2915
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (L0_cnt_inst_q_3_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (L4_cnt_inst_N11
        (T0 33664) (T1 33712) (TX 0)
        (TC 22) (IG 0)
      )
      (L4_cnt_inst_N13
        (T0 36272) (T1 31104) (TX 0)
        (TC 6) (IG 0)
      )
      (L4_cnt_inst_N14
        (T0 41392) (T1 25984) (TX 0)
        (TC 2) (IG 0)
      )
      (L4_cnt_inst_n1
        (T0 33664) (T1 33712) (TX 0)
        (TC 22) (IG 0)
      )
      (L4_cnt_inst_n10
        (T0 58320) (T1 9056) (TX 0)
        (TC 6) (IG 0)
      )
      (L4_cnt_inst_n11
        (T0 3248) (T1 64128) (TX 0)
        (TC 2) (IG 0)
      )
      (L4_cnt_inst_n12
        (T0 12304) (T1 55072) (TX 0)
        (TC 8) (IG 0)
      )
      (L4_cnt_inst_n13
        (T0 5808) (T1 61568) (TX 0)
        (TC 4) (IG 0)
      )
      (L4_cnt_inst_n14
        (T0 49264) (T1 18112) (TX 0)
        (TC 12) (IG 0)
      )
      (L4_cnt_inst_n15
        (T0 33664) (T1 33712) (TX 0)
        (TC 12) (IG 0)
      )
      (L4_cnt_inst_n16
        (T0 31126) (T1 36250) (TX 0)
        (TC 11) (IG 0)
      )
      (L4_cnt_inst_n17
        (T0 36272) (T1 31104) (TX 0)
        (TC 6) (IG 0)
      )
      (L4_cnt_inst_n18
        (T0 26006) (T1 41370) (TX 0)
        (TC 3) (IG 0)
      )
      (L4_cnt_inst_n19
        (T0 33712) (T1 33664) (TX 0)
        (TC 22) (IG 0)
      )
      (L4_cnt_inst_n2
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (L4_cnt_inst_n4
        (T0 18112) (T1 49264) (TX 0)
        (TC 12) (IG 0)
      )
      (L4_cnt_inst_n5
        (T0 25984) (T1 41392) (TX 0)
        (TC 2) (IG 0)
      )
      (L4_cnt_inst_n8
        (T0 31104) (T1 36272) (TX 0)
        (TC 6) (IG 0)
      )
      (L4_cnt_inst_n9
        (T0 31104) (T1 36272) (TX 0)
        (TC 10) (IG 0)
      )
      (L4_cnt_inst_net2897
        (T0 67332) (T1 44) (TX 0)
        (TC 44) (IG 0)
      )
      (L4_cnt_inst_q_0_
        (T0 33712) (T1 33664) (TX 0)
        (TC 22) (IG 0)
      )
      (L4_cnt_inst_q_1_
        (T0 36272) (T1 31104) (TX 0)
        (TC 10) (IG 0)
      )
      (L4_cnt_inst_q_2_
        (T0 36272) (T1 31104) (TX 0)
        (TC 6) (IG 0)
      )
      (L4_cnt_inst_q_3_
        (T0 41392) (T1 25984) (TX 0)
        (TC 2) (IG 0)
      )
      (add_538_carry\[2\]
        (T0 15386) (T1 51990) (TX 0)
        (TC 1) (IG 0)
      )
      (add_538_carry\[3\]
        (T0 15386) (T1 51990) (TX 0)
        (TC 1) (IG 0)
      )
      (arv_CKG\[0\]
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_CKG\[1\]
        (T0 51990) (T1 15386) (TX 0)
        (TC 1) (IG 0)
      )
      (arv_CKG\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_KSI\[0\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_KSI\[1\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_KSI\[2\]
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_L0\[0\]
        (T0 15386) (T1 51990) (TX 0)
        (TC 1) (IG 0)
      )
      (arv_L0\[1\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_L0\[2\]
        (T0 15386) (T1 51990) (TX 0)
        (TC 1) (IG 0)
      )
      (arv_L0\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_L1\[0\]
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_L1\[1\]
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_L1\[2\]
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_L1\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_L2\[0\]
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_L2\[1\]
        (T0 51990) (T1 15386) (TX 0)
        (TC 1) (IG 0)
      )
      (arv_L2\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_L2\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_L3\[0\]
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_L3\[1\]
        (T0 51990) (T1 15386) (TX 0)
        (TC 1) (IG 0)
      )
      (arv_L3\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_L3\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_L4\[0\]
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_L4\[1\]
        (T0 15386) (T1 51990) (TX 0)
        (TC 1) (IG 0)
      )
      (arv_L4\[2\]
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_L4\[3\]
        (T0 15386) (T1 51990) (TX 0)
        (TC 1) (IG 0)
      )
      (ck
        (T0 33688) (T1 33688) (TX 0)
        (TC 33688) (IG 0)
      )
      (ctrl_en_hmode
        (T0 19376) (T1 48000) (TX 0)
        (TC 1600) (IG 0)
      )
      (ctrl_en_npu
        (T0 4000) (T1 63376) (TX 0)
        (TC 320) (IG 0)
      )
      (ctrl_en_p
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (ctrl_en_vmode
        (T0 59696) (T1 7680) (TX 0)
        (TC 1280) (IG 0)
      )
      (ctrl_ldh_v_n
        (T0 52000) (T1 15376) (TX 0)
        (TC 1600) (IG 0)
      )
      (ctrl_wr_mem
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ctrl_wr_pipe
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (hmode_cnt_inst_N10
        (T0 28800) (T1 38576) (TX 0)
        (TC 3200) (IG 0)
      )
      (hmode_cnt_inst_N12
        (T0 57776) (T1 9600) (TX 0)
        (TC 1600) (IG 0)
      )
      (hmode_cnt_inst_n1
        (T0 9600) (T1 57776) (TX 0)
        (TC 1600) (IG 0)
      )
      (hmode_cnt_inst_n10
        (T0 9600) (T1 57776) (TX 0)
        (TC 1600) (IG 0)
      )
      (hmode_cnt_inst_n11
        (T0 19200) (T1 48176) (TX 0)
        (TC 1600) (IG 0)
      )
      (hmode_cnt_inst_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (hmode_cnt_inst_n2
        (T0 48176) (T1 19200) (TX 0)
        (TC 3200) (IG 0)
      )
      (hmode_cnt_inst_n4
        (T0 48176) (T1 19200) (TX 0)
        (TC 1600) (IG 0)
      )
      (hmode_cnt_inst_n5
        (T0 9600) (T1 57776) (TX 0)
        (TC 1600) (IG 0)
      )
      (hmode_cnt_inst_n6
        (T0 19200) (T1 48176) (TX 0)
        (TC 3200) (IG 0)
      )
      (hmode_cnt_inst_n7
        (T0 19200) (T1 48176) (TX 0)
        (TC 1600) (IG 0)
      )
      (hmode_cnt_inst_n8
        (T0 48176) (T1 19200) (TX 0)
        (TC 1600) (IG 0)
      )
      (hmode_cnt_inst_n9
        (T0 9600) (T1 57776) (TX 0)
        (TC 1600) (IG 0)
      )
      (hmode_cnt_inst_net3023
        (T0 59376) (T1 8000) (TX 0)
        (TC 8000) (IG 0)
      )
      (i_acth\[0\]
        (T0 64992) (T1 2384) (TX 0)
        (TC 40) (IG 0)
      )
      (i_acth\[10\]
        (T0 64976) (T1 2400) (TX 0)
        (TC 164) (IG 0)
      )
      (i_acth\[11\]
        (T0 66624) (T1 752) (TX 0)
        (TC 192) (IG 0)
      )
      (i_acth\[12\]
        (T0 64920) (T1 2456) (TX 0)
        (TC 164) (IG 0)
      )
      (i_acth\[13\]
        (T0 65840) (T1 1536) (TX 0)
        (TC 288) (IG 0)
      )
      (i_acth\[14\]
        (T0 62904) (T1 4472) (TX 0)
        (TC 352) (IG 0)
      )
      (i_acth\[15\]
        (T0 61856) (T1 5520) (TX 0)
        (TC 384) (IG 0)
      )
      (i_acth\[1\]
        (T0 67364) (T1 12) (TX 0)
        (TC 6) (IG 0)
      )
      (i_acth\[2\]
        (T0 64836) (T1 2540) (TX 0)
        (TC 40) (IG 0)
      )
      (i_acth\[3\]
        (T0 67112) (T1 264) (TX 0)
        (TC 4) (IG 0)
      )
      (i_acth\[4\]
        (T0 64572) (T1 2804) (TX 0)
        (TC 40) (IG 0)
      )
      (i_acth\[5\]
        (T0 67116) (T1 260) (TX 0)
        (TC 4) (IG 0)
      )
      (i_acth\[6\]
        (T0 65068) (T1 2308) (TX 0)
        (TC 38) (IG 0)
      )
      (i_acth\[7\]
        (T0 67364) (T1 12) (TX 0)
        (TC 2) (IG 0)
      )
      (i_acth\[8\]
        (T0 65168) (T1 2208) (TX 0)
        (TC 132) (IG 0)
      )
      (i_acth\[9\]
        (T0 67184) (T1 192) (TX 0)
        (TC 96) (IG 0)
      )
      (i_actv\[0\]
        (T0 60448) (T1 6928) (TX 0)
        (TC 416) (IG 0)
      )
      (i_actv\[10\]
        (T0 62290) (T1 5086) (TX 0)
        (TC 295) (IG 0)
      )
      (i_actv\[11\]
        (T0 66540) (T1 836) (TX 0)
        (TC 322) (IG 0)
      )
      (i_actv\[12\]
        (T0 65160) (T1 2216) (TX 0)
        (TC 164) (IG 0)
      )
      (i_actv\[13\]
        (T0 66352) (T1 1024) (TX 0)
        (TC 288) (IG 0)
      )
      (i_actv\[14\]
        (T0 62776) (T1 4600) (TX 0)
        (TC 356) (IG 0)
      )
      (i_actv\[15\]
        (T0 62128) (T1 5248) (TX 0)
        (TC 384) (IG 0)
      )
      (i_actv\[1\]
        (T0 60212) (T1 7164) (TX 0)
        (TC 378) (IG 0)
      )
      (i_actv\[2\]
        (T0 59384) (T1 7992) (TX 0)
        (TC 482) (IG 0)
      )
      (i_actv\[3\]
        (T0 59808) (T1 7568) (TX 0)
        (TC 316) (IG 0)
      )
      (i_actv\[4\]
        (T0 56886) (T1 10490) (TX 0)
        (TC 449) (IG 0)
      )
      (i_actv\[5\]
        (T0 63720) (T1 3656) (TX 0)
        (TC 288) (IG 0)
      )
      (i_actv\[6\]
        (T0 64564) (T1 2812) (TX 0)
        (TC 226) (IG 0)
      )
      (i_actv\[7\]
        (T0 64190) (T1 3186) (TX 0)
        (TC 193) (IG 0)
      )
      (i_actv\[8\]
        (T0 64856) (T1 2520) (TX 0)
        (TC 196) (IG 0)
      )
      (i_actv\[9\]
        (T0 64242) (T1 3134) (TX 0)
        (TC 227) (IG 0)
      )
      (i_data_L2_cnt_inst_N11
        (T0 34240) (T1 33136) (TX 0)
        (TC 160) (IG 0)
      )
      (i_data_L2_cnt_inst_N13
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L2_cnt_inst_N14
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L2_cnt_inst_n1
        (T0 34240) (T1 33136) (TX 0)
        (TC 160) (IG 0)
      )
      (i_data_L2_cnt_inst_n10
        (T0 37072) (T1 30304) (TX 0)
        (TC 112) (IG 0)
      )
      (i_data_L2_cnt_inst_n11
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L2_cnt_inst_n12
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L2_cnt_inst_n13
        (T0 30304) (T1 37072) (TX 0)
        (TC 112) (IG 0)
      )
      (i_data_L2_cnt_inst_n14
        (T0 37072) (T1 30304) (TX 0)
        (TC 112) (IG 0)
      )
      (i_data_L2_cnt_inst_n15
        (T0 34240) (T1 33136) (TX 0)
        (TC 112) (IG 0)
      )
      (i_data_L2_cnt_inst_n16
        (T0 7514) (T1 59862) (TX 0)
        (TC 49) (IG 0)
      )
      (i_data_L2_cnt_inst_n17
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L2_cnt_inst_n18
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L2_cnt_inst_n19
        (T0 33136) (T1 34240) (TX 0)
        (TC 160) (IG 0)
      )
      (i_data_L2_cnt_inst_n2
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (i_data_L2_cnt_inst_n4
        (T0 30304) (T1 37072) (TX 0)
        (TC 112) (IG 0)
      )
      (i_data_L2_cnt_inst_n5
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L2_cnt_inst_n8
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L2_cnt_inst_n9
        (T0 7872) (T1 59504) (TX 0)
        (TC 48) (IG 0)
      )
      (i_data_L2_cnt_inst_net2951
        (T0 67056) (T1 320) (TX 0)
        (TC 320) (IG 0)
      )
      (i_data_L2_cnt_inst_q_0_
        (T0 33136) (T1 34240) (TX 0)
        (TC 160) (IG 0)
      )
      (i_data_L2_cnt_inst_q_1_
        (T0 59504) (T1 7872) (TX 0)
        (TC 48) (IG 0)
      )
      (i_data_L2_cnt_inst_q_2_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L2_cnt_inst_q_3_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L3_cnt_inst_N11
        (T0 33664) (T1 33712) (TX 0)
        (TC 56) (IG 0)
      )
      (i_data_L3_cnt_inst_N13
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L3_cnt_inst_N14
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L3_cnt_inst_n1
        (T0 33664) (T1 33712) (TX 0)
        (TC 56) (IG 0)
      )
      (i_data_L3_cnt_inst_n10
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (i_data_L3_cnt_inst_n11
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L3_cnt_inst_n12
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L3_cnt_inst_n13
        (T0 29824) (T1 37552) (TX 0)
        (TC 44) (IG 0)
      )
      (i_data_L3_cnt_inst_n14
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (i_data_L3_cnt_inst_n15
        (T0 33664) (T1 33712) (TX 0)
        (TC 44) (IG 0)
      )
      (i_data_L3_cnt_inst_n16
        (T0 7706) (T1 59670) (TX 0)
        (TC 13) (IG 0)
      )
      (i_data_L3_cnt_inst_n17
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L3_cnt_inst_n18
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L3_cnt_inst_n19
        (T0 33712) (T1 33664) (TX 0)
        (TC 56) (IG 0)
      )
      (i_data_L3_cnt_inst_n2
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (i_data_L3_cnt_inst_n4
        (T0 29824) (T1 37552) (TX 0)
        (TC 44) (IG 0)
      )
      (i_data_L3_cnt_inst_n5
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L3_cnt_inst_n8
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L3_cnt_inst_n9
        (T0 7680) (T1 59696) (TX 0)
        (TC 12) (IG 0)
      )
      (i_data_L3_cnt_inst_net2933
        (T0 67264) (T1 112) (TX 0)
        (TC 112) (IG 0)
      )
      (i_data_L3_cnt_inst_q_2_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_L3_cnt_inst_q_3_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_ev_odd_n
        (T0 33712) (T1 33664) (TX 0)
        (TC 56) (IG 0)
      )
      (i_data_even_addr\[0\]
        (T0 55848) (T1 11528) (TX 0)
        (TC 3844) (IG 0)
      )
      (i_data_even_addr\[1\]
        (T0 40488) (T1 26888) (TX 0)
        (TC 1922) (IG 0)
      )
      (i_data_even_addr\[2\]
        (T0 39280) (T1 28096) (TX 0)
        (TC 960) (IG 0)
      )
      (i_data_even_addr\[3\]
        (T0 36442) (T1 30934) (TX 0)
        (TC 481) (IG 0)
      )
      (i_data_even_addr\[4\]
        (T0 33994) (T1 33382) (TX 0)
        (TC 239) (IG 0)
      )
      (i_data_even_addr\[5\]
        (T0 34272) (T1 33104) (TX 0)
        (TC 108) (IG 0)
      )
      (i_data_even_addr\[6\]
        (T0 45512) (T1 21864) (TX 0)
        (TC 44) (IG 0)
      )
      (i_data_even_addr\[7\]
        (T0 53368) (T1 14008) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N10
        (T0 11528) (T1 55848) (TX 0)
        (TC 3844) (IG 0)
      )
      (i_data_even_addr_gen_inst_N11
        (T0 40488) (T1 26888) (TX 0)
        (TC 1922) (IG 0)
      )
      (i_data_even_addr_gen_inst_N12
        (T0 37356) (T1 30020) (TX 0)
        (TC 962) (IG 0)
      )
      (i_data_even_addr_gen_inst_N13
        (T0 36434) (T1 30942) (TX 0)
        (TC 481) (IG 0)
      )
      (i_data_even_addr_gen_inst_N14
        (T0 33990) (T1 33386) (TX 0)
        (TC 239) (IG 0)
      )
      (i_data_even_addr_gen_inst_N15
        (T0 34268) (T1 33108) (TX 0)
        (TC 132) (IG 0)
      )
      (i_data_even_addr_gen_inst_N16
        (T0 45404) (T1 21972) (TX 0)
        (TC 86) (IG 0)
      )
      (i_data_even_addr_gen_inst_N17
        (T0 53304) (T1 14072) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_N18
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N19
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N20
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N21
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N22
        (T0 65752) (T1 1624) (TX 0)
        (TC 2) (IG 0)
      )
      (i_data_even_addr_gen_inst_N23
        (T0 65752) (T1 1624) (TX 0)
        (TC 2) (IG 0)
      )
      (i_data_even_addr_gen_inst_N24
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N25
        (T0 35336) (T1 32040) (TX 0)
        (TC 42) (IG 0)
      )
      (i_data_even_addr_gen_inst_N26
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (i_data_even_addr_gen_inst_N27
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N28
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N29
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N40
        (T0 67176) (T1 200) (TX 0)
        (TC 100) (IG 0)
      )
      (i_data_even_addr_gen_inst_N55
        (T0 11528) (T1 55848) (TX 0)
        (TC 3844) (IG 0)
      )
      (i_data_even_addr_gen_inst_N56
        (T0 40488) (T1 26888) (TX 0)
        (TC 1922) (IG 0)
      )
      (i_data_even_addr_gen_inst_N57
        (T0 37636) (T1 29740) (TX 0)
        (TC 962) (IG 0)
      )
      (i_data_even_addr_gen_inst_N58
        (T0 36634) (T1 30742) (TX 0)
        (TC 481) (IG 0)
      )
      (i_data_even_addr_gen_inst_N59
        (T0 34014) (T1 33362) (TX 0)
        (TC 239) (IG 0)
      )
      (i_data_even_addr_gen_inst_N60
        (T0 51388) (T1 15988) (TX 0)
        (TC 174) (IG 0)
      )
      (i_data_even_addr_gen_inst_N61
        (T0 54800) (T1 12576) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_even_addr_gen_inst_N62
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N63
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N64
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N65
        (T0 52000) (T1 15376) (TX 0)
        (TC 1600) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_31_carry\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_31_carry\[3\]
        (T0 66704) (T1 672) (TX 0)
        (TC 24) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_31_carry\[4\]
        (T0 66328) (T1 1048) (TX 0)
        (TC 12) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_31_carry\[5\]
        (T0 66864) (T1 512) (TX 0)
        (TC 6) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_31_carry\[6\]
        (T0 59768) (T1 7608) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_31_carry\[7\]
        (T0 53368) (T1 14008) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_31_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_31_carry\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_31_n2
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_43_carry\[2\]
        (T0 61612) (T1 5764) (TX 0)
        (TC 1922) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_43_carry\[3\]
        (T0 65456) (T1 1920) (TX 0)
        (TC 960) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_43_carry\[4\]
        (T0 66420) (T1 956) (TX 0)
        (TC 478) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_43_carry\[5\]
        (T0 66900) (T1 476) (TX 0)
        (TC 238) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_43_carry\[6\]
        (T0 67140) (T1 236) (TX 0)
        (TC 118) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_43_carry\[7\]
        (T0 67312) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_43_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_43_carry\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_43_n2
        (T0 55848) (T1 11528) (TX 0)
        (TC 3844) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_45_carry\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_45_carry\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_45_carry\[4\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_45_carry\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_45_carry\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_45_carry\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_45_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_45_carry\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_45_n2
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_60_carry\[2\]
        (T0 61612) (T1 5764) (TX 0)
        (TC 1922) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_60_carry\[3\]
        (T0 65456) (T1 1920) (TX 0)
        (TC 960) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_60_carry\[4\]
        (T0 66420) (T1 956) (TX 0)
        (TC 478) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_60_carry\[5\]
        (T0 66900) (T1 476) (TX 0)
        (TC 238) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_60_carry\[6\]
        (T0 67248) (T1 128) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_60_carry\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_60_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_60_carry\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_60_n1
        (T0 55848) (T1 11528) (TX 0)
        (TC 3844) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_1_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_2_
        (T0 65752) (T1 1624) (TX 0)
        (TC 2) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_3_
        (T0 65752) (T1 1624) (TX 0)
        (TC 2) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_4_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_5_
        (T0 35336) (T1 32040) (TX 0)
        (TC 42) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_6_
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_7_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_8_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_9_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_0_
        (T0 55848) (T1 11528) (TX 0)
        (TC 3844) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_1_
        (T0 40488) (T1 26888) (TX 0)
        (TC 1922) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_2_
        (T0 39560) (T1 27816) (TX 0)
        (TC 960) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_3_
        (T0 36642) (T1 30734) (TX 0)
        (TC 481) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_4_
        (T0 34018) (T1 33358) (TX 0)
        (TC 239) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_5_
        (T0 51608) (T1 15768) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_6_
        (T0 54928) (T1 12448) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_7_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_8_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_9_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n18
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n20
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (i_data_even_addr_gen_inst_n21
        (T0 35336) (T1 32040) (TX 0)
        (TC 42) (IG 0)
      )
      (i_data_even_addr_gen_inst_n22
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n23
        (T0 65752) (T1 1624) (TX 0)
        (TC 2) (IG 0)
      )
      (i_data_even_addr_gen_inst_n24
        (T0 65752) (T1 1624) (TX 0)
        (TC 2) (IG 0)
      )
      (i_data_even_addr_gen_inst_n25
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n26
        (T0 200) (T1 67176) (TX 0)
        (TC 100) (IG 0)
      )
      (i_data_even_addr_gen_inst_n27
        (T0 224) (T1 67152) (TX 0)
        (TC 112) (IG 0)
      )
      (i_data_even_addr_gen_inst_n28
        (T0 112) (T1 67264) (TX 0)
        (TC 56) (IG 0)
      )
      (i_data_even_addr_gen_inst_n32
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n33
        (T0 200) (T1 67176) (TX 0)
        (TC 100) (IG 0)
      )
      (i_data_even_addr_gen_inst_n34
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (i_data_even_addr_gen_inst_n35
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n36
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n37
        (T0 29824) (T1 37552) (TX 0)
        (TC 44) (IG 0)
      )
      (i_data_even_addr_gen_inst_n38
        (T0 32040) (T1 35336) (TX 0)
        (TC 42) (IG 0)
      )
      (i_data_even_addr_gen_inst_n39
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n40
        (T0 1624) (T1 65752) (TX 0)
        (TC 2) (IG 0)
      )
      (i_data_even_addr_gen_inst_n41
        (T0 1624) (T1 65752) (TX 0)
        (TC 2) (IG 0)
      )
      (i_data_even_addr_gen_inst_n42
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n43
        (T0 67176) (T1 200) (TX 0)
        (TC 100) (IG 0)
      )
      (i_data_even_addr_gen_inst_n5
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (i_data_even_addr_gen_inst_n6
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (i_data_even_addr_gen_inst_n7
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n8
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_net2851
        (T0 67276) (T1 100) (TX 0)
        (TC 100) (IG 0)
      )
      (i_data_even_addr_gen_inst_net2857
        (T0 59688) (T1 7688) (TX 0)
        (TC 7688) (IG 0)
      )
      (i_data_npu_cnt_inst_N11
        (T0 26888) (T1 40488) (TX 0)
        (TC 1284) (IG 0)
      )
      (i_data_npu_cnt_inst_N13
        (T0 36502) (T1 30874) (TX 0)
        (TC 321) (IG 0)
      )
      (i_data_npu_cnt_inst_N14
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_npu_cnt_inst_n1
        (T0 26888) (T1 40488) (TX 0)
        (TC 1284) (IG 0)
      )
      (i_data_npu_cnt_inst_n10
        (T0 65456) (T1 1920) (TX 0)
        (TC 320) (IG 0)
      )
      (i_data_npu_cnt_inst_n11
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_npu_cnt_inst_n12
        (T0 11524) (T1 55852) (TX 0)
        (TC 322) (IG 0)
      )
      (i_data_npu_cnt_inst_n13
        (T0 1920) (T1 65456) (TX 0)
        (TC 320) (IG 0)
      )
      (i_data_npu_cnt_inst_n14
        (T0 53932) (T1 13444) (TX 0)
        (TC 642) (IG 0)
      )
      (i_data_npu_cnt_inst_n15
        (T0 26888) (T1 40488) (TX 0)
        (TC 642) (IG 0)
      )
      (i_data_npu_cnt_inst_n16
        (T0 40488) (T1 26888) (TX 0)
        (TC 642) (IG 0)
      )
      (i_data_npu_cnt_inst_n17
        (T0 46106) (T1 21270) (TX 0)
        (TC 321) (IG 0)
      )
      (i_data_npu_cnt_inst_n18
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_npu_cnt_inst_n19
        (T0 40488) (T1 26888) (TX 0)
        (TC 1284) (IG 0)
      )
      (i_data_npu_cnt_inst_n2
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (i_data_npu_cnt_inst_n4
        (T0 13444) (T1 53932) (TX 0)
        (TC 642) (IG 0)
      )
      (i_data_npu_cnt_inst_n5
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_npu_cnt_inst_n8
        (T0 21270) (T1 46106) (TX 0)
        (TC 321) (IG 0)
      )
      (i_data_npu_cnt_inst_n9
        (T0 26888) (T1 40488) (TX 0)
        (TC 642) (IG 0)
      )
      (i_data_npu_cnt_inst_net2969
        (T0 64808) (T1 2568) (TX 0)
        (TC 2568) (IG 0)
      )
      (i_data_npu_cnt_inst_q_3_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr\[0\]
        (T0 55848) (T1 11528) (TX 0)
        (TC 3844) (IG 0)
      )
      (i_data_odd_addr\[1\]
        (T0 40488) (T1 26888) (TX 0)
        (TC 1922) (IG 0)
      )
      (i_data_odd_addr\[2\]
        (T0 39560) (T1 27816) (TX 0)
        (TC 960) (IG 0)
      )
      (i_data_odd_addr\[3\]
        (T0 36642) (T1 30734) (TX 0)
        (TC 481) (IG 0)
      )
      (i_data_odd_addr\[4\]
        (T0 34018) (T1 33358) (TX 0)
        (TC 239) (IG 0)
      )
      (i_data_odd_addr\[5\]
        (T0 43928) (T1 23448) (TX 0)
        (TC 76) (IG 0)
      )
      (i_data_odd_addr\[6\]
        (T0 54928) (T1 12448) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_odd_addr\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N10
        (T0 11528) (T1 55848) (TX 0)
        (TC 3844) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N11
        (T0 40488) (T1 26888) (TX 0)
        (TC 1922) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N12
        (T0 37636) (T1 29740) (TX 0)
        (TC 962) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N13
        (T0 36634) (T1 30742) (TX 0)
        (TC 481) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N14
        (T0 34014) (T1 33362) (TX 0)
        (TC 239) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N15
        (T0 43804) (T1 23572) (TX 0)
        (TC 162) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N16
        (T0 54752) (T1 12624) (TX 0)
        (TC 88) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N17
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N18
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N19
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N20
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N21
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N22
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N23
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N24
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N25
        (T0 59696) (T1 7680) (TX 0)
        (TC 12) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N26
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N27
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N28
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N29
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N40
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N55
        (T0 11528) (T1 55848) (TX 0)
        (TC 3844) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N56
        (T0 40488) (T1 26888) (TX 0)
        (TC 1922) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N57
        (T0 37636) (T1 29740) (TX 0)
        (TC 962) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N58
        (T0 36634) (T1 30742) (TX 0)
        (TC 481) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N59
        (T0 34014) (T1 33362) (TX 0)
        (TC 239) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N60
        (T0 51388) (T1 15988) (TX 0)
        (TC 174) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N61
        (T0 54800) (T1 12576) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N62
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N63
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N64
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N65
        (T0 52000) (T1 15376) (TX 0)
        (TC 1600) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_31_carry\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_31_carry\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_31_carry\[4\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_31_carry\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_31_carry\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_31_carry\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_31_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_31_carry\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_31_n2
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_43_carry\[2\]
        (T0 61612) (T1 5764) (TX 0)
        (TC 1922) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_43_carry\[3\]
        (T0 65456) (T1 1920) (TX 0)
        (TC 960) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_43_carry\[4\]
        (T0 66420) (T1 956) (TX 0)
        (TC 478) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_43_carry\[5\]
        (T0 66900) (T1 476) (TX 0)
        (TC 238) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_43_carry\[6\]
        (T0 67200) (T1 176) (TX 0)
        (TC 88) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_43_carry\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_43_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_43_carry\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_43_n2
        (T0 55848) (T1 11528) (TX 0)
        (TC 3844) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_45_carry\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_45_carry\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_45_carry\[4\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_45_carry\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_45_carry\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_45_carry\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_45_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_45_carry\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_45_n2
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_60_carry\[2\]
        (T0 61612) (T1 5764) (TX 0)
        (TC 1922) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_60_carry\[3\]
        (T0 65456) (T1 1920) (TX 0)
        (TC 960) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_60_carry\[4\]
        (T0 66420) (T1 956) (TX 0)
        (TC 478) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_60_carry\[5\]
        (T0 66900) (T1 476) (TX 0)
        (TC 238) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_60_carry\[6\]
        (T0 67248) (T1 128) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_60_carry\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_60_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_60_carry\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_60_n1
        (T0 55848) (T1 11528) (TX 0)
        (TC 3844) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_1_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_2_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_3_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_4_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_5_
        (T0 59696) (T1 7680) (TX 0)
        (TC 12) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_6_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_7_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_8_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_9_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_0_
        (T0 55848) (T1 11528) (TX 0)
        (TC 3844) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_1_
        (T0 40488) (T1 26888) (TX 0)
        (TC 1922) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_2_
        (T0 39560) (T1 27816) (TX 0)
        (TC 960) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_3_
        (T0 36642) (T1 30734) (TX 0)
        (TC 481) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_4_
        (T0 34018) (T1 33358) (TX 0)
        (TC 239) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_5_
        (T0 51608) (T1 15768) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_6_
        (T0 54928) (T1 12448) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_7_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_8_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_9_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n18
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n20
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n21
        (T0 59696) (T1 7680) (TX 0)
        (TC 12) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n22
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n23
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n24
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n25
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n26
        (T0 112) (T1 67264) (TX 0)
        (TC 56) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n27
        (T0 224) (T1 67152) (TX 0)
        (TC 112) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n28
        (T0 112) (T1 67264) (TX 0)
        (TC 56) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n32
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n33
        (T0 112) (T1 67264) (TX 0)
        (TC 56) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n34
        (T0 67352) (T1 24) (TX 0)
        (TC 12) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n35
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n36
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n37
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n38
        (T0 7680) (T1 59696) (TX 0)
        (TC 12) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n39
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n40
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n41
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n42
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n43
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n5
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n6
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n7
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n8
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_net2828
        (T0 67320) (T1 56) (TX 0)
        (TC 56) (IG 0)
      )
      (i_data_odd_addr_gen_inst_net2834
        (T0 59688) (T1 7688) (TX 0)
        (TC 7688) (IG 0)
      )
      (i_weight\[0\]
        (T0 55008) (T1 12368) (TX 0)
        (TC 3188) (IG 0)
      )
      (i_weight\[1\]
        (T0 41792) (T1 25584) (TX 0)
        (TC 5312) (IG 0)
      )
      (i_weight_addr\[0\]
        (T0 40496) (T1 26880) (TX 0)
        (TC 12090) (IG 0)
      )
      (i_weight_addr\[1\]
        (T0 34010) (T1 33366) (TX 0)
        (TC 6093) (IG 0)
      )
      (i_weight_addr\[2\]
        (T0 33946) (T1 33430) (TX 0)
        (TC 3031) (IG 0)
      )
      (i_weight_addr\[3\]
        (T0 33904) (T1 33472) (TX 0)
        (TC 1614) (IG 0)
      )
      (i_weight_addr\[4\]
        (T0 33626) (T1 33750) (TX 0)
        (TC 819) (IG 0)
      )
      (i_weight_addr\[5\]
        (T0 35162) (T1 32214) (TX 0)
        (TC 457) (IG 0)
      )
      (i_weight_addr\[6\]
        (T0 34362) (T1 33014) (TX 0)
        (TC 225) (IG 0)
      )
      (i_weight_addr\[7\]
        (T0 38202) (T1 29174) (TX 0)
        (TC 145) (IG 0)
      )
      (i_weight_addr\[8\]
        (T0 39802) (T1 27574) (TX 0)
        (TC 63) (IG 0)
      )
      (i_weight_addr_gen_inst_N10
        (T0 40496) (T1 26880) (TX 0)
        (TC 12090) (IG 0)
      )
      (i_weight_addr_gen_inst_N11
        (T0 34010) (T1 33366) (TX 0)
        (TC 6093) (IG 0)
      )
      (i_weight_addr_gen_inst_N12
        (T0 33946) (T1 33430) (TX 0)
        (TC 3031) (IG 0)
      )
      (i_weight_addr_gen_inst_N13
        (T0 33904) (T1 33472) (TX 0)
        (TC 1614) (IG 0)
      )
      (i_weight_addr_gen_inst_N14
        (T0 33626) (T1 33750) (TX 0)
        (TC 819) (IG 0)
      )
      (i_weight_addr_gen_inst_N15
        (T0 35162) (T1 32214) (TX 0)
        (TC 457) (IG 0)
      )
      (i_weight_addr_gen_inst_N16
        (T0 34362) (T1 33014) (TX 0)
        (TC 225) (IG 0)
      )
      (i_weight_addr_gen_inst_N17
        (T0 38202) (T1 29174) (TX 0)
        (TC 145) (IG 0)
      )
      (i_weight_addr_gen_inst_N18
        (T0 39802) (T1 27574) (TX 0)
        (TC 63) (IG 0)
      )
      (i_weight_addr_gen_inst_N19
        (T0 59696) (T1 7680) (TX 0)
        (TC 6) (IG 0)
      )
      (i_weight_addr_gen_inst_N20
        (T0 36250) (T1 31126) (TX 0)
        (TC 19) (IG 0)
      )
      (i_weight_addr_gen_inst_N21
        (T0 36250) (T1 31126) (TX 0)
        (TC 9) (IG 0)
      )
      (i_weight_addr_gen_inst_N22
        (T0 33712) (T1 33664) (TX 0)
        (TC 18) (IG 0)
      )
      (i_weight_addr_gen_inst_N23
        (T0 33690) (T1 33686) (TX 0)
        (TC 13) (IG 0)
      )
      (i_weight_addr_gen_inst_N24
        (T0 40202) (T1 27174) (TX 0)
        (TC 15) (IG 0)
      )
      (i_weight_addr_gen_inst_N25
        (T0 33706) (T1 33670) (TX 0)
        (TC 7) (IG 0)
      )
      (i_weight_addr_gen_inst_N26
        (T0 41370) (T1 26006) (TX 0)
        (TC 15) (IG 0)
      )
      (i_weight_addr_gen_inst_N27
        (T0 41386) (T1 25990) (TX 0)
        (TC 9) (IG 0)
      )
      (i_weight_addr_gen_inst_N37
        (T0 67288) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (i_weight_addr_gen_inst_N51
        (T0 27264) (T1 40112) (TX 0)
        (TC 12096) (IG 0)
      )
      (i_weight_addr_gen_inst_N52
        (T0 35760) (T1 31616) (TX 0)
        (TC 6208) (IG 0)
      )
      (i_weight_addr_gen_inst_N53
        (T0 38448) (T1 28928) (TX 0)
        (TC 3008) (IG 0)
      )
      (i_weight_addr_gen_inst_N54
        (T0 35888) (T1 31488) (TX 0)
        (TC 1536) (IG 0)
      )
      (i_weight_addr_gen_inst_N55
        (T0 34480) (T1 32896) (TX 0)
        (TC 832) (IG 0)
      )
      (i_weight_addr_gen_inst_N56
        (T0 47920) (T1 19456) (TX 0)
        (TC 256) (IG 0)
      )
      (i_weight_addr_gen_inst_N57
        (T0 47920) (T1 19456) (TX 0)
        (TC 128) (IG 0)
      )
      (i_weight_addr_gen_inst_N58
        (T0 60208) (T1 7168) (TX 0)
        (TC 128) (IG 0)
      )
      (i_weight_addr_gen_inst_N59
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N60
        (T0 18736) (T1 48640) (TX 0)
        (TC 1920) (IG 0)
      )
      (i_weight_addr_gen_inst_add_31_carry\[2\]
        (T0 52144) (T1 15232) (TX 0)
        (TC 3232) (IG 0)
      )
      (i_weight_addr_gen_inst_add_31_carry\[3\]
        (T0 46384) (T1 20992) (TX 0)
        (TC 2304) (IG 0)
      )
      (i_weight_addr_gen_inst_add_31_carry\[4\]
        (T0 41040) (T1 26336) (TX 0)
        (TC 1312) (IG 0)
      )
      (i_weight_addr_gen_inst_add_31_carry\[5\]
        (T0 38304) (T1 29072) (TX 0)
        (TC 696) (IG 0)
      )
      (i_weight_addr_gen_inst_add_31_carry\[6\]
        (T0 45632) (T1 21744) (TX 0)
        (TC 360) (IG 0)
      )
      (i_weight_addr_gen_inst_add_31_carry\[7\]
        (T0 46448) (T1 20928) (TX 0)
        (TC 176) (IG 0)
      )
      (i_weight_addr_gen_inst_add_31_carry\[8\]
        (T0 55040) (T1 12336) (TX 0)
        (TC 72) (IG 0)
      )
      (i_weight_addr_gen_inst_add_31_n1
        (T0 63344) (T1 4032) (TX 0)
        (TC 1248) (IG 0)
      )
      (i_weight_addr_gen_inst_add_43_carry\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_43_carry\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_43_carry\[4\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_43_carry\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_43_carry\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_43_carry\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_43_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_43_n2
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_45_carry\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_45_carry\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_45_carry\[4\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_45_carry\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_45_carry\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_45_carry\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_45_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_45_n2
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_60_carry\[2\]
        (T0 55216) (T1 12160) (TX 0)
        (TC 5888) (IG 0)
      )
      (i_weight_addr_gen_inst_add_60_carry\[3\]
        (T0 61232) (T1 6144) (TX 0)
        (TC 2880) (IG 0)
      )
      (i_weight_addr_gen_inst_add_60_carry\[4\]
        (T0 64304) (T1 3072) (TX 0)
        (TC 1344) (IG 0)
      )
      (i_weight_addr_gen_inst_add_60_carry\[5\]
        (T0 66352) (T1 1024) (TX 0)
        (TC 512) (IG 0)
      )
      (i_weight_addr_gen_inst_add_60_carry\[6\]
        (T0 66864) (T1 512) (TX 0)
        (TC 256) (IG 0)
      )
      (i_weight_addr_gen_inst_add_60_carry\[7\]
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (i_weight_addr_gen_inst_add_60_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_60_n1
        (T0 40112) (T1 27264) (TX 0)
        (TC 12096) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_0_
        (T0 59696) (T1 7680) (TX 0)
        (TC 6) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_1_
        (T0 36250) (T1 31126) (TX 0)
        (TC 19) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_2_
        (T0 36250) (T1 31126) (TX 0)
        (TC 9) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_3_
        (T0 33712) (T1 33664) (TX 0)
        (TC 18) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_4_
        (T0 33690) (T1 33686) (TX 0)
        (TC 13) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_5_
        (T0 40202) (T1 27174) (TX 0)
        (TC 15) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_6_
        (T0 33706) (T1 33670) (TX 0)
        (TC 7) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_7_
        (T0 41370) (T1 26006) (TX 0)
        (TC 15) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_8_
        (T0 41386) (T1 25990) (TX 0)
        (TC 9) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_0_
        (T0 40112) (T1 27264) (TX 0)
        (TC 12096) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_1_
        (T0 38704) (T1 28672) (TX 0)
        (TC 6016) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_2_
        (T0 38320) (T1 29056) (TX 0)
        (TC 3008) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_3_
        (T0 35888) (T1 31488) (TX 0)
        (TC 1536) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_4_
        (T0 35504) (T1 31872) (TX 0)
        (TC 832) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_5_
        (T0 47920) (T1 19456) (TX 0)
        (TC 256) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_6_
        (T0 47920) (T1 19456) (TX 0)
        (TC 128) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_7_
        (T0 60464) (T1 6912) (TX 0)
        (TC 128) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_8_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_n17
        (T0 33702) (T1 33674) (TX 0)
        (TC 7) (IG 0)
      )
      (i_weight_addr_gen_inst_n19
        (T0 40198) (T1 27178) (TX 0)
        (TC 15) (IG 0)
      )
      (i_weight_addr_gen_inst_n20
        (T0 33686) (T1 33690) (TX 0)
        (TC 13) (IG 0)
      )
      (i_weight_addr_gen_inst_n21
        (T0 33712) (T1 33664) (TX 0)
        (TC 18) (IG 0)
      )
      (i_weight_addr_gen_inst_n22
        (T0 36246) (T1 31130) (TX 0)
        (TC 9) (IG 0)
      )
      (i_weight_addr_gen_inst_n23
        (T0 36246) (T1 31130) (TX 0)
        (TC 19) (IG 0)
      )
      (i_weight_addr_gen_inst_n24
        (T0 59696) (T1 7680) (TX 0)
        (TC 6) (IG 0)
      )
      (i_weight_addr_gen_inst_n25
        (T0 640) (T1 66736) (TX 0)
        (TC 320) (IG 0)
      )
      (i_weight_addr_gen_inst_n26
        (T0 88) (T1 67288) (TX 0)
        (TC 44) (IG 0)
      )
      (i_weight_addr_gen_inst_n30
        (T0 25994) (T1 41382) (TX 0)
        (TC 9) (IG 0)
      )
      (i_weight_addr_gen_inst_n31
        (T0 88) (T1 67288) (TX 0)
        (TC 44) (IG 0)
      )
      (i_weight_addr_gen_inst_n32
        (T0 67288) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (i_weight_addr_gen_inst_n33
        (T0 26010) (T1 41366) (TX 0)
        (TC 15) (IG 0)
      )
      (i_weight_addr_gen_inst_n34
        (T0 33674) (T1 33702) (TX 0)
        (TC 7) (IG 0)
      )
      (i_weight_addr_gen_inst_n35
        (T0 27178) (T1 40198) (TX 0)
        (TC 15) (IG 0)
      )
      (i_weight_addr_gen_inst_n36
        (T0 33690) (T1 33686) (TX 0)
        (TC 13) (IG 0)
      )
      (i_weight_addr_gen_inst_n37
        (T0 33664) (T1 33712) (TX 0)
        (TC 18) (IG 0)
      )
      (i_weight_addr_gen_inst_n38
        (T0 31130) (T1 36246) (TX 0)
        (TC 9) (IG 0)
      )
      (i_weight_addr_gen_inst_n39
        (T0 31130) (T1 36246) (TX 0)
        (TC 19) (IG 0)
      )
      (i_weight_addr_gen_inst_n40
        (T0 7680) (T1 59696) (TX 0)
        (TC 6) (IG 0)
      )
      (i_weight_addr_gen_inst_n5
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_n6
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_n7
        (T0 41382) (T1 25994) (TX 0)
        (TC 9) (IG 0)
      )
      (i_weight_addr_gen_inst_n8
        (T0 41366) (T1 26010) (TX 0)
        (TC 15) (IG 0)
      )
      (i_weight_addr_gen_inst_net2874
        (T0 67332) (T1 44) (TX 0)
        (TC 44) (IG 0)
      )
      (i_weight_addr_gen_inst_net2880
        (T0 43056) (T1 24320) (TX 0)
        (TC 24320) (IG 0)
      )
      (int_L0_ptr\[0\]
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (int_L0_ptr\[1\]
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (int_L0_ptr\[2\]
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (int_L1_ptr\[0\]
        (T0 40488) (T1 26888) (TX 0)
        (TC 1284) (IG 0)
      )
      (int_L1_ptr\[1\]
        (T0 40488) (T1 26888) (TX 0)
        (TC 642) (IG 0)
      )
      (int_L1_ptr\[2\]
        (T0 46106) (T1 21270) (TX 0)
        (TC 321) (IG 0)
      )
      (int_L3_ptr_1_
        (T0 59696) (T1 7680) (TX 0)
        (TC 12) (IG 0)
      )
      (int_arv_res\[0\]
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (int_arv_res\[1\]
        (T0 25600) (T1 41776) (TX 0)
        (TC 64) (IG 0)
      )
      (int_arv_res\[2\]
        (T0 29152) (T1 38224) (TX 0)
        (TC 112) (IG 0)
      )
      (int_c_i_en_even
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (int_c_i_en_odd
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (int_c_i_en_weight_addr
        (T0 67288) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (int_c_o_en_base_odd
        (T0 67288) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (int_c_o_en_offs_even
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_c_o_en_offs_odd
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_c_o_inc_value_offs\[0\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_c_o_inc_value_offs\[1\]
        (T0 51990) (T1 15386) (TX 0)
        (TC 1) (IG 0)
      )
      (int_c_o_inc_value_offs\[2\]
        (T0 51990) (T1 15386) (TX 0)
        (TC 1) (IG 0)
      )
      (int_c_o_inc_value_offs\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_c_o_inc_value_offs\[4\]
        (T0 15386) (T1 51990) (TX 0)
        (TC 1) (IG 0)
      )
      (int_ckg_cmask\[1\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_ckg_cmask\[2\]
        (T0 41392) (T1 25984) (TX 0)
        (TC 32) (IG 0)
      )
      (int_ckg_cmask\[3\]
        (T0 41392) (T1 25984) (TX 0)
        (TC 32) (IG 0)
      )
      (int_ckg_cmask\[4\]
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (int_ckg_cmask\[5\]
        (T0 0) (T1 0) (TX 0) (TZ 67376)
        (TC 0) (IG 0)
      )
      (int_ckg_cmask\[6\]
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (int_ckg_cmask\[7\]
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (int_ckg_rmask\[1\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_ckg_rmask\[2\]
        (T0 41776) (T1 25600) (TX 0)
        (TC 64) (IG 0)
      )
      (int_ckg_rmask\[3\]
        (T0 41776) (T1 25600) (TX 0)
        (TC 64) (IG 0)
      )
      (int_ckg_rmask\[4\]
        (T0 38224) (T1 29152) (TX 0)
        (TC 112) (IG 0)
      )
      (int_ckg_rmask\[5\]
        (T0 0) (T1 0) (TX 0) (TZ 67376)
        (TC 0) (IG 0)
      )
      (int_ckg_rmask\[6\]
        (T0 38224) (T1 29152) (TX 0)
        (TC 112) (IG 0)
      )
      (int_ckg_rmask\[7\]
        (T0 38224) (T1 29152) (TX 0)
        (TC 112) (IG 0)
      )
      (int_d_tc\[0\]
        (T0 61568) (T1 5808) (TX 0)
        (TC 4) (IG 0)
      )
      (int_d_tc\[1\]
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (int_d_tc\[2\]
        (T0 37072) (T1 30304) (TX 0)
        (TC 112) (IG 0)
      )
      (int_en_L1_ptr
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (int_en_L2_ptr
        (T0 66736) (T1 640) (TX 0)
        (TC 320) (IG 0)
      )
      (int_en_L4_ptr
        (T0 67288) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (int_en_hmode
        (T0 51376) (T1 16000) (TX 0)
        (TC 4160) (IG 0)
      )
      (int_en_vmode
        (T0 64176) (T1 3200) (TX 0)
        (TC 1600) (IG 0)
      )
      (int_hmode_cnt\[0\]
        (T0 48176) (T1 19200) (TX 0)
        (TC 3200) (IG 0)
      )
      (int_hmode_cnt\[1\]
        (T0 48176) (T1 19200) (TX 0)
        (TC 1600) (IG 0)
      )
      (int_hmode_cnt\[2\]
        (T0 57776) (T1 9600) (TX 0)
        (TC 1600) (IG 0)
      )
      (int_i_data_h_npu\[0\]
        (T0 63632) (T1 3744) (TX 0)
        (TC 928) (IG 0)
      )
      (int_i_data_h_npu\[10\]
        (T0 63104) (T1 4272) (TX 0)
        (TC 1038) (IG 0)
      )
      (int_i_data_h_npu\[11\]
        (T0 63232) (T1 4144) (TX 0)
        (TC 1246) (IG 0)
      )
      (int_i_data_h_npu\[12\]
        (T0 63728) (T1 3648) (TX 0)
        (TC 950) (IG 0)
      )
      (int_i_data_h_npu\[13\]
        (T0 62828) (T1 4548) (TX 0)
        (TC 1190) (IG 0)
      )
      (int_i_data_h_npu\[14\]
        (T0 63372) (T1 4004) (TX 0)
        (TC 1058) (IG 0)
      )
      (int_i_data_h_npu\[15\]
        (T0 63764) (T1 3612) (TX 0)
        (TC 1404) (IG 0)
      )
      (int_i_data_h_npu\[1\]
        (T0 63620) (T1 3756) (TX 0)
        (TC 1164) (IG 0)
      )
      (int_i_data_h_npu\[2\]
        (T0 63640) (T1 3736) (TX 0)
        (TC 1016) (IG 0)
      )
      (int_i_data_h_npu\[3\]
        (T0 63316) (T1 4060) (TX 0)
        (TC 1252) (IG 0)
      )
      (int_i_data_h_npu\[4\]
        (T0 64104) (T1 3272) (TX 0)
        (TC 970) (IG 0)
      )
      (int_i_data_h_npu\[5\]
        (T0 62108) (T1 5268) (TX 0)
        (TC 1338) (IG 0)
      )
      (int_i_data_h_npu\[6\]
        (T0 63260) (T1 4116) (TX 0)
        (TC 1184) (IG 0)
      )
      (int_i_data_h_npu\[7\]
        (T0 61952) (T1 5424) (TX 0)
        (TC 1398) (IG 0)
      )
      (int_i_data_h_npu\[8\]
        (T0 63448) (T1 3928) (TX 0)
        (TC 1002) (IG 0)
      )
      (int_i_data_h_npu\[9\]
        (T0 62172) (T1 5204) (TX 0)
        (TC 1338) (IG 0)
      )
      (int_i_data_v_npu\[0\]
        (T0 64256) (T1 3120) (TX 0)
        (TC 416) (IG 0)
      )
      (int_i_data_v_npu\[10\]
        (T0 62712) (T1 4664) (TX 0)
        (TC 294) (IG 0)
      )
      (int_i_data_v_npu\[11\]
        (T0 62450) (T1 4926) (TX 0)
        (TC 321) (IG 0)
      )
      (int_i_data_v_npu\[12\]
        (T0 63168) (T1 4208) (TX 0)
        (TC 164) (IG 0)
      )
      (int_i_data_v_npu\[13\]
        (T0 60592) (T1 6784) (TX 0)
        (TC 288) (IG 0)
      )
      (int_i_data_v_npu\[14\]
        (T0 62704) (T1 4672) (TX 0)
        (TC 356) (IG 0)
      )
      (int_i_data_v_npu\[15\]
        (T0 57776) (T1 9600) (TX 0)
        (TC 384) (IG 0)
      )
      (int_i_data_v_npu\[1\]
        (T0 55980) (T1 11396) (TX 0)
        (TC 378) (IG 0)
      )
      (int_i_data_v_npu\[2\]
        (T0 59702) (T1 7674) (TX 0)
        (TC 481) (IG 0)
      )
      (int_i_data_v_npu\[3\]
        (T0 59928) (T1 7448) (TX 0)
        (TC 316) (IG 0)
      )
      (int_i_data_v_npu\[4\]
        (T0 61580) (T1 5796) (TX 0)
        (TC 448) (IG 0)
      )
      (int_i_data_v_npu\[5\]
        (T0 59870) (T1 7506) (TX 0)
        (TC 287) (IG 0)
      )
      (int_i_data_v_npu\[6\]
        (T0 62332) (T1 5044) (TX 0)
        (TC 226) (IG 0)
      )
      (int_i_data_v_npu\[7\]
        (T0 64194) (T1 3182) (TX 0)
        (TC 193) (IG 0)
      )
      (int_i_data_v_npu\[8\]
        (T0 64904) (T1 2472) (TX 0)
        (TC 196) (IG 0)
      )
      (int_i_data_v_npu\[9\]
        (T0 64366) (T1 3010) (TX 0)
        (TC 227) (IG 0)
      )
      (int_o_data_npu\[0\]
        (T0 66660) (T1 716) (TX 0)
        (TC 218) (IG 0)
      )
      (int_o_data_npu\[10\]
        (T0 66556) (T1 820) (TX 0)
        (TC 192) (IG 0)
      )
      (int_o_data_npu\[11\]
        (T0 66548) (T1 828) (TX 0)
        (TC 182) (IG 0)
      )
      (int_o_data_npu\[12\]
        (T0 66584) (T1 792) (TX 0)
        (TC 162) (IG 0)
      )
      (int_o_data_npu\[13\]
        (T0 66608) (T1 768) (TX 0)
        (TC 150) (IG 0)
      )
      (int_o_data_npu\[14\]
        (T0 66608) (T1 768) (TX 0)
        (TC 150) (IG 0)
      )
      (int_o_data_npu\[15\]
        (T0 66608) (T1 768) (TX 0)
        (TC 150) (IG 0)
      )
      (int_o_data_npu\[16\]
        (T0 66516) (T1 860) (TX 0)
        (TC 246) (IG 0)
      )
      (int_o_data_npu\[17\]
        (T0 66548) (T1 828) (TX 0)
        (TC 252) (IG 0)
      )
      (int_o_data_npu\[18\]
        (T0 66560) (T1 816) (TX 0)
        (TC 200) (IG 0)
      )
      (int_o_data_npu\[19\]
        (T0 66556) (T1 820) (TX 0)
        (TC 202) (IG 0)
      )
      (int_o_data_npu\[1\]
        (T0 66504) (T1 872) (TX 0)
        (TC 228) (IG 0)
      )
      (int_o_data_npu\[20\]
        (T0 66604) (T1 772) (TX 0)
        (TC 164) (IG 0)
      )
      (int_o_data_npu\[21\]
        (T0 66628) (T1 748) (TX 0)
        (TC 148) (IG 0)
      )
      (int_o_data_npu\[22\]
        (T0 66628) (T1 748) (TX 0)
        (TC 148) (IG 0)
      )
      (int_o_data_npu\[23\]
        (T0 66628) (T1 748) (TX 0)
        (TC 148) (IG 0)
      )
      (int_o_data_npu\[24\]
        (T0 66548) (T1 828) (TX 0)
        (TC 234) (IG 0)
      )
      (int_o_data_npu\[25\]
        (T0 66604) (T1 772) (TX 0)
        (TC 214) (IG 0)
      )
      (int_o_data_npu\[26\]
        (T0 66588) (T1 788) (TX 0)
        (TC 204) (IG 0)
      )
      (int_o_data_npu\[27\]
        (T0 66600) (T1 776) (TX 0)
        (TC 172) (IG 0)
      )
      (int_o_data_npu\[28\]
        (T0 66612) (T1 764) (TX 0)
        (TC 160) (IG 0)
      )
      (int_o_data_npu\[29\]
        (T0 66664) (T1 712) (TX 0)
        (TC 138) (IG 0)
      )
      (int_o_data_npu\[2\]
        (T0 66568) (T1 808) (TX 0)
        (TC 204) (IG 0)
      )
      (int_o_data_npu\[30\]
        (T0 66664) (T1 712) (TX 0)
        (TC 138) (IG 0)
      )
      (int_o_data_npu\[31\]
        (T0 66664) (T1 712) (TX 0)
        (TC 138) (IG 0)
      )
      (int_o_data_npu\[32\]
        (T0 66652) (T1 724) (TX 0)
        (TC 240) (IG 0)
      )
      (int_o_data_npu\[33\]
        (T0 66592) (T1 784) (TX 0)
        (TC 216) (IG 0)
      )
      (int_o_data_npu\[34\]
        (T0 66648) (T1 728) (TX 0)
        (TC 202) (IG 0)
      )
      (int_o_data_npu\[35\]
        (T0 66680) (T1 696) (TX 0)
        (TC 166) (IG 0)
      )
      (int_o_data_npu\[36\]
        (T0 66696) (T1 680) (TX 0)
        (TC 140) (IG 0)
      )
      (int_o_data_npu\[37\]
        (T0 66728) (T1 648) (TX 0)
        (TC 126) (IG 0)
      )
      (int_o_data_npu\[38\]
        (T0 66732) (T1 644) (TX 0)
        (TC 124) (IG 0)
      )
      (int_o_data_npu\[39\]
        (T0 66732) (T1 644) (TX 0)
        (TC 124) (IG 0)
      )
      (int_o_data_npu\[3\]
        (T0 66612) (T1 764) (TX 0)
        (TC 186) (IG 0)
      )
      (int_o_data_npu\[40\]
        (T0 66620) (T1 756) (TX 0)
        (TC 212) (IG 0)
      )
      (int_o_data_npu\[41\]
        (T0 66628) (T1 748) (TX 0)
        (TC 208) (IG 0)
      )
      (int_o_data_npu\[42\]
        (T0 66580) (T1 796) (TX 0)
        (TC 196) (IG 0)
      )
      (int_o_data_npu\[43\]
        (T0 66688) (T1 688) (TX 0)
        (TC 160) (IG 0)
      )
      (int_o_data_npu\[44\]
        (T0 66688) (T1 688) (TX 0)
        (TC 146) (IG 0)
      )
      (int_o_data_npu\[45\]
        (T0 66724) (T1 652) (TX 0)
        (TC 124) (IG 0)
      )
      (int_o_data_npu\[46\]
        (T0 66724) (T1 652) (TX 0)
        (TC 124) (IG 0)
      )
      (int_o_data_npu\[47\]
        (T0 66724) (T1 652) (TX 0)
        (TC 124) (IG 0)
      )
      (int_o_data_npu\[48\]
        (T0 66372) (T1 1004) (TX 0)
        (TC 312) (IG 0)
      )
      (int_o_data_npu\[49\]
        (T0 66304) (T1 1072) (TX 0)
        (TC 326) (IG 0)
      )
      (int_o_data_npu\[4\]
        (T0 66604) (T1 772) (TX 0)
        (TC 168) (IG 0)
      )
      (int_o_data_npu\[50\]
        (T0 66324) (T1 1052) (TX 0)
        (TC 296) (IG 0)
      )
      (int_o_data_npu\[51\]
        (T0 66420) (T1 956) (TX 0)
        (TC 242) (IG 0)
      )
      (int_o_data_npu\[52\]
        (T0 66420) (T1 956) (TX 0)
        (TC 194) (IG 0)
      )
      (int_o_data_npu\[53\]
        (T0 66444) (T1 932) (TX 0)
        (TC 180) (IG 0)
      )
      (int_o_data_npu\[54\]
        (T0 66444) (T1 932) (TX 0)
        (TC 180) (IG 0)
      )
      (int_o_data_npu\[55\]
        (T0 66444) (T1 932) (TX 0)
        (TC 180) (IG 0)
      )
      (int_o_data_npu\[56\]
        (T0 66368) (T1 1008) (TX 0)
        (TC 328) (IG 0)
      )
      (int_o_data_npu\[57\]
        (T0 66296) (T1 1080) (TX 0)
        (TC 318) (IG 0)
      )
      (int_o_data_npu\[58\]
        (T0 66364) (T1 1012) (TX 0)
        (TC 286) (IG 0)
      )
      (int_o_data_npu\[59\]
        (T0 66452) (T1 924) (TX 0)
        (TC 258) (IG 0)
      )
      (int_o_data_npu\[5\]
        (T0 66628) (T1 748) (TX 0)
        (TC 156) (IG 0)
      )
      (int_o_data_npu\[60\]
        (T0 66400) (T1 976) (TX 0)
        (TC 216) (IG 0)
      )
      (int_o_data_npu\[61\]
        (T0 66436) (T1 940) (TX 0)
        (TC 200) (IG 0)
      )
      (int_o_data_npu\[62\]
        (T0 66436) (T1 940) (TX 0)
        (TC 200) (IG 0)
      )
      (int_o_data_npu\[63\]
        (T0 66436) (T1 940) (TX 0)
        (TC 200) (IG 0)
      )
      (int_o_data_npu\[6\]
        (T0 66628) (T1 748) (TX 0)
        (TC 156) (IG 0)
      )
      (int_o_data_npu\[7\]
        (T0 66628) (T1 748) (TX 0)
        (TC 156) (IG 0)
      )
      (int_o_data_npu\[8\]
        (T0 66584) (T1 792) (TX 0)
        (TC 230) (IG 0)
      )
      (int_o_data_npu\[9\]
        (T0 66524) (T1 852) (TX 0)
        (TC 220) (IG 0)
      )
      (int_o_data_p\[0\]
        (T0 57124) (T1 10252) (TX 0)
        (TC 104) (IG 0)
      )
      (int_o_data_p\[10\]
        (T0 52012) (T1 15364) (TX 0)
        (TC 122) (IG 0)
      )
      (int_o_data_p\[11\]
        (T0 54008) (T1 13368) (TX 0)
        (TC 72) (IG 0)
      )
      (int_o_data_p\[12\]
        (T0 51116) (T1 16260) (TX 0)
        (TC 142) (IG 0)
      )
      (int_o_data_p\[13\]
        (T0 51984) (T1 15392) (TX 0)
        (TC 206) (IG 0)
      )
      (int_o_data_p\[14\]
        (T0 51628) (T1 15748) (TX 0)
        (TC 170) (IG 0)
      )
      (int_o_data_p\[15\]
        (T0 49640) (T1 17736) (TX 0)
        (TC 96) (IG 0)
      )
      (int_o_data_p\[1\]
        (T0 57124) (T1 10252) (TX 0)
        (TC 162) (IG 0)
      )
      (int_o_data_p\[2\]
        (T0 56396) (T1 10980) (TX 0)
        (TC 124) (IG 0)
      )
      (int_o_data_p\[3\]
        (T0 55356) (T1 12020) (TX 0)
        (TC 68) (IG 0)
      )
      (int_o_data_p\[4\]
        (T0 62884) (T1 4492) (TX 0)
        (TC 114) (IG 0)
      )
      (int_o_data_p\[5\]
        (T0 59624) (T1 7752) (TX 0)
        (TC 154) (IG 0)
      )
      (int_o_data_p\[6\]
        (T0 50180) (T1 17196) (TX 0)
        (TC 126) (IG 0)
      )
      (int_o_data_p\[7\]
        (T0 54116) (T1 13260) (TX 0)
        (TC 66) (IG 0)
      )
      (int_o_data_p\[8\]
        (T0 58840) (T1 8536) (TX 0)
        (TC 100) (IG 0)
      )
      (int_o_data_p\[9\]
        (T0 59268) (T1 8108) (TX 0)
        (TC 156) (IG 0)
      )
      (n18
        (T0 7680) (T1 59696) (TX 0)
        (TC 12) (IG 0)
      )
      (n19
        (T0 224) (T1 67152) (TX 0)
        (TC 112) (IG 0)
      )
      (n20
        (T0 33552) (T1 33824) (TX 0)
        (TC 56) (IG 0)
      )
      (n21
        (T0 2560) (T1 64816) (TX 0)
        (TC 1280) (IG 0)
      )
      (n22
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (n23
        (T0 29152) (T1 38224) (TX 0)
        (TC 112) (IG 0)
      )
      (n24
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (n25
        (T0 51990) (T1 15386) (TX 0)
        (TC 1) (IG 0)
      )
      (n26
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (n27
        (T0 29824) (T1 37552) (TX 0)
        (TC 44) (IG 0)
      )
      (n28
        (T0 15386) (T1 51990) (TX 0)
        (TC 1) (IG 0)
      )
      (n29
        (T0 224) (T1 67152) (TX 0)
        (TC 112) (IG 0)
      )
      (n30
        (T0 33712) (T1 33664) (TX 0)
        (TC 56) (IG 0)
      )
      (n31
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (n32
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (n33
        (T0 67152) (T1 224) (TX 0)
        (TC 112) (IG 0)
      )
      (n34
        (T0 33664) (T1 33712) (TX 0)
        (TC 56) (IG 0)
      )
      (n35
        (T0 59696) (T1 7680) (TX 0)
        (TC 12) (IG 0)
      )
      (n36
        (T0 640) (T1 66736) (TX 0)
        (TC 320) (IG 0)
      )
      (n37
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (n38
        (T0 51990) (T1 15386) (TX 0)
        (TC 1) (IG 0)
      )
      (n39
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (n4
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (n40
        (T0 38224) (T1 29152) (TX 0)
        (TC 112) (IG 0)
      )
      (n41
        (T0 15386) (T1 51990) (TX 0)
        (TC 1) (IG 0)
      )
      (n42
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (n43
        (T0 67152) (T1 224) (TX 0)
        (TC 112) (IG 0)
      )
      (n7
        (T0 29152) (T1 38224) (TX 0)
        (TC 112) (IG 0)
      )
      (n9
        (T0 29824) (T1 37552) (TX 0)
        (TC 44) (IG 0)
      )
      (net2764
        (T0 67056) (T1 320) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_ckg\[0\]
        (T0 22088) (T1 45288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_ckg\[10\]
        (T0 22088) (T1 45288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_ckg\[11\]
        (T0 22088) (T1 45288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_ckg\[12\]
        (T0 25040) (T1 42336) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_ckg\[13\]
        (T0 25040) (T1 42336) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_ckg\[14\]
        (T0 38224) (T1 29152) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_ckg\[15\]
        (T0 38224) (T1 29152) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_ckg\[16\]
        (T0 22088) (T1 45288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_ckg\[17\]
        (T0 22088) (T1 45288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_ckg\[18\]
        (T0 22088) (T1 45288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_ckg\[19\]
        (T0 22088) (T1 45288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_ckg\[1\]
        (T0 22088) (T1 45288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_ckg\[20\]
        (T0 25040) (T1 42336) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_ckg\[21\]
        (T0 25040) (T1 42336) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_ckg\[22\]
        (T0 38224) (T1 29152) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_ckg\[23\]
        (T0 38224) (T1 29152) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_ckg\[24\]
        (T0 22088) (T1 45288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_ckg\[25\]
        (T0 22088) (T1 45288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_ckg\[26\]
        (T0 22088) (T1 45288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_ckg\[27\]
        (T0 22088) (T1 45288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_ckg\[28\]
        (T0 25040) (T1 42336) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_ckg\[29\]
        (T0 25040) (T1 42336) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_ckg\[2\]
        (T0 22088) (T1 45288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_ckg\[30\]
        (T0 38224) (T1 29152) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_ckg\[31\]
        (T0 38224) (T1 29152) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_ckg\[32\]
        (T0 24752) (T1 42624) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_ckg\[33\]
        (T0 24752) (T1 42624) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_ckg\[34\]
        (T0 24752) (T1 42624) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_ckg\[35\]
        (T0 24752) (T1 42624) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_ckg\[36\]
        (T0 28592) (T1 38784) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[37\]
        (T0 28592) (T1 38784) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[38\]
        (T0 41776) (T1 25600) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_ckg\[39\]
        (T0 41776) (T1 25600) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_ckg\[3\]
        (T0 22088) (T1 45288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_ckg\[40\]
        (T0 24752) (T1 42624) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_ckg\[41\]
        (T0 24752) (T1 42624) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_ckg\[42\]
        (T0 24752) (T1 42624) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_ckg\[43\]
        (T0 24752) (T1 42624) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_ckg\[44\]
        (T0 28592) (T1 38784) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[45\]
        (T0 28592) (T1 38784) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[46\]
        (T0 41776) (T1 25600) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_ckg\[47\]
        (T0 41776) (T1 25600) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_ckg\[48\]
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_ckg\[49\]
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_ckg\[4\]
        (T0 25040) (T1 42336) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_ckg\[50\]
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_ckg\[51\]
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_ckg\[52\]
        (T0 41392) (T1 25984) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[53\]
        (T0 41392) (T1 25984) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[54\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[55\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[56\]
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_ckg\[57\]
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_ckg\[58\]
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_ckg\[59\]
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_ckg\[5\]
        (T0 25040) (T1 42336) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_ckg\[60\]
        (T0 41392) (T1 25984) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[61\]
        (T0 41392) (T1 25984) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[62\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[63\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[6\]
        (T0 38224) (T1 29152) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_ckg\[7\]
        (T0 38224) (T1 29152) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_ckg\[8\]
        (T0 22088) (T1 45288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_ckg\[9\]
        (T0 22088) (T1 45288) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_1__0__0_
        (T0 66564) (T1 812) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_int_data_res_1__0__1_
        (T0 66488) (T1 888) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_int_data_res_1__0__2_
        (T0 66556) (T1 820) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_int_data_res_1__0__3_
        (T0 66608) (T1 768) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_int_data_res_1__0__4_
        (T0 66548) (T1 828) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_res_1__0__5_
        (T0 66584) (T1 792) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_int_data_res_1__0__6_
        (T0 66584) (T1 792) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_int_data_res_1__0__7_
        (T0 66584) (T1 792) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_int_data_res_1__1__0_
        (T0 66552) (T1 824) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_res_1__1__1_
        (T0 66524) (T1 852) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_int_data_res_1__1__2_
        (T0 66520) (T1 856) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_int_data_res_1__1__3_
        (T0 66576) (T1 800) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_int_data_res_1__1__4_
        (T0 66564) (T1 812) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_int_data_res_1__1__5_
        (T0 66588) (T1 788) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_int_data_res_1__1__6_
        (T0 66588) (T1 788) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_int_data_res_1__1__7_
        (T0 66588) (T1 788) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_int_data_res_1__2__0_
        (T0 66740) (T1 636) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_int_data_res_1__2__1_
        (T0 66740) (T1 636) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_res_1__2__2_
        (T0 66688) (T1 688) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_int_data_res_1__2__3_
        (T0 66792) (T1 584) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_res_1__2__4_
        (T0 66768) (T1 608) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_res_1__2__5_
        (T0 66804) (T1 572) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_data_res_1__2__6_
        (T0 66804) (T1 572) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_data_res_1__2__7_
        (T0 66804) (T1 572) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_data_res_1__3__0_
        (T0 66788) (T1 588) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_res_1__3__1_
        (T0 66744) (T1 632) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_int_data_res_1__3__2_
        (T0 66756) (T1 620) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_int_data_res_1__3__3_
        (T0 66800) (T1 576) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_res_1__3__4_
        (T0 66796) (T1 580) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_int_data_res_1__3__5_
        (T0 66824) (T1 552) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_data_res_1__3__6_
        (T0 66828) (T1 548) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_1__3__7_
        (T0 66828) (T1 548) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_1__4__0_
        (T0 66680) (T1 696) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_int_data_res_1__4__1_
        (T0 66736) (T1 640) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_int_data_res_1__4__2_
        (T0 66704) (T1 672) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_int_data_res_1__4__3_
        (T0 66724) (T1 652) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_int_data_res_1__4__4_
        (T0 66728) (T1 648) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_int_data_res_1__4__5_
        (T0 66772) (T1 604) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_res_1__4__6_
        (T0 66772) (T1 604) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_res_1__4__7_
        (T0 66772) (T1 604) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_res_1__5__0_
        (T0 66692) (T1 684) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_int_data_res_1__5__1_
        (T0 66692) (T1 684) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_res_1__5__2_
        (T0 66684) (T1 692) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_int_data_res_1__5__3_
        (T0 66712) (T1 664) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_int_data_res_1__5__4_
        (T0 66724) (T1 652) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_int_data_res_1__5__5_
        (T0 66752) (T1 624) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_res_1__5__6_
        (T0 66752) (T1 624) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_res_1__5__7_
        (T0 66752) (T1 624) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_res_1__6__0_
        (T0 66708) (T1 668) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_int_data_res_1__6__1_
        (T0 66648) (T1 728) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_int_data_res_1__6__2_
        (T0 66676) (T1 700) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_int_data_res_1__6__3_
        (T0 66696) (T1 680) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_int_data_res_1__6__4_
        (T0 66704) (T1 672) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_int_data_res_1__6__5_
        (T0 66728) (T1 648) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_int_data_res_1__6__6_
        (T0 66728) (T1 648) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_int_data_res_1__6__7_
        (T0 66728) (T1 648) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_int_data_res_1__7__0_
        (T0 66760) (T1 616) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_int_data_res_1__7__1_
        (T0 66636) (T1 740) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_int_data_res_1__7__2_
        (T0 66688) (T1 688) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_res_1__7__3_
        (T0 66732) (T1 644) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_res_1__7__4_
        (T0 66720) (T1 656) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_int_data_res_1__7__5_
        (T0 66740) (T1 636) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_int_data_res_1__7__6_
        (T0 66740) (T1 636) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_int_data_res_1__7__7_
        (T0 66740) (T1 636) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_int_data_res_2__0__0_
        (T0 66732) (T1 644) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_int_data_res_2__0__1_
        (T0 66676) (T1 700) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_int_data_res_2__0__2_
        (T0 66760) (T1 616) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_int_data_res_2__0__3_
        (T0 66728) (T1 648) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_int_data_res_2__0__4_
        (T0 66692) (T1 684) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_int_data_res_2__0__5_
        (T0 66720) (T1 656) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_res_2__0__6_
        (T0 66720) (T1 656) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_res_2__0__7_
        (T0 66720) (T1 656) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_res_2__1__0_
        (T0 66712) (T1 664) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_int_data_res_2__1__1_
        (T0 66676) (T1 700) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_int_data_res_2__1__2_
        (T0 66668) (T1 708) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_res_2__1__3_
        (T0 66708) (T1 668) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_int_data_res_2__1__4_
        (T0 66696) (T1 680) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_res_2__1__5_
        (T0 66712) (T1 664) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_int_data_res_2__1__6_
        (T0 66712) (T1 664) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_int_data_res_2__1__7_
        (T0 66712) (T1 664) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_int_data_res_2__2__0_
        (T0 66868) (T1 508) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_int_data_res_2__2__1_
        (T0 66844) (T1 532) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_int_data_res_2__2__2_
        (T0 66796) (T1 580) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_res_2__2__3_
        (T0 66864) (T1 512) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_data_res_2__2__4_
        (T0 66860) (T1 516) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_2__2__5_
        (T0 66884) (T1 492) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_2__2__6_
        (T0 66884) (T1 492) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_2__2__7_
        (T0 66884) (T1 492) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_2__3__0_
        (T0 66896) (T1 480) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_int_data_res_2__3__1_
        (T0 66836) (T1 540) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_int_data_res_2__3__2_
        (T0 66876) (T1 500) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_int_data_res_2__3__3_
        (T0 66900) (T1 476) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_res_2__3__4_
        (T0 66892) (T1 484) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_2__3__5_
        (T0 66920) (T1 456) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_2__3__6_
        (T0 66924) (T1 452) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_2__3__7_
        (T0 66924) (T1 452) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_2__4__0_
        (T0 66788) (T1 588) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_res_2__4__1_
        (T0 66860) (T1 516) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_res_2__4__2_
        (T0 66824) (T1 552) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_int_data_res_2__4__3_
        (T0 66820) (T1 556) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_res_2__4__4_
        (T0 66828) (T1 548) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_int_data_res_2__4__5_
        (T0 66872) (T1 504) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_2__4__6_
        (T0 66872) (T1 504) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_2__4__7_
        (T0 66872) (T1 504) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_2__5__0_
        (T0 66824) (T1 552) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_int_data_res_2__5__1_
        (T0 66816) (T1 560) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_int_data_res_2__5__2_
        (T0 66812) (T1 564) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_int_data_res_2__5__3_
        (T0 66836) (T1 540) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_int_data_res_2__5__4_
        (T0 66840) (T1 536) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_int_data_res_2__5__5_
        (T0 66868) (T1 508) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_2__5__6_
        (T0 66868) (T1 508) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_2__5__7_
        (T0 66868) (T1 508) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_2__6__0_
        (T0 66852) (T1 524) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_int_data_res_2__6__1_
        (T0 66744) (T1 632) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_int_data_res_2__6__2_
        (T0 66788) (T1 588) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_int_data_res_2__6__3_
        (T0 66804) (T1 572) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_int_data_res_2__6__4_
        (T0 66820) (T1 556) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_res_2__6__5_
        (T0 66836) (T1 540) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_2__6__6_
        (T0 66836) (T1 540) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_2__6__7_
        (T0 66836) (T1 540) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_2__7__0_
        (T0 66856) (T1 520) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_int_data_res_2__7__1_
        (T0 66772) (T1 604) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_int_data_res_2__7__2_
        (T0 66780) (T1 596) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_int_data_res_2__7__3_
        (T0 66848) (T1 528) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_int_data_res_2__7__4_
        (T0 66816) (T1 560) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_int_data_res_2__7__5_
        (T0 66836) (T1 540) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_int_data_res_2__7__6_
        (T0 66836) (T1 540) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_int_data_res_2__7__7_
        (T0 66836) (T1 540) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_int_data_res_3__0__0_
        (T0 66864) (T1 512) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_res_3__0__1_
        (T0 66816) (T1 560) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_int_data_res_3__0__2_
        (T0 66884) (T1 492) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_int_data_res_3__0__3_
        (T0 66848) (T1 528) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_int_data_res_3__0__4_
        (T0 66816) (T1 560) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_int_data_res_3__0__5_
        (T0 66840) (T1 536) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_int_data_res_3__0__6_
        (T0 66840) (T1 536) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_int_data_res_3__0__7_
        (T0 66840) (T1 536) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_int_data_res_3__1__0_
        (T0 66828) (T1 548) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_int_data_res_3__1__1_
        (T0 66808) (T1 568) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_int_data_res_3__1__2_
        (T0 66772) (T1 604) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_int_data_res_3__1__3_
        (T0 66804) (T1 572) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_int_data_res_3__1__4_
        (T0 66800) (T1 576) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_int_data_res_3__1__5_
        (T0 66812) (T1 564) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_3__1__6_
        (T0 66812) (T1 564) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_3__1__7_
        (T0 66812) (T1 564) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_3__2__0_
        (T0 66976) (T1 400) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_res_3__2__1_
        (T0 66924) (T1 452) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_int_data_res_3__2__2_
        (T0 66876) (T1 500) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_int_data_res_3__2__3_
        (T0 66940) (T1 436) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_3__2__4_
        (T0 66932) (T1 444) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_3__2__5_
        (T0 66956) (T1 420) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_int_data_res_3__2__6_
        (T0 66956) (T1 420) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_int_data_res_3__2__7_
        (T0 66956) (T1 420) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_int_data_res_3__3__0_
        (T0 66972) (T1 404) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_int_data_res_3__3__1_
        (T0 66944) (T1 432) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_res_3__3__2_
        (T0 66972) (T1 404) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_int_data_res_3__3__3_
        (T0 66984) (T1 392) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_int_data_res_3__3__4_
        (T0 66968) (T1 408) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_3__3__5_
        (T0 67000) (T1 376) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_res_3__3__6_
        (T0 67004) (T1 372) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_3__3__7_
        (T0 67004) (T1 372) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_3__4__0_
        (T0 66908) (T1 468) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_int_data_res_3__4__1_
        (T0 66964) (T1 412) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_res_3__4__2_
        (T0 66944) (T1 432) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_int_data_res_3__4__3_
        (T0 66924) (T1 452) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_3__4__4_
        (T0 66924) (T1 452) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_3__4__5_
        (T0 66972) (T1 404) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_3__4__6_
        (T0 66972) (T1 404) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_3__4__7_
        (T0 66972) (T1 404) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_3__5__0_
        (T0 66928) (T1 448) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_int_data_res_3__5__1_
        (T0 66888) (T1 488) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_int_data_res_3__5__2_
        (T0 66928) (T1 448) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_int_data_res_3__5__3_
        (T0 66912) (T1 464) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_res_3__5__4_
        (T0 66916) (T1 460) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_3__5__5_
        (T0 66948) (T1 428) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_int_data_res_3__5__6_
        (T0 66948) (T1 428) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_int_data_res_3__5__7_
        (T0 66948) (T1 428) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_int_data_res_3__6__0_
        (T0 66940) (T1 436) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_int_data_res_3__6__1_
        (T0 66840) (T1 536) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_res_3__6__2_
        (T0 66892) (T1 484) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_int_data_res_3__6__3_
        (T0 66884) (T1 492) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_int_data_res_3__6__4_
        (T0 66904) (T1 472) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_data_res_3__6__5_
        (T0 66920) (T1 456) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_3__6__6_
        (T0 66920) (T1 456) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_3__6__7_
        (T0 66920) (T1 456) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_3__7__0_
        (T0 66940) (T1 436) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_int_data_res_3__7__1_
        (T0 66872) (T1 504) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_int_data_res_3__7__2_
        (T0 66880) (T1 496) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_int_data_res_3__7__3_
        (T0 66912) (T1 464) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_res_3__7__4_
        (T0 66900) (T1 476) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_int_data_res_3__7__5_
        (T0 66916) (T1 460) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_res_3__7__6_
        (T0 66916) (T1 460) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_res_3__7__7_
        (T0 66916) (T1 460) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_res_4__0__0_
        (T0 66996) (T1 380) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_int_data_res_4__0__1_
        (T0 66948) (T1 428) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_res_4__0__2_
        (T0 66984) (T1 392) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_int_data_res_4__0__3_
        (T0 66956) (T1 420) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_int_data_res_4__0__4_
        (T0 66940) (T1 436) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_data_res_4__0__5_
        (T0 66956) (T1 420) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_4__0__6_
        (T0 66956) (T1 420) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_4__0__7_
        (T0 66956) (T1 420) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_4__1__0_
        (T0 66940) (T1 436) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_int_data_res_4__1__1_
        (T0 66912) (T1 464) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_int_data_res_4__1__2_
        (T0 66884) (T1 492) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_int_data_res_4__1__3_
        (T0 66908) (T1 468) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_int_data_res_4__1__4_
        (T0 66908) (T1 468) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_int_data_res_4__1__5_
        (T0 66916) (T1 460) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_4__1__6_
        (T0 66916) (T1 460) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_4__1__7_
        (T0 66916) (T1 460) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_4__2__0_
        (T0 67084) (T1 292) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_4__2__1_
        (T0 67016) (T1 360) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_4__2__2_
        (T0 66992) (T1 384) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_int_data_res_4__2__3_
        (T0 67016) (T1 360) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_int_data_res_4__2__4_
        (T0 67024) (T1 352) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_4__2__5_
        (T0 67040) (T1 336) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_4__2__6_
        (T0 67040) (T1 336) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_4__2__7_
        (T0 67040) (T1 336) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_4__3__0_
        (T0 67064) (T1 312) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_int_data_res_4__3__1_
        (T0 67056) (T1 320) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_4__3__2_
        (T0 67076) (T1 300) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_int_data_res_4__3__3_
        (T0 67056) (T1 320) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_4__3__4_
        (T0 67060) (T1 316) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_4__3__5_
        (T0 67084) (T1 292) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_4__3__6_
        (T0 67088) (T1 288) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_4__3__7_
        (T0 67088) (T1 288) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_4__4__0_
        (T0 67004) (T1 372) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_res_4__4__1_
        (T0 67056) (T1 320) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_int_data_res_4__4__2_
        (T0 67056) (T1 320) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_int_data_res_4__4__3_
        (T0 67036) (T1 340) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_4__4__4_
        (T0 67016) (T1 360) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_int_data_res_4__4__5_
        (T0 67064) (T1 312) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_4__4__6_
        (T0 67064) (T1 312) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_4__4__7_
        (T0 67064) (T1 312) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_4__5__0_
        (T0 67028) (T1 348) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_res_4__5__1_
        (T0 67008) (T1 368) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_data_res_4__5__2_
        (T0 67008) (T1 368) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_4__5__3_
        (T0 67004) (T1 372) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_4__5__4_
        (T0 66988) (T1 388) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_4__5__5_
        (T0 67024) (T1 352) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_int_data_res_4__5__6_
        (T0 67024) (T1 352) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_int_data_res_4__5__7_
        (T0 67024) (T1 352) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_int_data_res_4__6__0_
        (T0 67028) (T1 348) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_4__6__1_
        (T0 66948) (T1 428) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_int_data_res_4__6__2_
        (T0 66992) (T1 384) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_4__6__3_
        (T0 66984) (T1 392) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_int_data_res_4__6__4_
        (T0 66996) (T1 380) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_4__6__5_
        (T0 67012) (T1 364) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_res_4__6__6_
        (T0 67012) (T1 364) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_res_4__6__7_
        (T0 67012) (T1 364) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_res_4__7__0_
        (T0 67028) (T1 348) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_res_4__7__1_
        (T0 66988) (T1 388) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_int_data_res_4__7__2_
        (T0 66972) (T1 404) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_4__7__3_
        (T0 66984) (T1 392) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_4__7__4_
        (T0 66980) (T1 396) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_int_data_res_4__7__5_
        (T0 66996) (T1 380) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_4__7__6_
        (T0 66996) (T1 380) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_4__7__7_
        (T0 66996) (T1 380) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_5__0__0_
        (T0 67076) (T1 300) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_int_data_res_5__0__1_
        (T0 67036) (T1 340) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_int_data_res_5__0__2_
        (T0 67060) (T1 316) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_int_data_res_5__0__3_
        (T0 67048) (T1 328) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_int_data_res_5__0__4_
        (T0 67036) (T1 340) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_int_data_res_5__0__5_
        (T0 67044) (T1 332) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_5__0__6_
        (T0 67044) (T1 332) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_5__0__7_
        (T0 67044) (T1 332) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_5__1__0_
        (T0 67048) (T1 328) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_res_5__1__1_
        (T0 67032) (T1 344) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_int_data_res_5__1__2_
        (T0 66992) (T1 384) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_5__1__3_
        (T0 67020) (T1 356) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_5__1__4_
        (T0 67024) (T1 352) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_res_5__1__5_
        (T0 67028) (T1 348) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_5__1__6_
        (T0 67028) (T1 348) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_5__1__7_
        (T0 67028) (T1 348) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_5__2__0_
        (T0 67156) (T1 220) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_5__2__1_
        (T0 67100) (T1 276) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_res_5__2__2_
        (T0 67060) (T1 316) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_int_data_res_5__2__3_
        (T0 67096) (T1 280) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_5__2__4_
        (T0 67104) (T1 272) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_5__2__5_
        (T0 67112) (T1 264) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_5__2__6_
        (T0 67112) (T1 264) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_5__2__7_
        (T0 67112) (T1 264) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_5__3__0_
        (T0 67148) (T1 228) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_res_5__3__1_
        (T0 67156) (T1 220) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_5__3__2_
        (T0 67140) (T1 236) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_int_data_res_5__3__3_
        (T0 67136) (T1 240) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_5__3__4_
        (T0 67140) (T1 236) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_5__3__5_
        (T0 67156) (T1 220) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_5__3__6_
        (T0 67160) (T1 216) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_5__3__7_
        (T0 67160) (T1 216) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_5__4__0_
        (T0 67092) (T1 284) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_5__4__1_
        (T0 67128) (T1 248) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_5__4__2_
        (T0 67116) (T1 260) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_5__4__3_
        (T0 67104) (T1 272) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_5__4__4_
        (T0 67088) (T1 288) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_5__4__5_
        (T0 67124) (T1 252) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_5__4__6_
        (T0 67124) (T1 252) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_5__4__7_
        (T0 67124) (T1 252) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_5__5__0_
        (T0 67072) (T1 304) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_5__5__1_
        (T0 67060) (T1 316) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_5__5__2_
        (T0 67064) (T1 312) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_5__5__3_
        (T0 67052) (T1 324) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_data_res_5__5__4_
        (T0 67056) (T1 320) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_5__5__5_
        (T0 67076) (T1 300) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_5__5__6_
        (T0 67076) (T1 300) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_5__5__7_
        (T0 67076) (T1 300) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_5__6__0_
        (T0 67100) (T1 276) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_5__6__1_
        (T0 67032) (T1 344) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_5__6__2_
        (T0 67056) (T1 320) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_int_data_res_5__6__3_
        (T0 67044) (T1 332) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_5__6__4_
        (T0 67056) (T1 320) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_5__6__5_
        (T0 67068) (T1 308) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_5__6__6_
        (T0 67068) (T1 308) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_5__6__7_
        (T0 67068) (T1 308) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_5__7__0_
        (T0 67096) (T1 280) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_int_data_res_5__7__1_
        (T0 67072) (T1 304) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_5__7__2_
        (T0 67044) (T1 332) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_res_5__7__3_
        (T0 67044) (T1 332) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_5__7__4_
        (T0 67056) (T1 320) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_data_res_5__7__5_
        (T0 67064) (T1 312) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_5__7__6_
        (T0 67064) (T1 312) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_5__7__7_
        (T0 67064) (T1 312) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_6__0__0_
        (T0 67164) (T1 212) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_6__0__1_
        (T0 67156) (T1 220) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_6__0__2_
        (T0 67160) (T1 216) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_6__0__3_
        (T0 67164) (T1 212) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_6__0__4_
        (T0 67152) (T1 224) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_6__0__5_
        (T0 67152) (T1 224) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_6__0__6_
        (T0 67152) (T1 224) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_6__0__7_
        (T0 67152) (T1 224) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_6__1__0_
        (T0 67168) (T1 208) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_6__1__1_
        (T0 67140) (T1 236) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_6__1__2_
        (T0 67120) (T1 256) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_6__1__3_
        (T0 67140) (T1 236) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_6__1__4_
        (T0 67148) (T1 228) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_6__1__5_
        (T0 67148) (T1 228) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_6__1__6_
        (T0 67148) (T1 228) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_6__1__7_
        (T0 67148) (T1 228) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_6__2__0_
        (T0 67224) (T1 152) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_6__2__1_
        (T0 67208) (T1 168) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_6__2__2_
        (T0 67156) (T1 220) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_6__2__3_
        (T0 67188) (T1 188) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_6__2__4_
        (T0 67200) (T1 176) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_6__2__5_
        (T0 67200) (T1 176) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_6__2__6_
        (T0 67200) (T1 176) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_6__2__7_
        (T0 67200) (T1 176) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_6__3__0_
        (T0 67224) (T1 152) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_6__3__1_
        (T0 67236) (T1 140) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_6__3__2_
        (T0 67240) (T1 136) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_6__3__3_
        (T0 67224) (T1 152) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_6__3__4_
        (T0 67224) (T1 152) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_6__3__5_
        (T0 67232) (T1 144) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_int_data_res_6__3__6_
        (T0 67236) (T1 140) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_6__3__7_
        (T0 67236) (T1 140) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_6__4__0_
        (T0 67180) (T1 196) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_6__4__1_
        (T0 67200) (T1 176) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_6__4__2_
        (T0 67200) (T1 176) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_6__4__3_
        (T0 67184) (T1 192) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_6__4__4_
        (T0 67184) (T1 192) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_6__4__5_
        (T0 67200) (T1 176) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_6__4__6_
        (T0 67200) (T1 176) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_6__4__7_
        (T0 67200) (T1 176) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_6__5__0_
        (T0 67164) (T1 212) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_6__5__1_
        (T0 67164) (T1 212) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_int_data_res_6__5__2_
        (T0 67156) (T1 220) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_6__5__3_
        (T0 67144) (T1 232) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_6__5__4_
        (T0 67148) (T1 228) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_6__5__5_
        (T0 67156) (T1 220) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_6__5__6_
        (T0 67156) (T1 220) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_6__5__7_
        (T0 67156) (T1 220) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_6__6__0_
        (T0 67188) (T1 188) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_6__6__1_
        (T0 67116) (T1 260) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_6__6__2_
        (T0 67136) (T1 240) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_int_data_res_6__6__3_
        (T0 67112) (T1 264) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_6__6__4_
        (T0 67128) (T1 248) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_6__6__5_
        (T0 67132) (T1 244) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_6__6__6_
        (T0 67132) (T1 244) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_6__6__7_
        (T0 67132) (T1 244) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_6__7__0_
        (T0 67172) (T1 204) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_6__7__1_
        (T0 67168) (T1 208) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_6__7__2_
        (T0 67144) (T1 232) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_6__7__3_
        (T0 67136) (T1 240) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_6__7__4_
        (T0 67148) (T1 228) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_6__7__5_
        (T0 67148) (T1 228) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_6__7__6_
        (T0 67148) (T1 228) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_6__7__7_
        (T0 67148) (T1 228) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_7__0__0_
        (T0 67260) (T1 116) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_7__0__1_
        (T0 67260) (T1 116) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_7__0__2_
        (T0 67268) (T1 108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_7__0__3_
        (T0 67268) (T1 108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_7__0__4_
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_7__0__5_
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_7__0__6_
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_7__0__7_
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_7__1__0_
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_7__1__1_
        (T0 67268) (T1 108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_7__1__2_
        (T0 67240) (T1 136) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_7__1__3_
        (T0 67260) (T1 116) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_7__1__4_
        (T0 67268) (T1 108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_7__1__5_
        (T0 67268) (T1 108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_7__1__6_
        (T0 67268) (T1 108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_7__1__7_
        (T0 67268) (T1 108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_7__2__0_
        (T0 67320) (T1 56) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_int_data_res_7__2__1_
        (T0 67312) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_data_res_7__2__2_
        (T0 67272) (T1 104) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_7__2__3_
        (T0 67296) (T1 80) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_7__2__4_
        (T0 67304) (T1 72) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_7__2__5_
        (T0 67304) (T1 72) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_7__2__6_
        (T0 67304) (T1 72) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_7__2__7_
        (T0 67304) (T1 72) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_7__3__0_
        (T0 67284) (T1 92) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_7__3__1_
        (T0 67316) (T1 60) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_7__3__2_
        (T0 67312) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_data_res_7__3__3_
        (T0 67312) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_data_res_7__3__4_
        (T0 67308) (T1 68) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_7__3__5_
        (T0 67308) (T1 68) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_7__3__6_
        (T0 67312) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_data_res_7__3__7_
        (T0 67312) (T1 64) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_data_res_7__4__0_
        (T0 67280) (T1 96) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_7__4__1_
        (T0 67296) (T1 80) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_7__4__2_
        (T0 67304) (T1 72) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_7__4__3_
        (T0 67288) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_7__4__4_
        (T0 67288) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_7__4__5_
        (T0 67296) (T1 80) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_7__4__6_
        (T0 67296) (T1 80) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_7__4__7_
        (T0 67296) (T1 80) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_7__5__0_
        (T0 67272) (T1 104) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_7__5__1_
        (T0 67272) (T1 104) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_7__5__2_
        (T0 67280) (T1 96) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_7__5__3_
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_7__5__4_
        (T0 67272) (T1 104) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_7__5__5_
        (T0 67272) (T1 104) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_7__5__6_
        (T0 67272) (T1 104) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_7__5__7_
        (T0 67272) (T1 104) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_7__6__0_
        (T0 67288) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_7__6__1_
        (T0 67252) (T1 124) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_7__6__2_
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_7__6__3_
        (T0 67248) (T1 128) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_7__6__4_
        (T0 67252) (T1 124) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_7__6__5_
        (T0 67256) (T1 120) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_7__6__6_
        (T0 67256) (T1 120) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_7__6__7_
        (T0 67256) (T1 120) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_7__7__0_
        (T0 67280) (T1 96) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_7__7__1_
        (T0 67276) (T1 100) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_7__7__2_
        (T0 67260) (T1 116) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_7__7__3_
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_7__7__4_
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_7__7__5_
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_7__7__6_
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_7__7__7_
        (T0 67264) (T1 112) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_x_0__1__0_
        (T0 62084) (T1 5292) (TX 0)
        (TC 1218) (IG 0)
      )
      (npu_inst_int_data_x_0__1__1_
        (T0 63304) (T1 4072) (TX 0)
        (TC 1186) (IG 0)
      )
      (npu_inst_int_data_x_0__2__0_
        (T0 61800) (T1 5576) (TX 0)
        (TC 1382) (IG 0)
      )
      (npu_inst_int_data_x_0__2__1_
        (T0 62924) (T1 4452) (TX 0)
        (TC 1224) (IG 0)
      )
      (npu_inst_int_data_x_0__3__0_
        (T0 61972) (T1 5404) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_int_data_x_0__3__1_
        (T0 62576) (T1 4800) (TX 0)
        (TC 1286) (IG 0)
      )
      (npu_inst_int_data_x_0__4__0_
        (T0 62024) (T1 5352) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_int_data_x_0__4__1_
        (T0 62612) (T1 4764) (TX 0)
        (TC 1316) (IG 0)
      )
      (npu_inst_int_data_x_0__5__0_
        (T0 61660) (T1 5716) (TX 0)
        (TC 1540) (IG 0)
      )
      (npu_inst_int_data_x_0__5__1_
        (T0 62960) (T1 4416) (TX 0)
        (TC 1270) (IG 0)
      )
      (npu_inst_int_data_x_0__6__0_
        (T0 62552) (T1 4824) (TX 0)
        (TC 1302) (IG 0)
      )
      (npu_inst_int_data_x_0__6__1_
        (T0 63504) (T1 3872) (TX 0)
        (TC 1178) (IG 0)
      )
      (npu_inst_int_data_x_0__7__0_
        (T0 63028) (T1 4348) (TX 0)
        (TC 1224) (IG 0)
      )
      (npu_inst_int_data_x_0__7__1_
        (T0 63648) (T1 3728) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_int_data_x_1__1__0_
        (T0 60960) (T1 6416) (TX 0)
        (TC 1450) (IG 0)
      )
      (npu_inst_int_data_x_1__1__1_
        (T0 61248) (T1 6128) (TX 0)
        (TC 1698) (IG 0)
      )
      (npu_inst_int_data_x_1__2__0_
        (T0 60464) (T1 6912) (TX 0)
        (TC 1690) (IG 0)
      )
      (npu_inst_int_data_x_1__2__1_
        (T0 60800) (T1 6576) (TX 0)
        (TC 1704) (IG 0)
      )
      (npu_inst_int_data_x_1__3__0_
        (T0 61416) (T1 5960) (TX 0)
        (TC 1618) (IG 0)
      )
      (npu_inst_int_data_x_1__3__1_
        (T0 60640) (T1 6736) (TX 0)
        (TC 1644) (IG 0)
      )
      (npu_inst_int_data_x_1__4__0_
        (T0 61524) (T1 5852) (TX 0)
        (TC 1590) (IG 0)
      )
      (npu_inst_int_data_x_1__4__1_
        (T0 60908) (T1 6468) (TX 0)
        (TC 1588) (IG 0)
      )
      (npu_inst_int_data_x_1__5__0_
        (T0 61080) (T1 6296) (TX 0)
        (TC 1554) (IG 0)
      )
      (npu_inst_int_data_x_1__5__1_
        (T0 62020) (T1 5356) (TX 0)
        (TC 1420) (IG 0)
      )
      (npu_inst_int_data_x_1__6__0_
        (T0 62844) (T1 4532) (TX 0)
        (TC 1328) (IG 0)
      )
      (npu_inst_int_data_x_1__6__1_
        (T0 62924) (T1 4452) (TX 0)
        (TC 1264) (IG 0)
      )
      (npu_inst_int_data_x_1__7__0_
        (T0 63384) (T1 3992) (TX 0)
        (TC 1116) (IG 0)
      )
      (npu_inst_int_data_x_1__7__1_
        (T0 62712) (T1 4664) (TX 0)
        (TC 1182) (IG 0)
      )
      (npu_inst_int_data_x_2__1__0_
        (T0 60660) (T1 6716) (TX 0)
        (TC 1578) (IG 0)
      )
      (npu_inst_int_data_x_2__1__1_
        (T0 61716) (T1 5660) (TX 0)
        (TC 1764) (IG 0)
      )
      (npu_inst_int_data_x_2__2__0_
        (T0 60780) (T1 6596) (TX 0)
        (TC 1830) (IG 0)
      )
      (npu_inst_int_data_x_2__2__1_
        (T0 61512) (T1 5864) (TX 0)
        (TC 1676) (IG 0)
      )
      (npu_inst_int_data_x_2__3__0_
        (T0 60584) (T1 6792) (TX 0)
        (TC 1714) (IG 0)
      )
      (npu_inst_int_data_x_2__3__1_
        (T0 61488) (T1 5888) (TX 0)
        (TC 1614) (IG 0)
      )
      (npu_inst_int_data_x_2__4__0_
        (T0 61164) (T1 6212) (TX 0)
        (TC 1684) (IG 0)
      )
      (npu_inst_int_data_x_2__4__1_
        (T0 61220) (T1 6156) (TX 0)
        (TC 1528) (IG 0)
      )
      (npu_inst_int_data_x_2__5__0_
        (T0 60696) (T1 6680) (TX 0)
        (TC 1674) (IG 0)
      )
      (npu_inst_int_data_x_2__5__1_
        (T0 62224) (T1 5152) (TX 0)
        (TC 1386) (IG 0)
      )
      (npu_inst_int_data_x_2__6__0_
        (T0 62380) (T1 4996) (TX 0)
        (TC 1442) (IG 0)
      )
      (npu_inst_int_data_x_2__6__1_
        (T0 63012) (T1 4364) (TX 0)
        (TC 1258) (IG 0)
      )
      (npu_inst_int_data_x_2__7__0_
        (T0 62760) (T1 4616) (TX 0)
        (TC 1162) (IG 0)
      )
      (npu_inst_int_data_x_2__7__1_
        (T0 63116) (T1 4260) (TX 0)
        (TC 1236) (IG 0)
      )
      (npu_inst_int_data_x_3__1__0_
        (T0 61488) (T1 5888) (TX 0)
        (TC 1576) (IG 0)
      )
      (npu_inst_int_data_x_3__1__1_
        (T0 61796) (T1 5580) (TX 0)
        (TC 1734) (IG 0)
      )
      (npu_inst_int_data_x_3__2__0_
        (T0 61172) (T1 6204) (TX 0)
        (TC 1782) (IG 0)
      )
      (npu_inst_int_data_x_3__2__1_
        (T0 61792) (T1 5584) (TX 0)
        (TC 1608) (IG 0)
      )
      (npu_inst_int_data_x_3__3__0_
        (T0 61104) (T1 6272) (TX 0)
        (TC 1578) (IG 0)
      )
      (npu_inst_int_data_x_3__3__1_
        (T0 61124) (T1 6252) (TX 0)
        (TC 1544) (IG 0)
      )
      (npu_inst_int_data_x_3__4__0_
        (T0 61660) (T1 5716) (TX 0)
        (TC 1544) (IG 0)
      )
      (npu_inst_int_data_x_3__4__1_
        (T0 61244) (T1 6132) (TX 0)
        (TC 1454) (IG 0)
      )
      (npu_inst_int_data_x_3__5__0_
        (T0 61840) (T1 5536) (TX 0)
        (TC 1562) (IG 0)
      )
      (npu_inst_int_data_x_3__5__1_
        (T0 62040) (T1 5336) (TX 0)
        (TC 1422) (IG 0)
      )
      (npu_inst_int_data_x_3__6__0_
        (T0 62716) (T1 4660) (TX 0)
        (TC 1382) (IG 0)
      )
      (npu_inst_int_data_x_3__6__1_
        (T0 62664) (T1 4712) (TX 0)
        (TC 1322) (IG 0)
      )
      (npu_inst_int_data_x_3__7__0_
        (T0 63104) (T1 4272) (TX 0)
        (TC 1102) (IG 0)
      )
      (npu_inst_int_data_x_3__7__1_
        (T0 62056) (T1 5320) (TX 0)
        (TC 1328) (IG 0)
      )
      (npu_inst_int_data_x_4__1__0_
        (T0 62204) (T1 5172) (TX 0)
        (TC 1470) (IG 0)
      )
      (npu_inst_int_data_x_4__1__1_
        (T0 62296) (T1 5080) (TX 0)
        (TC 1506) (IG 0)
      )
      (npu_inst_int_data_x_4__2__0_
        (T0 61044) (T1 6332) (TX 0)
        (TC 1700) (IG 0)
      )
      (npu_inst_int_data_x_4__2__1_
        (T0 62356) (T1 5020) (TX 0)
        (TC 1404) (IG 0)
      )
      (npu_inst_int_data_x_4__3__0_
        (T0 61292) (T1 6084) (TX 0)
        (TC 1556) (IG 0)
      )
      (npu_inst_int_data_x_4__3__1_
        (T0 61572) (T1 5804) (TX 0)
        (TC 1340) (IG 0)
      )
      (npu_inst_int_data_x_4__4__0_
        (T0 61644) (T1 5732) (TX 0)
        (TC 1580) (IG 0)
      )
      (npu_inst_int_data_x_4__4__1_
        (T0 61980) (T1 5396) (TX 0)
        (TC 1338) (IG 0)
      )
      (npu_inst_int_data_x_4__5__0_
        (T0 61512) (T1 5864) (TX 0)
        (TC 1670) (IG 0)
      )
      (npu_inst_int_data_x_4__5__1_
        (T0 62076) (T1 5300) (TX 0)
        (TC 1422) (IG 0)
      )
      (npu_inst_int_data_x_4__6__0_
        (T0 62580) (T1 4796) (TX 0)
        (TC 1510) (IG 0)
      )
      (npu_inst_int_data_x_4__6__1_
        (T0 62532) (T1 4844) (TX 0)
        (TC 1352) (IG 0)
      )
      (npu_inst_int_data_x_4__7__0_
        (T0 62916) (T1 4460) (TX 0)
        (TC 1290) (IG 0)
      )
      (npu_inst_int_data_x_4__7__1_
        (T0 61836) (T1 5540) (TX 0)
        (TC 1390) (IG 0)
      )
      (npu_inst_int_data_x_5__1__0_
        (T0 63472) (T1 3904) (TX 0)
        (TC 1078) (IG 0)
      )
      (npu_inst_int_data_x_5__1__1_
        (T0 63840) (T1 3536) (TX 0)
        (TC 1180) (IG 0)
      )
      (npu_inst_int_data_x_5__2__0_
        (T0 62704) (T1 4672) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_int_data_x_5__2__1_
        (T0 63240) (T1 4136) (TX 0)
        (TC 1200) (IG 0)
      )
      (npu_inst_int_data_x_5__3__0_
        (T0 62788) (T1 4588) (TX 0)
        (TC 1244) (IG 0)
      )
      (npu_inst_int_data_x_5__3__1_
        (T0 62696) (T1 4680) (TX 0)
        (TC 1136) (IG 0)
      )
      (npu_inst_int_data_x_5__4__0_
        (T0 62844) (T1 4532) (TX 0)
        (TC 1270) (IG 0)
      )
      (npu_inst_int_data_x_5__4__1_
        (T0 62656) (T1 4720) (TX 0)
        (TC 1188) (IG 0)
      )
      (npu_inst_int_data_x_5__5__0_
        (T0 62316) (T1 5060) (TX 0)
        (TC 1342) (IG 0)
      )
      (npu_inst_int_data_x_5__5__1_
        (T0 62388) (T1 4988) (TX 0)
        (TC 1302) (IG 0)
      )
      (npu_inst_int_data_x_5__6__0_
        (T0 63040) (T1 4336) (TX 0)
        (TC 1228) (IG 0)
      )
      (npu_inst_int_data_x_5__6__1_
        (T0 62636) (T1 4740) (TX 0)
        (TC 1234) (IG 0)
      )
      (npu_inst_int_data_x_5__7__0_
        (T0 63760) (T1 3616) (TX 0)
        (TC 1076) (IG 0)
      )
      (npu_inst_int_data_x_5__7__1_
        (T0 61992) (T1 5384) (TX 0)
        (TC 1332) (IG 0)
      )
      (npu_inst_int_data_x_6__1__0_
        (T0 63892) (T1 3484) (TX 0)
        (TC 804) (IG 0)
      )
      (npu_inst_int_data_x_6__1__1_
        (T0 64804) (T1 2572) (TX 0)
        (TC 746) (IG 0)
      )
      (npu_inst_int_data_x_6__2__0_
        (T0 62628) (T1 4748) (TX 0)
        (TC 1028) (IG 0)
      )
      (npu_inst_int_data_x_6__2__1_
        (T0 64624) (T1 2752) (TX 0)
        (TC 802) (IG 0)
      )
      (npu_inst_int_data_x_6__3__0_
        (T0 63196) (T1 4180) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_int_data_x_6__3__1_
        (T0 64428) (T1 2948) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_int_data_x_6__4__0_
        (T0 62964) (T1 4412) (TX 0)
        (TC 1174) (IG 0)
      )
      (npu_inst_int_data_x_6__4__1_
        (T0 63692) (T1 3684) (TX 0)
        (TC 1002) (IG 0)
      )
      (npu_inst_int_data_x_6__5__0_
        (T0 62324) (T1 5052) (TX 0)
        (TC 1308) (IG 0)
      )
      (npu_inst_int_data_x_6__5__1_
        (T0 63288) (T1 4088) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_int_data_x_6__6__0_
        (T0 62776) (T1 4600) (TX 0)
        (TC 1226) (IG 0)
      )
      (npu_inst_int_data_x_6__6__1_
        (T0 63344) (T1 4032) (TX 0)
        (TC 1118) (IG 0)
      )
      (npu_inst_int_data_x_6__7__0_
        (T0 63296) (T1 4080) (TX 0)
        (TC 1146) (IG 0)
      )
      (npu_inst_int_data_x_6__7__1_
        (T0 63200) (T1 4176) (TX 0)
        (TC 1246) (IG 0)
      )
      (npu_inst_int_data_x_7__1__0_
        (T0 63076) (T1 4300) (TX 0)
        (TC 810) (IG 0)
      )
      (npu_inst_int_data_x_7__1__1_
        (T0 64396) (T1 2980) (TX 0)
        (TC 892) (IG 0)
      )
      (npu_inst_int_data_x_7__2__0_
        (T0 62960) (T1 4416) (TX 0)
        (TC 996) (IG 0)
      )
      (npu_inst_int_data_x_7__2__1_
        (T0 63972) (T1 3404) (TX 0)
        (TC 1014) (IG 0)
      )
      (npu_inst_int_data_x_7__3__0_
        (T0 63048) (T1 4328) (TX 0)
        (TC 1112) (IG 0)
      )
      (npu_inst_int_data_x_7__3__1_
        (T0 63796) (T1 3580) (TX 0)
        (TC 1074) (IG 0)
      )
      (npu_inst_int_data_x_7__4__0_
        (T0 62956) (T1 4420) (TX 0)
        (TC 1138) (IG 0)
      )
      (npu_inst_int_data_x_7__4__1_
        (T0 63388) (T1 3988) (TX 0)
        (TC 1122) (IG 0)
      )
      (npu_inst_int_data_x_7__5__0_
        (T0 62340) (T1 5036) (TX 0)
        (TC 1276) (IG 0)
      )
      (npu_inst_int_data_x_7__5__1_
        (T0 63308) (T1 4068) (TX 0)
        (TC 1156) (IG 0)
      )
      (npu_inst_int_data_x_7__6__0_
        (T0 62884) (T1 4492) (TX 0)
        (TC 1124) (IG 0)
      )
      (npu_inst_int_data_x_7__6__1_
        (T0 63508) (T1 3868) (TX 0)
        (TC 1092) (IG 0)
      )
      (npu_inst_int_data_x_7__7__0_
        (T0 63288) (T1 4088) (TX 0)
        (TC 1112) (IG 0)
      )
      (npu_inst_int_data_x_7__7__1_
        (T0 63504) (T1 3872) (TX 0)
        (TC 1156) (IG 0)
      )
      (npu_inst_int_data_y_1__0__0_
        (T0 66404) (T1 972) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_int_data_y_1__0__1_
        (T0 65968) (T1 1408) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_int_data_y_1__1__0_
        (T0 66744) (T1 632) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_int_data_y_1__1__1_
        (T0 66352) (T1 1024) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_1__2__0_
        (T0 66296) (T1 1080) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_int_data_y_1__2__1_
        (T0 66544) (T1 832) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_1__3__0_
        (T0 66680) (T1 696) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_int_data_y_1__3__1_
        (T0 66544) (T1 832) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_int_data_y_1__4__0_
        (T0 66508) (T1 868) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_int_data_y_1__4__1_
        (T0 66492) (T1 884) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_int_data_y_1__5__0_
        (T0 65516) (T1 1860) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_int_data_y_1__5__1_
        (T0 66244) (T1 1132) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_int_data_y_1__6__0_
        (T0 65604) (T1 1772) (TX 0)
        (TC 648) (IG 0)
      )
      (npu_inst_int_data_y_1__6__1_
        (T0 65928) (T1 1448) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_int_data_y_1__7__0_
        (T0 66064) (T1 1312) (TX 0)
        (TC 554) (IG 0)
      )
      (npu_inst_int_data_y_1__7__1_
        (T0 65852) (T1 1524) (TX 0)
        (TC 500) (IG 0)
      )
      (npu_inst_int_data_y_2__0__0_
        (T0 66400) (T1 976) (TX 0)
        (TC 452) (IG 0)
      )
      (npu_inst_int_data_y_2__0__1_
        (T0 65968) (T1 1408) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_int_data_y_2__1__0_
        (T0 66744) (T1 632) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_int_data_y_2__1__1_
        (T0 66352) (T1 1024) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_2__2__0_
        (T0 66296) (T1 1080) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_int_data_y_2__2__1_
        (T0 66544) (T1 832) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_2__3__0_
        (T0 66680) (T1 696) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_int_data_y_2__3__1_
        (T0 66544) (T1 832) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_int_data_y_2__4__0_
        (T0 66508) (T1 868) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_int_data_y_2__4__1_
        (T0 66492) (T1 884) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_int_data_y_2__5__0_
        (T0 65516) (T1 1860) (TX 0)
        (TC 658) (IG 0)
      )
      (npu_inst_int_data_y_2__5__1_
        (T0 66244) (T1 1132) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_int_data_y_2__6__0_
        (T0 65604) (T1 1772) (TX 0)
        (TC 650) (IG 0)
      )
      (npu_inst_int_data_y_2__6__1_
        (T0 65928) (T1 1448) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_int_data_y_2__7__0_
        (T0 66064) (T1 1312) (TX 0)
        (TC 554) (IG 0)
      )
      (npu_inst_int_data_y_2__7__1_
        (T0 65852) (T1 1524) (TX 0)
        (TC 470) (IG 0)
      )
      (npu_inst_int_data_y_3__0__0_
        (T0 66400) (T1 976) (TX 0)
        (TC 440) (IG 0)
      )
      (npu_inst_int_data_y_3__0__1_
        (T0 65968) (T1 1408) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_int_data_y_3__1__0_
        (T0 66744) (T1 632) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_int_data_y_3__1__1_
        (T0 66352) (T1 1024) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_3__2__0_
        (T0 66296) (T1 1080) (TX 0)
        (TC 440) (IG 0)
      )
      (npu_inst_int_data_y_3__2__1_
        (T0 66544) (T1 832) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_3__3__0_
        (T0 66680) (T1 696) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_int_data_y_3__3__1_
        (T0 66544) (T1 832) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_int_data_y_3__4__0_
        (T0 66508) (T1 868) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_int_data_y_3__4__1_
        (T0 66492) (T1 884) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_int_data_y_3__5__0_
        (T0 65516) (T1 1860) (TX 0)
        (TC 646) (IG 0)
      )
      (npu_inst_int_data_y_3__5__1_
        (T0 66244) (T1 1132) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_int_data_y_3__6__0_
        (T0 65604) (T1 1772) (TX 0)
        (TC 662) (IG 0)
      )
      (npu_inst_int_data_y_3__6__1_
        (T0 65928) (T1 1448) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_int_data_y_3__7__0_
        (T0 66064) (T1 1312) (TX 0)
        (TC 554) (IG 0)
      )
      (npu_inst_int_data_y_3__7__1_
        (T0 65852) (T1 1524) (TX 0)
        (TC 440) (IG 0)
      )
      (npu_inst_int_data_y_4__0__0_
        (T0 66400) (T1 976) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_int_data_y_4__0__1_
        (T0 65968) (T1 1408) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_int_data_y_4__1__0_
        (T0 66744) (T1 632) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_int_data_y_4__1__1_
        (T0 66352) (T1 1024) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_4__2__0_
        (T0 66296) (T1 1080) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_int_data_y_4__2__1_
        (T0 66544) (T1 832) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_4__3__0_
        (T0 66680) (T1 696) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_int_data_y_4__3__1_
        (T0 66544) (T1 832) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_int_data_y_4__4__0_
        (T0 66508) (T1 868) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_int_data_y_4__4__1_
        (T0 66492) (T1 884) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_int_data_y_4__5__0_
        (T0 65516) (T1 1860) (TX 0)
        (TC 622) (IG 0)
      )
      (npu_inst_int_data_y_4__5__1_
        (T0 66244) (T1 1132) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_int_data_y_4__6__0_
        (T0 65604) (T1 1772) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_int_data_y_4__6__1_
        (T0 65928) (T1 1448) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_int_data_y_4__7__0_
        (T0 66064) (T1 1312) (TX 0)
        (TC 530) (IG 0)
      )
      (npu_inst_int_data_y_4__7__1_
        (T0 65852) (T1 1524) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_int_data_y_5__0__0_
        (T0 66400) (T1 976) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_int_data_y_5__0__1_
        (T0 65968) (T1 1408) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_int_data_y_5__1__0_
        (T0 66744) (T1 632) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_int_data_y_5__1__1_
        (T0 66352) (T1 1024) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_5__2__0_
        (T0 66296) (T1 1080) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_int_data_y_5__2__1_
        (T0 66544) (T1 832) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_5__3__0_
        (T0 66680) (T1 696) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_int_data_y_5__3__1_
        (T0 66544) (T1 832) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_y_5__4__0_
        (T0 66508) (T1 868) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_int_data_y_5__4__1_
        (T0 66492) (T1 884) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_int_data_y_5__5__0_
        (T0 65516) (T1 1860) (TX 0)
        (TC 610) (IG 0)
      )
      (npu_inst_int_data_y_5__5__1_
        (T0 66244) (T1 1132) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_int_data_y_5__6__0_
        (T0 65604) (T1 1772) (TX 0)
        (TC 614) (IG 0)
      )
      (npu_inst_int_data_y_5__6__1_
        (T0 65928) (T1 1448) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_int_data_y_5__7__0_
        (T0 66064) (T1 1312) (TX 0)
        (TC 506) (IG 0)
      )
      (npu_inst_int_data_y_5__7__1_
        (T0 65852) (T1 1524) (TX 0)
        (TC 442) (IG 0)
      )
      (npu_inst_int_data_y_6__0__0_
        (T0 66400) (T1 976) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_int_data_y_6__0__1_
        (T0 65968) (T1 1408) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_int_data_y_6__1__0_
        (T0 66744) (T1 632) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_int_data_y_6__1__1_
        (T0 66352) (T1 1024) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_6__2__0_
        (T0 66296) (T1 1080) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_int_data_y_6__2__1_
        (T0 66544) (T1 832) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_6__3__0_
        (T0 66680) (T1 696) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_y_6__3__1_
        (T0 66544) (T1 832) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_int_data_y_6__4__0_
        (T0 66508) (T1 868) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_int_data_y_6__4__1_
        (T0 66492) (T1 884) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_y_6__5__0_
        (T0 65516) (T1 1860) (TX 0)
        (TC 562) (IG 0)
      )
      (npu_inst_int_data_y_6__5__1_
        (T0 66244) (T1 1132) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_int_data_y_6__6__0_
        (T0 65604) (T1 1772) (TX 0)
        (TC 554) (IG 0)
      )
      (npu_inst_int_data_y_6__6__1_
        (T0 65928) (T1 1448) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_int_data_y_6__7__0_
        (T0 66064) (T1 1312) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_int_data_y_6__7__1_
        (T0 65852) (T1 1524) (TX 0)
        (TC 440) (IG 0)
      )
      (npu_inst_int_data_y_7__0__0_
        (T0 66400) (T1 976) (TX 0)
        (TC 452) (IG 0)
      )
      (npu_inst_int_data_y_7__0__1_
        (T0 65968) (T1 1408) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_int_data_y_7__1__0_
        (T0 66744) (T1 632) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_int_data_y_7__1__1_
        (T0 66352) (T1 1024) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_7__2__0_
        (T0 66296) (T1 1080) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_int_data_y_7__2__1_
        (T0 66544) (T1 832) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_7__3__0_
        (T0 66680) (T1 696) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_int_data_y_7__3__1_
        (T0 66544) (T1 832) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_int_data_y_7__4__0_
        (T0 66508) (T1 868) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_int_data_y_7__4__1_
        (T0 66492) (T1 884) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_y_7__5__0_
        (T0 65516) (T1 1860) (TX 0)
        (TC 556) (IG 0)
      )
      (npu_inst_int_data_y_7__5__1_
        (T0 66244) (T1 1132) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_int_data_y_7__6__0_
        (T0 65604) (T1 1772) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_int_data_y_7__6__1_
        (T0 65928) (T1 1448) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_int_data_y_7__7__0_
        (T0 66064) (T1 1312) (TX 0)
        (TC 500) (IG 0)
      )
      (npu_inst_int_data_y_7__7__1_
        (T0 65852) (T1 1524) (TX 0)
        (TC 470) (IG 0)
      )
      (npu_inst_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n10
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n100
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n101
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n102
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n103
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n104
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n105
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n106
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n107
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n108
        (T0 55008) (T1 12368) (TX 0)
        (TC 3188) (IG 0)
      )
      (npu_inst_n109
        (T0 55008) (T1 12368) (TX 0)
        (TC 3188) (IG 0)
      )
      (npu_inst_n11
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n110
        (T0 55008) (T1 12368) (TX 0)
        (TC 3188) (IG 0)
      )
      (npu_inst_n111
        (T0 55008) (T1 12368) (TX 0)
        (TC 3188) (IG 0)
      )
      (npu_inst_n112
        (T0 55008) (T1 12368) (TX 0)
        (TC 3188) (IG 0)
      )
      (npu_inst_n113
        (T0 55008) (T1 12368) (TX 0)
        (TC 3188) (IG 0)
      )
      (npu_inst_n114
        (T0 41792) (T1 25584) (TX 0)
        (TC 5312) (IG 0)
      )
      (npu_inst_n115
        (T0 41792) (T1 25584) (TX 0)
        (TC 5312) (IG 0)
      )
      (npu_inst_n116
        (T0 41792) (T1 25584) (TX 0)
        (TC 5312) (IG 0)
      )
      (npu_inst_n117
        (T0 41792) (T1 25584) (TX 0)
        (TC 5312) (IG 0)
      )
      (npu_inst_n118
        (T0 41792) (T1 25584) (TX 0)
        (TC 5312) (IG 0)
      )
      (npu_inst_n119
        (T0 41792) (T1 25584) (TX 0)
        (TC 5312) (IG 0)
      )
      (npu_inst_n12
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n120
        (T0 67374) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n121
        (T0 67374) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n122
        (T0 67374) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n123
        (T0 67374) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n124
        (T0 67374) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n125
        (T0 67374) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n126
        (T0 67374) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n127
        (T0 67374) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n128
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n129
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n13
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n130
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n131
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n132
        (T0 25984) (T1 41392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_n133
        (T0 25600) (T1 41776) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_n134
        (T0 25600) (T1 41776) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_n135
        (T0 25984) (T1 41392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_n136
        (T0 29824) (T1 37552) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_n137
        (T0 29824) (T1 37552) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_n138
        (T0 29824) (T1 37552) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_n139
        (T0 29824) (T1 37552) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_n14
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n140
        (T0 29152) (T1 38224) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_n141
        (T0 29152) (T1 38224) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_n142
        (T0 29152) (T1 38224) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_n143
        (T0 29152) (T1 38224) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_n15
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n16
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n17
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n18
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n19
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n20
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n21
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n22
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n23
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n24
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n25
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n26
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n27
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n28
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n29
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n3
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n30
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n31
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n32
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n33
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n34
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n35
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n36
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n37
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n38
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n39
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n4
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n40
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n41
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n42
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n43
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n44
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n45
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n46
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n47
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n48
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n49
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n5
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n50
        (T0 52000) (T1 15376) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_n51
        (T0 52000) (T1 15376) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_n52
        (T0 52000) (T1 15376) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_n53
        (T0 52000) (T1 15376) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_n54
        (T0 52000) (T1 15376) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_n55
        (T0 52000) (T1 15376) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_n56
        (T0 52000) (T1 15376) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_n57
        (T0 52000) (T1 15376) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_n58
        (T0 52000) (T1 15376) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_n59
        (T0 52000) (T1 15376) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_n6
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n60
        (T0 52000) (T1 15376) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_n61
        (T0 4000) (T1 63376) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n62
        (T0 4000) (T1 63376) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n63
        (T0 4000) (T1 63376) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n64
        (T0 4000) (T1 63376) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n65
        (T0 4000) (T1 63376) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n66
        (T0 4000) (T1 63376) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n67
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_n68
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_n69
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_n7
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n70
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_n71
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_n72
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_n73
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n74
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n75
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n76
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n77
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n78
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n79
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n8
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n80
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n81
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n82
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n83
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n84
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n85
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n86
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n87
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n88
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n89
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n9
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_n90
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n91
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n92
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n93
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n94
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n95
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n96
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n97
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n98
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_n99
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_0_N65
        (T0 55068) (T1 12308) (TX 0)
        (TC 804) (IG 0)
      )
      (npu_inst_pe_1_0_0_N66
        (T0 56044) (T1 11332) (TX 0)
        (TC 928) (IG 0)
      )
      (npu_inst_pe_1_0_0_N67
        (T0 54452) (T1 12924) (TX 0)
        (TC 814) (IG 0)
      )
      (npu_inst_pe_1_0_0_N68
        (T0 56688) (T1 10688) (TX 0)
        (TC 666) (IG 0)
      )
      (npu_inst_pe_1_0_0_N69
        (T0 57096) (T1 10280) (TX 0)
        (TC 588) (IG 0)
      )
      (npu_inst_pe_1_0_0_N70
        (T0 57132) (T1 10244) (TX 0)
        (TC 572) (IG 0)
      )
      (npu_inst_pe_1_0_0_N71
        (T0 57132) (T1 10244) (TX 0)
        (TC 572) (IG 0)
      )
      (npu_inst_pe_1_0_0_N72
        (T0 57132) (T1 10244) (TX 0)
        (TC 572) (IG 0)
      )
      (npu_inst_pe_1_0_0_N73
        (T0 55068) (T1 12308) (TX 0)
        (TC 804) (IG 0)
      )
      (npu_inst_pe_1_0_0_N74
        (T0 56340) (T1 11036) (TX 0)
        (TC 824) (IG 0)
      )
      (npu_inst_pe_1_0_0_N75
        (T0 55596) (T1 11780) (TX 0)
        (TC 538) (IG 0)
      )
      (npu_inst_pe_1_0_0_N76
        (T0 58188) (T1 9188) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_0_0_N77
        (T0 58796) (T1 8580) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_0_0_N78
        (T0 58832) (T1 8544) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_0_0_N79
        (T0 58832) (T1 8544) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_0_0_N80
        (T0 58832) (T1 8544) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_0_0_N84
        (T0 46062) (T1 21314) (TX 0)
        (TC 5719) (IG 0)
      )
      (npu_inst_pe_1_0_0_N93
        (T0 62464) (T1 4912) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_0_0_N94
        (T0 62132) (T1 5244) (TX 0)
        (TC 1662) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_69_carry_1_
        (T0 66564) (T1 812) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_69_carry_2_
        (T0 66568) (T1 808) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_69_carry_3_
        (T0 66976) (T1 400) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_69_carry_4_
        (T0 67088) (T1 288) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_69_carry_5_
        (T0 67088) (T1 288) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_69_carry_6_
        (T0 67088) (T1 288) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_69_carry_7_
        (T0 67088) (T1 288) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_data_0_
        (T0 65152) (T1 2224) (TX 0)
        (TC 652) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_data_1_
        (T0 65980) (T1 1396) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_acc_0_
        (T0 55668) (T1 11708) (TX 0)
        (TC 586) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_acc_1_
        (T0 56932) (T1 10444) (TX 0)
        (TC 588) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_acc_2_
        (T0 55604) (T1 11772) (TX 0)
        (TC 424) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_acc_3_
        (T0 58012) (T1 9364) (TX 0)
        (TC 316) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_acc_4_
        (T0 58508) (T1 8868) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_acc_5_
        (T0 58544) (T1 8832) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_acc_6_
        (T0 58544) (T1 8832) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_acc_7_
        (T0 58544) (T1 8832) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_0__0_
        (T0 61832) (T1 5544) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_0__1_
        (T0 64496) (T1 2880) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_1__0_
        (T0 65600) (T1 1776) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_1__1_
        (T0 65840) (T1 1536) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_2__0_
        (T0 65120) (T1 2256) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_2__1_
        (T0 65360) (T1 2016) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_3__0_
        (T0 64952) (T1 2424) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_3__1_
        (T0 61544) (T1 5832) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_4__0_
        (T0 65496) (T1 1880) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_4__1_
        (T0 63032) (T1 4344) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_5__0_
        (T0 61544) (T1 5832) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_5__1_
        (T0 58592) (T1 8784) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_0__0_
        (T0 62264) (T1 5112) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_0__1_
        (T0 62000) (T1 5376) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_1__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_1__1_
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_2__0_
        (T0 64712) (T1 2664) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_2__1_
        (T0 62650) (T1 4726) (TX 0)
        (TC 31) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_3__0_
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_3__1_
        (T0 63792) (T1 3584) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_4__0_
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_4__1_
        (T0 59184) (T1 8192) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_5__0_
        (T0 59846) (T1 7530) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_5__1_
        (T0 56496) (T1 10880) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_0_0_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_0_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_0_n100
        (T0 55288) (T1 12088) (TX 0)
        (TC 804) (IG 0)
      )
      (npu_inst_pe_1_0_0_n101
        (T0 62000) (T1 5376) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n102
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_n103
        (T0 62646) (T1 4730) (TX 0)
        (TC 31) (IG 0)
      )
      (npu_inst_pe_1_0_0_n104
        (T0 63792) (T1 3584) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n105
        (T0 59184) (T1 8192) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n106
        (T0 56496) (T1 10880) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n107
        (T0 62264) (T1 5112) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_0_0_n108
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n109
        (T0 64712) (T1 2664) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_0_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_0_n110
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_n111
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_n112
        (T0 59842) (T1 7534) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_0_0_n113
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_0_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_0_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_0_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_0_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_0_n118
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_0_0_n12
        (T0 2224) (T1 65152) (TX 0)
        (TC 652) (IG 0)
      )
      (npu_inst_pe_1_0_0_n13
        (T0 1396) (T1 65980) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_0_0_n14
        (T0 63816) (T1 3560) (TX 0)
        (TC 1254) (IG 0)
      )
      (npu_inst_pe_1_0_0_n15
        (T0 65096) (T1 2280) (TX 0)
        (TC 808) (IG 0)
      )
      (npu_inst_pe_1_0_0_n16
        (T0 62612) (T1 4764) (TX 0)
        (TC 820) (IG 0)
      )
      (npu_inst_pe_1_0_0_n17
        (T0 62504) (T1 4872) (TX 0)
        (TC 936) (IG 0)
      )
      (npu_inst_pe_1_0_0_n18
        (T0 60812) (T1 6564) (TX 0)
        (TC 1428) (IG 0)
      )
      (npu_inst_pe_1_0_0_n19
        (T0 63752) (T1 3624) (TX 0)
        (TC 1766) (IG 0)
      )
      (npu_inst_pe_1_0_0_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_0_n20
        (T0 65108) (T1 2268) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_0_0_n21
        (T0 64616) (T1 2760) (TX 0)
        (TC 852) (IG 0)
      )
      (npu_inst_pe_1_0_0_n22
        (T0 57840) (T1 9536) (TX 0)
        (TC 1856) (IG 0)
      )
      (npu_inst_pe_1_0_0_n23
        (T0 63414) (T1 3962) (TX 0)
        (TC 1917) (IG 0)
      )
      (npu_inst_pe_1_0_0_n24
        (T0 64496) (T1 2880) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_0_0_n25
        (T0 64180) (T1 3196) (TX 0)
        (TC 1406) (IG 0)
      )
      (npu_inst_pe_1_0_0_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_0_0_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_0_0_n28
        (T0 62780) (T1 4596) (TX 0)
        (TC 2298) (IG 0)
      )
      (npu_inst_pe_1_0_0_n29
        (T0 64892) (T1 2484) (TX 0)
        (TC 1242) (IG 0)
      )
      (npu_inst_pe_1_0_0_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_0_0_n30
        (T0 63800) (T1 3576) (TX 0)
        (TC 804) (IG 0)
      )
      (npu_inst_pe_1_0_0_n31
        (T0 63484) (T1 3892) (TX 0)
        (TC 802) (IG 0)
      )
      (npu_inst_pe_1_0_0_n32
        (T0 58324) (T1 9052) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_0_0_n33
        (T0 58324) (T1 9052) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_0_0_n34
        (T0 58324) (T1 9052) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_0_0_n35
        (T0 58288) (T1 9088) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_0_0_n36
        (T0 57792) (T1 9584) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_0_0_n37
        (T0 7534) (T1 59842) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_0_0_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_0_n39
        (T0 10880) (T1 56496) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_0_0_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_0_n41
        (T0 2304) (T1 65072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_0_n43
        (T0 8192) (T1 59184) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_0_n45
        (T0 2304) (T1 65072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_0_n47
        (T0 3584) (T1 63792) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_0_n49
        (T0 2664) (T1 64712) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_0_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_0_0_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_0_n51
        (T0 4730) (T1 62646) (TX 0)
        (TC 31) (IG 0)
      )
      (npu_inst_pe_1_0_0_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_0_n53
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_0_n55
        (T0 384) (T1 66992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_0_n57
        (T0 5112) (T1 62264) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_0_0_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_0_0_n59
        (T0 5376) (T1 62000) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n6
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_0_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_0_n61
        (T0 4924) (T1 62452) (TX 0)
        (TC 1214) (IG 0)
      )
      (npu_inst_pe_1_0_0_n62
        (T0 4960) (T1 62416) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_0_0_n63
        (T0 4032) (T1 63344) (TX 0)
        (TC 1256) (IG 0)
      )
      (npu_inst_pe_1_0_0_n64
        (T0 7420) (T1 59956) (TX 0)
        (TC 682) (IG 0)
      )
      (npu_inst_pe_1_0_0_n65
        (T0 1568) (T1 65808) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_0_n66
        (T0 3720) (T1 63656) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_0_0_n67
        (T0 2040) (T1 65336) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_0_n68
        (T0 4960) (T1 62416) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_0_0_n69
        (T0 1880) (T1 65496) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_0_n7
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_0_n70
        (T0 1680) (T1 65696) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_0_n71
        (T0 1580) (T1 65796) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_0_0_n72
        (T0 1280) (T1 66096) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_0_n73
        (T0 2280) (T1 65096) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_0_0_n74
        (T0 2300) (T1 65076) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_0_0_n75
        (T0 9052) (T1 58324) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_0_0_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_0_0_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_0_0_n78
        (T0 9052) (T1 58324) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_0_0_n79
        (T0 9052) (T1 58324) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_0_0_n8
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_0_n80
        (T0 9088) (T1 58288) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_0_0_n81
        (T0 9584) (T1 57792) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_0_0_n82
        (T0 11980) (T1 55396) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_0_0_n83
        (T0 10996) (T1 56380) (TX 0)
        (TC 770) (IG 0)
      )
      (npu_inst_pe_1_0_0_n84
        (T0 12088) (T1 55288) (TX 0)
        (TC 804) (IG 0)
      )
      (npu_inst_pe_1_0_0_n85
        (T0 48206) (T1 19170) (TX 0)
        (TC 5615) (IG 0)
      )
      (npu_inst_pe_1_0_0_n86
        (T0 61544) (T1 5832) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_0_0_n87
        (T0 58592) (T1 8784) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_0_0_n88
        (T0 65496) (T1 1880) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_0_n89
        (T0 63032) (T1 4344) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_0_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_0_n90
        (T0 64952) (T1 2424) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_0_0_n91
        (T0 61544) (T1 5832) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_0_n92
        (T0 65120) (T1 2256) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_0_n93
        (T0 65360) (T1 2016) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_0_0_n94
        (T0 65600) (T1 1776) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_0_0_n95
        (T0 65840) (T1 1536) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n96
        (T0 62312) (T1 5064) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_0_0_n97
        (T0 64496) (T1 2880) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_0_n98
        (T0 55396) (T1 11980) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_0_0_n99
        (T0 56380) (T1 10996) (TX 0)
        (TC 770) (IG 0)
      )
      (npu_inst_pe_1_0_0_net4562
        (T0 56720) (T1 10656) (TX 0)
        (TC 10656) (IG 0)
      )
      (npu_inst_pe_1_0_0_net4568
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_0_0_o_data_h_0_
        (T0 61972) (T1 5404) (TX 0)
        (TC 1214) (IG 0)
      )
      (npu_inst_pe_1_0_0_o_data_h_1_
        (T0 63344) (T1 4032) (TX 0)
        (TC 1256) (IG 0)
      )
      (npu_inst_pe_1_0_0_o_data_v_0_
        (T0 66408) (T1 968) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_0_0_o_data_v_1_
        (T0 65972) (T1 1404) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_0_0_sub_67_carry_1_
        (T0 1412) (T1 65964) (TX 0)
        (TC 592) (IG 0)
      )
      (npu_inst_pe_1_0_0_sub_67_carry_2_
        (T0 1848) (T1 65528) (TX 0)
        (TC 692) (IG 0)
      )
      (npu_inst_pe_1_0_0_sub_67_carry_3_
        (T0 1500) (T1 65876) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_0_0_sub_67_carry_4_
        (T0 1412) (T1 65964) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_0_0_sub_67_carry_5_
        (T0 1412) (T1 65964) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_0_0_sub_67_carry_6_
        (T0 1412) (T1 65964) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_0_0_sub_67_carry_7_
        (T0 1412) (T1 65964) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_0_1_N65
        (T0 53332) (T1 14044) (TX 0)
        (TC 820) (IG 0)
      )
      (npu_inst_pe_1_0_1_N66
        (T0 53104) (T1 14272) (TX 0)
        (TC 924) (IG 0)
      )
      (npu_inst_pe_1_0_1_N67
        (T0 53744) (T1 13632) (TX 0)
        (TC 806) (IG 0)
      )
      (npu_inst_pe_1_0_1_N68
        (T0 56364) (T1 11012) (TX 0)
        (TC 632) (IG 0)
      )
      (npu_inst_pe_1_0_1_N69
        (T0 56896) (T1 10480) (TX 0)
        (TC 562) (IG 0)
      )
      (npu_inst_pe_1_0_1_N70
        (T0 56916) (T1 10460) (TX 0)
        (TC 550) (IG 0)
      )
      (npu_inst_pe_1_0_1_N71
        (T0 56916) (T1 10460) (TX 0)
        (TC 550) (IG 0)
      )
      (npu_inst_pe_1_0_1_N72
        (T0 56916) (T1 10460) (TX 0)
        (TC 550) (IG 0)
      )
      (npu_inst_pe_1_0_1_N73
        (T0 53332) (T1 14044) (TX 0)
        (TC 820) (IG 0)
      )
      (npu_inst_pe_1_0_1_N74
        (T0 53340) (T1 14036) (TX 0)
        (TC 828) (IG 0)
      )
      (npu_inst_pe_1_0_1_N75
        (T0 54876) (T1 12500) (TX 0)
        (TC 580) (IG 0)
      )
      (npu_inst_pe_1_0_1_N76
        (T0 57824) (T1 9552) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_0_1_N77
        (T0 58524) (T1 8852) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_0_1_N78
        (T0 58556) (T1 8820) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_0_1_N79
        (T0 58556) (T1 8820) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_0_1_N80
        (T0 58556) (T1 8820) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_0_1_N84
        (T0 46062) (T1 21314) (TX 0)
        (TC 5719) (IG 0)
      )
      (npu_inst_pe_1_0_1_N93
        (T0 64200) (T1 3176) (TX 0)
        (TC 484) (IG 0)
      )
      (npu_inst_pe_1_0_1_N94
        (T0 64112) (T1 3264) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_69_carry_1_
        (T0 66544) (T1 832) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_69_carry_2_
        (T0 66512) (T1 864) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_69_carry_3_
        (T0 66872) (T1 504) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_69_carry_4_
        (T0 67000) (T1 376) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_69_carry_5_
        (T0 67008) (T1 368) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_69_carry_6_
        (T0 67008) (T1 368) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_69_carry_7_
        (T0 67008) (T1 368) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_data_0_
        (T0 65132) (T1 2244) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_data_1_
        (T0 66060) (T1 1316) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_acc_0_
        (T0 53912) (T1 13464) (TX 0)
        (TC 616) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_acc_1_
        (T0 53760) (T1 13616) (TX 0)
        (TC 590) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_acc_2_
        (T0 54732) (T1 12644) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_acc_3_
        (T0 57576) (T1 9800) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_acc_4_
        (T0 58164) (T1 9212) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_acc_5_
        (T0 58188) (T1 9188) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_acc_6_
        (T0 58188) (T1 9188) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_acc_7_
        (T0 58188) (T1 9188) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_0__0_
        (T0 62696) (T1 4680) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_0__1_
        (T0 63752) (T1 3624) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_1__0_
        (T0 65664) (T1 1712) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_1__1_
        (T0 66176) (T1 1200) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_2__0_
        (T0 65456) (T1 1920) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_2__1_
        (T0 66104) (T1 1272) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_3__0_
        (T0 63512) (T1 3864) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_3__1_
        (T0 61688) (T1 5688) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_4__0_
        (T0 64640) (T1 2736) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_4__1_
        (T0 62720) (T1 4656) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_5__0_
        (T0 60848) (T1 6528) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_5__1_
        (T0 58296) (T1 9080) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_0__0_
        (T0 65480) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_0__1_
        (T0 66224) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_1__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_1__1_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_2__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_2__1_
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_3__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_3__1_
        (T0 64560) (T1 2816) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_4__0_
        (T0 64176) (T1 3200) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_4__1_
        (T0 63920) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_5__0_
        (T0 61872) (T1 5504) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_5__1_
        (T0 58800) (T1 8576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_0_1_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_1_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_1_n100
        (T0 66224) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n101
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n102
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n103
        (T0 64560) (T1 2816) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n104
        (T0 63920) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n105
        (T0 58800) (T1 8576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n106
        (T0 65480) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_n107
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n108
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n109
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n11
        (T0 2244) (T1 65132) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_0_1_n110
        (T0 64176) (T1 3200) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_1_n111
        (T0 61872) (T1 5504) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_1_n112
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_1_n113
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_1_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_1_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_1_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_1_n117
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_0_1_n12
        (T0 1316) (T1 66060) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_0_1_n13
        (T0 62984) (T1 4392) (TX 0)
        (TC 1456) (IG 0)
      )
      (npu_inst_pe_1_0_1_n14
        (T0 64724) (T1 2652) (TX 0)
        (TC 830) (IG 0)
      )
      (npu_inst_pe_1_0_1_n15
        (T0 63080) (T1 4296) (TX 0)
        (TC 620) (IG 0)
      )
      (npu_inst_pe_1_0_1_n16
        (T0 62852) (T1 4524) (TX 0)
        (TC 792) (IG 0)
      )
      (npu_inst_pe_1_0_1_n17
        (T0 60512) (T1 6864) (TX 0)
        (TC 1166) (IG 0)
      )
      (npu_inst_pe_1_0_1_n18
        (T0 64136) (T1 3240) (TX 0)
        (TC 1562) (IG 0)
      )
      (npu_inst_pe_1_0_1_n19
        (T0 64904) (T1 2472) (TX 0)
        (TC 760) (IG 0)
      )
      (npu_inst_pe_1_0_1_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_1_n20
        (T0 64608) (T1 2768) (TX 0)
        (TC 908) (IG 0)
      )
      (npu_inst_pe_1_0_1_n21
        (T0 61616) (T1 5760) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_0_1_n22
        (T0 63920) (T1 3456) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_0_1_n23
        (T0 66800) (T1 576) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_1_n24
        (T0 65840) (T1 1536) (TX 0)
        (TC 736) (IG 0)
      )
      (npu_inst_pe_1_0_1_n25
        (T0 63024) (T1 4352) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_0_1_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_0_1_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_0_1_n28
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n29
        (T0 65480) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_0_1_n30
        (T0 65480) (T1 1896) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_n31
        (T0 57992) (T1 9384) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_0_1_n32
        (T0 57992) (T1 9384) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_0_1_n33
        (T0 57992) (T1 9384) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_0_1_n34
        (T0 57968) (T1 9408) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_0_1_n35
        (T0 57380) (T1 9996) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_0_1_n36
        (T0 54532) (T1 12844) (TX 0)
        (TC 532) (IG 0)
      )
      (npu_inst_pe_1_0_1_n37
        (T0 5504) (T1 61872) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_1_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_1_n39
        (T0 8576) (T1 58800) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n4
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_0_1_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_1_n41
        (T0 3200) (T1 64176) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_1_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_1_n43
        (T0 3456) (T1 63920) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_1_n45
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_1_n47
        (T0 2816) (T1 64560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_1_n49
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n5
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_1_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_1_n51
        (T0 4608) (T1 62768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_1_n53
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_1_n55
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_1_n57
        (T0 1896) (T1 65480) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_1_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_0_1_n59
        (T0 1152) (T1 66224) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_1_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_1_n61
        (T0 5172) (T1 62204) (TX 0)
        (TC 1218) (IG 0)
      )
      (npu_inst_pe_1_0_1_n62
        (T0 5540) (T1 61836) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_0_1_n63
        (T0 3952) (T1 63424) (TX 0)
        (TC 1186) (IG 0)
      )
      (npu_inst_pe_1_0_1_n64
        (T0 7668) (T1 59708) (TX 0)
        (TC 706) (IG 0)
      )
      (npu_inst_pe_1_0_1_n65
        (T0 2300) (T1 65076) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_1_n66
        (T0 3980) (T1 63396) (TX 0)
        (TC 338) (IG 0)
      )
      (npu_inst_pe_1_0_1_n67
        (T0 3300) (T1 64076) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_0_1_n68
        (T0 4820) (T1 62556) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_0_1_n69
        (T0 1600) (T1 65776) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_1_n7
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_1_n70
        (T0 1060) (T1 66316) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_0_1_n71
        (T0 1448) (T1 65928) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_0_1_n72
        (T0 1000) (T1 66376) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_1_n73
        (T0 1960) (T1 65416) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_0_1_n74
        (T0 2920) (T1 64456) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_0_1_n75
        (T0 9384) (T1 57992) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_0_1_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_0_1_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_0_1_n78
        (T0 9384) (T1 57992) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_0_1_n79
        (T0 9384) (T1 57992) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_0_1_n8
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_1_n80
        (T0 9408) (T1 57968) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_0_1_n81
        (T0 9996) (T1 57380) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_0_1_n82
        (T0 12844) (T1 54532) (TX 0)
        (TC 532) (IG 0)
      )
      (npu_inst_pe_1_0_1_n83
        (T0 14028) (T1 53348) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_0_1_n84
        (T0 13816) (T1 53560) (TX 0)
        (TC 820) (IG 0)
      )
      (npu_inst_pe_1_0_1_n85
        (T0 48206) (T1 19170) (TX 0)
        (TC 5615) (IG 0)
      )
      (npu_inst_pe_1_0_1_n86
        (T0 60848) (T1 6528) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_0_1_n87
        (T0 58296) (T1 9080) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_0_1_n88
        (T0 64640) (T1 2736) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_0_1_n89
        (T0 62720) (T1 4656) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_0_1_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_1_n90
        (T0 63512) (T1 3864) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_1_n91
        (T0 61688) (T1 5688) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_1_n92
        (T0 65456) (T1 1920) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_1_n93
        (T0 66104) (T1 1272) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_0_1_n94
        (T0 65664) (T1 1712) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_0_1_n95
        (T0 66176) (T1 1200) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_1_n96
        (T0 62816) (T1 4560) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_0_1_n97
        (T0 63872) (T1 3504) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_1_n98
        (T0 53348) (T1 14028) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_0_1_n99
        (T0 53560) (T1 13816) (TX 0)
        (TC 820) (IG 0)
      )
      (npu_inst_pe_1_0_1_net4539
        (T0 56720) (T1 10656) (TX 0)
        (TC 10656) (IG 0)
      )
      (npu_inst_pe_1_0_1_net4545
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_0_1_o_data_v_0_
        (T0 66744) (T1 632) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_0_1_o_data_v_1_
        (T0 66352) (T1 1024) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_67_carry_1_
        (T0 1412) (T1 65964) (TX 0)
        (TC 590) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_67_carry_2_
        (T0 1692) (T1 65684) (TX 0)
        (TC 646) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_67_carry_3_
        (T0 1340) (T1 66036) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_67_carry_4_
        (T0 1276) (T1 66100) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_67_carry_5_
        (T0 1272) (T1 66104) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_67_carry_6_
        (T0 1272) (T1 66104) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_67_carry_7_
        (T0 1272) (T1 66104) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_0_2_N65
        (T0 58844) (T1 8532) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_0_2_N66
        (T0 58848) (T1 8528) (TX 0)
        (TC 942) (IG 0)
      )
      (npu_inst_pe_1_0_2_N67
        (T0 59948) (T1 7428) (TX 0)
        (TC 784) (IG 0)
      )
      (npu_inst_pe_1_0_2_N68
        (T0 59956) (T1 7420) (TX 0)
        (TC 606) (IG 0)
      )
      (npu_inst_pe_1_0_2_N69
        (T0 60952) (T1 6424) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_0_2_N70
        (T0 61096) (T1 6280) (TX 0)
        (TC 518) (IG 0)
      )
      (npu_inst_pe_1_0_2_N71
        (T0 61096) (T1 6280) (TX 0)
        (TC 518) (IG 0)
      )
      (npu_inst_pe_1_0_2_N72
        (T0 61096) (T1 6280) (TX 0)
        (TC 518) (IG 0)
      )
      (npu_inst_pe_1_0_2_N73
        (T0 58844) (T1 8532) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_0_2_N74
        (T0 59244) (T1 8132) (TX 0)
        (TC 830) (IG 0)
      )
      (npu_inst_pe_1_0_2_N75
        (T0 60852) (T1 6524) (TX 0)
        (TC 562) (IG 0)
      )
      (npu_inst_pe_1_0_2_N76
        (T0 61268) (T1 6108) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_0_2_N77
        (T0 62416) (T1 4960) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_0_2_N78
        (T0 62620) (T1 4756) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_0_2_N79
        (T0 62620) (T1 4756) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_0_2_N80
        (T0 62620) (T1 4756) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_0_2_N84
        (T0 52238) (T1 15138) (TX 0)
        (TC 3659) (IG 0)
      )
      (npu_inst_pe_1_0_2_N93
        (T0 61592) (T1 5784) (TX 0)
        (TC 1092) (IG 0)
      )
      (npu_inst_pe_1_0_2_N94
        (T0 64964) (T1 2412) (TX 0)
        (TC 1100) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_69_carry_1_
        (T0 66480) (T1 896) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_69_carry_2_
        (T0 66364) (T1 1012) (TX 0)
        (TC 460) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_69_carry_3_
        (T0 66860) (T1 516) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_69_carry_4_
        (T0 67016) (T1 360) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_69_carry_5_
        (T0 67048) (T1 328) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_69_carry_6_
        (T0 67048) (T1 328) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_69_carry_7_
        (T0 67048) (T1 328) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_data_0_
        (T0 65092) (T1 2284) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_data_1_
        (T0 65908) (T1 1468) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_acc_0_
        (T0 59336) (T1 8040) (TX 0)
        (TC 562) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_acc_1_
        (T0 59584) (T1 7792) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_acc_2_
        (T0 60832) (T1 6544) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_acc_3_
        (T0 61064) (T1 6312) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_acc_4_
        (T0 62120) (T1 5256) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_acc_5_
        (T0 62292) (T1 5084) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_acc_6_
        (T0 62292) (T1 5084) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_acc_7_
        (T0 62292) (T1 5084) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_0__0_
        (T0 61304) (T1 6072) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_0__1_
        (T0 63536) (T1 3840) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_1__0_
        (T0 65744) (T1 1632) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_1__1_
        (T0 65688) (T1 1688) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_2__0_
        (T0 64904) (T1 2472) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_2__1_
        (T0 66432) (T1 944) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_3__0_
        (T0 63584) (T1 3792) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_3__1_
        (T0 60944) (T1 6432) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_4__0_
        (T0 64256) (T1 3120) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_4__1_
        (T0 62168) (T1 5208) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_5__0_
        (T0 61328) (T1 6048) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_5__1_
        (T0 57192) (T1 10184) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_0__0_
        (T0 61664) (T1 5712) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_0__1_
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_1__0_
        (T0 67232) (T1 144) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_1__1_
        (T0 64352) (T1 3024) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_2__0_
        (T0 65192) (T1 2184) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_2__1_
        (T0 64544) (T1 2832) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_3__0_
        (T0 62400) (T1 4976) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_3__1_
        (T0 64568) (T1 2808) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_4__0_
        (T0 64352) (T1 3024) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_4__1_
        (T0 66608) (T1 768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_5__0_
        (T0 59208) (T1 8168) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_5__1_
        (T0 61224) (T1 6152) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_0_2_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_2_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_2_n100
        (T0 58996) (T1 8380) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_0_2_n101
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_2_n102
        (T0 64352) (T1 3024) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n103
        (T0 64544) (T1 2832) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_2_n104
        (T0 64568) (T1 2808) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n105
        (T0 66608) (T1 768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n106
        (T0 61224) (T1 6152) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_2_n107
        (T0 61664) (T1 5712) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_2_n108
        (T0 67232) (T1 144) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_0_2_n109
        (T0 65192) (T1 2184) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_2_n110
        (T0 62400) (T1 4976) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_2_n111
        (T0 64352) (T1 3024) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n112
        (T0 59208) (T1 8168) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_2_n113
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_2_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_2_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_2_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_2_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_2_n118
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_0_2_n12
        (T0 2284) (T1 65092) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_0_2_n13
        (T0 1468) (T1 65908) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_0_2_n14
        (T0 62972) (T1 4404) (TX 0)
        (TC 1552) (IG 0)
      )
      (npu_inst_pe_1_0_2_n15
        (T0 64184) (T1 3192) (TX 0)
        (TC 1028) (IG 0)
      )
      (npu_inst_pe_1_0_2_n16
        (T0 62420) (T1 4956) (TX 0)
        (TC 1008) (IG 0)
      )
      (npu_inst_pe_1_0_2_n17
        (T0 62312) (T1 5064) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_0_2_n18
        (T0 59744) (T1 7632) (TX 0)
        (TC 1274) (IG 0)
      )
      (npu_inst_pe_1_0_2_n19
        (T0 63924) (T1 3452) (TX 0)
        (TC 1650) (IG 0)
      )
      (npu_inst_pe_1_0_2_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_2_n20
        (T0 64616) (T1 2760) (TX 0)
        (TC 790) (IG 0)
      )
      (npu_inst_pe_1_0_2_n21
        (T0 64388) (T1 2988) (TX 0)
        (TC 876) (IG 0)
      )
      (npu_inst_pe_1_0_2_n22
        (T0 64172) (T1 3204) (TX 0)
        (TC 1218) (IG 0)
      )
      (npu_inst_pe_1_0_2_n23
        (T0 64796) (T1 2580) (TX 0)
        (TC 1218) (IG 0)
      )
      (npu_inst_pe_1_0_2_n24
        (T0 65924) (T1 1452) (TX 0)
        (TC 546) (IG 0)
      )
      (npu_inst_pe_1_0_2_n25
        (T0 65548) (T1 1828) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_0_2_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_0_2_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_0_2_n28
        (T0 62036) (T1 5340) (TX 0)
        (TC 1340) (IG 0)
      )
      (npu_inst_pe_1_0_2_n29
        (T0 64052) (T1 3324) (TX 0)
        (TC 612) (IG 0)
      )
      (npu_inst_pe_1_0_2_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_0_2_n30
        (T0 63200) (T1 4176) (TX 0)
        (TC 804) (IG 0)
      )
      (npu_inst_pe_1_0_2_n31
        (T0 62652) (T1 4724) (TX 0)
        (TC 872) (IG 0)
      )
      (npu_inst_pe_1_0_2_n32
        (T0 62104) (T1 5272) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_0_2_n33
        (T0 62104) (T1 5272) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_0_2_n34
        (T0 62104) (T1 5272) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_0_2_n35
        (T0 61944) (T1 5432) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_0_2_n36
        (T0 60868) (T1 6508) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_0_2_n37
        (T0 8168) (T1 59208) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_2_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_2_n39
        (T0 6152) (T1 61224) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_2_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_0_2_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_2_n41
        (T0 3024) (T1 64352) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_2_n43
        (T0 768) (T1 66608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_2_n45
        (T0 4976) (T1 62400) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_2_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_2_n47
        (T0 2808) (T1 64568) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_2_n49
        (T0 2184) (T1 65192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_0_2_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_2_n51
        (T0 2832) (T1 64544) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_2_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_2_n53
        (T0 144) (T1 67232) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_0_2_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_2_n55
        (T0 3024) (T1 64352) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_2_n57
        (T0 5712) (T1 61664) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_2_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_0_2_n59
        (T0 360) (T1 67016) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_2_n6
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_2_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_2_n61
        (T0 5480) (T1 61896) (TX 0)
        (TC 1394) (IG 0)
      )
      (npu_inst_pe_1_0_2_n62
        (T0 5120) (T1 62256) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_0_2_n63
        (T0 4460) (T1 62916) (TX 0)
        (TC 1254) (IG 0)
      )
      (npu_inst_pe_1_0_2_n64
        (T0 8588) (T1 58788) (TX 0)
        (TC 798) (IG 0)
      )
      (npu_inst_pe_1_0_2_n65
        (T0 2620) (T1 64756) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_0_2_n66
        (T0 4420) (T1 62956) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_0_2_n67
        (T0 3160) (T1 64216) (TX 0)
        (TC 316) (IG 0)
      )
      (npu_inst_pe_1_0_2_n68
        (T0 5440) (T1 61936) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_0_2_n69
        (T0 2080) (T1 65296) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_0_2_n7
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_2_n70
        (T0 788) (T1 66588) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_0_2_n71
        (T0 1360) (T1 66016) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_0_2_n72
        (T0 1408) (T1 65968) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_0_2_n73
        (T0 3220) (T1 64156) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_0_2_n74
        (T0 3200) (T1 64176) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_2_n75
        (T0 5272) (T1 62104) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_0_2_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_0_2_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_0_2_n78
        (T0 5272) (T1 62104) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_0_2_n79
        (T0 5272) (T1 62104) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_0_2_n8
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_2_n80
        (T0 5432) (T1 61944) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_0_2_n81
        (T0 6508) (T1 60868) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_0_2_n82
        (T0 6724) (T1 60652) (TX 0)
        (TC 508) (IG 0)
      )
      (npu_inst_pe_1_0_2_n83
        (T0 8224) (T1 59152) (TX 0)
        (TC 730) (IG 0)
      )
      (npu_inst_pe_1_0_2_n84
        (T0 8380) (T1 58996) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_0_2_n85
        (T0 54622) (T1 12754) (TX 0)
        (TC 3539) (IG 0)
      )
      (npu_inst_pe_1_0_2_n86
        (T0 61328) (T1 6048) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_0_2_n87
        (T0 57192) (T1 10184) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_0_2_n88
        (T0 64256) (T1 3120) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_0_2_n89
        (T0 62168) (T1 5208) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_0_2_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_2_n90
        (T0 63584) (T1 3792) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_2_n91
        (T0 60944) (T1 6432) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_0_2_n92
        (T0 64904) (T1 2472) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_0_2_n93
        (T0 66432) (T1 944) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_0_2_n94
        (T0 65744) (T1 1632) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_0_2_n95
        (T0 65688) (T1 1688) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_0_2_n96
        (T0 61400) (T1 5976) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_0_2_n97
        (T0 63528) (T1 3848) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_0_2_n98
        (T0 60652) (T1 6724) (TX 0)
        (TC 508) (IG 0)
      )
      (npu_inst_pe_1_0_2_n99
        (T0 59152) (T1 8224) (TX 0)
        (TC 730) (IG 0)
      )
      (npu_inst_pe_1_0_2_net4516
        (T0 59808) (T1 7568) (TX 0)
        (TC 7568) (IG 0)
      )
      (npu_inst_pe_1_0_2_net4522
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_0_2_o_data_v_0_
        (T0 66296) (T1 1080) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_0_2_o_data_v_1_
        (T0 66544) (T1 832) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_67_carry_1_
        (T0 1388) (T1 65988) (TX 0)
        (TC 610) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_67_carry_2_
        (T0 1796) (T1 65580) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_67_carry_3_
        (T0 1340) (T1 66036) (TX 0)
        (TC 528) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_67_carry_4_
        (T0 1224) (T1 66152) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_67_carry_5_
        (T0 1196) (T1 66180) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_67_carry_6_
        (T0 1196) (T1 66180) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_67_carry_7_
        (T0 1196) (T1 66180) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_0_3_N65
        (T0 58672) (T1 8704) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_0_3_N66
        (T0 58432) (T1 8944) (TX 0)
        (TC 942) (IG 0)
      )
      (npu_inst_pe_1_0_3_N67
        (T0 58832) (T1 8544) (TX 0)
        (TC 812) (IG 0)
      )
      (npu_inst_pe_1_0_3_N68
        (T0 58688) (T1 8688) (TX 0)
        (TC 594) (IG 0)
      )
      (npu_inst_pe_1_0_3_N69
        (T0 59596) (T1 7780) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_0_3_N70
        (T0 59944) (T1 7432) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_0_3_N71
        (T0 59948) (T1 7428) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_0_3_N72
        (T0 59948) (T1 7428) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_0_3_N73
        (T0 58672) (T1 8704) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_0_3_N74
        (T0 58772) (T1 8604) (TX 0)
        (TC 838) (IG 0)
      )
      (npu_inst_pe_1_0_3_N75
        (T0 59652) (T1 7724) (TX 0)
        (TC 592) (IG 0)
      )
      (npu_inst_pe_1_0_3_N76
        (T0 59844) (T1 7532) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_0_3_N77
        (T0 60924) (T1 6452) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_0_3_N78
        (T0 61356) (T1 6020) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_0_3_N79
        (T0 61360) (T1 6016) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_0_3_N80
        (T0 61360) (T1 6016) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_0_3_N84
        (T0 52238) (T1 15138) (TX 0)
        (TC 3659) (IG 0)
      )
      (npu_inst_pe_1_0_3_N93
        (T0 64296) (T1 3080) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_0_3_N94
        (T0 63864) (T1 3512) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_69_carry_1_
        (T0 66508) (T1 868) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_69_carry_2_
        (T0 66324) (T1 1052) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_69_carry_3_
        (T0 66800) (T1 576) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_69_carry_4_
        (T0 66960) (T1 416) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_69_carry_5_
        (T0 67004) (T1 372) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_69_carry_6_
        (T0 67004) (T1 372) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_69_carry_7_
        (T0 67004) (T1 372) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_data_0_
        (T0 65188) (T1 2188) (TX 0)
        (TC 778) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_data_1_
        (T0 65788) (T1 1588) (TX 0)
        (TC 620) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_acc_0_
        (T0 59124) (T1 8252) (TX 0)
        (TC 590) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_acc_1_
        (T0 59124) (T1 8252) (TX 0)
        (TC 556) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_acc_2_
        (T0 59552) (T1 7824) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_acc_3_
        (T0 59588) (T1 7788) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_acc_4_
        (T0 60596) (T1 6780) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_acc_5_
        (T0 60984) (T1 6392) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_acc_6_
        (T0 60988) (T1 6388) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_acc_7_
        (T0 60988) (T1 6388) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_0__0_
        (T0 61856) (T1 5520) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_0__1_
        (T0 62712) (T1 4664) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_1__0_
        (T0 65352) (T1 2024) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_1__1_
        (T0 65960) (T1 1416) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_2__0_
        (T0 64592) (T1 2784) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_2__1_
        (T0 65496) (T1 1880) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_3__0_
        (T0 63968) (T1 3408) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_3__1_
        (T0 60944) (T1 6432) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_4__0_
        (T0 64760) (T1 2616) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_4__1_
        (T0 61496) (T1 5880) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_5__0_
        (T0 61256) (T1 6120) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_5__1_
        (T0 57320) (T1 10056) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_0__0_
        (T0 64856) (T1 2520) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_0__1_
        (T0 64088) (T1 3288) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_1__0_
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_1__1_
        (T0 64208) (T1 3168) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_2__0_
        (T0 66848) (T1 528) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_2__1_
        (T0 66440) (T1 936) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_3__0_
        (T0 67232) (T1 144) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_3__1_
        (T0 62408) (T1 4968) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_4__0_
        (T0 64736) (T1 2640) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_4__1_
        (T0 64376) (T1 3000) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_5__0_
        (T0 64176) (T1 3200) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_5__1_
        (T0 62144) (T1 5232) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_0_3_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_3_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_3_n100
        (T0 58756) (T1 8620) (TX 0)
        (TC 770) (IG 0)
      )
      (npu_inst_pe_1_0_3_n101
        (T0 58848) (T1 8528) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_0_3_n102
        (T0 64088) (T1 3288) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n103
        (T0 64208) (T1 3168) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n104
        (T0 66440) (T1 936) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_3_n105
        (T0 62408) (T1 4968) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n106
        (T0 64376) (T1 3000) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_3_n107
        (T0 62144) (T1 5232) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_3_n108
        (T0 64856) (T1 2520) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_0_3_n109
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_3_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_3_n110
        (T0 66848) (T1 528) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_3_n111
        (T0 67232) (T1 144) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_0_3_n112
        (T0 64736) (T1 2640) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_3_n113
        (T0 64176) (T1 3200) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_3_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_3_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_3_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_3_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_3_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_3_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_0_3_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_3_n13
        (T0 2188) (T1 65188) (TX 0)
        (TC 778) (IG 0)
      )
      (npu_inst_pe_1_0_3_n14
        (T0 1588) (T1 65788) (TX 0)
        (TC 620) (IG 0)
      )
      (npu_inst_pe_1_0_3_n15
        (T0 63308) (T1 4068) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_pe_1_0_3_n16
        (T0 64280) (T1 3096) (TX 0)
        (TC 1188) (IG 0)
      )
      (npu_inst_pe_1_0_3_n17
        (T0 62552) (T1 4824) (TX 0)
        (TC 914) (IG 0)
      )
      (npu_inst_pe_1_0_3_n18
        (T0 62424) (T1 4952) (TX 0)
        (TC 1026) (IG 0)
      )
      (npu_inst_pe_1_0_3_n19
        (T0 59408) (T1 7968) (TX 0)
        (TC 1374) (IG 0)
      )
      (npu_inst_pe_1_0_3_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_3_n20
        (T0 63396) (T1 3980) (TX 0)
        (TC 1844) (IG 0)
      )
      (npu_inst_pe_1_0_3_n21
        (T0 64332) (T1 3044) (TX 0)
        (TC 916) (IG 0)
      )
      (npu_inst_pe_1_0_3_n22
        (T0 64060) (T1 3316) (TX 0)
        (TC 974) (IG 0)
      )
      (npu_inst_pe_1_0_3_n23
        (T0 63260) (T1 4116) (TX 0)
        (TC 708) (IG 0)
      )
      (npu_inst_pe_1_0_3_n24
        (T0 64664) (T1 2712) (TX 0)
        (TC 1274) (IG 0)
      )
      (npu_inst_pe_1_0_3_n25
        (T0 64148) (T1 3228) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_0_3_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_0_3_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_0_3_n28
        (T0 64160) (T1 3216) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_0_3_n29
        (T0 64472) (T1 2904) (TX 0)
        (TC 1212) (IG 0)
      )
      (npu_inst_pe_1_0_3_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_0_3_n30
        (T0 67040) (T1 336) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_0_3_n31
        (T0 64928) (T1 2448) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_0_3_n32
        (T0 64960) (T1 2416) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_0_3_n33
        (T0 60860) (T1 6516) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_0_3_n34
        (T0 60860) (T1 6516) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_0_3_n35
        (T0 60856) (T1 6520) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_0_3_n36
        (T0 60476) (T1 6900) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_3_n37
        (T0 3200) (T1 64176) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_3_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_3_n39
        (T0 5232) (T1 62144) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_3_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_0_3_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_3_n41
        (T0 2640) (T1 64736) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_3_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_3_n43
        (T0 3000) (T1 64376) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_3_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_3_n45
        (T0 144) (T1 67232) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_0_3_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_3_n47
        (T0 4968) (T1 62408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_3_n49
        (T0 528) (T1 66848) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_3_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_0_3_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_3_n51
        (T0 936) (T1 66440) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_3_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_3_n53
        (T0 360) (T1 67016) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_3_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_3_n55
        (T0 3168) (T1 64208) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_3_n57
        (T0 2520) (T1 64856) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_0_3_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_0_3_n59
        (T0 3288) (T1 64088) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_3_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_3_n61
        (T0 5404) (T1 61972) (TX 0)
        (TC 1470) (IG 0)
      )
      (npu_inst_pe_1_0_3_n62
        (T0 5200) (T1 62176) (TX 0)
        (TC 460) (IG 0)
      )
      (npu_inst_pe_1_0_3_n63
        (T0 4800) (T1 62576) (TX 0)
        (TC 1318) (IG 0)
      )
      (npu_inst_pe_1_0_3_n64
        (T0 8460) (T1 58916) (TX 0)
        (TC 798) (IG 0)
      )
      (npu_inst_pe_1_0_3_n65
        (T0 2180) (T1 65196) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_3_n66
        (T0 4980) (T1 62396) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_0_3_n67
        (T0 2840) (T1 64536) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_0_3_n68
        (T0 5440) (T1 61936) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_0_3_n69
        (T0 2320) (T1 65056) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_0_3_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_3_n70
        (T0 1588) (T1 65788) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_0_3_n71
        (T0 1688) (T1 65688) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_3_n72
        (T0 1180) (T1 66196) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_0_3_n73
        (T0 2840) (T1 64536) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_0_3_n74
        (T0 3880) (T1 63496) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_0_3_n75
        (T0 6516) (T1 60860) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_0_3_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_0_3_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_0_3_n78
        (T0 6516) (T1 60860) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_0_3_n79
        (T0 6520) (T1 60856) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_0_3_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_3_n80
        (T0 6900) (T1 60476) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_3_n81
        (T0 7908) (T1 59468) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_0_3_n82
        (T0 7948) (T1 59428) (TX 0)
        (TC 544) (IG 0)
      )
      (npu_inst_pe_1_0_3_n83
        (T0 8620) (T1 58756) (TX 0)
        (TC 770) (IG 0)
      )
      (npu_inst_pe_1_0_3_n84
        (T0 8528) (T1 58848) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_0_3_n85
        (T0 54622) (T1 12754) (TX 0)
        (TC 3539) (IG 0)
      )
      (npu_inst_pe_1_0_3_n86
        (T0 61256) (T1 6120) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_0_3_n87
        (T0 57320) (T1 10056) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_0_3_n88
        (T0 64760) (T1 2616) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_0_3_n89
        (T0 61496) (T1 5880) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_0_3_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_3_n90
        (T0 63968) (T1 3408) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_3_n91
        (T0 60944) (T1 6432) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_0_3_n92
        (T0 64592) (T1 2784) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_3_n93
        (T0 65496) (T1 1880) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_3_n94
        (T0 65352) (T1 2024) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_3_n95
        (T0 65960) (T1 1416) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_0_3_n96
        (T0 61856) (T1 5520) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_0_3_n97
        (T0 62712) (T1 4664) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_3_n98
        (T0 59468) (T1 7908) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_0_3_n99
        (T0 59428) (T1 7948) (TX 0)
        (TC 544) (IG 0)
      )
      (npu_inst_pe_1_0_3_net4493
        (T0 59808) (T1 7568) (TX 0)
        (TC 7568) (IG 0)
      )
      (npu_inst_pe_1_0_3_net4499
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_0_3_o_data_v_0_
        (T0 66680) (T1 696) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_0_3_o_data_v_1_
        (T0 66544) (T1 832) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_67_carry_1_
        (T0 1320) (T1 66056) (TX 0)
        (TC 590) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_67_carry_2_
        (T0 1800) (T1 65576) (TX 0)
        (TC 766) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_67_carry_3_
        (T0 1260) (T1 66116) (TX 0)
        (TC 518) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_67_carry_4_
        (T0 1080) (T1 66296) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_67_carry_5_
        (T0 1040) (T1 66336) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_67_carry_6_
        (T0 1040) (T1 66336) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_67_carry_7_
        (T0 1040) (T1 66336) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_0_4_N65
        (T0 59132) (T1 8244) (TX 0)
        (TC 728) (IG 0)
      )
      (npu_inst_pe_1_0_4_N66
        (T0 58696) (T1 8680) (TX 0)
        (TC 922) (IG 0)
      )
      (npu_inst_pe_1_0_4_N67
        (T0 58332) (T1 9044) (TX 0)
        (TC 778) (IG 0)
      )
      (npu_inst_pe_1_0_4_N68
        (T0 59168) (T1 8208) (TX 0)
        (TC 556) (IG 0)
      )
      (npu_inst_pe_1_0_4_N69
        (T0 59472) (T1 7904) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_0_4_N70
        (T0 59508) (T1 7868) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_0_4_N71
        (T0 59508) (T1 7868) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_0_4_N72
        (T0 59508) (T1 7868) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_0_4_N73
        (T0 59132) (T1 8244) (TX 0)
        (TC 728) (IG 0)
      )
      (npu_inst_pe_1_0_4_N74
        (T0 59064) (T1 8312) (TX 0)
        (TC 810) (IG 0)
      )
      (npu_inst_pe_1_0_4_N75
        (T0 59024) (T1 8352) (TX 0)
        (TC 602) (IG 0)
      )
      (npu_inst_pe_1_0_4_N76
        (T0 60232) (T1 7144) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_0_4_N77
        (T0 60616) (T1 6760) (TX 0)
        (TC 316) (IG 0)
      )
      (npu_inst_pe_1_0_4_N78
        (T0 60788) (T1 6588) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_0_4_N79
        (T0 60788) (T1 6588) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_0_4_N80
        (T0 60788) (T1 6588) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_0_4_N84
        (T0 53486) (T1 13890) (TX 0)
        (TC 3339) (IG 0)
      )
      (npu_inst_pe_1_0_4_N93
        (T0 62920) (T1 4456) (TX 0)
        (TC 846) (IG 0)
      )
      (npu_inst_pe_1_0_4_N94
        (T0 63212) (T1 4164) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_69_carry_1_
        (T0 66488) (T1 888) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_69_carry_2_
        (T0 66292) (T1 1084) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_69_carry_3_
        (T0 66784) (T1 592) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_69_carry_4_
        (T0 66984) (T1 392) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_69_carry_5_
        (T0 67056) (T1 320) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_69_carry_6_
        (T0 67056) (T1 320) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_69_carry_7_
        (T0 67056) (T1 320) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_data_0_
        (T0 65216) (T1 2160) (TX 0)
        (TC 750) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_data_1_
        (T0 65796) (T1 1580) (TX 0)
        (TC 622) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_acc_0_
        (T0 59516) (T1 7860) (TX 0)
        (TC 618) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_acc_1_
        (T0 59364) (T1 8012) (TX 0)
        (TC 594) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_acc_2_
        (T0 58924) (T1 8452) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_acc_3_
        (T0 60040) (T1 7336) (TX 0)
        (TC 296) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_acc_4_
        (T0 60368) (T1 7008) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_acc_5_
        (T0 60468) (T1 6908) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_acc_6_
        (T0 60468) (T1 6908) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_acc_7_
        (T0 60468) (T1 6908) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_0__0_
        (T0 62192) (T1 5184) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_0__1_
        (T0 62664) (T1 4712) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_1__0_
        (T0 65288) (T1 2088) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_1__1_
        (T0 65856) (T1 1520) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_2__0_
        (T0 65000) (T1 2376) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_2__1_
        (T0 65624) (T1 1752) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_3__0_
        (T0 63968) (T1 3408) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_3__1_
        (T0 61328) (T1 6048) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_4__0_
        (T0 63896) (T1 3480) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_4__1_
        (T0 61944) (T1 5432) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_5__0_
        (T0 61400) (T1 5976) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_5__1_
        (T0 57320) (T1 10056) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_0__0_
        (T0 65144) (T1 2232) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_0__1_
        (T0 63728) (T1 3648) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_1__0_
        (T0 64568) (T1 2808) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_1__1_
        (T0 63848) (T1 3528) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_2__0_
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_2__1_
        (T0 67208) (T1 168) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_3__0_
        (T0 65048) (T1 2328) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_3__1_
        (T0 60128) (T1 7248) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_4__0_
        (T0 64352) (T1 3024) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_4__1_
        (T0 64376) (T1 3000) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_5__0_
        (T0 62552) (T1 4824) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_5__1_
        (T0 60224) (T1 7152) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_0_4_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_4_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_4_n100
        (T0 59280) (T1 8096) (TX 0)
        (TC 728) (IG 0)
      )
      (npu_inst_pe_1_0_4_n101
        (T0 63728) (T1 3648) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_4_n102
        (T0 63848) (T1 3528) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_4_n103
        (T0 67208) (T1 168) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_0_4_n104
        (T0 60128) (T1 7248) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_4_n105
        (T0 64376) (T1 3000) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_4_n106
        (T0 60224) (T1 7152) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_n107
        (T0 65144) (T1 2232) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_0_4_n108
        (T0 64568) (T1 2808) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_n109
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_4_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_4_n110
        (T0 65048) (T1 2328) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_4_n111
        (T0 64352) (T1 3024) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_4_n112
        (T0 62552) (T1 4824) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_4_n113
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_4_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_4_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_4_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_4_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_4_n118
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_0_4_n12
        (T0 2160) (T1 65216) (TX 0)
        (TC 750) (IG 0)
      )
      (npu_inst_pe_1_0_4_n13
        (T0 1580) (T1 65796) (TX 0)
        (TC 622) (IG 0)
      )
      (npu_inst_pe_1_0_4_n14
        (T0 62648) (T1 4728) (TX 0)
        (TC 1564) (IG 0)
      )
      (npu_inst_pe_1_0_4_n15
        (T0 64484) (T1 2892) (TX 0)
        (TC 1096) (IG 0)
      )
      (npu_inst_pe_1_0_4_n16
        (T0 62684) (T1 4692) (TX 0)
        (TC 986) (IG 0)
      )
      (npu_inst_pe_1_0_4_n17
        (T0 62580) (T1 4796) (TX 0)
        (TC 1036) (IG 0)
      )
      (npu_inst_pe_1_0_4_n18
        (T0 59868) (T1 7508) (TX 0)
        (TC 1410) (IG 0)
      )
      (npu_inst_pe_1_0_4_n19
        (T0 63716) (T1 3660) (TX 0)
        (TC 1758) (IG 0)
      )
      (npu_inst_pe_1_0_4_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_4_n20
        (T0 64260) (T1 3116) (TX 0)
        (TC 948) (IG 0)
      )
      (npu_inst_pe_1_0_4_n21
        (T0 64076) (T1 3300) (TX 0)
        (TC 980) (IG 0)
      )
      (npu_inst_pe_1_0_4_n22
        (T0 62360) (T1 5016) (TX 0)
        (TC 1158) (IG 0)
      )
      (npu_inst_pe_1_0_4_n23
        (T0 63968) (T1 3408) (TX 0)
        (TC 1622) (IG 0)
      )
      (npu_inst_pe_1_0_4_n24
        (T0 63788) (T1 3588) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_4_n25
        (T0 63688) (T1 3688) (TX 0)
        (TC 566) (IG 0)
      )
      (npu_inst_pe_1_0_4_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_0_4_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_0_4_n28
        (T0 63452) (T1 3924) (TX 0)
        (TC 662) (IG 0)
      )
      (npu_inst_pe_1_0_4_n29
        (T0 65132) (T1 2244) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_0_4_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_0_4_n30
        (T0 63872) (T1 3504) (TX 0)
        (TC 674) (IG 0)
      )
      (npu_inst_pe_1_0_4_n31
        (T0 63596) (T1 3780) (TX 0)
        (TC 656) (IG 0)
      )
      (npu_inst_pe_1_0_4_n32
        (T0 60316) (T1 7060) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_4_n33
        (T0 60316) (T1 7060) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_4_n34
        (T0 60316) (T1 7060) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_4_n35
        (T0 60216) (T1 7160) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_0_4_n36
        (T0 59884) (T1 7492) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_0_4_n37
        (T0 4824) (T1 62552) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_4_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_4_n39
        (T0 7152) (T1 60224) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_0_4_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_4_n41
        (T0 3024) (T1 64352) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_4_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_4_n43
        (T0 3000) (T1 64376) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_4_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_4_n45
        (T0 2328) (T1 65048) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_4_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_4_n47
        (T0 7248) (T1 60128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_4_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_4_n49
        (T0 2160) (T1 65216) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_0_4_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_0_4_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_4_n51
        (T0 168) (T1 67208) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_0_4_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_4_n53
        (T0 2808) (T1 64568) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_4_n55
        (T0 3528) (T1 63848) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_4_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_4_n57
        (T0 2232) (T1 65144) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_0_4_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_0_4_n59
        (T0 3648) (T1 63728) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_4_n6
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_4_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_4_n61
        (T0 5352) (T1 62024) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_0_4_n62
        (T0 5060) (T1 62316) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_0_4_n63
        (T0 4756) (T1 62620) (TX 0)
        (TC 1346) (IG 0)
      )
      (npu_inst_pe_1_0_4_n64
        (T0 8460) (T1 58916) (TX 0)
        (TC 798) (IG 0)
      )
      (npu_inst_pe_1_0_4_n65
        (T0 2980) (T1 64396) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_0_4_n66
        (T0 4528) (T1 62848) (TX 0)
        (TC 452) (IG 0)
      )
      (npu_inst_pe_1_0_4_n67
        (T0 2840) (T1 64536) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_0_4_n68
        (T0 5120) (T1 62256) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_0_4_n69
        (T0 1980) (T1 65396) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_0_4_n7
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_4_n70
        (T0 1460) (T1 65916) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_0_4_n71
        (T0 1740) (T1 65636) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_0_4_n72
        (T0 1268) (T1 66108) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_0_4_n73
        (T0 2560) (T1 64816) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_4_n74
        (T0 3920) (T1 63456) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_0_4_n75
        (T0 7060) (T1 60316) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_4_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_0_4_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_0_4_n78
        (T0 7060) (T1 60316) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_4_n79
        (T0 7060) (T1 60316) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_4_n8
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_4_n80
        (T0 7160) (T1 60216) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_0_4_n81
        (T0 7492) (T1 59884) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_0_4_n82
        (T0 8564) (T1 58812) (TX 0)
        (TC 530) (IG 0)
      )
      (npu_inst_pe_1_0_4_n83
        (T0 8332) (T1 59044) (TX 0)
        (TC 744) (IG 0)
      )
      (npu_inst_pe_1_0_4_n84
        (T0 8096) (T1 59280) (TX 0)
        (TC 728) (IG 0)
      )
      (npu_inst_pe_1_0_4_n85
        (T0 56206) (T1 11170) (TX 0)
        (TC 3185) (IG 0)
      )
      (npu_inst_pe_1_0_4_n86
        (T0 61400) (T1 5976) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_0_4_n87
        (T0 57320) (T1 10056) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_0_4_n88
        (T0 63896) (T1 3480) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_4_n89
        (T0 61944) (T1 5432) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_0_4_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_4_n90
        (T0 63968) (T1 3408) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_0_4_n91
        (T0 61328) (T1 6048) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_0_4_n92
        (T0 65000) (T1 2376) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_0_4_n93
        (T0 65624) (T1 1752) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_0_4_n94
        (T0 65288) (T1 2088) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_0_4_n95
        (T0 65856) (T1 1520) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_0_4_n96
        (T0 62192) (T1 5184) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_0_4_n97
        (T0 62672) (T1 4704) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_0_4_n98
        (T0 58812) (T1 8564) (TX 0)
        (TC 530) (IG 0)
      )
      (npu_inst_pe_1_0_4_n99
        (T0 59044) (T1 8332) (TX 0)
        (TC 744) (IG 0)
      )
      (npu_inst_pe_1_0_4_net4470
        (T0 60432) (T1 6944) (TX 0)
        (TC 6944) (IG 0)
      )
      (npu_inst_pe_1_0_4_net4476
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_0_4_o_data_v_0_
        (T0 66508) (T1 868) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_0_4_o_data_v_1_
        (T0 66492) (T1 884) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_67_carry_1_
        (T0 1272) (T1 66104) (TX 0)
        (TC 558) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_67_carry_2_
        (T0 1760) (T1 65616) (TX 0)
        (TC 724) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_67_carry_3_
        (T0 1176) (T1 66200) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_67_carry_4_
        (T0 1024) (T1 66352) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_67_carry_5_
        (T0 960) (T1 66416) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_67_carry_6_
        (T0 960) (T1 66416) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_67_carry_7_
        (T0 960) (T1 66416) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_0_5_N65
        (T0 57260) (T1 10116) (TX 0)
        (TC 752) (IG 0)
      )
      (npu_inst_pe_1_0_5_N66
        (T0 57884) (T1 9492) (TX 0)
        (TC 884) (IG 0)
      )
      (npu_inst_pe_1_0_5_N67
        (T0 58280) (T1 9096) (TX 0)
        (TC 730) (IG 0)
      )
      (npu_inst_pe_1_0_5_N68
        (T0 58212) (T1 9164) (TX 0)
        (TC 540) (IG 0)
      )
      (npu_inst_pe_1_0_5_N69
        (T0 58592) (T1 8784) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_0_5_N70
        (T0 58764) (T1 8612) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_0_5_N71
        (T0 58764) (T1 8612) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_0_5_N72
        (T0 58764) (T1 8612) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_0_5_N73
        (T0 57260) (T1 10116) (TX 0)
        (TC 752) (IG 0)
      )
      (npu_inst_pe_1_0_5_N74
        (T0 58344) (T1 9032) (TX 0)
        (TC 822) (IG 0)
      )
      (npu_inst_pe_1_0_5_N75
        (T0 58944) (T1 8432) (TX 0)
        (TC 594) (IG 0)
      )
      (npu_inst_pe_1_0_5_N76
        (T0 59352) (T1 8024) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_0_5_N77
        (T0 59796) (T1 7580) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_5_N78
        (T0 60084) (T1 7292) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_0_5_N79
        (T0 60084) (T1 7292) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_0_5_N80
        (T0 60084) (T1 7292) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_0_5_N84
        (T0 53486) (T1 13890) (TX 0)
        (TC 3339) (IG 0)
      )
      (npu_inst_pe_1_0_5_N93
        (T0 58976) (T1 8400) (TX 0)
        (TC 1688) (IG 0)
      )
      (npu_inst_pe_1_0_5_N94
        (T0 62424) (T1 4952) (TX 0)
        (TC 1356) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_69_carry_1_
        (T0 66512) (T1 864) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_69_carry_2_
        (T0 66288) (T1 1088) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_69_carry_3_
        (T0 66816) (T1 560) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_69_carry_4_
        (T0 66968) (T1 408) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_69_carry_5_
        (T0 67020) (T1 356) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_69_carry_6_
        (T0 67020) (T1 356) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_69_carry_7_
        (T0 67020) (T1 356) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_data_0_
        (T0 65060) (T1 2316) (TX 0)
        (TC 764) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_data_1_
        (T0 65964) (T1 1412) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_acc_0_
        (T0 57848) (T1 9528) (TX 0)
        (TC 600) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_acc_1_
        (T0 58444) (T1 8932) (TX 0)
        (TC 630) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_acc_2_
        (T0 58912) (T1 8464) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_acc_3_
        (T0 59096) (T1 8280) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_acc_4_
        (T0 59492) (T1 7884) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_acc_5_
        (T0 59728) (T1 7648) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_acc_6_
        (T0 59728) (T1 7648) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_acc_7_
        (T0 59728) (T1 7648) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_0__0_
        (T0 61160) (T1 6216) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_0__1_
        (T0 63032) (T1 4344) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_1__0_
        (T0 64872) (T1 2504) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_1__1_
        (T0 66104) (T1 1272) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_2__0_
        (T0 65240) (T1 2136) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_2__1_
        (T0 65288) (T1 2088) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_3__0_
        (T0 63488) (T1 3888) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_3__1_
        (T0 62936) (T1 4440) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_4__0_
        (T0 64016) (T1 3360) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_4__1_
        (T0 61904) (T1 5472) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_5__0_
        (T0 60656) (T1 6720) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_5__1_
        (T0 58016) (T1 9360) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_0__0_
        (T0 56360) (T1 11016) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_0__1_
        (T0 64088) (T1 3288) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_1__0_
        (T0 61064) (T1 6312) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_1__1_
        (T0 66440) (T1 936) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_2__0_
        (T0 62696) (T1 4680) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_2__1_
        (T0 67208) (T1 168) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_3__0_
        (T0 62600) (T1 4776) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_3__1_
        (T0 57992) (T1 9384) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_4__0_
        (T0 66120) (T1 1256) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_4__1_
        (T0 61736) (T1 5640) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_5__0_
        (T0 59528) (T1 7848) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_5__1_
        (T0 55880) (T1 11496) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_0_5_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_5_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_5_n100
        (T0 58168) (T1 9208) (TX 0)
        (TC 738) (IG 0)
      )
      (npu_inst_pe_1_0_5_n101
        (T0 57444) (T1 9932) (TX 0)
        (TC 752) (IG 0)
      )
      (npu_inst_pe_1_0_5_n102
        (T0 64088) (T1 3288) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_5_n103
        (T0 66440) (T1 936) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_n104
        (T0 67208) (T1 168) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_0_5_n105
        (T0 57992) (T1 9384) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_5_n106
        (T0 61736) (T1 5640) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_0_5_n107
        (T0 55880) (T1 11496) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_n108
        (T0 56360) (T1 11016) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_0_5_n109
        (T0 61064) (T1 6312) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_5_n110
        (T0 62696) (T1 4680) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_5_n111
        (T0 62600) (T1 4776) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_5_n112
        (T0 66120) (T1 1256) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_5_n113
        (T0 59528) (T1 7848) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_5_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_5_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_5_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_5_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_5_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_5_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_0_5_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_5_n13
        (T0 2316) (T1 65060) (TX 0)
        (TC 764) (IG 0)
      )
      (npu_inst_pe_1_0_5_n14
        (T0 1412) (T1 65964) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_0_5_n15
        (T0 62576) (T1 4800) (TX 0)
        (TC 1640) (IG 0)
      )
      (npu_inst_pe_1_0_5_n16
        (T0 64604) (T1 2772) (TX 0)
        (TC 1166) (IG 0)
      )
      (npu_inst_pe_1_0_5_n17
        (T0 61976) (T1 5400) (TX 0)
        (TC 908) (IG 0)
      )
      (npu_inst_pe_1_0_5_n18
        (T0 62156) (T1 5220) (TX 0)
        (TC 1018) (IG 0)
      )
      (npu_inst_pe_1_0_5_n19
        (T0 60200) (T1 7176) (TX 0)
        (TC 1458) (IG 0)
      )
      (npu_inst_pe_1_0_5_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_5_n20
        (T0 64112) (T1 3264) (TX 0)
        (TC 1584) (IG 0)
      )
      (npu_inst_pe_1_0_5_n21
        (T0 64568) (T1 2808) (TX 0)
        (TC 936) (IG 0)
      )
      (npu_inst_pe_1_0_5_n22
        (T0 64416) (T1 2960) (TX 0)
        (TC 968) (IG 0)
      )
      (npu_inst_pe_1_0_5_n23
        (T0 58808) (T1 8568) (TX 0)
        (TC 1764) (IG 0)
      )
      (npu_inst_pe_1_0_5_n24
        (T0 62900) (T1 4476) (TX 0)
        (TC 2168) (IG 0)
      )
      (npu_inst_pe_1_0_5_n25
        (T0 65204) (T1 2172) (TX 0)
        (TC 652) (IG 0)
      )
      (npu_inst_pe_1_0_5_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_0_5_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_0_5_n28
        (T0 64396) (T1 2980) (TX 0)
        (TC 936) (IG 0)
      )
      (npu_inst_pe_1_0_5_n29
        (T0 63120) (T1 4256) (TX 0)
        (TC 1734) (IG 0)
      )
      (npu_inst_pe_1_0_5_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_0_5_n30
        (T0 62708) (T1 4668) (TX 0)
        (TC 2170) (IG 0)
      )
      (npu_inst_pe_1_0_5_n31
        (T0 57428) (T1 9948) (TX 0)
        (TC 712) (IG 0)
      )
      (npu_inst_pe_1_0_5_n32
        (T0 58132) (T1 9244) (TX 0)
        (TC 1262) (IG 0)
      )
      (npu_inst_pe_1_0_5_n33
        (T0 59592) (T1 7784) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_0_5_n34
        (T0 59592) (T1 7784) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_0_5_n35
        (T0 59592) (T1 7784) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_0_5_n36
        (T0 59356) (T1 8020) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_5_n37
        (T0 7848) (T1 59528) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_5_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_5_n39
        (T0 11496) (T1 55880) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_0_5_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_5_n41
        (T0 1256) (T1 66120) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_5_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_5_n43
        (T0 5640) (T1 61736) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_0_5_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_5_n45
        (T0 4776) (T1 62600) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_5_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_5_n47
        (T0 9384) (T1 57992) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_5_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_5_n49
        (T0 4680) (T1 62696) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_5_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_0_5_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_5_n51
        (T0 168) (T1 67208) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_0_5_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_5_n53
        (T0 6312) (T1 61064) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_5_n55
        (T0 936) (T1 66440) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_5_n57
        (T0 11016) (T1 56360) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_0_5_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_0_5_n59
        (T0 3288) (T1 64088) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_5_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_5_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_5_n61
        (T0 5716) (T1 61660) (TX 0)
        (TC 1570) (IG 0)
      )
      (npu_inst_pe_1_0_5_n62
        (T0 5680) (T1 61696) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_0_5_n63
        (T0 4416) (T1 62960) (TX 0)
        (TC 1300) (IG 0)
      )
      (npu_inst_pe_1_0_5_n64
        (T0 7880) (T1 59496) (TX 0)
        (TC 740) (IG 0)
      )
      (npu_inst_pe_1_0_5_n65
        (T0 2800) (T1 64576) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_0_5_n66
        (T0 4560) (T1 62816) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_0_5_n67
        (T0 3320) (T1 64056) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_0_5_n68
        (T0 3700) (T1 63676) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_0_5_n69
        (T0 1780) (T1 65596) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_0_5_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_5_n70
        (T0 1740) (T1 65636) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_0_5_n71
        (T0 2088) (T1 65288) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_0_5_n72
        (T0 1060) (T1 66316) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_0_5_n73
        (T0 3440) (T1 63936) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_0_5_n74
        (T0 3620) (T1 63756) (TX 0)
        (TC 362) (IG 0)
      )
      (npu_inst_pe_1_0_5_n75
        (T0 7784) (T1 59592) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_0_5_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_0_5_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_0_5_n78
        (T0 7784) (T1 59592) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_0_5_n79
        (T0 7784) (T1 59592) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_0_5_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_5_n80
        (T0 8020) (T1 59356) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_5_n81
        (T0 8412) (T1 58964) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_0_5_n82
        (T0 8592) (T1 58784) (TX 0)
        (TC 508) (IG 0)
      )
      (npu_inst_pe_1_0_5_n83
        (T0 9208) (T1 58168) (TX 0)
        (TC 738) (IG 0)
      )
      (npu_inst_pe_1_0_5_n84
        (T0 9932) (T1 57444) (TX 0)
        (TC 752) (IG 0)
      )
      (npu_inst_pe_1_0_5_n85
        (T0 56206) (T1 11170) (TX 0)
        (TC 3185) (IG 0)
      )
      (npu_inst_pe_1_0_5_n86
        (T0 60656) (T1 6720) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_0_5_n87
        (T0 58016) (T1 9360) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_0_5_n88
        (T0 64016) (T1 3360) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_5_n89
        (T0 61904) (T1 5472) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_0_5_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_5_n90
        (T0 63488) (T1 3888) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_5_n91
        (T0 62936) (T1 4440) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_0_5_n92
        (T0 65240) (T1 2136) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_0_5_n93
        (T0 65288) (T1 2088) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_0_5_n94
        (T0 64872) (T1 2504) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_0_5_n95
        (T0 66104) (T1 1272) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_0_5_n96
        (T0 61160) (T1 6216) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_0_5_n97
        (T0 63032) (T1 4344) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_0_5_n98
        (T0 58964) (T1 8412) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_0_5_n99
        (T0 58784) (T1 8592) (TX 0)
        (TC 508) (IG 0)
      )
      (npu_inst_pe_1_0_5_net4447
        (T0 60432) (T1 6944) (TX 0)
        (TC 6944) (IG 0)
      )
      (npu_inst_pe_1_0_5_net4453
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_0_5_o_data_v_0_
        (T0 65516) (T1 1860) (TX 0)
        (TC 580) (IG 0)
      )
      (npu_inst_pe_1_0_5_o_data_v_1_
        (T0 66244) (T1 1132) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_67_carry_1_
        (T0 1452) (T1 65924) (TX 0)
        (TC 586) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_67_carry_2_
        (T0 1712) (T1 65664) (TX 0)
        (TC 700) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_67_carry_3_
        (T0 1172) (T1 66204) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_67_carry_4_
        (T0 1028) (T1 66348) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_67_carry_5_
        (T0 964) (T1 66412) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_67_carry_6_
        (T0 964) (T1 66412) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_67_carry_7_
        (T0 964) (T1 66412) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_0_6_N65
        (T0 57856) (T1 9520) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_0_6_N66
        (T0 58764) (T1 8612) (TX 0)
        (TC 742) (IG 0)
      )
      (npu_inst_pe_1_0_6_N67
        (T0 58304) (T1 9072) (TX 0)
        (TC 634) (IG 0)
      )
      (npu_inst_pe_1_0_6_N68
        (T0 58872) (T1 8504) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_0_6_N69
        (T0 58872) (T1 8504) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_0_6_N70
        (T0 59084) (T1 8292) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_0_6_N71
        (T0 59084) (T1 8292) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_0_6_N72
        (T0 59084) (T1 8292) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_0_6_N73
        (T0 57856) (T1 9520) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_0_6_N74
        (T0 59004) (T1 8372) (TX 0)
        (TC 746) (IG 0)
      )
      (npu_inst_pe_1_0_6_N75
        (T0 59104) (T1 8272) (TX 0)
        (TC 536) (IG 0)
      )
      (npu_inst_pe_1_0_6_N76
        (T0 59836) (T1 7540) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_0_6_N77
        (T0 60028) (T1 7348) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_0_6_N78
        (T0 60300) (T1 7076) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_0_6_N79
        (T0 60300) (T1 7076) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_0_6_N80
        (T0 60300) (T1 7076) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_0_6_N84
        (T0 53486) (T1 13890) (TX 0)
        (TC 3339) (IG 0)
      )
      (npu_inst_pe_1_0_6_N93
        (T0 59304) (T1 8072) (TX 0)
        (TC 1890) (IG 0)
      )
      (npu_inst_pe_1_0_6_N94
        (T0 61448) (T1 5928) (TX 0)
        (TC 1406) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_69_carry_1_
        (T0 66568) (T1 808) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_69_carry_2_
        (T0 66464) (T1 912) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_69_carry_3_
        (T0 66852) (T1 524) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_69_carry_4_
        (T0 67024) (T1 352) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_69_carry_5_
        (T0 67056) (T1 320) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_69_carry_6_
        (T0 67056) (T1 320) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_69_carry_7_
        (T0 67056) (T1 320) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_data_0_
        (T0 65336) (T1 2040) (TX 0)
        (TC 678) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_data_1_
        (T0 66140) (T1 1236) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_acc_0_
        (T0 58280) (T1 9096) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_acc_1_
        (T0 59224) (T1 8152) (TX 0)
        (TC 538) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_acc_2_
        (T0 58968) (T1 8408) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_acc_3_
        (T0 59656) (T1 7720) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_acc_4_
        (T0 59740) (T1 7636) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_acc_5_
        (T0 59980) (T1 7396) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_acc_6_
        (T0 59980) (T1 7396) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_acc_7_
        (T0 59980) (T1 7396) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_0__0_
        (T0 62288) (T1 5088) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_0__1_
        (T0 63416) (T1 3960) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_1__0_
        (T0 65960) (T1 1416) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_1__1_
        (T0 65744) (T1 1632) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_2__0_
        (T0 66032) (T1 1344) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_2__1_
        (T0 65264) (T1 2112) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_3__0_
        (T0 64760) (T1 2616) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_3__1_
        (T0 64400) (T1 2976) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_4__0_
        (T0 64040) (T1 3336) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_4__1_
        (T0 62576) (T1 4800) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_5__0_
        (T0 62072) (T1 5304) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_5__1_
        (T0 59624) (T1 7752) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_0__0_
        (T0 59360) (T1 8016) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_0__1_
        (T0 59744) (T1 7632) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_1__0_
        (T0 64056) (T1 3320) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_1__1_
        (T0 65936) (T1 1440) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_2__0_
        (T0 64880) (T1 2496) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_2__1_
        (T0 67160) (T1 216) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_3__0_
        (T0 58088) (T1 9288) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_3__1_
        (T0 60128) (T1 7248) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_4__0_
        (T0 61712) (T1 5664) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_4__1_
        (T0 59576) (T1 7800) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_5__0_
        (T0 57920) (T1 9456) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_5__1_
        (T0 55056) (T1 12320) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_0_6_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_6_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_6_n100
        (T0 58940) (T1 8436) (TX 0)
        (TC 630) (IG 0)
      )
      (npu_inst_pe_1_0_6_n101
        (T0 57996) (T1 9380) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_0_6_n102
        (T0 59744) (T1 7632) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_n103
        (T0 65936) (T1 1440) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_n104
        (T0 67160) (T1 216) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_0_6_n105
        (T0 60128) (T1 7248) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_6_n106
        (T0 59576) (T1 7800) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_0_6_n107
        (T0 55056) (T1 12320) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_n108
        (T0 59360) (T1 8016) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_6_n109
        (T0 64056) (T1 3320) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_6_n110
        (T0 64880) (T1 2496) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_6_n111
        (T0 58088) (T1 9288) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_0_6_n112
        (T0 61712) (T1 5664) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_6_n113
        (T0 57920) (T1 9456) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_6_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_6_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_6_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_6_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_6_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_6_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_0_6_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_6_n13
        (T0 2040) (T1 65336) (TX 0)
        (TC 678) (IG 0)
      )
      (npu_inst_pe_1_0_6_n14
        (T0 1236) (T1 66140) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_0_6_n15
        (T0 63296) (T1 4080) (TX 0)
        (TC 1640) (IG 0)
      )
      (npu_inst_pe_1_0_6_n16
        (T0 65396) (T1 1980) (TX 0)
        (TC 806) (IG 0)
      )
      (npu_inst_pe_1_0_6_n17
        (T0 63092) (T1 4284) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_0_6_n18
        (T0 63172) (T1 4204) (TX 0)
        (TC 876) (IG 0)
      )
      (npu_inst_pe_1_0_6_n19
        (T0 61100) (T1 6276) (TX 0)
        (TC 1128) (IG 0)
      )
      (npu_inst_pe_1_0_6_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_6_n20
        (T0 64832) (T1 2544) (TX 0)
        (TC 1236) (IG 0)
      )
      (npu_inst_pe_1_0_6_n21
        (T0 64580) (T1 2796) (TX 0)
        (TC 934) (IG 0)
      )
      (npu_inst_pe_1_0_6_n22
        (T0 64664) (T1 2712) (TX 0)
        (TC 936) (IG 0)
      )
      (npu_inst_pe_1_0_6_n23
        (T0 57320) (T1 10056) (TX 0)
        (TC 1158) (IG 0)
      )
      (npu_inst_pe_1_0_6_n24
        (T0 63884) (T1 3492) (TX 0)
        (TC 1676) (IG 0)
      )
      (npu_inst_pe_1_0_6_n25
        (T0 62780) (T1 4596) (TX 0)
        (TC 1784) (IG 0)
      )
      (npu_inst_pe_1_0_6_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_0_6_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_0_6_n28
        (T0 63108) (T1 4268) (TX 0)
        (TC 1524) (IG 0)
      )
      (npu_inst_pe_1_0_6_n29
        (T0 60056) (T1 7320) (TX 0)
        (TC 2420) (IG 0)
      )
      (npu_inst_pe_1_0_6_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_0_6_n30
        (T0 61724) (T1 5652) (TX 0)
        (TC 1694) (IG 0)
      )
      (npu_inst_pe_1_0_6_n31
        (T0 60620) (T1 6756) (TX 0)
        (TC 850) (IG 0)
      )
      (npu_inst_pe_1_0_6_n32
        (T0 60220) (T1 7156) (TX 0)
        (TC 1294) (IG 0)
      )
      (npu_inst_pe_1_0_6_n33
        (T0 59848) (T1 7528) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_0_6_n34
        (T0 59848) (T1 7528) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_0_6_n35
        (T0 59848) (T1 7528) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_0_6_n36
        (T0 59608) (T1 7768) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_0_6_n37
        (T0 9456) (T1 57920) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_6_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_6_n39
        (T0 12320) (T1 55056) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_0_6_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_6_n41
        (T0 5664) (T1 61712) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_6_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_6_n43
        (T0 7800) (T1 59576) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_0_6_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_6_n45
        (T0 9288) (T1 58088) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_0_6_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_6_n47
        (T0 7248) (T1 60128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_6_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_6_n49
        (T0 2496) (T1 64880) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_6_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_0_6_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_6_n51
        (T0 216) (T1 67160) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_0_6_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_6_n53
        (T0 3320) (T1 64056) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_6_n55
        (T0 1440) (T1 65936) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_6_n57
        (T0 8016) (T1 59360) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_6_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_0_6_n59
        (T0 7632) (T1 59744) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_6_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_6_n61
        (T0 4824) (T1 62552) (TX 0)
        (TC 1332) (IG 0)
      )
      (npu_inst_pe_1_0_6_n62
        (T0 4500) (T1 62876) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_0_6_n63
        (T0 3880) (T1 63496) (TX 0)
        (TC 1180) (IG 0)
      )
      (npu_inst_pe_1_0_6_n64
        (T0 6460) (T1 60916) (TX 0)
        (TC 646) (IG 0)
      )
      (npu_inst_pe_1_0_6_n65
        (T0 2780) (T1 64596) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_0_6_n66
        (T0 4000) (T1 63376) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_0_6_n67
        (T0 2180) (T1 65196) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_6_n68
        (T0 2480) (T1 64896) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_0_6_n69
        (T0 1120) (T1 66256) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_0_6_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_6_n70
        (T0 1760) (T1 65616) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_0_6_n71
        (T0 1180) (T1 66196) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_0_6_n72
        (T0 1360) (T1 66016) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_0_6_n73
        (T0 2520) (T1 64856) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_0_6_n74
        (T0 3300) (T1 64076) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_0_6_n75
        (T0 7528) (T1 59848) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_0_6_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_0_6_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_0_6_n78
        (T0 7528) (T1 59848) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_0_6_n79
        (T0 7528) (T1 59848) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_0_6_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_6_n80
        (T0 7768) (T1 59608) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_0_6_n81
        (T0 7852) (T1 59524) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_0_6_n82
        (T0 8536) (T1 58840) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_0_6_n83
        (T0 8436) (T1 58940) (TX 0)
        (TC 630) (IG 0)
      )
      (npu_inst_pe_1_0_6_n84
        (T0 9380) (T1 57996) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_0_6_n85
        (T0 56206) (T1 11170) (TX 0)
        (TC 3185) (IG 0)
      )
      (npu_inst_pe_1_0_6_n86
        (T0 62072) (T1 5304) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_0_6_n87
        (T0 59624) (T1 7752) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_0_6_n88
        (T0 64040) (T1 3336) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_6_n89
        (T0 62576) (T1 4800) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_0_6_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_6_n90
        (T0 64760) (T1 2616) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_6_n91
        (T0 64400) (T1 2976) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_0_6_n92
        (T0 66032) (T1 1344) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_0_6_n93
        (T0 65264) (T1 2112) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_0_6_n94
        (T0 65960) (T1 1416) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_0_6_n95
        (T0 65744) (T1 1632) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_0_6_n96
        (T0 62288) (T1 5088) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_0_6_n97
        (T0 63408) (T1 3968) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_6_n98
        (T0 59524) (T1 7852) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_0_6_n99
        (T0 58840) (T1 8536) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_0_6_net4424
        (T0 60432) (T1 6944) (TX 0)
        (TC 6944) (IG 0)
      )
      (npu_inst_pe_1_0_6_net4430
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_0_6_o_data_v_0_
        (T0 65604) (T1 1772) (TX 0)
        (TC 588) (IG 0)
      )
      (npu_inst_pe_1_0_6_o_data_v_1_
        (T0 65928) (T1 1448) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_67_carry_1_
        (T0 1232) (T1 66144) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_67_carry_2_
        (T0 1464) (T1 65912) (TX 0)
        (TC 586) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_67_carry_3_
        (T0 1064) (T1 66312) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_67_carry_4_
        (T0 924) (T1 66452) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_67_carry_5_
        (T0 896) (T1 66480) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_67_carry_6_
        (T0 896) (T1 66480) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_67_carry_7_
        (T0 896) (T1 66480) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_0_7_N65
        (T0 58976) (T1 8400) (TX 0)
        (TC 652) (IG 0)
      )
      (npu_inst_pe_1_0_7_N66
        (T0 58756) (T1 8620) (TX 0)
        (TC 778) (IG 0)
      )
      (npu_inst_pe_1_0_7_N67
        (T0 58828) (T1 8548) (TX 0)
        (TC 658) (IG 0)
      )
      (npu_inst_pe_1_0_7_N68
        (T0 59352) (T1 8024) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_0_7_N69
        (T0 58760) (T1 8616) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_0_7_N70
        (T0 59220) (T1 8156) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_0_7_N71
        (T0 59220) (T1 8156) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_0_7_N72
        (T0 59220) (T1 8156) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_0_7_N73
        (T0 58976) (T1 8400) (TX 0)
        (TC 652) (IG 0)
      )
      (npu_inst_pe_1_0_7_N74
        (T0 58976) (T1 8400) (TX 0)
        (TC 724) (IG 0)
      )
      (npu_inst_pe_1_0_7_N75
        (T0 59484) (T1 7892) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_0_7_N76
        (T0 60420) (T1 6956) (TX 0)
        (TC 316) (IG 0)
      )
      (npu_inst_pe_1_0_7_N77
        (T0 59928) (T1 7448) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_0_7_N78
        (T0 60444) (T1 6932) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_0_7_N79
        (T0 60444) (T1 6932) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_0_7_N80
        (T0 60444) (T1 6932) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_0_7_N84
        (T0 53486) (T1 13890) (TX 0)
        (TC 3339) (IG 0)
      )
      (npu_inst_pe_1_0_7_N93
        (T0 61964) (T1 5412) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_0_7_N94
        (T0 60812) (T1 6564) (TX 0)
        (TC 1498) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_69_carry_1_
        (T0 66640) (T1 736) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_69_carry_2_
        (T0 66528) (T1 848) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_69_carry_3_
        (T0 66988) (T1 388) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_69_carry_4_
        (T0 67100) (T1 276) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_69_carry_5_
        (T0 67124) (T1 252) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_69_carry_6_
        (T0 67124) (T1 252) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_69_carry_7_
        (T0 67124) (T1 252) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_data_0_
        (T0 65508) (T1 1868) (TX 0)
        (TC 602) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_data_1_
        (T0 66092) (T1 1284) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_acc_0_
        (T0 59372) (T1 8004) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_acc_1_
        (T0 59300) (T1 8076) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_acc_2_
        (T0 59556) (T1 7820) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_acc_3_
        (T0 60256) (T1 7120) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_acc_4_
        (T0 59700) (T1 7676) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_acc_5_
        (T0 60192) (T1 7184) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_acc_6_
        (T0 60192) (T1 7184) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_acc_7_
        (T0 60192) (T1 7184) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_0__0_
        (T0 63440) (T1 3936) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_0__1_
        (T0 64032) (T1 3344) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_1__0_
        (T0 65976) (T1 1400) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_1__1_
        (T0 66416) (T1 960) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_2__0_
        (T0 65312) (T1 2064) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_2__1_
        (T0 64008) (T1 3368) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_3__0_
        (T0 65888) (T1 1488) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_3__1_
        (T0 64304) (T1 3072) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_4__0_
        (T0 65120) (T1 2256) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_4__1_
        (T0 62456) (T1 4920) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_5__0_
        (T0 62024) (T1 5352) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_5__1_
        (T0 59144) (T1 8232) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_0__0_
        (T0 60368) (T1 7008) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_0__1_
        (T0 60176) (T1 7200) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_1__0_
        (T0 66008) (T1 1368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_1__1_
        (T0 66360) (T1 1016) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_2__0_
        (T0 64064) (T1 3312) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_2__1_
        (T0 66672) (T1 704) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_3__0_
        (T0 64928) (T1 2448) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_3__1_
        (T0 59912) (T1 7464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_4__0_
        (T0 62264) (T1 5112) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_4__1_
        (T0 57896) (T1 9480) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_5__0_
        (T0 64232) (T1 3144) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_5__1_
        (T0 52272) (T1 15104) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_0_7_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_7_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_7_n100
        (T0 58916) (T1 8460) (TX 0)
        (TC 658) (IG 0)
      )
      (npu_inst_pe_1_0_7_n101
        (T0 59084) (T1 8292) (TX 0)
        (TC 652) (IG 0)
      )
      (npu_inst_pe_1_0_7_n102
        (T0 60176) (T1 7200) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_n103
        (T0 66360) (T1 1016) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_7_n104
        (T0 66672) (T1 704) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_7_n105
        (T0 59912) (T1 7464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_7_n106
        (T0 57896) (T1 9480) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_0_7_n107
        (T0 52272) (T1 15104) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_n108
        (T0 60368) (T1 7008) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_0_7_n109
        (T0 66008) (T1 1368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_7_n110
        (T0 64064) (T1 3312) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_0_7_n111
        (T0 64928) (T1 2448) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n112
        (T0 62264) (T1 5112) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_0_7_n113
        (T0 64232) (T1 3144) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_7_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_7_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_7_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_7_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_7_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_7_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_0_7_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_7_n13
        (T0 1868) (T1 65508) (TX 0)
        (TC 602) (IG 0)
      )
      (npu_inst_pe_1_0_7_n14
        (T0 1284) (T1 66092) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_0_7_n15
        (T0 63872) (T1 3504) (TX 0)
        (TC 1542) (IG 0)
      )
      (npu_inst_pe_1_0_7_n16
        (T0 65600) (T1 1776) (TX 0)
        (TC 876) (IG 0)
      )
      (npu_inst_pe_1_0_7_n17
        (T0 63692) (T1 3684) (TX 0)
        (TC 862) (IG 0)
      )
      (npu_inst_pe_1_0_7_n18
        (T0 63648) (T1 3728) (TX 0)
        (TC 884) (IG 0)
      )
      (npu_inst_pe_1_0_7_n19
        (T0 60800) (T1 6576) (TX 0)
        (TC 1368) (IG 0)
      )
      (npu_inst_pe_1_0_7_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_7_n20
        (T0 64332) (T1 3044) (TX 0)
        (TC 1424) (IG 0)
      )
      (npu_inst_pe_1_0_7_n21
        (T0 65220) (T1 2156) (TX 0)
        (TC 728) (IG 0)
      )
      (npu_inst_pe_1_0_7_n22
        (T0 64964) (T1 2412) (TX 0)
        (TC 884) (IG 0)
      )
      (npu_inst_pe_1_0_7_n23
        (T0 55148) (T1 12228) (TX 0)
        (TC 1404) (IG 0)
      )
      (npu_inst_pe_1_0_7_n24
        (T0 63528) (T1 3848) (TX 0)
        (TC 1850) (IG 0)
      )
      (npu_inst_pe_1_0_7_n25
        (T0 63272) (T1 4104) (TX 0)
        (TC 1724) (IG 0)
      )
      (npu_inst_pe_1_0_7_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_0_7_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_0_7_n28
        (T0 63360) (T1 4016) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_0_7_n29
        (T0 63428) (T1 3948) (TX 0)
        (TC 1884) (IG 0)
      )
      (npu_inst_pe_1_0_7_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_0_7_n30
        (T0 64436) (T1 2940) (TX 0)
        (TC 1340) (IG 0)
      )
      (npu_inst_pe_1_0_7_n31
        (T0 62108) (T1 5268) (TX 0)
        (TC 1438) (IG 0)
      )
      (npu_inst_pe_1_0_7_n32
        (T0 62204) (T1 5172) (TX 0)
        (TC 1236) (IG 0)
      )
      (npu_inst_pe_1_0_7_n33
        (T0 60064) (T1 7312) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_0_7_n34
        (T0 60064) (T1 7312) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_0_7_n35
        (T0 60064) (T1 7312) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_0_7_n36
        (T0 59576) (T1 7800) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_0_7_n37
        (T0 3144) (T1 64232) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_7_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_7_n39
        (T0 15104) (T1 52272) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_0_7_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_7_n41
        (T0 5112) (T1 62264) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_0_7_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_7_n43
        (T0 9480) (T1 57896) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_0_7_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_7_n45
        (T0 2448) (T1 64928) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_7_n47
        (T0 7464) (T1 59912) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_0_7_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_7_n49
        (T0 3312) (T1 64064) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_0_7_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_0_7_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_7_n51
        (T0 704) (T1 66672) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_7_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_7_n53
        (T0 1368) (T1 66008) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_7_n55
        (T0 1016) (T1 66360) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_0_7_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_7_n57
        (T0 7008) (T1 60368) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_0_7_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_0_7_n59
        (T0 7200) (T1 60176) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_7_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_7_n61
        (T0 4348) (T1 63028) (TX 0)
        (TC 1254) (IG 0)
      )
      (npu_inst_pe_1_0_7_n62
        (T0 4560) (T1 62816) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_0_7_n63
        (T0 3728) (T1 63648) (TX 0)
        (TC 1214) (IG 0)
      )
      (npu_inst_pe_1_0_7_n64
        (T0 6940) (T1 60436) (TX 0)
        (TC 646) (IG 0)
      )
      (npu_inst_pe_1_0_7_n65
        (T0 1880) (T1 65496) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_7_n66
        (T0 4180) (T1 63196) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_0_7_n67
        (T0 1240) (T1 66136) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_0_7_n68
        (T0 2640) (T1 64736) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_0_7_n69
        (T0 1720) (T1 65656) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_0_7_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_7_n70
        (T0 2828) (T1 64548) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_0_7_n71
        (T0 1168) (T1 66208) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_0_7_n72
        (T0 800) (T1 66576) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_0_7_n73
        (T0 1580) (T1 65796) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_0_7_n74
        (T0 2780) (T1 64596) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_0_7_n75
        (T0 7312) (T1 60064) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_0_7_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_0_7_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_0_7_n78
        (T0 7312) (T1 60064) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_0_7_n79
        (T0 7312) (T1 60064) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_0_7_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_0_7_n80
        (T0 7800) (T1 59576) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_0_7_n81
        (T0 7252) (T1 60124) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_0_7_n82
        (T0 7924) (T1 59452) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_0_7_n83
        (T0 8460) (T1 58916) (TX 0)
        (TC 658) (IG 0)
      )
      (npu_inst_pe_1_0_7_n84
        (T0 8292) (T1 59084) (TX 0)
        (TC 652) (IG 0)
      )
      (npu_inst_pe_1_0_7_n85
        (T0 56206) (T1 11170) (TX 0)
        (TC 3185) (IG 0)
      )
      (npu_inst_pe_1_0_7_n86
        (T0 62024) (T1 5352) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_0_7_n87
        (T0 59144) (T1 8232) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_0_7_n88
        (T0 65120) (T1 2256) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_0_7_n89
        (T0 62456) (T1 4920) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_0_7_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_7_n90
        (T0 65888) (T1 1488) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_0_7_n91
        (T0 64304) (T1 3072) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_0_7_n92
        (T0 65312) (T1 2064) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_0_7_n93
        (T0 64008) (T1 3368) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_0_7_n94
        (T0 65976) (T1 1400) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_0_7_n95
        (T0 66416) (T1 960) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_0_7_n96
        (T0 63440) (T1 3936) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_0_7_n97
        (T0 64032) (T1 3344) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_0_7_n98
        (T0 60124) (T1 7252) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_0_7_n99
        (T0 59452) (T1 7924) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_0_7_net4401
        (T0 60432) (T1 6944) (TX 0)
        (TC 6944) (IG 0)
      )
      (npu_inst_pe_1_0_7_net4407
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_0_7_o_data_v_0_
        (T0 66064) (T1 1312) (TX 0)
        (TC 524) (IG 0)
      )
      (npu_inst_pe_1_0_7_o_data_v_1_
        (T0 65852) (T1 1524) (TX 0)
        (TC 470) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_67_carry_1_
        (T0 1132) (T1 66244) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_67_carry_2_
        (T0 1480) (T1 65896) (TX 0)
        (TC 556) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_67_carry_3_
        (T0 1104) (T1 66272) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_67_carry_4_
        (T0 1004) (T1 66372) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_67_carry_5_
        (T0 972) (T1 66404) (TX 0)
        (TC 338) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_67_carry_6_
        (T0 972) (T1 66404) (TX 0)
        (TC 338) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_67_carry_7_
        (T0 972) (T1 66404) (TX 0)
        (TC 338) (IG 0)
      )
      (npu_inst_pe_1_1_0_N65
        (T0 52548) (T1 14828) (TX 0)
        (TC 836) (IG 0)
      )
      (npu_inst_pe_1_1_0_N66
        (T0 53468) (T1 13908) (TX 0)
        (TC 980) (IG 0)
      )
      (npu_inst_pe_1_1_0_N67
        (T0 50160) (T1 17216) (TX 0)
        (TC 882) (IG 0)
      )
      (npu_inst_pe_1_1_0_N68
        (T0 53928) (T1 13448) (TX 0)
        (TC 678) (IG 0)
      )
      (npu_inst_pe_1_1_0_N69
        (T0 54428) (T1 12948) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_1_0_N70
        (T0 54500) (T1 12876) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_1_0_N71
        (T0 54500) (T1 12876) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_1_0_N72
        (T0 54500) (T1 12876) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_1_0_N73
        (T0 52548) (T1 14828) (TX 0)
        (TC 836) (IG 0)
      )
      (npu_inst_pe_1_1_0_N74
        (T0 53740) (T1 13636) (TX 0)
        (TC 924) (IG 0)
      )
      (npu_inst_pe_1_1_0_N75
        (T0 51264) (T1 16112) (TX 0)
        (TC 612) (IG 0)
      )
      (npu_inst_pe_1_1_0_N76
        (T0 55580) (T1 11796) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_1_0_N77
        (T0 56212) (T1 11164) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_1_0_N78
        (T0 56352) (T1 11024) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_1_0_N79
        (T0 56352) (T1 11024) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_1_0_N80
        (T0 56352) (T1 11024) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_1_0_N84
        (T0 46062) (T1 21314) (TX 0)
        (TC 5719) (IG 0)
      )
      (npu_inst_pe_1_1_0_N93
        (T0 63292) (T1 4084) (TX 0)
        (TC 1154) (IG 0)
      )
      (npu_inst_pe_1_1_0_N94
        (T0 60976) (T1 6400) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_69_carry_1_
        (T0 66496) (T1 880) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_69_carry_2_
        (T0 66216) (T1 1160) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_69_carry_3_
        (T0 66800) (T1 576) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_69_carry_4_
        (T0 66928) (T1 448) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_69_carry_5_
        (T0 66972) (T1 404) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_69_carry_6_
        (T0 66972) (T1 404) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_69_carry_7_
        (T0 66972) (T1 404) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_data_0_
        (T0 65016) (T1 2360) (TX 0)
        (TC 766) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_data_1_
        (T0 65420) (T1 1956) (TX 0)
        (TC 692) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_acc_0_
        (T0 53148) (T1 14228) (TX 0)
        (TC 544) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_acc_1_
        (T0 54256) (T1 13120) (TX 0)
        (TC 614) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_acc_2_
        (T0 51272) (T1 16104) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_acc_3_
        (T0 55260) (T1 12116) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_acc_4_
        (T0 55852) (T1 11524) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_acc_5_
        (T0 55948) (T1 11428) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_acc_6_
        (T0 55948) (T1 11428) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_acc_7_
        (T0 55948) (T1 11428) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_0__0_
        (T0 60776) (T1 6600) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_0__1_
        (T0 61544) (T1 5832) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_1__0_
        (T0 64200) (T1 3176) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_1__1_
        (T0 63152) (T1 4224) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_2__0_
        (T0 65144) (T1 2232) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_2__1_
        (T0 65456) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_3__0_
        (T0 65144) (T1 2232) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_3__1_
        (T0 62240) (T1 5136) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_4__0_
        (T0 63432) (T1 3944) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_4__1_
        (T0 61208) (T1 6168) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_5__0_
        (T0 60440) (T1 6936) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_5__1_
        (T0 58392) (T1 8984) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_0__0_
        (T0 64376) (T1 3000) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_0__1_
        (T0 61488) (T1 5888) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_1__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_1__1_
        (T0 64560) (T1 2816) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_2__0_
        (T0 62650) (T1 4726) (TX 0)
        (TC 63) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_2__1_
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_3__0_
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_3__1_
        (T0 64304) (T1 3072) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_4__0_
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_4__1_
        (T0 59184) (T1 8192) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_5__0_
        (T0 62384) (T1 4992) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_5__1_
        (T0 54576) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_1_0_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_0_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_0_n100
        (T0 53816) (T1 13560) (TX 0)
        (TC 844) (IG 0)
      )
      (npu_inst_pe_1_1_0_n101
        (T0 52748) (T1 14628) (TX 0)
        (TC 836) (IG 0)
      )
      (npu_inst_pe_1_1_0_n102
        (T0 61488) (T1 5888) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_n103
        (T0 64560) (T1 2816) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n104
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n105
        (T0 64304) (T1 3072) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_n106
        (T0 59184) (T1 8192) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_n107
        (T0 54576) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_n108
        (T0 64376) (T1 3000) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_1_0_n109
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_0_n110
        (T0 62646) (T1 4730) (TX 0)
        (TC 63) (IG 0)
      )
      (npu_inst_pe_1_1_0_n111
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n112
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n113
        (T0 62384) (T1 4992) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_0_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_0_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_0_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_0_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_0_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_0_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_0_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_0_n13
        (T0 2360) (T1 65016) (TX 0)
        (TC 766) (IG 0)
      )
      (npu_inst_pe_1_1_0_n14
        (T0 1956) (T1 65420) (TX 0)
        (TC 692) (IG 0)
      )
      (npu_inst_pe_1_1_0_n15
        (T0 61932) (T1 5444) (TX 0)
        (TC 1596) (IG 0)
      )
      (npu_inst_pe_1_1_0_n16
        (T0 65144) (T1 2232) (TX 0)
        (TC 806) (IG 0)
      )
      (npu_inst_pe_1_1_0_n17
        (T0 61556) (T1 5820) (TX 0)
        (TC 1046) (IG 0)
      )
      (npu_inst_pe_1_1_0_n18
        (T0 61928) (T1 5448) (TX 0)
        (TC 1130) (IG 0)
      )
      (npu_inst_pe_1_1_0_n19
        (T0 59504) (T1 7872) (TX 0)
        (TC 1858) (IG 0)
      )
      (npu_inst_pe_1_1_0_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_0_n20
        (T0 63848) (T1 3528) (TX 0)
        (TC 1764) (IG 0)
      )
      (npu_inst_pe_1_1_0_n21
        (T0 62348) (T1 5028) (TX 0)
        (TC 642) (IG 0)
      )
      (npu_inst_pe_1_1_0_n22
        (T0 62648) (T1 4728) (TX 0)
        (TC 1094) (IG 0)
      )
      (npu_inst_pe_1_1_0_n23
        (T0 56880) (T1 10496) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_1_0_n24
        (T0 63536) (T1 3840) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_1_0_n25
        (T0 63024) (T1 4352) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_1_0_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_1_0_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_1_0_n28
        (T0 63024) (T1 4352) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_1_0_n29
        (T0 63728) (T1 3648) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_1_0_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_1_0_n30
        (T0 64758) (T1 2618) (TX 0)
        (TC 1245) (IG 0)
      )
      (npu_inst_pe_1_1_0_n31
        (T0 64952) (T1 2424) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_1_0_n32
        (T0 64316) (T1 3060) (TX 0)
        (TC 642) (IG 0)
      )
      (npu_inst_pe_1_1_0_n33
        (T0 55752) (T1 11624) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_1_0_n34
        (T0 55752) (T1 11624) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_1_0_n35
        (T0 55752) (T1 11624) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_1_0_n36
        (T0 55656) (T1 11720) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_1_0_n37
        (T0 4992) (T1 62384) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_0_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_0_n39
        (T0 12800) (T1 54576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_1_0_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_0_n41
        (T0 2304) (T1 65072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_0_n43
        (T0 8192) (T1 59184) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_0_n45
        (T0 384) (T1 66992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_0_n47
        (T0 3072) (T1 64304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_0_n49
        (T0 4730) (T1 62646) (TX 0)
        (TC 63) (IG 0)
      )
      (npu_inst_pe_1_1_0_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_1_0_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_0_n51
        (T0 4608) (T1 62768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_0_n53
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_0_n55
        (T0 2816) (T1 64560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_0_n57
        (T0 3000) (T1 64376) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_1_0_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_0_n59
        (T0 5888) (T1 61488) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_0_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_0_n61
        (T0 5944) (T1 61432) (TX 0)
        (TC 1468) (IG 0)
      )
      (npu_inst_pe_1_1_0_n62
        (T0 5880) (T1 61496) (TX 0)
        (TC 528) (IG 0)
      )
      (npu_inst_pe_1_1_0_n63
        (T0 5676) (T1 61700) (TX 0)
        (TC 1674) (IG 0)
      )
      (npu_inst_pe_1_1_0_n64
        (T0 7488) (T1 59888) (TX 0)
        (TC 748) (IG 0)
      )
      (npu_inst_pe_1_1_0_n65
        (T0 3388) (T1 63988) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_1_0_n66
        (T0 5240) (T1 62136) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_1_0_n67
        (T0 1860) (T1 65516) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_1_0_n68
        (T0 4280) (T1 63096) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_1_0_n69
        (T0 1860) (T1 65516) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_1_0_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_0_n70
        (T0 1600) (T1 65776) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_0_n71
        (T0 2748) (T1 64628) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_1_0_n72
        (T0 3620) (T1 63756) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_1_0_n73
        (T0 3440) (T1 63936) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_1_0_n74
        (T0 4360) (T1 63016) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_1_0_n75
        (T0 11624) (T1 55752) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_1_0_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_1_0_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_1_0_n78
        (T0 11624) (T1 55752) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_1_0_n79
        (T0 11624) (T1 55752) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_1_0_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_0_n80
        (T0 11720) (T1 55656) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_1_0_n81
        (T0 12288) (T1 55088) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_1_0_n82
        (T0 16340) (T1 51036) (TX 0)
        (TC 528) (IG 0)
      )
      (npu_inst_pe_1_1_0_n83
        (T0 13560) (T1 53816) (TX 0)
        (TC 844) (IG 0)
      )
      (npu_inst_pe_1_1_0_n84
        (T0 14628) (T1 52748) (TX 0)
        (TC 836) (IG 0)
      )
      (npu_inst_pe_1_1_0_n85
        (T0 48206) (T1 19170) (TX 0)
        (TC 5615) (IG 0)
      )
      (npu_inst_pe_1_1_0_n86
        (T0 60440) (T1 6936) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_1_0_n87
        (T0 58392) (T1 8984) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_1_0_n88
        (T0 63432) (T1 3944) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_1_0_n89
        (T0 61208) (T1 6168) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_0_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_0_n90
        (T0 65144) (T1 2232) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_1_0_n91
        (T0 62240) (T1 5136) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_1_0_n92
        (T0 65144) (T1 2232) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_1_0_n93
        (T0 65456) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_0_n94
        (T0 64200) (T1 3176) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_1_0_n95
        (T0 63152) (T1 4224) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_0_n96
        (T0 60776) (T1 6600) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_1_0_n97
        (T0 61544) (T1 5832) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_1_0_n98
        (T0 55088) (T1 12288) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_1_0_n99
        (T0 51036) (T1 16340) (TX 0)
        (TC 528) (IG 0)
      )
      (npu_inst_pe_1_1_0_net4378
        (T0 56720) (T1 10656) (TX 0)
        (TC 10656) (IG 0)
      )
      (npu_inst_pe_1_1_0_net4384
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_1_0_o_data_h_0_
        (T0 61432) (T1 5944) (TX 0)
        (TC 1468) (IG 0)
      )
      (npu_inst_pe_1_1_0_o_data_h_1_
        (T0 61700) (T1 5676) (TX 0)
        (TC 1614) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_67_carry_1_
        (T0 1480) (T1 65896) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_67_carry_2_
        (T0 2112) (T1 65264) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_67_carry_3_
        (T0 1612) (T1 65764) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_67_carry_4_
        (T0 1472) (T1 65904) (TX 0)
        (TC 528) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_67_carry_5_
        (T0 1448) (T1 65928) (TX 0)
        (TC 518) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_67_carry_6_
        (T0 1448) (T1 65928) (TX 0)
        (TC 518) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_67_carry_7_
        (T0 1448) (T1 65928) (TX 0)
        (TC 518) (IG 0)
      )
      (npu_inst_pe_1_1_1_N65
        (T0 54488) (T1 12888) (TX 0)
        (TC 838) (IG 0)
      )
      (npu_inst_pe_1_1_1_N66
        (T0 51336) (T1 16040) (TX 0)
        (TC 994) (IG 0)
      )
      (npu_inst_pe_1_1_1_N67
        (T0 52640) (T1 14736) (TX 0)
        (TC 862) (IG 0)
      )
      (npu_inst_pe_1_1_1_N68
        (T0 54832) (T1 12544) (TX 0)
        (TC 666) (IG 0)
      )
      (npu_inst_pe_1_1_1_N69
        (T0 54932) (T1 12444) (TX 0)
        (TC 560) (IG 0)
      )
      (npu_inst_pe_1_1_1_N70
        (T0 54964) (T1 12412) (TX 0)
        (TC 542) (IG 0)
      )
      (npu_inst_pe_1_1_1_N71
        (T0 54964) (T1 12412) (TX 0)
        (TC 542) (IG 0)
      )
      (npu_inst_pe_1_1_1_N72
        (T0 54964) (T1 12412) (TX 0)
        (TC 542) (IG 0)
      )
      (npu_inst_pe_1_1_1_N73
        (T0 54488) (T1 12888) (TX 0)
        (TC 838) (IG 0)
      )
      (npu_inst_pe_1_1_1_N74
        (T0 51340) (T1 16036) (TX 0)
        (TC 970) (IG 0)
      )
      (npu_inst_pe_1_1_1_N75
        (T0 53476) (T1 13900) (TX 0)
        (TC 662) (IG 0)
      )
      (npu_inst_pe_1_1_1_N76
        (T0 56104) (T1 11272) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_1_1_N77
        (T0 56476) (T1 10900) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_1_1_N78
        (T0 56576) (T1 10800) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_1_1_N79
        (T0 56576) (T1 10800) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_1_1_N80
        (T0 56576) (T1 10800) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_1_1_N84
        (T0 46062) (T1 21314) (TX 0)
        (TC 5719) (IG 0)
      )
      (npu_inst_pe_1_1_1_N93
        (T0 64072) (T1 3304) (TX 0)
        (TC 644) (IG 0)
      )
      (npu_inst_pe_1_1_1_N94
        (T0 63280) (T1 4096) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_69_carry_1_
        (T0 66308) (T1 1068) (TX 0)
        (TC 484) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_69_carry_2_
        (T0 66104) (T1 1272) (TX 0)
        (TC 538) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_69_carry_3_
        (T0 66768) (T1 608) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_69_carry_4_
        (T0 66984) (T1 392) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_69_carry_5_
        (T0 67020) (T1 356) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_69_carry_6_
        (T0 67020) (T1 356) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_69_carry_7_
        (T0 67020) (T1 356) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_data_0_
        (T0 64876) (T1 2500) (TX 0)
        (TC 816) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_data_1_
        (T0 65288) (T1 2088) (TX 0)
        (TC 748) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_acc_0_
        (T0 54852) (T1 12524) (TX 0)
        (TC 620) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_acc_1_
        (T0 51952) (T1 15424) (TX 0)
        (TC 604) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_acc_2_
        (T0 53532) (T1 13844) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_acc_3_
        (T0 55928) (T1 11448) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_acc_4_
        (T0 56156) (T1 11220) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_acc_5_
        (T0 56220) (T1 11156) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_acc_6_
        (T0 56220) (T1 11156) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_acc_7_
        (T0 56220) (T1 11156) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_0__0_
        (T0 60440) (T1 6936) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_0__1_
        (T0 60488) (T1 6888) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_1__0_
        (T0 63104) (T1 4272) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_1__1_
        (T0 62760) (T1 4616) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_2__0_
        (T0 65888) (T1 1488) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_2__1_
        (T0 66192) (T1 1184) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_3__0_
        (T0 64448) (T1 2928) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_3__1_
        (T0 62288) (T1 5088) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_4__0_
        (T0 61976) (T1 5400) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_4__1_
        (T0 60176) (T1 7200) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_5__0_
        (T0 61056) (T1 6320) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_5__1_
        (T0 56760) (T1 10616) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_0__0_
        (T0 65672) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_0__1_
        (T0 63792) (T1 3584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_1__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_1__1_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_2__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_2__1_
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_3__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_3__1_
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_4__0_
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_4__1_
        (T0 63408) (T1 3968) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_5__0_
        (T0 59952) (T1 7424) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_5__1_
        (T0 58800) (T1 8576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_1_1_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_1_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_1_n100
        (T0 51520) (T1 15856) (TX 0)
        (TC 830) (IG 0)
      )
      (npu_inst_pe_1_1_1_n101
        (T0 54704) (T1 12672) (TX 0)
        (TC 838) (IG 0)
      )
      (npu_inst_pe_1_1_1_n102
        (T0 63792) (T1 3584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n103
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n104
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n105
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n106
        (T0 63408) (T1 3968) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n107
        (T0 58800) (T1 8576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n108
        (T0 65672) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_n109
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_1_n110
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n111
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n112
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_1_n113
        (T0 59952) (T1 7424) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_1_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_1_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_1_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_1_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_1_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_1_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_1_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_1_n13
        (T0 2500) (T1 64876) (TX 0)
        (TC 816) (IG 0)
      )
      (npu_inst_pe_1_1_1_n14
        (T0 2088) (T1 65288) (TX 0)
        (TC 748) (IG 0)
      )
      (npu_inst_pe_1_1_1_n15
        (T0 61220) (T1 6156) (TX 0)
        (TC 1738) (IG 0)
      )
      (npu_inst_pe_1_1_1_n16
        (T0 65168) (T1 2208) (TX 0)
        (TC 792) (IG 0)
      )
      (npu_inst_pe_1_1_1_n17
        (T0 60836) (T1 6540) (TX 0)
        (TC 852) (IG 0)
      )
      (npu_inst_pe_1_1_1_n18
        (T0 61456) (T1 5920) (TX 0)
        (TC 1022) (IG 0)
      )
      (npu_inst_pe_1_1_1_n19
        (T0 58472) (T1 8904) (TX 0)
        (TC 1726) (IG 0)
      )
      (npu_inst_pe_1_1_1_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_1_n20
        (T0 64236) (T1 3140) (TX 0)
        (TC 1566) (IG 0)
      )
      (npu_inst_pe_1_1_1_n21
        (T0 61628) (T1 5748) (TX 0)
        (TC 824) (IG 0)
      )
      (npu_inst_pe_1_1_1_n22
        (T0 62300) (T1 5076) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_1_1_n23
        (T0 61104) (T1 6272) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_1_1_n24
        (T0 63920) (T1 3456) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_1_1_n25
        (T0 65328) (T1 2048) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_1_1_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_1_1_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_1_1_n28
        (T0 64688) (T1 2688) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_1_1_n29
        (T0 62576) (T1 4800) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_1_1_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_1_1_n30
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n31
        (T0 65672) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_n32
        (T0 65672) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_n33
        (T0 56100) (T1 11276) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_1_1_n34
        (T0 56100) (T1 11276) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_1_1_n35
        (T0 56100) (T1 11276) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_1_1_n36
        (T0 56036) (T1 11340) (TX 0)
        (TC 296) (IG 0)
      )
      (npu_inst_pe_1_1_1_n37
        (T0 7424) (T1 59952) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_1_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_1_n39
        (T0 8576) (T1 58800) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_1_1_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_1_n41
        (T0 2688) (T1 64688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_1_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_1_n43
        (T0 3968) (T1 63408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_1_n45
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_1_n47
        (T0 2304) (T1 65072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_1_n49
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_1_1_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_1_n51
        (T0 4608) (T1 62768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_1_n53
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_1_n55
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_1_n57
        (T0 1704) (T1 65672) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_1_1_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_1_n59
        (T0 3584) (T1 63792) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_1_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_1_n61
        (T0 6488) (T1 60888) (TX 0)
        (TC 1492) (IG 0)
      )
      (npu_inst_pe_1_1_1_n62
        (T0 5268) (T1 62108) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_1_1_n63
        (T0 6016) (T1 61360) (TX 0)
        (TC 1698) (IG 0)
      )
      (npu_inst_pe_1_1_1_n64
        (T0 8948) (T1 58428) (TX 0)
        (TC 834) (IG 0)
      )
      (npu_inst_pe_1_1_1_n65
        (T0 4600) (T1 62776) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_1_1_n66
        (T0 6100) (T1 61276) (TX 0)
        (TC 550) (IG 0)
      )
      (npu_inst_pe_1_1_1_n67
        (T0 2440) (T1 64936) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_1_1_n68
        (T0 4240) (T1 63136) (TX 0)
        (TC 424) (IG 0)
      )
      (npu_inst_pe_1_1_1_n69
        (T0 1240) (T1 66136) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_1_1_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_1_n70
        (T0 988) (T1 66388) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_1_1_n71
        (T0 3660) (T1 63716) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_1_1_n72
        (T0 3948) (T1 63428) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_1_1_n73
        (T0 3720) (T1 63656) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_1_1_n74
        (T0 5240) (T1 62136) (TX 0)
        (TC 524) (IG 0)
      )
      (npu_inst_pe_1_1_1_n75
        (T0 11276) (T1 56100) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_1_1_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_1_1_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_1_1_n78
        (T0 11276) (T1 56100) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_1_1_n79
        (T0 11276) (T1 56100) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_1_1_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_1_n80
        (T0 11340) (T1 56036) (TX 0)
        (TC 296) (IG 0)
      )
      (npu_inst_pe_1_1_1_n81
        (T0 11540) (T1 55836) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_1_1_n82
        (T0 13984) (T1 53392) (TX 0)
        (TC 556) (IG 0)
      )
      (npu_inst_pe_1_1_1_n83
        (T0 15856) (T1 51520) (TX 0)
        (TC 830) (IG 0)
      )
      (npu_inst_pe_1_1_1_n84
        (T0 12672) (T1 54704) (TX 0)
        (TC 838) (IG 0)
      )
      (npu_inst_pe_1_1_1_n85
        (T0 48206) (T1 19170) (TX 0)
        (TC 5615) (IG 0)
      )
      (npu_inst_pe_1_1_1_n86
        (T0 61056) (T1 6320) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_1_1_n87
        (T0 56760) (T1 10616) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_1_1_n88
        (T0 61976) (T1 5400) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_1_1_n89
        (T0 60176) (T1 7200) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_1_1_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_1_n90
        (T0 64448) (T1 2928) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_1_n91
        (T0 62288) (T1 5088) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_1_1_n92
        (T0 65888) (T1 1488) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_1_n93
        (T0 66192) (T1 1184) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_1_1_n94
        (T0 63104) (T1 4272) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_1_1_n95
        (T0 62760) (T1 4616) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_1_n96
        (T0 60368) (T1 7008) (TX 0)
        (TC 440) (IG 0)
      )
      (npu_inst_pe_1_1_1_n97
        (T0 60600) (T1 6776) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_1_1_n98
        (T0 55836) (T1 11540) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_1_1_n99
        (T0 53392) (T1 13984) (TX 0)
        (TC 556) (IG 0)
      )
      (npu_inst_pe_1_1_1_net4355
        (T0 56720) (T1 10656) (TX 0)
        (TC 10656) (IG 0)
      )
      (npu_inst_pe_1_1_1_net4361
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_67_carry_1_
        (T0 1432) (T1 65944) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_67_carry_2_
        (T0 2068) (T1 65308) (TX 0)
        (TC 786) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_67_carry_3_
        (T0 1480) (T1 65896) (TX 0)
        (TC 566) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_67_carry_4_
        (T0 1288) (T1 66088) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_67_carry_5_
        (T0 1256) (T1 66120) (TX 0)
        (TC 484) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_67_carry_6_
        (T0 1256) (T1 66120) (TX 0)
        (TC 484) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_67_carry_7_
        (T0 1256) (T1 66120) (TX 0)
        (TC 484) (IG 0)
      )
      (npu_inst_pe_1_1_2_N65
        (T0 57092) (T1 10284) (TX 0)
        (TC 862) (IG 0)
      )
      (npu_inst_pe_1_1_2_N66
        (T0 56852) (T1 10524) (TX 0)
        (TC 1066) (IG 0)
      )
      (npu_inst_pe_1_1_2_N67
        (T0 57464) (T1 9912) (TX 0)
        (TC 908) (IG 0)
      )
      (npu_inst_pe_1_1_2_N68
        (T0 58256) (T1 9120) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_1_2_N69
        (T0 58136) (T1 9240) (TX 0)
        (TC 602) (IG 0)
      )
      (npu_inst_pe_1_1_2_N70
        (T0 58536) (T1 8840) (TX 0)
        (TC 568) (IG 0)
      )
      (npu_inst_pe_1_1_2_N71
        (T0 58536) (T1 8840) (TX 0)
        (TC 568) (IG 0)
      )
      (npu_inst_pe_1_1_2_N72
        (T0 58536) (T1 8840) (TX 0)
        (TC 568) (IG 0)
      )
      (npu_inst_pe_1_1_2_N73
        (T0 57092) (T1 10284) (TX 0)
        (TC 862) (IG 0)
      )
      (npu_inst_pe_1_1_2_N74
        (T0 56988) (T1 10388) (TX 0)
        (TC 970) (IG 0)
      )
      (npu_inst_pe_1_1_2_N75
        (T0 58348) (T1 9028) (TX 0)
        (TC 670) (IG 0)
      )
      (npu_inst_pe_1_1_2_N76
        (T0 59516) (T1 7860) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_1_2_N77
        (T0 59688) (T1 7688) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_1_2_N78
        (T0 60196) (T1 7180) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_1_2_N79
        (T0 60196) (T1 7180) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_1_2_N80
        (T0 60196) (T1 7180) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_1_2_N84
        (T0 52238) (T1 15138) (TX 0)
        (TC 3659) (IG 0)
      )
      (npu_inst_pe_1_1_2_N93
        (T0 61172) (T1 6204) (TX 0)
        (TC 1232) (IG 0)
      )
      (npu_inst_pe_1_1_2_N94
        (T0 63604) (T1 3772) (TX 0)
        (TC 1240) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_69_carry_1_
        (T0 66252) (T1 1124) (TX 0)
        (TC 518) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_69_carry_2_
        (T0 65908) (T1 1468) (TX 0)
        (TC 606) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_69_carry_3_
        (T0 66684) (T1 692) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_69_carry_4_
        (T0 66948) (T1 428) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_69_carry_5_
        (T0 67008) (T1 368) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_69_carry_6_
        (T0 67008) (T1 368) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_69_carry_7_
        (T0 67008) (T1 368) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_data_0_
        (T0 64616) (T1 2760) (TX 0)
        (TC 950) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_data_1_
        (T0 65156) (T1 2220) (TX 0)
        (TC 810) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_acc_0_
        (T0 57604) (T1 9772) (TX 0)
        (TC 614) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_acc_1_
        (T0 57396) (T1 9980) (TX 0)
        (TC 566) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_acc_2_
        (T0 58432) (T1 8944) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_acc_3_
        (T0 59352) (T1 8024) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_acc_4_
        (T0 59380) (T1 7996) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_acc_5_
        (T0 59828) (T1 7548) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_acc_6_
        (T0 59828) (T1 7548) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_acc_7_
        (T0 59828) (T1 7548) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_0__0_
        (T0 59192) (T1 8184) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_0__1_
        (T0 60264) (T1 7112) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_1__0_
        (T0 62336) (T1 5040) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_1__1_
        (T0 62400) (T1 4976) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_2__0_
        (T0 65448) (T1 1928) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_2__1_
        (T0 65640) (T1 1736) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_3__0_
        (T0 64424) (T1 2952) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_3__1_
        (T0 61904) (T1 5472) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_4__0_
        (T0 61712) (T1 5664) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_4__1_
        (T0 59648) (T1 7728) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_5__0_
        (T0 61424) (T1 5952) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_5__1_
        (T0 55688) (T1 11688) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_0__0_
        (T0 60024) (T1 7352) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_0__1_
        (T0 64736) (T1 2640) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_1__0_
        (T0 67352) (T1 24) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_1__1_
        (T0 62552) (T1 4824) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_2__0_
        (T0 65192) (T1 2184) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_2__1_
        (T0 66584) (T1 792) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_3__0_
        (T0 62912) (T1 4464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_3__1_
        (T0 65168) (T1 2208) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_4__0_
        (T0 62552) (T1 4824) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_4__1_
        (T0 64176) (T1 3200) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_5__0_
        (T0 59688) (T1 7688) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_5__1_
        (T0 59304) (T1 8072) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_1_2_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_2_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_2_n100
        (T0 57024) (T1 10352) (TX 0)
        (TC 846) (IG 0)
      )
      (npu_inst_pe_1_1_2_n101
        (T0 57260) (T1 10116) (TX 0)
        (TC 862) (IG 0)
      )
      (npu_inst_pe_1_1_2_n102
        (T0 64736) (T1 2640) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_2_n103
        (T0 62552) (T1 4824) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n104
        (T0 66584) (T1 792) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_2_n105
        (T0 65168) (T1 2208) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n106
        (T0 64176) (T1 3200) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n107
        (T0 59304) (T1 8072) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_2_n108
        (T0 60024) (T1 7352) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_2_n109
        (T0 67352) (T1 24) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_1_2_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_2_n110
        (T0 65192) (T1 2184) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n111
        (T0 62912) (T1 4464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_2_n112
        (T0 62552) (T1 4824) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n113
        (T0 59688) (T1 7688) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_2_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_2_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_2_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_2_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_2_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_2_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_2_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_2_n13
        (T0 2760) (T1 64616) (TX 0)
        (TC 950) (IG 0)
      )
      (npu_inst_pe_1_1_2_n14
        (T0 2220) (T1 65156) (TX 0)
        (TC 810) (IG 0)
      )
      (npu_inst_pe_1_1_2_n15
        (T0 61328) (T1 6048) (TX 0)
        (TC 1834) (IG 0)
      )
      (npu_inst_pe_1_1_2_n16
        (T0 64932) (T1 2444) (TX 0)
        (TC 906) (IG 0)
      )
      (npu_inst_pe_1_1_2_n17
        (T0 59780) (T1 7596) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_1_2_n18
        (T0 60644) (T1 6732) (TX 0)
        (TC 1266) (IG 0)
      )
      (npu_inst_pe_1_1_2_n19
        (T0 57728) (T1 9648) (TX 0)
        (TC 1834) (IG 0)
      )
      (npu_inst_pe_1_1_2_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_2_n20
        (T0 63708) (T1 3668) (TX 0)
        (TC 1758) (IG 0)
      )
      (npu_inst_pe_1_1_2_n21
        (T0 61332) (T1 6044) (TX 0)
        (TC 824) (IG 0)
      )
      (npu_inst_pe_1_1_2_n22
        (T0 62004) (T1 5372) (TX 0)
        (TC 1154) (IG 0)
      )
      (npu_inst_pe_1_1_2_n23
        (T0 61740) (T1 5636) (TX 0)
        (TC 1218) (IG 0)
      )
      (npu_inst_pe_1_1_2_n24
        (T0 65876) (T1 1500) (TX 0)
        (TC 738) (IG 0)
      )
      (npu_inst_pe_1_1_2_n25
        (T0 63644) (T1 3732) (TX 0)
        (TC 546) (IG 0)
      )
      (npu_inst_pe_1_1_2_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_1_2_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_1_2_n28
        (T0 64228) (T1 3148) (TX 0)
        (TC 762) (IG 0)
      )
      (npu_inst_pe_1_1_2_n29
        (T0 61136) (T1 6240) (TX 0)
        (TC 1790) (IG 0)
      )
      (npu_inst_pe_1_1_2_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_1_2_n30
        (T0 64052) (T1 3324) (TX 0)
        (TC 612) (IG 0)
      )
      (npu_inst_pe_1_1_2_n31
        (T0 62520) (T1 4856) (TX 0)
        (TC 1284) (IG 0)
      )
      (npu_inst_pe_1_1_2_n32
        (T0 62252) (T1 5124) (TX 0)
        (TC 1182) (IG 0)
      )
      (npu_inst_pe_1_1_2_n33
        (T0 59624) (T1 7752) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_1_2_n34
        (T0 59624) (T1 7752) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_1_2_n35
        (T0 59624) (T1 7752) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_1_2_n36
        (T0 59164) (T1 8212) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_1_2_n37
        (T0 7688) (T1 59688) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_2_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_2_n39
        (T0 8072) (T1 59304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_2_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_1_2_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_2_n41
        (T0 4824) (T1 62552) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_2_n43
        (T0 3200) (T1 64176) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_2_n45
        (T0 4464) (T1 62912) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_2_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_2_n47
        (T0 2208) (T1 65168) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_2_n49
        (T0 2184) (T1 65192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_1_2_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_2_n51
        (T0 792) (T1 66584) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_2_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_2_n53
        (T0 24) (T1 67352) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_1_2_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_2_n55
        (T0 4824) (T1 62552) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_2_n57
        (T0 7352) (T1 60024) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_2_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_2_n59
        (T0 2640) (T1 64736) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_2_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_2_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_2_n61
        (T0 6240) (T1 61136) (TX 0)
        (TC 1690) (IG 0)
      )
      (npu_inst_pe_1_1_2_n62
        (T0 4960) (T1 62416) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_1_2_n63
        (T0 6576) (T1 60800) (TX 0)
        (TC 1706) (IG 0)
      )
      (npu_inst_pe_1_1_2_n64
        (T0 9840) (T1 57536) (TX 0)
        (TC 924) (IG 0)
      )
      (npu_inst_pe_1_1_2_n65
        (T0 4800) (T1 62576) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_1_2_n66
        (T0 6520) (T1 60856) (TX 0)
        (TC 604) (IG 0)
      )
      (npu_inst_pe_1_1_2_n67
        (T0 2460) (T1 64916) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_1_2_n68
        (T0 4560) (T1 62816) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_1_2_n69
        (T0 1608) (T1 65768) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_2_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_2_n70
        (T0 1468) (T1 65908) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_1_2_n71
        (T0 4300) (T1 63076) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_1_2_n72
        (T0 4228) (T1 63148) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_1_2_n73
        (T0 4680) (T1 62696) (TX 0)
        (TC 468) (IG 0)
      )
      (npu_inst_pe_1_1_2_n74
        (T0 5520) (T1 61856) (TX 0)
        (TC 552) (IG 0)
      )
      (npu_inst_pe_1_1_2_n75
        (T0 7752) (T1 59624) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_1_2_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_1_2_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_1_2_n78
        (T0 7752) (T1 59624) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_1_2_n79
        (T0 7752) (T1 59624) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_1_2_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_2_n80
        (T0 8212) (T1 59164) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_1_2_n81
        (T0 8176) (T1 59200) (TX 0)
        (TC 362) (IG 0)
      )
      (npu_inst_pe_1_1_2_n82
        (T0 9200) (T1 58176) (TX 0)
        (TC 558) (IG 0)
      )
      (npu_inst_pe_1_1_2_n83
        (T0 10352) (T1 57024) (TX 0)
        (TC 846) (IG 0)
      )
      (npu_inst_pe_1_1_2_n84
        (T0 10116) (T1 57260) (TX 0)
        (TC 862) (IG 0)
      )
      (npu_inst_pe_1_1_2_n85
        (T0 54622) (T1 12754) (TX 0)
        (TC 3539) (IG 0)
      )
      (npu_inst_pe_1_1_2_n86
        (T0 61424) (T1 5952) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_1_2_n87
        (T0 55688) (T1 11688) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_1_2_n88
        (T0 61712) (T1 5664) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_n89
        (T0 59648) (T1 7728) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_1_2_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_2_n90
        (T0 64424) (T1 2952) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_1_2_n91
        (T0 61904) (T1 5472) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_2_n92
        (T0 65448) (T1 1928) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_1_2_n93
        (T0 65640) (T1 1736) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_2_n94
        (T0 62336) (T1 5040) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_1_2_n95
        (T0 62400) (T1 4976) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_2_n96
        (T0 59864) (T1 7512) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_1_2_n97
        (T0 60264) (T1 7112) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_1_2_n98
        (T0 59200) (T1 8176) (TX 0)
        (TC 362) (IG 0)
      )
      (npu_inst_pe_1_1_2_n99
        (T0 58176) (T1 9200) (TX 0)
        (TC 558) (IG 0)
      )
      (npu_inst_pe_1_1_2_net4332
        (T0 59808) (T1 7568) (TX 0)
        (TC 7568) (IG 0)
      )
      (npu_inst_pe_1_1_2_net4338
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_67_carry_1_
        (T0 1636) (T1 65740) (TX 0)
        (TC 722) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_67_carry_2_
        (T0 2200) (T1 65176) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_67_carry_3_
        (T0 1584) (T1 65792) (TX 0)
        (TC 664) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_67_carry_4_
        (T0 1340) (T1 66036) (TX 0)
        (TC 552) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_67_carry_5_
        (T0 1292) (T1 66084) (TX 0)
        (TC 532) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_67_carry_6_
        (T0 1292) (T1 66084) (TX 0)
        (TC 532) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_67_carry_7_
        (T0 1292) (T1 66084) (TX 0)
        (TC 532) (IG 0)
      )
      (npu_inst_pe_1_1_3_N65
        (T0 58376) (T1 9000) (TX 0)
        (TC 766) (IG 0)
      )
      (npu_inst_pe_1_1_3_N66
        (T0 57280) (T1 10096) (TX 0)
        (TC 1038) (IG 0)
      )
      (npu_inst_pe_1_1_3_N67
        (T0 57848) (T1 9528) (TX 0)
        (TC 840) (IG 0)
      )
      (npu_inst_pe_1_1_3_N68
        (T0 57612) (T1 9764) (TX 0)
        (TC 630) (IG 0)
      )
      (npu_inst_pe_1_1_3_N69
        (T0 58396) (T1 8980) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_1_3_N70
        (T0 58000) (T1 9376) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_1_3_N71
        (T0 58000) (T1 9376) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_1_3_N72
        (T0 58000) (T1 9376) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_1_3_N73
        (T0 58376) (T1 9000) (TX 0)
        (TC 766) (IG 0)
      )
      (npu_inst_pe_1_1_3_N74
        (T0 57432) (T1 9944) (TX 0)
        (TC 916) (IG 0)
      )
      (npu_inst_pe_1_1_3_N75
        (T0 58548) (T1 8828) (TX 0)
        (TC 678) (IG 0)
      )
      (npu_inst_pe_1_1_3_N76
        (T0 58544) (T1 8832) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_1_3_N77
        (T0 59672) (T1 7704) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_1_3_N78
        (T0 59376) (T1 8000) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_1_3_N79
        (T0 59384) (T1 7992) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_1_3_N80
        (T0 59384) (T1 7992) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_1_3_N84
        (T0 52238) (T1 15138) (TX 0)
        (TC 3659) (IG 0)
      )
      (npu_inst_pe_1_1_3_N93
        (T0 63780) (T1 3596) (TX 0)
        (TC 656) (IG 0)
      )
      (npu_inst_pe_1_1_3_N94
        (T0 62404) (T1 4972) (TX 0)
        (TC 1304) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_69_carry_1_
        (T0 66400) (T1 976) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_69_carry_2_
        (T0 65956) (T1 1420) (TX 0)
        (TC 646) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_69_carry_3_
        (T0 66672) (T1 704) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_69_carry_4_
        (T0 66944) (T1 432) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_69_carry_5_
        (T0 67000) (T1 376) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_69_carry_6_
        (T0 67004) (T1 372) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_69_carry_7_
        (T0 67004) (T1 372) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_data_0_
        (T0 65072) (T1 2304) (TX 0)
        (TC 866) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_data_1_
        (T0 65136) (T1 2240) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_acc_0_
        (T0 58728) (T1 8648) (TX 0)
        (TC 622) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_acc_1_
        (T0 57808) (T1 9568) (TX 0)
        (TC 602) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_acc_2_
        (T0 58560) (T1 8816) (TX 0)
        (TC 468) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_acc_3_
        (T0 58384) (T1 8992) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_acc_4_
        (T0 59352) (T1 8024) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_acc_5_
        (T0 59008) (T1 8368) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_acc_6_
        (T0 59012) (T1 8364) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_acc_7_
        (T0 59012) (T1 8364) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_0__0_
        (T0 60992) (T1 6384) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_0__1_
        (T0 59784) (T1 7592) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_1__0_
        (T0 62936) (T1 4440) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_1__1_
        (T0 62640) (T1 4736) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_2__0_
        (T0 64520) (T1 2856) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_2__1_
        (T0 65336) (T1 2040) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_3__0_
        (T0 65144) (T1 2232) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_3__1_
        (T0 61904) (T1 5472) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_4__0_
        (T0 62544) (T1 4832) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_4__1_
        (T0 59336) (T1 8040) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_5__0_
        (T0 61832) (T1 5544) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_5__1_
        (T0 55832) (T1 11544) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_0__0_
        (T0 63200) (T1 4176) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_0__1_
        (T0 62408) (T1 4968) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_1__0_
        (T0 64736) (T1 2640) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_1__1_
        (T0 62528) (T1 4848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_2__0_
        (T0 66968) (T1 408) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_2__1_
        (T0 64128) (T1 3248) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_3__0_
        (T0 67352) (T1 24) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_3__1_
        (T0 63008) (T1 4368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_4__0_
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_4__1_
        (T0 62576) (T1 4800) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_5__0_
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_5__1_
        (T0 60192) (T1 7184) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_1_3_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_3_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_3_n100
        (T0 57480) (T1 9896) (TX 0)
        (TC 802) (IG 0)
      )
      (npu_inst_pe_1_1_3_n101
        (T0 58508) (T1 8868) (TX 0)
        (TC 766) (IG 0)
      )
      (npu_inst_pe_1_1_3_n102
        (T0 62408) (T1 4968) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n103
        (T0 62528) (T1 4848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n104
        (T0 64128) (T1 3248) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_3_n105
        (T0 63008) (T1 4368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n106
        (T0 62576) (T1 4800) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_3_n107
        (T0 60192) (T1 7184) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_3_n108
        (T0 63200) (T1 4176) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_1_3_n109
        (T0 64736) (T1 2640) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_3_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_3_n110
        (T0 66968) (T1 408) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_3_n111
        (T0 67352) (T1 24) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_1_3_n112
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_3_n113
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_3_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_3_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_3_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_3_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_3_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_3_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_3_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_3_n13
        (T0 2304) (T1 65072) (TX 0)
        (TC 866) (IG 0)
      )
      (npu_inst_pe_1_1_3_n14
        (T0 2240) (T1 65136) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_1_3_n15
        (T0 62184) (T1 5192) (TX 0)
        (TC 1862) (IG 0)
      )
      (npu_inst_pe_1_1_3_n16
        (T0 64772) (T1 2604) (TX 0)
        (TC 1068) (IG 0)
      )
      (npu_inst_pe_1_1_3_n17
        (T0 61004) (T1 6372) (TX 0)
        (TC 924) (IG 0)
      )
      (npu_inst_pe_1_1_3_n18
        (T0 61660) (T1 5716) (TX 0)
        (TC 1164) (IG 0)
      )
      (npu_inst_pe_1_1_3_n19
        (T0 57584) (T1 9792) (TX 0)
        (TC 1656) (IG 0)
      )
      (npu_inst_pe_1_1_3_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_3_n20
        (T0 63620) (T1 3756) (TX 0)
        (TC 1856) (IG 0)
      )
      (npu_inst_pe_1_1_3_n21
        (T0 61212) (T1 6164) (TX 0)
        (TC 862) (IG 0)
      )
      (npu_inst_pe_1_1_3_n22
        (T0 61852) (T1 5524) (TX 0)
        (TC 1192) (IG 0)
      )
      (npu_inst_pe_1_1_3_n23
        (T0 61400) (T1 5976) (TX 0)
        (TC 1638) (IG 0)
      )
      (npu_inst_pe_1_1_3_n24
        (T0 63312) (T1 4064) (TX 0)
        (TC 1754) (IG 0)
      )
      (npu_inst_pe_1_1_3_n25
        (T0 62468) (T1 4908) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_1_3_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_1_3_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_1_3_n28
        (T0 62760) (T1 4616) (TX 0)
        (TC 760) (IG 0)
      )
      (npu_inst_pe_1_1_3_n29
        (T0 64952) (T1 2424) (TX 0)
        (TC 1212) (IG 0)
      )
      (npu_inst_pe_1_1_3_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_1_3_n30
        (T0 67160) (T1 216) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_1_3_n31
        (T0 63212) (T1 4164) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_1_3_n32
        (T0 63864) (T1 3512) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_1_3_n33
        (T0 58852) (T1 8524) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_1_3_n34
        (T0 58852) (T1 8524) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_1_3_n35
        (T0 58848) (T1 8528) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_1_3_n36
        (T0 59192) (T1 8184) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_1_3_n37
        (T0 2688) (T1 64688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_3_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_3_n39
        (T0 7184) (T1 60192) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_3_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_1_3_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n41
        (T0 2160) (T1 65216) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_3_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_3_n43
        (T0 4800) (T1 62576) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_3_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n45
        (T0 24) (T1 67352) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_1_3_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_3_n47
        (T0 4368) (T1 63008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n49
        (T0 408) (T1 66968) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_3_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_1_3_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_3_n51
        (T0 3248) (T1 64128) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_3_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n53
        (T0 2640) (T1 64736) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_3_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_3_n55
        (T0 4848) (T1 62528) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n57
        (T0 4176) (T1 63200) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_1_3_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_3_n59
        (T0 4968) (T1 62408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n61
        (T0 5960) (T1 61416) (TX 0)
        (TC 1618) (IG 0)
      )
      (npu_inst_pe_1_1_3_n62
        (T0 4620) (T1 62756) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_1_3_n63
        (T0 6728) (T1 60648) (TX 0)
        (TC 1644) (IG 0)
      )
      (npu_inst_pe_1_1_3_n64
        (T0 9700) (T1 57676) (TX 0)
        (TC 922) (IG 0)
      )
      (npu_inst_pe_1_1_3_n65
        (T0 4028) (T1 63348) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_1_3_n66
        (T0 6780) (T1 60596) (TX 0)
        (TC 630) (IG 0)
      )
      (npu_inst_pe_1_1_3_n67
        (T0 1860) (T1 65516) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_1_3_n68
        (T0 4560) (T1 62816) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_1_3_n69
        (T0 2400) (T1 64976) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_3_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n70
        (T0 1700) (T1 65676) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_1_3_n71
        (T0 3700) (T1 63676) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_1_3_n72
        (T0 4028) (T1 63348) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_1_3_n73
        (T0 3720) (T1 63656) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_1_3_n74
        (T0 5920) (T1 61456) (TX 0)
        (TC 592) (IG 0)
      )
      (npu_inst_pe_1_1_3_n75
        (T0 8524) (T1 58852) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_1_3_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_1_3_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_1_3_n78
        (T0 8524) (T1 58852) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_1_3_n79
        (T0 8528) (T1 58848) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_1_3_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n80
        (T0 8184) (T1 59192) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_1_3_n81
        (T0 9132) (T1 58244) (TX 0)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_1_3_n82
        (T0 8964) (T1 58412) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_1_3_n83
        (T0 9896) (T1 57480) (TX 0)
        (TC 802) (IG 0)
      )
      (npu_inst_pe_1_1_3_n84
        (T0 8868) (T1 58508) (TX 0)
        (TC 766) (IG 0)
      )
      (npu_inst_pe_1_1_3_n85
        (T0 54622) (T1 12754) (TX 0)
        (TC 3539) (IG 0)
      )
      (npu_inst_pe_1_1_3_n86
        (T0 61832) (T1 5544) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_1_3_n87
        (T0 55832) (T1 11544) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_1_3_n88
        (T0 62544) (T1 4832) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_1_3_n89
        (T0 59336) (T1 8040) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_1_3_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_3_n90
        (T0 65144) (T1 2232) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_1_3_n91
        (T0 61904) (T1 5472) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_3_n92
        (T0 64520) (T1 2856) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n93
        (T0 65336) (T1 2040) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_1_3_n94
        (T0 62936) (T1 4440) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_1_3_n95
        (T0 62640) (T1 4736) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_1_3_n96
        (T0 60992) (T1 6384) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_1_3_n97
        (T0 59792) (T1 7584) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_3_n98
        (T0 58244) (T1 9132) (TX 0)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_1_3_n99
        (T0 58412) (T1 8964) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_1_3_net4309
        (T0 59808) (T1 7568) (TX 0)
        (TC 7568) (IG 0)
      )
      (npu_inst_pe_1_1_3_net4315
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_1_3_sub_67_carry_1_
        (T0 1328) (T1 66048) (TX 0)
        (TC 612) (IG 0)
      )
      (npu_inst_pe_1_1_3_sub_67_carry_2_
        (T0 2048) (T1 65328) (TX 0)
        (TC 856) (IG 0)
      )
      (npu_inst_pe_1_1_3_sub_67_carry_3_
        (T0 1380) (T1 65996) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_1_3_sub_67_carry_4_
        (T0 1076) (T1 66300) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_1_3_sub_67_carry_5_
        (T0 1016) (T1 66360) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_1_3_sub_67_carry_6_
        (T0 1012) (T1 66364) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_1_3_sub_67_carry_7_
        (T0 1012) (T1 66364) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_1_4_N65
        (T0 57308) (T1 10068) (TX 0)
        (TC 700) (IG 0)
      )
      (npu_inst_pe_1_1_4_N66
        (T0 56452) (T1 10924) (TX 0)
        (TC 958) (IG 0)
      )
      (npu_inst_pe_1_1_4_N67
        (T0 57164) (T1 10212) (TX 0)
        (TC 812) (IG 0)
      )
      (npu_inst_pe_1_1_4_N68
        (T0 57976) (T1 9400) (TX 0)
        (TC 534) (IG 0)
      )
      (npu_inst_pe_1_1_4_N69
        (T0 57700) (T1 9676) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_1_4_N70
        (T0 57832) (T1 9544) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_1_4_N71
        (T0 57832) (T1 9544) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_1_4_N72
        (T0 57832) (T1 9544) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_1_4_N73
        (T0 57308) (T1 10068) (TX 0)
        (TC 700) (IG 0)
      )
      (npu_inst_pe_1_1_4_N74
        (T0 56680) (T1 10696) (TX 0)
        (TC 904) (IG 0)
      )
      (npu_inst_pe_1_1_4_N75
        (T0 57600) (T1 9776) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_1_4_N76
        (T0 58836) (T1 8540) (TX 0)
        (TC 446) (IG 0)
      )
      (npu_inst_pe_1_1_4_N77
        (T0 58808) (T1 8568) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_1_4_N78
        (T0 59068) (T1 8308) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_1_4_N79
        (T0 59068) (T1 8308) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_1_4_N80
        (T0 59068) (T1 8308) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_1_4_N84
        (T0 53486) (T1 13890) (TX 0)
        (TC 3339) (IG 0)
      )
      (npu_inst_pe_1_1_4_N93
        (T0 62476) (T1 4900) (TX 0)
        (TC 1126) (IG 0)
      )
      (npu_inst_pe_1_1_4_N94
        (T0 61672) (T1 5704) (TX 0)
        (TC 1400) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_69_carry_1_
        (T0 66416) (T1 960) (TX 0)
        (TC 446) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_69_carry_2_
        (T0 65916) (T1 1460) (TX 0)
        (TC 662) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_69_carry_3_
        (T0 66640) (T1 736) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_69_carry_4_
        (T0 66916) (T1 460) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_69_carry_5_
        (T0 66964) (T1 412) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_69_carry_6_
        (T0 66964) (T1 412) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_69_carry_7_
        (T0 66964) (T1 412) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_data_0_
        (T0 65260) (T1 2116) (TX 0)
        (TC 796) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_data_1_
        (T0 65248) (T1 2128) (TX 0)
        (TC 806) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_acc_0_
        (T0 57504) (T1 9872) (TX 0)
        (TC 600) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_acc_1_
        (T0 56848) (T1 10528) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_acc_2_
        (T0 57588) (T1 9788) (TX 0)
        (TC 484) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_acc_3_
        (T0 58652) (T1 8724) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_acc_4_
        (T0 58444) (T1 8932) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_acc_5_
        (T0 58656) (T1 8720) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_acc_6_
        (T0 58656) (T1 8720) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_acc_7_
        (T0 58656) (T1 8720) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_0__0_
        (T0 61328) (T1 6048) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_0__1_
        (T0 60080) (T1 7296) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_1__0_
        (T0 63224) (T1 4152) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_1__1_
        (T0 63720) (T1 3656) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_2__0_
        (T0 65048) (T1 2328) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_2__1_
        (T0 65336) (T1 2040) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_3__0_
        (T0 65120) (T1 2256) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_3__1_
        (T0 62264) (T1 5112) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_4__0_
        (T0 62528) (T1 4848) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_4__1_
        (T0 59640) (T1 7736) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_5__0_
        (T0 61016) (T1 6360) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_5__1_
        (T0 55832) (T1 11544) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_0__0_
        (T0 65360) (T1 2016) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_0__1_
        (T0 60128) (T1 7248) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_1__0_
        (T0 62528) (T1 4848) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_1__1_
        (T0 60248) (T1 7128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_2__0_
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_2__1_
        (T0 67328) (T1 48) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_3__0_
        (T0 65168) (T1 2208) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_3__1_
        (T0 60848) (T1 6528) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_4__0_
        (T0 62912) (T1 4464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_4__1_
        (T0 62576) (T1 4800) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_5__0_
        (T0 63032) (T1 4344) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_5__1_
        (T0 60824) (T1 6552) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_1_4_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_4_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_4_n100
        (T0 56668) (T1 10708) (TX 0)
        (TC 774) (IG 0)
      )
      (npu_inst_pe_1_1_4_n101
        (T0 57416) (T1 9960) (TX 0)
        (TC 700) (IG 0)
      )
      (npu_inst_pe_1_1_4_n102
        (T0 60128) (T1 7248) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_4_n103
        (T0 60248) (T1 7128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_4_n104
        (T0 67328) (T1 48) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_1_4_n105
        (T0 60848) (T1 6528) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_4_n106
        (T0 62576) (T1 4800) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_4_n107
        (T0 60824) (T1 6552) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_4_n108
        (T0 65360) (T1 2016) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_1_4_n109
        (T0 62528) (T1 4848) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_4_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_4_n110
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_4_n111
        (T0 65168) (T1 2208) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_4_n112
        (T0 62912) (T1 4464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_4_n113
        (T0 63032) (T1 4344) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_4_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_4_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_4_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_4_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_4_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_4_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_4_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_4_n13
        (T0 2116) (T1 65260) (TX 0)
        (TC 796) (IG 0)
      )
      (npu_inst_pe_1_1_4_n14
        (T0 2128) (T1 65248) (TX 0)
        (TC 806) (IG 0)
      )
      (npu_inst_pe_1_1_4_n15
        (T0 62012) (T1 5364) (TX 0)
        (TC 1762) (IG 0)
      )
      (npu_inst_pe_1_1_4_n16
        (T0 65084) (T1 2292) (TX 0)
        (TC 982) (IG 0)
      )
      (npu_inst_pe_1_1_4_n17
        (T0 61316) (T1 6060) (TX 0)
        (TC 908) (IG 0)
      )
      (npu_inst_pe_1_1_4_n18
        (T0 61932) (T1 5444) (TX 0)
        (TC 1114) (IG 0)
      )
      (npu_inst_pe_1_1_4_n19
        (T0 57732) (T1 9644) (TX 0)
        (TC 1578) (IG 0)
      )
      (npu_inst_pe_1_1_4_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_4_n20
        (T0 63800) (T1 3576) (TX 0)
        (TC 1766) (IG 0)
      )
      (npu_inst_pe_1_1_4_n21
        (T0 61664) (T1 5712) (TX 0)
        (TC 924) (IG 0)
      )
      (npu_inst_pe_1_1_4_n22
        (T0 62216) (T1 5160) (TX 0)
        (TC 1196) (IG 0)
      )
      (npu_inst_pe_1_1_4_n23
        (T0 61460) (T1 5916) (TX 0)
        (TC 1608) (IG 0)
      )
      (npu_inst_pe_1_1_4_n24
        (T0 64088) (T1 3288) (TX 0)
        (TC 1622) (IG 0)
      )
      (npu_inst_pe_1_1_4_n25
        (T0 60188) (T1 7188) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_4_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_1_4_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_1_4_n28
        (T0 61288) (T1 6088) (TX 0)
        (TC 866) (IG 0)
      )
      (npu_inst_pe_1_1_4_n29
        (T0 62912) (T1 4464) (TX 0)
        (TC 1112) (IG 0)
      )
      (npu_inst_pe_1_1_4_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_1_4_n30
        (T0 65192) (T1 2184) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_1_4_n31
        (T0 63188) (T1 4188) (TX 0)
        (TC 1124) (IG 0)
      )
      (npu_inst_pe_1_1_4_n32
        (T0 63192) (T1 4184) (TX 0)
        (TC 946) (IG 0)
      )
      (npu_inst_pe_1_1_4_n33
        (T0 58520) (T1 8856) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_1_4_n34
        (T0 58520) (T1 8856) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_1_4_n35
        (T0 58520) (T1 8856) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_1_4_n36
        (T0 58300) (T1 9076) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_1_4_n37
        (T0 4344) (T1 63032) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_4_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_4_n39
        (T0 6552) (T1 60824) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_4_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_1_4_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_4_n41
        (T0 4464) (T1 62912) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_4_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_4_n43
        (T0 4800) (T1 62576) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_4_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_4_n45
        (T0 2208) (T1 65168) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_4_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_4_n47
        (T0 6528) (T1 60848) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_4_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_4_n49
        (T0 2160) (T1 65216) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_1_4_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_1_4_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_4_n51
        (T0 48) (T1 67328) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_1_4_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_4_n53
        (T0 4848) (T1 62528) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_4_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_4_n55
        (T0 7128) (T1 60248) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_4_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_4_n57
        (T0 2016) (T1 65360) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_1_4_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_4_n59
        (T0 7248) (T1 60128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_4_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_4_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_4_n61
        (T0 6332) (T1 61044) (TX 0)
        (TC 1590) (IG 0)
      )
      (npu_inst_pe_1_1_4_n62
        (T0 5380) (T1 61996) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_1_4_n63
        (T0 5988) (T1 61388) (TX 0)
        (TC 1588) (IG 0)
      )
      (npu_inst_pe_1_1_4_n64
        (T0 9700) (T1 57676) (TX 0)
        (TC 922) (IG 0)
      )
      (npu_inst_pe_1_1_4_n65
        (T0 4040) (T1 63336) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_1_4_n66
        (T0 6528) (T1 60848) (TX 0)
        (TC 604) (IG 0)
      )
      (npu_inst_pe_1_1_4_n67
        (T0 1880) (T1 65496) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_1_4_n68
        (T0 4260) (T1 63116) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_1_4_n69
        (T0 1940) (T1 65436) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_1_4_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_4_n70
        (T0 1700) (T1 65676) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_1_4_n71
        (T0 3460) (T1 63916) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_1_4_n72
        (T0 3048) (T1 64328) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_1_4_n73
        (T0 3440) (T1 63936) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_1_4_n74
        (T0 5680) (T1 61696) (TX 0)
        (TC 568) (IG 0)
      )
      (npu_inst_pe_1_1_4_n75
        (T0 8856) (T1 58520) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_1_4_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_1_4_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_1_4_n78
        (T0 8856) (T1 58520) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_1_4_n79
        (T0 8856) (T1 58520) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_1_4_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_4_n80
        (T0 9076) (T1 58300) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_1_4_n81
        (T0 8848) (T1 58528) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_1_4_n82
        (T0 9916) (T1 57460) (TX 0)
        (TC 560) (IG 0)
      )
      (npu_inst_pe_1_1_4_n83
        (T0 10708) (T1 56668) (TX 0)
        (TC 774) (IG 0)
      )
      (npu_inst_pe_1_1_4_n84
        (T0 9960) (T1 57416) (TX 0)
        (TC 700) (IG 0)
      )
      (npu_inst_pe_1_1_4_n85
        (T0 56206) (T1 11170) (TX 0)
        (TC 3185) (IG 0)
      )
      (npu_inst_pe_1_1_4_n86
        (T0 61016) (T1 6360) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_1_4_n87
        (T0 55832) (T1 11544) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_1_4_n88
        (T0 62528) (T1 4848) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_1_4_n89
        (T0 59640) (T1 7736) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_1_4_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_4_n90
        (T0 65120) (T1 2256) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_4_n91
        (T0 62264) (T1 5112) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_4_n92
        (T0 65048) (T1 2328) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_4_n93
        (T0 65336) (T1 2040) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_1_4_n94
        (T0 63224) (T1 4152) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_1_4_n95
        (T0 63720) (T1 3656) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_1_4_n96
        (T0 60848) (T1 6528) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_1_4_n97
        (T0 60560) (T1 6816) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_1_4_n98
        (T0 58528) (T1 8848) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_1_4_n99
        (T0 57460) (T1 9916) (TX 0)
        (TC 560) (IG 0)
      )
      (npu_inst_pe_1_1_4_net4286
        (T0 60432) (T1 6944) (TX 0)
        (TC 6944) (IG 0)
      )
      (npu_inst_pe_1_1_4_net4292
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_67_carry_1_
        (T0 1156) (T1 66220) (TX 0)
        (TC 530) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_67_carry_2_
        (T0 1840) (T1 65536) (TX 0)
        (TC 784) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_67_carry_3_
        (T0 1132) (T1 66244) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_67_carry_4_
        (T0 904) (T1 66472) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_67_carry_5_
        (T0 824) (T1 66552) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_67_carry_6_
        (T0 824) (T1 66552) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_67_carry_7_
        (T0 824) (T1 66552) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_1_5_N65
        (T0 56456) (T1 10920) (TX 0)
        (TC 698) (IG 0)
      )
      (npu_inst_pe_1_1_5_N66
        (T0 56224) (T1 11152) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_1_5_N67
        (T0 57728) (T1 9648) (TX 0)
        (TC 748) (IG 0)
      )
      (npu_inst_pe_1_1_5_N68
        (T0 57356) (T1 10020) (TX 0)
        (TC 546) (IG 0)
      )
      (npu_inst_pe_1_1_5_N69
        (T0 57328) (T1 10048) (TX 0)
        (TC 424) (IG 0)
      )
      (npu_inst_pe_1_1_5_N70
        (T0 57548) (T1 9828) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_1_5_N71
        (T0 57548) (T1 9828) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_1_5_N72
        (T0 57548) (T1 9828) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_1_5_N73
        (T0 56456) (T1 10920) (TX 0)
        (TC 698) (IG 0)
      )
      (npu_inst_pe_1_1_5_N74
        (T0 56528) (T1 10848) (TX 0)
        (TC 860) (IG 0)
      )
      (npu_inst_pe_1_1_5_N75
        (T0 58392) (T1 8984) (TX 0)
        (TC 658) (IG 0)
      )
      (npu_inst_pe_1_1_5_N76
        (T0 58164) (T1 9212) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_1_5_N77
        (T0 58484) (T1 8892) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_1_5_N78
        (T0 58792) (T1 8584) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_1_5_N79
        (T0 58792) (T1 8584) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_1_5_N80
        (T0 58792) (T1 8584) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_1_5_N84
        (T0 53486) (T1 13890) (TX 0)
        (TC 3339) (IG 0)
      )
      (npu_inst_pe_1_1_5_N93
        (T0 57004) (T1 10372) (TX 0)
        (TC 1998) (IG 0)
      )
      (npu_inst_pe_1_1_5_N94
        (T0 60204) (T1 7172) (TX 0)
        (TC 1956) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_69_carry_1_
        (T0 66436) (T1 940) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_69_carry_2_
        (T0 66112) (T1 1264) (TX 0)
        (TC 598) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_69_carry_3_
        (T0 66704) (T1 672) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_69_carry_4_
        (T0 66992) (T1 384) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_69_carry_5_
        (T0 67032) (T1 344) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_69_carry_6_
        (T0 67032) (T1 344) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_69_carry_7_
        (T0 67032) (T1 344) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_data_0_
        (T0 65056) (T1 2320) (TX 0)
        (TC 784) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_data_1_
        (T0 65640) (T1 1736) (TX 0)
        (TC 710) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_acc_0_
        (T0 56896) (T1 10480) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_acc_1_
        (T0 56676) (T1 10700) (TX 0)
        (TC 660) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_acc_2_
        (T0 58312) (T1 9064) (TX 0)
        (TC 452) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_acc_3_
        (T0 58068) (T1 9308) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_acc_4_
        (T0 58180) (T1 9196) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_acc_5_
        (T0 58448) (T1 8928) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_acc_6_
        (T0 58448) (T1 8928) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_acc_7_
        (T0 58448) (T1 8928) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_0__0_
        (T0 60152) (T1 7224) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_0__1_
        (T0 61616) (T1 5760) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_1__0_
        (T0 63560) (T1 3816) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_1__1_
        (T0 64688) (T1 2688) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_2__0_
        (T0 65288) (T1 2088) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_2__1_
        (T0 65336) (T1 2040) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_3__0_
        (T0 65096) (T1 2280) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_3__1_
        (T0 63368) (T1 4008) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_4__0_
        (T0 62912) (T1 4464) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_4__1_
        (T0 59960) (T1 7416) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_5__0_
        (T0 60992) (T1 6384) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_5__1_
        (T0 56192) (T1 11184) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_0__0_
        (T0 53168) (T1 14208) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_0__1_
        (T0 60128) (T1 7248) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_1__0_
        (T0 57456) (T1 9920) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_1__1_
        (T0 62360) (T1 5016) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_2__0_
        (T0 62816) (T1 4560) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_2__1_
        (T0 67328) (T1 48) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_3__0_
        (T0 62840) (T1 4536) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_3__1_
        (T0 58712) (T1 8664) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_4__0_
        (T0 61800) (T1 5576) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_4__1_
        (T0 58136) (T1 9240) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_5__0_
        (T0 55928) (T1 11448) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_5__1_
        (T0 56352) (T1 11024) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_1_5_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_5_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_5_n100
        (T0 56504) (T1 10872) (TX 0)
        (TC 722) (IG 0)
      )
      (npu_inst_pe_1_1_5_n101
        (T0 56612) (T1 10764) (TX 0)
        (TC 698) (IG 0)
      )
      (npu_inst_pe_1_1_5_n102
        (T0 60128) (T1 7248) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_5_n103
        (T0 62360) (T1 5016) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_n104
        (T0 67328) (T1 48) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_1_5_n105
        (T0 58712) (T1 8664) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_5_n106
        (T0 58136) (T1 9240) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_1_5_n107
        (T0 56352) (T1 11024) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_n108
        (T0 53168) (T1 14208) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_1_5_n109
        (T0 57456) (T1 9920) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_5_n110
        (T0 62816) (T1 4560) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_5_n111
        (T0 62840) (T1 4536) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_5_n112
        (T0 61800) (T1 5576) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_5_n113
        (T0 55928) (T1 11448) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_1_5_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_5_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_5_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_5_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_5_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_5_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_5_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_5_n13
        (T0 2320) (T1 65056) (TX 0)
        (TC 784) (IG 0)
      )
      (npu_inst_pe_1_1_5_n14
        (T0 1736) (T1 65640) (TX 0)
        (TC 710) (IG 0)
      )
      (npu_inst_pe_1_1_5_n15
        (T0 62192) (T1 5184) (TX 0)
        (TC 1772) (IG 0)
      )
      (npu_inst_pe_1_1_5_n16
        (T0 65192) (T1 2184) (TX 0)
        (TC 1044) (IG 0)
      )
      (npu_inst_pe_1_1_5_n17
        (T0 60656) (T1 6720) (TX 0)
        (TC 902) (IG 0)
      )
      (npu_inst_pe_1_1_5_n18
        (T0 61368) (T1 6008) (TX 0)
        (TC 1078) (IG 0)
      )
      (npu_inst_pe_1_1_5_n19
        (T0 58076) (T1 9300) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_1_5_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_5_n20
        (T0 64352) (T1 3024) (TX 0)
        (TC 1502) (IG 0)
      )
      (npu_inst_pe_1_1_5_n21
        (T0 63152) (T1 4224) (TX 0)
        (TC 906) (IG 0)
      )
      (npu_inst_pe_1_1_5_n22
        (T0 63552) (T1 3824) (TX 0)
        (TC 1090) (IG 0)
      )
      (npu_inst_pe_1_1_5_n23
        (T0 56948) (T1 10428) (TX 0)
        (TC 2694) (IG 0)
      )
      (npu_inst_pe_1_1_5_n24
        (T0 63020) (T1 4356) (TX 0)
        (TC 2168) (IG 0)
      )
      (npu_inst_pe_1_1_5_n25
        (T0 61244) (T1 6132) (TX 0)
        (TC 652) (IG 0)
      )
      (npu_inst_pe_1_1_5_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_1_5_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_1_5_n28
        (T0 61636) (T1 5740) (TX 0)
        (TC 1236) (IG 0)
      )
      (npu_inst_pe_1_1_5_n29
        (T0 58860) (T1 8516) (TX 0)
        (TC 1764) (IG 0)
      )
      (npu_inst_pe_1_1_5_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_1_5_n30
        (T0 62828) (T1 4548) (TX 0)
        (TC 2170) (IG 0)
      )
      (npu_inst_pe_1_1_5_n31
        (T0 54236) (T1 13140) (TX 0)
        (TC 712) (IG 0)
      )
      (npu_inst_pe_1_1_5_n32
        (T0 56180) (T1 11196) (TX 0)
        (TC 1562) (IG 0)
      )
      (npu_inst_pe_1_1_5_n33
        (T0 58292) (T1 9084) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_1_5_n34
        (T0 58292) (T1 9084) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_1_5_n35
        (T0 58292) (T1 9084) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_1_5_n36
        (T0 58024) (T1 9352) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_1_5_n37
        (T0 11448) (T1 55928) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_1_5_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_5_n39
        (T0 11024) (T1 56352) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_1_5_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_5_n41
        (T0 5576) (T1 61800) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_5_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_5_n43
        (T0 9240) (T1 58136) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_1_5_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_5_n45
        (T0 4536) (T1 62840) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_5_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_5_n47
        (T0 8664) (T1 58712) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_5_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_5_n49
        (T0 4560) (T1 62816) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_5_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_1_5_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_5_n51
        (T0 48) (T1 67328) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_1_5_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_5_n53
        (T0 9920) (T1 57456) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_5_n55
        (T0 5016) (T1 62360) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_5_n57
        (T0 14208) (T1 53168) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_1_5_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_5_n59
        (T0 7248) (T1 60128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_5_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_5_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_5_n61
        (T0 5624) (T1 61752) (TX 0)
        (TC 1584) (IG 0)
      )
      (npu_inst_pe_1_1_5_n62
        (T0 5400) (T1 61976) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_1_5_n63
        (T0 5356) (T1 62020) (TX 0)
        (TC 1420) (IG 0)
      )
      (npu_inst_pe_1_1_5_n64
        (T0 9400) (T1 57976) (TX 0)
        (TC 892) (IG 0)
      )
      (npu_inst_pe_1_1_5_n65
        (T0 3720) (T1 63656) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_1_5_n66
        (T0 6260) (T1 61116) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_1_5_n67
        (T0 1900) (T1 65476) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_5_n68
        (T0 3340) (T1 64036) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_1_5_n69
        (T0 1740) (T1 65636) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_1_5_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_5_n70
        (T0 1700) (T1 65676) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_1_5_n71
        (T0 3180) (T1 64196) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_1_5_n72
        (T0 2240) (T1 65136) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_5_n73
        (T0 4020) (T1 63356) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_1_5_n74
        (T0 4800) (T1 62576) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_1_5_n75
        (T0 9084) (T1 58292) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_1_5_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_1_5_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_1_5_n78
        (T0 9084) (T1 58292) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_1_5_n79
        (T0 9084) (T1 58292) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_1_5_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_5_n80
        (T0 9352) (T1 58024) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_1_5_n81
        (T0 9460) (T1 57916) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_1_5_n82
        (T0 9216) (T1 58160) (TX 0)
        (TC 500) (IG 0)
      )
      (npu_inst_pe_1_1_5_n83
        (T0 10872) (T1 56504) (TX 0)
        (TC 722) (IG 0)
      )
      (npu_inst_pe_1_1_5_n84
        (T0 10764) (T1 56612) (TX 0)
        (TC 698) (IG 0)
      )
      (npu_inst_pe_1_1_5_n85
        (T0 56206) (T1 11170) (TX 0)
        (TC 3185) (IG 0)
      )
      (npu_inst_pe_1_1_5_n86
        (T0 60992) (T1 6384) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_1_5_n87
        (T0 56192) (T1 11184) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_1_5_n88
        (T0 62912) (T1 4464) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_5_n89
        (T0 59960) (T1 7416) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_5_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_5_n90
        (T0 65096) (T1 2280) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_1_5_n91
        (T0 63368) (T1 4008) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_1_5_n92
        (T0 65288) (T1 2088) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_1_5_n93
        (T0 65336) (T1 2040) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_1_5_n94
        (T0 63560) (T1 3816) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_1_5_n95
        (T0 64688) (T1 2688) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_1_5_n96
        (T0 60824) (T1 6552) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_1_5_n97
        (T0 61616) (T1 5760) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_5_n98
        (T0 57916) (T1 9460) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_1_5_n99
        (T0 58160) (T1 9216) (TX 0)
        (TC 500) (IG 0)
      )
      (npu_inst_pe_1_1_5_net4263
        (T0 60432) (T1 6944) (TX 0)
        (TC 6944) (IG 0)
      )
      (npu_inst_pe_1_1_5_net4269
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_67_carry_1_
        (T0 1380) (T1 65996) (TX 0)
        (TC 566) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_67_carry_2_
        (T0 1784) (T1 65592) (TX 0)
        (TC 726) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_67_carry_3_
        (T0 1184) (T1 66192) (TX 0)
        (TC 482) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_67_carry_4_
        (T0 948) (T1 66428) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_67_carry_5_
        (T0 900) (T1 66476) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_67_carry_6_
        (T0 900) (T1 66476) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_67_carry_7_
        (T0 900) (T1 66476) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_1_6_N65
        (T0 57868) (T1 9508) (TX 0)
        (TC 630) (IG 0)
      )
      (npu_inst_pe_1_1_6_N66
        (T0 57328) (T1 10048) (TX 0)
        (TC 810) (IG 0)
      )
      (npu_inst_pe_1_1_6_N67
        (T0 58536) (T1 8840) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_1_6_N68
        (T0 58164) (T1 9212) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_1_6_N69
        (T0 58232) (T1 9144) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_1_6_N70
        (T0 58316) (T1 9060) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_1_6_N71
        (T0 58316) (T1 9060) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_1_6_N72
        (T0 58316) (T1 9060) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_1_6_N73
        (T0 57868) (T1 9508) (TX 0)
        (TC 630) (IG 0)
      )
      (npu_inst_pe_1_1_6_N74
        (T0 57528) (T1 9848) (TX 0)
        (TC 770) (IG 0)
      )
      (npu_inst_pe_1_1_6_N75
        (T0 59136) (T1 8240) (TX 0)
        (TC 550) (IG 0)
      )
      (npu_inst_pe_1_1_6_N76
        (T0 58864) (T1 8512) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_1_6_N77
        (T0 59260) (T1 8116) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_1_6_N78
        (T0 59392) (T1 7984) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_1_6_N79
        (T0 59392) (T1 7984) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_1_6_N80
        (T0 59392) (T1 7984) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_1_6_N84
        (T0 53486) (T1 13890) (TX 0)
        (TC 3339) (IG 0)
      )
      (npu_inst_pe_1_1_6_N93
        (T0 58252) (T1 9124) (TX 0)
        (TC 2190) (IG 0)
      )
      (npu_inst_pe_1_1_6_N94
        (T0 58588) (T1 8788) (TX 0)
        (TC 1716) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_69_carry_1_
        (T0 66680) (T1 696) (TX 0)
        (TC 338) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_69_carry_2_
        (T0 66376) (T1 1000) (TX 0)
        (TC 482) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_69_carry_3_
        (T0 66852) (T1 524) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_69_carry_4_
        (T0 67072) (T1 304) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_69_carry_5_
        (T0 67096) (T1 280) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_69_carry_6_
        (T0 67096) (T1 280) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_69_carry_7_
        (T0 67096) (T1 280) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_data_0_
        (T0 65624) (T1 1752) (TX 0)
        (TC 658) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_data_1_
        (T0 65856) (T1 1520) (TX 0)
        (TC 636) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_acc_0_
        (T0 58228) (T1 9148) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_acc_1_
        (T0 57744) (T1 9632) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_acc_2_
        (T0 59088) (T1 8288) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_acc_3_
        (T0 58780) (T1 8596) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_acc_4_
        (T0 59004) (T1 8372) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_acc_5_
        (T0 59112) (T1 8264) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_acc_6_
        (T0 59112) (T1 8264) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_acc_7_
        (T0 59112) (T1 8264) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_0__0_
        (T0 62696) (T1 4680) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_0__1_
        (T0 62696) (T1 4680) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_1__0_
        (T0 65360) (T1 2016) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_1__1_
        (T0 65048) (T1 2328) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_2__0_
        (T0 65696) (T1 1680) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_2__1_
        (T0 64472) (T1 2904) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_3__0_
        (T0 65504) (T1 1872) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_3__1_
        (T0 64808) (T1 2568) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_4__0_
        (T0 63656) (T1 3720) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_4__1_
        (T0 61856) (T1 5520) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_5__0_
        (T0 62552) (T1 4824) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_5__1_
        (T0 57704) (T1 9672) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_0__0_
        (T0 55568) (T1 11808) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_0__1_
        (T0 55784) (T1 11592) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_1__0_
        (T0 60104) (T1 7272) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_1__1_
        (T0 61728) (T1 5648) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_2__0_
        (T0 66800) (T1 576) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_2__1_
        (T0 67152) (T1 224) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_3__0_
        (T0 60488) (T1 6888) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_3__1_
        (T0 60728) (T1 6648) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_4__0_
        (T0 57632) (T1 9744) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_4__1_
        (T0 55976) (T1 11400) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_5__0_
        (T0 60192) (T1 7184) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_5__1_
        (T0 51336) (T1 16040) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_1_6_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_6_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_6_n100
        (T0 57572) (T1 9804) (TX 0)
        (TC 666) (IG 0)
      )
      (npu_inst_pe_1_1_6_n101
        (T0 58012) (T1 9364) (TX 0)
        (TC 630) (IG 0)
      )
      (npu_inst_pe_1_1_6_n102
        (T0 55784) (T1 11592) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_n103
        (T0 61728) (T1 5648) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_n104
        (T0 67152) (T1 224) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_1_6_n105
        (T0 60728) (T1 6648) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_6_n106
        (T0 55976) (T1 11400) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_1_6_n107
        (T0 51336) (T1 16040) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_n108
        (T0 55568) (T1 11808) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_6_n109
        (T0 60104) (T1 7272) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_6_n110
        (T0 66800) (T1 576) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_6_n111
        (T0 60488) (T1 6888) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_6_n112
        (T0 57632) (T1 9744) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_1_6_n113
        (T0 60192) (T1 7184) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_6_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_6_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_6_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_6_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_6_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_6_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_6_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_6_n13
        (T0 1752) (T1 65624) (TX 0)
        (TC 658) (IG 0)
      )
      (npu_inst_pe_1_1_6_n14
        (T0 1520) (T1 65856) (TX 0)
        (TC 636) (IG 0)
      )
      (npu_inst_pe_1_1_6_n15
        (T0 63104) (T1 4272) (TX 0)
        (TC 1736) (IG 0)
      )
      (npu_inst_pe_1_1_6_n16
        (T0 65600) (T1 1776) (TX 0)
        (TC 714) (IG 0)
      )
      (npu_inst_pe_1_1_6_n17
        (T0 63188) (T1 4188) (TX 0)
        (TC 838) (IG 0)
      )
      (npu_inst_pe_1_1_6_n18
        (T0 63432) (T1 3944) (TX 0)
        (TC 918) (IG 0)
      )
      (npu_inst_pe_1_1_6_n19
        (T0 60020) (T1 7356) (TX 0)
        (TC 1128) (IG 0)
      )
      (npu_inst_pe_1_1_6_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_6_n20
        (T0 64400) (T1 2976) (TX 0)
        (TC 1238) (IG 0)
      )
      (npu_inst_pe_1_1_6_n21
        (T0 63872) (T1 3504) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_1_6_n22
        (T0 64208) (T1 3168) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_6_n23
        (T0 53660) (T1 13716) (TX 0)
        (TC 1188) (IG 0)
      )
      (npu_inst_pe_1_1_6_n24
        (T0 63936) (T1 3440) (TX 0)
        (TC 1706) (IG 0)
      )
      (npu_inst_pe_1_1_6_n25
        (T0 58760) (T1 8616) (TX 0)
        (TC 1814) (IG 0)
      )
      (npu_inst_pe_1_1_6_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_1_6_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_1_6_n28
        (T0 60288) (T1 7088) (TX 0)
        (TC 1844) (IG 0)
      )
      (npu_inst_pe_1_1_6_n29
        (T0 58616) (T1 8760) (TX 0)
        (TC 2900) (IG 0)
      )
      (npu_inst_pe_1_1_6_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_1_6_n30
        (T0 63644) (T1 3732) (TX 0)
        (TC 1694) (IG 0)
      )
      (npu_inst_pe_1_1_6_n31
        (T0 56888) (T1 10488) (TX 0)
        (TC 820) (IG 0)
      )
      (npu_inst_pe_1_1_6_n32
        (T0 58308) (T1 9068) (TX 0)
        (TC 1424) (IG 0)
      )
      (npu_inst_pe_1_1_6_n33
        (T0 58996) (T1 8380) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_1_6_n34
        (T0 58996) (T1 8380) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_1_6_n35
        (T0 58996) (T1 8380) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_1_6_n36
        (T0 58888) (T1 8488) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_1_6_n37
        (T0 7184) (T1 60192) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_6_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_6_n39
        (T0 16040) (T1 51336) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_1_6_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_6_n41
        (T0 9744) (T1 57632) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_1_6_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_6_n43
        (T0 11400) (T1 55976) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_1_6_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_6_n45
        (T0 6888) (T1 60488) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_6_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_6_n47
        (T0 6648) (T1 60728) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_6_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_6_n49
        (T0 576) (T1 66800) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_6_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_1_6_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_6_n51
        (T0 224) (T1 67152) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_1_6_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_6_n53
        (T0 7272) (T1 60104) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_6_n55
        (T0 5648) (T1 61728) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_6_n57
        (T0 11808) (T1 55568) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_6_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_6_n59
        (T0 11592) (T1 55784) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_6_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_6_n61
        (T0 4724) (T1 62652) (TX 0)
        (TC 1328) (IG 0)
      )
      (npu_inst_pe_1_1_6_n62
        (T0 4020) (T1 63356) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_1_6_n63
        (T0 4940) (T1 62436) (TX 0)
        (TC 1266) (IG 0)
      )
      (npu_inst_pe_1_1_6_n64
        (T0 8140) (T1 59236) (TX 0)
        (TC 766) (IG 0)
      )
      (npu_inst_pe_1_1_6_n65
        (T0 3100) (T1 64276) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_1_6_n66
        (T0 4600) (T1 62776) (TX 0)
        (TC 460) (IG 0)
      )
      (npu_inst_pe_1_1_6_n67
        (T0 1560) (T1 65816) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_1_6_n68
        (T0 2140) (T1 65236) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_1_6_n69
        (T0 1400) (T1 65976) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_1_6_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_6_n70
        (T0 2500) (T1 64876) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_1_6_n71
        (T0 1680) (T1 65696) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_1_6_n72
        (T0 1940) (T1 65436) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_1_6_n73
        (T0 2500) (T1 64876) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_1_6_n74
        (T0 3900) (T1 63476) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_1_6_n75
        (T0 8380) (T1 58996) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_1_6_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_1_6_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_1_6_n78
        (T0 8380) (T1 58996) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_1_6_n79
        (T0 8380) (T1 58996) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_1_6_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_6_n80
        (T0 8488) (T1 58888) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_1_6_n81
        (T0 8708) (T1 58668) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_1_6_n82
        (T0 8388) (T1 58988) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_1_6_n83
        (T0 9804) (T1 57572) (TX 0)
        (TC 666) (IG 0)
      )
      (npu_inst_pe_1_1_6_n84
        (T0 9364) (T1 58012) (TX 0)
        (TC 630) (IG 0)
      )
      (npu_inst_pe_1_1_6_n85
        (T0 56206) (T1 11170) (TX 0)
        (TC 3185) (IG 0)
      )
      (npu_inst_pe_1_1_6_n86
        (T0 62552) (T1 4824) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_6_n87
        (T0 57704) (T1 9672) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_1_6_n88
        (T0 63656) (T1 3720) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_1_6_n89
        (T0 61856) (T1 5520) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_1_6_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_6_n90
        (T0 65504) (T1 1872) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_1_6_n91
        (T0 64808) (T1 2568) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_1_6_n92
        (T0 65696) (T1 1680) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_1_6_n93
        (T0 64472) (T1 2904) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_1_6_n94
        (T0 65360) (T1 2016) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_1_6_n95
        (T0 65048) (T1 2328) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_1_6_n96
        (T0 62504) (T1 4872) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_1_6_n97
        (T0 62208) (T1 5168) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_6_n98
        (T0 58668) (T1 8708) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_1_6_n99
        (T0 58988) (T1 8388) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_1_6_net4240
        (T0 60432) (T1 6944) (TX 0)
        (TC 6944) (IG 0)
      )
      (npu_inst_pe_1_1_6_net4246
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_67_carry_1_
        (T0 1056) (T1 66320) (TX 0)
        (TC 468) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_67_carry_2_
        (T0 1496) (T1 65880) (TX 0)
        (TC 644) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_67_carry_3_
        (T0 1024) (T1 66352) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_67_carry_4_
        (T0 820) (T1 66556) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_67_carry_5_
        (T0 796) (T1 66580) (TX 0)
        (TC 316) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_67_carry_6_
        (T0 796) (T1 66580) (TX 0)
        (TC 316) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_67_carry_7_
        (T0 796) (T1 66580) (TX 0)
        (TC 316) (IG 0)
      )
      (npu_inst_pe_1_1_7_N65
        (T0 58276) (T1 9100) (TX 0)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_1_7_N66
        (T0 57112) (T1 10264) (TX 0)
        (TC 796) (IG 0)
      )
      (npu_inst_pe_1_1_7_N67
        (T0 58824) (T1 8552) (TX 0)
        (TC 624) (IG 0)
      )
      (npu_inst_pe_1_1_7_N68
        (T0 57508) (T1 9868) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_1_7_N69
        (T0 58416) (T1 8960) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_1_7_N70
        (T0 58512) (T1 8864) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_1_7_N71
        (T0 58512) (T1 8864) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_1_7_N72
        (T0 58512) (T1 8864) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_1_7_N73
        (T0 58276) (T1 9100) (TX 0)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_1_7_N74
        (T0 57296) (T1 10080) (TX 0)
        (TC 742) (IG 0)
      )
      (npu_inst_pe_1_1_7_N75
        (T0 59408) (T1 7968) (TX 0)
        (TC 484) (IG 0)
      )
      (npu_inst_pe_1_1_7_N76
        (T0 58324) (T1 9052) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_1_7_N77
        (T0 59508) (T1 7868) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_1_7_N78
        (T0 59652) (T1 7724) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_1_7_N79
        (T0 59652) (T1 7724) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_1_7_N80
        (T0 59652) (T1 7724) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_1_7_N84
        (T0 53486) (T1 13890) (TX 0)
        (TC 3339) (IG 0)
      )
      (npu_inst_pe_1_1_7_N93
        (T0 60900) (T1 6476) (TX 0)
        (TC 1686) (IG 0)
      )
      (npu_inst_pe_1_1_7_N94
        (T0 59144) (T1 8232) (TX 0)
        (TC 1648) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_69_carry_1_
        (T0 66684) (T1 692) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_69_carry_2_
        (T0 66380) (T1 996) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_69_carry_3_
        (T0 66904) (T1 472) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_69_carry_4_
        (T0 67080) (T1 296) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_69_carry_5_
        (T0 67116) (T1 260) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_69_carry_6_
        (T0 67116) (T1 260) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_69_carry_7_
        (T0 67116) (T1 260) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_data_0_
        (T0 65688) (T1 1688) (TX 0)
        (TC 568) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_data_1_
        (T0 65776) (T1 1600) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_acc_0_
        (T0 58580) (T1 8796) (TX 0)
        (TC 452) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_acc_1_
        (T0 57596) (T1 9780) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_acc_2_
        (T0 59460) (T1 7916) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_acc_3_
        (T0 58204) (T1 9172) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_acc_4_
        (T0 59284) (T1 8092) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_acc_5_
        (T0 59392) (T1 7984) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_acc_6_
        (T0 59392) (T1 7984) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_acc_7_
        (T0 59392) (T1 7984) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_0__0_
        (T0 64040) (T1 3336) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_0__1_
        (T0 63192) (T1 4184) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_1__0_
        (T0 66104) (T1 1272) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_1__1_
        (T0 65232) (T1 2144) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_2__0_
        (T0 64496) (T1 2880) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_2__1_
        (T0 64208) (T1 3168) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_3__0_
        (T0 66608) (T1 768) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_3__1_
        (T0 64832) (T1 2544) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_4__0_
        (T0 65064) (T1 2312) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_4__1_
        (T0 62096) (T1 5280) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_5__0_
        (T0 62984) (T1 4392) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_5__1_
        (T0 57704) (T1 9672) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_0__0_
        (T0 59864) (T1 7512) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_0__1_
        (T0 57888) (T1 9488) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_1__0_
        (T0 61928) (T1 5448) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_1__1_
        (T0 64080) (T1 3296) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_2__0_
        (T0 64176) (T1 3200) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_2__1_
        (T0 64752) (T1 2624) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_3__0_
        (T0 66848) (T1 528) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_3__1_
        (T0 62312) (T1 5064) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_4__0_
        (T0 60104) (T1 7272) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_4__1_
        (T0 56096) (T1 11280) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_5__0_
        (T0 64712) (T1 2664) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_5__1_
        (T0 50480) (T1 16896) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_1_7_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_7_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_7_n100
        (T0 57352) (T1 10024) (TX 0)
        (TC 644) (IG 0)
      )
      (npu_inst_pe_1_1_7_n101
        (T0 58356) (T1 9020) (TX 0)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_1_7_n102
        (T0 57888) (T1 9488) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_n103
        (T0 64080) (T1 3296) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_7_n104
        (T0 64752) (T1 2624) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_7_n105
        (T0 62312) (T1 5064) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_7_n106
        (T0 56096) (T1 11280) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_1_7_n107
        (T0 50480) (T1 16896) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_n108
        (T0 59864) (T1 7512) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_1_7_n109
        (T0 61928) (T1 5448) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_7_n110
        (T0 64176) (T1 3200) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_1_7_n111
        (T0 66848) (T1 528) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n112
        (T0 60104) (T1 7272) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_7_n113
        (T0 64712) (T1 2664) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_7_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_7_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_7_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_7_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_7_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_7_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_7_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_7_n13
        (T0 1688) (T1 65688) (TX 0)
        (TC 568) (IG 0)
      )
      (npu_inst_pe_1_1_7_n14
        (T0 1600) (T1 65776) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_1_7_n15
        (T0 64020) (T1 3356) (TX 0)
        (TC 1464) (IG 0)
      )
      (npu_inst_pe_1_1_7_n16
        (T0 65492) (T1 1884) (TX 0)
        (TC 870) (IG 0)
      )
      (npu_inst_pe_1_1_7_n17
        (T0 64160) (T1 3216) (TX 0)
        (TC 736) (IG 0)
      )
      (npu_inst_pe_1_1_7_n18
        (T0 64036) (T1 3340) (TX 0)
        (TC 822) (IG 0)
      )
      (npu_inst_pe_1_1_7_n19
        (T0 59900) (T1 7476) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_1_7_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_7_n20
        (T0 64520) (T1 2856) (TX 0)
        (TC 1418) (IG 0)
      )
      (npu_inst_pe_1_1_7_n21
        (T0 64212) (T1 3164) (TX 0)
        (TC 632) (IG 0)
      )
      (npu_inst_pe_1_1_7_n22
        (T0 64152) (T1 3224) (TX 0)
        (TC 882) (IG 0)
      )
      (npu_inst_pe_1_1_7_n23
        (T0 53348) (T1 14028) (TX 0)
        (TC 1404) (IG 0)
      )
      (npu_inst_pe_1_1_7_n24
        (T0 63468) (T1 3908) (TX 0)
        (TC 1880) (IG 0)
      )
      (npu_inst_pe_1_1_7_n25
        (T0 60984) (T1 6392) (TX 0)
        (TC 1724) (IG 0)
      )
      (npu_inst_pe_1_1_7_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_1_7_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_1_7_n28
        (T0 61692) (T1 5684) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_1_7_n29
        (T0 62168) (T1 5208) (TX 0)
        (TC 2334) (IG 0)
      )
      (npu_inst_pe_1_1_7_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_1_7_n30
        (T0 65508) (T1 1868) (TX 0)
        (TC 920) (IG 0)
      )
      (npu_inst_pe_1_1_7_n31
        (T0 59864) (T1 7512) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_1_7_n32
        (T0 60860) (T1 6516) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_1_7_n33
        (T0 59300) (T1 8076) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n34
        (T0 59300) (T1 8076) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n35
        (T0 59300) (T1 8076) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n36
        (T0 59192) (T1 8184) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_1_7_n37
        (T0 2664) (T1 64712) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_7_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_7_n39
        (T0 16896) (T1 50480) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_1_7_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_7_n41
        (T0 7272) (T1 60104) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_1_7_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_7_n43
        (T0 11280) (T1 56096) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_1_7_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_7_n45
        (T0 528) (T1 66848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_7_n47
        (T0 5064) (T1 62312) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_7_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_7_n49
        (T0 3200) (T1 64176) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_1_7_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_1_7_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_7_n51
        (T0 2624) (T1 64752) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_7_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_7_n53
        (T0 5448) (T1 61928) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_1_7_n55
        (T0 3296) (T1 64080) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_1_7_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_7_n57
        (T0 7512) (T1 59864) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_1_7_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_7_n59
        (T0 9488) (T1 57888) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_7_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_7_n61
        (T0 3992) (T1 63384) (TX 0)
        (TC 1116) (IG 0)
      )
      (npu_inst_pe_1_1_7_n62
        (T0 3660) (T1 63716) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_1_7_n63
        (T0 4664) (T1 62712) (TX 0)
        (TC 1182) (IG 0)
      )
      (npu_inst_pe_1_1_7_n64
        (T0 8140) (T1 59236) (TX 0)
        (TC 766) (IG 0)
      )
      (npu_inst_pe_1_1_7_n65
        (T0 1928) (T1 65448) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n66
        (T0 4480) (T1 62896) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_1_7_n67
        (T0 640) (T1 66736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_n68
        (T0 2120) (T1 65256) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_1_7_n69
        (T0 2420) (T1 64956) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_1_7_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_7_n70
        (T0 2640) (T1 64736) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_1_7_n71
        (T0 1060) (T1 66316) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_7_n72
        (T0 1868) (T1 65508) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_1_7_n73
        (T0 1260) (T1 66116) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_1_7_n74
        (T0 3080) (T1 64296) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_1_7_n75
        (T0 8076) (T1 59300) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_1_7_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_1_7_n78
        (T0 8076) (T1 59300) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n79
        (T0 8076) (T1 59300) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_1_7_n80
        (T0 8184) (T1 59192) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_1_7_n81
        (T0 9256) (T1 58120) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_1_7_n82
        (T0 7996) (T1 59380) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_1_7_n83
        (T0 10024) (T1 57352) (TX 0)
        (TC 644) (IG 0)
      )
      (npu_inst_pe_1_1_7_n84
        (T0 9020) (T1 58356) (TX 0)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_1_7_n85
        (T0 56206) (T1 11170) (TX 0)
        (TC 3185) (IG 0)
      )
      (npu_inst_pe_1_1_7_n86
        (T0 62984) (T1 4392) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_7_n87
        (T0 57704) (T1 9672) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_1_7_n88
        (T0 65064) (T1 2312) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_1_7_n89
        (T0 62096) (T1 5280) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_7_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_7_n90
        (T0 66608) (T1 768) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_7_n91
        (T0 64832) (T1 2544) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_1_7_n92
        (T0 64496) (T1 2880) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_7_n93
        (T0 64208) (T1 3168) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_1_7_n94
        (T0 66104) (T1 1272) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_1_7_n95
        (T0 65232) (T1 2144) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_1_7_n96
        (T0 64040) (T1 3336) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_1_7_n97
        (T0 63192) (T1 4184) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_1_7_n98
        (T0 58120) (T1 9256) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_1_7_n99
        (T0 59380) (T1 7996) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_1_7_net4217
        (T0 60432) (T1 6944) (TX 0)
        (TC 6944) (IG 0)
      )
      (npu_inst_pe_1_1_7_net4223
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_1_7_sub_67_carry_1_
        (T0 996) (T1 66380) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_1_7_sub_67_carry_2_
        (T0 1540) (T1 65836) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_1_7_sub_67_carry_3_
        (T0 1088) (T1 66288) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_1_7_sub_67_carry_4_
        (T0 892) (T1 66484) (TX 0)
        (TC 316) (IG 0)
      )
      (npu_inst_pe_1_1_7_sub_67_carry_5_
        (T0 880) (T1 66496) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_1_7_sub_67_carry_6_
        (T0 880) (T1 66496) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_1_7_sub_67_carry_7_
        (T0 880) (T1 66496) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_2_0_N65
        (T0 57296) (T1 10080) (TX 0)
        (TC 806) (IG 0)
      )
      (npu_inst_pe_1_2_0_N66
        (T0 56492) (T1 10884) (TX 0)
        (TC 976) (IG 0)
      )
      (npu_inst_pe_1_2_0_N67
        (T0 56584) (T1 10792) (TX 0)
        (TC 904) (IG 0)
      )
      (npu_inst_pe_1_2_0_N68
        (T0 56544) (T1 10832) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_2_0_N69
        (T0 56244) (T1 11132) (TX 0)
        (TC 646) (IG 0)
      )
      (npu_inst_pe_1_2_0_N70
        (T0 56544) (T1 10832) (TX 0)
        (TC 616) (IG 0)
      )
      (npu_inst_pe_1_2_0_N71
        (T0 56544) (T1 10832) (TX 0)
        (TC 616) (IG 0)
      )
      (npu_inst_pe_1_2_0_N72
        (T0 56544) (T1 10832) (TX 0)
        (TC 616) (IG 0)
      )
      (npu_inst_pe_1_2_0_N73
        (T0 57296) (T1 10080) (TX 0)
        (TC 806) (IG 0)
      )
      (npu_inst_pe_1_2_0_N74
        (T0 57040) (T1 10336) (TX 0)
        (TC 850) (IG 0)
      )
      (npu_inst_pe_1_2_0_N75
        (T0 58164) (T1 9212) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_2_0_N76
        (T0 58212) (T1 9164) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_2_0_N77
        (T0 58108) (T1 9268) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_2_0_N78
        (T0 58480) (T1 8896) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_2_0_N79
        (T0 58480) (T1 8896) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_2_0_N80
        (T0 58480) (T1 8896) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_2_0_N84
        (T0 52238) (T1 15138) (TX 0)
        (TC 3659) (IG 0)
      )
      (npu_inst_pe_1_2_0_N93
        (T0 62576) (T1 4800) (TX 0)
        (TC 1316) (IG 0)
      )
      (npu_inst_pe_1_2_0_N94
        (T0 61808) (T1 5568) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_69_carry_1_
        (T0 66668) (T1 708) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_69_carry_2_
        (T0 66476) (T1 900) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_69_carry_3_
        (T0 66848) (T1 528) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_69_carry_4_
        (T0 67040) (T1 336) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_69_carry_5_
        (T0 67068) (T1 308) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_69_carry_6_
        (T0 67068) (T1 308) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_69_carry_7_
        (T0 67068) (T1 308) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_data_0_
        (T0 65084) (T1 2292) (TX 0)
        (TC 746) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_data_1_
        (T0 65680) (T1 1696) (TX 0)
        (TC 676) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_acc_0_
        (T0 58172) (T1 9204) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_acc_1_
        (T0 57644) (T1 9732) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_acc_2_
        (T0 58008) (T1 9368) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_acc_3_
        (T0 58068) (T1 9308) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_acc_4_
        (T0 57828) (T1 9548) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_acc_5_
        (T0 58172) (T1 9204) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_acc_6_
        (T0 58172) (T1 9204) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_acc_7_
        (T0 58172) (T1 9204) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_0__0_
        (T0 60320) (T1 7056) (TX 0)
        (TC 550) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_0__1_
        (T0 61832) (T1 5544) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_1__0_
        (T0 63992) (T1 3384) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_1__1_
        (T0 63720) (T1 3656) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_2__0_
        (T0 65496) (T1 1880) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_2__1_
        (T0 65456) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_3__0_
        (T0 65168) (T1 2208) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_3__1_
        (T0 62240) (T1 5136) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_4__0_
        (T0 63152) (T1 4224) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_4__1_
        (T0 61040) (T1 6336) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_5__0_
        (T0 60936) (T1 6440) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_5__1_
        (T0 57936) (T1 9440) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_0__0_
        (T0 62064) (T1 5312) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_0__1_
        (T0 63920) (T1 3456) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_1__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_1__1_
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_2__0_
        (T0 62768) (T1 4608) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_2__1_
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_3__0_
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_3__1_
        (T0 61872) (T1 5504) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_4__0_
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_4__1_
        (T0 61616) (T1 5760) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_5__0_
        (T0 62384) (T1 4992) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_5__1_
        (T0 54576) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_2_0_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_0_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_0_n100
        (T0 57476) (T1 9900) (TX 0)
        (TC 806) (IG 0)
      )
      (npu_inst_pe_1_2_0_n101
        (T0 63920) (T1 3456) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n102
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n103
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n104
        (T0 61872) (T1 5504) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n105
        (T0 61616) (T1 5760) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n106
        (T0 54576) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n107
        (T0 62064) (T1 5312) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_0_n108
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n109
        (T0 62768) (T1 4608) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_0_n110
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n111
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n112
        (T0 62384) (T1 4992) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_0_n113
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_0_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_0_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_0_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_0_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_0_n118
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_0_n12
        (T0 2292) (T1 65084) (TX 0)
        (TC 746) (IG 0)
      )
      (npu_inst_pe_1_2_0_n13
        (T0 1696) (T1 65680) (TX 0)
        (TC 676) (IG 0)
      )
      (npu_inst_pe_1_2_0_n14
        (T0 61808) (T1 5568) (TX 0)
        (TC 1702) (IG 0)
      )
      (npu_inst_pe_1_2_0_n15
        (T0 65328) (T1 2048) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_2_0_n16
        (T0 61280) (T1 6096) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_2_0_n17
        (T0 61888) (T1 5488) (TX 0)
        (TC 1178) (IG 0)
      )
      (npu_inst_pe_1_2_0_n18
        (T0 59492) (T1 7884) (TX 0)
        (TC 1812) (IG 0)
      )
      (npu_inst_pe_1_2_0_n19
        (T0 63848) (T1 3528) (TX 0)
        (TC 1764) (IG 0)
      )
      (npu_inst_pe_1_2_0_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_0_n20
        (T0 62780) (T1 4596) (TX 0)
        (TC 726) (IG 0)
      )
      (npu_inst_pe_1_2_0_n21
        (T0 63136) (T1 4240) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_0_n22
        (T0 58352) (T1 9024) (TX 0)
        (TC 1856) (IG 0)
      )
      (npu_inst_pe_1_2_0_n23
        (T0 62576) (T1 4800) (TX 0)
        (TC 2400) (IG 0)
      )
      (npu_inst_pe_1_2_0_n24
        (T0 64496) (T1 2880) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_0_n25
        (T0 63856) (T1 3520) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_2_0_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_2_0_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_2_0_n28
        (T0 63728) (T1 3648) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_2_0_n29
        (T0 64880) (T1 2496) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_2_0_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_2_0_n30
        (T0 63600) (T1 3776) (TX 0)
        (TC 804) (IG 0)
      )
      (npu_inst_pe_1_2_0_n31
        (T0 63280) (T1 4096) (TX 0)
        (TC 964) (IG 0)
      )
      (npu_inst_pe_1_2_0_n32
        (T0 57760) (T1 9616) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_2_0_n33
        (T0 57760) (T1 9616) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_2_0_n34
        (T0 57760) (T1 9616) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_2_0_n35
        (T0 57428) (T1 9948) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_2_0_n36
        (T0 57648) (T1 9728) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_2_0_n37
        (T0 4992) (T1 62384) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_0_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_0_n39
        (T0 12800) (T1 54576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_2_0_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_0_n41
        (T0 2304) (T1 65072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_0_n43
        (T0 5760) (T1 61616) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_0_n45
        (T0 384) (T1 66992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_0_n47
        (T0 5504) (T1 61872) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_0_n49
        (T0 4608) (T1 62768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_2_0_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_0_n51
        (T0 4608) (T1 62768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_0_n53
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_0_n55
        (T0 2304) (T1 65072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_0_n57
        (T0 5312) (T1 62064) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_0_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_0_n59
        (T0 3456) (T1 63920) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n6
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_0_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_0_n61
        (T0 6096) (T1 61280) (TX 0)
        (TC 1566) (IG 0)
      )
      (npu_inst_pe_1_2_0_n62
        (T0 5368) (T1 62008) (TX 0)
        (TC 536) (IG 0)
      )
      (npu_inst_pe_1_2_0_n63
        (T0 5336) (T1 62040) (TX 0)
        (TC 1680) (IG 0)
      )
      (npu_inst_pe_1_2_0_n64
        (T0 7868) (T1 59508) (TX 0)
        (TC 786) (IG 0)
      )
      (npu_inst_pe_1_2_0_n65
        (T0 3600) (T1 63776) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_2_0_n66
        (T0 5280) (T1 62096) (TX 0)
        (TC 528) (IG 0)
      )
      (npu_inst_pe_1_2_0_n67
        (T0 1840) (T1 65536) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_2_0_n68
        (T0 4280) (T1 63096) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_2_0_n69
        (T0 1568) (T1 65808) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_2_0_n7
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_0_n70
        (T0 1600) (T1 65776) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_0_n71
        (T0 2900) (T1 64476) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_2_0_n72
        (T0 3048) (T1 64328) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_2_0_n73
        (T0 4020) (T1 63356) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_2_0_n74
        (T0 4620) (T1 62756) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_2_0_n75
        (T0 9616) (T1 57760) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_2_0_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_2_0_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_2_0_n78
        (T0 9616) (T1 57760) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_2_0_n79
        (T0 9616) (T1 57760) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_2_0_n8
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_0_n80
        (T0 9948) (T1 57428) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_2_0_n81
        (T0 9728) (T1 57648) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_2_0_n82
        (T0 9772) (T1 57604) (TX 0)
        (TC 556) (IG 0)
      )
      (npu_inst_pe_1_2_0_n83
        (T0 10396) (T1 56980) (TX 0)
        (TC 834) (IG 0)
      )
      (npu_inst_pe_1_2_0_n84
        (T0 9900) (T1 57476) (TX 0)
        (TC 806) (IG 0)
      )
      (npu_inst_pe_1_2_0_n85
        (T0 54478) (T1 12898) (TX 0)
        (TC 3551) (IG 0)
      )
      (npu_inst_pe_1_2_0_n86
        (T0 60936) (T1 6440) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_2_0_n87
        (T0 57936) (T1 9440) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_2_0_n88
        (T0 63152) (T1 4224) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_2_0_n89
        (T0 61040) (T1 6336) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_2_0_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_0_n90
        (T0 65168) (T1 2208) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_0_n91
        (T0 62240) (T1 5136) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_2_0_n92
        (T0 65496) (T1 1880) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_2_0_n93
        (T0 65456) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_0_n94
        (T0 63992) (T1 3384) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_2_0_n95
        (T0 63720) (T1 3656) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_2_0_n96
        (T0 60120) (T1 7256) (TX 0)
        (TC 564) (IG 0)
      )
      (npu_inst_pe_1_2_0_n97
        (T0 61832) (T1 5544) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_0_n98
        (T0 57604) (T1 9772) (TX 0)
        (TC 556) (IG 0)
      )
      (npu_inst_pe_1_2_0_n99
        (T0 56980) (T1 10396) (TX 0)
        (TC 834) (IG 0)
      )
      (npu_inst_pe_1_2_0_net4194
        (T0 59808) (T1 7568) (TX 0)
        (TC 7568) (IG 0)
      )
      (npu_inst_pe_1_2_0_net4200
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_2_0_o_data_h_0_
        (T0 61480) (T1 5896) (TX 0)
        (TC 1524) (IG 0)
      )
      (npu_inst_pe_1_2_0_o_data_h_1_
        (T0 62040) (T1 5336) (TX 0)
        (TC 1680) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_67_carry_1_
        (T0 1584) (T1 65792) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_67_carry_2_
        (T0 2216) (T1 65160) (TX 0)
        (TC 846) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_67_carry_3_
        (T0 1820) (T1 65556) (TX 0)
        (TC 670) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_67_carry_4_
        (T0 1672) (T1 65704) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_67_carry_5_
        (T0 1628) (T1 65748) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_67_carry_6_
        (T0 1628) (T1 65748) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_67_carry_7_
        (T0 1628) (T1 65748) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_2_1_N65
        (T0 58056) (T1 9320) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_2_1_N66
        (T0 57192) (T1 10184) (TX 0)
        (TC 1020) (IG 0)
      )
      (npu_inst_pe_1_2_1_N67
        (T0 56560) (T1 10816) (TX 0)
        (TC 968) (IG 0)
      )
      (npu_inst_pe_1_2_1_N68
        (T0 57000) (T1 10376) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_2_1_N69
        (T0 56780) (T1 10596) (TX 0)
        (TC 684) (IG 0)
      )
      (npu_inst_pe_1_2_1_N70
        (T0 56984) (T1 10392) (TX 0)
        (TC 666) (IG 0)
      )
      (npu_inst_pe_1_2_1_N71
        (T0 56984) (T1 10392) (TX 0)
        (TC 666) (IG 0)
      )
      (npu_inst_pe_1_2_1_N72
        (T0 56984) (T1 10392) (TX 0)
        (TC 666) (IG 0)
      )
      (npu_inst_pe_1_2_1_N73
        (T0 58056) (T1 9320) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_2_1_N74
        (T0 57496) (T1 9880) (TX 0)
        (TC 950) (IG 0)
      )
      (npu_inst_pe_1_2_1_N75
        (T0 58132) (T1 9244) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_2_1_N76
        (T0 58784) (T1 8592) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_2_1_N77
        (T0 58768) (T1 8608) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_2_1_N78
        (T0 59028) (T1 8348) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_2_1_N79
        (T0 59028) (T1 8348) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_2_1_N80
        (T0 59028) (T1 8348) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_2_1_N84
        (T0 52238) (T1 15138) (TX 0)
        (TC 3659) (IG 0)
      )
      (npu_inst_pe_1_2_1_N93
        (T0 64072) (T1 3304) (TX 0)
        (TC 644) (IG 0)
      )
      (npu_inst_pe_1_2_1_N94
        (T0 62960) (T1 4416) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_69_carry_1_
        (T0 66552) (T1 824) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_69_carry_2_
        (T0 66464) (T1 912) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_69_carry_3_
        (T0 66832) (T1 544) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_69_carry_4_
        (T0 67012) (T1 364) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_69_carry_5_
        (T0 67048) (T1 328) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_69_carry_6_
        (T0 67048) (T1 328) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_69_carry_7_
        (T0 67048) (T1 328) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_data_0_
        (T0 64808) (T1 2568) (TX 0)
        (TC 834) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_data_1_
        (T0 65552) (T1 1824) (TX 0)
        (TC 732) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_acc_0_
        (T0 58976) (T1 8400) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_acc_1_
        (T0 58320) (T1 9056) (TX 0)
        (TC 514) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_acc_2_
        (T0 57956) (T1 9420) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_acc_3_
        (T0 58600) (T1 8776) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_acc_4_
        (T0 58476) (T1 8900) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_acc_5_
        (T0 58700) (T1 8676) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_acc_6_
        (T0 58700) (T1 8676) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_acc_7_
        (T0 58700) (T1 8676) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_0__0_
        (T0 59400) (T1 7976) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_0__1_
        (T0 61184) (T1 6192) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_1__0_
        (T0 63368) (T1 4008) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_1__1_
        (T0 62496) (T1 4880) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_2__0_
        (T0 66240) (T1 1136) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_2__1_
        (T0 65784) (T1 1592) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_3__0_
        (T0 64472) (T1 2904) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_3__1_
        (T0 62672) (T1 4704) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_4__0_
        (T0 61328) (T1 6048) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_4__1_
        (T0 60392) (T1 6984) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_5__0_
        (T0 60936) (T1 6440) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_5__1_
        (T0 57272) (T1 10104) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_0__0_
        (T0 65672) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_0__1_
        (T0 61872) (T1 5504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_1__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_1__1_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_2__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_2__1_
        (T0 64688) (T1 2688) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_3__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_3__1_
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_4__0_
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_4__1_
        (T0 61488) (T1 5888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_5__0_
        (T0 60464) (T1 6912) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_5__1_
        (T0 58800) (T1 8576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_2_1_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_1_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_1_n100
        (T0 57500) (T1 9876) (TX 0)
        (TC 878) (IG 0)
      )
      (npu_inst_pe_1_2_1_n101
        (T0 58284) (T1 9092) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_2_1_n102
        (T0 61872) (T1 5504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n103
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n104
        (T0 64688) (T1 2688) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n105
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n106
        (T0 61488) (T1 5888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n107
        (T0 58800) (T1 8576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n108
        (T0 65672) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_n109
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_1_n110
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n111
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n112
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_1_n113
        (T0 60464) (T1 6912) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_1_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_1_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_1_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_1_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_1_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_1_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_1_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_1_n13
        (T0 2568) (T1 64808) (TX 0)
        (TC 834) (IG 0)
      )
      (npu_inst_pe_1_2_1_n14
        (T0 1824) (T1 65552) (TX 0)
        (TC 732) (IG 0)
      )
      (npu_inst_pe_1_2_1_n15
        (T0 60896) (T1 6480) (TX 0)
        (TC 1940) (IG 0)
      )
      (npu_inst_pe_1_2_1_n16
        (T0 65352) (T1 2024) (TX 0)
        (TC 708) (IG 0)
      )
      (npu_inst_pe_1_2_1_n17
        (T0 60156) (T1 7220) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_1_n18
        (T0 61072) (T1 6304) (TX 0)
        (TC 1144) (IG 0)
      )
      (npu_inst_pe_1_2_1_n19
        (T0 58832) (T1 8544) (TX 0)
        (TC 1686) (IG 0)
      )
      (npu_inst_pe_1_2_1_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_1_n20
        (T0 64224) (T1 3152) (TX 0)
        (TC 1572) (IG 0)
      )
      (npu_inst_pe_1_2_1_n21
        (T0 62084) (T1 5292) (TX 0)
        (TC 906) (IG 0)
      )
      (npu_inst_pe_1_2_1_n22
        (T0 62800) (T1 4576) (TX 0)
        (TC 1204) (IG 0)
      )
      (npu_inst_pe_1_2_1_n23
        (T0 60144) (T1 7232) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_2_1_n24
        (T0 64880) (T1 2496) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_2_1_n25
        (T0 64368) (T1 3008) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_2_1_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_2_1_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_2_1_n28
        (T0 64368) (T1 3008) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_2_1_n29
        (T0 62576) (T1 4800) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_2_1_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_2_1_n30
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n31
        (T0 65672) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_n32
        (T0 65672) (T1 1704) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_n33
        (T0 58212) (T1 9164) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_2_1_n34
        (T0 58212) (T1 9164) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_2_1_n35
        (T0 58212) (T1 9164) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_2_1_n36
        (T0 57984) (T1 9392) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_2_1_n37
        (T0 6912) (T1 60464) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_1_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_1_n39
        (T0 8576) (T1 58800) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_2_1_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_1_n41
        (T0 2688) (T1 64688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_1_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_1_n43
        (T0 5888) (T1 61488) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_1_n45
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_1_n47
        (T0 2304) (T1 65072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_1_n49
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_2_1_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_1_n51
        (T0 2688) (T1 64688) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_1_n53
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_1_n55
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_1_n57
        (T0 1704) (T1 65672) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_2_1_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_1_n59
        (T0 5504) (T1 61872) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_1_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_1_n61
        (T0 6044) (T1 61332) (TX 0)
        (TC 1578) (IG 0)
      )
      (npu_inst_pe_1_2_1_n62
        (T0 5368) (T1 62008) (TX 0)
        (TC 536) (IG 0)
      )
      (npu_inst_pe_1_2_1_n63
        (T0 5668) (T1 61708) (TX 0)
        (TC 1766) (IG 0)
      )
      (npu_inst_pe_1_2_1_n64
        (T0 8420) (T1 58956) (TX 0)
        (TC 842) (IG 0)
      )
      (npu_inst_pe_1_2_1_n65
        (T0 5120) (T1 62256) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_2_1_n66
        (T0 5820) (T1 61556) (TX 0)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_2_1_n67
        (T0 2420) (T1 64956) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_2_1_n68
        (T0 3920) (T1 63456) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_2_1_n69
        (T0 948) (T1 66428) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_1_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_1_n70
        (T0 1328) (T1 66048) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_2_1_n71
        (T0 3340) (T1 64036) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_2_1_n72
        (T0 4148) (T1 63228) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_2_1_n73
        (T0 4600) (T1 62776) (TX 0)
        (TC 460) (IG 0)
      )
      (npu_inst_pe_1_2_1_n74
        (T0 5160) (T1 62216) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_2_1_n75
        (T0 9164) (T1 58212) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_2_1_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_2_1_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_2_1_n78
        (T0 9164) (T1 58212) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_2_1_n79
        (T0 9164) (T1 58212) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_2_1_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_1_n80
        (T0 9392) (T1 57984) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_2_1_n81
        (T0 9244) (T1 58132) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_2_1_n82
        (T0 9880) (T1 57496) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_2_1_n83
        (T0 9876) (T1 57500) (TX 0)
        (TC 878) (IG 0)
      )
      (npu_inst_pe_1_2_1_n84
        (T0 9092) (T1 58284) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_2_1_n85
        (T0 54478) (T1 12898) (TX 0)
        (TC 3551) (IG 0)
      )
      (npu_inst_pe_1_2_1_n86
        (T0 60936) (T1 6440) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_2_1_n87
        (T0 57272) (T1 10104) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_2_1_n88
        (T0 61328) (T1 6048) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_2_1_n89
        (T0 60392) (T1 6984) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_2_1_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_1_n90
        (T0 64472) (T1 2904) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_1_n91
        (T0 62672) (T1 4704) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_1_n92
        (T0 66240) (T1 1136) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_1_n93
        (T0 65784) (T1 1592) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_1_n94
        (T0 63368) (T1 4008) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_1_n95
        (T0 62496) (T1 4880) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_2_1_n96
        (T0 60072) (T1 7304) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_2_1_n97
        (T0 61176) (T1 6200) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_2_1_n98
        (T0 58132) (T1 9244) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_2_1_n99
        (T0 57496) (T1 9880) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_2_1_net4171
        (T0 59808) (T1 7568) (TX 0)
        (TC 7568) (IG 0)
      )
      (npu_inst_pe_1_2_1_net4177
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_67_carry_1_
        (T0 1744) (T1 65632) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_67_carry_2_
        (T0 2348) (T1 65028) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_67_carry_3_
        (T0 1872) (T1 65504) (TX 0)
        (TC 696) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_67_carry_4_
        (T0 1736) (T1 65640) (TX 0)
        (TC 634) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_67_carry_5_
        (T0 1716) (T1 65660) (TX 0)
        (TC 626) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_67_carry_6_
        (T0 1716) (T1 65660) (TX 0)
        (TC 626) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_67_carry_7_
        (T0 1716) (T1 65660) (TX 0)
        (TC 626) (IG 0)
      )
      (npu_inst_pe_1_2_2_N65
        (T0 60544) (T1 6832) (TX 0)
        (TC 946) (IG 0)
      )
      (npu_inst_pe_1_2_2_N66
        (T0 60824) (T1 6552) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_2_2_N67
        (T0 59608) (T1 7768) (TX 0)
        (TC 1108) (IG 0)
      )
      (npu_inst_pe_1_2_2_N68
        (T0 59792) (T1 7584) (TX 0)
        (TC 972) (IG 0)
      )
      (npu_inst_pe_1_2_2_N69
        (T0 59896) (T1 7480) (TX 0)
        (TC 900) (IG 0)
      )
      (npu_inst_pe_1_2_2_N70
        (T0 59996) (T1 7380) (TX 0)
        (TC 876) (IG 0)
      )
      (npu_inst_pe_1_2_2_N71
        (T0 59996) (T1 7380) (TX 0)
        (TC 876) (IG 0)
      )
      (npu_inst_pe_1_2_2_N72
        (T0 59996) (T1 7380) (TX 0)
        (TC 876) (IG 0)
      )
      (npu_inst_pe_1_2_2_N73
        (T0 60544) (T1 6832) (TX 0)
        (TC 946) (IG 0)
      )
      (npu_inst_pe_1_2_2_N74
        (T0 61212) (T1 6164) (TX 0)
        (TC 968) (IG 0)
      )
      (npu_inst_pe_1_2_2_N75
        (T0 61684) (T1 5692) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_2_2_N76
        (T0 61892) (T1 5484) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_2_2_N77
        (T0 62216) (T1 5160) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_2_2_N78
        (T0 62364) (T1 5012) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_2_2_N79
        (T0 62364) (T1 5012) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_2_2_N80
        (T0 62364) (T1 5012) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_2_2_N84
        (T0 55326) (T1 12050) (TX 0)
        (TC 2629) (IG 0)
      )
      (npu_inst_pe_1_2_2_N93
        (T0 60952) (T1 6424) (TX 0)
        (TC 1392) (IG 0)
      )
      (npu_inst_pe_1_2_2_N94
        (T0 63444) (T1 3932) (TX 0)
        (TC 1400) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_69_carry_1_
        (T0 66680) (T1 696) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_69_carry_2_
        (T0 66600) (T1 776) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_69_carry_3_
        (T0 66916) (T1 460) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_69_carry_4_
        (T0 67072) (T1 304) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_69_carry_5_
        (T0 67084) (T1 292) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_69_carry_6_
        (T0 67084) (T1 292) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_69_carry_7_
        (T0 67084) (T1 292) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_data_0_
        (T0 64820) (T1 2556) (TX 0)
        (TC 958) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_data_1_
        (T0 65460) (T1 1916) (TX 0)
        (TC 786) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_acc_0_
        (T0 61708) (T1 5668) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_acc_1_
        (T0 62272) (T1 5104) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_acc_2_
        (T0 61540) (T1 5836) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_acc_3_
        (T0 61744) (T1 5632) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_acc_4_
        (T0 61936) (T1 5440) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_acc_5_
        (T0 62072) (T1 5304) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_acc_6_
        (T0 62072) (T1 5304) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_acc_7_
        (T0 62072) (T1 5304) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_0__0_
        (T0 59232) (T1 8144) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_0__1_
        (T0 61200) (T1 6176) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_1__0_
        (T0 61760) (T1 5616) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_1__1_
        (T0 62496) (T1 4880) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_2__0_
        (T0 64976) (T1 2400) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_2__1_
        (T0 65328) (T1 2048) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_3__0_
        (T0 64472) (T1 2904) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_3__1_
        (T0 62648) (T1 4728) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_4__0_
        (T0 61472) (T1 5904) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_4__1_
        (T0 60488) (T1 6888) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_5__0_
        (T0 60488) (T1 6888) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_5__1_
        (T0 56936) (T1 10440) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_0__0_
        (T0 58344) (T1 9032) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_0__1_
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_1__0_
        (T0 67352) (T1 24) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_1__1_
        (T0 63032) (T1 4344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_2__0_
        (T0 65192) (T1 2184) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_2__1_
        (T0 66584) (T1 792) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_3__0_
        (T0 62912) (T1 4464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_3__1_
        (T0 65168) (T1 2208) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_4__0_
        (T0 62880) (T1 4496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_4__1_
        (T0 62256) (T1 5120) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_5__0_
        (T0 60048) (T1 7328) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_5__1_
        (T0 57384) (T1 9992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_2_2_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_2_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_2_n100
        (T0 61088) (T1 6288) (TX 0)
        (TC 908) (IG 0)
      )
      (npu_inst_pe_1_2_2_n101
        (T0 60692) (T1 6684) (TX 0)
        (TC 946) (IG 0)
      )
      (npu_inst_pe_1_2_2_n102
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_2_n103
        (T0 63032) (T1 4344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n104
        (T0 66584) (T1 792) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_2_n105
        (T0 65168) (T1 2208) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n106
        (T0 62256) (T1 5120) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n107
        (T0 57384) (T1 9992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_2_n108
        (T0 58344) (T1 9032) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_2_n109
        (T0 67352) (T1 24) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_2_2_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_2_n110
        (T0 65192) (T1 2184) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n111
        (T0 62912) (T1 4464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_2_n112
        (T0 62880) (T1 4496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n113
        (T0 60048) (T1 7328) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_2_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_2_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_2_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_2_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_2_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_2_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_2_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_2_n13
        (T0 2556) (T1 64820) (TX 0)
        (TC 958) (IG 0)
      )
      (npu_inst_pe_1_2_2_n14
        (T0 1916) (T1 65460) (TX 0)
        (TC 786) (IG 0)
      )
      (npu_inst_pe_1_2_2_n15
        (T0 61220) (T1 6156) (TX 0)
        (TC 2118) (IG 0)
      )
      (npu_inst_pe_1_2_2_n16
        (T0 64484) (T1 2892) (TX 0)
        (TC 906) (IG 0)
      )
      (npu_inst_pe_1_2_2_n17
        (T0 59820) (T1 7556) (TX 0)
        (TC 1320) (IG 0)
      )
      (npu_inst_pe_1_2_2_n18
        (T0 60924) (T1 6452) (TX 0)
        (TC 1374) (IG 0)
      )
      (npu_inst_pe_1_2_2_n19
        (T0 58712) (T1 8664) (TX 0)
        (TC 1762) (IG 0)
      )
      (npu_inst_pe_1_2_2_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_2_n20
        (T0 63984) (T1 3392) (TX 0)
        (TC 1680) (IG 0)
      )
      (npu_inst_pe_1_2_2_n21
        (T0 61848) (T1 5528) (TX 0)
        (TC 816) (IG 0)
      )
      (npu_inst_pe_1_2_2_n22
        (T0 62560) (T1 4816) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_2_2_n23
        (T0 59820) (T1 7556) (TX 0)
        (TC 1218) (IG 0)
      )
      (npu_inst_pe_1_2_2_n24
        (T0 65876) (T1 1500) (TX 0)
        (TC 738) (IG 0)
      )
      (npu_inst_pe_1_2_2_n25
        (T0 64124) (T1 3252) (TX 0)
        (TC 546) (IG 0)
      )
      (npu_inst_pe_1_2_2_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_2_2_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_2_2_n28
        (T0 64708) (T1 2668) (TX 0)
        (TC 762) (IG 0)
      )
      (npu_inst_pe_1_2_2_n29
        (T0 61464) (T1 5912) (TX 0)
        (TC 1790) (IG 0)
      )
      (npu_inst_pe_1_2_2_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_2_2_n30
        (T0 64052) (T1 3324) (TX 0)
        (TC 612) (IG 0)
      )
      (npu_inst_pe_1_2_2_n31
        (T0 61740) (T1 5636) (TX 0)
        (TC 1734) (IG 0)
      )
      (npu_inst_pe_1_2_2_n32
        (T0 61772) (T1 5604) (TX 0)
        (TC 1482) (IG 0)
      )
      (npu_inst_pe_1_2_2_n33
        (T0 61272) (T1 6104) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_2_2_n34
        (T0 61272) (T1 6104) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_2_2_n35
        (T0 61272) (T1 6104) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_2_2_n36
        (T0 61152) (T1 6224) (TX 0)
        (TC 500) (IG 0)
      )
      (npu_inst_pe_1_2_2_n37
        (T0 7328) (T1 60048) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_2_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_2_n39
        (T0 9992) (T1 57384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_2_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_2_2_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_2_n41
        (T0 4496) (T1 62880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_2_n43
        (T0 5120) (T1 62256) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_2_n45
        (T0 4464) (T1 62912) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_2_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_2_n47
        (T0 2208) (T1 65168) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_2_n49
        (T0 2184) (T1 65192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_2_2_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_2_n51
        (T0 792) (T1 66584) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_2_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_2_n53
        (T0 24) (T1 67352) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_2_2_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_2_n55
        (T0 4344) (T1 63032) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_2_n57
        (T0 9032) (T1 58344) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_2_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_2_n59
        (T0 2160) (T1 65216) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_2_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_2_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_2_n61
        (T0 7076) (T1 60300) (TX 0)
        (TC 1832) (IG 0)
      )
      (npu_inst_pe_1_2_2_n62
        (T0 5820) (T1 61556) (TX 0)
        (TC 534) (IG 0)
      )
      (npu_inst_pe_1_2_2_n63
        (T0 5856) (T1 61520) (TX 0)
        (TC 1676) (IG 0)
      )
      (npu_inst_pe_1_2_2_n64
        (T0 8700) (T1 58676) (TX 0)
        (TC 870) (IG 0)
      )
      (npu_inst_pe_1_2_2_n65
        (T0 4920) (T1 62456) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_2_2_n66
        (T0 5740) (T1 61636) (TX 0)
        (TC 574) (IG 0)
      )
      (npu_inst_pe_1_2_2_n67
        (T0 2420) (T1 64956) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_2_2_n68
        (T0 3940) (T1 63436) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_2_2_n69
        (T0 2080) (T1 65296) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_2_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_2_n70
        (T0 1708) (T1 65668) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_2_2_n71
        (T0 4760) (T1 62616) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_2_2_n72
        (T0 4068) (T1 63308) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_2_2_n73
        (T0 5260) (T1 62116) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_2_2_n74
        (T0 5140) (T1 62236) (TX 0)
        (TC 514) (IG 0)
      )
      (npu_inst_pe_1_2_2_n75
        (T0 6104) (T1 61272) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_2_2_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_2_2_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_2_2_n78
        (T0 6104) (T1 61272) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_2_2_n79
        (T0 6104) (T1 61272) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_2_2_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_2_n80
        (T0 6224) (T1 61152) (TX 0)
        (TC 500) (IG 0)
      )
      (npu_inst_pe_1_2_2_n81
        (T0 6444) (T1 60932) (TX 0)
        (TC 546) (IG 0)
      )
      (npu_inst_pe_1_2_2_n82
        (T0 6636) (T1 60740) (TX 0)
        (TC 652) (IG 0)
      )
      (npu_inst_pe_1_2_2_n83
        (T0 6288) (T1 61088) (TX 0)
        (TC 908) (IG 0)
      )
      (npu_inst_pe_1_2_2_n84
        (T0 6684) (T1 60692) (TX 0)
        (TC 946) (IG 0)
      )
      (npu_inst_pe_1_2_2_n85
        (T0 57758) (T1 9618) (TX 0)
        (TC 2495) (IG 0)
      )
      (npu_inst_pe_1_2_2_n86
        (T0 60488) (T1 6888) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_2_2_n87
        (T0 56936) (T1 10440) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_2_2_n88
        (T0 61472) (T1 5904) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_2_2_n89
        (T0 60488) (T1 6888) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_2_2_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_2_n90
        (T0 64472) (T1 2904) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_2_n91
        (T0 62648) (T1 4728) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_2_2_n92
        (T0 64976) (T1 2400) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_2_2_n93
        (T0 65328) (T1 2048) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_2_n94
        (T0 61760) (T1 5616) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_2_2_n95
        (T0 62496) (T1 4880) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_2_2_n96
        (T0 58752) (T1 8624) (TX 0)
        (TC 550) (IG 0)
      )
      (npu_inst_pe_1_2_2_n97
        (T0 61208) (T1 6168) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_2_2_n98
        (T0 60932) (T1 6444) (TX 0)
        (TC 546) (IG 0)
      )
      (npu_inst_pe_1_2_2_n99
        (T0 60740) (T1 6636) (TX 0)
        (TC 652) (IG 0)
      )
      (npu_inst_pe_1_2_2_net4148
        (T0 61352) (T1 6024) (TX 0)
        (TC 6024) (IG 0)
      )
      (npu_inst_pe_1_2_2_net4154
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_2_2_sub_67_carry_1_
        (T0 1860) (T1 65516) (TX 0)
        (TC 822) (IG 0)
      )
      (npu_inst_pe_1_2_2_sub_67_carry_2_
        (T0 2612) (T1 64764) (TX 0)
        (TC 1072) (IG 0)
      )
      (npu_inst_pe_1_2_2_sub_67_carry_3_
        (T0 2272) (T1 65104) (TX 0)
        (TC 928) (IG 0)
      )
      (npu_inst_pe_1_2_2_sub_67_carry_4_
        (T0 2112) (T1 65264) (TX 0)
        (TC 860) (IG 0)
      )
      (npu_inst_pe_1_2_2_sub_67_carry_5_
        (T0 2076) (T1 65300) (TX 0)
        (TC 846) (IG 0)
      )
      (npu_inst_pe_1_2_2_sub_67_carry_6_
        (T0 2076) (T1 65300) (TX 0)
        (TC 846) (IG 0)
      )
      (npu_inst_pe_1_2_2_sub_67_carry_7_
        (T0 2076) (T1 65300) (TX 0)
        (TC 846) (IG 0)
      )
      (npu_inst_pe_1_2_3_N65
        (T0 61928) (T1 5448) (TX 0)
        (TC 900) (IG 0)
      )
      (npu_inst_pe_1_2_3_N66
        (T0 60200) (T1 7176) (TX 0)
        (TC 1042) (IG 0)
      )
      (npu_inst_pe_1_2_3_N67
        (T0 59444) (T1 7932) (TX 0)
        (TC 1084) (IG 0)
      )
      (npu_inst_pe_1_2_3_N68
        (T0 59844) (T1 7532) (TX 0)
        (TC 920) (IG 0)
      )
      (npu_inst_pe_1_2_3_N69
        (T0 60300) (T1 7076) (TX 0)
        (TC 868) (IG 0)
      )
      (npu_inst_pe_1_2_3_N70
        (T0 60100) (T1 7276) (TX 0)
        (TC 856) (IG 0)
      )
      (npu_inst_pe_1_2_3_N71
        (T0 60104) (T1 7272) (TX 0)
        (TC 856) (IG 0)
      )
      (npu_inst_pe_1_2_3_N72
        (T0 60104) (T1 7272) (TX 0)
        (TC 856) (IG 0)
      )
      (npu_inst_pe_1_2_3_N73
        (T0 61928) (T1 5448) (TX 0)
        (TC 900) (IG 0)
      )
      (npu_inst_pe_1_2_3_N74
        (T0 60616) (T1 6760) (TX 0)
        (TC 962) (IG 0)
      )
      (npu_inst_pe_1_2_3_N75
        (T0 61244) (T1 6132) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_2_3_N76
        (T0 61892) (T1 5484) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_2_3_N77
        (T0 62540) (T1 4836) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_3_N78
        (T0 62380) (T1 4996) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_2_3_N79
        (T0 62384) (T1 4992) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_2_3_N80
        (T0 62384) (T1 4992) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_2_3_N84
        (T0 55326) (T1 12050) (TX 0)
        (TC 2629) (IG 0)
      )
      (npu_inst_pe_1_2_3_N93
        (T0 63868) (T1 3508) (TX 0)
        (TC 816) (IG 0)
      )
      (npu_inst_pe_1_2_3_N94
        (T0 62564) (T1 4812) (TX 0)
        (TC 1464) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_69_carry_1_
        (T0 66624) (T1 752) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_69_carry_2_
        (T0 66556) (T1 820) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_69_carry_3_
        (T0 66944) (T1 432) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_69_carry_4_
        (T0 67104) (T1 272) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_69_carry_5_
        (T0 67132) (T1 244) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_69_carry_6_
        (T0 67132) (T1 244) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_69_carry_7_
        (T0 67132) (T1 244) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_data_0_
        (T0 64808) (T1 2568) (TX 0)
        (TC 886) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_data_1_
        (T0 65484) (T1 1892) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_acc_0_
        (T0 62992) (T1 4384) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_acc_1_
        (T0 61620) (T1 5756) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_acc_2_
        (T0 61200) (T1 6176) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_acc_3_
        (T0 61780) (T1 5596) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_acc_4_
        (T0 62324) (T1 5052) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_acc_5_
        (T0 62136) (T1 5240) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_acc_6_
        (T0 62140) (T1 5236) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_acc_7_
        (T0 62140) (T1 5236) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_0__0_
        (T0 59496) (T1 7880) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_0__1_
        (T0 61088) (T1 6288) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_1__0_
        (T0 62240) (T1 5136) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_1__1_
        (T0 62736) (T1 4640) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_2__0_
        (T0 64664) (T1 2712) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_2__1_
        (T0 65288) (T1 2088) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_3__0_
        (T0 65192) (T1 2184) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_3__1_
        (T0 61808) (T1 5568) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_4__0_
        (T0 61832) (T1 5544) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_4__1_
        (T0 60504) (T1 6872) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_5__0_
        (T0 61760) (T1 5616) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_5__1_
        (T0 56528) (T1 10848) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_0__0_
        (T0 63608) (T1 3768) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_0__1_
        (T0 63008) (T1 4368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_1__0_
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_1__1_
        (T0 63008) (T1 4368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_2__0_
        (T0 66968) (T1 408) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_2__1_
        (T0 62208) (T1 5168) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_3__0_
        (T0 67352) (T1 24) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_3__1_
        (T0 63008) (T1 4368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_4__0_
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_4__1_
        (T0 63056) (T1 4320) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_5__0_
        (T0 62256) (T1 5120) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_5__1_
        (T0 60552) (T1 6824) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_2_3_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_3_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_3_n100
        (T0 60564) (T1 6812) (TX 0)
        (TC 872) (IG 0)
      )
      (npu_inst_pe_1_2_3_n101
        (T0 62028) (T1 5348) (TX 0)
        (TC 900) (IG 0)
      )
      (npu_inst_pe_1_2_3_n102
        (T0 63008) (T1 4368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n103
        (T0 63008) (T1 4368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n104
        (T0 62208) (T1 5168) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_3_n105
        (T0 63008) (T1 4368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n106
        (T0 63056) (T1 4320) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_3_n107
        (T0 60552) (T1 6824) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_3_n108
        (T0 63608) (T1 3768) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_3_n109
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_3_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_3_n110
        (T0 66968) (T1 408) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_3_n111
        (T0 67352) (T1 24) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_2_3_n112
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_3_n113
        (T0 62256) (T1 5120) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_3_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_3_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_3_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_3_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_3_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_3_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_3_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_3_n13
        (T0 2568) (T1 64808) (TX 0)
        (TC 886) (IG 0)
      )
      (npu_inst_pe_1_2_3_n14
        (T0 1892) (T1 65484) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_2_3_n15
        (T0 61796) (T1 5580) (TX 0)
        (TC 2050) (IG 0)
      )
      (npu_inst_pe_1_2_3_n16
        (T0 64928) (T1 2448) (TX 0)
        (TC 1064) (IG 0)
      )
      (npu_inst_pe_1_2_3_n17
        (T0 59700) (T1 7676) (TX 0)
        (TC 1146) (IG 0)
      )
      (npu_inst_pe_1_2_3_n18
        (T0 60664) (T1 6712) (TX 0)
        (TC 1322) (IG 0)
      )
      (npu_inst_pe_1_2_3_n19
        (T0 58752) (T1 8624) (TX 0)
        (TC 1668) (IG 0)
      )
      (npu_inst_pe_1_2_3_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_3_n20
        (T0 63788) (T1 3588) (TX 0)
        (TC 1772) (IG 0)
      )
      (npu_inst_pe_1_2_3_n21
        (T0 61916) (T1 5460) (TX 0)
        (TC 776) (IG 0)
      )
      (npu_inst_pe_1_2_3_n22
        (T0 62540) (T1 4836) (TX 0)
        (TC 1162) (IG 0)
      )
      (npu_inst_pe_1_2_3_n23
        (T0 61820) (T1 5556) (TX 0)
        (TC 1668) (IG 0)
      )
      (npu_inst_pe_1_2_3_n24
        (T0 62352) (T1 5024) (TX 0)
        (TC 2234) (IG 0)
      )
      (npu_inst_pe_1_2_3_n25
        (T0 63008) (T1 4368) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_2_3_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_2_3_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_2_3_n28
        (T0 62960) (T1 4416) (TX 0)
        (TC 900) (IG 0)
      )
      (npu_inst_pe_1_2_3_n29
        (T0 63992) (T1 3384) (TX 0)
        (TC 1692) (IG 0)
      )
      (npu_inst_pe_1_2_3_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_2_3_n30
        (T0 67160) (T1 216) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_2_3_n31
        (T0 63620) (T1 3756) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_2_3_n32
        (T0 64272) (T1 3104) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_2_3_n33
        (T0 61308) (T1 6068) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_2_3_n34
        (T0 61308) (T1 6068) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_2_3_n35
        (T0 61304) (T1 6072) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_2_3_n36
        (T0 61492) (T1 5884) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_2_3_n37
        (T0 5120) (T1 62256) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_3_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_3_n39
        (T0 6824) (T1 60552) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_3_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_2_3_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_3_n41
        (T0 2160) (T1 65216) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_3_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_3_n43
        (T0 4320) (T1 63056) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_3_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_3_n45
        (T0 24) (T1 67352) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_2_3_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_3_n47
        (T0 4368) (T1 63008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_3_n49
        (T0 408) (T1 66968) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_3_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_2_3_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_3_n51
        (T0 5168) (T1 62208) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_3_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_3_n53
        (T0 2160) (T1 65216) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_3_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_3_n55
        (T0 4368) (T1 63008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_3_n57
        (T0 3768) (T1 63608) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_3_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_3_n59
        (T0 4368) (T1 63008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_3_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_3_n61
        (T0 6304) (T1 61072) (TX 0)
        (TC 1714) (IG 0)
      )
      (npu_inst_pe_1_2_3_n62
        (T0 4680) (T1 62696) (TX 0)
        (TC 468) (IG 0)
      )
      (npu_inst_pe_1_2_3_n63
        (T0 6368) (T1 61008) (TX 0)
        (TC 1614) (IG 0)
      )
      (npu_inst_pe_1_2_3_n64
        (T0 9120) (T1 58256) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_2_3_n65
        (T0 4620) (T1 62756) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_2_3_n66
        (T0 5728) (T1 61648) (TX 0)
        (TC 572) (IG 0)
      )
      (npu_inst_pe_1_2_3_n67
        (T0 1820) (T1 65556) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_3_n68
        (T0 4720) (T1 62656) (TX 0)
        (TC 424) (IG 0)
      )
      (npu_inst_pe_1_2_3_n69
        (T0 2260) (T1 65116) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_2_3_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_3_n70
        (T0 1740) (T1 65636) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_2_3_n71
        (T0 4280) (T1 63096) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_2_3_n72
        (T0 3868) (T1 63508) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_2_3_n73
        (T0 4620) (T1 62756) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_2_3_n74
        (T0 5240) (T1 62136) (TX 0)
        (TC 524) (IG 0)
      )
      (npu_inst_pe_1_2_3_n75
        (T0 6068) (T1 61308) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_2_3_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_2_3_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_2_3_n78
        (T0 6068) (T1 61308) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_2_3_n79
        (T0 6072) (T1 61304) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_2_3_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_3_n80
        (T0 5884) (T1 61492) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_2_3_n81
        (T0 6444) (T1 60932) (TX 0)
        (TC 536) (IG 0)
      )
      (npu_inst_pe_1_2_3_n82
        (T0 6976) (T1 60400) (TX 0)
        (TC 660) (IG 0)
      )
      (npu_inst_pe_1_2_3_n83
        (T0 6812) (T1 60564) (TX 0)
        (TC 872) (IG 0)
      )
      (npu_inst_pe_1_2_3_n84
        (T0 5348) (T1 62028) (TX 0)
        (TC 900) (IG 0)
      )
      (npu_inst_pe_1_2_3_n85
        (T0 57758) (T1 9618) (TX 0)
        (TC 2495) (IG 0)
      )
      (npu_inst_pe_1_2_3_n86
        (T0 61760) (T1 5616) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_2_3_n87
        (T0 56528) (T1 10848) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_2_3_n88
        (T0 61832) (T1 5544) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_3_n89
        (T0 60504) (T1 6872) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_2_3_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_3_n90
        (T0 65192) (T1 2184) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_2_3_n91
        (T0 61808) (T1 5568) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_3_n92
        (T0 64664) (T1 2712) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_2_3_n93
        (T0 65288) (T1 2088) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_2_3_n94
        (T0 62240) (T1 5136) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_2_3_n95
        (T0 62736) (T1 4640) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_2_3_n96
        (T0 59984) (T1 7392) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_2_3_n97
        (T0 60608) (T1 6768) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_2_3_n98
        (T0 60932) (T1 6444) (TX 0)
        (TC 536) (IG 0)
      )
      (npu_inst_pe_1_2_3_n99
        (T0 60400) (T1 6976) (TX 0)
        (TC 660) (IG 0)
      )
      (npu_inst_pe_1_2_3_net4125
        (T0 61352) (T1 6024) (TX 0)
        (TC 6024) (IG 0)
      )
      (npu_inst_pe_1_2_3_net4131
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_2_3_sub_67_carry_1_
        (T0 1816) (T1 65560) (TX 0)
        (TC 788) (IG 0)
      )
      (npu_inst_pe_1_2_3_sub_67_carry_2_
        (T0 2564) (T1 64812) (TX 0)
        (TC 1066) (IG 0)
      )
      (npu_inst_pe_1_2_3_sub_67_carry_3_
        (T0 2160) (T1 65216) (TX 0)
        (TC 892) (IG 0)
      )
      (npu_inst_pe_1_2_3_sub_67_carry_4_
        (T0 2048) (T1 65328) (TX 0)
        (TC 842) (IG 0)
      )
      (npu_inst_pe_1_2_3_sub_67_carry_5_
        (T0 2036) (T1 65340) (TX 0)
        (TC 836) (IG 0)
      )
      (npu_inst_pe_1_2_3_sub_67_carry_6_
        (T0 2036) (T1 65340) (TX 0)
        (TC 836) (IG 0)
      )
      (npu_inst_pe_1_2_3_sub_67_carry_7_
        (T0 2036) (T1 65340) (TX 0)
        (TC 836) (IG 0)
      )
      (npu_inst_pe_1_2_4_N65
        (T0 59888) (T1 7488) (TX 0)
        (TC 868) (IG 0)
      )
      (npu_inst_pe_1_2_4_N66
        (T0 60288) (T1 7088) (TX 0)
        (TC 1012) (IG 0)
      )
      (npu_inst_pe_1_2_4_N67
        (T0 58896) (T1 8480) (TX 0)
        (TC 1034) (IG 0)
      )
      (npu_inst_pe_1_2_4_N68
        (T0 59912) (T1 7464) (TX 0)
        (TC 888) (IG 0)
      )
      (npu_inst_pe_1_2_4_N69
        (T0 59860) (T1 7516) (TX 0)
        (TC 842) (IG 0)
      )
      (npu_inst_pe_1_2_4_N70
        (T0 59760) (T1 7616) (TX 0)
        (TC 818) (IG 0)
      )
      (npu_inst_pe_1_2_4_N71
        (T0 59760) (T1 7616) (TX 0)
        (TC 818) (IG 0)
      )
      (npu_inst_pe_1_2_4_N72
        (T0 59760) (T1 7616) (TX 0)
        (TC 818) (IG 0)
      )
      (npu_inst_pe_1_2_4_N73
        (T0 59888) (T1 7488) (TX 0)
        (TC 868) (IG 0)
      )
      (npu_inst_pe_1_2_4_N74
        (T0 60708) (T1 6668) (TX 0)
        (TC 920) (IG 0)
      )
      (npu_inst_pe_1_2_4_N75
        (T0 60724) (T1 6652) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_2_4_N76
        (T0 61988) (T1 5388) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_2_4_N77
        (T0 62024) (T1 5352) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_2_4_N78
        (T0 62000) (T1 5376) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_2_4_N79
        (T0 62000) (T1 5376) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_2_4_N80
        (T0 62000) (T1 5376) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_2_4_N84
        (T0 56574) (T1 10802) (TX 0)
        (TC 2309) (IG 0)
      )
      (npu_inst_pe_1_2_4_N93
        (T0 62556) (T1 4820) (TX 0)
        (TC 1136) (IG 0)
      )
      (npu_inst_pe_1_2_4_N94
        (T0 62272) (T1 5104) (TX 0)
        (TC 1400) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_69_carry_1_
        (T0 66668) (T1 708) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_69_carry_2_
        (T0 66596) (T1 780) (TX 0)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_69_carry_3_
        (T0 66932) (T1 444) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_69_carry_4_
        (T0 67072) (T1 304) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_69_carry_5_
        (T0 67104) (T1 272) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_69_carry_6_
        (T0 67104) (T1 272) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_69_carry_7_
        (T0 67104) (T1 272) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_data_0_
        (T0 65044) (T1 2332) (TX 0)
        (TC 866) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_data_1_
        (T0 65468) (T1 1908) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_acc_0_
        (T0 60804) (T1 6572) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_acc_1_
        (T0 61764) (T1 5612) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_acc_2_
        (T0 60616) (T1 6760) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_acc_3_
        (T0 61824) (T1 5552) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_acc_4_
        (T0 61784) (T1 5592) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_acc_5_
        (T0 61728) (T1 5648) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_acc_6_
        (T0 61728) (T1 5648) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_acc_7_
        (T0 61728) (T1 5648) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_0__0_
        (T0 60296) (T1 7080) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_0__1_
        (T0 60536) (T1 6840) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_1__0_
        (T0 62520) (T1 4856) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_1__1_
        (T0 63368) (T1 4008) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_2__0_
        (T0 65072) (T1 2304) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_2__1_
        (T0 65672) (T1 1704) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_3__0_
        (T0 65168) (T1 2208) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_3__1_
        (T0 62648) (T1 4728) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_4__0_
        (T0 61832) (T1 5544) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_4__1_
        (T0 59984) (T1 7392) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_5__0_
        (T0 61448) (T1 5928) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_5__1_
        (T0 56552) (T1 10824) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_0__0_
        (T0 65480) (T1 1896) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_0__1_
        (T0 60848) (T1 6528) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_1__0_
        (T0 63008) (T1 4368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_1__1_
        (T0 60848) (T1 6528) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_2__0_
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_2__1_
        (T0 67328) (T1 48) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_3__0_
        (T0 65168) (T1 2208) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_3__1_
        (T0 60848) (T1 6528) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_4__0_
        (T0 62904) (T1 4472) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_4__1_
        (T0 63056) (T1 4320) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_5__0_
        (T0 62904) (T1 4472) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_5__1_
        (T0 60672) (T1 6704) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_2_4_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_4_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_4_n100
        (T0 60744) (T1 6632) (TX 0)
        (TC 852) (IG 0)
      )
      (npu_inst_pe_1_2_4_n101
        (T0 60016) (T1 7360) (TX 0)
        (TC 868) (IG 0)
      )
      (npu_inst_pe_1_2_4_n102
        (T0 60848) (T1 6528) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_n103
        (T0 60848) (T1 6528) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_n104
        (T0 67328) (T1 48) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_2_4_n105
        (T0 60848) (T1 6528) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_n106
        (T0 63056) (T1 4320) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_4_n107
        (T0 60672) (T1 6704) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_4_n108
        (T0 65480) (T1 1896) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_2_4_n109
        (T0 63008) (T1 4368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_4_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_4_n110
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_4_n111
        (T0 65168) (T1 2208) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_4_n112
        (T0 62904) (T1 4472) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_n113
        (T0 62904) (T1 4472) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_4_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_4_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_4_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_4_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_4_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_4_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_4_n13
        (T0 2332) (T1 65044) (TX 0)
        (TC 866) (IG 0)
      )
      (npu_inst_pe_1_2_4_n14
        (T0 1908) (T1 65468) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_2_4_n15
        (T0 61640) (T1 5736) (TX 0)
        (TC 1948) (IG 0)
      )
      (npu_inst_pe_1_2_4_n16
        (T0 65120) (T1 2256) (TX 0)
        (TC 978) (IG 0)
      )
      (npu_inst_pe_1_2_4_n17
        (T0 60476) (T1 6900) (TX 0)
        (TC 1130) (IG 0)
      )
      (npu_inst_pe_1_2_4_n18
        (T0 61400) (T1 5976) (TX 0)
        (TC 1272) (IG 0)
      )
      (npu_inst_pe_1_2_4_n19
        (T0 58268) (T1 9108) (TX 0)
        (TC 1494) (IG 0)
      )
      (npu_inst_pe_1_2_4_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_4_n20
        (T0 64160) (T1 3216) (TX 0)
        (TC 1586) (IG 0)
      )
      (npu_inst_pe_1_2_4_n21
        (T0 61712) (T1 5664) (TX 0)
        (TC 934) (IG 0)
      )
      (npu_inst_pe_1_2_4_n22
        (T0 62368) (T1 5008) (TX 0)
        (TC 1168) (IG 0)
      )
      (npu_inst_pe_1_2_4_n23
        (T0 61880) (T1 5496) (TX 0)
        (TC 1638) (IG 0)
      )
      (npu_inst_pe_1_2_4_n24
        (T0 64088) (T1 3288) (TX 0)
        (TC 1622) (IG 0)
      )
      (npu_inst_pe_1_2_4_n25
        (T0 60848) (T1 6528) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_2_4_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_2_4_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_2_4_n28
        (T0 61928) (T1 5448) (TX 0)
        (TC 846) (IG 0)
      )
      (npu_inst_pe_1_2_4_n29
        (T0 62904) (T1 4472) (TX 0)
        (TC 1112) (IG 0)
      )
      (npu_inst_pe_1_2_4_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_2_4_n30
        (T0 65192) (T1 2184) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_2_4_n31
        (T0 63308) (T1 4068) (TX 0)
        (TC 1124) (IG 0)
      )
      (npu_inst_pe_1_2_4_n32
        (T0 63312) (T1 4064) (TX 0)
        (TC 946) (IG 0)
      )
      (npu_inst_pe_1_2_4_n33
        (T0 60980) (T1 6396) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_2_4_n34
        (T0 60980) (T1 6396) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_2_4_n35
        (T0 60980) (T1 6396) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_2_4_n36
        (T0 61040) (T1 6336) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_2_4_n37
        (T0 4472) (T1 62904) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_4_n39
        (T0 6704) (T1 60672) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_4_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_2_4_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_4_n41
        (T0 4472) (T1 62904) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_4_n43
        (T0 4320) (T1 63056) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_4_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_4_n45
        (T0 2208) (T1 65168) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_4_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_4_n47
        (T0 6528) (T1 60848) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_4_n49
        (T0 2160) (T1 65216) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_2_4_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_2_4_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_4_n51
        (T0 48) (T1 67328) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_2_4_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_4_n53
        (T0 4368) (T1 63008) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_4_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_4_n55
        (T0 6528) (T1 60848) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_4_n57
        (T0 1896) (T1 65480) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_2_4_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_4_n59
        (T0 6528) (T1 60848) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_4_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_4_n61
        (T0 6692) (T1 60684) (TX 0)
        (TC 1714) (IG 0)
      )
      (npu_inst_pe_1_2_4_n62
        (T0 4940) (T1 62436) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_2_4_n63
        (T0 5676) (T1 61700) (TX 0)
        (TC 1528) (IG 0)
      )
      (npu_inst_pe_1_2_4_n64
        (T0 9100) (T1 58276) (TX 0)
        (TC 862) (IG 0)
      )
      (npu_inst_pe_1_2_4_n65
        (T0 4620) (T1 62756) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_2_4_n66
        (T0 6240) (T1 61136) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_2_4_n67
        (T0 1840) (T1 65536) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_2_4_n68
        (T0 3940) (T1 63436) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_2_4_n69
        (T0 1920) (T1 65456) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_4_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_4_n70
        (T0 1420) (T1 65956) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_2_4_n71
        (T0 4048) (T1 63328) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_2_4_n72
        (T0 3340) (T1 64036) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_2_4_n73
        (T0 4340) (T1 63036) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_2_4_n74
        (T0 5300) (T1 62076) (TX 0)
        (TC 530) (IG 0)
      )
      (npu_inst_pe_1_2_4_n75
        (T0 6396) (T1 60980) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_2_4_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_2_4_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_2_4_n78
        (T0 6396) (T1 60980) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_2_4_n79
        (T0 6396) (T1 60980) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_2_4_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_4_n80
        (T0 6336) (T1 61040) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_2_4_n81
        (T0 6316) (T1 61060) (TX 0)
        (TC 532) (IG 0)
      )
      (npu_inst_pe_1_2_4_n82
        (T0 7484) (T1 59892) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_2_4_n83
        (T0 6632) (T1 60744) (TX 0)
        (TC 852) (IG 0)
      )
      (npu_inst_pe_1_2_4_n84
        (T0 7360) (T1 60016) (TX 0)
        (TC 868) (IG 0)
      )
      (npu_inst_pe_1_2_4_n85
        (T0 59342) (T1 8034) (TX 0)
        (TC 2141) (IG 0)
      )
      (npu_inst_pe_1_2_4_n86
        (T0 61448) (T1 5928) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_2_4_n87
        (T0 56552) (T1 10824) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_4_n88
        (T0 61832) (T1 5544) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_2_4_n89
        (T0 59984) (T1 7392) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_4_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_4_n90
        (T0 65168) (T1 2208) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_2_4_n91
        (T0 62648) (T1 4728) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_4_n92
        (T0 65072) (T1 2304) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_2_4_n93
        (T0 65672) (T1 1704) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_2_4_n94
        (T0 62520) (T1 4856) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_4_n95
        (T0 63368) (T1 4008) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_4_n96
        (T0 59816) (T1 7560) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_2_4_n97
        (T0 61016) (T1 6360) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_2_4_n98
        (T0 61060) (T1 6316) (TX 0)
        (TC 532) (IG 0)
      )
      (npu_inst_pe_1_2_4_n99
        (T0 59892) (T1 7484) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_2_4_net4102
        (T0 61976) (T1 5400) (TX 0)
        (TC 5400) (IG 0)
      )
      (npu_inst_pe_1_2_4_net4108
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_67_carry_1_
        (T0 1624) (T1 65752) (TX 0)
        (TC 728) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_67_carry_2_
        (T0 2504) (T1 64872) (TX 0)
        (TC 1006) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_67_carry_3_
        (T0 2112) (T1 65264) (TX 0)
        (TC 862) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_67_carry_4_
        (T0 2012) (T1 65364) (TX 0)
        (TC 814) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_67_carry_5_
        (T0 1968) (T1 65408) (TX 0)
        (TC 796) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_67_carry_6_
        (T0 1968) (T1 65408) (TX 0)
        (TC 796) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_67_carry_7_
        (T0 1968) (T1 65408) (TX 0)
        (TC 796) (IG 0)
      )
      (npu_inst_pe_1_2_5_N65
        (T0 60996) (T1 6380) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_2_5_N66
        (T0 61248) (T1 6128) (TX 0)
        (TC 972) (IG 0)
      )
      (npu_inst_pe_1_2_5_N67
        (T0 60560) (T1 6816) (TX 0)
        (TC 936) (IG 0)
      )
      (npu_inst_pe_1_2_5_N68
        (T0 61568) (T1 5808) (TX 0)
        (TC 820) (IG 0)
      )
      (npu_inst_pe_1_2_5_N69
        (T0 61288) (T1 6088) (TX 0)
        (TC 770) (IG 0)
      )
      (npu_inst_pe_1_2_5_N70
        (T0 61152) (T1 6224) (TX 0)
        (TC 748) (IG 0)
      )
      (npu_inst_pe_1_2_5_N71
        (T0 61152) (T1 6224) (TX 0)
        (TC 748) (IG 0)
      )
      (npu_inst_pe_1_2_5_N72
        (T0 61152) (T1 6224) (TX 0)
        (TC 748) (IG 0)
      )
      (npu_inst_pe_1_2_5_N73
        (T0 60996) (T1 6380) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_2_5_N74
        (T0 61652) (T1 5724) (TX 0)
        (TC 886) (IG 0)
      )
      (npu_inst_pe_1_2_5_N75
        (T0 62216) (T1 5160) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_2_5_N76
        (T0 63420) (T1 3956) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_2_5_N77
        (T0 63308) (T1 4068) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_2_5_N78
        (T0 63216) (T1 4160) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_2_5_N79
        (T0 63216) (T1 4160) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_2_5_N80
        (T0 63216) (T1 4160) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_2_5_N84
        (T0 56574) (T1 10802) (TX 0)
        (TC 2309) (IG 0)
      )
      (npu_inst_pe_1_2_5_N93
        (T0 57104) (T1 10272) (TX 0)
        (TC 2008) (IG 0)
      )
      (npu_inst_pe_1_2_5_N94
        (T0 60784) (T1 6592) (TX 0)
        (TC 1966) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_69_carry_1_
        (T0 66628) (T1 748) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_69_carry_2_
        (T0 66604) (T1 772) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_69_carry_3_
        (T0 66948) (T1 428) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_69_carry_4_
        (T0 67088) (T1 288) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_69_carry_5_
        (T0 67112) (T1 264) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_69_carry_6_
        (T0 67112) (T1 264) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_69_carry_7_
        (T0 67112) (T1 264) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_data_0_
        (T0 64836) (T1 2540) (TX 0)
        (TC 878) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_data_1_
        (T0 65776) (T1 1600) (TX 0)
        (TC 648) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_acc_0_
        (T0 62040) (T1 5336) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_acc_1_
        (T0 62456) (T1 4920) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_acc_2_
        (T0 62132) (T1 5244) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_acc_3_
        (T0 63272) (T1 4104) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_acc_4_
        (T0 63068) (T1 4308) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_acc_5_
        (T0 62952) (T1 4424) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_acc_6_
        (T0 62952) (T1 4424) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_acc_7_
        (T0 62952) (T1 4424) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_0__0_
        (T0 59072) (T1 8304) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_0__1_
        (T0 62072) (T1 5304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_1__0_
        (T0 63224) (T1 4152) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_1__1_
        (T0 64376) (T1 3000) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_2__0_
        (T0 64976) (T1 2400) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_2__1_
        (T0 65672) (T1 1704) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_3__0_
        (T0 65120) (T1 2256) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_3__1_
        (T0 63752) (T1 3624) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_4__0_
        (T0 62576) (T1 4800) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_4__1_
        (T0 59936) (T1 7440) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_5__0_
        (T0 61088) (T1 6288) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_5__1_
        (T0 56576) (T1 10800) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_0__0_
        (T0 51848) (T1 15528) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_0__1_
        (T0 60848) (T1 6528) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_1__0_
        (T0 55904) (T1 11472) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_1__1_
        (T0 62832) (T1 4544) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_2__0_
        (T0 64608) (T1 2768) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_2__1_
        (T0 67328) (T1 48) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_3__0_
        (T0 62960) (T1 4416) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_3__1_
        (T0 58712) (T1 8664) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_4__0_
        (T0 60128) (T1 7248) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_4__1_
        (T0 58736) (T1 8640) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_5__0_
        (T0 58200) (T1 9176) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_5__1_
        (T0 56232) (T1 11144) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_2_5_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_5_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_5_n100
        (T0 61608) (T1 5768) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_2_5_n101
        (T0 61164) (T1 6212) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_2_5_n102
        (T0 60848) (T1 6528) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_5_n103
        (T0 62832) (T1 4544) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_n104
        (T0 67328) (T1 48) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_2_5_n105
        (T0 58712) (T1 8664) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_5_n106
        (T0 58736) (T1 8640) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_2_5_n107
        (T0 56232) (T1 11144) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_n108
        (T0 51848) (T1 15528) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_2_5_n109
        (T0 55904) (T1 11472) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_5_n110
        (T0 64608) (T1 2768) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_5_n111
        (T0 62960) (T1 4416) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_5_n112
        (T0 60128) (T1 7248) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_5_n113
        (T0 58200) (T1 9176) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_5_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_5_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_5_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_5_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_5_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_5_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_5_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_5_n13
        (T0 2540) (T1 64836) (TX 0)
        (TC 878) (IG 0)
      )
      (npu_inst_pe_1_2_5_n14
        (T0 1600) (T1 65776) (TX 0)
        (TC 648) (IG 0)
      )
      (npu_inst_pe_1_2_5_n15
        (T0 61832) (T1 5544) (TX 0)
        (TC 1952) (IG 0)
      )
      (npu_inst_pe_1_2_5_n16
        (T0 65048) (T1 2328) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_2_5_n17
        (T0 59960) (T1 7416) (TX 0)
        (TC 1180) (IG 0)
      )
      (npu_inst_pe_1_2_5_n18
        (T0 60864) (T1 6512) (TX 0)
        (TC 1290) (IG 0)
      )
      (npu_inst_pe_1_2_5_n19
        (T0 58256) (T1 9120) (TX 0)
        (TC 1350) (IG 0)
      )
      (npu_inst_pe_1_2_5_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_5_n20
        (T0 64712) (T1 2664) (TX 0)
        (TC 1322) (IG 0)
      )
      (npu_inst_pe_1_2_5_n21
        (T0 63224) (T1 4152) (TX 0)
        (TC 916) (IG 0)
      )
      (npu_inst_pe_1_2_5_n22
        (T0 63720) (T1 3656) (TX 0)
        (TC 1060) (IG 0)
      )
      (npu_inst_pe_1_2_5_n23
        (T0 57488) (T1 9888) (TX 0)
        (TC 2724) (IG 0)
      )
      (npu_inst_pe_1_2_5_n24
        (T0 63020) (T1 4356) (TX 0)
        (TC 2168) (IG 0)
      )
      (npu_inst_pe_1_2_5_n25
        (T0 61844) (T1 5532) (TX 0)
        (TC 652) (IG 0)
      )
      (npu_inst_pe_1_2_5_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_2_5_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_2_5_n28
        (T0 62236) (T1 5140) (TX 0)
        (TC 1236) (IG 0)
      )
      (npu_inst_pe_1_2_5_n29
        (T0 58928) (T1 8448) (TX 0)
        (TC 1794) (IG 0)
      )
      (npu_inst_pe_1_2_5_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_2_5_n30
        (T0 63780) (T1 3596) (TX 0)
        (TC 1750) (IG 0)
      )
      (npu_inst_pe_1_2_5_n31
        (T0 52916) (T1 14460) (TX 0)
        (TC 712) (IG 0)
      )
      (npu_inst_pe_1_2_5_n32
        (T0 55740) (T1 11636) (TX 0)
        (TC 1572) (IG 0)
      )
      (npu_inst_pe_1_2_5_n33
        (T0 62276) (T1 5100) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_2_5_n34
        (T0 62276) (T1 5100) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_2_5_n35
        (T0 62276) (T1 5100) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_2_5_n36
        (T0 62396) (T1 4980) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_2_5_n37
        (T0 9176) (T1 58200) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_5_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_5_n39
        (T0 11144) (T1 56232) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_2_5_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_5_n41
        (T0 7248) (T1 60128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_5_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_5_n43
        (T0 8640) (T1 58736) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_2_5_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_5_n45
        (T0 4416) (T1 62960) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_5_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_5_n47
        (T0 8664) (T1 58712) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_5_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_5_n49
        (T0 2768) (T1 64608) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_5_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_2_5_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_5_n51
        (T0 48) (T1 67328) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_2_5_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_5_n53
        (T0 11472) (T1 55904) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_5_n55
        (T0 4544) (T1 62832) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_5_n57
        (T0 15528) (T1 51848) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_2_5_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_5_n59
        (T0 6528) (T1 60848) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_5_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_5_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_5_n61
        (T0 6200) (T1 61176) (TX 0)
        (TC 1686) (IG 0)
      )
      (npu_inst_pe_1_2_5_n62
        (T0 5240) (T1 62136) (TX 0)
        (TC 524) (IG 0)
      )
      (npu_inst_pe_1_2_5_n63
        (T0 5152) (T1 62224) (TX 0)
        (TC 1386) (IG 0)
      )
      (npu_inst_pe_1_2_5_n64
        (T0 9080) (T1 58296) (TX 0)
        (TC 860) (IG 0)
      )
      (npu_inst_pe_1_2_5_n65
        (T0 4000) (T1 63376) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_2_5_n66
        (T0 6280) (T1 61096) (TX 0)
        (TC 580) (IG 0)
      )
      (npu_inst_pe_1_2_5_n67
        (T0 1880) (T1 65496) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_2_5_n68
        (T0 3020) (T1 64356) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_2_5_n69
        (T0 2000) (T1 65376) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_2_5_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_5_n70
        (T0 1420) (T1 65956) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_2_5_n71
        (T0 3460) (T1 63916) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_2_5_n72
        (T0 2500) (T1 64876) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_2_5_n73
        (T0 4940) (T1 62436) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_2_5_n74
        (T0 4420) (T1 62956) (TX 0)
        (TC 442) (IG 0)
      )
      (npu_inst_pe_1_2_5_n75
        (T0 5100) (T1 62276) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_2_5_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_2_5_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_2_5_n78
        (T0 5100) (T1 62276) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_2_5_n79
        (T0 5100) (T1 62276) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_2_5_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_5_n80
        (T0 4980) (T1 62396) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_2_5_n81
        (T0 4764) (T1 62612) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_2_5_n82
        (T0 5952) (T1 61424) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_2_5_n83
        (T0 5768) (T1 61608) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_2_5_n84
        (T0 6212) (T1 61164) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_2_5_n85
        (T0 59342) (T1 8034) (TX 0)
        (TC 2141) (IG 0)
      )
      (npu_inst_pe_1_2_5_n86
        (T0 61088) (T1 6288) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_2_5_n87
        (T0 56576) (T1 10800) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_2_5_n88
        (T0 62576) (T1 4800) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_2_5_n89
        (T0 59936) (T1 7440) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_2_5_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_5_n90
        (T0 65120) (T1 2256) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_5_n91
        (T0 63752) (T1 3624) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_2_5_n92
        (T0 64976) (T1 2400) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_2_5_n93
        (T0 65672) (T1 1704) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_5_n94
        (T0 63224) (T1 4152) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_5_n95
        (T0 64376) (T1 3000) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_2_5_n96
        (T0 59552) (T1 7824) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_2_5_n97
        (T0 62072) (T1 5304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_5_n98
        (T0 62612) (T1 4764) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_2_5_n99
        (T0 61424) (T1 5952) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_2_5_net4079
        (T0 61976) (T1 5400) (TX 0)
        (TC 5400) (IG 0)
      )
      (npu_inst_pe_1_2_5_net4085
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_67_carry_1_
        (T0 1792) (T1 65584) (TX 0)
        (TC 742) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_67_carry_2_
        (T0 2300) (T1 65076) (TX 0)
        (TC 930) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_67_carry_3_
        (T0 1936) (T1 65440) (TX 0)
        (TC 776) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_67_carry_4_
        (T0 1820) (T1 65556) (TX 0)
        (TC 726) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_67_carry_5_
        (T0 1800) (T1 65576) (TX 0)
        (TC 716) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_67_carry_6_
        (T0 1800) (T1 65576) (TX 0)
        (TC 716) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_67_carry_7_
        (T0 1800) (T1 65576) (TX 0)
        (TC 716) (IG 0)
      )
      (npu_inst_pe_1_2_6_N65
        (T0 61400) (T1 5976) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_2_6_N66
        (T0 61180) (T1 6196) (TX 0)
        (TC 916) (IG 0)
      )
      (npu_inst_pe_1_2_6_N67
        (T0 61144) (T1 6232) (TX 0)
        (TC 866) (IG 0)
      )
      (npu_inst_pe_1_2_6_N68
        (T0 62036) (T1 5340) (TX 0)
        (TC 710) (IG 0)
      )
      (npu_inst_pe_1_2_6_N69
        (T0 61456) (T1 5920) (TX 0)
        (TC 674) (IG 0)
      )
      (npu_inst_pe_1_2_6_N70
        (T0 61460) (T1 5916) (TX 0)
        (TC 658) (IG 0)
      )
      (npu_inst_pe_1_2_6_N71
        (T0 61460) (T1 5916) (TX 0)
        (TC 658) (IG 0)
      )
      (npu_inst_pe_1_2_6_N72
        (T0 61460) (T1 5916) (TX 0)
        (TC 658) (IG 0)
      )
      (npu_inst_pe_1_2_6_N73
        (T0 61400) (T1 5976) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_2_6_N74
        (T0 61424) (T1 5952) (TX 0)
        (TC 812) (IG 0)
      )
      (npu_inst_pe_1_2_6_N75
        (T0 62332) (T1 5044) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_2_6_N76
        (T0 63520) (T1 3856) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_2_6_N77
        (T0 63100) (T1 4276) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_6_N78
        (T0 63120) (T1 4256) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_2_6_N79
        (T0 63120) (T1 4256) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_2_6_N80
        (T0 63120) (T1 4256) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_2_6_N84
        (T0 56574) (T1 10802) (TX 0)
        (TC 2309) (IG 0)
      )
      (npu_inst_pe_1_2_6_N93
        (T0 57432) (T1 9944) (TX 0)
        (TC 2490) (IG 0)
      )
      (npu_inst_pe_1_2_6_N94
        (T0 59508) (T1 7868) (TX 0)
        (TC 1556) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_69_carry_1_
        (T0 66772) (T1 604) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_69_carry_2_
        (T0 66712) (T1 664) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_69_carry_3_
        (T0 67060) (T1 316) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_69_carry_4_
        (T0 67176) (T1 200) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_69_carry_5_
        (T0 67180) (T1 196) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_69_carry_6_
        (T0 67180) (T1 196) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_69_carry_7_
        (T0 67180) (T1 196) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_data_0_
        (T0 65396) (T1 1980) (TX 0)
        (TC 714) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_data_1_
        (T0 65940) (T1 1436) (TX 0)
        (TC 628) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_acc_0_
        (T0 62172) (T1 5204) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_acc_1_
        (T0 62136) (T1 5240) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_acc_2_
        (T0 62364) (T1 5012) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_acc_3_
        (T0 63436) (T1 3940) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_acc_4_
        (T0 62908) (T1 4468) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_acc_5_
        (T0 62924) (T1 4452) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_acc_6_
        (T0 62924) (T1 4452) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_acc_7_
        (T0 62924) (T1 4452) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_0__0_
        (T0 61832) (T1 5544) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_0__1_
        (T0 63128) (T1 4248) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_1__0_
        (T0 65024) (T1 2352) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_1__1_
        (T0 65120) (T1 2256) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_2__0_
        (T0 65384) (T1 1992) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_2__1_
        (T0 64472) (T1 2904) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_3__0_
        (T0 65528) (T1 1848) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_3__1_
        (T0 64808) (T1 2568) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_4__0_
        (T0 63680) (T1 3696) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_4__1_
        (T0 61856) (T1 5520) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_5__0_
        (T0 61352) (T1 6024) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_5__1_
        (T0 58208) (T1 9168) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_0__0_
        (T0 53568) (T1 13808) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_0__1_
        (T0 56504) (T1 10872) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_1__0_
        (T0 60704) (T1 6672) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_1__1_
        (T0 60048) (T1 7328) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_2__0_
        (T0 66792) (T1 584) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_2__1_
        (T0 67032) (T1 344) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_3__0_
        (T0 60488) (T1 6888) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_3__1_
        (T0 62648) (T1 4728) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_4__0_
        (T0 55952) (T1 11424) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_4__1_
        (T0 56576) (T1 10800) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_5__0_
        (T0 60072) (T1 7304) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_5__1_
        (T0 53744) (T1 13632) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_2_6_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_6_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_6_n100
        (T0 61400) (T1 5976) (TX 0)
        (TC 748) (IG 0)
      )
      (npu_inst_pe_1_2_6_n101
        (T0 61512) (T1 5864) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_2_6_n102
        (T0 56504) (T1 10872) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_n103
        (T0 60048) (T1 7328) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_n104
        (T0 67032) (T1 344) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_2_6_n105
        (T0 62648) (T1 4728) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_6_n106
        (T0 56576) (T1 10800) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_2_6_n107
        (T0 53744) (T1 13632) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_n108
        (T0 53568) (T1 13808) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_6_n109
        (T0 60704) (T1 6672) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_6_n110
        (T0 66792) (T1 584) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_6_n111
        (T0 60488) (T1 6888) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_6_n112
        (T0 55952) (T1 11424) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_6_n113
        (T0 60072) (T1 7304) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_6_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_6_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_6_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_6_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_6_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_6_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_6_n13
        (T0 1980) (T1 65396) (TX 0)
        (TC 714) (IG 0)
      )
      (npu_inst_pe_1_2_6_n14
        (T0 1436) (T1 65940) (TX 0)
        (TC 628) (IG 0)
      )
      (npu_inst_pe_1_2_6_n15
        (T0 62756) (T1 4620) (TX 0)
        (TC 1910) (IG 0)
      )
      (npu_inst_pe_1_2_6_n16
        (T0 65456) (T1 1920) (TX 0)
        (TC 788) (IG 0)
      )
      (npu_inst_pe_1_2_6_n17
        (T0 62528) (T1 4848) (TX 0)
        (TC 1078) (IG 0)
      )
      (npu_inst_pe_1_2_6_n18
        (T0 62904) (T1 4472) (TX 0)
        (TC 1094) (IG 0)
      )
      (npu_inst_pe_1_2_6_n19
        (T0 60032) (T1 7344) (TX 0)
        (TC 1122) (IG 0)
      )
      (npu_inst_pe_1_2_6_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_6_n20
        (T0 64400) (T1 2976) (TX 0)
        (TC 1238) (IG 0)
      )
      (npu_inst_pe_1_2_6_n21
        (T0 64124) (T1 3252) (TX 0)
        (TC 808) (IG 0)
      )
      (npu_inst_pe_1_2_6_n22
        (T0 64376) (T1 3000) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_6_n23
        (T0 55160) (T1 12216) (TX 0)
        (TC 738) (IG 0)
      )
      (npu_inst_pe_1_2_6_n24
        (T0 64836) (T1 2540) (TX 0)
        (TC 1256) (IG 0)
      )
      (npu_inst_pe_1_2_6_n25
        (T0 58520) (T1 8856) (TX 0)
        (TC 2294) (IG 0)
      )
      (npu_inst_pe_1_2_6_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_2_6_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_2_6_n28
        (T0 60628) (T1 6748) (TX 0)
        (TC 2004) (IG 0)
      )
      (npu_inst_pe_1_2_6_n29
        (T0 57776) (T1 9600) (TX 0)
        (TC 3380) (IG 0)
      )
      (npu_inst_pe_1_2_6_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_2_6_n30
        (T0 63636) (T1 3740) (TX 0)
        (TC 1694) (IG 0)
      )
      (npu_inst_pe_1_2_6_n31
        (T0 55788) (T1 11588) (TX 0)
        (TC 1270) (IG 0)
      )
      (npu_inst_pe_1_2_6_n32
        (T0 57508) (T1 9868) (TX 0)
        (TC 1724) (IG 0)
      )
      (npu_inst_pe_1_2_6_n33
        (T0 62384) (T1 4992) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_2_6_n34
        (T0 62384) (T1 4992) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_2_6_n35
        (T0 62384) (T1 4992) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_2_6_n36
        (T0 62368) (T1 5008) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_2_6_n37
        (T0 7304) (T1 60072) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_6_n39
        (T0 13632) (T1 53744) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_2_6_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_6_n41
        (T0 11424) (T1 55952) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_6_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_6_n43
        (T0 10800) (T1 56576) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_2_6_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_6_n45
        (T0 6888) (T1 60488) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_6_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_6_n47
        (T0 4728) (T1 62648) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_6_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_6_n49
        (T0 584) (T1 66792) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_6_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_2_6_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_6_n51
        (T0 344) (T1 67032) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_2_6_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_6_n53
        (T0 6672) (T1 60704) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_6_n55
        (T0 7328) (T1 60048) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_6_n57
        (T0 13808) (T1 53568) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_6_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_6_n59
        (T0 10872) (T1 56504) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_6_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_6_n61
        (T0 5484) (T1 61892) (TX 0)
        (TC 1444) (IG 0)
      )
      (npu_inst_pe_1_2_6_n62
        (T0 5100) (T1 62276) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_2_6_n63
        (T0 4364) (T1 63012) (TX 0)
        (TC 1258) (IG 0)
      )
      (npu_inst_pe_1_2_6_n64
        (T0 7640) (T1 59736) (TX 0)
        (TC 764) (IG 0)
      )
      (npu_inst_pe_1_2_6_n65
        (T0 3080) (T1 64296) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_2_6_n66
        (T0 4600) (T1 62776) (TX 0)
        (TC 460) (IG 0)
      )
      (npu_inst_pe_1_2_6_n67
        (T0 1540) (T1 65836) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_6_n68
        (T0 2140) (T1 65236) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_2_6_n69
        (T0 1660) (T1 65716) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_2_6_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_6_n70
        (T0 2500) (T1 64876) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_2_6_n71
        (T0 1960) (T1 65416) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_2_6_n72
        (T0 1880) (T1 65496) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_2_6_n73
        (T0 3120) (T1 64256) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_2_6_n74
        (T0 3540) (T1 63836) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_2_6_n75
        (T0 4992) (T1 62384) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_2_6_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_2_6_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_2_6_n78
        (T0 4992) (T1 62384) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_2_6_n79
        (T0 4992) (T1 62384) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_2_6_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_6_n80
        (T0 5008) (T1 62368) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_2_6_n81
        (T0 4488) (T1 62888) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_2_6_n82
        (T0 5540) (T1 61836) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_2_6_n83
        (T0 5976) (T1 61400) (TX 0)
        (TC 748) (IG 0)
      )
      (npu_inst_pe_1_2_6_n84
        (T0 5864) (T1 61512) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_2_6_n85
        (T0 59342) (T1 8034) (TX 0)
        (TC 2141) (IG 0)
      )
      (npu_inst_pe_1_2_6_n86
        (T0 61352) (T1 6024) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_2_6_n87
        (T0 58208) (T1 9168) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_2_6_n88
        (T0 63680) (T1 3696) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_2_6_n89
        (T0 61856) (T1 5520) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_2_6_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_6_n90
        (T0 65528) (T1 1848) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_6_n91
        (T0 64808) (T1 2568) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_6_n92
        (T0 65384) (T1 1992) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_2_6_n93
        (T0 64472) (T1 2904) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_2_6_n94
        (T0 65024) (T1 2352) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_6_n95
        (T0 65120) (T1 2256) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_2_6_n96
        (T0 61344) (T1 6032) (TX 0)
        (TC 524) (IG 0)
      )
      (npu_inst_pe_1_2_6_n97
        (T0 63128) (T1 4248) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_2_6_n98
        (T0 62888) (T1 4488) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_2_6_n99
        (T0 61836) (T1 5540) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_2_6_net4056
        (T0 61976) (T1 5400) (TX 0)
        (TC 5400) (IG 0)
      )
      (npu_inst_pe_1_2_6_net4062
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_67_carry_1_
        (T0 1376) (T1 66000) (TX 0)
        (TC 604) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_67_carry_2_
        (T0 1884) (T1 65492) (TX 0)
        (TC 808) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_67_carry_3_
        (T0 1552) (T1 65824) (TX 0)
        (TC 648) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_67_carry_4_
        (T0 1476) (T1 65900) (TX 0)
        (TC 610) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_67_carry_5_
        (T0 1464) (T1 65912) (TX 0)
        (TC 604) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_67_carry_6_
        (T0 1464) (T1 65912) (TX 0)
        (TC 604) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_67_carry_7_
        (T0 1464) (T1 65912) (TX 0)
        (TC 604) (IG 0)
      )
      (npu_inst_pe_1_2_7_N65
        (T0 62420) (T1 4956) (TX 0)
        (TC 606) (IG 0)
      )
      (npu_inst_pe_1_2_7_N66
        (T0 61148) (T1 6228) (TX 0)
        (TC 860) (IG 0)
      )
      (npu_inst_pe_1_2_7_N67
        (T0 60560) (T1 6816) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_2_7_N68
        (T0 61656) (T1 5720) (TX 0)
        (TC 662) (IG 0)
      )
      (npu_inst_pe_1_2_7_N69
        (T0 60892) (T1 6484) (TX 0)
        (TC 598) (IG 0)
      )
      (npu_inst_pe_1_2_7_N70
        (T0 60952) (T1 6424) (TX 0)
        (TC 588) (IG 0)
      )
      (npu_inst_pe_1_2_7_N71
        (T0 60952) (T1 6424) (TX 0)
        (TC 588) (IG 0)
      )
      (npu_inst_pe_1_2_7_N72
        (T0 60952) (T1 6424) (TX 0)
        (TC 588) (IG 0)
      )
      (npu_inst_pe_1_2_7_N73
        (T0 62420) (T1 4956) (TX 0)
        (TC 606) (IG 0)
      )
      (npu_inst_pe_1_2_7_N74
        (T0 61648) (T1 5728) (TX 0)
        (TC 756) (IG 0)
      )
      (npu_inst_pe_1_2_7_N75
        (T0 61948) (T1 5428) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_2_7_N76
        (T0 63156) (T1 4220) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_2_7_N77
        (T0 62604) (T1 4772) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_2_7_N78
        (T0 62684) (T1 4692) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_2_7_N79
        (T0 62684) (T1 4692) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_2_7_N80
        (T0 62684) (T1 4692) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_2_7_N84
        (T0 56574) (T1 10802) (TX 0)
        (TC 2309) (IG 0)
      )
      (npu_inst_pe_1_2_7_N93
        (T0 60704) (T1 6672) (TX 0)
        (TC 1976) (IG 0)
      )
      (npu_inst_pe_1_2_7_N94
        (T0 60804) (T1 6572) (TX 0)
        (TC 1498) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_69_carry_1_
        (T0 66748) (T1 628) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_69_carry_2_
        (T0 66708) (T1 668) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_69_carry_3_
        (T0 67004) (T1 372) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_69_carry_4_
        (T0 67128) (T1 248) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_69_carry_5_
        (T0 67140) (T1 236) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_69_carry_6_
        (T0 67140) (T1 236) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_69_carry_7_
        (T0 67140) (T1 236) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_data_0_
        (T0 65516) (T1 1860) (TX 0)
        (TC 562) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_data_1_
        (T0 65936) (T1 1440) (TX 0)
        (TC 562) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_acc_0_
        (T0 63024) (T1 4352) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_acc_1_
        (T0 62380) (T1 4996) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_acc_2_
        (T0 61872) (T1 5504) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_acc_3_
        (T0 63032) (T1 4344) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_acc_4_
        (T0 62380) (T1 4996) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_acc_5_
        (T0 62448) (T1 4928) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_acc_6_
        (T0 62448) (T1 4928) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_acc_7_
        (T0 62448) (T1 4928) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_0__0_
        (T0 62520) (T1 4856) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_0__1_
        (T0 64136) (T1 3240) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_1__0_
        (T0 66128) (T1 1248) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_1__1_
        (T0 65784) (T1 1592) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_2__0_
        (T0 64688) (T1 2688) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_2__1_
        (T0 64232) (T1 3144) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_3__0_
        (T0 66608) (T1 768) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_3__1_
        (T0 63632) (T1 3744) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_4__0_
        (T0 65072) (T1 2304) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_4__1_
        (T0 62544) (T1 4832) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_5__0_
        (T0 62624) (T1 4752) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_5__1_
        (T0 57392) (T1 9984) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_0__0_
        (T0 60528) (T1 6848) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_0__1_
        (T0 60168) (T1 7208) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_1__0_
        (T0 60248) (T1 7128) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_1__1_
        (T0 64560) (T1 2816) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_2__0_
        (T0 61904) (T1 5472) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_2__1_
        (T0 64752) (T1 2624) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_3__0_
        (T0 66968) (T1 408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_3__1_
        (T0 64112) (T1 3264) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_4__0_
        (T0 60704) (T1 6672) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_4__1_
        (T0 58376) (T1 9000) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_5__0_
        (T0 62432) (T1 4944) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_5__1_
        (T0 52880) (T1 14496) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_2_7_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_7_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_7_n100
        (T0 61508) (T1 5868) (TX 0)
        (TC 732) (IG 0)
      )
      (npu_inst_pe_1_2_7_n101
        (T0 62528) (T1 4848) (TX 0)
        (TC 606) (IG 0)
      )
      (npu_inst_pe_1_2_7_n102
        (T0 60168) (T1 7208) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_n103
        (T0 64560) (T1 2816) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_7_n104
        (T0 64752) (T1 2624) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_7_n105
        (T0 64112) (T1 3264) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_7_n106
        (T0 58376) (T1 9000) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_2_7_n107
        (T0 52880) (T1 14496) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_n108
        (T0 60528) (T1 6848) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_2_7_n109
        (T0 60248) (T1 7128) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_7_n110
        (T0 61904) (T1 5472) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_2_7_n111
        (T0 66968) (T1 408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n112
        (T0 60704) (T1 6672) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_7_n113
        (T0 62432) (T1 4944) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_7_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_7_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_7_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_7_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_7_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_7_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_7_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_7_n13
        (T0 1860) (T1 65516) (TX 0)
        (TC 562) (IG 0)
      )
      (npu_inst_pe_1_2_7_n14
        (T0 1440) (T1 65936) (TX 0)
        (TC 562) (IG 0)
      )
      (npu_inst_pe_1_2_7_n15
        (T0 63848) (T1 3528) (TX 0)
        (TC 1554) (IG 0)
      )
      (npu_inst_pe_1_2_7_n16
        (T0 65648) (T1 1728) (TX 0)
        (TC 854) (IG 0)
      )
      (npu_inst_pe_1_2_7_n17
        (T0 63216) (T1 4160) (TX 0)
        (TC 970) (IG 0)
      )
      (npu_inst_pe_1_2_7_n18
        (T0 63288) (T1 4088) (TX 0)
        (TC 990) (IG 0)
      )
      (npu_inst_pe_1_2_7_n19
        (T0 60204) (T1 7172) (TX 0)
        (TC 1302) (IG 0)
      )
      (npu_inst_pe_1_2_7_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_7_n20
        (T0 64172) (T1 3204) (TX 0)
        (TC 1592) (IG 0)
      )
      (npu_inst_pe_1_2_7_n21
        (T0 64964) (T1 2412) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_2_7_n22
        (T0 64700) (T1 2676) (TX 0)
        (TC 848) (IG 0)
      )
      (npu_inst_pe_1_2_7_n23
        (T0 55628) (T1 11748) (TX 0)
        (TC 1404) (IG 0)
      )
      (npu_inst_pe_1_2_7_n24
        (T0 64428) (T1 2948) (TX 0)
        (TC 1460) (IG 0)
      )
      (npu_inst_pe_1_2_7_n25
        (T0 62364) (T1 5012) (TX 0)
        (TC 1274) (IG 0)
      )
      (npu_inst_pe_1_2_7_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_2_7_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_2_7_n28
        (T0 63052) (T1 4324) (TX 0)
        (TC 1396) (IG 0)
      )
      (npu_inst_pe_1_2_7_n29
        (T0 61808) (T1 5568) (TX 0)
        (TC 2754) (IG 0)
      )
      (npu_inst_pe_1_2_7_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_2_7_n30
        (T0 64196) (T1 3180) (TX 0)
        (TC 1340) (IG 0)
      )
      (npu_inst_pe_1_2_7_n31
        (T0 59628) (T1 7748) (TX 0)
        (TC 1858) (IG 0)
      )
      (npu_inst_pe_1_2_7_n32
        (T0 60644) (T1 6732) (TX 0)
        (TC 1676) (IG 0)
      )
      (npu_inst_pe_1_2_7_n33
        (T0 62016) (T1 5360) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_2_7_n34
        (T0 62016) (T1 5360) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_2_7_n35
        (T0 62016) (T1 5360) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_2_7_n36
        (T0 61948) (T1 5428) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_2_7_n37
        (T0 4944) (T1 62432) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_7_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_7_n39
        (T0 14496) (T1 52880) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_2_7_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_7_n41
        (T0 6672) (T1 60704) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_7_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_7_n43
        (T0 9000) (T1 58376) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_2_7_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_7_n45
        (T0 408) (T1 66968) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_7_n47
        (T0 3264) (T1 64112) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_7_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_7_n49
        (T0 5472) (T1 61904) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_2_7_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_2_7_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_7_n51
        (T0 2624) (T1 64752) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_7_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_7_n53
        (T0 7128) (T1 60248) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_7_n55
        (T0 2816) (T1 64560) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_2_7_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_7_n57
        (T0 6848) (T1 60528) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_2_7_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_7_n59
        (T0 7208) (T1 60168) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_7_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_7_n61
        (T0 4616) (T1 62760) (TX 0)
        (TC 1194) (IG 0)
      )
      (npu_inst_pe_1_2_7_n62
        (T0 3960) (T1 63416) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_2_7_n63
        (T0 4260) (T1 63116) (TX 0)
        (TC 1236) (IG 0)
      )
      (npu_inst_pe_1_2_7_n64
        (T0 8400) (T1 58976) (TX 0)
        (TC 792) (IG 0)
      )
      (npu_inst_pe_1_2_7_n65
        (T0 1920) (T1 65456) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_7_n66
        (T0 4028) (T1 63348) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_2_7_n67
        (T0 640) (T1 66736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_n68
        (T0 3200) (T1 64176) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_2_7_n69
        (T0 2240) (T1 65136) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_7_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_7_n70
        (T0 2620) (T1 64756) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_2_7_n71
        (T0 1040) (T1 66336) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_2_7_n72
        (T0 1328) (T1 66048) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_2_7_n73
        (T0 2200) (T1 65176) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_2_7_n74
        (T0 2700) (T1 64676) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_2_7_n75
        (T0 5360) (T1 62016) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_2_7_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_2_7_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_2_7_n78
        (T0 5360) (T1 62016) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_2_7_n79
        (T0 5360) (T1 62016) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_2_7_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_2_7_n80
        (T0 5428) (T1 61948) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_2_7_n81
        (T0 4776) (T1 62600) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_2_7_n82
        (T0 5896) (T1 61480) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_2_7_n83
        (T0 5868) (T1 61508) (TX 0)
        (TC 732) (IG 0)
      )
      (npu_inst_pe_1_2_7_n84
        (T0 4848) (T1 62528) (TX 0)
        (TC 606) (IG 0)
      )
      (npu_inst_pe_1_2_7_n85
        (T0 59342) (T1 8034) (TX 0)
        (TC 2141) (IG 0)
      )
      (npu_inst_pe_1_2_7_n86
        (T0 62624) (T1 4752) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_2_7_n87
        (T0 57392) (T1 9984) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_2_7_n88
        (T0 65072) (T1 2304) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_7_n89
        (T0 62544) (T1 4832) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_7_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_7_n90
        (T0 66608) (T1 768) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_7_n91
        (T0 63632) (T1 3744) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_2_7_n92
        (T0 64688) (T1 2688) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_2_7_n93
        (T0 64232) (T1 3144) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_7_n94
        (T0 66128) (T1 1248) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_2_7_n95
        (T0 65784) (T1 1592) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_2_7_n96
        (T0 62520) (T1 4856) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_2_7_n97
        (T0 64136) (T1 3240) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_2_7_n98
        (T0 62600) (T1 4776) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_2_7_n99
        (T0 61480) (T1 5896) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_2_7_net4033
        (T0 61976) (T1 5400) (TX 0)
        (TC 5400) (IG 0)
      )
      (npu_inst_pe_1_2_7_net4039
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_2_7_sub_67_carry_1_
        (T0 1232) (T1 66144) (TX 0)
        (TC 506) (IG 0)
      )
      (npu_inst_pe_1_2_7_sub_67_carry_2_
        (T0 1952) (T1 65424) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_2_7_sub_67_carry_3_
        (T0 1632) (T1 65744) (TX 0)
        (TC 604) (IG 0)
      )
      (npu_inst_pe_1_2_7_sub_67_carry_4_
        (T0 1504) (T1 65872) (TX 0)
        (TC 544) (IG 0)
      )
      (npu_inst_pe_1_2_7_sub_67_carry_5_
        (T0 1496) (T1 65880) (TX 0)
        (TC 540) (IG 0)
      )
      (npu_inst_pe_1_2_7_sub_67_carry_6_
        (T0 1496) (T1 65880) (TX 0)
        (TC 540) (IG 0)
      )
      (npu_inst_pe_1_2_7_sub_67_carry_7_
        (T0 1496) (T1 65880) (TX 0)
        (TC 540) (IG 0)
      )
      (npu_inst_pe_1_3_0_N65
        (T0 54660) (T1 12716) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_3_0_N66
        (T0 55368) (T1 12008) (TX 0)
        (TC 880) (IG 0)
      )
      (npu_inst_pe_1_3_0_N67
        (T0 56784) (T1 10592) (TX 0)
        (TC 824) (IG 0)
      )
      (npu_inst_pe_1_3_0_N68
        (T0 54968) (T1 12408) (TX 0)
        (TC 680) (IG 0)
      )
      (npu_inst_pe_1_3_0_N69
        (T0 54540) (T1 12836) (TX 0)
        (TC 590) (IG 0)
      )
      (npu_inst_pe_1_3_0_N70
        (T0 54920) (T1 12456) (TX 0)
        (TC 574) (IG 0)
      )
      (npu_inst_pe_1_3_0_N71
        (T0 54920) (T1 12456) (TX 0)
        (TC 574) (IG 0)
      )
      (npu_inst_pe_1_3_0_N72
        (T0 54920) (T1 12456) (TX 0)
        (TC 574) (IG 0)
      )
      (npu_inst_pe_1_3_0_N73
        (T0 54660) (T1 12716) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_3_0_N74
        (T0 55772) (T1 11604) (TX 0)
        (TC 838) (IG 0)
      )
      (npu_inst_pe_1_3_0_N75
        (T0 58120) (T1 9256) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_3_0_N76
        (T0 56384) (T1 10992) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_3_0_N77
        (T0 56236) (T1 11140) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_3_0_N78
        (T0 56648) (T1 10728) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_3_0_N79
        (T0 56648) (T1 10728) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_3_0_N80
        (T0 56648) (T1 10728) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_3_0_N84
        (T0 52238) (T1 15138) (TX 0)
        (TC 3659) (IG 0)
      )
      (npu_inst_pe_1_3_0_N93
        (T0 63136) (T1 4240) (TX 0)
        (TC 1156) (IG 0)
      )
      (npu_inst_pe_1_3_0_N94
        (T0 60336) (T1 7040) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_69_carry_1_
        (T0 66796) (T1 580) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_69_carry_2_
        (T0 66484) (T1 892) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_69_carry_3_
        (T0 66884) (T1 492) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_69_carry_4_
        (T0 67056) (T1 320) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_69_carry_5_
        (T0 67068) (T1 308) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_69_carry_6_
        (T0 67068) (T1 308) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_69_carry_7_
        (T0 67068) (T1 308) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_data_0_
        (T0 65460) (T1 1916) (TX 0)
        (TC 668) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_data_1_
        (T0 65664) (T1 1712) (TX 0)
        (TC 730) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_acc_0_
        (T0 55416) (T1 11960) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_acc_1_
        (T0 56280) (T1 11096) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_acc_2_
        (T0 58028) (T1 9348) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_acc_3_
        (T0 56236) (T1 11140) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_acc_4_
        (T0 55940) (T1 11436) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_acc_5_
        (T0 56340) (T1 11036) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_acc_6_
        (T0 56340) (T1 11036) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_acc_7_
        (T0 56340) (T1 11036) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_0__0_
        (T0 61112) (T1 6264) (TX 0)
        (TC 568) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_0__1_
        (T0 61448) (T1 5928) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_1__0_
        (T0 64448) (T1 2928) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_1__1_
        (T0 63568) (T1 3808) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_2__0_
        (T0 65368) (T1 2008) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_2__1_
        (T0 65376) (T1 2000) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_3__0_
        (T0 65056) (T1 2320) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_3__1_
        (T0 62528) (T1 4848) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_4__0_
        (T0 63248) (T1 4128) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_4__1_
        (T0 60656) (T1 6720) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_5__0_
        (T0 61296) (T1 6080) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_5__1_
        (T0 57352) (T1 10024) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_0__0_
        (T0 60384) (T1 6992) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_0__1_
        (T0 61488) (T1 5888) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_1__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_1__1_
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_2__0_
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_2__1_
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_3__0_
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_3__1_
        (T0 59952) (T1 7424) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_4__0_
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_4__1_
        (T0 59184) (T1 8192) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_5__0_
        (T0 62384) (T1 4992) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_5__1_
        (T0 54576) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_3_0_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_0_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_0_n100
        (T0 55744) (T1 11632) (TX 0)
        (TC 792) (IG 0)
      )
      (npu_inst_pe_1_3_0_n101
        (T0 54824) (T1 12552) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_3_0_n102
        (T0 61488) (T1 5888) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n103
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n104
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n105
        (T0 59952) (T1 7424) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n106
        (T0 59184) (T1 8192) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n107
        (T0 54576) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n108
        (T0 60384) (T1 6992) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_0_n109
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_0_n110
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n111
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n112
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n113
        (T0 62384) (T1 4992) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_0_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_0_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_0_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_0_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_0_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_0_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_0_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_0_n13
        (T0 1916) (T1 65460) (TX 0)
        (TC 668) (IG 0)
      )
      (npu_inst_pe_1_3_0_n14
        (T0 1712) (T1 65664) (TX 0)
        (TC 730) (IG 0)
      )
      (npu_inst_pe_1_3_0_n15
        (T0 62276) (T1 5100) (TX 0)
        (TC 1708) (IG 0)
      )
      (npu_inst_pe_1_3_0_n16
        (T0 65212) (T1 2164) (TX 0)
        (TC 740) (IG 0)
      )
      (npu_inst_pe_1_3_0_n17
        (T0 62048) (T1 5328) (TX 0)
        (TC 1140) (IG 0)
      )
      (npu_inst_pe_1_3_0_n18
        (T0 62628) (T1 4748) (TX 0)
        (TC 1176) (IG 0)
      )
      (npu_inst_pe_1_3_0_n19
        (T0 59024) (T1 8352) (TX 0)
        (TC 1886) (IG 0)
      )
      (npu_inst_pe_1_3_0_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_0_n20
        (T0 63948) (T1 3428) (TX 0)
        (TC 1686) (IG 0)
      )
      (npu_inst_pe_1_3_0_n21
        (T0 62528) (T1 4848) (TX 0)
        (TC 852) (IG 0)
      )
      (npu_inst_pe_1_3_0_n22
        (T0 63004) (T1 4372) (TX 0)
        (TC 1206) (IG 0)
      )
      (npu_inst_pe_1_3_0_n23
        (T0 56880) (T1 10496) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_3_0_n24
        (T0 61616) (T1 5760) (TX 0)
        (TC 2880) (IG 0)
      )
      (npu_inst_pe_1_3_0_n25
        (T0 63024) (T1 4352) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_3_0_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_3_0_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_3_0_n28
        (T0 62384) (T1 4992) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_3_0_n29
        (T0 64688) (T1 2688) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_0_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_3_0_n30
        (T0 65840) (T1 1536) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_3_0_n31
        (T0 62880) (T1 4496) (TX 0)
        (TC 1284) (IG 0)
      )
      (npu_inst_pe_1_3_0_n32
        (T0 63200) (T1 4176) (TX 0)
        (TC 1124) (IG 0)
      )
      (npu_inst_pe_1_3_0_n33
        (T0 55940) (T1 11436) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_3_0_n34
        (T0 55940) (T1 11436) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_3_0_n35
        (T0 55940) (T1 11436) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_3_0_n36
        (T0 55552) (T1 11824) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_3_0_n37
        (T0 4992) (T1 62384) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_0_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_0_n39
        (T0 12800) (T1 54576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_3_0_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_0_n41
        (T0 384) (T1 66992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_0_n43
        (T0 8192) (T1 59184) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_0_n45
        (T0 384) (T1 66992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_0_n47
        (T0 7424) (T1 59952) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_0_n49
        (T0 2688) (T1 64688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_3_0_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_0_n51
        (T0 4608) (T1 62768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_0_n53
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_0_n55
        (T0 2304) (T1 65072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_0_n57
        (T0 6992) (T1 60384) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_0_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_0_n59
        (T0 5888) (T1 61488) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_0_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_0_n61
        (T0 5352) (T1 62024) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_3_0_n62
        (T0 5068) (T1 62308) (TX 0)
        (TC 506) (IG 0)
      )
      (npu_inst_pe_1_3_0_n63
        (T0 5548) (T1 61828) (TX 0)
        (TC 1740) (IG 0)
      )
      (npu_inst_pe_1_3_0_n64
        (T0 8360) (T1 59016) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_3_0_n65
        (T0 3440) (T1 63936) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_3_0_n66
        (T0 5600) (T1 61776) (TX 0)
        (TC 560) (IG 0)
      )
      (npu_inst_pe_1_3_0_n67
        (T0 1940) (T1 65436) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_3_0_n68
        (T0 4040) (T1 63336) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_3_0_n69
        (T0 1680) (T1 65696) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_0_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_0_n70
        (T0 1668) (T1 65708) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_0_n71
        (T0 2440) (T1 64936) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_3_0_n72
        (T0 3180) (T1 64196) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_3_0_n73
        (T0 4000) (T1 63376) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_3_0_n74
        (T0 4940) (T1 62436) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_3_0_n75
        (T0 11436) (T1 55940) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_3_0_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_3_0_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_3_0_n78
        (T0 11436) (T1 55940) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_3_0_n79
        (T0 11436) (T1 55940) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_3_0_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_0_n80
        (T0 11824) (T1 55552) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_3_0_n81
        (T0 11536) (T1 55840) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_3_0_n82
        (T0 9772) (T1 57604) (TX 0)
        (TC 500) (IG 0)
      )
      (npu_inst_pe_1_3_0_n83
        (T0 11632) (T1 55744) (TX 0)
        (TC 792) (IG 0)
      )
      (npu_inst_pe_1_3_0_n84
        (T0 12552) (T1 54824) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_3_0_n85
        (T0 54478) (T1 12898) (TX 0)
        (TC 3551) (IG 0)
      )
      (npu_inst_pe_1_3_0_n86
        (T0 61296) (T1 6080) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_3_0_n87
        (T0 57352) (T1 10024) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_3_0_n88
        (T0 63248) (T1 4128) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_3_0_n89
        (T0 60656) (T1 6720) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_3_0_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_0_n90
        (T0 65056) (T1 2320) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_3_0_n91
        (T0 62528) (T1 4848) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_3_0_n92
        (T0 65368) (T1 2008) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_0_n93
        (T0 65376) (T1 2000) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_0_n94
        (T0 64448) (T1 2928) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_3_0_n95
        (T0 63568) (T1 3808) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_0_n96
        (T0 60920) (T1 6456) (TX 0)
        (TC 580) (IG 0)
      )
      (npu_inst_pe_1_3_0_n97
        (T0 61440) (T1 5936) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_3_0_n98
        (T0 55840) (T1 11536) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_3_0_n99
        (T0 57604) (T1 9772) (TX 0)
        (TC 500) (IG 0)
      )
      (npu_inst_pe_1_3_0_net4010
        (T0 59808) (T1 7568) (TX 0)
        (TC 7568) (IG 0)
      )
      (npu_inst_pe_1_3_0_net4016
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_3_0_o_data_h_0_
        (T0 62216) (T1 5160) (TX 0)
        (TC 1524) (IG 0)
      )
      (npu_inst_pe_1_3_0_o_data_h_1_
        (T0 61836) (T1 5540) (TX 0)
        (TC 1740) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_67_carry_1_
        (T0 1336) (T1 66040) (TX 0)
        (TC 536) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_67_carry_2_
        (T0 1980) (T1 65396) (TX 0)
        (TC 770) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_67_carry_3_
        (T0 1612) (T1 65764) (TX 0)
        (TC 604) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_67_carry_4_
        (T0 1440) (T1 65936) (TX 0)
        (TC 528) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_67_carry_5_
        (T0 1420) (T1 65956) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_67_carry_6_
        (T0 1420) (T1 65956) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_67_carry_7_
        (T0 1420) (T1 65956) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_3_1_N65
        (T0 55660) (T1 11716) (TX 0)
        (TC 796) (IG 0)
      )
      (npu_inst_pe_1_3_1_N66
        (T0 55456) (T1 11920) (TX 0)
        (TC 928) (IG 0)
      )
      (npu_inst_pe_1_3_1_N67
        (T0 55220) (T1 12156) (TX 0)
        (TC 882) (IG 0)
      )
      (npu_inst_pe_1_3_1_N68
        (T0 55028) (T1 12348) (TX 0)
        (TC 732) (IG 0)
      )
      (npu_inst_pe_1_3_1_N69
        (T0 54012) (T1 13364) (TX 0)
        (TC 626) (IG 0)
      )
      (npu_inst_pe_1_3_1_N70
        (T0 54748) (T1 12628) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_3_1_N71
        (T0 54748) (T1 12628) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_3_1_N72
        (T0 54748) (T1 12628) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_3_1_N73
        (T0 55660) (T1 11716) (TX 0)
        (TC 796) (IG 0)
      )
      (npu_inst_pe_1_3_1_N74
        (T0 55668) (T1 11708) (TX 0)
        (TC 834) (IG 0)
      )
      (npu_inst_pe_1_3_1_N75
        (T0 56668) (T1 10708) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_3_1_N76
        (T0 56488) (T1 10888) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_3_1_N77
        (T0 55744) (T1 11632) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_3_1_N78
        (T0 56528) (T1 10848) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_3_1_N79
        (T0 56528) (T1 10848) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_3_1_N80
        (T0 56528) (T1 10848) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_3_1_N84
        (T0 52238) (T1 15138) (TX 0)
        (TC 3659) (IG 0)
      )
      (npu_inst_pe_1_3_1_N93
        (T0 64312) (T1 3064) (TX 0)
        (TC 644) (IG 0)
      )
      (npu_inst_pe_1_3_1_N94
        (T0 62320) (T1 5056) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_69_carry_1_
        (T0 66760) (T1 616) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_69_carry_2_
        (T0 66540) (T1 836) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_69_carry_3_
        (T0 66936) (T1 440) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_69_carry_4_
        (T0 67128) (T1 248) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_69_carry_5_
        (T0 67140) (T1 236) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_69_carry_6_
        (T0 67140) (T1 236) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_69_carry_7_
        (T0 67140) (T1 236) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_data_0_
        (T0 65204) (T1 2172) (TX 0)
        (TC 774) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_data_1_
        (T0 65624) (T1 1752) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_acc_0_
        (T0 56600) (T1 10776) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_acc_1_
        (T0 56364) (T1 11012) (TX 0)
        (TC 486) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_acc_2_
        (T0 56624) (T1 10752) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_acc_3_
        (T0 56432) (T1 10944) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_acc_4_
        (T0 55520) (T1 11856) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_acc_5_
        (T0 56292) (T1 11084) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_acc_6_
        (T0 56292) (T1 11084) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_acc_7_
        (T0 56292) (T1 11084) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_0__0_
        (T0 60200) (T1 7176) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_0__1_
        (T0 61512) (T1 5864) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_1__0_
        (T0 63288) (T1 4088) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_1__1_
        (T0 62832) (T1 4544) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_2__0_
        (T0 66120) (T1 1256) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_2__1_
        (T0 65304) (T1 2072) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_3__0_
        (T0 64728) (T1 2648) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_3__1_
        (T0 63320) (T1 4056) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_4__0_
        (T0 62168) (T1 5208) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_4__1_
        (T0 60392) (T1 6984) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_5__0_
        (T0 60864) (T1 6512) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_5__1_
        (T0 57408) (T1 9968) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_0__0_
        (T0 65912) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_0__1_
        (T0 59952) (T1 7424) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_1__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_1__1_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_2__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_2__1_
        (T0 66608) (T1 768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_3__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_3__1_
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_4__0_
        (T0 62256) (T1 5120) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_4__1_
        (T0 59568) (T1 7808) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_5__0_
        (T0 62384) (T1 4992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_5__1_
        (T0 56880) (T1 10496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_3_1_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_1_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_1_n100
        (T0 55712) (T1 11664) (TX 0)
        (TC 798) (IG 0)
      )
      (npu_inst_pe_1_3_1_n101
        (T0 55852) (T1 11524) (TX 0)
        (TC 796) (IG 0)
      )
      (npu_inst_pe_1_3_1_n102
        (T0 59952) (T1 7424) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n103
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n104
        (T0 66608) (T1 768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n105
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n106
        (T0 59568) (T1 7808) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n107
        (T0 56880) (T1 10496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n108
        (T0 65912) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_n109
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_1_n110
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n111
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n112
        (T0 62256) (T1 5120) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_1_n113
        (T0 62384) (T1 4992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_1_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_1_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_1_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_1_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_1_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_1_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_1_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_1_n13
        (T0 2172) (T1 65204) (TX 0)
        (TC 774) (IG 0)
      )
      (npu_inst_pe_1_3_1_n14
        (T0 1752) (T1 65624) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_3_1_n15
        (T0 61532) (T1 5844) (TX 0)
        (TC 1862) (IG 0)
      )
      (npu_inst_pe_1_3_1_n16
        (T0 65424) (T1 1952) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_3_1_n17
        (T0 60908) (T1 6468) (TX 0)
        (TC 1044) (IG 0)
      )
      (npu_inst_pe_1_3_1_n18
        (T0 61848) (T1 5528) (TX 0)
        (TC 1138) (IG 0)
      )
      (npu_inst_pe_1_3_1_n19
        (T0 58916) (T1 8460) (TX 0)
        (TC 1676) (IG 0)
      )
      (npu_inst_pe_1_3_1_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_1_n20
        (T0 64308) (T1 3068) (TX 0)
        (TC 1506) (IG 0)
      )
      (npu_inst_pe_1_3_1_n21
        (T0 62172) (T1 5204) (TX 0)
        (TC 846) (IG 0)
      )
      (npu_inst_pe_1_3_1_n22
        (T0 62884) (T1 4492) (TX 0)
        (TC 1170) (IG 0)
      )
      (npu_inst_pe_1_3_1_n23
        (T0 58224) (T1 9152) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_3_1_n24
        (T0 65840) (T1 1536) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_3_1_n25
        (T0 63408) (T1 3968) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_3_1_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_3_1_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_3_1_n28
        (T0 64048) (T1 3328) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_3_1_n29
        (T0 62064) (T1 5312) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_3_1_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_3_1_n30
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n31
        (T0 65912) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_n32
        (T0 65912) (T1 1464) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_n33
        (T0 55792) (T1 11584) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_3_1_n34
        (T0 55792) (T1 11584) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_3_1_n35
        (T0 55792) (T1 11584) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_3_1_n36
        (T0 55036) (T1 12340) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_3_1_n37
        (T0 4992) (T1 62384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_1_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_1_n39
        (T0 10496) (T1 56880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_3_1_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_1_n41
        (T0 5120) (T1 62256) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_1_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_1_n43
        (T0 7808) (T1 59568) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_1_n45
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_1_n47
        (T0 2304) (T1 65072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_1_n49
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_3_1_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_1_n51
        (T0 768) (T1 66608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_1_n53
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_1_n55
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_1_n57
        (T0 1464) (T1 65912) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_3_1_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_1_n59
        (T0 7424) (T1 59952) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_1_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_1_n61
        (T0 5696) (T1 61680) (TX 0)
        (TC 1576) (IG 0)
      )
      (npu_inst_pe_1_3_1_n62
        (T0 5432) (T1 61944) (TX 0)
        (TC 540) (IG 0)
      )
      (npu_inst_pe_1_3_1_n63
        (T0 5580) (T1 61796) (TX 0)
        (TC 1736) (IG 0)
      )
      (npu_inst_pe_1_3_1_n64
        (T0 8312) (T1 59064) (TX 0)
        (TC 828) (IG 0)
      )
      (npu_inst_pe_1_3_1_n65
        (T0 4340) (T1 63036) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_3_1_n66
        (T0 5820) (T1 61556) (TX 0)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_3_1_n67
        (T0 2208) (T1 65168) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_3_1_n68
        (T0 3380) (T1 63996) (TX 0)
        (TC 338) (IG 0)
      )
      (npu_inst_pe_1_3_1_n69
        (T0 1048) (T1 66328) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_3_1_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_1_n70
        (T0 1728) (T1 65648) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_3_1_n71
        (T0 3412) (T1 63964) (TX 0)
        (TC 338) (IG 0)
      )
      (npu_inst_pe_1_3_1_n72
        (T0 3788) (T1 63588) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_3_1_n73
        (T0 4560) (T1 62816) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_3_1_n74
        (T0 4880) (T1 62496) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_3_1_n75
        (T0 11584) (T1 55792) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_3_1_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_3_1_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_3_1_n78
        (T0 11584) (T1 55792) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_3_1_n79
        (T0 11584) (T1 55792) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_3_1_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_1_n80
        (T0 12340) (T1 55036) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_3_1_n81
        (T0 11448) (T1 55928) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_3_1_n82
        (T0 11280) (T1 56096) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_3_1_n83
        (T0 11664) (T1 55712) (TX 0)
        (TC 798) (IG 0)
      )
      (npu_inst_pe_1_3_1_n84
        (T0 11524) (T1 55852) (TX 0)
        (TC 796) (IG 0)
      )
      (npu_inst_pe_1_3_1_n85
        (T0 54478) (T1 12898) (TX 0)
        (TC 3551) (IG 0)
      )
      (npu_inst_pe_1_3_1_n86
        (T0 60864) (T1 6512) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_3_1_n87
        (T0 57408) (T1 9968) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_3_1_n88
        (T0 62168) (T1 5208) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_3_1_n89
        (T0 60392) (T1 6984) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_3_1_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_1_n90
        (T0 64728) (T1 2648) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_1_n91
        (T0 63320) (T1 4056) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_3_1_n92
        (T0 66120) (T1 1256) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_1_n93
        (T0 65304) (T1 2072) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_3_1_n94
        (T0 63288) (T1 4088) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_3_1_n95
        (T0 62832) (T1 4544) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_1_n96
        (T0 60392) (T1 6984) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_3_1_n97
        (T0 61512) (T1 5864) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_3_1_n98
        (T0 55928) (T1 11448) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_3_1_n99
        (T0 56096) (T1 11280) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_3_1_net3987
        (T0 59808) (T1 7568) (TX 0)
        (TC 7568) (IG 0)
      )
      (npu_inst_pe_1_3_1_net3993
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_67_carry_1_
        (T0 1556) (T1 65820) (TX 0)
        (TC 634) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_67_carry_2_
        (T0 2108) (T1 65268) (TX 0)
        (TC 830) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_67_carry_3_
        (T0 1756) (T1 65620) (TX 0)
        (TC 670) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_67_carry_4_
        (T0 1580) (T1 65796) (TX 0)
        (TC 588) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_67_carry_5_
        (T0 1544) (T1 65832) (TX 0)
        (TC 574) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_67_carry_6_
        (T0 1544) (T1 65832) (TX 0)
        (TC 574) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_67_carry_7_
        (T0 1544) (T1 65832) (TX 0)
        (TC 574) (IG 0)
      )
      (npu_inst_pe_1_3_2_N65
        (T0 59188) (T1 8188) (TX 0)
        (TC 836) (IG 0)
      )
      (npu_inst_pe_1_3_2_N66
        (T0 59284) (T1 8092) (TX 0)
        (TC 966) (IG 0)
      )
      (npu_inst_pe_1_3_2_N67
        (T0 57312) (T1 10064) (TX 0)
        (TC 984) (IG 0)
      )
      (npu_inst_pe_1_3_2_N68
        (T0 59464) (T1 7912) (TX 0)
        (TC 838) (IG 0)
      )
      (npu_inst_pe_1_3_2_N69
        (T0 58396) (T1 8980) (TX 0)
        (TC 778) (IG 0)
      )
      (npu_inst_pe_1_3_2_N70
        (T0 59180) (T1 8196) (TX 0)
        (TC 746) (IG 0)
      )
      (npu_inst_pe_1_3_2_N71
        (T0 59180) (T1 8196) (TX 0)
        (TC 746) (IG 0)
      )
      (npu_inst_pe_1_3_2_N72
        (T0 59180) (T1 8196) (TX 0)
        (TC 746) (IG 0)
      )
      (npu_inst_pe_1_3_2_N73
        (T0 59188) (T1 8188) (TX 0)
        (TC 836) (IG 0)
      )
      (npu_inst_pe_1_3_2_N74
        (T0 59704) (T1 7672) (TX 0)
        (TC 872) (IG 0)
      )
      (npu_inst_pe_1_3_2_N75
        (T0 59060) (T1 8316) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_3_2_N76
        (T0 61384) (T1 5992) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_3_2_N77
        (T0 60352) (T1 7024) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_2_N78
        (T0 61236) (T1 6140) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_2_N79
        (T0 61240) (T1 6136) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_2_N80
        (T0 61240) (T1 6136) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_2_N84
        (T0 55326) (T1 12050) (TX 0)
        (TC 2629) (IG 0)
      )
      (npu_inst_pe_1_3_2_N93
        (T0 61996) (T1 5380) (TX 0)
        (TC 1402) (IG 0)
      )
      (npu_inst_pe_1_3_2_N94
        (T0 62744) (T1 4632) (TX 0)
        (TC 1750) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_69_carry_1_
        (T0 66700) (T1 676) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_69_carry_2_
        (T0 66656) (T1 720) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_69_carry_3_
        (T0 66944) (T1 432) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_69_carry_4_
        (T0 67084) (T1 292) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_69_carry_5_
        (T0 67132) (T1 244) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_69_carry_6_
        (T0 67136) (T1 240) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_69_carry_7_
        (T0 67136) (T1 240) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_data_0_
        (T0 65036) (T1 2340) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_data_1_
        (T0 65656) (T1 1720) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_acc_0_
        (T0 60176) (T1 7200) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_acc_1_
        (T0 60660) (T1 6716) (TX 0)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_acc_2_
        (T0 58916) (T1 8460) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_acc_3_
        (T0 61232) (T1 6144) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_acc_4_
        (T0 60156) (T1 7220) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_acc_5_
        (T0 61000) (T1 6376) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_acc_6_
        (T0 61000) (T1 6376) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_acc_7_
        (T0 61000) (T1 6376) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_0__0_
        (T0 59888) (T1 7488) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_0__1_
        (T0 61872) (T1 5504) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_1__0_
        (T0 62216) (T1 5160) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_1__1_
        (T0 62352) (T1 5024) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_2__0_
        (T0 64520) (T1 2856) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_2__1_
        (T0 65240) (T1 2136) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_3__0_
        (T0 64736) (T1 2640) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_3__1_
        (T0 62480) (T1 4896) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_4__0_
        (T0 62184) (T1 5192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_4__1_
        (T0 60848) (T1 6528) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_5__0_
        (T0 60920) (T1 6456) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_5__1_
        (T0 57000) (T1 10376) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_0__0_
        (T0 59408) (T1 7968) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_0__1_
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_1__0_
        (T0 67352) (T1 24) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_1__1_
        (T0 62880) (T1 4496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_2__0_
        (T0 65040) (T1 2336) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_2__1_
        (T0 64152) (T1 3224) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_3__0_
        (T0 62912) (T1 4464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_3__1_
        (T0 65016) (T1 2360) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_4__0_
        (T0 62912) (T1 4464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_4__1_
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_5__0_
        (T0 60080) (T1 7296) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_5__1_
        (T0 55312) (T1 12064) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_3_2_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_2_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_2_n100
        (T0 59592) (T1 7784) (TX 0)
        (TC 818) (IG 0)
      )
      (npu_inst_pe_1_3_2_n101
        (T0 59336) (T1 8040) (TX 0)
        (TC 836) (IG 0)
      )
      (npu_inst_pe_1_3_2_n102
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_2_n103
        (T0 62880) (T1 4496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n104
        (T0 64152) (T1 3224) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_2_n105
        (T0 65016) (T1 2360) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n106
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n107
        (T0 55312) (T1 12064) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_n108
        (T0 59408) (T1 7968) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_2_n109
        (T0 67352) (T1 24) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_3_2_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_2_n110
        (T0 65040) (T1 2336) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n111
        (T0 62912) (T1 4464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_2_n112
        (T0 62912) (T1 4464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n113
        (T0 60080) (T1 7296) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_2_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_2_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_2_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_2_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_2_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_2_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_2_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_2_n13
        (T0 2340) (T1 65036) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_3_2_n14
        (T0 1720) (T1 65656) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_3_2_n15
        (T0 61548) (T1 5828) (TX 0)
        (TC 1950) (IG 0)
      )
      (npu_inst_pe_1_3_2_n16
        (T0 64388) (T1 2988) (TX 0)
        (TC 920) (IG 0)
      )
      (npu_inst_pe_1_3_2_n17
        (T0 60260) (T1 7116) (TX 0)
        (TC 1224) (IG 0)
      )
      (npu_inst_pe_1_3_2_n18
        (T0 61268) (T1 6108) (TX 0)
        (TC 1350) (IG 0)
      )
      (npu_inst_pe_1_3_2_n19
        (T0 59180) (T1 8196) (TX 0)
        (TC 1708) (IG 0)
      )
      (npu_inst_pe_1_3_2_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_2_n20
        (T0 64100) (T1 3276) (TX 0)
        (TC 1604) (IG 0)
      )
      (npu_inst_pe_1_3_2_n21
        (T0 62112) (T1 5264) (TX 0)
        (TC 660) (IG 0)
      )
      (npu_inst_pe_1_3_2_n22
        (T0 62772) (T1 4604) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_3_2_n23
        (T0 59312) (T1 8064) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_3_2_n24
        (T0 64344) (T1 3032) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_3_2_n25
        (T0 64064) (T1 3312) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_3_2_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_3_2_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_3_2_n28
        (T0 64328) (T1 3048) (TX 0)
        (TC 952) (IG 0)
      )
      (npu_inst_pe_1_3_2_n29
        (T0 61496) (T1 5880) (TX 0)
        (TC 1790) (IG 0)
      )
      (npu_inst_pe_1_3_2_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_3_2_n30
        (T0 63960) (T1 3416) (TX 0)
        (TC 642) (IG 0)
      )
      (npu_inst_pe_1_3_2_n31
        (T0 62804) (T1 4572) (TX 0)
        (TC 1734) (IG 0)
      )
      (npu_inst_pe_1_3_2_n32
        (T0 62816) (T1 4560) (TX 0)
        (TC 1492) (IG 0)
      )
      (npu_inst_pe_1_3_2_n33
        (T0 60240) (T1 7136) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_3_2_n34
        (T0 60240) (T1 7136) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_3_2_n35
        (T0 60240) (T1 7136) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_3_2_n36
        (T0 59408) (T1 7968) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_3_2_n37
        (T0 7296) (T1 60080) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_2_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_2_n39
        (T0 12064) (T1 55312) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_3_2_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_2_n41
        (T0 4464) (T1 62912) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_2_n43
        (T0 4608) (T1 62768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_2_n45
        (T0 4464) (T1 62912) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_2_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_2_n47
        (T0 2360) (T1 65016) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_2_n49
        (T0 2336) (T1 65040) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_3_2_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_2_n51
        (T0 3224) (T1 64152) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_2_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_2_n53
        (T0 24) (T1 67352) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_3_2_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_2_n55
        (T0 4496) (T1 62880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_2_n57
        (T0 7968) (T1 59408) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_2_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_2_n59
        (T0 2160) (T1 65216) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_2_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_2_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_2_n61
        (T0 6684) (T1 60692) (TX 0)
        (TC 1812) (IG 0)
      )
      (npu_inst_pe_1_3_2_n62
        (T0 5380) (T1 61996) (TX 0)
        (TC 538) (IG 0)
      )
      (npu_inst_pe_1_3_2_n63
        (T0 6056) (T1 61320) (TX 0)
        (TC 1608) (IG 0)
      )
      (npu_inst_pe_1_3_2_n64
        (T0 8732) (T1 58644) (TX 0)
        (TC 822) (IG 0)
      )
      (npu_inst_pe_1_3_2_n65
        (T0 4328) (T1 63048) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_3_2_n66
        (T0 5440) (T1 61936) (TX 0)
        (TC 544) (IG 0)
      )
      (npu_inst_pe_1_3_2_n67
        (T0 2200) (T1 65176) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_3_2_n68
        (T0 4160) (T1 63216) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_3_2_n69
        (T0 2460) (T1 64916) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_3_2_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_2_n70
        (T0 1780) (T1 65596) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_3_2_n71
        (T0 4300) (T1 63076) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_3_2_n72
        (T0 4188) (T1 63188) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_3_2_n73
        (T0 4920) (T1 62456) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_3_2_n74
        (T0 4580) (T1 62796) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_3_2_n75
        (T0 7136) (T1 60240) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_3_2_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_3_2_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_3_2_n78
        (T0 7136) (T1 60240) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_3_2_n79
        (T0 7136) (T1 60240) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_3_2_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_2_n80
        (T0 7968) (T1 59408) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_3_2_n81
        (T0 6928) (T1 60448) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_3_2_n82
        (T0 9184) (T1 58192) (TX 0)
        (TC 612) (IG 0)
      )
      (npu_inst_pe_1_3_2_n83
        (T0 7784) (T1 59592) (TX 0)
        (TC 818) (IG 0)
      )
      (npu_inst_pe_1_3_2_n84
        (T0 8040) (T1 59336) (TX 0)
        (TC 836) (IG 0)
      )
      (npu_inst_pe_1_3_2_n85
        (T0 57758) (T1 9618) (TX 0)
        (TC 2495) (IG 0)
      )
      (npu_inst_pe_1_3_2_n86
        (T0 60920) (T1 6456) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_3_2_n87
        (T0 57000) (T1 10376) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_3_2_n88
        (T0 62184) (T1 5192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_2_n89
        (T0 60848) (T1 6528) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_3_2_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_2_n90
        (T0 64736) (T1 2640) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_2_n91
        (T0 62480) (T1 4896) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_3_2_n92
        (T0 64520) (T1 2856) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_3_2_n93
        (T0 65240) (T1 2136) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_3_2_n94
        (T0 62216) (T1 5160) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_3_2_n95
        (T0 62352) (T1 5024) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_3_2_n96
        (T0 59408) (T1 7968) (TX 0)
        (TC 518) (IG 0)
      )
      (npu_inst_pe_1_3_2_n97
        (T0 61400) (T1 5976) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_3_2_n98
        (T0 60448) (T1 6928) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_3_2_n99
        (T0 58192) (T1 9184) (TX 0)
        (TC 612) (IG 0)
      )
      (npu_inst_pe_1_3_2_net3964
        (T0 61352) (T1 6024) (TX 0)
        (TC 6024) (IG 0)
      )
      (npu_inst_pe_1_3_2_net3970
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_3_2_sub_67_carry_1_
        (T0 1664) (T1 65712) (TX 0)
        (TC 714) (IG 0)
      )
      (npu_inst_pe_1_3_2_sub_67_carry_2_
        (T0 2380) (T1 64996) (TX 0)
        (TC 964) (IG 0)
      )
      (npu_inst_pe_1_3_2_sub_67_carry_3_
        (T0 1992) (T1 65384) (TX 0)
        (TC 796) (IG 0)
      )
      (npu_inst_pe_1_3_2_sub_67_carry_4_
        (T0 1880) (T1 65496) (TX 0)
        (TC 744) (IG 0)
      )
      (npu_inst_pe_1_3_2_sub_67_carry_5_
        (T0 1820) (T1 65556) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_3_2_sub_67_carry_6_
        (T0 1820) (T1 65556) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_3_2_sub_67_carry_7_
        (T0 1820) (T1 65556) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_3_3_N65
        (T0 59836) (T1 7540) (TX 0)
        (TC 784) (IG 0)
      )
      (npu_inst_pe_1_3_3_N66
        (T0 59012) (T1 8364) (TX 0)
        (TC 980) (IG 0)
      )
      (npu_inst_pe_1_3_3_N67
        (T0 58172) (T1 9204) (TX 0)
        (TC 972) (IG 0)
      )
      (npu_inst_pe_1_3_3_N68
        (T0 59732) (T1 7644) (TX 0)
        (TC 814) (IG 0)
      )
      (npu_inst_pe_1_3_3_N69
        (T0 58420) (T1 8956) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_3_3_N70
        (T0 59224) (T1 8152) (TX 0)
        (TC 730) (IG 0)
      )
      (npu_inst_pe_1_3_3_N71
        (T0 59224) (T1 8152) (TX 0)
        (TC 730) (IG 0)
      )
      (npu_inst_pe_1_3_3_N72
        (T0 59224) (T1 8152) (TX 0)
        (TC 730) (IG 0)
      )
      (npu_inst_pe_1_3_3_N73
        (T0 59836) (T1 7540) (TX 0)
        (TC 784) (IG 0)
      )
      (npu_inst_pe_1_3_3_N74
        (T0 59432) (T1 7944) (TX 0)
        (TC 834) (IG 0)
      )
      (npu_inst_pe_1_3_3_N75
        (T0 59720) (T1 7656) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_3_3_N76
        (T0 61688) (T1 5688) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_3_3_N77
        (T0 60344) (T1 7032) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_3_3_N78
        (T0 61280) (T1 6096) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_3_3_N79
        (T0 61284) (T1 6092) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_3_3_N80
        (T0 61284) (T1 6092) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_3_3_N84
        (T0 55326) (T1 12050) (TX 0)
        (TC 2629) (IG 0)
      )
      (npu_inst_pe_1_3_3_N93
        (T0 63788) (T1 3588) (TX 0)
        (TC 976) (IG 0)
      )
      (npu_inst_pe_1_3_3_N94
        (T0 62484) (T1 4892) (TX 0)
        (TC 1484) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_69_carry_1_
        (T0 66700) (T1 676) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_69_carry_2_
        (T0 66540) (T1 836) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_69_carry_3_
        (T0 66976) (T1 400) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_69_carry_4_
        (T0 67116) (T1 260) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_69_carry_5_
        (T0 67160) (T1 216) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_69_carry_6_
        (T0 67160) (T1 216) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_69_carry_7_
        (T0 67160) (T1 216) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_data_0_
        (T0 65028) (T1 2348) (TX 0)
        (TC 804) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_data_1_
        (T0 65404) (T1 1972) (TX 0)
        (TC 728) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_acc_0_
        (T0 60832) (T1 6544) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_acc_1_
        (T0 60408) (T1 6968) (TX 0)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_acc_2_
        (T0 59756) (T1 7620) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_acc_3_
        (T0 61568) (T1 5808) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_acc_4_
        (T0 60172) (T1 7204) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_acc_5_
        (T0 61064) (T1 6312) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_acc_6_
        (T0 61068) (T1 6308) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_acc_7_
        (T0 61068) (T1 6308) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_0__0_
        (T0 59792) (T1 7584) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_0__1_
        (T0 60920) (T1 6456) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_1__0_
        (T0 62216) (T1 5160) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_1__1_
        (T0 62616) (T1 4760) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_2__0_
        (T0 64976) (T1 2400) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_2__1_
        (T0 65240) (T1 2136) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_3__0_
        (T0 65456) (T1 1920) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_3__1_
        (T0 61784) (T1 5592) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_4__0_
        (T0 62912) (T1 4464) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_4__1_
        (T0 60000) (T1 7376) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_5__0_
        (T0 61712) (T1 5664) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_5__1_
        (T0 57096) (T1 10280) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_0__0_
        (T0 63848) (T1 3528) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_0__1_
        (T0 63008) (T1 4368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_1__0_
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_1__1_
        (T0 62856) (T1 4520) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_2__0_
        (T0 64536) (T1 2840) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_2__1_
        (T0 62568) (T1 4808) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_3__0_
        (T0 67352) (T1 24) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_3__1_
        (T0 62856) (T1 4520) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_4__0_
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_4__1_
        (T0 63056) (T1 4320) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_5__0_
        (T0 62768) (T1 4608) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_5__1_
        (T0 60432) (T1 6944) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_3_3_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_3_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_3_n100
        (T0 59336) (T1 8040) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_3_3_n101
        (T0 59976) (T1 7400) (TX 0)
        (TC 784) (IG 0)
      )
      (npu_inst_pe_1_3_3_n102
        (T0 63008) (T1 4368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n103
        (T0 62856) (T1 4520) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n104
        (T0 62568) (T1 4808) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_3_n105
        (T0 62856) (T1 4520) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n106
        (T0 63056) (T1 4320) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_3_n107
        (T0 60432) (T1 6944) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_3_n108
        (T0 63848) (T1 3528) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_3_n109
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_3_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_3_n110
        (T0 64536) (T1 2840) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_3_n111
        (T0 67352) (T1 24) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_3_3_n112
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_3_n113
        (T0 62768) (T1 4608) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_3_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_3_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_3_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_3_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_3_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_3_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_3_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_3_n13
        (T0 2348) (T1 65028) (TX 0)
        (TC 804) (IG 0)
      )
      (npu_inst_pe_1_3_3_n14
        (T0 1972) (T1 65404) (TX 0)
        (TC 728) (IG 0)
      )
      (npu_inst_pe_1_3_3_n15
        (T0 62312) (T1 5064) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_3_3_n16
        (T0 65216) (T1 2160) (TX 0)
        (TC 886) (IG 0)
      )
      (npu_inst_pe_1_3_3_n17
        (T0 59960) (T1 7416) (TX 0)
        (TC 1116) (IG 0)
      )
      (npu_inst_pe_1_3_3_n18
        (T0 61016) (T1 6360) (TX 0)
        (TC 1270) (IG 0)
      )
      (npu_inst_pe_1_3_3_n19
        (T0 58560) (T1 8816) (TX 0)
        (TC 1524) (IG 0)
      )
      (npu_inst_pe_1_3_3_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_3_n20
        (T0 63752) (T1 3624) (TX 0)
        (TC 1780) (IG 0)
      )
      (npu_inst_pe_1_3_3_n21
        (T0 61532) (T1 5844) (TX 0)
        (TC 706) (IG 0)
      )
      (npu_inst_pe_1_3_3_n22
        (T0 62112) (T1 5264) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_3_n23
        (T0 61760) (T1 5616) (TX 0)
        (TC 1698) (IG 0)
      )
      (npu_inst_pe_1_3_3_n24
        (T0 62712) (T1 4664) (TX 0)
        (TC 2234) (IG 0)
      )
      (npu_inst_pe_1_3_3_n25
        (T0 62948) (T1 4428) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_3_3_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_3_3_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_3_3_n28
        (T0 62880) (T1 4496) (TX 0)
        (TC 920) (IG 0)
      )
      (npu_inst_pe_1_3_3_n29
        (T0 63992) (T1 3384) (TX 0)
        (TC 1692) (IG 0)
      )
      (npu_inst_pe_1_3_3_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_3_3_n30
        (T0 65688) (T1 1688) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_3_3_n31
        (T0 63860) (T1 3516) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_3_3_n32
        (T0 64192) (T1 3184) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_3_3_n33
        (T0 60376) (T1 7000) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_3_3_n34
        (T0 60376) (T1 7000) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_3_3_n35
        (T0 60372) (T1 7004) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_3_3_n36
        (T0 59520) (T1 7856) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_3_3_n37
        (T0 4608) (T1 62768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_3_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_3_n39
        (T0 6944) (T1 60432) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_3_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_3_3_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_3_n41
        (T0 2160) (T1 65216) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_3_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_3_n43
        (T0 4320) (T1 63056) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_3_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_3_n45
        (T0 24) (T1 67352) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_3_3_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_3_n47
        (T0 4520) (T1 62856) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_3_n49
        (T0 2840) (T1 64536) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_3_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_3_3_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_3_n51
        (T0 4808) (T1 62568) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_3_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_3_n53
        (T0 2160) (T1 65216) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_3_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_3_n55
        (T0 4520) (T1 62856) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_3_n57
        (T0 3528) (T1 63848) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_3_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_3_n59
        (T0 4368) (T1 63008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_3_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_3_n61
        (T0 5792) (T1 61584) (TX 0)
        (TC 1578) (IG 0)
      )
      (npu_inst_pe_1_3_3_n62
        (T0 4720) (T1 62656) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_3_3_n63
        (T0 6252) (T1 61124) (TX 0)
        (TC 1546) (IG 0)
      )
      (npu_inst_pe_1_3_3_n64
        (T0 8652) (T1 58724) (TX 0)
        (TC 814) (IG 0)
      )
      (npu_inst_pe_1_3_3_n65
        (T0 3720) (T1 63656) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_3_3_n66
        (T0 6228) (T1 61148) (TX 0)
        (TC 574) (IG 0)
      )
      (npu_inst_pe_1_3_3_n67
        (T0 1600) (T1 65776) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_3_n68
        (T0 4740) (T1 62636) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_3_3_n69
        (T0 2000) (T1 65376) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_3_3_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_3_n70
        (T0 1780) (T1 65596) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_3_3_n71
        (T0 4300) (T1 63076) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_3_3_n72
        (T0 3968) (T1 63408) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_3_3_n73
        (T0 4580) (T1 62796) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_3_3_n74
        (T0 4980) (T1 62396) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_3_3_n75
        (T0 7000) (T1 60376) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_3_3_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_3_3_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_3_3_n78
        (T0 7000) (T1 60376) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_3_3_n79
        (T0 7004) (T1 60372) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_3_3_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_3_n80
        (T0 7856) (T1 59520) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_3_3_n81
        (T0 6540) (T1 60836) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_3_3_n82
        (T0 8328) (T1 59048) (TX 0)
        (TC 588) (IG 0)
      )
      (npu_inst_pe_1_3_3_n83
        (T0 8040) (T1 59336) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_3_3_n84
        (T0 7400) (T1 59976) (TX 0)
        (TC 784) (IG 0)
      )
      (npu_inst_pe_1_3_3_n85
        (T0 57758) (T1 9618) (TX 0)
        (TC 2495) (IG 0)
      )
      (npu_inst_pe_1_3_3_n86
        (T0 61712) (T1 5664) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_3_3_n87
        (T0 57096) (T1 10280) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_3_3_n88
        (T0 62912) (T1 4464) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_3_3_n89
        (T0 60000) (T1 7376) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_3_3_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_3_n90
        (T0 65456) (T1 1920) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_3_n91
        (T0 61784) (T1 5592) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_3_3_n92
        (T0 64976) (T1 2400) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_3_3_n93
        (T0 65240) (T1 2136) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_3_n94
        (T0 62216) (T1 5160) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_3_3_n95
        (T0 62616) (T1 4760) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_3_3_n96
        (T0 60272) (T1 7104) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_3_3_n97
        (T0 60920) (T1 6456) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_n98
        (T0 60836) (T1 6540) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_3_3_n99
        (T0 59048) (T1 8328) (TX 0)
        (TC 588) (IG 0)
      )
      (npu_inst_pe_1_3_3_net3941
        (T0 61352) (T1 6024) (TX 0)
        (TC 6024) (IG 0)
      )
      (npu_inst_pe_1_3_3_net3947
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_3_3_sub_67_carry_1_
        (T0 1672) (T1 65704) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_3_3_sub_67_carry_2_
        (T0 2520) (T1 64856) (TX 0)
        (TC 978) (IG 0)
      )
      (npu_inst_pe_1_3_3_sub_67_carry_3_
        (T0 2052) (T1 65324) (TX 0)
        (TC 802) (IG 0)
      )
      (npu_inst_pe_1_3_3_sub_67_carry_4_
        (T0 1944) (T1 65432) (TX 0)
        (TC 752) (IG 0)
      )
      (npu_inst_pe_1_3_3_sub_67_carry_5_
        (T0 1848) (T1 65528) (TX 0)
        (TC 716) (IG 0)
      )
      (npu_inst_pe_1_3_3_sub_67_carry_6_
        (T0 1844) (T1 65532) (TX 0)
        (TC 716) (IG 0)
      )
      (npu_inst_pe_1_3_3_sub_67_carry_7_
        (T0 1844) (T1 65532) (TX 0)
        (TC 716) (IG 0)
      )
      (npu_inst_pe_1_3_4_N65
        (T0 60028) (T1 7348) (TX 0)
        (TC 744) (IG 0)
      )
      (npu_inst_pe_1_3_4_N66
        (T0 59488) (T1 7888) (TX 0)
        (TC 934) (IG 0)
      )
      (npu_inst_pe_1_3_4_N67
        (T0 59204) (T1 8172) (TX 0)
        (TC 930) (IG 0)
      )
      (npu_inst_pe_1_3_4_N68
        (T0 59808) (T1 7568) (TX 0)
        (TC 778) (IG 0)
      )
      (npu_inst_pe_1_3_4_N69
        (T0 59464) (T1 7912) (TX 0)
        (TC 722) (IG 0)
      )
      (npu_inst_pe_1_3_4_N70
        (T0 60024) (T1 7352) (TX 0)
        (TC 670) (IG 0)
      )
      (npu_inst_pe_1_3_4_N71
        (T0 60024) (T1 7352) (TX 0)
        (TC 670) (IG 0)
      )
      (npu_inst_pe_1_3_4_N72
        (T0 60024) (T1 7352) (TX 0)
        (TC 670) (IG 0)
      )
      (npu_inst_pe_1_3_4_N73
        (T0 60028) (T1 7348) (TX 0)
        (TC 744) (IG 0)
      )
      (npu_inst_pe_1_3_4_N74
        (T0 59944) (T1 7432) (TX 0)
        (TC 846) (IG 0)
      )
      (npu_inst_pe_1_3_4_N75
        (T0 60752) (T1 6624) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_3_4_N76
        (T0 61660) (T1 5716) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_3_4_N77
        (T0 61204) (T1 6172) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_3_4_N78
        (T0 61952) (T1 5424) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_3_4_N79
        (T0 61952) (T1 5424) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_3_4_N80
        (T0 61952) (T1 5424) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_3_4_N84
        (T0 56574) (T1 10802) (TX 0)
        (TC 2309) (IG 0)
      )
      (npu_inst_pe_1_3_4_N93
        (T0 62876) (T1 4500) (TX 0)
        (TC 1156) (IG 0)
      )
      (npu_inst_pe_1_3_4_N94
        (T0 62172) (T1 5204) (TX 0)
        (TC 1430) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_69_carry_1_
        (T0 66744) (T1 632) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_69_carry_2_
        (T0 66472) (T1 904) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_69_carry_3_
        (T0 66888) (T1 488) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_69_carry_4_
        (T0 67036) (T1 340) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_69_carry_5_
        (T0 67116) (T1 260) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_69_carry_6_
        (T0 67116) (T1 260) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_69_carry_7_
        (T0 67116) (T1 260) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_data_0_
        (T0 65248) (T1 2128) (TX 0)
        (TC 764) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_data_1_
        (T0 65456) (T1 1920) (TX 0)
        (TC 716) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_acc_0_
        (T0 60892) (T1 6484) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_acc_1_
        (T0 60688) (T1 6688) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_acc_2_
        (T0 60680) (T1 6696) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_acc_3_
        (T0 61468) (T1 5908) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_acc_4_
        (T0 61024) (T1 6352) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_acc_5_
        (T0 61692) (T1 5684) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_acc_6_
        (T0 61692) (T1 5684) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_acc_7_
        (T0 61692) (T1 5684) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_0__0_
        (T0 60560) (T1 6816) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_0__1_
        (T0 60512) (T1 6864) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_1__0_
        (T0 62528) (T1 4848) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_1__1_
        (T0 63296) (T1 4080) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_2__0_
        (T0 65384) (T1 1992) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_2__1_
        (T0 66032) (T1 1344) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_3__0_
        (T0 65456) (T1 1920) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_3__1_
        (T0 62648) (T1 4728) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_4__0_
        (T0 62072) (T1 5304) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_4__1_
        (T0 59600) (T1 7776) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_5__0_
        (T0 61760) (T1 5616) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_5__1_
        (T0 56784) (T1 10592) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_0__0_
        (T0 65840) (T1 1536) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_0__1_
        (T0 60848) (T1 6528) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_1__0_
        (T0 62880) (T1 4496) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_1__1_
        (T0 60696) (T1 6680) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_2__0_
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_2__1_
        (T0 67176) (T1 200) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_3__0_
        (T0 65040) (T1 2336) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_3__1_
        (T0 60696) (T1 6680) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_4__0_
        (T0 62912) (T1 4464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_4__1_
        (T0 63056) (T1 4320) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_5__0_
        (T0 62912) (T1 4464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_5__1_
        (T0 60424) (T1 6952) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_3_4_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_4_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_4_n100
        (T0 60148) (T1 7228) (TX 0)
        (TC 744) (IG 0)
      )
      (npu_inst_pe_1_3_4_n101
        (T0 60848) (T1 6528) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_4_n102
        (T0 60696) (T1 6680) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_4_n103
        (T0 67176) (T1 200) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_3_4_n104
        (T0 60696) (T1 6680) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_4_n105
        (T0 63056) (T1 4320) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_4_n106
        (T0 60424) (T1 6952) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_4_n107
        (T0 65840) (T1 1536) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_3_4_n108
        (T0 62880) (T1 4496) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_4_n109
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_4_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_4_n110
        (T0 65040) (T1 2336) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_4_n111
        (T0 62912) (T1 4464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_4_n112
        (T0 62912) (T1 4464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_4_n113
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_4_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_4_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_4_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_4_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_4_n118
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_4_n12
        (T0 2128) (T1 65248) (TX 0)
        (TC 764) (IG 0)
      )
      (npu_inst_pe_1_3_4_n13
        (T0 1920) (T1 65456) (TX 0)
        (TC 716) (IG 0)
      )
      (npu_inst_pe_1_3_4_n14
        (T0 61676) (T1 5700) (TX 0)
        (TC 1690) (IG 0)
      )
      (npu_inst_pe_1_3_4_n15
        (T0 65420) (T1 1956) (TX 0)
        (TC 794) (IG 0)
      )
      (npu_inst_pe_1_3_4_n16
        (T0 60716) (T1 6660) (TX 0)
        (TC 1094) (IG 0)
      )
      (npu_inst_pe_1_3_4_n17
        (T0 61732) (T1 5644) (TX 0)
        (TC 1214) (IG 0)
      )
      (npu_inst_pe_1_3_4_n18
        (T0 58208) (T1 9168) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_4_n19
        (T0 64340) (T1 3036) (TX 0)
        (TC 1498) (IG 0)
      )
      (npu_inst_pe_1_3_4_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_4_n20
        (T0 61664) (T1 5712) (TX 0)
        (TC 948) (IG 0)
      )
      (npu_inst_pe_1_3_4_n21
        (T0 62396) (T1 4980) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_4_n22
        (T0 61760) (T1 5616) (TX 0)
        (TC 1698) (IG 0)
      )
      (npu_inst_pe_1_3_4_n23
        (T0 63936) (T1 3440) (TX 0)
        (TC 1622) (IG 0)
      )
      (npu_inst_pe_1_3_4_n24
        (T0 60788) (T1 6588) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_4_n25
        (T0 61848) (T1 5528) (TX 0)
        (TC 866) (IG 0)
      )
      (npu_inst_pe_1_3_4_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_3_4_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_3_4_n28
        (T0 62912) (T1 4464) (TX 0)
        (TC 1112) (IG 0)
      )
      (npu_inst_pe_1_3_4_n29
        (T0 65132) (T1 2244) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_3_4_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_3_4_n30
        (T0 63608) (T1 3768) (TX 0)
        (TC 1154) (IG 0)
      )
      (npu_inst_pe_1_3_4_n31
        (T0 63612) (T1 3764) (TX 0)
        (TC 976) (IG 0)
      )
      (npu_inst_pe_1_3_4_n32
        (T0 61096) (T1 6280) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_3_4_n33
        (T0 61096) (T1 6280) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_3_4_n34
        (T0 61096) (T1 6280) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_3_4_n35
        (T0 60440) (T1 6936) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_3_4_n36
        (T0 60860) (T1 6516) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_3_4_n37
        (T0 4464) (T1 62912) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_4_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_4_n39
        (T0 6952) (T1 60424) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_4_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_3_4_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_4_n41
        (T0 4464) (T1 62912) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_4_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_4_n43
        (T0 4320) (T1 63056) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_4_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_4_n45
        (T0 2336) (T1 65040) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_4_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_4_n47
        (T0 6680) (T1 60696) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_4_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_4_n49
        (T0 2160) (T1 65216) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_3_4_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_3_4_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_4_n51
        (T0 200) (T1 67176) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_3_4_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_4_n53
        (T0 4496) (T1 62880) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_4_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_4_n55
        (T0 6680) (T1 60696) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_4_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_4_n57
        (T0 1536) (T1 65840) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_3_4_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_4_n59
        (T0 6528) (T1 60848) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_4_n6
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_4_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_4_n61
        (T0 5524) (T1 61852) (TX 0)
        (TC 1544) (IG 0)
      )
      (npu_inst_pe_1_3_4_n62
        (T0 4680) (T1 62696) (TX 0)
        (TC 468) (IG 0)
      )
      (npu_inst_pe_1_3_4_n63
        (T0 5652) (T1 61724) (TX 0)
        (TC 1456) (IG 0)
      )
      (npu_inst_pe_1_3_4_n64
        (T0 8912) (T1 58464) (TX 0)
        (TC 840) (IG 0)
      )
      (npu_inst_pe_1_3_4_n65
        (T0 4500) (T1 62876) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_3_4_n66
        (T0 6560) (T1 60816) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_3_4_n67
        (T0 1600) (T1 65776) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_4_n68
        (T0 3940) (T1 63436) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_3_4_n69
        (T0 1660) (T1 65716) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_4_n7
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_4_n70
        (T0 1120) (T1 66256) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_3_4_n71
        (T0 4040) (T1 63336) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_3_4_n72
        (T0 3400) (T1 63976) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_3_4_n73
        (T0 4300) (T1 63076) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_3_4_n74
        (T0 5320) (T1 62056) (TX 0)
        (TC 532) (IG 0)
      )
      (npu_inst_pe_1_3_4_n75
        (T0 6280) (T1 61096) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_3_4_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_3_4_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_3_4_n78
        (T0 6280) (T1 61096) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_3_4_n79
        (T0 6280) (T1 61096) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_3_4_n8
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_4_n80
        (T0 6936) (T1 60440) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_3_4_n81
        (T0 6516) (T1 60860) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_3_4_n82
        (T0 7288) (T1 60088) (TX 0)
        (TC 572) (IG 0)
      )
      (npu_inst_pe_1_3_4_n83
        (T0 7552) (T1 59824) (TX 0)
        (TC 794) (IG 0)
      )
      (npu_inst_pe_1_3_4_n84
        (T0 7228) (T1 60148) (TX 0)
        (TC 744) (IG 0)
      )
      (npu_inst_pe_1_3_4_n85
        (T0 59342) (T1 8034) (TX 0)
        (TC 2141) (IG 0)
      )
      (npu_inst_pe_1_3_4_n86
        (T0 61760) (T1 5616) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_3_4_n87
        (T0 56784) (T1 10592) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_3_4_n88
        (T0 62072) (T1 5304) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_3_4_n89
        (T0 59600) (T1 7776) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_3_4_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_4_n90
        (T0 65456) (T1 1920) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_4_n91
        (T0 62648) (T1 4728) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_3_4_n92
        (T0 65384) (T1 1992) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_4_n93
        (T0 66032) (T1 1344) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_3_4_n94
        (T0 62528) (T1 4848) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_4_n95
        (T0 63296) (T1 4080) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_3_4_n96
        (T0 60752) (T1 6624) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_3_4_n97
        (T0 60992) (T1 6384) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_3_4_n98
        (T0 60088) (T1 7288) (TX 0)
        (TC 572) (IG 0)
      )
      (npu_inst_pe_1_3_4_n99
        (T0 59824) (T1 7552) (TX 0)
        (TC 794) (IG 0)
      )
      (npu_inst_pe_1_3_4_net3918
        (T0 61976) (T1 5400) (TX 0)
        (TC 5400) (IG 0)
      )
      (npu_inst_pe_1_3_4_net3924
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_67_carry_1_
        (T0 1496) (T1 65880) (TX 0)
        (TC 634) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_67_carry_2_
        (T0 2308) (T1 65068) (TX 0)
        (TC 908) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_67_carry_3_
        (T0 1892) (T1 65484) (TX 0)
        (TC 746) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_67_carry_4_
        (T0 1776) (T1 65600) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_67_carry_5_
        (T0 1668) (T1 65708) (TX 0)
        (TC 648) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_67_carry_6_
        (T0 1668) (T1 65708) (TX 0)
        (TC 648) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_67_carry_7_
        (T0 1668) (T1 65708) (TX 0)
        (TC 648) (IG 0)
      )
      (npu_inst_pe_1_3_5_N65
        (T0 59540) (T1 7836) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_3_5_N66
        (T0 59484) (T1 7892) (TX 0)
        (TC 908) (IG 0)
      )
      (npu_inst_pe_1_3_5_N67
        (T0 59264) (T1 8112) (TX 0)
        (TC 872) (IG 0)
      )
      (npu_inst_pe_1_3_5_N68
        (T0 60104) (T1 7272) (TX 0)
        (TC 754) (IG 0)
      )
      (npu_inst_pe_1_3_5_N69
        (T0 60864) (T1 6512) (TX 0)
        (TC 680) (IG 0)
      )
      (npu_inst_pe_1_3_5_N70
        (T0 60584) (T1 6792) (TX 0)
        (TC 654) (IG 0)
      )
      (npu_inst_pe_1_3_5_N71
        (T0 60584) (T1 6792) (TX 0)
        (TC 654) (IG 0)
      )
      (npu_inst_pe_1_3_5_N72
        (T0 60584) (T1 6792) (TX 0)
        (TC 654) (IG 0)
      )
      (npu_inst_pe_1_3_5_N73
        (T0 59540) (T1 7836) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_3_5_N74
        (T0 59736) (T1 7640) (TX 0)
        (TC 882) (IG 0)
      )
      (npu_inst_pe_1_3_5_N75
        (T0 60716) (T1 6660) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_3_5_N76
        (T0 61692) (T1 5684) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_3_5_N77
        (T0 62592) (T1 4784) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_3_5_N78
        (T0 62384) (T1 4992) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_3_5_N79
        (T0 62384) (T1 4992) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_3_5_N80
        (T0 62384) (T1 4992) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_3_5_N84
        (T0 56574) (T1 10802) (TX 0)
        (TC 2309) (IG 0)
      )
      (npu_inst_pe_1_3_5_N93
        (T0 58044) (T1 9332) (TX 0)
        (TC 1878) (IG 0)
      )
      (npu_inst_pe_1_3_5_N94
        (T0 61284) (T1 6092) (TX 0)
        (TC 1706) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_69_carry_1_
        (T0 66752) (T1 624) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_69_carry_2_
        (T0 66620) (T1 756) (TX 0)
        (TC 362) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_69_carry_3_
        (T0 66960) (T1 416) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_69_carry_4_
        (T0 67108) (T1 268) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_69_carry_5_
        (T0 67144) (T1 232) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_69_carry_6_
        (T0 67144) (T1 232) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_69_carry_7_
        (T0 67144) (T1 232) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_data_0_
        (T0 65340) (T1 2036) (TX 0)
        (TC 758) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_data_1_
        (T0 65660) (T1 1716) (TX 0)
        (TC 718) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_acc_0_
        (T0 60328) (T1 7048) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_acc_1_
        (T0 60564) (T1 6812) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_acc_2_
        (T0 60640) (T1 6736) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_acc_3_
        (T0 61572) (T1 5804) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_acc_4_
        (T0 62396) (T1 4980) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_acc_5_
        (T0 62152) (T1 5224) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_acc_6_
        (T0 62152) (T1 5224) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_acc_7_
        (T0 62152) (T1 5224) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_0__0_
        (T0 60008) (T1 7368) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_0__1_
        (T0 62072) (T1 5304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_1__0_
        (T0 63224) (T1 4152) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_1__1_
        (T0 64376) (T1 3000) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_2__0_
        (T0 64976) (T1 2400) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_2__1_
        (T0 65216) (T1 2160) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_3__0_
        (T0 65456) (T1 1920) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_3__1_
        (T0 63392) (T1 3984) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_4__0_
        (T0 63296) (T1 4080) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_4__1_
        (T0 60056) (T1 7320) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_5__0_
        (T0 61368) (T1 6008) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_5__1_
        (T0 56168) (T1 11208) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_0__0_
        (T0 52688) (T1 14688) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_0__1_
        (T0 60848) (T1 6528) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_1__0_
        (T0 56384) (T1 10992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_1__1_
        (T0 62560) (T1 4816) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_2__0_
        (T0 66136) (T1 1240) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_2__1_
        (T0 67200) (T1 176) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_3__0_
        (T0 62680) (T1 4696) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_3__1_
        (T0 60512) (T1 6864) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_4__0_
        (T0 60608) (T1 6768) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_4__1_
        (T0 58736) (T1 8640) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_5__0_
        (T0 58080) (T1 9296) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_5__1_
        (T0 57760) (T1 9616) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_3_5_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_5_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_5_n100
        (T0 59776) (T1 7600) (TX 0)
        (TC 788) (IG 0)
      )
      (npu_inst_pe_1_3_5_n101
        (T0 59640) (T1 7736) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_3_5_n102
        (T0 60848) (T1 6528) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_5_n103
        (T0 62560) (T1 4816) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_n104
        (T0 67200) (T1 176) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_3_5_n105
        (T0 60512) (T1 6864) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_5_n106
        (T0 58736) (T1 8640) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_3_5_n107
        (T0 57760) (T1 9616) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_n108
        (T0 52688) (T1 14688) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_3_5_n109
        (T0 56384) (T1 10992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_5_n110
        (T0 66136) (T1 1240) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_5_n111
        (T0 62680) (T1 4696) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_5_n112
        (T0 60608) (T1 6768) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_5_n113
        (T0 58080) (T1 9296) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_5_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_5_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_5_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_5_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_5_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_5_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_5_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_5_n13
        (T0 2036) (T1 65340) (TX 0)
        (TC 758) (IG 0)
      )
      (npu_inst_pe_1_3_5_n14
        (T0 1716) (T1 65660) (TX 0)
        (TC 718) (IG 0)
      )
      (npu_inst_pe_1_3_5_n15
        (T0 62348) (T1 5028) (TX 0)
        (TC 1694) (IG 0)
      )
      (npu_inst_pe_1_3_5_n16
        (T0 65216) (T1 2160) (TX 0)
        (TC 1026) (IG 0)
      )
      (npu_inst_pe_1_3_5_n17
        (T0 60884) (T1 6492) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_3_5_n18
        (T0 61840) (T1 5536) (TX 0)
        (TC 1262) (IG 0)
      )
      (npu_inst_pe_1_3_5_n19
        (T0 58352) (T1 9024) (TX 0)
        (TC 1362) (IG 0)
      )
      (npu_inst_pe_1_3_5_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_5_n20
        (T0 64064) (T1 3312) (TX 0)
        (TC 1406) (IG 0)
      )
      (npu_inst_pe_1_3_5_n21
        (T0 63224) (T1 4152) (TX 0)
        (TC 918) (IG 0)
      )
      (npu_inst_pe_1_3_5_n22
        (T0 63664) (T1 3712) (TX 0)
        (TC 1090) (IG 0)
      )
      (npu_inst_pe_1_3_5_n23
        (T0 58268) (T1 9108) (TX 0)
        (TC 2334) (IG 0)
      )
      (npu_inst_pe_1_3_5_n24
        (T0 63852) (T1 3524) (TX 0)
        (TC 1748) (IG 0)
      )
      (npu_inst_pe_1_3_5_n25
        (T0 61724) (T1 5652) (TX 0)
        (TC 712) (IG 0)
      )
      (npu_inst_pe_1_3_5_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_3_5_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_3_5_n28
        (T0 62436) (T1 4940) (TX 0)
        (TC 1126) (IG 0)
      )
      (npu_inst_pe_1_3_5_n29
        (T0 59348) (T1 8028) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_3_5_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_3_5_n30
        (T0 64408) (T1 2968) (TX 0)
        (TC 1300) (IG 0)
      )
      (npu_inst_pe_1_3_5_n31
        (T0 53696) (T1 13680) (TX 0)
        (TC 682) (IG 0)
      )
      (npu_inst_pe_1_3_5_n32
        (T0 56720) (T1 10656) (TX 0)
        (TC 1422) (IG 0)
      )
      (npu_inst_pe_1_3_5_n33
        (T0 61628) (T1 5748) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_3_5_n34
        (T0 61628) (T1 5748) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_3_5_n35
        (T0 61628) (T1 5748) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_3_5_n36
        (T0 61872) (T1 5504) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_3_5_n37
        (T0 9296) (T1 58080) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_5_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_5_n39
        (T0 9616) (T1 57760) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_3_5_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_5_n41
        (T0 6768) (T1 60608) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_5_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_5_n43
        (T0 8640) (T1 58736) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_3_5_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_5_n45
        (T0 4696) (T1 62680) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_5_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_5_n47
        (T0 6864) (T1 60512) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_5_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_5_n49
        (T0 1240) (T1 66136) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_5_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_3_5_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_5_n51
        (T0 176) (T1 67200) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_3_5_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_5_n53
        (T0 10992) (T1 56384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_5_n55
        (T0 4816) (T1 62560) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_5_n57
        (T0 14688) (T1 52688) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_3_5_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_5_n59
        (T0 6528) (T1 60848) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_5_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_5_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_5_n61
        (T0 5728) (T1 61648) (TX 0)
        (TC 1574) (IG 0)
      )
      (npu_inst_pe_1_3_5_n62
        (T0 5012) (T1 62364) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_3_5_n63
        (T0 5336) (T1 62040) (TX 0)
        (TC 1422) (IG 0)
      )
      (npu_inst_pe_1_3_5_n64
        (T0 9420) (T1 57956) (TX 0)
        (TC 894) (IG 0)
      )
      (npu_inst_pe_1_3_5_n65
        (T0 3400) (T1 63976) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_3_5_n66
        (T0 6100) (T1 61276) (TX 0)
        (TC 610) (IG 0)
      )
      (npu_inst_pe_1_3_5_n67
        (T0 1600) (T1 65776) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_5_n68
        (T0 3320) (T1 64056) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_3_5_n69
        (T0 2000) (T1 65376) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_3_5_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_5_n70
        (T0 1880) (T1 65496) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_3_5_n71
        (T0 3460) (T1 63916) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_3_5_n72
        (T0 2500) (T1 64876) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_3_5_n73
        (T0 4920) (T1 62456) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_3_5_n74
        (T0 4420) (T1 62956) (TX 0)
        (TC 442) (IG 0)
      )
      (npu_inst_pe_1_3_5_n75
        (T0 5748) (T1 61628) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_3_5_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_3_5_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_3_5_n78
        (T0 5748) (T1 61628) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_3_5_n79
        (T0 5748) (T1 61628) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_3_5_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_5_n80
        (T0 5504) (T1 61872) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_3_5_n81
        (T0 6332) (T1 61044) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_3_5_n82
        (T0 7236) (T1 60140) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_3_5_n83
        (T0 7600) (T1 59776) (TX 0)
        (TC 788) (IG 0)
      )
      (npu_inst_pe_1_3_5_n84
        (T0 7736) (T1 59640) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_3_5_n85
        (T0 59342) (T1 8034) (TX 0)
        (TC 2141) (IG 0)
      )
      (npu_inst_pe_1_3_5_n86
        (T0 61368) (T1 6008) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_3_5_n87
        (T0 56168) (T1 11208) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_3_5_n88
        (T0 63296) (T1 4080) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_3_5_n89
        (T0 60056) (T1 7320) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_3_5_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_5_n90
        (T0 65456) (T1 1920) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_3_5_n91
        (T0 63392) (T1 3984) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_3_5_n92
        (T0 64976) (T1 2400) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_3_5_n93
        (T0 65216) (T1 2160) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_3_5_n94
        (T0 63224) (T1 4152) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_n95
        (T0 64376) (T1 3000) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_3_5_n96
        (T0 59816) (T1 7560) (TX 0)
        (TC 468) (IG 0)
      )
      (npu_inst_pe_1_3_5_n97
        (T0 62072) (T1 5304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_n98
        (T0 61044) (T1 6332) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_3_5_n99
        (T0 60140) (T1 7236) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_3_5_net3895
        (T0 61976) (T1 5400) (TX 0)
        (TC 5400) (IG 0)
      )
      (npu_inst_pe_1_3_5_net3901
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_67_carry_1_
        (T0 1412) (T1 65964) (TX 0)
        (TC 606) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_67_carry_2_
        (T0 2104) (T1 65272) (TX 0)
        (TC 850) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_67_carry_3_
        (T0 1740) (T1 65636) (TX 0)
        (TC 692) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_67_carry_4_
        (T0 1604) (T1 65772) (TX 0)
        (TC 628) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_67_carry_5_
        (T0 1568) (T1 65808) (TX 0)
        (TC 610) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_67_carry_6_
        (T0 1568) (T1 65808) (TX 0)
        (TC 610) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_67_carry_7_
        (T0 1568) (T1 65808) (TX 0)
        (TC 610) (IG 0)
      )
      (npu_inst_pe_1_3_6_N65
        (T0 60168) (T1 7208) (TX 0)
        (TC 636) (IG 0)
      )
      (npu_inst_pe_1_3_6_N66
        (T0 60128) (T1 7248) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_3_6_N67
        (T0 59268) (T1 8108) (TX 0)
        (TC 754) (IG 0)
      )
      (npu_inst_pe_1_3_6_N68
        (T0 60032) (T1 7344) (TX 0)
        (TC 598) (IG 0)
      )
      (npu_inst_pe_1_3_6_N69
        (T0 59976) (T1 7400) (TX 0)
        (TC 558) (IG 0)
      )
      (npu_inst_pe_1_3_6_N70
        (T0 59828) (T1 7548) (TX 0)
        (TC 538) (IG 0)
      )
      (npu_inst_pe_1_3_6_N71
        (T0 59828) (T1 7548) (TX 0)
        (TC 538) (IG 0)
      )
      (npu_inst_pe_1_3_6_N72
        (T0 59828) (T1 7548) (TX 0)
        (TC 538) (IG 0)
      )
      (npu_inst_pe_1_3_6_N73
        (T0 60168) (T1 7208) (TX 0)
        (TC 636) (IG 0)
      )
      (npu_inst_pe_1_3_6_N74
        (T0 60452) (T1 6924) (TX 0)
        (TC 748) (IG 0)
      )
      (npu_inst_pe_1_3_6_N75
        (T0 60444) (T1 6932) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_3_6_N76
        (T0 61512) (T1 5864) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_3_6_N77
        (T0 61504) (T1 5872) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_3_6_N78
        (T0 61428) (T1 5948) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_3_6_N79
        (T0 61428) (T1 5948) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_3_6_N80
        (T0 61428) (T1 5948) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_3_6_N84
        (T0 56574) (T1 10802) (TX 0)
        (TC 2309) (IG 0)
      )
      (npu_inst_pe_1_3_6_N93
        (T0 58580) (T1 8796) (TX 0)
        (TC 2360) (IG 0)
      )
      (npu_inst_pe_1_3_6_N94
        (T0 60320) (T1 7056) (TX 0)
        (TC 1276) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_69_carry_1_
        (T0 66812) (T1 564) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_69_carry_2_
        (T0 66616) (T1 760) (TX 0)
        (TC 362) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_69_carry_3_
        (T0 66952) (T1 424) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_69_carry_4_
        (T0 67052) (T1 324) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_69_carry_5_
        (T0 67100) (T1 276) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_69_carry_6_
        (T0 67100) (T1 276) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_69_carry_7_
        (T0 67100) (T1 276) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_data_0_
        (T0 65564) (T1 1812) (TX 0)
        (TC 642) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_data_1_
        (T0 65892) (T1 1484) (TX 0)
        (TC 620) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_acc_0_
        (T0 60852) (T1 6524) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_acc_1_
        (T0 60980) (T1 6396) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_acc_2_
        (T0 60356) (T1 7020) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_acc_3_
        (T0 61288) (T1 6088) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_acc_4_
        (T0 61276) (T1 6100) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_acc_5_
        (T0 61152) (T1 6224) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_acc_6_
        (T0 61152) (T1 6224) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_acc_7_
        (T0 61152) (T1 6224) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_0__0_
        (T0 62096) (T1 5280) (TX 0)
        (TC 468) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_0__1_
        (T0 62792) (T1 4584) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_1__0_
        (T0 65072) (T1 2304) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_1__1_
        (T0 65144) (T1 2232) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_2__0_
        (T0 64568) (T1 2808) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_2__1_
        (T0 65000) (T1 2376) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_3__0_
        (T0 65528) (T1 1848) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_3__1_
        (T0 64088) (T1 3288) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_4__0_
        (T0 64064) (T1 3312) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_4__1_
        (T0 61496) (T1 5880) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_5__0_
        (T0 62168) (T1 5208) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_5__1_
        (T0 57464) (T1 9912) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_0__0_
        (T0 54296) (T1 13080) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_0__1_
        (T0 58176) (T1 9200) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_1__0_
        (T0 60552) (T1 6824) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_1__1_
        (T0 60408) (T1 6968) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_2__0_
        (T0 66672) (T1 704) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_2__1_
        (T0 66912) (T1 464) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_3__0_
        (T0 62160) (T1 5216) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_3__1_
        (T0 64448) (T1 2928) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_4__0_
        (T0 58232) (T1 9144) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_4__1_
        (T0 56576) (T1 10800) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_5__0_
        (T0 59928) (T1 7448) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_5__1_
        (T0 55392) (T1 11984) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_3_6_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_6_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_6_n100
        (T0 60388) (T1 6988) (TX 0)
        (TC 686) (IG 0)
      )
      (npu_inst_pe_1_3_6_n101
        (T0 60288) (T1 7088) (TX 0)
        (TC 636) (IG 0)
      )
      (npu_inst_pe_1_3_6_n102
        (T0 58176) (T1 9200) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_n103
        (T0 60408) (T1 6968) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_n104
        (T0 66912) (T1 464) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_3_6_n105
        (T0 64448) (T1 2928) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_6_n106
        (T0 56576) (T1 10800) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_3_6_n107
        (T0 55392) (T1 11984) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_n108
        (T0 54296) (T1 13080) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_6_n109
        (T0 60552) (T1 6824) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_6_n110
        (T0 66672) (T1 704) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_6_n111
        (T0 62160) (T1 5216) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_3_6_n112
        (T0 58232) (T1 9144) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_6_n113
        (T0 59928) (T1 7448) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_6_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_6_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_6_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_6_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_6_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_6_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_6_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_6_n13
        (T0 1812) (T1 65564) (TX 0)
        (TC 642) (IG 0)
      )
      (npu_inst_pe_1_3_6_n14
        (T0 1484) (T1 65892) (TX 0)
        (TC 620) (IG 0)
      )
      (npu_inst_pe_1_3_6_n15
        (T0 63116) (T1 4260) (TX 0)
        (TC 1730) (IG 0)
      )
      (npu_inst_pe_1_3_6_n16
        (T0 64808) (T1 2568) (TX 0)
        (TC 872) (IG 0)
      )
      (npu_inst_pe_1_3_6_n17
        (T0 62816) (T1 4560) (TX 0)
        (TC 1042) (IG 0)
      )
      (npu_inst_pe_1_3_6_n18
        (T0 63128) (T1 4248) (TX 0)
        (TC 1090) (IG 0)
      )
      (npu_inst_pe_1_3_6_n19
        (T0 59480) (T1 7896) (TX 0)
        (TC 1188) (IG 0)
      )
      (npu_inst_pe_1_3_6_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_6_n20
        (T0 64544) (T1 2832) (TX 0)
        (TC 1406) (IG 0)
      )
      (npu_inst_pe_1_3_6_n21
        (T0 63968) (T1 3408) (TX 0)
        (TC 898) (IG 0)
      )
      (npu_inst_pe_1_3_6_n22
        (T0 64160) (T1 3216) (TX 0)
        (TC 1018) (IG 0)
      )
      (npu_inst_pe_1_3_6_n23
        (T0 56000) (T1 11376) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_3_6_n24
        (T0 65676) (T1 1700) (TX 0)
        (TC 836) (IG 0)
      )
      (npu_inst_pe_1_3_6_n25
        (T0 59292) (T1 8084) (TX 0)
        (TC 1844) (IG 0)
      )
      (npu_inst_pe_1_3_6_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_3_6_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_3_6_n28
        (T0 61420) (T1 5956) (TX 0)
        (TC 1714) (IG 0)
      )
      (npu_inst_pe_1_3_6_n29
        (T0 59096) (T1 8280) (TX 0)
        (TC 2960) (IG 0)
      )
      (npu_inst_pe_1_3_6_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_3_6_n30
        (T0 64416) (T1 2960) (TX 0)
        (TC 1244) (IG 0)
      )
      (npu_inst_pe_1_3_6_n31
        (T0 56396) (T1 10980) (TX 0)
        (TC 1270) (IG 0)
      )
      (npu_inst_pe_1_3_6_n32
        (T0 58376) (T1 9000) (TX 0)
        (TC 1584) (IG 0)
      )
      (npu_inst_pe_1_3_6_n33
        (T0 60776) (T1 6600) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_3_6_n34
        (T0 60776) (T1 6600) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_3_6_n35
        (T0 60776) (T1 6600) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_3_6_n36
        (T0 60900) (T1 6476) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_6_n37
        (T0 7448) (T1 59928) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_6_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_6_n39
        (T0 11984) (T1 55392) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_3_6_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_6_n41
        (T0 9144) (T1 58232) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_6_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_6_n43
        (T0 10800) (T1 56576) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_3_6_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_6_n45
        (T0 5216) (T1 62160) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_3_6_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_6_n47
        (T0 2928) (T1 64448) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_6_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_6_n49
        (T0 704) (T1 66672) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_6_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_3_6_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_6_n51
        (T0 464) (T1 66912) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_3_6_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_6_n53
        (T0 6824) (T1 60552) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_6_n55
        (T0 6968) (T1 60408) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_6_n57
        (T0 13080) (T1 54296) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_6_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_6_n59
        (T0 9200) (T1 58176) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_6_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_6_n61
        (T0 5140) (T1 62236) (TX 0)
        (TC 1412) (IG 0)
      )
      (npu_inst_pe_1_3_6_n62
        (T0 4340) (T1 63036) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_3_6_n63
        (T0 5192) (T1 62184) (TX 0)
        (TC 1352) (IG 0)
      )
      (npu_inst_pe_1_3_6_n64
        (T0 8260) (T1 59116) (TX 0)
        (TC 826) (IG 0)
      )
      (npu_inst_pe_1_3_6_n65
        (T0 2760) (T1 64616) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_3_6_n66
        (T0 4900) (T1 62476) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_3_6_n67
        (T0 1540) (T1 65836) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_3_6_n68
        (T0 2740) (T1 64636) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_3_6_n69
        (T0 2420) (T1 64956) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_3_6_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_6_n70
        (T0 1980) (T1 65396) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_3_6_n71
        (T0 1920) (T1 65456) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n72
        (T0 1860) (T1 65516) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_3_6_n73
        (T0 3120) (T1 64256) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_3_6_n74
        (T0 3820) (T1 63556) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_3_6_n75
        (T0 6600) (T1 60776) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_3_6_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_3_6_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_3_6_n78
        (T0 6600) (T1 60776) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_3_6_n79
        (T0 6600) (T1 60776) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_3_6_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_6_n80
        (T0 6476) (T1 60900) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_6_n81
        (T0 6452) (T1 60924) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_3_6_n82
        (T0 7420) (T1 59956) (TX 0)
        (TC 446) (IG 0)
      )
      (npu_inst_pe_1_3_6_n83
        (T0 6988) (T1 60388) (TX 0)
        (TC 686) (IG 0)
      )
      (npu_inst_pe_1_3_6_n84
        (T0 7088) (T1 60288) (TX 0)
        (TC 636) (IG 0)
      )
      (npu_inst_pe_1_3_6_n85
        (T0 59342) (T1 8034) (TX 0)
        (TC 2141) (IG 0)
      )
      (npu_inst_pe_1_3_6_n86
        (T0 62168) (T1 5208) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_3_6_n87
        (T0 57464) (T1 9912) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_3_6_n88
        (T0 64064) (T1 3312) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_3_6_n89
        (T0 61496) (T1 5880) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_3_6_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_6_n90
        (T0 65528) (T1 1848) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_3_6_n91
        (T0 64088) (T1 3288) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_3_6_n92
        (T0 64568) (T1 2808) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_6_n93
        (T0 65000) (T1 2376) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n94
        (T0 65072) (T1 2304) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_3_6_n95
        (T0 65144) (T1 2232) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_3_6_n96
        (T0 61616) (T1 5760) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_3_6_n97
        (T0 62312) (T1 5064) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_3_6_n98
        (T0 60924) (T1 6452) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_3_6_n99
        (T0 59956) (T1 7420) (TX 0)
        (TC 446) (IG 0)
      )
      (npu_inst_pe_1_3_6_net3872
        (T0 61976) (T1 5400) (TX 0)
        (TC 5400) (IG 0)
      )
      (npu_inst_pe_1_3_6_net3878
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_67_carry_1_
        (T0 1248) (T1 66128) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_67_carry_2_
        (T0 1792) (T1 65584) (TX 0)
        (TC 712) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_67_carry_3_
        (T0 1440) (T1 65936) (TX 0)
        (TC 550) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_67_carry_4_
        (T0 1348) (T1 66028) (TX 0)
        (TC 508) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_67_carry_5_
        (T0 1324) (T1 66052) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_67_carry_6_
        (T0 1324) (T1 66052) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_67_carry_7_
        (T0 1324) (T1 66052) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_3_7_N65
        (T0 60604) (T1 6772) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_3_7_N66
        (T0 59780) (T1 7596) (TX 0)
        (TC 788) (IG 0)
      )
      (npu_inst_pe_1_3_7_N67
        (T0 60120) (T1 7256) (TX 0)
        (TC 670) (IG 0)
      )
      (npu_inst_pe_1_3_7_N68
        (T0 60036) (T1 7340) (TX 0)
        (TC 540) (IG 0)
      )
      (npu_inst_pe_1_3_7_N69
        (T0 59348) (T1 8028) (TX 0)
        (TC 486) (IG 0)
      )
      (npu_inst_pe_1_3_7_N70
        (T0 59472) (T1 7904) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_3_7_N71
        (T0 59472) (T1 7904) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_3_7_N72
        (T0 59472) (T1 7904) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_3_7_N73
        (T0 60604) (T1 6772) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_3_7_N74
        (T0 59984) (T1 7392) (TX 0)
        (TC 716) (IG 0)
      )
      (npu_inst_pe_1_3_7_N75
        (T0 61308) (T1 6068) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_3_7_N76
        (T0 61480) (T1 5896) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_3_7_N77
        (T0 60872) (T1 6504) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_3_7_N78
        (T0 61076) (T1 6300) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_3_7_N79
        (T0 61076) (T1 6300) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_3_7_N80
        (T0 61076) (T1 6300) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_3_7_N84
        (T0 56574) (T1 10802) (TX 0)
        (TC 2309) (IG 0)
      )
      (npu_inst_pe_1_3_7_N93
        (T0 61272) (T1 6104) (TX 0)
        (TC 1816) (IG 0)
      )
      (npu_inst_pe_1_3_7_N94
        (T0 61064) (T1 6312) (TX 0)
        (TC 1658) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_69_carry_1_
        (T0 66796) (T1 580) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_69_carry_2_
        (T0 66528) (T1 848) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_69_carry_3_
        (T0 66924) (T1 452) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_69_carry_4_
        (T0 67044) (T1 332) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_69_carry_5_
        (T0 67084) (T1 292) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_69_carry_6_
        (T0 67084) (T1 292) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_69_carry_7_
        (T0 67084) (T1 292) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_data_0_
        (T0 65676) (T1 1700) (TX 0)
        (TC 506) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_data_1_
        (T0 65668) (T1 1708) (TX 0)
        (TC 572) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_acc_0_
        (T0 61144) (T1 6232) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_acc_1_
        (T0 60576) (T1 6800) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_acc_2_
        (T0 61252) (T1 6124) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_acc_3_
        (T0 61268) (T1 6108) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_acc_4_
        (T0 60620) (T1 6756) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_acc_5_
        (T0 60784) (T1 6592) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_acc_6_
        (T0 60784) (T1 6592) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_acc_7_
        (T0 60784) (T1 6592) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_0__0_
        (T0 62072) (T1 5304) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_0__1_
        (T0 62624) (T1 4752) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_1__0_
        (T0 66152) (T1 1224) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_1__1_
        (T0 65832) (T1 1544) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_2__0_
        (T0 65096) (T1 2280) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_2__1_
        (T0 64304) (T1 3072) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_3__0_
        (T0 66608) (T1 768) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_3__1_
        (T0 62912) (T1 4464) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_4__0_
        (T0 65456) (T1 1920) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_4__1_
        (T0 60960) (T1 6416) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_5__0_
        (T0 62960) (T1 4416) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_5__1_
        (T0 56616) (T1 10760) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_0__0_
        (T0 62576) (T1 4800) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_0__1_
        (T0 61848) (T1 5528) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_1__0_
        (T0 60848) (T1 6528) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_1__1_
        (T0 64440) (T1 2936) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_2__0_
        (T0 60104) (T1 7272) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_2__1_
        (T0 64760) (T1 2616) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_3__0_
        (T0 66968) (T1 408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_3__1_
        (T0 61832) (T1 5544) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_4__0_
        (T0 62496) (T1 4880) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_4__1_
        (T0 60176) (T1 7200) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_5__0_
        (T0 62912) (T1 4464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_5__1_
        (T0 52368) (T1 15008) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_3_7_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_7_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_7_n100
        (T0 59920) (T1 7456) (TX 0)
        (TC 684) (IG 0)
      )
      (npu_inst_pe_1_3_7_n101
        (T0 60748) (T1 6628) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_3_7_n102
        (T0 61848) (T1 5528) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_n103
        (T0 64440) (T1 2936) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_7_n104
        (T0 64760) (T1 2616) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_7_n105
        (T0 61832) (T1 5544) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_7_n106
        (T0 60176) (T1 7200) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_3_7_n107
        (T0 52368) (T1 15008) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_n108
        (T0 62576) (T1 4800) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_3_7_n109
        (T0 60848) (T1 6528) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_7_n110
        (T0 60104) (T1 7272) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_3_7_n111
        (T0 66968) (T1 408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n112
        (T0 62496) (T1 4880) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_3_7_n113
        (T0 62912) (T1 4464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_7_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_7_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_7_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_7_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_7_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_7_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_7_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_7_n13
        (T0 1700) (T1 65676) (TX 0)
        (TC 506) (IG 0)
      )
      (npu_inst_pe_1_3_7_n14
        (T0 1708) (T1 65668) (TX 0)
        (TC 572) (IG 0)
      )
      (npu_inst_pe_1_3_7_n15
        (T0 64208) (T1 3168) (TX 0)
        (TC 1374) (IG 0)
      )
      (npu_inst_pe_1_3_7_n16
        (T0 65852) (T1 1524) (TX 0)
        (TC 752) (IG 0)
      )
      (npu_inst_pe_1_3_7_n17
        (T0 63140) (T1 4236) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_3_7_n18
        (T0 63396) (T1 3980) (TX 0)
        (TC 1048) (IG 0)
      )
      (npu_inst_pe_1_3_7_n19
        (T0 58800) (T1 8576) (TX 0)
        (TC 1254) (IG 0)
      )
      (npu_inst_pe_1_3_7_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_7_n20
        (T0 63848) (T1 3528) (TX 0)
        (TC 1754) (IG 0)
      )
      (npu_inst_pe_1_3_7_n21
        (T0 63992) (T1 3384) (TX 0)
        (TC 818) (IG 0)
      )
      (npu_inst_pe_1_3_7_n22
        (T0 63784) (T1 3592) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_7_n23
        (T0 56528) (T1 10848) (TX 0)
        (TC 1854) (IG 0)
      )
      (npu_inst_pe_1_3_7_n24
        (T0 63536) (T1 3840) (TX 0)
        (TC 1910) (IG 0)
      )
      (npu_inst_pe_1_3_7_n25
        (T0 63144) (T1 4232) (TX 0)
        (TC 824) (IG 0)
      )
      (npu_inst_pe_1_3_7_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_3_7_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_3_7_n28
        (T0 63272) (T1 4104) (TX 0)
        (TC 1256) (IG 0)
      )
      (npu_inst_pe_1_3_7_n29
        (T0 62700) (T1 4676) (TX 0)
        (TC 2304) (IG 0)
      )
      (npu_inst_pe_1_3_7_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_3_7_n30
        (T0 63296) (T1 4080) (TX 0)
        (TC 1790) (IG 0)
      )
      (npu_inst_pe_1_3_7_n31
        (T0 60836) (T1 6540) (TX 0)
        (TC 1378) (IG 0)
      )
      (npu_inst_pe_1_3_7_n32
        (T0 61232) (T1 6144) (TX 0)
        (TC 1506) (IG 0)
      )
      (npu_inst_pe_1_3_7_n33
        (T0 60460) (T1 6916) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_3_7_n34
        (T0 60460) (T1 6916) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_3_7_n35
        (T0 60460) (T1 6916) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_3_7_n36
        (T0 60288) (T1 7088) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_3_7_n37
        (T0 4464) (T1 62912) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_7_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_7_n39
        (T0 15008) (T1 52368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_3_7_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_7_n41
        (T0 4880) (T1 62496) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_3_7_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_7_n43
        (T0 7200) (T1 60176) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_3_7_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_7_n45
        (T0 408) (T1 66968) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_7_n47
        (T0 5544) (T1 61832) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_7_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_7_n49
        (T0 7272) (T1 60104) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_3_7_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_3_7_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_7_n51
        (T0 2616) (T1 64760) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_7_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_7_n53
        (T0 6528) (T1 60848) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_3_7_n55
        (T0 2936) (T1 64440) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_3_7_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_7_n57
        (T0 4800) (T1 62576) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_3_7_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_7_n59
        (T0 5528) (T1 61848) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_7_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_7_n61
        (T0 4272) (T1 63104) (TX 0)
        (TC 1102) (IG 0)
      )
      (npu_inst_pe_1_3_7_n62
        (T0 3680) (T1 63696) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_3_7_n63
        (T0 5320) (T1 62056) (TX 0)
        (TC 1330) (IG 0)
      )
      (npu_inst_pe_1_3_7_n64
        (T0 9052) (T1 58324) (TX 0)
        (TC 854) (IG 0)
      )
      (npu_inst_pe_1_3_7_n65
        (T0 1600) (T1 65776) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_7_n66
        (T0 5428) (T1 61948) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_3_7_n67
        (T0 640) (T1 66736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_n68
        (T0 3800) (T1 63576) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_3_7_n69
        (T0 1900) (T1 65476) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_3_7_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_7_n70
        (T0 2560) (T1 64816) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_7_n71
        (T0 1020) (T1 66356) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_3_7_n72
        (T0 1288) (T1 66088) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_7_n73
        (T0 2800) (T1 64576) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_3_7_n74
        (T0 3560) (T1 63816) (TX 0)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_3_7_n75
        (T0 6916) (T1 60460) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_3_7_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_3_7_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_3_7_n78
        (T0 6916) (T1 60460) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_3_7_n79
        (T0 6916) (T1 60460) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_3_7_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_3_7_n80
        (T0 7088) (T1 60288) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_3_7_n81
        (T0 6424) (T1 60952) (TX 0)
        (TC 316) (IG 0)
      )
      (npu_inst_pe_1_3_7_n82
        (T0 6444) (T1 60932) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_3_7_n83
        (T0 7456) (T1 59920) (TX 0)
        (TC 684) (IG 0)
      )
      (npu_inst_pe_1_3_7_n84
        (T0 6628) (T1 60748) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_3_7_n85
        (T0 59342) (T1 8034) (TX 0)
        (TC 2141) (IG 0)
      )
      (npu_inst_pe_1_3_7_n86
        (T0 62960) (T1 4416) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_3_7_n87
        (T0 56616) (T1 10760) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_3_7_n88
        (T0 65456) (T1 1920) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_3_7_n89
        (T0 60960) (T1 6416) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_7_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_7_n90
        (T0 66608) (T1 768) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_7_n91
        (T0 62912) (T1 4464) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_3_7_n92
        (T0 65096) (T1 2280) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_3_7_n93
        (T0 64304) (T1 3072) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_3_7_n94
        (T0 66152) (T1 1224) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_3_7_n95
        (T0 65832) (T1 1544) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_7_n96
        (T0 62072) (T1 5304) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_3_7_n97
        (T0 62624) (T1 4752) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_3_7_n98
        (T0 60952) (T1 6424) (TX 0)
        (TC 316) (IG 0)
      )
      (npu_inst_pe_1_3_7_n99
        (T0 60932) (T1 6444) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_3_7_net3849
        (T0 61976) (T1 5400) (TX 0)
        (TC 5400) (IG 0)
      )
      (npu_inst_pe_1_3_7_net3855
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_3_7_sub_67_carry_1_
        (T0 1120) (T1 66256) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_3_7_sub_67_carry_2_
        (T0 1812) (T1 65564) (TX 0)
        (TC 634) (IG 0)
      )
      (npu_inst_pe_1_3_7_sub_67_carry_3_
        (T0 1472) (T1 65904) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_3_7_sub_67_carry_4_
        (T0 1352) (T1 66024) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_3_7_sub_67_carry_5_
        (T0 1312) (T1 66064) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_3_7_sub_67_carry_6_
        (T0 1312) (T1 66064) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_3_7_sub_67_carry_7_
        (T0 1312) (T1 66064) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_4_0_N65
        (T0 55992) (T1 11384) (TX 0)
        (TC 606) (IG 0)
      )
      (npu_inst_pe_1_4_0_N66
        (T0 55216) (T1 12160) (TX 0)
        (TC 814) (IG 0)
      )
      (npu_inst_pe_1_4_0_N67
        (T0 55584) (T1 11792) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_4_0_N68
        (T0 54168) (T1 13208) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_4_0_N69
        (T0 54624) (T1 12752) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_4_0_N70
        (T0 55260) (T1 12116) (TX 0)
        (TC 482) (IG 0)
      )
      (npu_inst_pe_1_4_0_N71
        (T0 55260) (T1 12116) (TX 0)
        (TC 482) (IG 0)
      )
      (npu_inst_pe_1_4_0_N72
        (T0 55260) (T1 12116) (TX 0)
        (TC 482) (IG 0)
      )
      (npu_inst_pe_1_4_0_N73
        (T0 55992) (T1 11384) (TX 0)
        (TC 606) (IG 0)
      )
      (npu_inst_pe_1_4_0_N74
        (T0 55668) (T1 11708) (TX 0)
        (TC 750) (IG 0)
      )
      (npu_inst_pe_1_4_0_N75
        (T0 56704) (T1 10672) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_4_0_N76
        (T0 55548) (T1 11828) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_4_0_N77
        (T0 56212) (T1 11164) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_4_0_N78
        (T0 56904) (T1 10472) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_4_0_N79
        (T0 56904) (T1 10472) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_4_0_N80
        (T0 56904) (T1 10472) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_4_0_N84
        (T0 53486) (T1 13890) (TX 0)
        (TC 3339) (IG 0)
      )
      (npu_inst_pe_1_4_0_N93
        (T0 62416) (T1 4960) (TX 0)
        (TC 1476) (IG 0)
      )
      (npu_inst_pe_1_4_0_N94
        (T0 60336) (T1 7040) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_69_carry_1_
        (T0 66808) (T1 568) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_69_carry_2_
        (T0 66420) (T1 956) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_69_carry_3_
        (T0 66900) (T1 476) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_69_carry_4_
        (T0 67052) (T1 324) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_69_carry_5_
        (T0 67084) (T1 292) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_69_carry_6_
        (T0 67084) (T1 292) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_69_carry_7_
        (T0 67084) (T1 292) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_data_0_
        (T0 65484) (T1 1892) (TX 0)
        (TC 632) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_data_1_
        (T0 65628) (T1 1748) (TX 0)
        (TC 686) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_acc_0_
        (T0 56748) (T1 10628) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_acc_1_
        (T0 56072) (T1 11304) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_acc_2_
        (T0 56708) (T1 10668) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_acc_3_
        (T0 55376) (T1 12000) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_acc_4_
        (T0 55952) (T1 11424) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_acc_5_
        (T0 56612) (T1 10764) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_acc_6_
        (T0 56612) (T1 10764) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_acc_7_
        (T0 56612) (T1 10764) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_0__0_
        (T0 61424) (T1 5952) (TX 0)
        (TC 552) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_0__1_
        (T0 61344) (T1 6032) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_1__0_
        (T0 64344) (T1 3032) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_1__1_
        (T0 63504) (T1 3872) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_2__0_
        (T0 66048) (T1 1328) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_2__1_
        (T0 64872) (T1 2504) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_3__0_
        (T0 66072) (T1 1304) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_3__1_
        (T0 63480) (T1 3896) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_4__0_
        (T0 63248) (T1 4128) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_4__1_
        (T0 60272) (T1 7104) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_5__0_
        (T0 61280) (T1 6096) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_5__1_
        (T0 58808) (T1 8568) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_0__0_
        (T0 58704) (T1 8672) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_0__1_
        (T0 59568) (T1 7808) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_1__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_1__1_
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_2__0_
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_2__1_
        (T0 64688) (T1 2688) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_3__0_
        (T0 64560) (T1 2816) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_3__1_
        (T0 60464) (T1 6912) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_4__0_
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_4__1_
        (T0 57264) (T1 10112) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_5__0_
        (T0 59952) (T1 7424) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_5__1_
        (T0 57008) (T1 10368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_4_0_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_0_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_0_n100
        (T0 55564) (T1 11812) (TX 0)
        (TC 708) (IG 0)
      )
      (npu_inst_pe_1_4_0_n101
        (T0 56192) (T1 11184) (TX 0)
        (TC 606) (IG 0)
      )
      (npu_inst_pe_1_4_0_n102
        (T0 59568) (T1 7808) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n103
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n104
        (T0 64688) (T1 2688) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n105
        (T0 60464) (T1 6912) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n106
        (T0 57264) (T1 10112) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n107
        (T0 57008) (T1 10368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n108
        (T0 58704) (T1 8672) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_0_n109
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_0_n110
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n111
        (T0 64560) (T1 2816) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n112
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n113
        (T0 59952) (T1 7424) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_0_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_0_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_0_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_0_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_0_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_0_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_0_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_0_n13
        (T0 1892) (T1 65484) (TX 0)
        (TC 632) (IG 0)
      )
      (npu_inst_pe_1_4_0_n14
        (T0 1748) (T1 65628) (TX 0)
        (TC 686) (IG 0)
      )
      (npu_inst_pe_1_4_0_n15
        (T0 62264) (T1 5112) (TX 0)
        (TC 1714) (IG 0)
      )
      (npu_inst_pe_1_4_0_n16
        (T0 66060) (T1 1316) (TX 0)
        (TC 598) (IG 0)
      )
      (npu_inst_pe_1_4_0_n17
        (T0 62180) (T1 5196) (TX 0)
        (TC 1076) (IG 0)
      )
      (npu_inst_pe_1_4_0_n18
        (T0 63004) (T1 4372) (TX 0)
        (TC 1082) (IG 0)
      )
      (npu_inst_pe_1_4_0_n19
        (T0 59540) (T1 7836) (TX 0)
        (TC 1468) (IG 0)
      )
      (npu_inst_pe_1_4_0_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_0_n20
        (T0 64176) (T1 3200) (TX 0)
        (TC 1514) (IG 0)
      )
      (npu_inst_pe_1_4_0_n21
        (T0 62424) (T1 4952) (TX 0)
        (TC 854) (IG 0)
      )
      (npu_inst_pe_1_4_0_n22
        (T0 63008) (T1 4368) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_4_0_n23
        (T0 56880) (T1 10496) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_4_0_n24
        (T0 62576) (T1 4800) (TX 0)
        (TC 2400) (IG 0)
      )
      (npu_inst_pe_1_4_0_n25
        (T0 62064) (T1 5312) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_4_0_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_4_0_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_4_0_n28
        (T0 62064) (T1 5312) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_4_0_n29
        (T0 63728) (T1 3648) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_4_0_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_4_0_n30
        (T0 64880) (T1 2496) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_4_0_n31
        (T0 62160) (T1 5216) (TX 0)
        (TC 1764) (IG 0)
      )
      (npu_inst_pe_1_4_0_n32
        (T0 62480) (T1 4896) (TX 0)
        (TC 1444) (IG 0)
      )
      (npu_inst_pe_1_4_0_n33
        (T0 56284) (T1 11092) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_4_0_n34
        (T0 56284) (T1 11092) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_4_0_n35
        (T0 56284) (T1 11092) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_4_0_n36
        (T0 55624) (T1 11752) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_4_0_n37
        (T0 7424) (T1 59952) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_0_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_0_n39
        (T0 10368) (T1 57008) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_4_0_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_0_n41
        (T0 384) (T1 66992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_0_n43
        (T0 10112) (T1 57264) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_0_n45
        (T0 2816) (T1 64560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_0_n47
        (T0 6912) (T1 60464) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_0_n49
        (T0 2688) (T1 64688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_4_0_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_0_n51
        (T0 2688) (T1 64688) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_0_n53
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_0_n55
        (T0 2304) (T1 65072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_0_n57
        (T0 8672) (T1 58704) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_0_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_0_n59
        (T0 7808) (T1 59568) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_0_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_0_n61
        (T0 4632) (T1 62744) (TX 0)
        (TC 1460) (IG 0)
      )
      (npu_inst_pe_1_4_0_n62
        (T0 5080) (T1 62296) (TX 0)
        (TC 508) (IG 0)
      )
      (npu_inst_pe_1_4_0_n63
        (T0 5340) (T1 62036) (TX 0)
        (TC 1574) (IG 0)
      )
      (npu_inst_pe_1_4_0_n64
        (T0 7140) (T1 60236) (TX 0)
        (TC 714) (IG 0)
      )
      (npu_inst_pe_1_4_0_n65
        (T0 3440) (T1 63936) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_4_0_n66
        (T0 5920) (T1 61456) (TX 0)
        (TC 592) (IG 0)
      )
      (npu_inst_pe_1_4_0_n67
        (T0 1092) (T1 66284) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_4_0_n68
        (T0 3252) (T1 64124) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_4_0_n69
        (T0 1112) (T1 66264) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_4_0_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_0_n70
        (T0 2092) (T1 65284) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_4_0_n71
        (T0 2532) (T1 64844) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_4_0_n72
        (T0 3232) (T1 64144) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_0_n73
        (T0 3760) (T1 63616) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_4_0_n74
        (T0 5000) (T1 62376) (TX 0)
        (TC 500) (IG 0)
      )
      (npu_inst_pe_1_4_0_n75
        (T0 11092) (T1 56284) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_4_0_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_4_0_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_4_0_n78
        (T0 11092) (T1 56284) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_4_0_n79
        (T0 11092) (T1 56284) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_4_0_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_0_n80
        (T0 11752) (T1 55624) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_4_0_n81
        (T0 12328) (T1 55048) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_4_0_n82
        (T0 10952) (T1 56424) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_4_0_n83
        (T0 11812) (T1 55564) (TX 0)
        (TC 708) (IG 0)
      )
      (npu_inst_pe_1_4_0_n84
        (T0 11184) (T1 56192) (TX 0)
        (TC 606) (IG 0)
      )
      (npu_inst_pe_1_4_0_n85
        (T0 55918) (T1 11458) (TX 0)
        (TC 3215) (IG 0)
      )
      (npu_inst_pe_1_4_0_n86
        (T0 61280) (T1 6096) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_4_0_n87
        (T0 58808) (T1 8568) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_4_0_n88
        (T0 63248) (T1 4128) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_4_0_n89
        (T0 60272) (T1 7104) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_4_0_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_0_n90
        (T0 66072) (T1 1304) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_0_n91
        (T0 63480) (T1 3896) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_0_n92
        (T0 66048) (T1 1328) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_4_0_n93
        (T0 64872) (T1 2504) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_4_0_n94
        (T0 64344) (T1 3032) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_4_0_n95
        (T0 63504) (T1 3872) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_0_n96
        (T0 61616) (T1 5760) (TX 0)
        (TC 552) (IG 0)
      )
      (npu_inst_pe_1_4_0_n97
        (T0 61344) (T1 6032) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_4_0_n98
        (T0 55048) (T1 12328) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_4_0_n99
        (T0 56424) (T1 10952) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_4_0_net3826
        (T0 60432) (T1 6944) (TX 0)
        (TC 6944) (IG 0)
      )
      (npu_inst_pe_1_4_0_net3832
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_4_0_o_data_h_0_
        (T0 62552) (T1 4824) (TX 0)
        (TC 1460) (IG 0)
      )
      (npu_inst_pe_1_4_0_o_data_h_1_
        (T0 62036) (T1 5340) (TX 0)
        (TC 1572) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_67_carry_1_
        (T0 1324) (T1 66052) (TX 0)
        (TC 484) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_67_carry_2_
        (T0 1964) (T1 65412) (TX 0)
        (TC 714) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_67_carry_3_
        (T0 1544) (T1 65832) (TX 0)
        (TC 534) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_67_carry_4_
        (T0 1376) (T1 66000) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_67_carry_5_
        (T0 1352) (T1 66024) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_67_carry_6_
        (T0 1352) (T1 66024) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_67_carry_7_
        (T0 1352) (T1 66024) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_4_1_N65
        (T0 55012) (T1 12364) (TX 0)
        (TC 680) (IG 0)
      )
      (npu_inst_pe_1_4_1_N66
        (T0 54888) (T1 12488) (TX 0)
        (TC 802) (IG 0)
      )
      (npu_inst_pe_1_4_1_N67
        (T0 54544) (T1 12832) (TX 0)
        (TC 770) (IG 0)
      )
      (npu_inst_pe_1_4_1_N68
        (T0 53932) (T1 13444) (TX 0)
        (TC 618) (IG 0)
      )
      (npu_inst_pe_1_4_1_N69
        (T0 54312) (T1 13064) (TX 0)
        (TC 524) (IG 0)
      )
      (npu_inst_pe_1_4_1_N70
        (T0 54740) (T1 12636) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_4_1_N71
        (T0 54740) (T1 12636) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_4_1_N72
        (T0 54740) (T1 12636) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_4_1_N73
        (T0 55012) (T1 12364) (TX 0)
        (TC 680) (IG 0)
      )
      (npu_inst_pe_1_4_1_N74
        (T0 55104) (T1 12272) (TX 0)
        (TC 750) (IG 0)
      )
      (npu_inst_pe_1_4_1_N75
        (T0 55644) (T1 11732) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_4_1_N76
        (T0 55200) (T1 12176) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_4_1_N77
        (T0 55884) (T1 11492) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_4_1_N78
        (T0 56332) (T1 11044) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_4_1_N79
        (T0 56332) (T1 11044) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_4_1_N80
        (T0 56332) (T1 11044) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_4_1_N84
        (T0 53486) (T1 13890) (TX 0)
        (TC 3339) (IG 0)
      )
      (npu_inst_pe_1_4_1_N93
        (T0 64552) (T1 2824) (TX 0)
        (TC 644) (IG 0)
      )
      (npu_inst_pe_1_4_1_N94
        (T0 62192) (T1 5184) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_4_1_add_69_carry_1_
        (T0 66788) (T1 588) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_4_1_add_69_carry_2_
        (T0 66504) (T1 872) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_4_1_add_69_carry_3_
        (T0 66960) (T1 416) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_add_69_carry_4_
        (T0 67124) (T1 252) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_1_add_69_carry_5_
        (T0 67128) (T1 248) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_4_1_add_69_carry_6_
        (T0 67128) (T1 248) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_4_1_add_69_carry_7_
        (T0 67128) (T1 248) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_data_0_
        (T0 65384) (T1 1992) (TX 0)
        (TC 714) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_data_1_
        (T0 65668) (T1 1708) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_acc_0_
        (T0 55828) (T1 11548) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_acc_1_
        (T0 55656) (T1 11720) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_acc_2_
        (T0 55684) (T1 11692) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_acc_3_
        (T0 55112) (T1 12264) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_acc_4_
        (T0 55640) (T1 11736) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_acc_5_
        (T0 56084) (T1 11292) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_acc_6_
        (T0 56084) (T1 11292) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_acc_7_
        (T0 56084) (T1 11292) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_0__0_
        (T0 61256) (T1 6120) (TX 0)
        (TC 470) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_0__1_
        (T0 61752) (T1 5624) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_1__0_
        (T0 63192) (T1 4184) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_1__1_
        (T0 62712) (T1 4664) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_2__0_
        (T0 65904) (T1 1472) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_2__1_
        (T0 64776) (T1 2600) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_3__0_
        (T0 65208) (T1 2168) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_3__1_
        (T0 64248) (T1 3128) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_4__0_
        (T0 62192) (T1 5184) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_4__1_
        (T0 60752) (T1 6624) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_5__0_
        (T0 60416) (T1 6960) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_5__1_
        (T0 59600) (T1 7776) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_0__0_
        (T0 66152) (T1 1224) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_0__1_
        (T0 60464) (T1 6912) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_1__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_1__1_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_2__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_2__1_
        (T0 66608) (T1 768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_3__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_3__1_
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_4__0_
        (T0 62768) (T1 4608) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_4__1_
        (T0 57648) (T1 9728) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_5__0_
        (T0 62384) (T1 4992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_5__1_
        (T0 54960) (T1 12416) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_4_1_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_1_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_1_n100
        (T0 55152) (T1 12224) (TX 0)
        (TC 688) (IG 0)
      )
      (npu_inst_pe_1_4_1_n101
        (T0 55168) (T1 12208) (TX 0)
        (TC 680) (IG 0)
      )
      (npu_inst_pe_1_4_1_n102
        (T0 60464) (T1 6912) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n103
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n104
        (T0 66608) (T1 768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n105
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n106
        (T0 57648) (T1 9728) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n107
        (T0 54960) (T1 12416) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n108
        (T0 66152) (T1 1224) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_n109
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_1_n110
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n111
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n112
        (T0 62768) (T1 4608) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_n113
        (T0 62384) (T1 4992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_1_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_1_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_1_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_1_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_1_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_1_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_1_n13
        (T0 1992) (T1 65384) (TX 0)
        (TC 714) (IG 0)
      )
      (npu_inst_pe_1_4_1_n14
        (T0 1708) (T1 65668) (TX 0)
        (TC 694) (IG 0)
      )
      (npu_inst_pe_1_4_1_n15
        (T0 61544) (T1 5832) (TX 0)
        (TC 1866) (IG 0)
      )
      (npu_inst_pe_1_4_1_n16
        (T0 65556) (T1 1820) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_4_1_n17
        (T0 61592) (T1 5784) (TX 0)
        (TC 884) (IG 0)
      )
      (npu_inst_pe_1_4_1_n18
        (T0 62652) (T1 4724) (TX 0)
        (TC 1006) (IG 0)
      )
      (npu_inst_pe_1_4_1_n19
        (T0 60176) (T1 7200) (TX 0)
        (TC 1226) (IG 0)
      )
      (npu_inst_pe_1_4_1_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_1_n20
        (T0 64512) (T1 2864) (TX 0)
        (TC 1334) (IG 0)
      )
      (npu_inst_pe_1_4_1_n21
        (T0 62232) (T1 5144) (TX 0)
        (TC 758) (IG 0)
      )
      (npu_inst_pe_1_4_1_n22
        (T0 62992) (T1 4384) (TX 0)
        (TC 1084) (IG 0)
      )
      (npu_inst_pe_1_4_1_n23
        (T0 56304) (T1 11072) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_4_1_n24
        (T0 65840) (T1 1536) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_4_1_n25
        (T0 63920) (T1 3456) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_4_1_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_4_1_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_4_1_n28
        (T0 64560) (T1 2816) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_4_1_n29
        (T0 62576) (T1 4800) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_4_1_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_4_1_n30
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n31
        (T0 66152) (T1 1224) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_n32
        (T0 66152) (T1 1224) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_n33
        (T0 55696) (T1 11680) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_4_1_n34
        (T0 55696) (T1 11680) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_4_1_n35
        (T0 55696) (T1 11680) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_4_1_n36
        (T0 55252) (T1 12124) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_4_1_n37
        (T0 4992) (T1 62384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_1_n39
        (T0 12416) (T1 54960) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_4_1_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_1_n41
        (T0 4608) (T1 62768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_1_n43
        (T0 9728) (T1 57648) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_1_n45
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_1_n47
        (T0 2304) (T1 65072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_1_n49
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_4_1_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_1_n51
        (T0 768) (T1 66608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_1_n53
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_1_n55
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_1_n57
        (T0 1224) (T1 66152) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_4_1_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_1_n59
        (T0 6912) (T1 60464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_1_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_1_n61
        (T0 5652) (T1 61724) (TX 0)
        (TC 1470) (IG 0)
      )
      (npu_inst_pe_1_4_1_n62
        (T0 5880) (T1 61496) (TX 0)
        (TC 540) (IG 0)
      )
      (npu_inst_pe_1_4_1_n63
        (T0 5080) (T1 62296) (TX 0)
        (TC 1508) (IG 0)
      )
      (npu_inst_pe_1_4_1_n64
        (T0 6480) (T1 60896) (TX 0)
        (TC 648) (IG 0)
      )
      (npu_inst_pe_1_4_1_n65
        (T0 4320) (T1 63056) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_4_1_n66
        (T0 5520) (T1 61856) (TX 0)
        (TC 552) (IG 0)
      )
      (npu_inst_pe_1_4_1_n67
        (T0 1892) (T1 65484) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_4_1_n68
        (T0 2612) (T1 64764) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_4_1_n69
        (T0 1312) (T1 66064) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_1_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_1_n70
        (T0 2172) (T1 65204) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_4_1_n71
        (T0 3492) (T1 63884) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_4_1_n72
        (T0 3892) (T1 63484) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_4_1_n73
        (T0 4020) (T1 63356) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_4_1_n74
        (T0 4660) (T1 62716) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_4_1_n75
        (T0 11680) (T1 55696) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_4_1_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_4_1_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_4_1_n78
        (T0 11680) (T1 55696) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_4_1_n79
        (T0 11680) (T1 55696) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_4_1_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_1_n80
        (T0 12124) (T1 55252) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_4_1_n81
        (T0 12632) (T1 54744) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_4_1_n82
        (T0 12092) (T1 55284) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_4_1_n83
        (T0 12224) (T1 55152) (TX 0)
        (TC 688) (IG 0)
      )
      (npu_inst_pe_1_4_1_n84
        (T0 12208) (T1 55168) (TX 0)
        (TC 680) (IG 0)
      )
      (npu_inst_pe_1_4_1_n85
        (T0 55918) (T1 11458) (TX 0)
        (TC 3215) (IG 0)
      )
      (npu_inst_pe_1_4_1_n86
        (T0 60416) (T1 6960) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_4_1_n87
        (T0 59600) (T1 7776) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_4_1_n88
        (T0 62192) (T1 5184) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_4_1_n89
        (T0 60752) (T1 6624) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_4_1_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_1_n90
        (T0 65208) (T1 2168) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_1_n91
        (T0 64248) (T1 3128) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_1_n92
        (T0 65904) (T1 1472) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_4_1_n93
        (T0 64776) (T1 2600) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_4_1_n94
        (T0 63192) (T1 4184) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_4_1_n95
        (T0 62712) (T1 4664) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_1_n96
        (T0 60776) (T1 6600) (TX 0)
        (TC 500) (IG 0)
      )
      (npu_inst_pe_1_4_1_n97
        (T0 61752) (T1 5624) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_4_1_n98
        (T0 54744) (T1 12632) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_4_1_n99
        (T0 55284) (T1 12092) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_4_1_net3803
        (T0 60432) (T1 6944) (TX 0)
        (TC 6944) (IG 0)
      )
      (npu_inst_pe_1_4_1_net3809
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_4_1_sub_67_carry_1_
        (T0 1404) (T1 65972) (TX 0)
        (TC 546) (IG 0)
      )
      (npu_inst_pe_1_4_1_sub_67_carry_2_
        (T0 1940) (T1 65436) (TX 0)
        (TC 758) (IG 0)
      )
      (npu_inst_pe_1_4_1_sub_67_carry_3_
        (T0 1540) (T1 65836) (TX 0)
        (TC 572) (IG 0)
      )
      (npu_inst_pe_1_4_1_sub_67_carry_4_
        (T0 1360) (T1 66016) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_4_1_sub_67_carry_5_
        (T0 1344) (T1 66032) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_4_1_sub_67_carry_6_
        (T0 1344) (T1 66032) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_4_1_sub_67_carry_7_
        (T0 1344) (T1 66032) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_4_2_N65
        (T0 60428) (T1 6948) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_4_2_N66
        (T0 59984) (T1 7392) (TX 0)
        (TC 860) (IG 0)
      )
      (npu_inst_pe_1_4_2_N67
        (T0 58996) (T1 8380) (TX 0)
        (TC 878) (IG 0)
      )
      (npu_inst_pe_1_4_2_N68
        (T0 58316) (T1 9060) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_4_2_N69
        (T0 59120) (T1 8256) (TX 0)
        (TC 702) (IG 0)
      )
      (npu_inst_pe_1_4_2_N70
        (T0 59820) (T1 7556) (TX 0)
        (TC 682) (IG 0)
      )
      (npu_inst_pe_1_4_2_N71
        (T0 59820) (T1 7556) (TX 0)
        (TC 682) (IG 0)
      )
      (npu_inst_pe_1_4_2_N72
        (T0 59820) (T1 7556) (TX 0)
        (TC 682) (IG 0)
      )
      (npu_inst_pe_1_4_2_N73
        (T0 60428) (T1 6948) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_4_2_N74
        (T0 60460) (T1 6916) (TX 0)
        (TC 780) (IG 0)
      )
      (npu_inst_pe_1_4_2_N75
        (T0 60640) (T1 6736) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_4_2_N76
        (T0 60088) (T1 7288) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_4_2_N77
        (T0 60988) (T1 6388) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_4_2_N78
        (T0 61792) (T1 5584) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_4_2_N79
        (T0 61792) (T1 5584) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_4_2_N80
        (T0 61792) (T1 5584) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_4_2_N84
        (T0 56574) (T1 10802) (TX 0)
        (TC 2309) (IG 0)
      )
      (npu_inst_pe_1_4_2_N93
        (T0 62252) (T1 5124) (TX 0)
        (TC 1422) (IG 0)
      )
      (npu_inst_pe_1_4_2_N94
        (T0 62684) (T1 4692) (TX 0)
        (TC 1770) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_69_carry_1_
        (T0 66748) (T1 628) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_69_carry_2_
        (T0 66616) (T1 760) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_69_carry_3_
        (T0 66972) (T1 404) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_69_carry_4_
        (T0 67132) (T1 244) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_69_carry_5_
        (T0 67204) (T1 172) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_69_carry_6_
        (T0 67204) (T1 172) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_69_carry_7_
        (T0 67204) (T1 172) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_data_0_
        (T0 64988) (T1 2388) (TX 0)
        (TC 812) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_data_1_
        (T0 65692) (T1 1684) (TX 0)
        (TC 678) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_acc_0_
        (T0 61560) (T1 5816) (TX 0)
        (TC 338) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_acc_1_
        (T0 61252) (T1 6124) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_acc_2_
        (T0 60592) (T1 6784) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_acc_3_
        (T0 60004) (T1 7372) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_acc_4_
        (T0 60888) (T1 6488) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_acc_5_
        (T0 61620) (T1 5756) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_acc_6_
        (T0 61620) (T1 5756) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_acc_7_
        (T0 61620) (T1 5756) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_0__0_
        (T0 59936) (T1 7440) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_0__1_
        (T0 62448) (T1 4928) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_1__0_
        (T0 62088) (T1 5288) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_1__1_
        (T0 62232) (T1 5144) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_2__0_
        (T0 64896) (T1 2480) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_2__1_
        (T0 65088) (T1 2288) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_3__0_
        (T0 64464) (T1 2912) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_3__1_
        (T0 63048) (T1 4328) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_4__0_
        (T0 62216) (T1 5160) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_4__1_
        (T0 61568) (T1 5808) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_5__0_
        (T0 61328) (T1 6048) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_5__1_
        (T0 58856) (T1 8520) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_0__0_
        (T0 59304) (T1 8072) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_0__1_
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_1__0_
        (T0 67200) (T1 176) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_1__1_
        (T0 62912) (T1 4464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_2__0_
        (T0 66872) (T1 504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_2__1_
        (T0 62080) (T1 5296) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_3__0_
        (T0 64712) (T1 2664) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_3__1_
        (T0 64896) (T1 2480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_4__0_
        (T0 62912) (T1 4464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_4__1_
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_5__0_
        (T0 57648) (T1 9728) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_5__1_
        (T0 57656) (T1 9720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_4_2_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_2_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_2_n100
        (T0 60372) (T1 7004) (TX 0)
        (TC 742) (IG 0)
      )
      (npu_inst_pe_1_4_2_n101
        (T0 60644) (T1 6732) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_4_2_n102
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_2_n103
        (T0 62912) (T1 4464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n104
        (T0 62080) (T1 5296) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_2_n105
        (T0 64896) (T1 2480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n106
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n107
        (T0 57656) (T1 9720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_2_n108
        (T0 59304) (T1 8072) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_2_n109
        (T0 67200) (T1 176) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_4_2_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_2_n110
        (T0 66872) (T1 504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n111
        (T0 64712) (T1 2664) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_2_n112
        (T0 62912) (T1 4464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n113
        (T0 57648) (T1 9728) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_2_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_2_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_2_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_2_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_2_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_2_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_2_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_2_n13
        (T0 2388) (T1 64988) (TX 0)
        (TC 812) (IG 0)
      )
      (npu_inst_pe_1_4_2_n14
        (T0 1684) (T1 65692) (TX 0)
        (TC 678) (IG 0)
      )
      (npu_inst_pe_1_4_2_n15
        (T0 61772) (T1 5604) (TX 0)
        (TC 1852) (IG 0)
      )
      (npu_inst_pe_1_4_2_n16
        (T0 64920) (T1 2456) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_4_2_n17
        (T0 60104) (T1 7272) (TX 0)
        (TC 1158) (IG 0)
      )
      (npu_inst_pe_1_4_2_n18
        (T0 61104) (T1 6272) (TX 0)
        (TC 1276) (IG 0)
      )
      (npu_inst_pe_1_4_2_n19
        (T0 60452) (T1 6924) (TX 0)
        (TC 1432) (IG 0)
      )
      (npu_inst_pe_1_4_2_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_2_n20
        (T0 64308) (T1 3068) (TX 0)
        (TC 1424) (IG 0)
      )
      (npu_inst_pe_1_4_2_n21
        (T0 62340) (T1 5036) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_4_2_n22
        (T0 62996) (T1 4380) (TX 0)
        (TC 926) (IG 0)
      )
      (npu_inst_pe_1_4_2_n23
        (T0 60212) (T1 7164) (TX 0)
        (TC 1278) (IG 0)
      )
      (npu_inst_pe_1_4_2_n24
        (T0 63232) (T1 4144) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_4_2_n25
        (T0 64064) (T1 3312) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_4_2_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_4_2_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_4_2_n28
        (T0 63968) (T1 3408) (TX 0)
        (TC 1122) (IG 0)
      )
      (npu_inst_pe_1_4_2_n29
        (T0 60536) (T1 6840) (TX 0)
        (TC 2270) (IG 0)
      )
      (npu_inst_pe_1_4_2_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_4_2_n30
        (T0 65792) (T1 1584) (TX 0)
        (TC 642) (IG 0)
      )
      (npu_inst_pe_1_4_2_n31
        (T0 62700) (T1 4676) (TX 0)
        (TC 1734) (IG 0)
      )
      (npu_inst_pe_1_4_2_n32
        (T0 63352) (T1 4024) (TX 0)
        (TC 1352) (IG 0)
      )
      (npu_inst_pe_1_4_2_n33
        (T0 60980) (T1 6396) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_4_2_n34
        (T0 60980) (T1 6396) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_4_2_n35
        (T0 60980) (T1 6396) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_4_2_n36
        (T0 60236) (T1 7140) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_4_2_n37
        (T0 9728) (T1 57648) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_2_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_2_n39
        (T0 9720) (T1 57656) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_2_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_4_2_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_2_n41
        (T0 4464) (T1 62912) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_2_n43
        (T0 4608) (T1 62768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_2_n45
        (T0 2664) (T1 64712) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_2_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_2_n47
        (T0 2480) (T1 64896) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_2_n49
        (T0 504) (T1 66872) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_4_2_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_2_n51
        (T0 5296) (T1 62080) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_2_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_2_n53
        (T0 176) (T1 67200) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_4_2_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_2_n55
        (T0 4464) (T1 62912) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_2_n57
        (T0 8072) (T1 59304) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_2_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_2_n59
        (T0 2160) (T1 65216) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_2_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_2_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_2_n61
        (T0 6332) (T1 61044) (TX 0)
        (TC 1730) (IG 0)
      )
      (npu_inst_pe_1_4_2_n62
        (T0 5040) (T1 62336) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_4_2_n63
        (T0 5500) (T1 61876) (TX 0)
        (TC 1406) (IG 0)
      )
      (npu_inst_pe_1_4_2_n64
        (T0 7180) (T1 60196) (TX 0)
        (TC 670) (IG 0)
      )
      (npu_inst_pe_1_4_2_n65
        (T0 4300) (T1 63076) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_4_2_n66
        (T0 4840) (T1 62536) (TX 0)
        (TC 484) (IG 0)
      )
      (npu_inst_pe_1_4_2_n67
        (T0 2512) (T1 64864) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_4_2_n68
        (T0 3692) (T1 63684) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_4_2_n69
        (T0 2072) (T1 65304) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_4_2_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_2_n70
        (T0 1912) (T1 65464) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_2_n71
        (T0 4412) (T1 62964) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_4_2_n72
        (T0 4292) (T1 63084) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_4_2_n73
        (T0 4660) (T1 62716) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_4_2_n74
        (T0 4080) (T1 63296) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_4_2_n75
        (T0 6396) (T1 60980) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_4_2_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_4_2_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_4_2_n78
        (T0 6396) (T1 60980) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_4_2_n79
        (T0 6396) (T1 60980) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_4_2_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_2_n80
        (T0 7140) (T1 60236) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_4_2_n81
        (T0 8024) (T1 59352) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_4_2_n82
        (T0 7332) (T1 60044) (TX 0)
        (TC 536) (IG 0)
      )
      (npu_inst_pe_1_4_2_n83
        (T0 7004) (T1 60372) (TX 0)
        (TC 742) (IG 0)
      )
      (npu_inst_pe_1_4_2_n84
        (T0 6732) (T1 60644) (TX 0)
        (TC 782) (IG 0)
      )
      (npu_inst_pe_1_4_2_n85
        (T0 59198) (T1 8178) (TX 0)
        (TC 2159) (IG 0)
      )
      (npu_inst_pe_1_4_2_n86
        (T0 61328) (T1 6048) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_4_2_n87
        (T0 58856) (T1 8520) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_4_2_n88
        (T0 62216) (T1 5160) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_4_2_n89
        (T0 61568) (T1 5808) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_4_2_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_2_n90
        (T0 64464) (T1 2912) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_4_2_n91
        (T0 63048) (T1 4328) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_4_2_n92
        (T0 64896) (T1 2480) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_4_2_n93
        (T0 65088) (T1 2288) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_4_2_n94
        (T0 62088) (T1 5288) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_2_n95
        (T0 62232) (T1 5144) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_2_n96
        (T0 59936) (T1 7440) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_4_2_n97
        (T0 61968) (T1 5408) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_4_2_n98
        (T0 59352) (T1 8024) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_4_2_n99
        (T0 60044) (T1 7332) (TX 0)
        (TC 536) (IG 0)
      )
      (npu_inst_pe_1_4_2_net3780
        (T0 61976) (T1 5400) (TX 0)
        (TC 5400) (IG 0)
      )
      (npu_inst_pe_1_4_2_net3786
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_4_2_sub_67_carry_1_
        (T0 1760) (T1 65616) (TX 0)
        (TC 676) (IG 0)
      )
      (npu_inst_pe_1_4_2_sub_67_carry_2_
        (T0 2356) (T1 65020) (TX 0)
        (TC 882) (IG 0)
      )
      (npu_inst_pe_1_4_2_sub_67_carry_3_
        (T0 1976) (T1 65400) (TX 0)
        (TC 740) (IG 0)
      )
      (npu_inst_pe_1_4_2_sub_67_carry_4_
        (T0 1832) (T1 65544) (TX 0)
        (TC 676) (IG 0)
      )
      (npu_inst_pe_1_4_2_sub_67_carry_5_
        (T0 1800) (T1 65576) (TX 0)
        (TC 660) (IG 0)
      )
      (npu_inst_pe_1_4_2_sub_67_carry_6_
        (T0 1800) (T1 65576) (TX 0)
        (TC 660) (IG 0)
      )
      (npu_inst_pe_1_4_2_sub_67_carry_7_
        (T0 1800) (T1 65576) (TX 0)
        (TC 660) (IG 0)
      )
      (npu_inst_pe_1_4_3_N65
        (T0 59708) (T1 7668) (TX 0)
        (TC 738) (IG 0)
      )
      (npu_inst_pe_1_4_3_N66
        (T0 59484) (T1 7892) (TX 0)
        (TC 850) (IG 0)
      )
      (npu_inst_pe_1_4_3_N67
        (T0 58568) (T1 8808) (TX 0)
        (TC 844) (IG 0)
      )
      (npu_inst_pe_1_4_3_N68
        (T0 58340) (T1 9036) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_4_3_N69
        (T0 59684) (T1 7692) (TX 0)
        (TC 628) (IG 0)
      )
      (npu_inst_pe_1_4_3_N70
        (T0 60092) (T1 7284) (TX 0)
        (TC 594) (IG 0)
      )
      (npu_inst_pe_1_4_3_N71
        (T0 60092) (T1 7284) (TX 0)
        (TC 594) (IG 0)
      )
      (npu_inst_pe_1_4_3_N72
        (T0 60092) (T1 7284) (TX 0)
        (TC 594) (IG 0)
      )
      (npu_inst_pe_1_4_3_N73
        (T0 59708) (T1 7668) (TX 0)
        (TC 738) (IG 0)
      )
      (npu_inst_pe_1_4_3_N74
        (T0 59908) (T1 7468) (TX 0)
        (TC 776) (IG 0)
      )
      (npu_inst_pe_1_4_3_N75
        (T0 60080) (T1 7296) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_4_3_N76
        (T0 60108) (T1 7268) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_4_3_N77
        (T0 61320) (T1 6056) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_4_3_N78
        (T0 61952) (T1 5424) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_4_3_N79
        (T0 61956) (T1 5420) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_4_3_N80
        (T0 61956) (T1 5420) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_4_3_N84
        (T0 56574) (T1 10802) (TX 0)
        (TC 2309) (IG 0)
      )
      (npu_inst_pe_1_4_3_N93
        (T0 63936) (T1 3440) (TX 0)
        (TC 996) (IG 0)
      )
      (npu_inst_pe_1_4_3_N94
        (T0 62972) (T1 4404) (TX 0)
        (TC 1194) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_69_carry_1_
        (T0 66668) (T1 708) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_69_carry_2_
        (T0 66436) (T1 940) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_69_carry_3_
        (T0 66900) (T1 476) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_69_carry_4_
        (T0 67064) (T1 312) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_69_carry_5_
        (T0 67216) (T1 160) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_69_carry_6_
        (T0 67216) (T1 160) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_69_carry_7_
        (T0 67216) (T1 160) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_data_0_
        (T0 64984) (T1 2392) (TX 0)
        (TC 792) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_data_1_
        (T0 65432) (T1 1944) (TX 0)
        (TC 668) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_acc_0_
        (T0 60684) (T1 6692) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_acc_1_
        (T0 60680) (T1 6696) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_acc_2_
        (T0 60068) (T1 7308) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_acc_3_
        (T0 59960) (T1 7416) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_acc_4_
        (T0 61312) (T1 6064) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_acc_5_
        (T0 61792) (T1 5584) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_acc_6_
        (T0 61796) (T1 5580) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_acc_7_
        (T0 61796) (T1 5580) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_0__0_
        (T0 59984) (T1 7392) (TX 0)
        (TC 442) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_0__1_
        (T0 61152) (T1 6224) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_1__0_
        (T0 62064) (T1 5312) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_1__1_
        (T0 62520) (T1 4856) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_2__0_
        (T0 64952) (T1 2424) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_2__1_
        (T0 65472) (T1 1904) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_3__0_
        (T0 64880) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_3__1_
        (T0 62472) (T1 4904) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_4__0_
        (T0 62936) (T1 4440) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_4__1_
        (T0 60368) (T1 7008) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_5__0_
        (T0 61304) (T1 6072) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_5__1_
        (T0 59432) (T1 7944) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_0__0_
        (T0 63936) (T1 3440) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_0__1_
        (T0 62856) (T1 4520) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_1__0_
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_1__1_
        (T0 62736) (T1 4640) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_2__0_
        (T0 64896) (T1 2480) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_2__1_
        (T0 62448) (T1 4928) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_3__0_
        (T0 67200) (T1 176) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_3__1_
        (T0 64536) (T1 2840) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_4__0_
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_4__1_
        (T0 63056) (T1 4320) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_5__0_
        (T0 62768) (T1 4608) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_5__1_
        (T0 62264) (T1 5112) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_4_3_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_3_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_3_n100
        (T0 59852) (T1 7524) (TX 0)
        (TC 702) (IG 0)
      )
      (npu_inst_pe_1_4_3_n101
        (T0 59880) (T1 7496) (TX 0)
        (TC 738) (IG 0)
      )
      (npu_inst_pe_1_4_3_n102
        (T0 62856) (T1 4520) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n103
        (T0 62736) (T1 4640) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n104
        (T0 62448) (T1 4928) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_3_n105
        (T0 64536) (T1 2840) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n106
        (T0 63056) (T1 4320) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_3_n107
        (T0 62264) (T1 5112) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_3_n108
        (T0 63936) (T1 3440) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_3_n109
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_3_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_3_n110
        (T0 64896) (T1 2480) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_3_n111
        (T0 67200) (T1 176) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_4_3_n112
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_3_n113
        (T0 62768) (T1 4608) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_3_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_3_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_3_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_3_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_3_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_3_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_3_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_3_n13
        (T0 2392) (T1 64984) (TX 0)
        (TC 792) (IG 0)
      )
      (npu_inst_pe_1_4_3_n14
        (T0 1944) (T1 65432) (TX 0)
        (TC 668) (IG 0)
      )
      (npu_inst_pe_1_4_3_n15
        (T0 62360) (T1 5016) (TX 0)
        (TC 1778) (IG 0)
      )
      (npu_inst_pe_1_4_3_n16
        (T0 65156) (T1 2220) (TX 0)
        (TC 880) (IG 0)
      )
      (npu_inst_pe_1_4_3_n17
        (T0 60104) (T1 7272) (TX 0)
        (TC 1118) (IG 0)
      )
      (npu_inst_pe_1_4_3_n18
        (T0 61164) (T1 6212) (TX 0)
        (TC 1260) (IG 0)
      )
      (npu_inst_pe_1_4_3_n19
        (T0 59660) (T1 7716) (TX 0)
        (TC 1278) (IG 0)
      )
      (npu_inst_pe_1_4_3_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_3_n20
        (T0 63972) (T1 3404) (TX 0)
        (TC 1594) (IG 0)
      )
      (npu_inst_pe_1_4_3_n21
        (T0 61596) (T1 5780) (TX 0)
        (TC 610) (IG 0)
      )
      (npu_inst_pe_1_4_3_n22
        (T0 62228) (T1 5148) (TX 0)
        (TC 994) (IG 0)
      )
      (npu_inst_pe_1_4_3_n23
        (T0 62660) (T1 4716) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_4_3_n24
        (T0 63492) (T1 3884) (TX 0)
        (TC 1784) (IG 0)
      )
      (npu_inst_pe_1_4_3_n25
        (T0 62796) (T1 4580) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_4_3_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_4_3_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_4_3_n28
        (T0 63028) (T1 4348) (TX 0)
        (TC 770) (IG 0)
      )
      (npu_inst_pe_1_4_3_n29
        (T0 63992) (T1 3384) (TX 0)
        (TC 1692) (IG 0)
      )
      (npu_inst_pe_1_4_3_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_4_3_n30
        (T0 66048) (T1 1328) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_4_3_n31
        (T0 64008) (T1 3368) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_3_n32
        (T0 64320) (T1 3056) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_4_3_n33
        (T0 61216) (T1 6160) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_4_3_n34
        (T0 61216) (T1 6160) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_4_3_n35
        (T0 61212) (T1 6164) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_4_3_n36
        (T0 60700) (T1 6676) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_4_3_n37
        (T0 4608) (T1 62768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_3_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_3_n39
        (T0 5112) (T1 62264) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_3_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_4_3_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_3_n41
        (T0 2160) (T1 65216) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_3_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_3_n43
        (T0 4320) (T1 63056) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_3_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_3_n45
        (T0 176) (T1 67200) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_4_3_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_3_n47
        (T0 2840) (T1 64536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_3_n49
        (T0 2480) (T1 64896) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_3_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_4_3_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_3_n51
        (T0 4928) (T1 62448) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_3_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_3_n53
        (T0 2160) (T1 65216) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_3_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_3_n55
        (T0 4640) (T1 62736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_3_n57
        (T0 3440) (T1 63936) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_4_3_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_3_n59
        (T0 4520) (T1 62856) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_3_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_3_n61
        (T0 5636) (T1 61740) (TX 0)
        (TC 1558) (IG 0)
      )
      (npu_inst_pe_1_4_3_n62
        (T0 5140) (T1 62236) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_4_3_n63
        (T0 5292) (T1 62084) (TX 0)
        (TC 1340) (IG 0)
      )
      (npu_inst_pe_1_4_3_n64
        (T0 6620) (T1 60756) (TX 0)
        (TC 662) (IG 0)
      )
      (npu_inst_pe_1_4_3_n65
        (T0 3700) (T1 63676) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_4_3_n66
        (T0 5920) (T1 61456) (TX 0)
        (TC 544) (IG 0)
      )
      (npu_inst_pe_1_4_3_n67
        (T0 2160) (T1 65216) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_3_n68
        (T0 4092) (T1 63284) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_4_3_n69
        (T0 2020) (T1 65356) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_4_3_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_3_n70
        (T0 1592) (T1 65784) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_4_3_n71
        (T0 4432) (T1 62944) (TX 0)
        (TC 440) (IG 0)
      )
      (npu_inst_pe_1_4_3_n72
        (T0 4052) (T1 63324) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_4_3_n73
        (T0 4600) (T1 62776) (TX 0)
        (TC 460) (IG 0)
      )
      (npu_inst_pe_1_4_3_n74
        (T0 4760) (T1 62616) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_4_3_n75
        (T0 6160) (T1 61216) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_4_3_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_4_3_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_4_3_n78
        (T0 6160) (T1 61216) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_4_3_n79
        (T0 6164) (T1 61212) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_4_3_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_3_n80
        (T0 6676) (T1 60700) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_4_3_n81
        (T0 7976) (T1 59400) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_4_3_n82
        (T0 7808) (T1 59568) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_4_3_n83
        (T0 7524) (T1 59852) (TX 0)
        (TC 702) (IG 0)
      )
      (npu_inst_pe_1_4_3_n84
        (T0 7496) (T1 59880) (TX 0)
        (TC 738) (IG 0)
      )
      (npu_inst_pe_1_4_3_n85
        (T0 59198) (T1 8178) (TX 0)
        (TC 2159) (IG 0)
      )
      (npu_inst_pe_1_4_3_n86
        (T0 61304) (T1 6072) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_4_3_n87
        (T0 59432) (T1 7944) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_4_3_n88
        (T0 62936) (T1 4440) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_3_n89
        (T0 60368) (T1 7008) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_4_3_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_3_n90
        (T0 64880) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_3_n91
        (T0 62472) (T1 4904) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_4_3_n92
        (T0 64952) (T1 2424) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_4_3_n93
        (T0 65472) (T1 1904) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_4_3_n94
        (T0 62064) (T1 5312) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_3_n95
        (T0 62520) (T1 4856) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_3_n96
        (T0 60432) (T1 6944) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_4_3_n97
        (T0 61664) (T1 5712) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_3_n98
        (T0 59400) (T1 7976) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_4_3_n99
        (T0 59568) (T1 7808) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_4_3_net3757
        (T0 61976) (T1 5400) (TX 0)
        (TC 5400) (IG 0)
      )
      (npu_inst_pe_1_4_3_net3763
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_67_carry_1_
        (T0 1684) (T1 65692) (TX 0)
        (TC 658) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_67_carry_2_
        (T0 2412) (T1 64964) (TX 0)
        (TC 850) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_67_carry_3_
        (T0 1956) (T1 65420) (TX 0)
        (TC 692) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_67_carry_4_
        (T0 1788) (T1 65588) (TX 0)
        (TC 618) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_67_carry_5_
        (T0 1708) (T1 65668) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_67_carry_6_
        (T0 1704) (T1 65672) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_67_carry_7_
        (T0 1704) (T1 65672) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_4_4_N65
        (T0 60544) (T1 6832) (TX 0)
        (TC 718) (IG 0)
      )
      (npu_inst_pe_1_4_4_N66
        (T0 59476) (T1 7900) (TX 0)
        (TC 886) (IG 0)
      )
      (npu_inst_pe_1_4_4_N67
        (T0 59748) (T1 7628) (TX 0)
        (TC 822) (IG 0)
      )
      (npu_inst_pe_1_4_4_N68
        (T0 59260) (T1 8116) (TX 0)
        (TC 686) (IG 0)
      )
      (npu_inst_pe_1_4_4_N69
        (T0 60504) (T1 6872) (TX 0)
        (TC 614) (IG 0)
      )
      (npu_inst_pe_1_4_4_N70
        (T0 61020) (T1 6356) (TX 0)
        (TC 558) (IG 0)
      )
      (npu_inst_pe_1_4_4_N71
        (T0 61052) (T1 6324) (TX 0)
        (TC 554) (IG 0)
      )
      (npu_inst_pe_1_4_4_N72
        (T0 61052) (T1 6324) (TX 0)
        (TC 554) (IG 0)
      )
      (npu_inst_pe_1_4_4_N73
        (T0 60544) (T1 6832) (TX 0)
        (TC 718) (IG 0)
      )
      (npu_inst_pe_1_4_4_N74
        (T0 59788) (T1 7588) (TX 0)
        (TC 776) (IG 0)
      )
      (npu_inst_pe_1_4_4_N75
        (T0 61004) (T1 6372) (TX 0)
        (TC 424) (IG 0)
      )
      (npu_inst_pe_1_4_4_N76
        (T0 60772) (T1 6604) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_4_4_N77
        (T0 61972) (T1 5404) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_4_4_N78
        (T0 62636) (T1 4740) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_4_4_N79
        (T0 62688) (T1 4688) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_4_N80
        (T0 62688) (T1 4688) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_4_N84
        (T0 57510) (T1 9866) (TX 0)
        (TC 2069) (IG 0)
      )
      (npu_inst_pe_1_4_4_N93
        (T0 63924) (T1 3452) (TX 0)
        (TC 876) (IG 0)
      )
      (npu_inst_pe_1_4_4_N94
        (T0 62660) (T1 4716) (TX 0)
        (TC 1140) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_69_carry_1_
        (T0 66704) (T1 672) (TX 0)
        (TC 316) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_69_carry_2_
        (T0 66456) (T1 920) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_69_carry_3_
        (T0 66940) (T1 436) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_69_carry_4_
        (T0 67112) (T1 264) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_69_carry_5_
        (T0 67200) (T1 176) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_69_carry_6_
        (T0 67208) (T1 168) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_69_carry_7_
        (T0 67208) (T1 168) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_data_0_
        (T0 65128) (T1 2248) (TX 0)
        (TC 794) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_data_1_
        (T0 65560) (T1 1816) (TX 0)
        (TC 708) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_acc_0_
        (T0 61448) (T1 5928) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_acc_1_
        (T0 60436) (T1 6940) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_acc_2_
        (T0 61052) (T1 6324) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_acc_3_
        (T0 60680) (T1 6696) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_acc_4_
        (T0 61884) (T1 5492) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_acc_5_
        (T0 62476) (T1 4900) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_acc_6_
        (T0 62520) (T1 4856) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_acc_7_
        (T0 62520) (T1 4856) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_0__0_
        (T0 60744) (T1 6632) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_0__1_
        (T0 61304) (T1 6072) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_1__0_
        (T0 62376) (T1 5000) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_1__1_
        (T0 63216) (T1 4160) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_2__0_
        (T0 65000) (T1 2376) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_2__1_
        (T0 66264) (T1 1112) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_3__0_
        (T0 65024) (T1 2352) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_3__1_
        (T0 62552) (T1 4824) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_4__0_
        (T0 62576) (T1 4800) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_4__1_
        (T0 59600) (T1 7776) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_5__0_
        (T0 61472) (T1 5904) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_5__1_
        (T0 57920) (T1 9456) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_0__0_
        (T0 65928) (T1 1448) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_0__1_
        (T0 60696) (T1 6680) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_1__0_
        (T0 62736) (T1 4640) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_1__1_
        (T0 60576) (T1 6800) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_2__0_
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_2__1_
        (T0 67056) (T1 320) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_3__0_
        (T0 66696) (T1 680) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_3__1_
        (T0 62376) (T1 5000) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_4__0_
        (T0 62912) (T1 4464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_4__1_
        (T0 63056) (T1 4320) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_5__0_
        (T0 64712) (T1 2664) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_5__1_
        (T0 62264) (T1 5112) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_4_4_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_4_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_4_n100
        (T0 59800) (T1 7576) (TX 0)
        (TC 716) (IG 0)
      )
      (npu_inst_pe_1_4_4_n101
        (T0 60672) (T1 6704) (TX 0)
        (TC 718) (IG 0)
      )
      (npu_inst_pe_1_4_4_n102
        (T0 60696) (T1 6680) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_4_n103
        (T0 60576) (T1 6800) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_4_n104
        (T0 67056) (T1 320) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_4_4_n105
        (T0 62376) (T1 5000) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_4_n106
        (T0 63056) (T1 4320) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_4_n107
        (T0 62264) (T1 5112) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_4_n108
        (T0 65928) (T1 1448) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_4_4_n109
        (T0 62736) (T1 4640) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_4_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_4_n110
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_4_n111
        (T0 66696) (T1 680) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_4_n112
        (T0 62912) (T1 4464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_4_n113
        (T0 64712) (T1 2664) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_4_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_4_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_4_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_4_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_4_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_4_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_4_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_4_n13
        (T0 2248) (T1 65128) (TX 0)
        (TC 794) (IG 0)
      )
      (npu_inst_pe_1_4_4_n14
        (T0 1816) (T1 65560) (TX 0)
        (TC 708) (IG 0)
      )
      (npu_inst_pe_1_4_4_n15
        (T0 62024) (T1 5352) (TX 0)
        (TC 1766) (IG 0)
      )
      (npu_inst_pe_1_4_4_n16
        (T0 65012) (T1 2364) (TX 0)
        (TC 812) (IG 0)
      )
      (npu_inst_pe_1_4_4_n17
        (T0 60840) (T1 6536) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_4_4_n18
        (T0 61740) (T1 5636) (TX 0)
        (TC 1230) (IG 0)
      )
      (npu_inst_pe_1_4_4_n19
        (T0 58760) (T1 8616) (TX 0)
        (TC 1218) (IG 0)
      )
      (npu_inst_pe_1_4_4_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_4_n20
        (T0 64392) (T1 2984) (TX 0)
        (TC 1406) (IG 0)
      )
      (npu_inst_pe_1_4_4_n21
        (T0 62276) (T1 5100) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_4_4_n22
        (T0 62992) (T1 4384) (TX 0)
        (TC 1028) (IG 0)
      )
      (npu_inst_pe_1_4_4_n23
        (T0 62660) (T1 4716) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_4_4_n24
        (T0 64716) (T1 2660) (TX 0)
        (TC 1172) (IG 0)
      )
      (npu_inst_pe_1_4_4_n25
        (T0 60636) (T1 6740) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_4_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_4_4_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_4_4_n28
        (T0 61996) (T1 5380) (TX 0)
        (TC 716) (IG 0)
      )
      (npu_inst_pe_1_4_4_n29
        (T0 63812) (T1 3564) (TX 0)
        (TC 662) (IG 0)
      )
      (npu_inst_pe_1_4_4_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_4_4_n30
        (T0 66872) (T1 504) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_4_n31
        (T0 63696) (T1 3680) (TX 0)
        (TC 1154) (IG 0)
      )
      (npu_inst_pe_1_4_4_n32
        (T0 64320) (T1 3056) (TX 0)
        (TC 836) (IG 0)
      )
      (npu_inst_pe_1_4_4_n33
        (T0 62072) (T1 5304) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_4_4_n34
        (T0 62072) (T1 5304) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_4_4_n35
        (T0 62028) (T1 5348) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_4_4_n36
        (T0 61436) (T1 5940) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_4_4_n37
        (T0 2664) (T1 64712) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_4_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_4_n39
        (T0 5112) (T1 62264) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_4_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_4_4_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_4_n41
        (T0 4464) (T1 62912) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_4_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_4_n43
        (T0 4320) (T1 63056) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_4_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_4_n45
        (T0 680) (T1 66696) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_4_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_4_n47
        (T0 5000) (T1 62376) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_4_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_4_n49
        (T0 360) (T1 67016) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_4_4_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_4_4_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_4_n51
        (T0 320) (T1 67056) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_4_4_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_4_n53
        (T0 4640) (T1 62736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_4_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_4_n55
        (T0 6800) (T1 60576) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_4_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_4_n57
        (T0 1448) (T1 65928) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_4_4_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_4_n59
        (T0 6680) (T1 60696) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_4_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_4_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_4_n61
        (T0 5700) (T1 61676) (TX 0)
        (TC 1592) (IG 0)
      )
      (npu_inst_pe_1_4_4_n62
        (T0 4920) (T1 62456) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_4_4_n63
        (T0 5396) (T1 61980) (TX 0)
        (TC 1338) (IG 0)
      )
      (npu_inst_pe_1_4_4_n64
        (T0 7960) (T1 59416) (TX 0)
        (TC 748) (IG 0)
      )
      (npu_inst_pe_1_4_4_n65
        (T0 4000) (T1 63376) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_4_4_n66
        (T0 6560) (T1 60816) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_4_4_n67
        (T0 1960) (T1 65416) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_4_4_n68
        (T0 4020) (T1 63356) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_4_4_n69
        (T0 1980) (T1 65396) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_4_4_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_4_n70
        (T0 932) (T1 66444) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_4_4_n71
        (T0 4172) (T1 63204) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_4_4_n72
        (T0 3472) (T1 63904) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_4_4_n73
        (T0 4300) (T1 63076) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_4_4_n74
        (T0 5060) (T1 62316) (TX 0)
        (TC 506) (IG 0)
      )
      (npu_inst_pe_1_4_4_n75
        (T0 5304) (T1 62072) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_4_4_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_4_4_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_4_4_n78
        (T0 5304) (T1 62072) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_4_4_n79
        (T0 5348) (T1 62028) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_4_4_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_4_n80
        (T0 5940) (T1 61436) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_4_4_n81
        (T0 7148) (T1 60228) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_4_4_n82
        (T0 6744) (T1 60632) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_4_4_n83
        (T0 7576) (T1 59800) (TX 0)
        (TC 716) (IG 0)
      )
      (npu_inst_pe_1_4_4_n84
        (T0 6704) (T1 60672) (TX 0)
        (TC 718) (IG 0)
      )
      (npu_inst_pe_1_4_4_n85
        (T0 60422) (T1 6954) (TX 0)
        (TC 1883) (IG 0)
      )
      (npu_inst_pe_1_4_4_n86
        (T0 61472) (T1 5904) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_4_4_n87
        (T0 57920) (T1 9456) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_4_4_n88
        (T0 62576) (T1 4800) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_4_4_n89
        (T0 59600) (T1 7776) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_4_4_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_4_n90
        (T0 65024) (T1 2352) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_4_4_n91
        (T0 62552) (T1 4824) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_4_4_n92
        (T0 65000) (T1 2376) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_4_4_n93
        (T0 66264) (T1 1112) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_4_4_n94
        (T0 62376) (T1 5000) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_4_n95
        (T0 63216) (T1 4160) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_4_4_n96
        (T0 60776) (T1 6600) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_4_4_n97
        (T0 61304) (T1 6072) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_4_4_n98
        (T0 60228) (T1 7148) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_4_4_n99
        (T0 60632) (T1 6744) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_4_4_net3734
        (T0 62444) (T1 4932) (TX 0)
        (TC 4932) (IG 0)
      )
      (npu_inst_pe_1_4_4_net3740
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_67_carry_1_
        (T0 1576) (T1 65800) (TX 0)
        (TC 630) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_67_carry_2_
        (T0 2176) (T1 65200) (TX 0)
        (TC 826) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_67_carry_3_
        (T0 1740) (T1 65636) (TX 0)
        (TC 648) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_67_carry_4_
        (T0 1580) (T1 65796) (TX 0)
        (TC 572) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_67_carry_5_
        (T0 1480) (T1 65896) (TX 0)
        (TC 530) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_67_carry_6_
        (T0 1468) (T1 65908) (TX 0)
        (TC 524) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_67_carry_7_
        (T0 1468) (T1 65908) (TX 0)
        (TC 524) (IG 0)
      )
      (npu_inst_pe_1_4_5_N65
        (T0 59768) (T1 7608) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_4_5_N66
        (T0 60080) (T1 7296) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_4_5_N67
        (T0 59496) (T1 7880) (TX 0)
        (TC 814) (IG 0)
      )
      (npu_inst_pe_1_4_5_N68
        (T0 59272) (T1 8104) (TX 0)
        (TC 692) (IG 0)
      )
      (npu_inst_pe_1_4_5_N69
        (T0 60080) (T1 7296) (TX 0)
        (TC 598) (IG 0)
      )
      (npu_inst_pe_1_4_5_N70
        (T0 60552) (T1 6824) (TX 0)
        (TC 544) (IG 0)
      )
      (npu_inst_pe_1_4_5_N71
        (T0 60584) (T1 6792) (TX 0)
        (TC 542) (IG 0)
      )
      (npu_inst_pe_1_4_5_N72
        (T0 60584) (T1 6792) (TX 0)
        (TC 542) (IG 0)
      )
      (npu_inst_pe_1_4_5_N73
        (T0 59768) (T1 7608) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_4_5_N74
        (T0 60404) (T1 6972) (TX 0)
        (TC 826) (IG 0)
      )
      (npu_inst_pe_1_4_5_N75
        (T0 60888) (T1 6488) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_4_5_N76
        (T0 60740) (T1 6636) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_4_5_N77
        (T0 61524) (T1 5852) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_5_N78
        (T0 62172) (T1 5204) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_4_5_N79
        (T0 62216) (T1 5160) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_4_5_N80
        (T0 62216) (T1 5160) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_4_5_N84
        (T0 57510) (T1 9866) (TX 0)
        (TC 2069) (IG 0)
      )
      (npu_inst_pe_1_4_5_N93
        (T0 58512) (T1 8864) (TX 0)
        (TC 1588) (IG 0)
      )
      (npu_inst_pe_1_4_5_N94
        (T0 62072) (T1 5304) (TX 0)
        (TC 1266) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_69_carry_1_
        (T0 66684) (T1 692) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_69_carry_2_
        (T0 66416) (T1 960) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_69_carry_3_
        (T0 66876) (T1 500) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_69_carry_4_
        (T0 67072) (T1 304) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_69_carry_5_
        (T0 67168) (T1 208) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_69_carry_6_
        (T0 67176) (T1 200) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_69_carry_7_
        (T0 67176) (T1 200) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_data_0_
        (T0 65156) (T1 2220) (TX 0)
        (TC 798) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_data_1_
        (T0 65600) (T1 1776) (TX 0)
        (TC 728) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_acc_0_
        (T0 60604) (T1 6772) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_acc_1_
        (T0 60952) (T1 6424) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_acc_2_
        (T0 60848) (T1 6528) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_acc_3_
        (T0 60632) (T1 6744) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_acc_4_
        (T0 61412) (T1 5964) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_acc_5_
        (T0 61980) (T1 5396) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_acc_6_
        (T0 62016) (T1 5360) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_acc_7_
        (T0 62016) (T1 5360) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_0__0_
        (T0 59696) (T1 7680) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_0__1_
        (T0 62408) (T1 4968) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_1__0_
        (T0 63072) (T1 4304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_1__1_
        (T0 64320) (T1 3056) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_2__0_
        (T0 64560) (T1 2816) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_2__1_
        (T0 65144) (T1 2232) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_3__0_
        (T0 64688) (T1 2688) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_3__1_
        (T0 62960) (T1 4416) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_4__0_
        (T0 63320) (T1 4056) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_4__1_
        (T0 60080) (T1 7296) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_5__0_
        (T0 60272) (T1 7104) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_5__1_
        (T0 57032) (T1 10344) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_0__0_
        (T0 54416) (T1 12960) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_0__1_
        (T0 60696) (T1 6680) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_1__0_
        (T0 56232) (T1 11144) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_1__1_
        (T0 62448) (T1 4928) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_2__0_
        (T0 66024) (T1 1352) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_2__1_
        (T0 67056) (T1 320) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_3__0_
        (T0 64368) (T1 3008) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_3__1_
        (T0 62160) (T1 5216) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_4__0_
        (T0 60608) (T1 6768) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_4__1_
        (T0 58736) (T1 8640) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_5__0_
        (T0 58088) (T1 9288) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_5__1_
        (T0 61400) (T1 5976) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_4_5_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_5_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_5_n100
        (T0 60272) (T1 7104) (TX 0)
        (TC 726) (IG 0)
      )
      (npu_inst_pe_1_4_5_n101
        (T0 59868) (T1 7508) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_4_5_n102
        (T0 60696) (T1 6680) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_5_n103
        (T0 62448) (T1 4928) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_n104
        (T0 67056) (T1 320) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_4_5_n105
        (T0 62160) (T1 5216) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_5_n106
        (T0 58736) (T1 8640) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_4_5_n107
        (T0 61400) (T1 5976) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_n108
        (T0 54416) (T1 12960) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_4_5_n109
        (T0 56232) (T1 11144) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_5_n110
        (T0 66024) (T1 1352) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_5_n111
        (T0 64368) (T1 3008) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_5_n112
        (T0 60608) (T1 6768) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_5_n113
        (T0 58088) (T1 9288) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_5_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_5_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_5_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_5_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_5_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_5_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_5_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_5_n13
        (T0 2220) (T1 65156) (TX 0)
        (TC 798) (IG 0)
      )
      (npu_inst_pe_1_4_5_n14
        (T0 1776) (T1 65600) (TX 0)
        (TC 728) (IG 0)
      )
      (npu_inst_pe_1_4_5_n15
        (T0 62036) (T1 5340) (TX 0)
        (TC 1860) (IG 0)
      )
      (npu_inst_pe_1_4_5_n16
        (T0 64608) (T1 2768) (TX 0)
        (TC 1142) (IG 0)
      )
      (npu_inst_pe_1_4_5_n17
        (T0 60692) (T1 6684) (TX 0)
        (TC 1246) (IG 0)
      )
      (npu_inst_pe_1_4_5_n18
        (T0 61536) (T1 5840) (TX 0)
        (TC 1322) (IG 0)
      )
      (npu_inst_pe_1_4_5_n19
        (T0 58556) (T1 8820) (TX 0)
        (TC 1380) (IG 0)
      )
      (npu_inst_pe_1_4_5_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_5_n20
        (T0 63812) (T1 3564) (TX 0)
        (TC 1494) (IG 0)
      )
      (npu_inst_pe_1_4_5_n21
        (T0 63380) (T1 3996) (TX 0)
        (TC 828) (IG 0)
      )
      (npu_inst_pe_1_4_5_n22
        (T0 63684) (T1 3692) (TX 0)
        (TC 1028) (IG 0)
      )
      (npu_inst_pe_1_4_5_n23
        (T0 60068) (T1 7308) (TX 0)
        (TC 1434) (IG 0)
      )
      (npu_inst_pe_1_4_5_n24
        (T0 64608) (T1 2768) (TX 0)
        (TC 1298) (IG 0)
      )
      (npu_inst_pe_1_4_5_n25
        (T0 61572) (T1 5804) (TX 0)
        (TC 712) (IG 0)
      )
      (npu_inst_pe_1_4_5_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_4_5_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_4_5_n28
        (T0 62584) (T1 4792) (TX 0)
        (TC 976) (IG 0)
      )
      (npu_inst_pe_1_4_5_n29
        (T0 59348) (T1 8028) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_4_5_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_4_5_n30
        (T0 65196) (T1 2180) (TX 0)
        (TC 850) (IG 0)
      )
      (npu_inst_pe_1_4_5_n31
        (T0 54464) (T1 12912) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_4_5_n32
        (T0 57468) (T1 9908) (TX 0)
        (TC 1142) (IG 0)
      )
      (npu_inst_pe_1_4_5_n33
        (T0 61604) (T1 5772) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_5_n34
        (T0 61604) (T1 5772) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_5_n35
        (T0 61568) (T1 5808) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_4_5_n36
        (T0 61004) (T1 6372) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_4_5_n37
        (T0 9288) (T1 58088) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_5_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_5_n39
        (T0 5976) (T1 61400) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_4_5_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_5_n41
        (T0 6768) (T1 60608) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_5_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_5_n43
        (T0 8640) (T1 58736) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_4_5_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_5_n45
        (T0 3008) (T1 64368) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_5_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_5_n47
        (T0 5216) (T1 62160) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_5_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_5_n49
        (T0 1352) (T1 66024) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_5_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_4_5_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_5_n51
        (T0 320) (T1 67056) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_4_5_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_5_n53
        (T0 11144) (T1 56232) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_5_n55
        (T0 4928) (T1 62448) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_5_n57
        (T0 12960) (T1 54416) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_4_5_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_5_n59
        (T0 6680) (T1 60696) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_5_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_5_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_5_n61
        (T0 5864) (T1 61512) (TX 0)
        (TC 1670) (IG 0)
      )
      (npu_inst_pe_1_4_5_n62
        (T0 6000) (T1 61376) (TX 0)
        (TC 552) (IG 0)
      )
      (npu_inst_pe_1_4_5_n63
        (T0 5300) (T1 62076) (TX 0)
        (TC 1422) (IG 0)
      )
      (npu_inst_pe_1_4_5_n64
        (T0 8620) (T1 58756) (TX 0)
        (TC 862) (IG 0)
      )
      (npu_inst_pe_1_4_5_n65
        (T0 3380) (T1 63996) (TX 0)
        (TC 338) (IG 0)
      )
      (npu_inst_pe_1_4_5_n66
        (T0 6080) (T1 61296) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_4_5_n67
        (T0 2240) (T1 65136) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_5_n68
        (T0 3680) (T1 63696) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_4_5_n69
        (T0 2352) (T1 65024) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_4_5_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_5_n70
        (T0 1940) (T1 65436) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_5_n71
        (T0 3592) (T1 63784) (TX 0)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_4_5_n72
        (T0 2552) (T1 64824) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_4_5_n73
        (T0 5220) (T1 62156) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_4_5_n74
        (T0 4140) (T1 63236) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_4_5_n75
        (T0 5772) (T1 61604) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_5_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_4_5_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_4_5_n78
        (T0 5772) (T1 61604) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_5_n79
        (T0 5808) (T1 61568) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_4_5_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_5_n80
        (T0 6372) (T1 61004) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_4_5_n81
        (T0 7160) (T1 60216) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_4_5_n82
        (T0 6948) (T1 60428) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_4_5_n83
        (T0 7104) (T1 60272) (TX 0)
        (TC 726) (IG 0)
      )
      (npu_inst_pe_1_4_5_n84
        (T0 7508) (T1 59868) (TX 0)
        (TC 720) (IG 0)
      )
      (npu_inst_pe_1_4_5_n85
        (T0 60422) (T1 6954) (TX 0)
        (TC 1883) (IG 0)
      )
      (npu_inst_pe_1_4_5_n86
        (T0 60272) (T1 7104) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_4_5_n87
        (T0 57032) (T1 10344) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_4_5_n88
        (T0 63320) (T1 4056) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_5_n89
        (T0 60080) (T1 7296) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_4_5_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_5_n90
        (T0 64688) (T1 2688) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_5_n91
        (T0 62960) (T1 4416) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_4_5_n92
        (T0 64560) (T1 2816) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_5_n93
        (T0 65144) (T1 2232) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_5_n94
        (T0 63072) (T1 4304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_5_n95
        (T0 64320) (T1 3056) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_4_5_n96
        (T0 59696) (T1 7680) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_4_5_n97
        (T0 62408) (T1 4968) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_5_n98
        (T0 60216) (T1 7160) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_4_5_n99
        (T0 60428) (T1 6948) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_4_5_net3711
        (T0 62444) (T1 4932) (TX 0)
        (TC 4932) (IG 0)
      )
      (npu_inst_pe_1_4_5_net3717
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_67_carry_1_
        (T0 1528) (T1 65848) (TX 0)
        (TC 610) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_67_carry_2_
        (T0 2088) (T1 65288) (TX 0)
        (TC 806) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_67_carry_3_
        (T0 1720) (T1 65656) (TX 0)
        (TC 650) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_67_carry_4_
        (T0 1540) (T1 65836) (TX 0)
        (TC 560) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_67_carry_5_
        (T0 1436) (T1 65940) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_67_carry_6_
        (T0 1432) (T1 65944) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_67_carry_7_
        (T0 1432) (T1 65944) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_4_6_N65
        (T0 60496) (T1 6880) (TX 0)
        (TC 592) (IG 0)
      )
      (npu_inst_pe_1_4_6_N66
        (T0 60260) (T1 7116) (TX 0)
        (TC 752) (IG 0)
      )
      (npu_inst_pe_1_4_6_N67
        (T0 59828) (T1 7548) (TX 0)
        (TC 716) (IG 0)
      )
      (npu_inst_pe_1_4_6_N68
        (T0 59412) (T1 7964) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_4_6_N69
        (T0 60560) (T1 6816) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_4_6_N70
        (T0 60708) (T1 6668) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_4_6_N71
        (T0 60708) (T1 6668) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_4_6_N72
        (T0 60708) (T1 6668) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_4_6_N73
        (T0 60496) (T1 6880) (TX 0)
        (TC 592) (IG 0)
      )
      (npu_inst_pe_1_4_6_N74
        (T0 60520) (T1 6856) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_4_6_N75
        (T0 60900) (T1 6476) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_4_6_N76
        (T0 60468) (T1 6908) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_4_6_N77
        (T0 61708) (T1 5668) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_6_N78
        (T0 62008) (T1 5368) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_4_6_N79
        (T0 62008) (T1 5368) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_4_6_N80
        (T0 62008) (T1 5368) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_4_6_N84
        (T0 57510) (T1 9866) (TX 0)
        (TC 2069) (IG 0)
      )
      (npu_inst_pe_1_4_6_N93
        (T0 58992) (T1 8384) (TX 0)
        (TC 2210) (IG 0)
      )
      (npu_inst_pe_1_4_6_N94
        (T0 61116) (T1 6260) (TX 0)
        (TC 1136) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_69_carry_1_
        (T0 66768) (T1 608) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_69_carry_2_
        (T0 66580) (T1 796) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_69_carry_3_
        (T0 66932) (T1 444) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_69_carry_4_
        (T0 67124) (T1 252) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_69_carry_5_
        (T0 67200) (T1 176) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_69_carry_6_
        (T0 67200) (T1 176) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_69_carry_7_
        (T0 67200) (T1 176) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_data_0_
        (T0 65516) (T1 1860) (TX 0)
        (TC 658) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_data_1_
        (T0 65812) (T1 1564) (TX 0)
        (TC 656) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_acc_0_
        (T0 61140) (T1 6236) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_acc_1_
        (T0 61100) (T1 6276) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_acc_2_
        (T0 60808) (T1 6568) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_acc_3_
        (T0 60408) (T1 6968) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_acc_4_
        (T0 61608) (T1 5768) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_acc_5_
        (T0 61832) (T1 5544) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_acc_6_
        (T0 61832) (T1 5544) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_acc_7_
        (T0 61832) (T1 5544) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_0__0_
        (T0 61616) (T1 5760) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_0__1_
        (T0 62792) (T1 4584) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_1__0_
        (T0 64920) (T1 2456) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_1__1_
        (T0 65144) (T1 2232) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_2__0_
        (T0 65048) (T1 2328) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_2__1_
        (T0 64952) (T1 2424) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_3__0_
        (T0 64784) (T1 2592) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_3__1_
        (T0 63680) (T1 3696) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_4__0_
        (T0 64064) (T1 3312) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_4__1_
        (T0 61104) (T1 6272) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_5__0_
        (T0 61496) (T1 5880) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_5__1_
        (T0 57488) (T1 9888) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_0__0_
        (T0 56528) (T1 10848) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_0__1_
        (T0 59832) (T1 7544) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_1__0_
        (T0 60432) (T1 6944) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_1__1_
        (T0 60264) (T1 7112) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_2__0_
        (T0 64248) (T1 3128) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_2__1_
        (T0 66768) (T1 608) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_3__0_
        (T0 61536) (T1 5840) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_3__1_
        (T0 64296) (T1 3080) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_4__0_
        (T0 58352) (T1 9024) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_4__1_
        (T0 58376) (T1 9000) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_5__0_
        (T0 59600) (T1 7776) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_5__1_
        (T0 57224) (T1 10152) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_4_6_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_6_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_6_n100
        (T0 60484) (T1 6892) (TX 0)
        (TC 630) (IG 0)
      )
      (npu_inst_pe_1_4_6_n101
        (T0 60616) (T1 6760) (TX 0)
        (TC 592) (IG 0)
      )
      (npu_inst_pe_1_4_6_n102
        (T0 59832) (T1 7544) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_n103
        (T0 60264) (T1 7112) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_n104
        (T0 66768) (T1 608) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_4_6_n105
        (T0 64296) (T1 3080) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_6_n106
        (T0 58376) (T1 9000) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_4_6_n107
        (T0 57224) (T1 10152) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_n108
        (T0 56528) (T1 10848) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_6_n109
        (T0 60432) (T1 6944) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_6_n110
        (T0 64248) (T1 3128) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_6_n111
        (T0 61536) (T1 5840) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_4_6_n112
        (T0 58352) (T1 9024) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_6_n113
        (T0 59600) (T1 7776) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_6_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_6_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_6_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_6_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_6_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_6_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_6_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_6_n13
        (T0 1860) (T1 65516) (TX 0)
        (TC 658) (IG 0)
      )
      (npu_inst_pe_1_4_6_n14
        (T0 1564) (T1 65812) (TX 0)
        (TC 656) (IG 0)
      )
      (npu_inst_pe_1_4_6_n15
        (T0 62780) (T1 4596) (TX 0)
        (TC 1898) (IG 0)
      )
      (npu_inst_pe_1_4_6_n16
        (T0 64916) (T1 2460) (TX 0)
        (TC 1048) (IG 0)
      )
      (npu_inst_pe_1_4_6_n17
        (T0 62636) (T1 4740) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_4_6_n18
        (T0 62964) (T1 4412) (TX 0)
        (TC 1168) (IG 0)
      )
      (npu_inst_pe_1_4_6_n19
        (T0 59280) (T1 8096) (TX 0)
        (TC 1242) (IG 0)
      )
      (npu_inst_pe_1_4_6_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_6_n20
        (T0 64316) (T1 3060) (TX 0)
        (TC 1494) (IG 0)
      )
      (npu_inst_pe_1_4_6_n21
        (T0 63968) (T1 3408) (TX 0)
        (TC 900) (IG 0)
      )
      (npu_inst_pe_1_4_6_n22
        (T0 64084) (T1 3292) (TX 0)
        (TC 1016) (IG 0)
      )
      (npu_inst_pe_1_4_6_n23
        (T0 57800) (T1 9576) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_4_6_n24
        (T0 65532) (T1 1844) (TX 0)
        (TC 836) (IG 0)
      )
      (npu_inst_pe_1_4_6_n25
        (T0 60048) (T1 7328) (TX 0)
        (TC 1394) (IG 0)
      )
      (npu_inst_pe_1_4_6_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_4_6_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_4_6_n28
        (T0 61876) (T1 5500) (TX 0)
        (TC 1414) (IG 0)
      )
      (npu_inst_pe_1_4_6_n29
        (T0 59216) (T1 8160) (TX 0)
        (TC 2960) (IG 0)
      )
      (npu_inst_pe_1_4_6_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_4_6_n30
        (T0 62892) (T1 4484) (TX 0)
        (TC 794) (IG 0)
      )
      (npu_inst_pe_1_4_6_n31
        (T0 57668) (T1 9708) (TX 0)
        (TC 850) (IG 0)
      )
      (npu_inst_pe_1_4_6_n32
        (T0 59028) (T1 8348) (TX 0)
        (TC 1454) (IG 0)
      )
      (npu_inst_pe_1_4_6_n33
        (T0 61544) (T1 5832) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_4_6_n34
        (T0 61544) (T1 5832) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_4_6_n35
        (T0 61544) (T1 5832) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_4_6_n36
        (T0 61328) (T1 6048) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_4_6_n37
        (T0 7776) (T1 59600) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_6_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_6_n39
        (T0 10152) (T1 57224) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_4_6_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_6_n41
        (T0 9024) (T1 58352) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_6_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_6_n43
        (T0 9000) (T1 58376) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_4_6_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_6_n45
        (T0 5840) (T1 61536) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_4_6_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_6_n47
        (T0 3080) (T1 64296) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_6_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_6_n49
        (T0 3128) (T1 64248) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_6_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_4_6_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_6_n51
        (T0 608) (T1 66768) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_4_6_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_6_n53
        (T0 6944) (T1 60432) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_6_n55
        (T0 7112) (T1 60264) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_6_n57
        (T0 10848) (T1 56528) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_4_6_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_6_n59
        (T0 7544) (T1 59832) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_6_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_6_n61
        (T0 5276) (T1 62100) (TX 0)
        (TC 1540) (IG 0)
      )
      (npu_inst_pe_1_4_6_n62
        (T0 4900) (T1 62476) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_4_6_n63
        (T0 5356) (T1 62020) (TX 0)
        (TC 1382) (IG 0)
      )
      (npu_inst_pe_1_4_6_n64
        (T0 8240) (T1 59136) (TX 0)
        (TC 824) (IG 0)
      )
      (npu_inst_pe_1_4_6_n65
        (T0 2760) (T1 64616) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_4_6_n66
        (T0 5232) (T1 62144) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_4_6_n67
        (T0 2160) (T1 65216) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_4_6_n68
        (T0 3080) (T1 64296) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_4_6_n69
        (T0 1940) (T1 65436) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_4_6_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_6_n70
        (T0 2020) (T1 65356) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_4_6_n71
        (T0 2052) (T1 65324) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_4_6_n72
        (T0 1860) (T1 65516) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_4_6_n73
        (T0 3720) (T1 63656) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_4_6_n74
        (T0 3820) (T1 63556) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_4_6_n75
        (T0 5832) (T1 61544) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_4_6_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_4_6_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_4_6_n78
        (T0 5832) (T1 61544) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_4_6_n79
        (T0 5832) (T1 61544) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_4_6_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_6_n80
        (T0 6048) (T1 61328) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_4_6_n81
        (T0 7256) (T1 60120) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_4_6_n82
        (T0 6856) (T1 60520) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_4_6_n83
        (T0 6892) (T1 60484) (TX 0)
        (TC 630) (IG 0)
      )
      (npu_inst_pe_1_4_6_n84
        (T0 6760) (T1 60616) (TX 0)
        (TC 592) (IG 0)
      )
      (npu_inst_pe_1_4_6_n85
        (T0 60422) (T1 6954) (TX 0)
        (TC 1883) (IG 0)
      )
      (npu_inst_pe_1_4_6_n86
        (T0 61496) (T1 5880) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_4_6_n87
        (T0 57488) (T1 9888) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_4_6_n88
        (T0 64064) (T1 3312) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_4_6_n89
        (T0 61104) (T1 6272) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_4_6_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_6_n90
        (T0 64784) (T1 2592) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_4_6_n91
        (T0 63680) (T1 3696) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_4_6_n92
        (T0 65048) (T1 2328) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_4_6_n93
        (T0 64952) (T1 2424) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_4_6_n94
        (T0 64920) (T1 2456) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_6_n95
        (T0 65144) (T1 2232) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_4_6_n96
        (T0 61136) (T1 6240) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_4_6_n97
        (T0 62280) (T1 5096) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_4_6_n98
        (T0 60120) (T1 7256) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_4_6_n99
        (T0 60520) (T1 6856) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_4_6_net3688
        (T0 62444) (T1 4932) (TX 0)
        (TC 4932) (IG 0)
      )
      (npu_inst_pe_1_4_6_net3694
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_67_carry_1_
        (T0 1252) (T1 66124) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_67_carry_2_
        (T0 1828) (T1 65548) (TX 0)
        (TC 702) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_67_carry_3_
        (T0 1404) (T1 65972) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_67_carry_4_
        (T0 1200) (T1 66176) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_67_carry_5_
        (T0 1124) (T1 66252) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_67_carry_6_
        (T0 1124) (T1 66252) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_67_carry_7_
        (T0 1124) (T1 66252) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_4_7_N65
        (T0 60572) (T1 6804) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_4_7_N66
        (T0 59524) (T1 7852) (TX 0)
        (TC 746) (IG 0)
      )
      (npu_inst_pe_1_4_7_N67
        (T0 59504) (T1 7872) (TX 0)
        (TC 630) (IG 0)
      )
      (npu_inst_pe_1_4_7_N68
        (T0 60296) (T1 7080) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_4_7_N69
        (T0 59256) (T1 8120) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_4_7_N70
        (T0 59956) (T1 7420) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_4_7_N71
        (T0 59956) (T1 7420) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_4_7_N72
        (T0 59956) (T1 7420) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_4_7_N73
        (T0 60572) (T1 6804) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_4_7_N74
        (T0 59912) (T1 7464) (TX 0)
        (TC 660) (IG 0)
      )
      (npu_inst_pe_1_4_7_N75
        (T0 60568) (T1 6808) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_4_7_N76
        (T0 61476) (T1 5900) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_4_7_N77
        (T0 60540) (T1 6836) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_4_7_N78
        (T0 61392) (T1 5984) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_7_N79
        (T0 61392) (T1 5984) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_7_N80
        (T0 61392) (T1 5984) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_7_N84
        (T0 57510) (T1 9866) (TX 0)
        (TC 2069) (IG 0)
      )
      (npu_inst_pe_1_4_7_N93
        (T0 60412) (T1 6964) (TX 0)
        (TC 2106) (IG 0)
      )
      (npu_inst_pe_1_4_7_N94
        (T0 61300) (T1 6076) (TX 0)
        (TC 1798) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_69_carry_1_
        (T0 66768) (T1 608) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_69_carry_2_
        (T0 66416) (T1 960) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_69_carry_3_
        (T0 66876) (T1 500) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_69_carry_4_
        (T0 67076) (T1 300) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_69_carry_5_
        (T0 67168) (T1 208) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_69_carry_6_
        (T0 67168) (T1 208) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_69_carry_7_
        (T0 67168) (T1 208) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_data_0_
        (T0 65572) (T1 1804) (TX 0)
        (TC 562) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_data_1_
        (T0 65544) (T1 1832) (TX 0)
        (TC 600) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_acc_0_
        (T0 61160) (T1 6216) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_acc_1_
        (T0 60432) (T1 6944) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_acc_2_
        (T0 60528) (T1 6848) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_acc_3_
        (T0 61376) (T1 6000) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_acc_4_
        (T0 60424) (T1 6952) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_acc_5_
        (T0 61184) (T1 6192) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_acc_6_
        (T0 61184) (T1 6192) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_acc_7_
        (T0 61184) (T1 6192) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_0__0_
        (T0 61592) (T1 5784) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_0__1_
        (T0 61896) (T1 5480) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_1__0_
        (T0 66000) (T1 1376) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_1__1_
        (T0 65808) (T1 1568) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_2__0_
        (T0 65120) (T1 2256) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_2__1_
        (T0 64608) (T1 2768) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_3__0_
        (T0 65408) (T1 1968) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_3__1_
        (T0 63312) (T1 4064) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_4__0_
        (T0 65456) (T1 1920) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_4__1_
        (T0 59888) (T1 7488) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_5__0_
        (T0 61448) (T1 5928) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_5__1_
        (T0 57488) (T1 9888) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_0__0_
        (T0 60536) (T1 6840) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_0__1_
        (T0 63504) (T1 3872) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_1__0_
        (T0 60696) (T1 6680) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_1__1_
        (T0 64416) (T1 2960) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_2__0_
        (T0 60552) (T1 6824) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_2__1_
        (T0 64608) (T1 2768) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_3__0_
        (T0 64536) (T1 2840) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_3__1_
        (T0 59880) (T1 7496) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_4__0_
        (T0 62504) (T1 4872) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_4__1_
        (T0 61976) (T1 5400) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_5__0_
        (T0 63032) (T1 4344) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_5__1_
        (T0 52520) (T1 14856) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_4_7_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_7_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_7_n100
        (T0 59848) (T1 7528) (TX 0)
        (TC 622) (IG 0)
      )
      (npu_inst_pe_1_4_7_n101
        (T0 60720) (T1 6656) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_4_7_n102
        (T0 63504) (T1 3872) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_n103
        (T0 64416) (T1 2960) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_7_n104
        (T0 64608) (T1 2768) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_7_n105
        (T0 59880) (T1 7496) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_7_n106
        (T0 61976) (T1 5400) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_4_7_n107
        (T0 52520) (T1 14856) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_n108
        (T0 60536) (T1 6840) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_7_n109
        (T0 60696) (T1 6680) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_7_n110
        (T0 60552) (T1 6824) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_4_7_n111
        (T0 64536) (T1 2840) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n112
        (T0 62504) (T1 4872) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_4_7_n113
        (T0 63032) (T1 4344) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_7_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_7_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_7_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_7_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_7_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_7_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_7_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_7_n13
        (T0 1804) (T1 65572) (TX 0)
        (TC 562) (IG 0)
      )
      (npu_inst_pe_1_4_7_n14
        (T0 1832) (T1 65544) (TX 0)
        (TC 600) (IG 0)
      )
      (npu_inst_pe_1_4_7_n15
        (T0 63692) (T1 3684) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_4_7_n16
        (T0 65504) (T1 1872) (TX 0)
        (TC 926) (IG 0)
      )
      (npu_inst_pe_1_4_7_n17
        (T0 62960) (T1 4416) (TX 0)
        (TC 1294) (IG 0)
      )
      (npu_inst_pe_1_4_7_n18
        (T0 63240) (T1 4136) (TX 0)
        (TC 1186) (IG 0)
      )
      (npu_inst_pe_1_4_7_n19
        (T0 58448) (T1 8928) (TX 0)
        (TC 1284) (IG 0)
      )
      (npu_inst_pe_1_4_7_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_7_n20
        (T0 63960) (T1 3416) (TX 0)
        (TC 1658) (IG 0)
      )
      (npu_inst_pe_1_4_7_n21
        (T0 63612) (T1 3764) (TX 0)
        (TC 1004) (IG 0)
      )
      (npu_inst_pe_1_4_7_n22
        (T0 63568) (T1 3808) (TX 0)
        (TC 1114) (IG 0)
      )
      (npu_inst_pe_1_4_7_n23
        (T0 57488) (T1 9888) (TX 0)
        (TC 2274) (IG 0)
      )
      (npu_inst_pe_1_4_7_n24
        (T0 62484) (T1 4892) (TX 0)
        (TC 2360) (IG 0)
      )
      (npu_inst_pe_1_4_7_n25
        (T0 63960) (T1 3416) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_4_7_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_4_7_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_4_7_n28
        (T0 63468) (T1 3908) (TX 0)
        (TC 1086) (IG 0)
      )
      (npu_inst_pe_1_4_7_n29
        (T0 62768) (T1 4608) (TX 0)
        (TC 2274) (IG 0)
      )
      (npu_inst_pe_1_4_7_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_4_7_n30
        (T0 62784) (T1 4592) (TX 0)
        (TC 2210) (IG 0)
      )
      (npu_inst_pe_1_4_7_n31
        (T0 59636) (T1 7740) (TX 0)
        (TC 1858) (IG 0)
      )
      (npu_inst_pe_1_4_7_n32
        (T0 60032) (T1 7344) (TX 0)
        (TC 1816) (IG 0)
      )
      (npu_inst_pe_1_4_7_n33
        (T0 60908) (T1 6468) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_4_7_n34
        (T0 60908) (T1 6468) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_4_7_n35
        (T0 60908) (T1 6468) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_4_7_n36
        (T0 60148) (T1 7228) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_4_7_n37
        (T0 4344) (T1 63032) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_7_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_7_n39
        (T0 14856) (T1 52520) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_4_7_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_7_n41
        (T0 4872) (T1 62504) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_4_7_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_7_n43
        (T0 5400) (T1 61976) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_4_7_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_7_n45
        (T0 2840) (T1 64536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_7_n47
        (T0 7496) (T1 59880) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_4_7_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_7_n49
        (T0 6824) (T1 60552) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_4_7_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_4_7_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_7_n51
        (T0 2768) (T1 64608) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_7_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_7_n53
        (T0 6680) (T1 60696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_7_n55
        (T0 2960) (T1 64416) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_4_7_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_7_n57
        (T0 6840) (T1 60536) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_7_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_7_n59
        (T0 3872) (T1 63504) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_7_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_7_n61
        (T0 4460) (T1 62916) (TX 0)
        (TC 1290) (IG 0)
      )
      (npu_inst_pe_1_4_7_n62
        (T0 5020) (T1 62356) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_4_7_n63
        (T0 5540) (T1 61836) (TX 0)
        (TC 1390) (IG 0)
      )
      (npu_inst_pe_1_4_7_n64
        (T0 8240) (T1 59136) (TX 0)
        (TC 824) (IG 0)
      )
      (npu_inst_pe_1_4_7_n65
        (T0 1600) (T1 65776) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_7_n66
        (T0 6320) (T1 61056) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_4_7_n67
        (T0 1720) (T1 65656) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_4_7_n68
        (T0 3392) (T1 63984) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_4_7_n69
        (T0 1880) (T1 65496) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_7_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_7_n70
        (T0 2312) (T1 65064) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_4_7_n71
        (T0 1152) (T1 66224) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_4_7_n72
        (T0 1312) (T1 66064) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_7_n73
        (T0 3400) (T1 63976) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_4_7_n74
        (T0 4140) (T1 63236) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_4_7_n75
        (T0 6468) (T1 60908) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_4_7_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_4_7_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_4_7_n78
        (T0 6468) (T1 60908) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_4_7_n79
        (T0 6468) (T1 60908) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_4_7_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_4_7_n80
        (T0 7228) (T1 60148) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_4_7_n81
        (T0 6264) (T1 61112) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_4_7_n82
        (T0 7124) (T1 60252) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_4_7_n83
        (T0 7528) (T1 59848) (TX 0)
        (TC 622) (IG 0)
      )
      (npu_inst_pe_1_4_7_n84
        (T0 6656) (T1 60720) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_4_7_n85
        (T0 60422) (T1 6954) (TX 0)
        (TC 1883) (IG 0)
      )
      (npu_inst_pe_1_4_7_n86
        (T0 61448) (T1 5928) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_4_7_n87
        (T0 57488) (T1 9888) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_4_7_n88
        (T0 65456) (T1 1920) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_4_7_n89
        (T0 59888) (T1 7488) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_4_7_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_7_n90
        (T0 65408) (T1 1968) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_4_7_n91
        (T0 63312) (T1 4064) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_4_7_n92
        (T0 65120) (T1 2256) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_7_n93
        (T0 64608) (T1 2768) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_4_7_n94
        (T0 66000) (T1 1376) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_7_n95
        (T0 65808) (T1 1568) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_4_7_n96
        (T0 61592) (T1 5784) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_4_7_n97
        (T0 61896) (T1 5480) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_4_7_n98
        (T0 61112) (T1 6264) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_4_7_n99
        (T0 60252) (T1 7124) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_4_7_net3665
        (T0 62444) (T1 4932) (TX 0)
        (TC 4932) (IG 0)
      )
      (npu_inst_pe_1_4_7_net3671
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_67_carry_1_
        (T0 1196) (T1 66180) (TX 0)
        (TC 440) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_67_carry_2_
        (T0 1968) (T1 65408) (TX 0)
        (TC 624) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_67_carry_3_
        (T0 1496) (T1 65880) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_67_carry_4_
        (T0 1288) (T1 66088) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_67_carry_5_
        (T0 1228) (T1 66148) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_67_carry_6_
        (T0 1228) (T1 66148) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_67_carry_7_
        (T0 1228) (T1 66148) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_5_0_N65
        (T0 55360) (T1 12016) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_5_0_N66
        (T0 53376) (T1 14000) (TX 0)
        (TC 696) (IG 0)
      )
      (npu_inst_pe_1_5_0_N67
        (T0 54708) (T1 12668) (TX 0)
        (TC 624) (IG 0)
      )
      (npu_inst_pe_1_5_0_N68
        (T0 53400) (T1 13976) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_5_0_N69
        (T0 54632) (T1 12744) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_5_0_N70
        (T0 55160) (T1 12216) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_5_0_N71
        (T0 55160) (T1 12216) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_5_0_N72
        (T0 55160) (T1 12216) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_5_0_N73
        (T0 55360) (T1 12016) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_5_0_N74
        (T0 53756) (T1 13620) (TX 0)
        (TC 604) (IG 0)
      )
      (npu_inst_pe_1_5_0_N75
        (T0 55868) (T1 11508) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_5_0_N76
        (T0 54596) (T1 12780) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_5_0_N77
        (T0 56012) (T1 11364) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_5_0_N78
        (T0 56604) (T1 10772) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_5_0_N79
        (T0 56604) (T1 10772) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_5_0_N80
        (T0 56604) (T1 10772) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_5_0_N84
        (T0 53486) (T1 13890) (TX 0)
        (TC 3339) (IG 0)
      )
      (npu_inst_pe_1_5_0_N93
        (T0 63376) (T1 4000) (TX 0)
        (TC 1156) (IG 0)
      )
      (npu_inst_pe_1_5_0_N94
        (T0 60656) (T1 6720) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_69_carry_1_
        (T0 66888) (T1 488) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_69_carry_2_
        (T0 66624) (T1 752) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_69_carry_3_
        (T0 66972) (T1 404) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_69_carry_4_
        (T0 67148) (T1 228) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_69_carry_5_
        (T0 67188) (T1 188) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_69_carry_6_
        (T0 67188) (T1 188) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_69_carry_7_
        (T0 67188) (T1 188) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_data_0_
        (T0 65644) (T1 1732) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_data_1_
        (T0 65952) (T1 1424) (TX 0)
        (TC 566) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_acc_0_
        (T0 56116) (T1 11260) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_acc_1_
        (T0 54164) (T1 13212) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_acc_2_
        (T0 55812) (T1 11564) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_acc_3_
        (T0 54544) (T1 12832) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_acc_4_
        (T0 55864) (T1 11512) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_acc_5_
        (T0 56416) (T1 10960) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_acc_6_
        (T0 56416) (T1 10960) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_acc_7_
        (T0 56416) (T1 10960) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_0__0_
        (T0 62256) (T1 5120) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_0__1_
        (T0 62352) (T1 5024) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_1__0_
        (T0 65400) (T1 1976) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_1__1_
        (T0 64616) (T1 2760) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_2__0_
        (T0 65184) (T1 2192) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_2__1_
        (T0 64520) (T1 2856) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_3__0_
        (T0 66792) (T1 584) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_3__1_
        (T0 66056) (T1 1320) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_4__0_
        (T0 64736) (T1 2640) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_4__1_
        (T0 61712) (T1 5664) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_5__0_
        (T0 63032) (T1 4344) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_5__1_
        (T0 60992) (T1 6384) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_0__0_
        (T0 59024) (T1 8352) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_0__1_
        (T0 57648) (T1 9728) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_1__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_1__1_
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_2__0_
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_2__1_
        (T0 66608) (T1 768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_3__0_
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_3__1_
        (T0 62384) (T1 4992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_4__0_
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_4__1_
        (T0 57264) (T1 10112) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_5__0_
        (T0 64304) (T1 3072) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_5__1_
        (T0 56496) (T1 10880) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_5_0_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_0_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_0_n100
        (T0 55664) (T1 11712) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_5_0_n101
        (T0 57648) (T1 9728) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n102
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n103
        (T0 66608) (T1 768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n104
        (T0 62384) (T1 4992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n105
        (T0 57264) (T1 10112) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n106
        (T0 56496) (T1 10880) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n107
        (T0 59024) (T1 8352) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_0_n108
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n109
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_0_n110
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n111
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n112
        (T0 64304) (T1 3072) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_0_n113
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_0_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_0_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_0_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_0_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_0_n118
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_5_0_n12
        (T0 1732) (T1 65644) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_5_0_n13
        (T0 1424) (T1 65952) (TX 0)
        (TC 566) (IG 0)
      )
      (npu_inst_pe_1_5_0_n14
        (T0 64124) (T1 3252) (TX 0)
        (TC 1306) (IG 0)
      )
      (npu_inst_pe_1_5_0_n15
        (T0 65748) (T1 1628) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_5_0_n16
        (T0 63024) (T1 4352) (TX 0)
        (TC 874) (IG 0)
      )
      (npu_inst_pe_1_5_0_n17
        (T0 63556) (T1 3820) (TX 0)
        (TC 876) (IG 0)
      )
      (npu_inst_pe_1_5_0_n18
        (T0 61352) (T1 6024) (TX 0)
        (TC 1220) (IG 0)
      )
      (npu_inst_pe_1_5_0_n19
        (T0 65288) (T1 2088) (TX 0)
        (TC 974) (IG 0)
      )
      (npu_inst_pe_1_5_0_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_0_n20
        (T0 63468) (T1 3908) (TX 0)
        (TC 692) (IG 0)
      )
      (npu_inst_pe_1_5_0_n21
        (T0 64064) (T1 3312) (TX 0)
        (TC 860) (IG 0)
      )
      (npu_inst_pe_1_5_0_n22
        (T0 56880) (T1 10496) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_5_0_n23
        (T0 64496) (T1 2880) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_5_0_n24
        (T0 61104) (T1 6272) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_5_0_n25
        (T0 62064) (T1 5312) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_5_0_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_5_0_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_5_0_n28
        (T0 65648) (T1 1728) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_5_0_n29
        (T0 64880) (T1 2496) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_5_0_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_5_0_n30
        (T0 62480) (T1 4896) (TX 0)
        (TC 1764) (IG 0)
      )
      (npu_inst_pe_1_5_0_n31
        (T0 62800) (T1 4576) (TX 0)
        (TC 1444) (IG 0)
      )
      (npu_inst_pe_1_5_0_n32
        (T0 56140) (T1 11236) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_0_n33
        (T0 56140) (T1 11236) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_0_n34
        (T0 56140) (T1 11236) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_0_n35
        (T0 55588) (T1 11788) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_5_0_n36
        (T0 54244) (T1 13132) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_5_0_n37
        (T0 3072) (T1 64304) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_0_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_0_n39
        (T0 10880) (T1 56496) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_5_0_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_0_n41
        (T0 384) (T1 66992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_0_n43
        (T0 10112) (T1 57264) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_0_n45
        (T0 2304) (T1 65072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_0_n47
        (T0 4992) (T1 62384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_0_n49
        (T0 2688) (T1 64688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_5_0_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_0_n51
        (T0 768) (T1 66608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_0_n53
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_0_n55
        (T0 2304) (T1 65072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_0_n57
        (T0 8352) (T1 59024) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_0_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_5_0_n59
        (T0 9728) (T1 57648) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n6
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_0_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_0_n61
        (T0 3616) (T1 63760) (TX 0)
        (TC 1138) (IG 0)
      )
      (npu_inst_pe_1_5_0_n62
        (T0 3700) (T1 63676) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_5_0_n63
        (T0 4028) (T1 63348) (TX 0)
        (TC 1246) (IG 0)
      )
      (npu_inst_pe_1_5_0_n64
        (T0 5320) (T1 62056) (TX 0)
        (TC 532) (IG 0)
      )
      (npu_inst_pe_1_5_0_n65
        (T0 2200) (T1 65176) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_5_0_n66
        (T0 4720) (T1 62656) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_5_0_n67
        (T0 492) (T1 66884) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_5_0_n68
        (T0 1100) (T1 66276) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_5_0_n69
        (T0 1912) (T1 65464) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_5_0_n7
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_0_n70
        (T0 2380) (T1 64996) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_5_0_n71
        (T0 1652) (T1 65724) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_5_0_n72
        (T0 2300) (T1 65076) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_5_0_n73
        (T0 2900) (T1 64476) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_5_0_n74
        (T0 4160) (T1 63216) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_5_0_n75
        (T0 11236) (T1 56140) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_0_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_5_0_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_5_0_n78
        (T0 11236) (T1 56140) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_0_n79
        (T0 11236) (T1 56140) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_0_n8
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_0_n80
        (T0 11788) (T1 55588) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_5_0_n81
        (T0 13132) (T1 54244) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_5_0_n82
        (T0 11836) (T1 55540) (TX 0)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_5_0_n83
        (T0 13604) (T1 53772) (TX 0)
        (TC 592) (IG 0)
      )
      (npu_inst_pe_1_5_0_n84
        (T0 11712) (T1 55664) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_5_0_n85
        (T0 55918) (T1 11458) (TX 0)
        (TC 3215) (IG 0)
      )
      (npu_inst_pe_1_5_0_n86
        (T0 63032) (T1 4344) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_5_0_n87
        (T0 60992) (T1 6384) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_5_0_n88
        (T0 64736) (T1 2640) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_0_n89
        (T0 61712) (T1 5664) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_5_0_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_0_n90
        (T0 66792) (T1 584) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_5_0_n91
        (T0 66056) (T1 1320) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_0_n92
        (T0 65184) (T1 2192) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_5_0_n93
        (T0 64520) (T1 2856) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_5_0_n94
        (T0 65400) (T1 1976) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_0_n95
        (T0 64616) (T1 2760) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_0_n96
        (T0 62640) (T1 4736) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_5_0_n97
        (T0 62352) (T1 5024) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_0_n98
        (T0 55540) (T1 11836) (TX 0)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_5_0_n99
        (T0 53772) (T1 13604) (TX 0)
        (TC 592) (IG 0)
      )
      (npu_inst_pe_1_5_0_net3642
        (T0 60432) (T1 6944) (TX 0)
        (TC 6944) (IG 0)
      )
      (npu_inst_pe_1_5_0_net3648
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_5_0_o_data_h_0_
        (T0 63376) (T1 4000) (TX 0)
        (TC 1124) (IG 0)
      )
      (npu_inst_pe_1_5_0_o_data_h_1_
        (T0 63348) (T1 4028) (TX 0)
        (TC 1244) (IG 0)
      )
      (npu_inst_pe_1_5_0_sub_67_carry_1_
        (T0 1244) (T1 66132) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_5_0_sub_67_carry_2_
        (T0 1728) (T1 65648) (TX 0)
        (TC 602) (IG 0)
      )
      (npu_inst_pe_1_5_0_sub_67_carry_3_
        (T0 1416) (T1 65960) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_5_0_sub_67_carry_4_
        (T0 1280) (T1 66096) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_5_0_sub_67_carry_5_
        (T0 1256) (T1 66120) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_5_0_sub_67_carry_6_
        (T0 1256) (T1 66120) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_5_0_sub_67_carry_7_
        (T0 1256) (T1 66120) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_5_1_N65
        (T0 54852) (T1 12524) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_5_1_N66
        (T0 54808) (T1 12568) (TX 0)
        (TC 622) (IG 0)
      )
      (npu_inst_pe_1_5_1_N67
        (T0 55336) (T1 12040) (TX 0)
        (TC 556) (IG 0)
      )
      (npu_inst_pe_1_5_1_N68
        (T0 53308) (T1 14068) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_5_1_N69
        (T0 54056) (T1 13320) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_5_1_N70
        (T0 54616) (T1 12760) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_5_1_N71
        (T0 54616) (T1 12760) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_5_1_N72
        (T0 54616) (T1 12760) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_5_1_N73
        (T0 54852) (T1 12524) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_5_1_N74
        (T0 54968) (T1 12408) (TX 0)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_5_1_N75
        (T0 56300) (T1 11076) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_5_1_N76
        (T0 54252) (T1 13124) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_5_1_N77
        (T0 55264) (T1 12112) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_5_1_N78
        (T0 55844) (T1 11532) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_5_1_N79
        (T0 55844) (T1 11532) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_5_1_N80
        (T0 55844) (T1 11532) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_5_1_N84
        (T0 53486) (T1 13890) (TX 0)
        (TC 3339) (IG 0)
      )
      (npu_inst_pe_1_5_1_N93
        (T0 65312) (T1 2064) (TX 0)
        (TC 484) (IG 0)
      )
      (npu_inst_pe_1_5_1_N94
        (T0 62192) (T1 5184) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_69_carry_1_
        (T0 66884) (T1 492) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_69_carry_2_
        (T0 66732) (T1 644) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_69_carry_3_
        (T0 67076) (T1 300) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_69_carry_4_
        (T0 67200) (T1 176) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_69_carry_5_
        (T0 67208) (T1 168) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_69_carry_6_
        (T0 67208) (T1 168) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_69_carry_7_
        (T0 67208) (T1 168) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_data_0_
        (T0 65744) (T1 1632) (TX 0)
        (TC 540) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_data_1_
        (T0 66132) (T1 1244) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_acc_0_
        (T0 55500) (T1 11876) (TX 0)
        (TC 296) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_acc_1_
        (T0 55416) (T1 11960) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_acc_2_
        (T0 56344) (T1 11032) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_acc_3_
        (T0 54200) (T1 13176) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_acc_4_
        (T0 55104) (T1 12272) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_acc_5_
        (T0 55676) (T1 11700) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_acc_6_
        (T0 55676) (T1 11700) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_acc_7_
        (T0 55676) (T1 11700) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_0__0_
        (T0 62640) (T1 4736) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_0__1_
        (T0 63096) (T1 4280) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_1__0_
        (T0 64664) (T1 2712) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_1__1_
        (T0 63768) (T1 3608) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_2__0_
        (T0 65976) (T1 1400) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_2__1_
        (T0 64808) (T1 2568) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_3__0_
        (T0 66800) (T1 576) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_3__1_
        (T0 65904) (T1 1472) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_4__0_
        (T0 63656) (T1 3720) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_4__1_
        (T0 62912) (T1 4464) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_5__0_
        (T0 63464) (T1 3912) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_5__1_
        (T0 61688) (T1 5688) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_0__0_
        (T0 66272) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_0__1_
        (T0 60464) (T1 6912) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_1__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_1__1_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_2__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_2__1_
        (T0 64176) (T1 3200) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_3__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_3__1_
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_4__0_
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_4__1_
        (T0 58160) (T1 9216) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_5__0_
        (T0 64304) (T1 3072) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_5__1_
        (T0 54960) (T1 12416) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_5_1_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_1_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_1_n100
        (T0 54976) (T1 12400) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_5_1_n101
        (T0 55052) (T1 12324) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_5_1_n102
        (T0 60464) (T1 6912) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n103
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n104
        (T0 64176) (T1 3200) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n105
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n106
        (T0 58160) (T1 9216) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n107
        (T0 54960) (T1 12416) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n108
        (T0 66272) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_n109
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_1_n110
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n111
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n112
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_1_n113
        (T0 64304) (T1 3072) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_1_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_1_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_1_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_1_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_1_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_1_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_5_1_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_1_n13
        (T0 1632) (T1 65744) (TX 0)
        (TC 540) (IG 0)
      )
      (npu_inst_pe_1_5_1_n14
        (T0 1244) (T1 66132) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_5_1_n15
        (T0 63560) (T1 3816) (TX 0)
        (TC 1368) (IG 0)
      )
      (npu_inst_pe_1_5_1_n16
        (T0 66372) (T1 1004) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_1_n17
        (T0 63012) (T1 4364) (TX 0)
        (TC 680) (IG 0)
      )
      (npu_inst_pe_1_5_1_n18
        (T0 63716) (T1 3660) (TX 0)
        (TC 770) (IG 0)
      )
      (npu_inst_pe_1_5_1_n19
        (T0 62540) (T1 4836) (TX 0)
        (TC 1062) (IG 0)
      )
      (npu_inst_pe_1_5_1_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_1_n20
        (T0 65612) (T1 1764) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_5_1_n21
        (T0 63432) (T1 3944) (TX 0)
        (TC 508) (IG 0)
      )
      (npu_inst_pe_1_5_1_n22
        (T0 64148) (T1 3228) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_5_1_n23
        (T0 56816) (T1 10560) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_5_1_n24
        (T0 65328) (T1 2048) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_5_1_n25
        (T0 63920) (T1 3456) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_5_1_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_5_1_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_5_1_n28
        (T0 64560) (T1 2816) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_5_1_n29
        (T0 64496) (T1 2880) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_5_1_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_5_1_n30
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n31
        (T0 66272) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_n32
        (T0 66272) (T1 1104) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_n33
        (T0 55388) (T1 11988) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_5_1_n34
        (T0 55388) (T1 11988) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_5_1_n35
        (T0 55388) (T1 11988) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_5_1_n36
        (T0 54816) (T1 12560) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_5_1_n37
        (T0 3072) (T1 64304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_1_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_1_n39
        (T0 12416) (T1 54960) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_5_1_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_1_n41
        (T0 2688) (T1 64688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_1_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_1_n43
        (T0 9216) (T1 58160) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_1_n45
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_1_n47
        (T0 384) (T1 66992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_1_n49
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_5_1_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_1_n51
        (T0 3200) (T1 64176) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_1_n53
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_1_n55
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_1_n57
        (T0 1104) (T1 66272) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_5_1_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_5_1_n59
        (T0 6912) (T1 60464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_1_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_1_n61
        (T0 3904) (T1 63472) (TX 0)
        (TC 1080) (IG 0)
      )
      (npu_inst_pe_1_5_1_n62
        (T0 3260) (T1 64116) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_5_1_n63
        (T0 4016) (T1 63360) (TX 0)
        (TC 1182) (IG 0)
      )
      (npu_inst_pe_1_5_1_n64
        (T0 4820) (T1 62556) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_5_1_n65
        (T0 3100) (T1 64276) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_5_1_n66
        (T0 3720) (T1 63656) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_5_1_n67
        (T0 480) (T1 66896) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_5_1_n68
        (T0 1312) (T1 66064) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_5_1_n69
        (T0 1172) (T1 66204) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_5_1_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_1_n70
        (T0 2140) (T1 65236) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_5_1_n71
        (T0 2260) (T1 65116) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_5_1_n72
        (T0 3012) (T1 64364) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_5_1_n73
        (T0 2880) (T1 64496) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_5_1_n74
        (T0 3540) (T1 63836) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_5_1_n75
        (T0 11988) (T1 55388) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_5_1_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_5_1_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_5_1_n78
        (T0 11988) (T1 55388) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_5_1_n79
        (T0 11988) (T1 55388) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_5_1_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_1_n80
        (T0 12560) (T1 54816) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_5_1_n81
        (T0 13456) (T1 53920) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_1_n82
        (T0 11348) (T1 56028) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_5_1_n83
        (T0 12400) (T1 54976) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_5_1_n84
        (T0 12324) (T1 55052) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_5_1_n85
        (T0 55918) (T1 11458) (TX 0)
        (TC 3215) (IG 0)
      )
      (npu_inst_pe_1_5_1_n86
        (T0 63464) (T1 3912) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_5_1_n87
        (T0 61688) (T1 5688) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_5_1_n88
        (T0 63656) (T1 3720) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_1_n89
        (T0 62912) (T1 4464) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_5_1_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_1_n90
        (T0 66800) (T1 576) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_5_1_n91
        (T0 65904) (T1 1472) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_1_n92
        (T0 65976) (T1 1400) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_5_1_n93
        (T0 64808) (T1 2568) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_5_1_n94
        (T0 64664) (T1 2712) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_1_n95
        (T0 63768) (T1 3608) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_1_n96
        (T0 62640) (T1 4736) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_5_1_n97
        (T0 62616) (T1 4760) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_1_n98
        (T0 53920) (T1 13456) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_1_n99
        (T0 56028) (T1 11348) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_5_1_net3619
        (T0 60432) (T1 6944) (TX 0)
        (TC 6944) (IG 0)
      )
      (npu_inst_pe_1_5_1_net3625
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_5_1_sub_67_carry_1_
        (T0 1140) (T1 66236) (TX 0)
        (TC 424) (IG 0)
      )
      (npu_inst_pe_1_5_1_sub_67_carry_2_
        (T0 1496) (T1 65880) (TX 0)
        (TC 536) (IG 0)
      )
      (npu_inst_pe_1_5_1_sub_67_carry_3_
        (T0 1252) (T1 66124) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_5_1_sub_67_carry_4_
        (T0 1072) (T1 66304) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_5_1_sub_67_carry_5_
        (T0 1060) (T1 66316) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_5_1_sub_67_carry_6_
        (T0 1060) (T1 66316) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_5_1_sub_67_carry_7_
        (T0 1060) (T1 66316) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_5_2_N65
        (T0 60360) (T1 7016) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_5_2_N66
        (T0 60400) (T1 6976) (TX 0)
        (TC 732) (IG 0)
      )
      (npu_inst_pe_1_5_2_N67
        (T0 59056) (T1 8320) (TX 0)
        (TC 690) (IG 0)
      )
      (npu_inst_pe_1_5_2_N68
        (T0 59400) (T1 7976) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_5_2_N69
        (T0 58568) (T1 8808) (TX 0)
        (TC 538) (IG 0)
      )
      (npu_inst_pe_1_5_2_N70
        (T0 59868) (T1 7508) (TX 0)
        (TC 524) (IG 0)
      )
      (npu_inst_pe_1_5_2_N71
        (T0 59868) (T1 7508) (TX 0)
        (TC 524) (IG 0)
      )
      (npu_inst_pe_1_5_2_N72
        (T0 59868) (T1 7508) (TX 0)
        (TC 524) (IG 0)
      )
      (npu_inst_pe_1_5_2_N73
        (T0 60360) (T1 7016) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_5_2_N74
        (T0 60920) (T1 6456) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_5_2_N75
        (T0 60576) (T1 6800) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_5_2_N76
        (T0 60932) (T1 6444) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_5_2_N77
        (T0 60252) (T1 7124) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_2_N78
        (T0 61612) (T1 5764) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_5_2_N79
        (T0 61612) (T1 5764) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_5_2_N80
        (T0 61612) (T1 5764) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_5_2_N84
        (T0 56574) (T1 10802) (TX 0)
        (TC 2309) (IG 0)
      )
      (npu_inst_pe_1_5_2_N93
        (T0 63580) (T1 3796) (TX 0)
        (TC 962) (IG 0)
      )
      (npu_inst_pe_1_5_2_N94
        (T0 63604) (T1 3772) (TX 0)
        (TC 1310) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_69_carry_1_
        (T0 66844) (T1 532) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_69_carry_2_
        (T0 66804) (T1 572) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_69_carry_3_
        (T0 67088) (T1 288) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_69_carry_4_
        (T0 67200) (T1 176) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_69_carry_5_
        (T0 67228) (T1 148) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_69_carry_6_
        (T0 67228) (T1 148) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_69_carry_7_
        (T0 67228) (T1 148) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_data_0_
        (T0 65536) (T1 1840) (TX 0)
        (TC 630) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_data_1_
        (T0 65924) (T1 1452) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_acc_0_
        (T0 61136) (T1 6240) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_acc_1_
        (T0 61760) (T1 5616) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_acc_2_
        (T0 60572) (T1 6804) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_acc_3_
        (T0 60868) (T1 6508) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_acc_4_
        (T0 60132) (T1 7244) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_acc_5_
        (T0 61464) (T1 5912) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_acc_6_
        (T0 61464) (T1 5912) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_acc_7_
        (T0 61464) (T1 5912) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_0__0_
        (T0 61488) (T1 5888) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_0__1_
        (T0 62928) (T1 4448) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_1__0_
        (T0 63560) (T1 3816) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_1__1_
        (T0 62928) (T1 4448) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_2__0_
        (T0 64880) (T1 2496) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_2__1_
        (T0 65144) (T1 2232) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_3__0_
        (T0 65616) (T1 1760) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_3__1_
        (T0 64856) (T1 2520) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_4__0_
        (T0 63624) (T1 3752) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_4__1_
        (T0 63248) (T1 4128) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_5__0_
        (T0 63512) (T1 3864) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_5__1_
        (T0 61424) (T1 5952) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_0__0_
        (T0 60792) (T1 6584) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_0__1_
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_1__0_
        (T0 67232) (T1 144) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_1__1_
        (T0 64712) (T1 2664) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_2__0_
        (T0 66872) (T1 504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_2__1_
        (T0 62624) (T1 4752) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_3__0_
        (T0 66632) (T1 744) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_3__1_
        (T0 66728) (T1 648) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_4__0_
        (T0 64712) (T1 2664) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_4__1_
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_5__0_
        (T0 61880) (T1 5496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_5__1_
        (T0 59576) (T1 7800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_5_2_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_2_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_2_n100
        (T0 60884) (T1 6492) (TX 0)
        (TC 622) (IG 0)
      )
      (npu_inst_pe_1_5_2_n101
        (T0 60516) (T1 6860) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_5_2_n102
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_2_n103
        (T0 64712) (T1 2664) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n104
        (T0 62624) (T1 4752) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_2_n105
        (T0 66728) (T1 648) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n106
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n107
        (T0 59576) (T1 7800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_2_n108
        (T0 60792) (T1 6584) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_2_n109
        (T0 67232) (T1 144) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_5_2_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_2_n110
        (T0 66872) (T1 504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n111
        (T0 66632) (T1 744) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_2_n112
        (T0 64712) (T1 2664) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n113
        (T0 61880) (T1 5496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_2_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_2_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_2_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_2_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_2_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_2_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_5_2_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_2_n13
        (T0 1840) (T1 65536) (TX 0)
        (TC 630) (IG 0)
      )
      (npu_inst_pe_1_5_2_n14
        (T0 1452) (T1 65924) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_5_2_n15
        (T0 63552) (T1 3824) (TX 0)
        (TC 1336) (IG 0)
      )
      (npu_inst_pe_1_5_2_n16
        (T0 65264) (T1 2112) (TX 0)
        (TC 664) (IG 0)
      )
      (npu_inst_pe_1_5_2_n17
        (T0 61872) (T1 5504) (TX 0)
        (TC 1044) (IG 0)
      )
      (npu_inst_pe_1_5_2_n18
        (T0 62568) (T1 4808) (TX 0)
        (TC 1072) (IG 0)
      )
      (npu_inst_pe_1_5_2_n19
        (T0 62336) (T1 5040) (TX 0)
        (TC 1268) (IG 0)
      )
      (npu_inst_pe_1_5_2_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_2_n20
        (T0 65240) (T1 2136) (TX 0)
        (TC 974) (IG 0)
      )
      (npu_inst_pe_1_5_2_n21
        (T0 62688) (T1 4688) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_5_2_n22
        (T0 63368) (T1 4008) (TX 0)
        (TC 758) (IG 0)
      )
      (npu_inst_pe_1_5_2_n23
        (T0 61172) (T1 6204) (TX 0)
        (TC 798) (IG 0)
      )
      (npu_inst_pe_1_5_2_n24
        (T0 64676) (T1 2700) (TX 0)
        (TC 1278) (IG 0)
      )
      (npu_inst_pe_1_5_2_n25
        (T0 64964) (T1 2412) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_5_2_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_5_2_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_5_2_n28
        (T0 64868) (T1 2508) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_5_2_n29
        (T0 63296) (T1 4080) (TX 0)
        (TC 1790) (IG 0)
      )
      (npu_inst_pe_1_5_2_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_5_2_n30
        (T0 66752) (T1 624) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_5_2_n31
        (T0 63348) (T1 4028) (TX 0)
        (TC 1314) (IG 0)
      )
      (npu_inst_pe_1_5_2_n32
        (T0 64040) (T1 3336) (TX 0)
        (TC 912) (IG 0)
      )
      (npu_inst_pe_1_5_2_n33
        (T0 61004) (T1 6372) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_5_2_n34
        (T0 61004) (T1 6372) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_5_2_n35
        (T0 61004) (T1 6372) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_5_2_n36
        (T0 59672) (T1 7704) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_5_2_n37
        (T0 5496) (T1 61880) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_2_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_2_n39
        (T0 7800) (T1 59576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_2_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_5_2_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_2_n41
        (T0 2664) (T1 64712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_2_n43
        (T0 4608) (T1 62768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_2_n45
        (T0 744) (T1 66632) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_2_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_2_n47
        (T0 648) (T1 66728) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_2_n49
        (T0 504) (T1 66872) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_5_2_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_2_n51
        (T0 4752) (T1 62624) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_2_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_2_n53
        (T0 144) (T1 67232) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_5_2_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_2_n55
        (T0 2664) (T1 64712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_2_n57
        (T0 6584) (T1 60792) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_2_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_5_2_n59
        (T0 2160) (T1 65216) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_2_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_2_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_2_n61
        (T0 4832) (T1 62544) (TX 0)
        (TC 1324) (IG 0)
      )
      (npu_inst_pe_1_5_2_n62
        (T0 3220) (T1 64156) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_5_2_n63
        (T0 4136) (T1 63240) (TX 0)
        (TC 1202) (IG 0)
      )
      (npu_inst_pe_1_5_2_n64
        (T0 5040) (T1 62336) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_5_2_n65
        (T0 3132) (T1 64244) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_5_2_n66
        (T0 3520) (T1 63856) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_5_2_n67
        (T0 1472) (T1 65904) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_5_2_n68
        (T0 2180) (T1 65196) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_5_2_n69
        (T0 2080) (T1 65296) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_5_2_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_2_n70
        (T0 1860) (T1 65516) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_5_2_n71
        (T0 3180) (T1 64196) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_5_2_n72
        (T0 3712) (T1 63664) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_5_2_n73
        (T0 3820) (T1 63556) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_5_2_n74
        (T0 3280) (T1 64096) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_5_2_n75
        (T0 6372) (T1 61004) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_5_2_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_5_2_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_5_2_n78
        (T0 6372) (T1 61004) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_5_2_n79
        (T0 6372) (T1 61004) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_5_2_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_2_n80
        (T0 7704) (T1 59672) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_5_2_n81
        (T0 6948) (T1 60428) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_5_2_n82
        (T0 7296) (T1 60080) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_5_2_n83
        (T0 6492) (T1 60884) (TX 0)
        (TC 622) (IG 0)
      )
      (npu_inst_pe_1_5_2_n84
        (T0 6860) (T1 60516) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_5_2_n85
        (T0 59198) (T1 8178) (TX 0)
        (TC 2159) (IG 0)
      )
      (npu_inst_pe_1_5_2_n86
        (T0 63512) (T1 3864) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_5_2_n87
        (T0 61424) (T1 5952) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_5_2_n88
        (T0 63624) (T1 3752) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_2_n89
        (T0 63248) (T1 4128) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_5_2_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_2_n90
        (T0 65616) (T1 1760) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_2_n91
        (T0 64856) (T1 2520) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_5_2_n92
        (T0 64880) (T1 2496) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_5_2_n93
        (T0 65144) (T1 2232) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_5_2_n94
        (T0 63560) (T1 3816) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_5_2_n95
        (T0 62928) (T1 4448) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_2_n96
        (T0 61328) (T1 6048) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_5_2_n97
        (T0 62928) (T1 4448) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_2_n98
        (T0 60428) (T1 6948) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_5_2_n99
        (T0 60080) (T1 7296) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_5_2_net3596
        (T0 61976) (T1 5400) (TX 0)
        (TC 5400) (IG 0)
      )
      (npu_inst_pe_1_5_2_net3602
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_67_carry_1_
        (T0 1308) (T1 66068) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_67_carry_2_
        (T0 2060) (T1 65316) (TX 0)
        (TC 700) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_67_carry_3_
        (T0 1788) (T1 65588) (TX 0)
        (TC 590) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_67_carry_4_
        (T0 1628) (T1 65748) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_67_carry_5_
        (T0 1596) (T1 65780) (TX 0)
        (TC 514) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_67_carry_6_
        (T0 1596) (T1 65780) (TX 0)
        (TC 514) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_67_carry_7_
        (T0 1596) (T1 65780) (TX 0)
        (TC 514) (IG 0)
      )
      (npu_inst_pe_1_5_3_N65
        (T0 60876) (T1 6500) (TX 0)
        (TC 562) (IG 0)
      )
      (npu_inst_pe_1_5_3_N66
        (T0 60780) (T1 6596) (TX 0)
        (TC 700) (IG 0)
      )
      (npu_inst_pe_1_5_3_N67
        (T0 59980) (T1 7396) (TX 0)
        (TC 622) (IG 0)
      )
      (npu_inst_pe_1_5_3_N68
        (T0 58988) (T1 8388) (TX 0)
        (TC 468) (IG 0)
      )
      (npu_inst_pe_1_5_3_N69
        (T0 59048) (T1 8328) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_5_3_N70
        (T0 60444) (T1 6932) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_5_3_N71
        (T0 60444) (T1 6932) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_5_3_N72
        (T0 60444) (T1 6932) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_5_3_N73
        (T0 60876) (T1 6500) (TX 0)
        (TC 562) (IG 0)
      )
      (npu_inst_pe_1_5_3_N74
        (T0 61120) (T1 6256) (TX 0)
        (TC 642) (IG 0)
      )
      (npu_inst_pe_1_5_3_N75
        (T0 61100) (T1 6276) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_5_3_N76
        (T0 60332) (T1 7044) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_5_3_N77
        (T0 60552) (T1 6824) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_5_3_N78
        (T0 62000) (T1 5376) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_5_3_N79
        (T0 62004) (T1 5372) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_5_3_N80
        (T0 62004) (T1 5372) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_5_3_N84
        (T0 56574) (T1 10802) (TX 0)
        (TC 2309) (IG 0)
      )
      (npu_inst_pe_1_5_3_N93
        (T0 64396) (T1 2980) (TX 0)
        (TC 686) (IG 0)
      )
      (npu_inst_pe_1_5_3_N94
        (T0 64452) (T1 2924) (TX 0)
        (TC 1054) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_69_carry_1_
        (T0 66816) (T1 560) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_69_carry_2_
        (T0 66676) (T1 700) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_69_carry_3_
        (T0 67032) (T1 344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_69_carry_4_
        (T0 67148) (T1 228) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_69_carry_5_
        (T0 67176) (T1 200) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_69_carry_6_
        (T0 67176) (T1 200) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_69_carry_7_
        (T0 67176) (T1 200) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_data_0_
        (T0 65572) (T1 1804) (TX 0)
        (TC 620) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_data_1_
        (T0 65760) (T1 1616) (TX 0)
        (TC 524) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_acc_0_
        (T0 61560) (T1 5816) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_acc_1_
        (T0 61896) (T1 5480) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_acc_2_
        (T0 61112) (T1 6264) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_acc_3_
        (T0 60220) (T1 7156) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_acc_4_
        (T0 60380) (T1 6996) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_acc_5_
        (T0 61800) (T1 5576) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_acc_6_
        (T0 61804) (T1 5572) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_acc_7_
        (T0 61804) (T1 5572) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_0__0_
        (T0 61376) (T1 6000) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_0__1_
        (T0 61416) (T1 5960) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_1__0_
        (T0 63560) (T1 3816) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_1__1_
        (T0 62832) (T1 4544) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_2__0_
        (T0 64848) (T1 2528) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_2__1_
        (T0 65912) (T1 1464) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_3__0_
        (T0 66032) (T1 1344) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_3__1_
        (T0 64280) (T1 3096) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_4__0_
        (T0 64016) (T1 3360) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_4__1_
        (T0 62168) (T1 5208) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_5__0_
        (T0 64304) (T1 3072) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_5__1_
        (T0 61104) (T1 6272) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_0__0_
        (T0 63776) (T1 3600) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_0__1_
        (T0 64536) (T1 2840) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_1__0_
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_1__1_
        (T0 64568) (T1 2808) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_2__0_
        (T0 64928) (T1 2448) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_2__1_
        (T0 62480) (T1 4896) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_3__0_
        (T0 67232) (T1 144) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_3__1_
        (T0 66368) (T1 1008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_4__0_
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_4__1_
        (T0 64856) (T1 2520) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_5__0_
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_5__1_
        (T0 64064) (T1 3312) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_5_3_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_3_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_3_n100
        (T0 61212) (T1 6164) (TX 0)
        (TC 590) (IG 0)
      )
      (npu_inst_pe_1_5_3_n101
        (T0 61104) (T1 6272) (TX 0)
        (TC 562) (IG 0)
      )
      (npu_inst_pe_1_5_3_n102
        (T0 64536) (T1 2840) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n103
        (T0 64568) (T1 2808) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n104
        (T0 62480) (T1 4896) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_3_n105
        (T0 66368) (T1 1008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n106
        (T0 64856) (T1 2520) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_3_n107
        (T0 64064) (T1 3312) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_n108
        (T0 63776) (T1 3600) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_3_n109
        (T0 65216) (T1 2160) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_3_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_3_n110
        (T0 64928) (T1 2448) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_3_n111
        (T0 67232) (T1 144) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_5_3_n112
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_3_n113
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_3_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_3_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_3_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_3_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_3_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_5_3_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_3_n13
        (T0 1804) (T1 65572) (TX 0)
        (TC 620) (IG 0)
      )
      (npu_inst_pe_1_5_3_n14
        (T0 1616) (T1 65760) (TX 0)
        (TC 524) (IG 0)
      )
      (npu_inst_pe_1_5_3_n15
        (T0 64160) (T1 3216) (TX 0)
        (TC 1238) (IG 0)
      )
      (npu_inst_pe_1_5_3_n16
        (T0 65424) (T1 1952) (TX 0)
        (TC 716) (IG 0)
      )
      (npu_inst_pe_1_5_3_n17
        (T0 61724) (T1 5652) (TX 0)
        (TC 1010) (IG 0)
      )
      (npu_inst_pe_1_5_3_n18
        (T0 62472) (T1 4904) (TX 0)
        (TC 1098) (IG 0)
      )
      (npu_inst_pe_1_5_3_n19
        (T0 61652) (T1 5724) (TX 0)
        (TC 1182) (IG 0)
      )
      (npu_inst_pe_1_5_3_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_3_n20
        (T0 65096) (T1 2280) (TX 0)
        (TC 1048) (IG 0)
      )
      (npu_inst_pe_1_5_3_n21
        (T0 61884) (T1 5492) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_5_3_n22
        (T0 62784) (T1 4592) (TX 0)
        (TC 818) (IG 0)
      )
      (npu_inst_pe_1_5_3_n23
        (T0 64460) (T1 2916) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_5_3_n24
        (T0 64424) (T1 2952) (TX 0)
        (TC 1334) (IG 0)
      )
      (npu_inst_pe_1_5_3_n25
        (T0 64536) (T1 2840) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_3_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_5_3_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_5_3_n28
        (T0 64488) (T1 2888) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_5_3_n29
        (T0 65852) (T1 1524) (TX 0)
        (TC 762) (IG 0)
      )
      (npu_inst_pe_1_5_3_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_5_3_n30
        (T0 66080) (T1 1296) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_5_3_n31
        (T0 63848) (T1 3528) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_3_n32
        (T0 64160) (T1 3216) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_5_3_n33
        (T0 61488) (T1 5888) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_5_3_n34
        (T0 61488) (T1 5888) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_5_3_n35
        (T0 61484) (T1 5892) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_5_3_n36
        (T0 60064) (T1 7312) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_5_3_n37
        (T0 2688) (T1 64688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_3_n39
        (T0 3312) (T1 64064) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_5_3_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_3_n41
        (T0 360) (T1 67016) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_3_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_3_n43
        (T0 2520) (T1 64856) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_3_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_3_n45
        (T0 144) (T1 67232) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_5_3_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_3_n47
        (T0 1008) (T1 66368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_3_n49
        (T0 2448) (T1 64928) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_3_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_5_3_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_3_n51
        (T0 4896) (T1 62480) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_3_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_3_n53
        (T0 2160) (T1 65216) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_3_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_3_n55
        (T0 2808) (T1 64568) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_3_n57
        (T0 3600) (T1 63776) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_3_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_5_3_n59
        (T0 2840) (T1 64536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_3_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_3_n61
        (T0 4396) (T1 62980) (TX 0)
        (TC 1244) (IG 0)
      )
      (npu_inst_pe_1_5_3_n62
        (T0 2560) (T1 64816) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_3_n63
        (T0 4200) (T1 63176) (TX 0)
        (TC 1136) (IG 0)
      )
      (npu_inst_pe_1_5_3_n64
        (T0 5312) (T1 62064) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_5_3_n65
        (T0 2800) (T1 64576) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_5_3_n66
        (T0 4420) (T1 62956) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_5_3_n67
        (T0 1120) (T1 66256) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_5_3_n68
        (T0 2580) (T1 64796) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_5_3_n69
        (T0 2112) (T1 65264) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_5_3_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_3_n70
        (T0 1220) (T1 66156) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_5_3_n71
        (T0 3180) (T1 64196) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_5_3_n72
        (T0 3792) (T1 63584) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_5_3_n73
        (T0 3760) (T1 63616) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_5_3_n74
        (T0 4540) (T1 62836) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_5_3_n75
        (T0 5888) (T1 61488) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_5_3_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_5_3_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_5_3_n78
        (T0 5888) (T1 61488) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_5_3_n79
        (T0 5892) (T1 61484) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_5_3_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_3_n80
        (T0 7312) (T1 60064) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_5_3_n81
        (T0 7456) (T1 59920) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_5_3_n82
        (T0 6564) (T1 60812) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_5_3_n83
        (T0 6164) (T1 61212) (TX 0)
        (TC 590) (IG 0)
      )
      (npu_inst_pe_1_5_3_n84
        (T0 6272) (T1 61104) (TX 0)
        (TC 562) (IG 0)
      )
      (npu_inst_pe_1_5_3_n85
        (T0 59198) (T1 8178) (TX 0)
        (TC 2159) (IG 0)
      )
      (npu_inst_pe_1_5_3_n86
        (T0 64304) (T1 3072) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_5_3_n87
        (T0 61104) (T1 6272) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_5_3_n88
        (T0 64016) (T1 3360) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_3_n89
        (T0 62168) (T1 5208) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_5_3_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_3_n90
        (T0 66032) (T1 1344) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_5_3_n91
        (T0 64280) (T1 3096) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_5_3_n92
        (T0 64848) (T1 2528) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_5_3_n93
        (T0 65912) (T1 1464) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_5_3_n94
        (T0 63560) (T1 3816) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_3_n95
        (T0 62832) (T1 4544) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_3_n96
        (T0 61568) (T1 5808) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_5_3_n97
        (T0 61896) (T1 5480) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_5_3_n98
        (T0 59920) (T1 7456) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_5_3_n99
        (T0 60812) (T1 6564) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_5_3_net3573
        (T0 61976) (T1 5400) (TX 0)
        (TC 5400) (IG 0)
      )
      (npu_inst_pe_1_5_3_net3579
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_67_carry_1_
        (T0 1244) (T1 66132) (TX 0)
        (TC 486) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_67_carry_2_
        (T0 1988) (T1 65388) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_67_carry_3_
        (T0 1560) (T1 65816) (TX 0)
        (TC 482) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_67_carry_4_
        (T0 1396) (T1 65980) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_67_carry_5_
        (T0 1364) (T1 66012) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_67_carry_6_
        (T0 1360) (T1 66016) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_67_carry_7_
        (T0 1360) (T1 66016) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_5_4_N65
        (T0 59952) (T1 7424) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_5_4_N66
        (T0 59664) (T1 7712) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_5_4_N67
        (T0 59416) (T1 7960) (TX 0)
        (TC 658) (IG 0)
      )
      (npu_inst_pe_1_5_4_N68
        (T0 61068) (T1 6308) (TX 0)
        (TC 500) (IG 0)
      )
      (npu_inst_pe_1_5_4_N69
        (T0 59228) (T1 8148) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_5_4_N70
        (T0 60932) (T1 6444) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_5_4_N71
        (T0 60932) (T1 6444) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_5_4_N72
        (T0 60932) (T1 6444) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_5_4_N73
        (T0 59952) (T1 7424) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_5_4_N74
        (T0 60004) (T1 7372) (TX 0)
        (TC 684) (IG 0)
      )
      (npu_inst_pe_1_5_4_N75
        (T0 60352) (T1 7024) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_5_4_N76
        (T0 62160) (T1 5216) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_5_4_N77
        (T0 60444) (T1 6932) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_5_4_N78
        (T0 62268) (T1 5108) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_4_N79
        (T0 62268) (T1 5108) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_4_N80
        (T0 62268) (T1 5108) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_4_N84
        (T0 57510) (T1 9866) (TX 0)
        (TC 2069) (IG 0)
      )
      (npu_inst_pe_1_5_4_N93
        (T0 64664) (T1 2712) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_5_4_N94
        (T0 64740) (T1 2636) (TX 0)
        (TC 700) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_69_carry_1_
        (T0 66784) (T1 592) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_69_carry_2_
        (T0 66520) (T1 856) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_69_carry_3_
        (T0 66968) (T1 408) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_69_carry_4_
        (T0 67168) (T1 208) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_69_carry_5_
        (T0 67232) (T1 144) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_69_carry_6_
        (T0 67232) (T1 144) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_69_carry_7_
        (T0 67232) (T1 144) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_data_0_
        (T0 65580) (T1 1796) (TX 0)
        (TC 626) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_data_1_
        (T0 65740) (T1 1636) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_acc_0_
        (T0 60564) (T1 6812) (TX 0)
        (TC 338) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_acc_1_
        (T0 60520) (T1 6856) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_acc_2_
        (T0 60392) (T1 6984) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_acc_3_
        (T0 62152) (T1 5224) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_acc_4_
        (T0 60364) (T1 7012) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_acc_5_
        (T0 62124) (T1 5252) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_acc_6_
        (T0 62124) (T1 5252) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_acc_7_
        (T0 62124) (T1 5252) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_0__0_
        (T0 61904) (T1 5472) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_0__1_
        (T0 61200) (T1 6176) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_1__0_
        (T0 63456) (T1 3920) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_1__1_
        (T0 63168) (T1 4208) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_2__0_
        (T0 64928) (T1 2448) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_2__1_
        (T0 65808) (T1 1568) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_3__0_
        (T0 65696) (T1 1680) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_3__1_
        (T0 63968) (T1 3408) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_4__0_
        (T0 63656) (T1 3720) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_4__1_
        (T0 61544) (T1 5832) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_5__0_
        (T0 63992) (T1 3384) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_5__1_
        (T0 59384) (T1 7992) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_0__0_
        (T0 65768) (T1 1608) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_0__1_
        (T0 62376) (T1 5000) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_1__0_
        (T0 64568) (T1 2808) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_1__1_
        (T0 62408) (T1 4968) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_2__0_
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_2__1_
        (T0 67088) (T1 288) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_3__0_
        (T0 66728) (T1 648) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_3__1_
        (T0 66008) (T1 1368) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_4__0_
        (T0 64712) (T1 2664) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_4__1_
        (T0 64856) (T1 2520) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_5__0_
        (T0 66512) (T1 864) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_5__1_
        (T0 65864) (T1 1512) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_5_4_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_4_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_4_n100
        (T0 59884) (T1 7492) (TX 0)
        (TC 618) (IG 0)
      )
      (npu_inst_pe_1_5_4_n101
        (T0 60096) (T1 7280) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_5_4_n102
        (T0 62376) (T1 5000) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_n103
        (T0 62408) (T1 4968) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_n104
        (T0 67088) (T1 288) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_5_4_n105
        (T0 66008) (T1 1368) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_n106
        (T0 64856) (T1 2520) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_4_n107
        (T0 65864) (T1 1512) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_4_n108
        (T0 65768) (T1 1608) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_5_4_n109
        (T0 64568) (T1 2808) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_4_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_4_n110
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_4_n111
        (T0 66728) (T1 648) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_4_n112
        (T0 64712) (T1 2664) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_n113
        (T0 66512) (T1 864) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_4_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_4_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_4_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_4_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_4_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_5_4_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_4_n13
        (T0 1796) (T1 65580) (TX 0)
        (TC 626) (IG 0)
      )
      (npu_inst_pe_1_5_4_n14
        (T0 1636) (T1 65740) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_5_4_n15
        (T0 63824) (T1 3552) (TX 0)
        (TC 1256) (IG 0)
      )
      (npu_inst_pe_1_5_4_n16
        (T0 65312) (T1 2064) (TX 0)
        (TC 648) (IG 0)
      )
      (npu_inst_pe_1_5_4_n17
        (T0 62036) (T1 5340) (TX 0)
        (TC 1076) (IG 0)
      )
      (npu_inst_pe_1_5_4_n18
        (T0 62688) (T1 4688) (TX 0)
        (TC 1132) (IG 0)
      )
      (npu_inst_pe_1_5_4_n19
        (T0 60704) (T1 6672) (TX 0)
        (TC 1206) (IG 0)
      )
      (npu_inst_pe_1_5_4_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_4_n20
        (T0 64632) (T1 2744) (TX 0)
        (TC 1046) (IG 0)
      )
      (npu_inst_pe_1_5_4_n21
        (T0 62184) (T1 5192) (TX 0)
        (TC 824) (IG 0)
      )
      (npu_inst_pe_1_5_4_n22
        (T0 63160) (T1 4216) (TX 0)
        (TC 878) (IG 0)
      )
      (npu_inst_pe_1_5_4_n23
        (T0 65360) (T1 2016) (TX 0)
        (TC 798) (IG 0)
      )
      (npu_inst_pe_1_5_4_n24
        (T0 66548) (T1 828) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_5_4_n25
        (T0 62376) (T1 5000) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_4_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_5_4_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_5_4_n28
        (T0 63756) (T1 3620) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_5_4_n29
        (T0 65612) (T1 1764) (TX 0)
        (TC 662) (IG 0)
      )
      (npu_inst_pe_1_5_4_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_5_4_n30
        (T0 66872) (T1 504) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_4_n31
        (T0 64436) (T1 2940) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_5_4_n32
        (T0 64760) (T1 2616) (TX 0)
        (TC 536) (IG 0)
      )
      (npu_inst_pe_1_5_4_n33
        (T0 61848) (T1 5528) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_5_4_n34
        (T0 61848) (T1 5528) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_5_4_n35
        (T0 61848) (T1 5528) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_5_4_n36
        (T0 60092) (T1 7284) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_5_4_n37
        (T0 864) (T1 66512) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_4_n39
        (T0 1512) (T1 65864) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_4_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_5_4_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_4_n41
        (T0 2664) (T1 64712) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_4_n43
        (T0 2520) (T1 64856) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_4_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_4_n45
        (T0 648) (T1 66728) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_4_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_4_n47
        (T0 1368) (T1 66008) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_4_n49
        (T0 360) (T1 67016) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_4_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_5_4_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_4_n51
        (T0 288) (T1 67088) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_5_4_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_4_n53
        (T0 2808) (T1 64568) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_4_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_4_n55
        (T0 4968) (T1 62408) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_4_n57
        (T0 1608) (T1 65768) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_5_4_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_5_4_n59
        (T0 5000) (T1 62376) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_4_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_4_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_4_n61
        (T0 4724) (T1 62652) (TX 0)
        (TC 1282) (IG 0)
      )
      (npu_inst_pe_1_5_4_n62
        (T0 2820) (T1 64556) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_5_4_n63
        (T0 4720) (T1 62656) (TX 0)
        (TC 1190) (IG 0)
      )
      (npu_inst_pe_1_5_4_n64
        (T0 6740) (T1 60636) (TX 0)
        (TC 626) (IG 0)
      )
      (npu_inst_pe_1_5_4_n65
        (T0 3100) (T1 64276) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_5_4_n66
        (T0 4860) (T1 62516) (TX 0)
        (TC 486) (IG 0)
      )
      (npu_inst_pe_1_5_4_n67
        (T0 1400) (T1 65976) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_5_4_n68
        (T0 2840) (T1 64536) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_5_4_n69
        (T0 2040) (T1 65336) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_5_4_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_4_n70
        (T0 1392) (T1 65984) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_4_n71
        (T0 3272) (T1 64104) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_5_4_n72
        (T0 3512) (T1 63864) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_5_4_n73
        (T0 3460) (T1 63916) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_5_4_n74
        (T0 5120) (T1 62256) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_5_4_n75
        (T0 5528) (T1 61848) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_5_4_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_5_4_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_5_4_n78
        (T0 5528) (T1 61848) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_5_4_n79
        (T0 5528) (T1 61848) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_5_4_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_4_n80
        (T0 7284) (T1 60092) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_5_4_n81
        (T0 5508) (T1 61868) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_5_4_n82
        (T0 7232) (T1 60144) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_5_4_n83
        (T0 7492) (T1 59884) (TX 0)
        (TC 618) (IG 0)
      )
      (npu_inst_pe_1_5_4_n84
        (T0 7280) (T1 60096) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_5_4_n85
        (T0 60422) (T1 6954) (TX 0)
        (TC 1883) (IG 0)
      )
      (npu_inst_pe_1_5_4_n86
        (T0 63992) (T1 3384) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_5_4_n87
        (T0 59384) (T1 7992) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_5_4_n88
        (T0 63656) (T1 3720) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_4_n89
        (T0 61544) (T1 5832) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_5_4_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_4_n90
        (T0 65696) (T1 1680) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_5_4_n91
        (T0 63968) (T1 3408) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_5_4_n92
        (T0 64928) (T1 2448) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_5_4_n93
        (T0 65808) (T1 1568) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_5_4_n94
        (T0 63456) (T1 3920) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_5_4_n95
        (T0 63168) (T1 4208) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_4_n96
        (T0 61712) (T1 5664) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_5_4_n97
        (T0 61200) (T1 6176) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_4_n98
        (T0 61868) (T1 5508) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_5_4_n99
        (T0 60144) (T1 7232) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_5_4_net3550
        (T0 62444) (T1 4932) (TX 0)
        (TC 4932) (IG 0)
      )
      (npu_inst_pe_1_5_4_net3556
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_67_carry_1_
        (T0 1204) (T1 66172) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_67_carry_2_
        (T0 1848) (T1 65528) (TX 0)
        (TC 670) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_67_carry_3_
        (T0 1412) (T1 65964) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_67_carry_4_
        (T0 1248) (T1 66128) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_67_carry_5_
        (T0 1192) (T1 66184) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_67_carry_6_
        (T0 1192) (T1 66184) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_67_carry_7_
        (T0 1192) (T1 66184) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_5_5_N65
        (T0 59892) (T1 7484) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_5_5_N66
        (T0 59780) (T1 7596) (TX 0)
        (TC 754) (IG 0)
      )
      (npu_inst_pe_1_5_5_N67
        (T0 59988) (T1 7388) (TX 0)
        (TC 636) (IG 0)
      )
      (npu_inst_pe_1_5_5_N68
        (T0 60332) (T1 7044) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_5_5_N69
        (T0 60056) (T1 7320) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_5_5_N70
        (T0 61260) (T1 6116) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_5_5_N71
        (T0 61260) (T1 6116) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_5_5_N72
        (T0 61260) (T1 6116) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_5_5_N73
        (T0 59892) (T1 7484) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_5_5_N74
        (T0 59988) (T1 7388) (TX 0)
        (TC 718) (IG 0)
      )
      (npu_inst_pe_1_5_5_N75
        (T0 61188) (T1 6188) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_5_5_N76
        (T0 61556) (T1 5820) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_5_5_N77
        (T0 61212) (T1 6164) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_5_5_N78
        (T0 62648) (T1 4728) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_5_5_N79
        (T0 62648) (T1 4728) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_5_5_N80
        (T0 62648) (T1 4728) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_5_5_N84
        (T0 57510) (T1 9866) (TX 0)
        (TC 2069) (IG 0)
      )
      (npu_inst_pe_1_5_5_N93
        (T0 59728) (T1 7648) (TX 0)
        (TC 1438) (IG 0)
      )
      (npu_inst_pe_1_5_5_N94
        (T0 64152) (T1 3224) (TX 0)
        (TC 976) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_69_carry_1_
        (T0 66756) (T1 620) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_69_carry_2_
        (T0 66500) (T1 876) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_69_carry_3_
        (T0 66924) (T1 452) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_69_carry_4_
        (T0 67128) (T1 248) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_69_carry_5_
        (T0 67248) (T1 128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_69_carry_6_
        (T0 67248) (T1 128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_69_carry_7_
        (T0 67248) (T1 128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_data_0_
        (T0 65296) (T1 2080) (TX 0)
        (TC 684) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_data_1_
        (T0 65688) (T1 1688) (TX 0)
        (TC 634) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_acc_0_
        (T0 60732) (T1 6644) (TX 0)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_acc_1_
        (T0 60544) (T1 6832) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_acc_2_
        (T0 61160) (T1 6216) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_acc_3_
        (T0 61512) (T1 5864) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_acc_4_
        (T0 61204) (T1 6172) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_acc_5_
        (T0 62520) (T1 4856) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_acc_6_
        (T0 62520) (T1 4856) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_acc_7_
        (T0 62520) (T1 4856) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_0__0_
        (T0 59936) (T1 7440) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_0__1_
        (T0 61944) (T1 5432) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_1__0_
        (T0 63456) (T1 3920) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_1__1_
        (T0 64248) (T1 3128) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_2__0_
        (T0 64848) (T1 2528) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_2__1_
        (T0 65648) (T1 1728) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_3__0_
        (T0 65384) (T1 1992) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_3__1_
        (T0 63656) (T1 3720) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_4__0_
        (T0 64376) (T1 3000) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_4__1_
        (T0 60824) (T1 6552) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_5__0_
        (T0 63272) (T1 4104) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_5__1_
        (T0 58136) (T1 9240) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_0__0_
        (T0 57672) (T1 9704) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_0__1_
        (T0 62376) (T1 5000) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_1__0_
        (T0 59712) (T1 7664) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_1__1_
        (T0 62480) (T1 4896) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_2__0_
        (T0 63624) (T1 3752) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_2__1_
        (T0 67088) (T1 288) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_3__0_
        (T0 66048) (T1 1328) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_3__1_
        (T0 65792) (T1 1584) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_4__0_
        (T0 60728) (T1 6648) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_4__1_
        (T0 62336) (T1 5040) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_5__0_
        (T0 59408) (T1 7968) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_5__1_
        (T0 65000) (T1 2376) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_5_5_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_5_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_5_n100
        (T0 59964) (T1 7412) (TX 0)
        (TC 642) (IG 0)
      )
      (npu_inst_pe_1_5_5_n101
        (T0 60120) (T1 7256) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_5_5_n102
        (T0 62376) (T1 5000) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_5_n103
        (T0 62480) (T1 4896) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n104
        (T0 67088) (T1 288) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_5_5_n105
        (T0 65792) (T1 1584) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_5_n106
        (T0 62336) (T1 5040) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_5_5_n107
        (T0 65000) (T1 2376) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n108
        (T0 57672) (T1 9704) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_5_5_n109
        (T0 59712) (T1 7664) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_5_n110
        (T0 63624) (T1 3752) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_5_n111
        (T0 66048) (T1 1328) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_5_n112
        (T0 60728) (T1 6648) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_5_n113
        (T0 59408) (T1 7968) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_5_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_5_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_5_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_5_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_5_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_5_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_5_5_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_5_n13
        (T0 2080) (T1 65296) (TX 0)
        (TC 684) (IG 0)
      )
      (npu_inst_pe_1_5_5_n14
        (T0 1688) (T1 65688) (TX 0)
        (TC 634) (IG 0)
      )
      (npu_inst_pe_1_5_5_n15
        (T0 63824) (T1 3552) (TX 0)
        (TC 1326) (IG 0)
      )
      (npu_inst_pe_1_5_5_n16
        (T0 65100) (T1 2276) (TX 0)
        (TC 892) (IG 0)
      )
      (npu_inst_pe_1_5_5_n17
        (T0 60968) (T1 6408) (TX 0)
        (TC 1214) (IG 0)
      )
      (npu_inst_pe_1_5_5_n18
        (T0 61860) (T1 5516) (TX 0)
        (TC 1266) (IG 0)
      )
      (npu_inst_pe_1_5_5_n19
        (T0 59480) (T1 7896) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_5_5_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_5_n20
        (T0 64652) (T1 2724) (TX 0)
        (TC 1314) (IG 0)
      )
      (npu_inst_pe_1_5_5_n21
        (T0 63096) (T1 4280) (TX 0)
        (TC 908) (IG 0)
      )
      (npu_inst_pe_1_5_5_n22
        (T0 63604) (T1 3772) (TX 0)
        (TC 936) (IG 0)
      )
      (npu_inst_pe_1_5_5_n23
        (T0 63668) (T1 3708) (TX 0)
        (TC 1434) (IG 0)
      )
      (npu_inst_pe_1_5_5_n24
        (T0 66440) (T1 936) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_5_5_n25
        (T0 62412) (T1 4964) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_5_5_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_5_5_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_5_5_n28
        (T0 63744) (T1 3632) (TX 0)
        (TC 546) (IG 0)
      )
      (npu_inst_pe_1_5_5_n29
        (T0 60308) (T1 7068) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_5_5_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_5_5_n30
        (T0 64596) (T1 2780) (TX 0)
        (TC 850) (IG 0)
      )
      (npu_inst_pe_1_5_5_n31
        (T0 57720) (T1 9656) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_5_5_n32
        (T0 59524) (T1 7852) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_5_5_n33
        (T0 62260) (T1 5116) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_5_5_n34
        (T0 62260) (T1 5116) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_5_5_n35
        (T0 62260) (T1 5116) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_5_5_n36
        (T0 60944) (T1 6432) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_5_5_n37
        (T0 7968) (T1 59408) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_5_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_5_n39
        (T0 2376) (T1 65000) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_5_5_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_5_n41
        (T0 6648) (T1 60728) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_5_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_5_n43
        (T0 5040) (T1 62336) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_5_5_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_5_n45
        (T0 1328) (T1 66048) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_5_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_5_n47
        (T0 1584) (T1 65792) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_5_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_5_n49
        (T0 3752) (T1 63624) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_5_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_5_5_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_5_n51
        (T0 288) (T1 67088) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_5_5_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_5_n53
        (T0 7664) (T1 59712) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_5_n55
        (T0 4896) (T1 62480) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_5_n57
        (T0 9704) (T1 57672) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_5_5_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_5_5_n59
        (T0 5000) (T1 62376) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_5_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_5_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_5_n61
        (T0 5060) (T1 62316) (TX 0)
        (TC 1342) (IG 0)
      )
      (npu_inst_pe_1_5_5_n62
        (T0 3420) (T1 63956) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_5_5_n63
        (T0 4956) (T1 62420) (TX 0)
        (TC 1302) (IG 0)
      )
      (npu_inst_pe_1_5_5_n64
        (T0 7700) (T1 59676) (TX 0)
        (TC 770) (IG 0)
      )
      (npu_inst_pe_1_5_5_n65
        (T0 2500) (T1 64876) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_5_5_n66
        (T0 5460) (T1 61916) (TX 0)
        (TC 546) (IG 0)
      )
      (npu_inst_pe_1_5_5_n67
        (T0 1660) (T1 65716) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_5_5_n68
        (T0 3100) (T1 64276) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_5_5_n69
        (T0 2112) (T1 65264) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_5_5_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_5_n70
        (T0 1440) (T1 65936) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_5_5_n71
        (T0 3272) (T1 64104) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_5_5_n72
        (T0 2612) (T1 64764) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_5_5_n73
        (T0 4960) (T1 62416) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_5_5_n74
        (T0 4500) (T1 62876) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_5_5_n75
        (T0 5116) (T1 62260) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_5_5_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_5_5_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_5_5_n78
        (T0 5116) (T1 62260) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_5_5_n79
        (T0 5116) (T1 62260) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_5_5_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_5_n80
        (T0 6432) (T1 60944) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_5_5_n81
        (T0 6112) (T1 61264) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_5_5_n82
        (T0 6488) (T1 60888) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_5_5_n83
        (T0 7412) (T1 59964) (TX 0)
        (TC 642) (IG 0)
      )
      (npu_inst_pe_1_5_5_n84
        (T0 7256) (T1 60120) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_5_5_n85
        (T0 60422) (T1 6954) (TX 0)
        (TC 1883) (IG 0)
      )
      (npu_inst_pe_1_5_5_n86
        (T0 63272) (T1 4104) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_5_5_n87
        (T0 58136) (T1 9240) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_5_5_n88
        (T0 64376) (T1 3000) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_5_n89
        (T0 60824) (T1 6552) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_5_5_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_5_n90
        (T0 65384) (T1 1992) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_5_5_n91
        (T0 63656) (T1 3720) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_5_5_n92
        (T0 64848) (T1 2528) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_5_5_n93
        (T0 65648) (T1 1728) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_5_n94
        (T0 63456) (T1 3920) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_5_n95
        (T0 64248) (T1 3128) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_5_n96
        (T0 59936) (T1 7440) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_5_5_n97
        (T0 61976) (T1 5400) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_5_n98
        (T0 61264) (T1 6112) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_5_5_n99
        (T0 60888) (T1 6488) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_5_5_net3527
        (T0 62444) (T1 4932) (TX 0)
        (TC 4932) (IG 0)
      )
      (npu_inst_pe_1_5_5_net3533
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_67_carry_1_
        (T0 1460) (T1 65916) (TX 0)
        (TC 536) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_67_carry_2_
        (T0 1956) (T1 65420) (TX 0)
        (TC 658) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_67_carry_3_
        (T0 1564) (T1 65812) (TX 0)
        (TC 482) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_67_carry_4_
        (T0 1372) (T1 66004) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_67_carry_5_
        (T0 1260) (T1 66116) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_67_carry_6_
        (T0 1260) (T1 66116) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_67_carry_7_
        (T0 1260) (T1 66116) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_5_6_N65
        (T0 60840) (T1 6536) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_5_6_N66
        (T0 60256) (T1 7120) (TX 0)
        (TC 690) (IG 0)
      )
      (npu_inst_pe_1_5_6_N67
        (T0 59944) (T1 7432) (TX 0)
        (TC 620) (IG 0)
      )
      (npu_inst_pe_1_5_6_N68
        (T0 59640) (T1 7736) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_5_6_N69
        (T0 59936) (T1 7440) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_5_6_N70
        (T0 60944) (T1 6432) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_5_6_N71
        (T0 60944) (T1 6432) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_5_6_N72
        (T0 60944) (T1 6432) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_5_6_N73
        (T0 60840) (T1 6536) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_5_6_N74
        (T0 60476) (T1 6900) (TX 0)
        (TC 636) (IG 0)
      )
      (npu_inst_pe_1_5_6_N75
        (T0 61024) (T1 6352) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_5_6_N76
        (T0 60808) (T1 6568) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_5_6_N77
        (T0 61108) (T1 6268) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_5_6_N78
        (T0 62268) (T1 5108) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_5_6_N79
        (T0 62272) (T1 5104) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_5_6_N80
        (T0 62272) (T1 5104) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_5_6_N84
        (T0 57510) (T1 9866) (TX 0)
        (TC 2069) (IG 0)
      )
      (npu_inst_pe_1_5_6_N93
        (T0 60980) (T1 6396) (TX 0)
        (TC 1770) (IG 0)
      )
      (npu_inst_pe_1_5_6_N94
        (T0 62276) (T1 5100) (TX 0)
        (TC 1146) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_69_carry_1_
        (T0 66880) (T1 496) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_69_carry_2_
        (T0 66580) (T1 796) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_69_carry_3_
        (T0 66944) (T1 432) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_69_carry_4_
        (T0 67092) (T1 284) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_69_carry_5_
        (T0 67184) (T1 192) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_69_carry_6_
        (T0 67188) (T1 188) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_69_carry_7_
        (T0 67188) (T1 188) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_data_0_
        (T0 65612) (T1 1764) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_data_1_
        (T0 65816) (T1 1560) (TX 0)
        (TC 598) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_acc_0_
        (T0 61612) (T1 5764) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_acc_1_
        (T0 60940) (T1 6436) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_acc_2_
        (T0 60956) (T1 6420) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_acc_3_
        (T0 60672) (T1 6704) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_acc_4_
        (T0 61008) (T1 6368) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_acc_5_
        (T0 62084) (T1 5292) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_acc_6_
        (T0 62084) (T1 5292) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_acc_7_
        (T0 62084) (T1 5292) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_0__0_
        (T0 61472) (T1 5904) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_0__1_
        (T0 62024) (T1 5352) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_1__0_
        (T0 64952) (T1 2424) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_1__1_
        (T0 65040) (T1 2336) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_2__0_
        (T0 65360) (T1 2016) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_2__1_
        (T0 64976) (T1 2400) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_3__0_
        (T0 65120) (T1 2256) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_3__1_
        (T0 64400) (T1 2976) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_4__0_
        (T0 64760) (T1 2616) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_4__1_
        (T0 61104) (T1 6272) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_5__0_
        (T0 63656) (T1 3720) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_5__1_
        (T0 58208) (T1 9168) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_0__0_
        (T0 58416) (T1 8960) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_0__1_
        (T0 61512) (T1 5864) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_1__0_
        (T0 62384) (T1 4992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_1__1_
        (T0 60144) (T1 7232) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_2__0_
        (T0 64608) (T1 2768) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_2__1_
        (T0 66800) (T1 576) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_3__0_
        (T0 63848) (T1 3528) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_3__1_
        (T0 63696) (T1 3680) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_4__0_
        (T0 60152) (T1 7224) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_4__1_
        (T0 61976) (T1 5400) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_5__0_
        (T0 63680) (T1 3696) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_5__1_
        (T0 58664) (T1 8712) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_5_6_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_6_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_6_n100
        (T0 60368) (T1 7008) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_5_6_n101
        (T0 61048) (T1 6328) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_5_6_n102
        (T0 61512) (T1 5864) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_n103
        (T0 60144) (T1 7232) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_n104
        (T0 66800) (T1 576) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_5_6_n105
        (T0 63696) (T1 3680) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_6_n106
        (T0 61976) (T1 5400) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_5_6_n107
        (T0 58664) (T1 8712) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_n108
        (T0 58416) (T1 8960) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_6_n109
        (T0 62384) (T1 4992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_6_n110
        (T0 64608) (T1 2768) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_6_n111
        (T0 63848) (T1 3528) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_6_n112
        (T0 60152) (T1 7224) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_6_n113
        (T0 63680) (T1 3696) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_6_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_6_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_6_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_6_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_6_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_6_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_5_6_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_6_n13
        (T0 1764) (T1 65612) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_5_6_n14
        (T0 1560) (T1 65816) (TX 0)
        (TC 598) (IG 0)
      )
      (npu_inst_pe_1_5_6_n15
        (T0 64208) (T1 3168) (TX 0)
        (TC 1364) (IG 0)
      )
      (npu_inst_pe_1_5_6_n16
        (T0 65240) (T1 2136) (TX 0)
        (TC 884) (IG 0)
      )
      (npu_inst_pe_1_5_6_n17
        (T0 62504) (T1 4872) (TX 0)
        (TC 1204) (IG 0)
      )
      (npu_inst_pe_1_5_6_n18
        (T0 62944) (T1 4432) (TX 0)
        (TC 1098) (IG 0)
      )
      (npu_inst_pe_1_5_6_n19
        (T0 59640) (T1 7736) (TX 0)
        (TC 1002) (IG 0)
      )
      (npu_inst_pe_1_5_6_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_6_n20
        (T0 64688) (T1 2688) (TX 0)
        (TC 1308) (IG 0)
      )
      (npu_inst_pe_1_5_6_n21
        (T0 63548) (T1 3828) (TX 0)
        (TC 1074) (IG 0)
      )
      (npu_inst_pe_1_5_6_n22
        (T0 63928) (T1 3448) (TX 0)
        (TC 1014) (IG 0)
      )
      (npu_inst_pe_1_5_6_n23
        (T0 60560) (T1 6816) (TX 0)
        (TC 738) (IG 0)
      )
      (npu_inst_pe_1_5_6_n24
        (T0 65504) (T1 1872) (TX 0)
        (TC 866) (IG 0)
      )
      (npu_inst_pe_1_5_6_n25
        (T0 60828) (T1 6548) (TX 0)
        (TC 944) (IG 0)
      )
      (npu_inst_pe_1_5_6_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_5_6_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_5_6_n28
        (T0 62376) (T1 5000) (TX 0)
        (TC 1124) (IG 0)
      )
      (npu_inst_pe_1_5_6_n29
        (T0 61916) (T1 5460) (TX 0)
        (TC 2510) (IG 0)
      )
      (npu_inst_pe_1_5_6_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_5_6_n30
        (T0 64212) (T1 3164) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_5_6_n31
        (T0 59676) (T1 7700) (TX 0)
        (TC 850) (IG 0)
      )
      (npu_inst_pe_1_5_6_n32
        (T0 60716) (T1 6660) (TX 0)
        (TC 1164) (IG 0)
      )
      (npu_inst_pe_1_5_6_n33
        (T0 61856) (T1 5520) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_5_6_n34
        (T0 61856) (T1 5520) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_5_6_n35
        (T0 61856) (T1 5520) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_5_6_n36
        (T0 60784) (T1 6592) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_5_6_n37
        (T0 3696) (T1 63680) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_6_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_6_n39
        (T0 8712) (T1 58664) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_5_6_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_6_n41
        (T0 7224) (T1 60152) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_6_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_6_n43
        (T0 5400) (T1 61976) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_5_6_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_6_n45
        (T0 3528) (T1 63848) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_6_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_6_n47
        (T0 3680) (T1 63696) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_6_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_6_n49
        (T0 2768) (T1 64608) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_6_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_5_6_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_6_n51
        (T0 576) (T1 66800) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_5_6_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_6_n53
        (T0 4992) (T1 62384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_6_n55
        (T0 7232) (T1 60144) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_6_n57
        (T0 8960) (T1 58416) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_6_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_5_6_n59
        (T0 5864) (T1 61512) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_6_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_6_n61
        (T0 4336) (T1 63040) (TX 0)
        (TC 1228) (IG 0)
      )
      (npu_inst_pe_1_5_6_n62
        (T0 3100) (T1 64276) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_5_6_n63
        (T0 5252) (T1 62124) (TX 0)
        (TC 1236) (IG 0)
      )
      (npu_inst_pe_1_5_6_n64
        (T0 7640) (T1 59736) (TX 0)
        (TC 764) (IG 0)
      )
      (npu_inst_pe_1_5_6_n65
        (T0 2180) (T1 65196) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_5_6_n66
        (T0 5232) (T1 62144) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_5_6_n67
        (T0 1880) (T1 65496) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_5_6_n68
        (T0 2480) (T1 64896) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_5_6_n69
        (T0 1680) (T1 65696) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_5_6_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_6_n70
        (T0 2000) (T1 65376) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_5_6_n71
        (T0 2020) (T1 65356) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_5_6_n72
        (T0 1952) (T1 65424) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_6_n73
        (T0 3740) (T1 63636) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_5_6_n74
        (T0 4460) (T1 62916) (TX 0)
        (TC 446) (IG 0)
      )
      (npu_inst_pe_1_5_6_n75
        (T0 5520) (T1 61856) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_5_6_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_5_6_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_5_6_n78
        (T0 5520) (T1 61856) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_5_6_n79
        (T0 5520) (T1 61856) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_5_6_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_6_n80
        (T0 6592) (T1 60784) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_5_6_n81
        (T0 6916) (T1 60460) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_5_6_n82
        (T0 6676) (T1 60700) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_5_6_n83
        (T0 7008) (T1 60368) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_5_6_n84
        (T0 6328) (T1 61048) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_5_6_n85
        (T0 60422) (T1 6954) (TX 0)
        (TC 1883) (IG 0)
      )
      (npu_inst_pe_1_5_6_n86
        (T0 63656) (T1 3720) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_5_6_n87
        (T0 58208) (T1 9168) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_6_n88
        (T0 64760) (T1 2616) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_5_6_n89
        (T0 61104) (T1 6272) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_6_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_6_n90
        (T0 65120) (T1 2256) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_6_n91
        (T0 64400) (T1 2976) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_5_6_n92
        (T0 65360) (T1 2016) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_5_6_n93
        (T0 64976) (T1 2400) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_6_n94
        (T0 64952) (T1 2424) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_6_n95
        (T0 65040) (T1 2336) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_6_n96
        (T0 61472) (T1 5904) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_5_6_n97
        (T0 61512) (T1 5864) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_6_n98
        (T0 60460) (T1 6916) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_5_6_n99
        (T0 60700) (T1 6676) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_5_6_net3504
        (T0 62444) (T1 4932) (TX 0)
        (TC 4932) (IG 0)
      )
      (npu_inst_pe_1_5_6_net3510
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_67_carry_1_
        (T0 1268) (T1 66108) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_67_carry_2_
        (T0 1756) (T1 65620) (TX 0)
        (TC 624) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_67_carry_3_
        (T0 1384) (T1 65992) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_67_carry_4_
        (T0 1208) (T1 66168) (TX 0)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_67_carry_5_
        (T0 1140) (T1 66236) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_67_carry_6_
        (T0 1140) (T1 66236) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_67_carry_7_
        (T0 1140) (T1 66236) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_5_7_N65
        (T0 60012) (T1 7364) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_5_7_N66
        (T0 59792) (T1 7584) (TX 0)
        (TC 654) (IG 0)
      )
      (npu_inst_pe_1_5_7_N67
        (T0 59968) (T1 7408) (TX 0)
        (TC 554) (IG 0)
      )
      (npu_inst_pe_1_5_7_N68
        (T0 59988) (T1 7388) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_5_7_N69
        (T0 60640) (T1 6736) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_5_7_N70
        (T0 61412) (T1 5964) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_5_7_N71
        (T0 61412) (T1 5964) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_5_7_N72
        (T0 61412) (T1 5964) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_5_7_N73
        (T0 60012) (T1 7364) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_5_7_N74
        (T0 60148) (T1 7228) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_5_7_N75
        (T0 60856) (T1 6520) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_5_7_N76
        (T0 61076) (T1 6300) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_5_7_N77
        (T0 61824) (T1 5552) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_5_7_N78
        (T0 62724) (T1 4652) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_5_7_N79
        (T0 62724) (T1 4652) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_5_7_N80
        (T0 62724) (T1 4652) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_5_7_N84
        (T0 57510) (T1 9866) (TX 0)
        (TC 2069) (IG 0)
      )
      (npu_inst_pe_1_5_7_N93
        (T0 61940) (T1 5436) (TX 0)
        (TC 1676) (IG 0)
      )
      (npu_inst_pe_1_5_7_N94
        (T0 60840) (T1 6536) (TX 0)
        (TC 1638) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_69_carry_1_
        (T0 66876) (T1 500) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_69_carry_2_
        (T0 66496) (T1 880) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_69_carry_3_
        (T0 66996) (T1 380) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_69_carry_4_
        (T0 67148) (T1 228) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_69_carry_5_
        (T0 67224) (T1 152) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_69_carry_6_
        (T0 67224) (T1 152) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_69_carry_7_
        (T0 67224) (T1 152) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_data_0_
        (T0 65900) (T1 1476) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_data_1_
        (T0 65596) (T1 1780) (TX 0)
        (TC 580) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_acc_0_
        (T0 60488) (T1 6888) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_acc_1_
        (T0 60668) (T1 6708) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_acc_2_
        (T0 60976) (T1 6400) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_acc_3_
        (T0 61000) (T1 6376) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_acc_4_
        (T0 61748) (T1 5628) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_acc_5_
        (T0 62572) (T1 4804) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_acc_6_
        (T0 62572) (T1 4804) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_acc_7_
        (T0 62572) (T1 4804) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_0__0_
        (T0 61904) (T1 5472) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_0__1_
        (T0 61152) (T1 6224) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_1__0_
        (T0 66056) (T1 1320) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_1__1_
        (T0 65712) (T1 1664) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_2__0_
        (T0 65016) (T1 2360) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_2__1_
        (T0 65024) (T1 2352) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_3__0_
        (T0 66248) (T1 1128) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_3__1_
        (T0 64424) (T1 2952) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_4__0_
        (T0 65816) (T1 1560) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_4__1_
        (T0 59888) (T1 7488) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_5__0_
        (T0 64448) (T1 2928) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_5__1_
        (T0 57288) (T1 10088) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_0__0_
        (T0 61104) (T1 6272) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_0__1_
        (T0 61104) (T1 6272) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_1__0_
        (T0 60728) (T1 6648) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_1__1_
        (T0 64416) (T1 2960) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_2__0_
        (T0 62384) (T1 4992) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_2__1_
        (T0 64760) (T1 2616) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_3__0_
        (T0 64896) (T1 2480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_3__1_
        (T0 59912) (T1 7464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_4__0_
        (T0 64152) (T1 3224) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_4__1_
        (T0 61496) (T1 5880) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_5__0_
        (T0 64832) (T1 2544) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_5__1_
        (T0 54440) (T1 12936) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_5_7_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_7_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_7_n100
        (T0 60176) (T1 7200) (TX 0)
        (TC 556) (IG 0)
      )
      (npu_inst_pe_1_5_7_n101
        (T0 60184) (T1 7192) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_5_7_n102
        (T0 61104) (T1 6272) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_n103
        (T0 64416) (T1 2960) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_7_n104
        (T0 64760) (T1 2616) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_7_n105
        (T0 59912) (T1 7464) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_7_n106
        (T0 61496) (T1 5880) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_5_7_n107
        (T0 54440) (T1 12936) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_n108
        (T0 61104) (T1 6272) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_7_n109
        (T0 60728) (T1 6648) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_7_n110
        (T0 62384) (T1 4992) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_5_7_n111
        (T0 64896) (T1 2480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n112
        (T0 64152) (T1 3224) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_7_n113
        (T0 64832) (T1 2544) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_7_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_7_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_7_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_7_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_7_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_7_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_5_7_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_7_n13
        (T0 1476) (T1 65900) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_5_7_n14
        (T0 1780) (T1 65596) (TX 0)
        (TC 580) (IG 0)
      )
      (npu_inst_pe_1_5_7_n15
        (T0 65132) (T1 2244) (TX 0)
        (TC 1092) (IG 0)
      )
      (npu_inst_pe_1_5_7_n16
        (T0 65616) (T1 1760) (TX 0)
        (TC 852) (IG 0)
      )
      (npu_inst_pe_1_5_7_n17
        (T0 63284) (T1 4092) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_5_7_n18
        (T0 63608) (T1 3768) (TX 0)
        (TC 1180) (IG 0)
      )
      (npu_inst_pe_1_5_7_n19
        (T0 58604) (T1 8772) (TX 0)
        (TC 1206) (IG 0)
      )
      (npu_inst_pe_1_5_7_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_7_n20
        (T0 64724) (T1 2652) (TX 0)
        (TC 1292) (IG 0)
      )
      (npu_inst_pe_1_5_7_n21
        (T0 63192) (T1 4184) (TX 0)
        (TC 1176) (IG 0)
      )
      (npu_inst_pe_1_5_7_n22
        (T0 63532) (T1 3844) (TX 0)
        (TC 1112) (IG 0)
      )
      (npu_inst_pe_1_5_7_n23
        (T0 57968) (T1 9408) (TX 0)
        (TC 1794) (IG 0)
      )
      (npu_inst_pe_1_5_7_n24
        (T0 62576) (T1 4800) (TX 0)
        (TC 2330) (IG 0)
      )
      (npu_inst_pe_1_5_7_n25
        (T0 62520) (T1 4856) (TX 0)
        (TC 764) (IG 0)
      )
      (npu_inst_pe_1_5_7_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_5_7_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_5_7_n28
        (T0 62368) (T1 5008) (TX 0)
        (TC 1226) (IG 0)
      )
      (npu_inst_pe_1_5_7_n29
        (T0 64476) (T1 2900) (TX 0)
        (TC 1404) (IG 0)
      )
      (npu_inst_pe_1_5_7_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_5_7_n30
        (T0 63656) (T1 3720) (TX 0)
        (TC 1790) (IG 0)
      )
      (npu_inst_pe_1_5_7_n31
        (T0 60264) (T1 7112) (TX 0)
        (TC 1888) (IG 0)
      )
      (npu_inst_pe_1_5_7_n32
        (T0 60960) (T1 6416) (TX 0)
        (TC 1686) (IG 0)
      )
      (npu_inst_pe_1_5_7_n33
        (T0 62332) (T1 5044) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_7_n34
        (T0 62332) (T1 5044) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_7_n35
        (T0 62332) (T1 5044) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_7_n36
        (T0 61516) (T1 5860) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_5_7_n37
        (T0 2544) (T1 64832) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_7_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_7_n39
        (T0 12936) (T1 54440) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_5_7_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_7_n41
        (T0 3224) (T1 64152) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_7_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_7_n43
        (T0 5880) (T1 61496) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_5_7_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_7_n45
        (T0 2480) (T1 64896) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_7_n47
        (T0 7464) (T1 59912) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_5_7_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_7_n49
        (T0 4992) (T1 62384) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_5_7_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_5_7_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_7_n51
        (T0 2616) (T1 64760) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_7_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_7_n53
        (T0 6648) (T1 60728) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_7_n55
        (T0 2960) (T1 64416) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_7_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_7_n57
        (T0 6272) (T1 61104) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_7_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_5_7_n59
        (T0 6272) (T1 61104) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_7_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_7_n61
        (T0 3616) (T1 63760) (TX 0)
        (TC 1076) (IG 0)
      )
      (npu_inst_pe_1_5_7_n62
        (T0 2440) (T1 64936) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_5_7_n63
        (T0 5384) (T1 61992) (TX 0)
        (TC 1332) (IG 0)
      )
      (npu_inst_pe_1_5_7_n64
        (T0 8492) (T1 58884) (TX 0)
        (TC 798) (IG 0)
      )
      (npu_inst_pe_1_5_7_n65
        (T0 1300) (T1 66076) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_7_n66
        (T0 6320) (T1 61056) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_5_7_n67
        (T0 940) (T1 66436) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_7_n68
        (T0 2460) (T1 64916) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_5_7_n69
        (T0 1972) (T1 65404) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_5_7_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_7_n70
        (T0 1960) (T1 65416) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_5_7_n71
        (T0 1100) (T1 66276) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_5_7_n72
        (T0 1392) (T1 65984) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_5_7_n73
        (T0 3400) (T1 63976) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_5_7_n74
        (T0 4760) (T1 62616) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_5_7_n75
        (T0 5044) (T1 62332) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_7_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_5_7_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_5_7_n78
        (T0 5044) (T1 62332) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_7_n79
        (T0 5044) (T1 62332) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_7_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_5_7_n80
        (T0 5860) (T1 61516) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_5_7_n81
        (T0 6624) (T1 60752) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_5_7_n82
        (T0 6668) (T1 60708) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_5_7_n83
        (T0 7200) (T1 60176) (TX 0)
        (TC 556) (IG 0)
      )
      (npu_inst_pe_1_5_7_n84
        (T0 7192) (T1 60184) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_5_7_n85
        (T0 60422) (T1 6954) (TX 0)
        (TC 1883) (IG 0)
      )
      (npu_inst_pe_1_5_7_n86
        (T0 64448) (T1 2928) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_5_7_n87
        (T0 57288) (T1 10088) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_5_7_n88
        (T0 65816) (T1 1560) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_7_n89
        (T0 59888) (T1 7488) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_5_7_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_7_n90
        (T0 66248) (T1 1128) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_n91
        (T0 64424) (T1 2952) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_5_7_n92
        (T0 65016) (T1 2360) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_5_7_n93
        (T0 65024) (T1 2352) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_7_n94
        (T0 66056) (T1 1320) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_5_7_n95
        (T0 65712) (T1 1664) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_5_7_n96
        (T0 61904) (T1 5472) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_5_7_n97
        (T0 61152) (T1 6224) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_5_7_n98
        (T0 60752) (T1 6624) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_5_7_n99
        (T0 60708) (T1 6668) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_5_7_net3481
        (T0 62444) (T1 4932) (TX 0)
        (TC 4932) (IG 0)
      )
      (npu_inst_pe_1_5_7_net3487
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_67_carry_1_
        (T0 976) (T1 66400) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_67_carry_2_
        (T0 1816) (T1 65560) (TX 0)
        (TC 552) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_67_carry_3_
        (T0 1412) (T1 65964) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_67_carry_4_
        (T0 1212) (T1 66164) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_67_carry_5_
        (T0 1160) (T1 66216) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_67_carry_6_
        (T0 1160) (T1 66216) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_67_carry_7_
        (T0 1160) (T1 66216) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_6_0_N65
        (T0 60136) (T1 7240) (TX 0)
        (TC 446) (IG 0)
      )
      (npu_inst_pe_1_6_0_N66
        (T0 60112) (T1 7264) (TX 0)
        (TC 594) (IG 0)
      )
      (npu_inst_pe_1_6_0_N67
        (T0 59456) (T1 7920) (TX 0)
        (TC 484) (IG 0)
      )
      (npu_inst_pe_1_6_0_N68
        (T0 59076) (T1 8300) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_6_0_N69
        (T0 59572) (T1 7804) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_6_0_N70
        (T0 59564) (T1 7812) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_6_0_N71
        (T0 59564) (T1 7812) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_6_0_N72
        (T0 59564) (T1 7812) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_6_0_N73
        (T0 60136) (T1 7240) (TX 0)
        (TC 446) (IG 0)
      )
      (npu_inst_pe_1_6_0_N74
        (T0 60780) (T1 6596) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_6_0_N75
        (T0 60572) (T1 6804) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_6_0_N76
        (T0 60276) (T1 7100) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_6_0_N77
        (T0 60956) (T1 6420) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_6_0_N78
        (T0 60956) (T1 6420) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_6_0_N79
        (T0 60956) (T1 6420) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_6_0_N80
        (T0 60956) (T1 6420) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_6_0_N84
        (T0 53486) (T1 13890) (TX 0)
        (TC 3339) (IG 0)
      )
      (npu_inst_pe_1_6_0_N93
        (T0 62624) (T1 4752) (TX 0)
        (TC 1316) (IG 0)
      )
      (npu_inst_pe_1_6_0_N94
        (T0 62128) (T1 5248) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_69_carry_1_
        (T0 66928) (T1 448) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_69_carry_2_
        (T0 66840) (T1 536) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_69_carry_3_
        (T0 67084) (T1 292) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_69_carry_4_
        (T0 67188) (T1 188) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_69_carry_5_
        (T0 67188) (T1 188) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_69_carry_6_
        (T0 67188) (T1 188) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_69_carry_7_
        (T0 67188) (T1 188) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_data_0_
        (T0 65756) (T1 1620) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_data_1_
        (T0 66436) (T1 940) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_acc_0_
        (T0 60860) (T1 6516) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_acc_1_
        (T0 61096) (T1 6280) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_acc_2_
        (T0 60524) (T1 6852) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_acc_3_
        (T0 60192) (T1 7184) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_acc_4_
        (T0 60768) (T1 6608) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_acc_5_
        (T0 60768) (T1 6608) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_acc_6_
        (T0 60768) (T1 6608) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_acc_7_
        (T0 60768) (T1 6608) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_0__0_
        (T0 63408) (T1 3968) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_0__1_
        (T0 64928) (T1 2448) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_1__0_
        (T0 66896) (T1 480) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_1__1_
        (T0 66776) (T1 600) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_2__0_
        (T0 64856) (T1 2520) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_2__1_
        (T0 64520) (T1 2856) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_3__0_
        (T0 66824) (T1 552) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_3__1_
        (T0 65216) (T1 2160) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_4__0_
        (T0 66200) (T1 1176) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_4__1_
        (T0 63920) (T1 3456) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_5__0_
        (T0 64616) (T1 2760) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_5__1_
        (T0 61328) (T1 6048) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_0__0_
        (T0 58592) (T1 8784) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_0__1_
        (T0 60080) (T1 7296) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_1__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_1__1_
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_2__0_
        (T0 64176) (T1 3200) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_2__1_
        (T0 66608) (T1 768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_3__0_
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_3__1_
        (T0 62384) (T1 4992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_4__0_
        (T0 64560) (T1 2816) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_4__1_
        (T0 59696) (T1 7680) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_5__0_
        (T0 64304) (T1 3072) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_5__1_
        (T0 56496) (T1 10880) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_6_0_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_0_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_0_n100
        (T0 60604) (T1 6772) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_6_0_n101
        (T0 60480) (T1 6896) (TX 0)
        (TC 446) (IG 0)
      )
      (npu_inst_pe_1_6_0_n102
        (T0 60080) (T1 7296) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n103
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n104
        (T0 66608) (T1 768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n105
        (T0 62384) (T1 4992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n106
        (T0 59696) (T1 7680) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n107
        (T0 56496) (T1 10880) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n108
        (T0 58592) (T1 8784) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_0_n109
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_0_n110
        (T0 64176) (T1 3200) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n111
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n112
        (T0 64560) (T1 2816) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n113
        (T0 64304) (T1 3072) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_0_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_0_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_0_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_0_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_0_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_0_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_0_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_0_n13
        (T0 1620) (T1 65756) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_6_0_n14
        (T0 940) (T1 66436) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_6_0_n15
        (T0 65408) (T1 1968) (TX 0)
        (TC 964) (IG 0)
      )
      (npu_inst_pe_1_6_0_n16
        (T0 65600) (T1 1776) (TX 0)
        (TC 594) (IG 0)
      )
      (npu_inst_pe_1_6_0_n17
        (T0 64188) (T1 3188) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_6_0_n18
        (T0 64176) (T1 3200) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_6_0_n19
        (T0 62864) (T1 4512) (TX 0)
        (TC 848) (IG 0)
      )
      (npu_inst_pe_1_6_0_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_0_n20
        (T0 65108) (T1 2268) (TX 0)
        (TC 1064) (IG 0)
      )
      (npu_inst_pe_1_6_0_n21
        (T0 65852) (T1 1524) (TX 0)
        (TC 568) (IG 0)
      )
      (npu_inst_pe_1_6_0_n22
        (T0 65604) (T1 1772) (TX 0)
        (TC 646) (IG 0)
      )
      (npu_inst_pe_1_6_0_n23
        (T0 58352) (T1 9024) (TX 0)
        (TC 1856) (IG 0)
      )
      (npu_inst_pe_1_6_0_n24
        (T0 64496) (T1 2880) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_6_0_n25
        (T0 63536) (T1 3840) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_6_0_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_6_0_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_6_0_n28
        (T0 63856) (T1 3520) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_6_0_n29
        (T0 64176) (T1 3200) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_6_0_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_6_0_n30
        (T0 64368) (T1 3008) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_6_0_n31
        (T0 62048) (T1 5328) (TX 0)
        (TC 1764) (IG 0)
      )
      (npu_inst_pe_1_6_0_n32
        (T0 62368) (T1 5008) (TX 0)
        (TC 1444) (IG 0)
      )
      (npu_inst_pe_1_6_0_n33
        (T0 60516) (T1 6860) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_0_n34
        (T0 60516) (T1 6860) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_0_n35
        (T0 60516) (T1 6860) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_0_n36
        (T0 60516) (T1 6860) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_0_n37
        (T0 3072) (T1 64304) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_0_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_0_n39
        (T0 10880) (T1 56496) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_6_0_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_0_n41
        (T0 2816) (T1 64560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_0_n43
        (T0 7680) (T1 59696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_0_n45
        (T0 2304) (T1 65072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_0_n47
        (T0 4992) (T1 62384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_0_n49
        (T0 3200) (T1 64176) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_6_0_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_0_n51
        (T0 768) (T1 66608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_0_n53
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_0_n55
        (T0 384) (T1 66992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_0_n57
        (T0 8784) (T1 58592) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_0_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_0_n59
        (T0 7296) (T1 60080) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_0_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_0_n61
        (T0 3436) (T1 63940) (TX 0)
        (TC 894) (IG 0)
      )
      (npu_inst_pe_1_6_0_n62
        (T0 2300) (T1 65076) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_6_0_n63
        (T0 3248) (T1 64128) (TX 0)
        (TC 906) (IG 0)
      )
      (npu_inst_pe_1_6_0_n64
        (T0 5120) (T1 62256) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_6_0_n65
        (T0 980) (T1 66396) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_0_n66
        (T0 2880) (T1 64496) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_0_n67
        (T0 460) (T1 66916) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_6_0_n68
        (T0 1880) (T1 65496) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_6_0_n69
        (T0 2180) (T1 65196) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_0_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_0_n70
        (T0 2380) (T1 64996) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_6_0_n71
        (T0 400) (T1 66976) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_0_n72
        (T0 500) (T1 66876) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_6_0_n73
        (T0 1700) (T1 65676) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_0_n74
        (T0 2040) (T1 65336) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_0_n75
        (T0 6860) (T1 60516) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_0_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_6_0_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_6_0_n78
        (T0 6860) (T1 60516) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_0_n79
        (T0 6860) (T1 60516) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_0_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_0_n80
        (T0 6860) (T1 60516) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_0_n81
        (T0 7448) (T1 59928) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_0_n82
        (T0 7084) (T1 60292) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_6_0_n83
        (T0 6772) (T1 60604) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_6_0_n84
        (T0 6896) (T1 60480) (TX 0)
        (TC 446) (IG 0)
      )
      (npu_inst_pe_1_6_0_n85
        (T0 55918) (T1 11458) (TX 0)
        (TC 3215) (IG 0)
      )
      (npu_inst_pe_1_6_0_n86
        (T0 64616) (T1 2760) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_6_0_n87
        (T0 61328) (T1 6048) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_6_0_n88
        (T0 66200) (T1 1176) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_0_n89
        (T0 63920) (T1 3456) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_0_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_0_n90
        (T0 66824) (T1 552) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_0_n91
        (T0 65216) (T1 2160) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_6_0_n92
        (T0 64856) (T1 2520) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_0_n93
        (T0 64520) (T1 2856) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_6_0_n94
        (T0 66896) (T1 480) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_6_0_n95
        (T0 66776) (T1 600) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_0_n96
        (T0 63408) (T1 3968) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_6_0_n97
        (T0 64448) (T1 2928) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_6_0_n98
        (T0 59928) (T1 7448) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_0_n99
        (T0 60292) (T1 7084) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_6_0_net3458
        (T0 60432) (T1 6944) (TX 0)
        (TC 6944) (IG 0)
      )
      (npu_inst_pe_1_6_0_net3464
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_6_0_o_data_h_0_
        (T0 63940) (T1 3436) (TX 0)
        (TC 892) (IG 0)
      )
      (npu_inst_pe_1_6_0_o_data_h_1_
        (T0 64608) (T1 2768) (TX 0)
        (TC 906) (IG 0)
      )
      (npu_inst_pe_1_6_0_sub_67_carry_1_
        (T0 1172) (T1 66204) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_6_0_sub_67_carry_2_
        (T0 1548) (T1 65828) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_6_0_sub_67_carry_3_
        (T0 1308) (T1 66068) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_6_0_sub_67_carry_4_
        (T0 1212) (T1 66164) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_6_0_sub_67_carry_5_
        (T0 1204) (T1 66172) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_6_0_sub_67_carry_6_
        (T0 1204) (T1 66172) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_6_0_sub_67_carry_7_
        (T0 1204) (T1 66172) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_6_1_N65
        (T0 57812) (T1 9564) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_6_1_N66
        (T0 57124) (T1 10252) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_6_1_N67
        (T0 57196) (T1 10180) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_6_1_N68
        (T0 55816) (T1 11560) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_6_1_N69
        (T0 57116) (T1 10260) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_6_1_N70
        (T0 57116) (T1 10260) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_6_1_N71
        (T0 57116) (T1 10260) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_6_1_N72
        (T0 57116) (T1 10260) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_6_1_N73
        (T0 57812) (T1 9564) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_6_1_N74
        (T0 57660) (T1 9716) (TX 0)
        (TC 446) (IG 0)
      )
      (npu_inst_pe_1_6_1_N75
        (T0 58400) (T1 8976) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_6_1_N76
        (T0 57116) (T1 10260) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_6_1_N77
        (T0 58540) (T1 8836) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_6_1_N78
        (T0 58544) (T1 8832) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_6_1_N79
        (T0 58544) (T1 8832) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_6_1_N80
        (T0 58544) (T1 8832) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_6_1_N84
        (T0 53486) (T1 13890) (TX 0)
        (TC 3339) (IG 0)
      )
      (npu_inst_pe_1_6_1_N93
        (T0 64688) (T1 2688) (TX 0)
        (TC 484) (IG 0)
      )
      (npu_inst_pe_1_6_1_N94
        (T0 62832) (T1 4544) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_69_carry_1_
        (T0 66908) (T1 468) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_69_carry_2_
        (T0 66912) (T1 464) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_69_carry_3_
        (T0 67104) (T1 272) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_69_carry_4_
        (T0 67156) (T1 220) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_69_carry_5_
        (T0 67160) (T1 216) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_69_carry_6_
        (T0 67160) (T1 216) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_69_carry_7_
        (T0 67160) (T1 216) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_data_0_
        (T0 65816) (T1 1560) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_data_1_
        (T0 66500) (T1 876) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_acc_0_
        (T0 58436) (T1 8940) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_acc_1_
        (T0 58076) (T1 9300) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_acc_2_
        (T0 58320) (T1 9056) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_acc_3_
        (T0 56948) (T1 10428) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_acc_4_
        (T0 58328) (T1 9048) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_acc_5_
        (T0 58328) (T1 9048) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_acc_6_
        (T0 58328) (T1 9048) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_acc_7_
        (T0 58328) (T1 9048) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_0__0_
        (T0 64104) (T1 3272) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_0__1_
        (T0 65168) (T1 2208) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_1__0_
        (T0 66848) (T1 528) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_1__1_
        (T0 66704) (T1 672) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_2__0_
        (T0 65648) (T1 1728) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_2__1_
        (T0 65216) (T1 2160) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_3__0_
        (T0 65960) (T1 1416) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_3__1_
        (T0 65216) (T1 2160) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_4__0_
        (T0 65000) (T1 2376) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_4__1_
        (T0 65456) (T1 1920) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_5__0_
        (T0 64592) (T1 2784) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_5__1_
        (T0 62504) (T1 4872) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_0__0_
        (T0 65648) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_0__1_
        (T0 62384) (T1 4992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_1__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_1__1_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_2__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_2__1_
        (T0 62256) (T1 5120) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_3__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_3__1_
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_4__0_
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_4__1_
        (T0 60080) (T1 7296) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_5__0_
        (T0 63792) (T1 3584) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_5__1_
        (T0 57392) (T1 9984) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_6_1_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_1_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_1_n100
        (T0 57696) (T1 9680) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_6_1_n101
        (T0 58164) (T1 9212) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_6_1_n102
        (T0 62384) (T1 4992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n103
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n104
        (T0 62256) (T1 5120) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n105
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n106
        (T0 60080) (T1 7296) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n107
        (T0 57392) (T1 9984) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n108
        (T0 65648) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_n109
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_1_n110
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n111
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n112
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_1_n113
        (T0 63792) (T1 3584) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_1_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_1_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_1_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_1_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_1_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_1_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_1_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_1_n13
        (T0 1560) (T1 65816) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_6_1_n14
        (T0 876) (T1 66500) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_6_1_n15
        (T0 64556) (T1 2820) (TX 0)
        (TC 990) (IG 0)
      )
      (npu_inst_pe_1_6_1_n16
        (T0 66044) (T1 1332) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_6_1_n17
        (T0 64500) (T1 2876) (TX 0)
        (TC 440) (IG 0)
      )
      (npu_inst_pe_1_6_1_n18
        (T0 64364) (T1 3012) (TX 0)
        (TC 560) (IG 0)
      )
      (npu_inst_pe_1_6_1_n19
        (T0 64220) (T1 3156) (TX 0)
        (TC 682) (IG 0)
      )
      (npu_inst_pe_1_6_1_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_1_n20
        (T0 65456) (T1 1920) (TX 0)
        (TC 878) (IG 0)
      )
      (npu_inst_pe_1_6_1_n21
        (T0 65696) (T1 1680) (TX 0)
        (TC 532) (IG 0)
      )
      (npu_inst_pe_1_6_1_n22
        (T0 65456) (T1 1920) (TX 0)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_6_1_n23
        (T0 58736) (T1 8640) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_6_1_n24
        (T0 64368) (T1 3008) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_6_1_n25
        (T0 64880) (T1 2496) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_6_1_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_6_1_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_6_1_n28
        (T0 64880) (T1 2496) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_6_1_n29
        (T0 64496) (T1 2880) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_6_1_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_6_1_n30
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n31
        (T0 65648) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_n32
        (T0 65648) (T1 1728) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_n33
        (T0 58136) (T1 9240) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_6_1_n34
        (T0 58136) (T1 9240) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_6_1_n35
        (T0 58136) (T1 9240) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_6_1_n36
        (T0 58136) (T1 9240) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_6_1_n37
        (T0 3584) (T1 63792) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_1_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_1_n39
        (T0 9984) (T1 57392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_6_1_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_1_n41
        (T0 2688) (T1 64688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_1_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_1_n43
        (T0 7296) (T1 60080) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_1_n45
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_1_n47
        (T0 384) (T1 66992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_1_n49
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_6_1_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_1_n51
        (T0 5120) (T1 62256) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_1_n53
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_1_n55
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_1_n57
        (T0 1728) (T1 65648) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_6_1_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_1_n59
        (T0 4992) (T1 62384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_1_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_1_n61
        (T0 3932) (T1 63444) (TX 0)
        (TC 834) (IG 0)
      )
      (npu_inst_pe_1_6_1_n62
        (T0 2320) (T1 65056) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_6_1_n63
        (T0 2572) (T1 64804) (TX 0)
        (TC 746) (IG 0)
      )
      (npu_inst_pe_1_6_1_n64
        (T0 4140) (T1 63236) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_6_1_n65
        (T0 2060) (T1 65316) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_6_1_n66
        (T0 1600) (T1 65776) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_1_n67
        (T0 1260) (T1 66116) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_6_1_n68
        (T0 1880) (T1 65496) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_6_1_n69
        (T0 1440) (T1 65936) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_6_1_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_1_n70
        (T0 1800) (T1 65576) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_6_1_n71
        (T0 440) (T1 66936) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_6_1_n72
        (T0 560) (T1 66816) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_6_1_n73
        (T0 1100) (T1 66276) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_6_1_n74
        (T0 1440) (T1 65936) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_6_1_n75
        (T0 9240) (T1 58136) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_6_1_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_6_1_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_6_1_n78
        (T0 9240) (T1 58136) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_6_1_n79
        (T0 9240) (T1 58136) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_6_1_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_1_n80
        (T0 9240) (T1 58136) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_6_1_n81
        (T0 10620) (T1 56756) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_6_1_n82
        (T0 9260) (T1 58116) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_6_1_n83
        (T0 9680) (T1 57696) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_6_1_n84
        (T0 9212) (T1 58164) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_6_1_n85
        (T0 55918) (T1 11458) (TX 0)
        (TC 3215) (IG 0)
      )
      (npu_inst_pe_1_6_1_n86
        (T0 64592) (T1 2784) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_1_n87
        (T0 62504) (T1 4872) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_1_n88
        (T0 65000) (T1 2376) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_1_n89
        (T0 65456) (T1 1920) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_1_n90
        (T0 65960) (T1 1416) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_1_n91
        (T0 65216) (T1 2160) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_1_n92
        (T0 65648) (T1 1728) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_6_1_n93
        (T0 65216) (T1 2160) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_6_1_n94
        (T0 66848) (T1 528) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_1_n95
        (T0 66704) (T1 672) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_1_n96
        (T0 63656) (T1 3720) (TX 0)
        (TC 294) (IG 0)
      )
      (npu_inst_pe_1_6_1_n97
        (T0 65168) (T1 2208) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_1_n98
        (T0 56756) (T1 10620) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_6_1_n99
        (T0 58116) (T1 9260) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_6_1_net3435
        (T0 60432) (T1 6944) (TX 0)
        (TC 6944) (IG 0)
      )
      (npu_inst_pe_1_6_1_net3441
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_6_1_sub_67_carry_1_
        (T0 1092) (T1 66284) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_6_1_sub_67_carry_2_
        (T0 1460) (T1 65916) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_6_1_sub_67_carry_3_
        (T0 1292) (T1 66084) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_6_1_sub_67_carry_4_
        (T0 1212) (T1 66164) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_1_sub_67_carry_5_
        (T0 1212) (T1 66164) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_1_sub_67_carry_6_
        (T0 1212) (T1 66164) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_1_sub_67_carry_7_
        (T0 1212) (T1 66164) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_2_N65
        (T0 60732) (T1 6644) (TX 0)
        (TC 500) (IG 0)
      )
      (npu_inst_pe_1_6_2_N66
        (T0 60412) (T1 6964) (TX 0)
        (TC 568) (IG 0)
      )
      (npu_inst_pe_1_6_2_N67
        (T0 60436) (T1 6940) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_6_2_N68
        (T0 61312) (T1 6064) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_6_2_N69
        (T0 61556) (T1 5820) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_6_2_N70
        (T0 61556) (T1 5820) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_6_2_N71
        (T0 61556) (T1 5820) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_6_2_N72
        (T0 61556) (T1 5820) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_6_2_N73
        (T0 60732) (T1 6644) (TX 0)
        (TC 500) (IG 0)
      )
      (npu_inst_pe_1_6_2_N74
        (T0 61048) (T1 6328) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_6_2_N75
        (T0 62068) (T1 5308) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_2_N76
        (T0 63096) (T1 4280) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_6_2_N77
        (T0 63404) (T1 3972) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_2_N78
        (T0 63408) (T1 3968) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_6_2_N79
        (T0 63408) (T1 3968) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_6_2_N80
        (T0 63408) (T1 3968) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_6_2_N84
        (T0 56574) (T1 10802) (TX 0)
        (TC 2309) (IG 0)
      )
      (npu_inst_pe_1_6_2_N93
        (T0 64120) (T1 3256) (TX 0)
        (TC 652) (IG 0)
      )
      (npu_inst_pe_1_6_2_N94
        (T0 64844) (T1 2532) (TX 0)
        (TC 1000) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_69_carry_1_
        (T0 66864) (T1 512) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_69_carry_2_
        (T0 66884) (T1 492) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_69_carry_3_
        (T0 67044) (T1 332) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_69_carry_4_
        (T0 67088) (T1 288) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_69_carry_5_
        (T0 67092) (T1 284) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_69_carry_6_
        (T0 67092) (T1 284) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_69_carry_7_
        (T0 67092) (T1 284) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_data_0_
        (T0 65388) (T1 1988) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_data_1_
        (T0 66464) (T1 912) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_acc_0_
        (T0 61696) (T1 5680) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_acc_1_
        (T0 61488) (T1 5888) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_acc_2_
        (T0 61896) (T1 5480) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_acc_3_
        (T0 62852) (T1 4524) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_acc_4_
        (T0 63124) (T1 4252) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_acc_5_
        (T0 63124) (T1 4252) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_acc_6_
        (T0 63124) (T1 4252) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_acc_7_
        (T0 63124) (T1 4252) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_0__0_
        (T0 62144) (T1 5232) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_0__1_
        (T0 65144) (T1 2232) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_1__0_
        (T0 66408) (T1 968) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_1__1_
        (T0 65888) (T1 1488) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_2__0_
        (T0 64544) (T1 2832) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_2__1_
        (T0 65936) (T1 1440) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_3__0_
        (T0 65288) (T1 2088) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_3__1_
        (T0 64616) (T1 2760) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_4__0_
        (T0 64584) (T1 2792) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_4__1_
        (T0 65408) (T1 1968) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_5__0_
        (T0 64256) (T1 3120) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_5__1_
        (T0 62160) (T1 5216) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_0__0_
        (T0 62312) (T1 5064) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_0__1_
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_1__0_
        (T0 67232) (T1 144) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_1__1_
        (T0 66512) (T1 864) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_2__0_
        (T0 66872) (T1 504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_2__1_
        (T0 62624) (T1 4752) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_3__0_
        (T0 66632) (T1 744) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_3__1_
        (T0 66728) (T1 648) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_4__0_
        (T0 66512) (T1 864) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_4__1_
        (T0 64688) (T1 2688) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_5__0_
        (T0 63800) (T1 3576) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_5__1_
        (T0 61496) (T1 5880) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_6_2_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_2_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_2_n100
        (T0 61016) (T1 6360) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_6_2_n101
        (T0 61172) (T1 6204) (TX 0)
        (TC 500) (IG 0)
      )
      (npu_inst_pe_1_6_2_n102
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_2_n103
        (T0 66512) (T1 864) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n104
        (T0 62624) (T1 4752) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_2_n105
        (T0 66728) (T1 648) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n106
        (T0 64688) (T1 2688) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n107
        (T0 61496) (T1 5880) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_2_n108
        (T0 62312) (T1 5064) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_2_n109
        (T0 67232) (T1 144) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_6_2_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_2_n110
        (T0 66872) (T1 504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n111
        (T0 66632) (T1 744) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_2_n112
        (T0 66512) (T1 864) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n113
        (T0 63800) (T1 3576) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_2_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_2_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_2_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_2_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_2_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_2_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_2_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_2_n13
        (T0 1988) (T1 65388) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_6_2_n14
        (T0 912) (T1 66464) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_6_2_n15
        (T0 64164) (T1 3212) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_6_2_n16
        (T0 64916) (T1 2460) (TX 0)
        (TC 838) (IG 0)
      )
      (npu_inst_pe_1_6_2_n17
        (T0 63092) (T1 4284) (TX 0)
        (TC 894) (IG 0)
      )
      (npu_inst_pe_1_6_2_n18
        (T0 62900) (T1 4476) (TX 0)
        (TC 856) (IG 0)
      )
      (npu_inst_pe_1_6_2_n19
        (T0 63800) (T1 3576) (TX 0)
        (TC 804) (IG 0)
      )
      (npu_inst_pe_1_6_2_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_2_n20
        (T0 65276) (T1 2100) (TX 0)
        (TC 956) (IG 0)
      )
      (npu_inst_pe_1_6_2_n21
        (T0 65276) (T1 2100) (TX 0)
        (TC 514) (IG 0)
      )
      (npu_inst_pe_1_6_2_n22
        (T0 65116) (T1 2260) (TX 0)
        (TC 570) (IG 0)
      )
      (npu_inst_pe_1_6_2_n23
        (T0 63092) (T1 4284) (TX 0)
        (TC 798) (IG 0)
      )
      (npu_inst_pe_1_6_2_n24
        (T0 64676) (T1 2700) (TX 0)
        (TC 1278) (IG 0)
      )
      (npu_inst_pe_1_6_2_n25
        (T0 66764) (T1 612) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_6_2_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_6_2_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_6_2_n28
        (T0 66068) (T1 1308) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_6_2_n29
        (T0 65156) (T1 2220) (TX 0)
        (TC 860) (IG 0)
      )
      (npu_inst_pe_1_6_2_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_6_2_n30
        (T0 66752) (T1 624) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_6_2_n31
        (T0 63908) (T1 3468) (TX 0)
        (TC 834) (IG 0)
      )
      (npu_inst_pe_1_6_2_n32
        (T0 64280) (T1 3096) (TX 0)
        (TC 592) (IG 0)
      )
      (npu_inst_pe_1_6_2_n33
        (T0 62852) (T1 4524) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_6_2_n34
        (T0 62852) (T1 4524) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_6_2_n35
        (T0 62852) (T1 4524) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_6_2_n36
        (T0 62852) (T1 4524) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_6_2_n37
        (T0 3576) (T1 63800) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_2_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_2_n39
        (T0 5880) (T1 61496) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_2_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_6_2_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_2_n41
        (T0 864) (T1 66512) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_2_n43
        (T0 2688) (T1 64688) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_2_n45
        (T0 744) (T1 66632) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_2_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_2_n47
        (T0 648) (T1 66728) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_2_n49
        (T0 504) (T1 66872) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_6_2_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_2_n51
        (T0 4752) (T1 62624) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_2_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_2_n53
        (T0 144) (T1 67232) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_6_2_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_2_n55
        (T0 864) (T1 66512) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_2_n57
        (T0 5064) (T1 62312) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_2_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_2_n59
        (T0 360) (T1 67016) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_2_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_2_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_2_n61
        (T0 4268) (T1 63108) (TX 0)
        (TC 1052) (IG 0)
      )
      (npu_inst_pe_1_6_2_n62
        (T0 2600) (T1 64776) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_6_2_n63
        (T0 2272) (T1 65104) (TX 0)
        (TC 802) (IG 0)
      )
      (npu_inst_pe_1_6_2_n64
        (T0 4432) (T1 62944) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_6_2_n65
        (T0 2412) (T1 64964) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_6_2_n66
        (T0 1720) (T1 65656) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_6_2_n67
        (T0 1740) (T1 65636) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_6_2_n68
        (T0 2300) (T1 65076) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_6_2_n69
        (T0 2360) (T1 65016) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_6_2_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_2_n70
        (T0 1200) (T1 66176) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_6_2_n71
        (T0 812) (T1 66564) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_6_2_n72
        (T0 1240) (T1 66136) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_6_2_n73
        (T0 2360) (T1 65016) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_6_2_n74
        (T0 1460) (T1 65916) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_6_2_n75
        (T0 4524) (T1 62852) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_6_2_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_6_2_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_6_2_n78
        (T0 4524) (T1 62852) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_6_2_n79
        (T0 4524) (T1 62852) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_6_2_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_2_n80
        (T0 4524) (T1 62852) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_6_2_n81
        (T0 4812) (T1 62564) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_6_2_n82
        (T0 5760) (T1 61616) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_6_2_n83
        (T0 6360) (T1 61016) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_6_2_n84
        (T0 6204) (T1 61172) (TX 0)
        (TC 500) (IG 0)
      )
      (npu_inst_pe_1_6_2_n85
        (T0 59198) (T1 8178) (TX 0)
        (TC 2159) (IG 0)
      )
      (npu_inst_pe_1_6_2_n86
        (T0 64256) (T1 3120) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_2_n87
        (T0 62160) (T1 5216) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_2_n88
        (T0 64584) (T1 2792) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_2_n89
        (T0 65408) (T1 1968) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_2_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_2_n90
        (T0 65288) (T1 2088) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_6_2_n91
        (T0 64616) (T1 2760) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_6_2_n92
        (T0 64544) (T1 2832) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_6_2_n93
        (T0 65936) (T1 1440) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_6_2_n94
        (T0 66408) (T1 968) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_6_2_n95
        (T0 65888) (T1 1488) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_2_n96
        (T0 62624) (T1 4752) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_6_2_n97
        (T0 65624) (T1 1752) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_2_n98
        (T0 62564) (T1 4812) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_6_2_n99
        (T0 61616) (T1 5760) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_6_2_net3412
        (T0 61976) (T1 5400) (TX 0)
        (TC 5400) (IG 0)
      )
      (npu_inst_pe_1_6_2_net3418
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_67_carry_1_
        (T0 1476) (T1 65900) (TX 0)
        (TC 452) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_67_carry_2_
        (T0 1732) (T1 65644) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_67_carry_3_
        (T0 1596) (T1 65780) (TX 0)
        (TC 442) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_67_carry_4_
        (T0 1568) (T1 65808) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_67_carry_5_
        (T0 1568) (T1 65808) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_67_carry_6_
        (T0 1568) (T1 65808) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_67_carry_7_
        (T0 1568) (T1 65808) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_6_3_N65
        (T0 60812) (T1 6564) (TX 0)
        (TC 518) (IG 0)
      )
      (npu_inst_pe_1_6_3_N66
        (T0 59876) (T1 7500) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_6_3_N67
        (T0 60964) (T1 6412) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_6_3_N68
        (T0 61612) (T1 5764) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_6_3_N69
        (T0 62060) (T1 5316) (TX 0)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_6_3_N70
        (T0 62268) (T1 5108) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_6_3_N71
        (T0 62272) (T1 5104) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_6_3_N72
        (T0 62272) (T1 5104) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_6_3_N73
        (T0 60812) (T1 6564) (TX 0)
        (TC 518) (IG 0)
      )
      (npu_inst_pe_1_6_3_N74
        (T0 60480) (T1 6896) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_6_3_N75
        (T0 62144) (T1 5232) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_6_3_N76
        (T0 62816) (T1 4560) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_6_3_N77
        (T0 63484) (T1 3892) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_6_3_N78
        (T0 63704) (T1 3672) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_6_3_N79
        (T0 63708) (T1 3668) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_3_N80
        (T0 63708) (T1 3668) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_3_N84
        (T0 56574) (T1 10802) (TX 0)
        (TC 2309) (IG 0)
      )
      (npu_inst_pe_1_6_3_N93
        (T0 64444) (T1 2932) (TX 0)
        (TC 536) (IG 0)
      )
      (npu_inst_pe_1_6_3_N94
        (T0 66024) (T1 1352) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_69_carry_1_
        (T0 66792) (T1 584) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_69_carry_2_
        (T0 66704) (T1 672) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_69_carry_3_
        (T0 67004) (T1 372) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_69_carry_4_
        (T0 67132) (T1 244) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_69_carry_5_
        (T0 67140) (T1 236) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_69_carry_6_
        (T0 67140) (T1 236) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_69_carry_7_
        (T0 67140) (T1 236) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_data_0_
        (T0 65572) (T1 1804) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_data_1_
        (T0 66376) (T1 1000) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_acc_0_
        (T0 61448) (T1 5928) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_acc_1_
        (T0 60720) (T1 6656) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_acc_2_
        (T0 62072) (T1 5304) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_acc_3_
        (T0 62700) (T1 4676) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_acc_4_
        (T0 63256) (T1 4120) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_acc_5_
        (T0 63468) (T1 3908) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_acc_6_
        (T0 63472) (T1 3904) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_acc_7_
        (T0 63472) (T1 3904) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_0__0_
        (T0 62336) (T1 5040) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_0__1_
        (T0 64136) (T1 3240) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_1__0_
        (T0 66080) (T1 1296) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_1__1_
        (T0 65760) (T1 1616) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_2__0_
        (T0 64008) (T1 3368) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_2__1_
        (T0 66264) (T1 1112) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_3__0_
        (T0 65672) (T1 1704) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_3__1_
        (T0 63560) (T1 3816) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_4__0_
        (T0 64640) (T1 2736) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_4__1_
        (T0 64808) (T1 2568) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_5__0_
        (T0 65048) (T1 2328) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_5__1_
        (T0 61464) (T1 5912) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_0__0_
        (T0 65024) (T1 2352) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_0__1_
        (T0 66368) (T1 1008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_1__0_
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_1__1_
        (T0 66368) (T1 1008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_2__0_
        (T0 64928) (T1 2448) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_2__1_
        (T0 64400) (T1 2976) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_3__0_
        (T0 67232) (T1 144) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_3__1_
        (T0 66368) (T1 1008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_4__0_
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_4__1_
        (T0 66656) (T1 720) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_5__0_
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_5__1_
        (T0 65984) (T1 1392) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_6_3_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_3_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_3_n100
        (T0 60296) (T1 7080) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_6_3_n101
        (T0 61104) (T1 6272) (TX 0)
        (TC 518) (IG 0)
      )
      (npu_inst_pe_1_6_3_n102
        (T0 66368) (T1 1008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n103
        (T0 66368) (T1 1008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n104
        (T0 64400) (T1 2976) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_3_n105
        (T0 66368) (T1 1008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n106
        (T0 66656) (T1 720) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_3_n107
        (T0 65984) (T1 1392) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_3_n108
        (T0 65024) (T1 2352) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_3_n109
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_3_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_3_n110
        (T0 64928) (T1 2448) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_3_n111
        (T0 67232) (T1 144) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_6_3_n112
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_3_n113
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_3_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_3_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_3_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_3_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_3_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_3_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_3_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_3_n13
        (T0 1804) (T1 65572) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_6_3_n14
        (T0 1000) (T1 66376) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_6_3_n15
        (T0 64604) (T1 2772) (TX 0)
        (TC 1136) (IG 0)
      )
      (npu_inst_pe_1_6_3_n16
        (T0 64584) (T1 2792) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_6_3_n17
        (T0 63248) (T1 4128) (TX 0)
        (TC 926) (IG 0)
      )
      (npu_inst_pe_1_6_3_n18
        (T0 63224) (T1 4152) (TX 0)
        (TC 950) (IG 0)
      )
      (npu_inst_pe_1_6_3_n19
        (T0 63392) (T1 3984) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_3_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_3_n20
        (T0 64896) (T1 2480) (TX 0)
        (TC 1132) (IG 0)
      )
      (npu_inst_pe_1_6_3_n21
        (T0 64964) (T1 2412) (TX 0)
        (TC 734) (IG 0)
      )
      (npu_inst_pe_1_6_3_n22
        (T0 64952) (T1 2424) (TX 0)
        (TC 664) (IG 0)
      )
      (npu_inst_pe_1_6_3_n23
        (T0 66320) (T1 1056) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_6_3_n24
        (T0 65384) (T1 1992) (TX 0)
        (TC 854) (IG 0)
      )
      (npu_inst_pe_1_6_3_n25
        (T0 66368) (T1 1008) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_3_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_6_3_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_6_3_n28
        (T0 66040) (T1 1336) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_6_3_n29
        (T0 65852) (T1 1524) (TX 0)
        (TC 762) (IG 0)
      )
      (npu_inst_pe_1_6_3_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_6_3_n30
        (T0 66080) (T1 1296) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_6_3_n31
        (T0 65096) (T1 2280) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_3_n32
        (T0 64808) (T1 2568) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_6_3_n33
        (T0 63260) (T1 4116) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_6_3_n34
        (T0 63260) (T1 4116) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_6_3_n35
        (T0 63256) (T1 4120) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_6_3_n36
        (T0 63044) (T1 4332) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_3_n37
        (T0 2688) (T1 64688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_3_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_3_n39
        (T0 1392) (T1 65984) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_3_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_6_3_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_3_n41
        (T0 360) (T1 67016) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_3_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_3_n43
        (T0 720) (T1 66656) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_3_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_3_n45
        (T0 144) (T1 67232) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_6_3_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_3_n47
        (T0 1008) (T1 66368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_3_n49
        (T0 2448) (T1 64928) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_3_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_6_3_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_3_n51
        (T0 2976) (T1 64400) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_3_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_3_n53
        (T0 360) (T1 67016) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_3_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_3_n55
        (T0 1008) (T1 66368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_3_n57
        (T0 2352) (T1 65024) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_3_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_3_n59
        (T0 1008) (T1 66368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_3_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_3_n61
        (T0 4180) (T1 63196) (TX 0)
        (TC 1100) (IG 0)
      )
      (npu_inst_pe_1_6_3_n62
        (T0 1940) (T1 65436) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_6_3_n63
        (T0 2980) (T1 64396) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_6_3_n64
        (T0 5012) (T1 62364) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_6_3_n65
        (T0 2360) (T1 65016) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_6_3_n66
        (T0 2140) (T1 65236) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_6_3_n67
        (T0 1420) (T1 65956) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_6_3_n68
        (T0 3180) (T1 64196) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_6_3_n69
        (T0 2892) (T1 64484) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_6_3_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_3_n70
        (T0 932) (T1 66444) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_3_n71
        (T0 1080) (T1 66296) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_3_n72
        (T0 1352) (T1 66024) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_6_3_n73
        (T0 2600) (T1 64776) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_6_3_n74
        (T0 2700) (T1 64676) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_6_3_n75
        (T0 4116) (T1 63260) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_6_3_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_6_3_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_6_3_n78
        (T0 4116) (T1 63260) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_6_3_n79
        (T0 4120) (T1 63256) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_6_3_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_3_n80
        (T0 4332) (T1 63044) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_3_n81
        (T0 4888) (T1 62488) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_6_3_n82
        (T0 5532) (T1 61844) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_6_3_n83
        (T0 7080) (T1 60296) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_6_3_n84
        (T0 6272) (T1 61104) (TX 0)
        (TC 518) (IG 0)
      )
      (npu_inst_pe_1_6_3_n85
        (T0 59198) (T1 8178) (TX 0)
        (TC 2159) (IG 0)
      )
      (npu_inst_pe_1_6_3_n86
        (T0 65048) (T1 2328) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_6_3_n87
        (T0 61464) (T1 5912) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_3_n88
        (T0 64640) (T1 2736) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_3_n89
        (T0 64808) (T1 2568) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_6_3_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_3_n90
        (T0 65672) (T1 1704) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_3_n91
        (T0 63560) (T1 3816) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_6_3_n92
        (T0 64008) (T1 3368) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_6_3_n93
        (T0 66264) (T1 1112) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_3_n94
        (T0 66080) (T1 1296) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_3_n95
        (T0 65760) (T1 1616) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_6_3_n96
        (T0 62336) (T1 5040) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_6_3_n97
        (T0 64104) (T1 3272) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_6_3_n98
        (T0 62488) (T1 4888) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_6_3_n99
        (T0 61844) (T1 5532) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_6_3_net3389
        (T0 61976) (T1 5400) (TX 0)
        (TC 5400) (IG 0)
      )
      (npu_inst_pe_1_6_3_net3395
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_67_carry_1_
        (T0 1220) (T1 66156) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_67_carry_2_
        (T0 1532) (T1 65844) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_67_carry_3_
        (T0 1320) (T1 66056) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_67_carry_4_
        (T0 1204) (T1 66172) (TX 0)
        (TC 362) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_67_carry_5_
        (T0 1200) (T1 66176) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_67_carry_6_
        (T0 1200) (T1 66176) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_67_carry_7_
        (T0 1200) (T1 66176) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_6_4_N65
        (T0 59824) (T1 7552) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_6_4_N66
        (T0 59912) (T1 7464) (TX 0)
        (TC 674) (IG 0)
      )
      (npu_inst_pe_1_6_4_N67
        (T0 60544) (T1 6832) (TX 0)
        (TC 552) (IG 0)
      )
      (npu_inst_pe_1_6_4_N68
        (T0 59904) (T1 7472) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_6_4_N69
        (T0 60544) (T1 6832) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_6_4_N70
        (T0 60996) (T1 6380) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_6_4_N71
        (T0 60996) (T1 6380) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_6_4_N72
        (T0 60996) (T1 6380) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_6_4_N73
        (T0 59824) (T1 7552) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_6_4_N74
        (T0 60544) (T1 6832) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_6_4_N75
        (T0 61756) (T1 5620) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_6_4_N76
        (T0 61164) (T1 6212) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_6_4_N77
        (T0 61912) (T1 5464) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_6_4_N78
        (T0 62456) (T1 4920) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_4_N79
        (T0 62456) (T1 4920) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_4_N80
        (T0 62456) (T1 4920) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_4_N84
        (T0 57510) (T1 9866) (TX 0)
        (TC 2069) (IG 0)
      )
      (npu_inst_pe_1_6_4_N93
        (T0 64520) (T1 2856) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_6_4_N94
        (T0 66272) (T1 1104) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_69_carry_1_
        (T0 66796) (T1 580) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_69_carry_2_
        (T0 66644) (T1 732) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_69_carry_3_
        (T0 66976) (T1 400) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_69_carry_4_
        (T0 67084) (T1 292) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_69_carry_5_
        (T0 67128) (T1 248) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_69_carry_6_
        (T0 67128) (T1 248) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_69_carry_7_
        (T0 67128) (T1 248) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_data_0_
        (T0 65528) (T1 1848) (TX 0)
        (TC 574) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_data_1_
        (T0 66140) (T1 1236) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_acc_0_
        (T0 60512) (T1 6864) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_acc_1_
        (T0 60896) (T1 6480) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_acc_2_
        (T0 61688) (T1 5688) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_acc_3_
        (T0 60980) (T1 6396) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_acc_4_
        (T0 61708) (T1 5668) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_acc_5_
        (T0 62208) (T1 5168) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_acc_6_
        (T0 62208) (T1 5168) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_acc_7_
        (T0 62208) (T1 5168) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_0__0_
        (T0 62696) (T1 4680) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_0__1_
        (T0 63024) (T1 4352) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_1__0_
        (T0 65648) (T1 1728) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_1__1_
        (T0 65376) (T1 2000) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_2__0_
        (T0 64568) (T1 2808) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_2__1_
        (T0 65808) (T1 1568) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_3__0_
        (T0 65336) (T1 2040) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_3__1_
        (T0 63248) (T1 4128) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_4__0_
        (T0 64400) (T1 2976) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_4__1_
        (T0 63728) (T1 3648) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_5__0_
        (T0 64256) (T1 3120) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_5__1_
        (T0 60584) (T1 6792) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_0__0_
        (T0 65024) (T1 2352) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_0__1_
        (T0 66008) (T1 1368) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_1__0_
        (T0 66368) (T1 1008) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_1__1_
        (T0 66008) (T1 1368) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_2__0_
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_2__1_
        (T0 67088) (T1 288) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_3__0_
        (T0 66728) (T1 648) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_3__1_
        (T0 66008) (T1 1368) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_4__0_
        (T0 66512) (T1 864) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_4__1_
        (T0 66656) (T1 720) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_5__0_
        (T0 66512) (T1 864) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_5__1_
        (T0 65864) (T1 1512) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_6_4_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_4_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_4_n100
        (T0 60164) (T1 7212) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_6_4_n101
        (T0 66008) (T1 1368) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_n102
        (T0 66008) (T1 1368) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_n103
        (T0 67088) (T1 288) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_6_4_n104
        (T0 66008) (T1 1368) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_n105
        (T0 66656) (T1 720) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_4_n106
        (T0 65864) (T1 1512) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_4_n107
        (T0 65024) (T1 2352) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_6_4_n108
        (T0 66368) (T1 1008) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_4_n109
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_4_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_4_n110
        (T0 66728) (T1 648) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_4_n111
        (T0 66512) (T1 864) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_n112
        (T0 66512) (T1 864) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_n113
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_4_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_4_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_4_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_4_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_4_n118
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_4_n12
        (T0 1848) (T1 65528) (TX 0)
        (TC 574) (IG 0)
      )
      (npu_inst_pe_1_6_4_n13
        (T0 1236) (T1 66140) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_6_4_n14
        (T0 64568) (T1 2808) (TX 0)
        (TC 1244) (IG 0)
      )
      (npu_inst_pe_1_6_4_n15
        (T0 64952) (T1 2424) (TX 0)
        (TC 828) (IG 0)
      )
      (npu_inst_pe_1_6_4_n16
        (T0 63212) (T1 4164) (TX 0)
        (TC 1082) (IG 0)
      )
      (npu_inst_pe_1_6_4_n17
        (T0 63152) (T1 4224) (TX 0)
        (TC 1044) (IG 0)
      )
      (npu_inst_pe_1_6_4_n18
        (T0 62156) (T1 5220) (TX 0)
        (TC 1140) (IG 0)
      )
      (npu_inst_pe_1_6_4_n19
        (T0 64272) (T1 3104) (TX 0)
        (TC 1226) (IG 0)
      )
      (npu_inst_pe_1_6_4_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_4_n20
        (T0 64200) (T1 3176) (TX 0)
        (TC 938) (IG 0)
      )
      (npu_inst_pe_1_6_4_n21
        (T0 64384) (T1 2992) (TX 0)
        (TC 752) (IG 0)
      )
      (npu_inst_pe_1_6_4_n22
        (T0 66260) (T1 1116) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_6_4_n23
        (T0 66548) (T1 828) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_6_4_n24
        (T0 66008) (T1 1368) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_6_4_n25
        (T0 66188) (T1 1188) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_6_4_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_6_4_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_6_4_n28
        (T0 66512) (T1 864) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_6_4_n29
        (T0 66872) (T1 504) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_4_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_6_4_n30
        (T0 64592) (T1 2784) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_6_4_n31
        (T0 64616) (T1 2760) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_6_4_n32
        (T0 62092) (T1 5284) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_4_n33
        (T0 62092) (T1 5284) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_4_n34
        (T0 62092) (T1 5284) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_4_n35
        (T0 61592) (T1 5784) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_6_4_n36
        (T0 60876) (T1 6500) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_6_4_n37
        (T0 864) (T1 66512) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_4_n39
        (T0 1512) (T1 65864) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_4_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_6_4_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_4_n41
        (T0 864) (T1 66512) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_4_n43
        (T0 720) (T1 66656) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_4_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_4_n45
        (T0 648) (T1 66728) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_4_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_4_n47
        (T0 1368) (T1 66008) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_4_n49
        (T0 360) (T1 67016) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_6_4_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_6_4_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_4_n51
        (T0 288) (T1 67088) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_6_4_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_4_n53
        (T0 1008) (T1 66368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_4_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_4_n55
        (T0 1368) (T1 66008) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_4_n57
        (T0 2352) (T1 65024) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_6_4_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_4_n59
        (T0 1368) (T1 66008) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_4_n6
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_4_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_4_n61
        (T0 4412) (T1 62964) (TX 0)
        (TC 1174) (IG 0)
      )
      (npu_inst_pe_1_6_4_n62
        (T0 2680) (T1 64696) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_6_4_n63
        (T0 3684) (T1 63692) (TX 0)
        (TC 1004) (IG 0)
      )
      (npu_inst_pe_1_6_4_n64
        (T0 5660) (T1 61716) (TX 0)
        (TC 566) (IG 0)
      )
      (npu_inst_pe_1_6_4_n65
        (T0 2480) (T1 64896) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_6_4_n66
        (T0 3040) (T1 64336) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_6_4_n67
        (T0 1700) (T1 65676) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_4_n68
        (T0 3440) (T1 63936) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_6_4_n69
        (T0 2340) (T1 65036) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_6_4_n7
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_4_n70
        (T0 1392) (T1 65984) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_6_4_n71
        (T0 1440) (T1 65936) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_6_4_n72
        (T0 1672) (T1 65704) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_6_4_n73
        (T0 2300) (T1 65076) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_6_4_n74
        (T0 3600) (T1 63776) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_6_4_n75
        (T0 5284) (T1 62092) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_4_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_6_4_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_6_4_n78
        (T0 5284) (T1 62092) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_4_n79
        (T0 5284) (T1 62092) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_4_n8
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_4_n80
        (T0 5784) (T1 61592) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_6_4_n81
        (T0 6500) (T1 60876) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_6_4_n82
        (T0 5796) (T1 61580) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_6_4_n83
        (T0 6948) (T1 60428) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_6_4_n84
        (T0 7212) (T1 60164) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_6_4_n85
        (T0 60422) (T1 6954) (TX 0)
        (TC 1883) (IG 0)
      )
      (npu_inst_pe_1_6_4_n86
        (T0 64256) (T1 3120) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_6_4_n87
        (T0 60584) (T1 6792) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_6_4_n88
        (T0 64400) (T1 2976) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_6_4_n89
        (T0 63728) (T1 3648) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_6_4_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_4_n90
        (T0 65336) (T1 2040) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_4_n91
        (T0 63248) (T1 4128) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_4_n92
        (T0 64568) (T1 2808) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_4_n93
        (T0 65808) (T1 1568) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_6_4_n94
        (T0 65648) (T1 1728) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_6_4_n95
        (T0 65376) (T1 2000) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_4_n96
        (T0 62696) (T1 4680) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_6_4_n97
        (T0 63024) (T1 4352) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_6_4_n98
        (T0 61580) (T1 5796) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_6_4_n99
        (T0 60428) (T1 6948) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_6_4_net3366
        (T0 62444) (T1 4932) (TX 0)
        (TC 4932) (IG 0)
      )
      (npu_inst_pe_1_6_4_net3372
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_67_carry_1_
        (T0 1268) (T1 66108) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_67_carry_2_
        (T0 1744) (T1 65632) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_67_carry_3_
        (T0 1444) (T1 65932) (TX 0)
        (TC 442) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_67_carry_4_
        (T0 1260) (T1 66116) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_67_carry_5_
        (T0 1212) (T1 66164) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_67_carry_6_
        (T0 1212) (T1 66164) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_67_carry_7_
        (T0 1212) (T1 66164) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_6_5_N65
        (T0 58740) (T1 8636) (TX 0)
        (TC 514) (IG 0)
      )
      (npu_inst_pe_1_6_5_N66
        (T0 60180) (T1 7196) (TX 0)
        (TC 674) (IG 0)
      )
      (npu_inst_pe_1_6_5_N67
        (T0 59448) (T1 7928) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_6_5_N68
        (T0 59748) (T1 7628) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_6_5_N69
        (T0 59936) (T1 7440) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_6_5_N70
        (T0 60116) (T1 7260) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_6_5_N71
        (T0 60116) (T1 7260) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_6_5_N72
        (T0 60116) (T1 7260) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_6_5_N73
        (T0 58740) (T1 8636) (TX 0)
        (TC 514) (IG 0)
      )
      (npu_inst_pe_1_6_5_N74
        (T0 60608) (T1 6768) (TX 0)
        (TC 598) (IG 0)
      )
      (npu_inst_pe_1_6_5_N75
        (T0 60620) (T1 6756) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_6_5_N76
        (T0 61124) (T1 6252) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_6_5_N77
        (T0 61424) (T1 5952) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_5_N78
        (T0 61676) (T1 5700) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_6_5_N79
        (T0 61676) (T1 5700) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_6_5_N80
        (T0 61676) (T1 5700) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_6_5_N84
        (T0 57510) (T1 9866) (TX 0)
        (TC 2069) (IG 0)
      )
      (npu_inst_pe_1_6_5_N93
        (T0 61608) (T1 5768) (TX 0)
        (TC 1278) (IG 0)
      )
      (npu_inst_pe_1_6_5_N94
        (T0 65404) (T1 1972) (TX 0)
        (TC 666) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_69_carry_1_
        (T0 66780) (T1 596) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_69_carry_2_
        (T0 66604) (T1 772) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_69_carry_3_
        (T0 66952) (T1 424) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_69_carry_4_
        (T0 67084) (T1 292) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_69_carry_5_
        (T0 67120) (T1 256) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_69_carry_6_
        (T0 67120) (T1 256) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_69_carry_7_
        (T0 67120) (T1 256) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_data_0_
        (T0 65292) (T1 2084) (TX 0)
        (TC 620) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_data_1_
        (T0 66028) (T1 1348) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_acc_0_
        (T0 59632) (T1 7744) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_acc_1_
        (T0 61008) (T1 6368) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_acc_2_
        (T0 60544) (T1 6832) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_acc_3_
        (T0 60964) (T1 6412) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_acc_4_
        (T0 61204) (T1 6172) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_acc_5_
        (T0 61420) (T1 5956) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_acc_6_
        (T0 61420) (T1 5956) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_acc_7_
        (T0 61420) (T1 5956) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_0__0_
        (T0 60584) (T1 6792) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_0__1_
        (T0 63024) (T1 4352) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_1__0_
        (T0 64904) (T1 2472) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_1__1_
        (T0 65712) (T1 1664) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_2__0_
        (T0 64880) (T1 2496) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_2__1_
        (T0 65648) (T1 1728) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_3__0_
        (T0 65024) (T1 2352) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_3__1_
        (T0 63296) (T1 4080) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_4__0_
        (T0 64376) (T1 3000) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_4__1_
        (T0 62592) (T1 4784) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_5__0_
        (T0 63656) (T1 3720) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_5__1_
        (T0 59552) (T1 7824) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_0__0_
        (T0 60912) (T1 6464) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_0__1_
        (T0 66008) (T1 1368) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_1__0_
        (T0 63464) (T1 3912) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_1__1_
        (T0 66080) (T1 1296) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_2__0_
        (T0 61856) (T1 5520) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_2__1_
        (T0 67088) (T1 288) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_3__0_
        (T0 66080) (T1 1296) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_3__1_
        (T0 63512) (T1 3864) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_4__0_
        (T0 64448) (T1 2928) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_4__1_
        (T0 65936) (T1 1440) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_5__0_
        (T0 63488) (T1 3888) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_5__1_
        (T0 62840) (T1 4536) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_6_5_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_5_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_5_n100
        (T0 60516) (T1 6860) (TX 0)
        (TC 566) (IG 0)
      )
      (npu_inst_pe_1_6_5_n101
        (T0 59072) (T1 8304) (TX 0)
        (TC 514) (IG 0)
      )
      (npu_inst_pe_1_6_5_n102
        (T0 66008) (T1 1368) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_n103
        (T0 66080) (T1 1296) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n104
        (T0 67088) (T1 288) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_6_5_n105
        (T0 63512) (T1 3864) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_n106
        (T0 65936) (T1 1440) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_5_n107
        (T0 62840) (T1 4536) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n108
        (T0 60912) (T1 6464) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_5_n109
        (T0 63464) (T1 3912) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_5_n110
        (T0 61856) (T1 5520) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_5_n111
        (T0 66080) (T1 1296) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_5_n112
        (T0 64448) (T1 2928) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_n113
        (T0 63488) (T1 3888) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_5_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_5_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_5_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_5_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_5_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_5_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_5_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_5_n13
        (T0 2084) (T1 65292) (TX 0)
        (TC 620) (IG 0)
      )
      (npu_inst_pe_1_6_5_n14
        (T0 1348) (T1 66028) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_6_5_n15
        (T0 64016) (T1 3360) (TX 0)
        (TC 1290) (IG 0)
      )
      (npu_inst_pe_1_6_5_n16
        (T0 64952) (T1 2424) (TX 0)
        (TC 982) (IG 0)
      )
      (npu_inst_pe_1_6_5_n17
        (T0 61796) (T1 5580) (TX 0)
        (TC 1130) (IG 0)
      )
      (npu_inst_pe_1_6_5_n18
        (T0 62216) (T1 5160) (TX 0)
        (TC 1148) (IG 0)
      )
      (npu_inst_pe_1_6_5_n19
        (T0 61056) (T1 6320) (TX 0)
        (TC 1284) (IG 0)
      )
      (npu_inst_pe_1_6_5_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_5_n20
        (T0 64472) (T1 2904) (TX 0)
        (TC 1404) (IG 0)
      )
      (npu_inst_pe_1_6_5_n21
        (T0 64368) (T1 3008) (TX 0)
        (TC 1022) (IG 0)
      )
      (npu_inst_pe_1_6_5_n22
        (T0 64392) (T1 2984) (TX 0)
        (TC 842) (IG 0)
      )
      (npu_inst_pe_1_6_5_n23
        (T0 64628) (T1 2748) (TX 0)
        (TC 954) (IG 0)
      )
      (npu_inst_pe_1_6_5_n24
        (T0 65540) (T1 1836) (TX 0)
        (TC 848) (IG 0)
      )
      (npu_inst_pe_1_6_5_n25
        (T0 66044) (T1 1332) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_6_5_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_6_5_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_6_5_n28
        (T0 65876) (T1 1500) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_6_5_n29
        (T0 63968) (T1 3408) (TX 0)
        (TC 1314) (IG 0)
      )
      (npu_inst_pe_1_6_5_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_6_5_n30
        (T0 63728) (T1 3648) (TX 0)
        (TC 1300) (IG 0)
      )
      (npu_inst_pe_1_6_5_n31
        (T0 61080) (T1 6296) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_6_5_n32
        (T0 61384) (T1 5992) (TX 0)
        (TC 842) (IG 0)
      )
      (npu_inst_pe_1_6_5_n33
        (T0 61264) (T1 6112) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_6_5_n34
        (T0 61264) (T1 6112) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_6_5_n35
        (T0 61264) (T1 6112) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_6_5_n36
        (T0 61048) (T1 6328) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_6_5_n37
        (T0 3888) (T1 63488) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_5_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_5_n39
        (T0 4536) (T1 62840) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_6_5_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_5_n41
        (T0 2928) (T1 64448) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_5_n43
        (T0 1440) (T1 65936) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_5_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_5_n45
        (T0 1296) (T1 66080) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_5_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_5_n47
        (T0 3864) (T1 63512) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_5_n49
        (T0 5520) (T1 61856) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_5_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_6_5_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_5_n51
        (T0 288) (T1 67088) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_6_5_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_5_n53
        (T0 3912) (T1 63464) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_5_n55
        (T0 1296) (T1 66080) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_5_n57
        (T0 6464) (T1 60912) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_5_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_5_n59
        (T0 1368) (T1 66008) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_5_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_5_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_5_n61
        (T0 5052) (T1 62324) (TX 0)
        (TC 1308) (IG 0)
      )
      (npu_inst_pe_1_6_5_n62
        (T0 3100) (T1 64276) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_6_5_n63
        (T0 4056) (T1 63320) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_6_5_n64
        (T0 6520) (T1 60856) (TX 0)
        (TC 652) (IG 0)
      )
      (npu_inst_pe_1_6_5_n65
        (T0 2500) (T1 64876) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_6_5_n66
        (T0 3992) (T1 63384) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_6_5_n67
        (T0 1960) (T1 65416) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_5_n68
        (T0 3400) (T1 63976) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_6_5_n69
        (T0 2080) (T1 65296) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_6_5_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_5_n70
        (T0 1440) (T1 65936) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_6_5_n71
        (T0 2060) (T1 65316) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_6_5_n72
        (T0 1392) (T1 65984) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_6_5_n73
        (T0 4080) (T1 63296) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_6_5_n74
        (T0 3600) (T1 63776) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_6_5_n75
        (T0 6112) (T1 61264) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_6_5_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_6_5_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_6_5_n78
        (T0 6112) (T1 61264) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_6_5_n79
        (T0 6112) (T1 61264) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_6_5_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_5_n80
        (T0 6328) (T1 61048) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_6_5_n81
        (T0 6560) (T1 60816) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_6_5_n82
        (T0 6992) (T1 60384) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_6_5_n83
        (T0 6860) (T1 60516) (TX 0)
        (TC 566) (IG 0)
      )
      (npu_inst_pe_1_6_5_n84
        (T0 8304) (T1 59072) (TX 0)
        (TC 514) (IG 0)
      )
      (npu_inst_pe_1_6_5_n85
        (T0 60422) (T1 6954) (TX 0)
        (TC 1883) (IG 0)
      )
      (npu_inst_pe_1_6_5_n86
        (T0 63656) (T1 3720) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_6_5_n87
        (T0 59552) (T1 7824) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_6_5_n88
        (T0 64376) (T1 3000) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_5_n89
        (T0 62592) (T1 4784) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_5_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_5_n90
        (T0 65024) (T1 2352) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_5_n91
        (T0 63296) (T1 4080) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_6_5_n92
        (T0 64880) (T1 2496) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_5_n93
        (T0 65648) (T1 1728) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_6_5_n94
        (T0 64904) (T1 2472) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_5_n95
        (T0 65712) (T1 1664) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_5_n96
        (T0 60584) (T1 6792) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_6_5_n97
        (T0 63056) (T1 4320) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_6_5_n98
        (T0 60816) (T1 6560) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_6_5_n99
        (T0 60384) (T1 6992) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_6_5_net3343
        (T0 62444) (T1 4932) (TX 0)
        (TC 4932) (IG 0)
      )
      (npu_inst_pe_1_6_5_net3349
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_67_carry_1_
        (T0 1488) (T1 65888) (TX 0)
        (TC 486) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_67_carry_2_
        (T0 1832) (T1 65544) (TX 0)
        (TC 574) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_67_carry_3_
        (T0 1464) (T1 65912) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_67_carry_4_
        (T0 1340) (T1 66036) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_67_carry_5_
        (T0 1304) (T1 66072) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_67_carry_6_
        (T0 1304) (T1 66072) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_67_carry_7_
        (T0 1304) (T1 66072) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_6_6_N65
        (T0 59888) (T1 7488) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_6_6_N66
        (T0 59796) (T1 7580) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_6_6_N67
        (T0 59948) (T1 7428) (TX 0)
        (TC 528) (IG 0)
      )
      (npu_inst_pe_1_6_6_N68
        (T0 59628) (T1 7748) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_6_6_N69
        (T0 60232) (T1 7144) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_6_6_N70
        (T0 60516) (T1 6860) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_6_6_N71
        (T0 60516) (T1 6860) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_6_6_N72
        (T0 60516) (T1 6860) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_6_6_N73
        (T0 59888) (T1 7488) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_6_6_N74
        (T0 60204) (T1 7172) (TX 0)
        (TC 552) (IG 0)
      )
      (npu_inst_pe_1_6_6_N75
        (T0 61016) (T1 6360) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_6_6_N76
        (T0 60892) (T1 6484) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_6_6_N77
        (T0 61608) (T1 5768) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_6_6_N78
        (T0 61960) (T1 5416) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_6_6_N79
        (T0 61960) (T1 5416) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_6_6_N80
        (T0 61960) (T1 5416) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_6_6_N84
        (T0 57510) (T1 9866) (TX 0)
        (TC 2069) (IG 0)
      )
      (npu_inst_pe_1_6_6_N93
        (T0 61556) (T1 5820) (TX 0)
        (TC 1320) (IG 0)
      )
      (npu_inst_pe_1_6_6_N94
        (T0 63388) (T1 3988) (TX 0)
        (TC 1126) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_69_carry_1_
        (T0 66832) (T1 544) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_69_carry_2_
        (T0 66684) (T1 692) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_69_carry_3_
        (T0 67008) (T1 368) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_69_carry_4_
        (T0 67124) (T1 252) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_69_carry_5_
        (T0 67156) (T1 220) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_69_carry_6_
        (T0 67156) (T1 220) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_69_carry_7_
        (T0 67156) (T1 220) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_data_0_
        (T0 65440) (T1 1936) (TX 0)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_data_1_
        (T0 66096) (T1 1280) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_acc_0_
        (T0 60736) (T1 6640) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_acc_1_
        (T0 60644) (T1 6732) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_acc_2_
        (T0 60972) (T1 6404) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_acc_3_
        (T0 60756) (T1 6620) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_acc_4_
        (T0 61420) (T1 5956) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_acc_5_
        (T0 61740) (T1 5636) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_acc_6_
        (T0 61740) (T1 5636) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_acc_7_
        (T0 61740) (T1 5636) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_0__0_
        (T0 61400) (T1 5976) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_0__1_
        (T0 62744) (T1 4632) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_1__0_
        (T0 65592) (T1 1784) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_1__1_
        (T0 65792) (T1 1584) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_2__0_
        (T0 65360) (T1 2016) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_2__1_
        (T0 65312) (T1 2064) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_3__0_
        (T0 65120) (T1 2256) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_3__1_
        (T0 64400) (T1 2976) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_4__0_
        (T0 64344) (T1 3032) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_4__1_
        (T0 62216) (T1 5160) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_5__0_
        (T0 64016) (T1 3360) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_5__1_
        (T0 59600) (T1 7776) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_0__0_
        (T0 61272) (T1 6104) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_0__1_
        (T0 62864) (T1 4512) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_1__0_
        (T0 65984) (T1 1392) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_1__1_
        (T0 63896) (T1 3480) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_2__0_
        (T0 64640) (T1 2736) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_2__1_
        (T0 66920) (T1 456) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_3__0_
        (T0 61568) (T1 5808) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_3__1_
        (T0 61928) (T1 5448) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_4__0_
        (T0 61472) (T1 5904) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_4__1_
        (T0 65576) (T1 1800) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_5__0_
        (T0 63800) (T1 3576) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_5__1_
        (T0 60584) (T1 6792) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_6_6_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_6_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_6_n100
        (T0 60144) (T1 7232) (TX 0)
        (TC 532) (IG 0)
      )
      (npu_inst_pe_1_6_6_n101
        (T0 60212) (T1 7164) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_6_6_n102
        (T0 62864) (T1 4512) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_n103
        (T0 63896) (T1 3480) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_n104
        (T0 66920) (T1 456) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_6_6_n105
        (T0 61928) (T1 5448) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_6_n106
        (T0 65576) (T1 1800) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_6_n107
        (T0 60584) (T1 6792) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_n108
        (T0 61272) (T1 6104) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_6_n109
        (T0 65984) (T1 1392) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_6_n110
        (T0 64640) (T1 2736) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_6_n111
        (T0 61568) (T1 5808) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_6_n112
        (T0 61472) (T1 5904) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_6_n113
        (T0 63800) (T1 3576) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_6_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_6_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_6_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_6_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_6_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_6_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_6_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_6_n13
        (T0 1936) (T1 65440) (TX 0)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_6_6_n14
        (T0 1280) (T1 66096) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_6_6_n15
        (T0 64164) (T1 3212) (TX 0)
        (TC 1370) (IG 0)
      )
      (npu_inst_pe_1_6_6_n16
        (T0 65240) (T1 2136) (TX 0)
        (TC 884) (IG 0)
      )
      (npu_inst_pe_1_6_6_n17
        (T0 62588) (T1 4788) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_6_6_n18
        (T0 62856) (T1 4520) (TX 0)
        (TC 1040) (IG 0)
      )
      (npu_inst_pe_1_6_6_n19
        (T0 60908) (T1 6468) (TX 0)
        (TC 954) (IG 0)
      )
      (npu_inst_pe_1_6_6_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_6_n20
        (T0 64856) (T1 2520) (TX 0)
        (TC 1224) (IG 0)
      )
      (npu_inst_pe_1_6_6_n21
        (T0 64268) (T1 3108) (TX 0)
        (TC 1104) (IG 0)
      )
      (npu_inst_pe_1_6_6_n22
        (T0 64464) (T1 2912) (TX 0)
        (TC 924) (IG 0)
      )
      (npu_inst_pe_1_6_6_n23
        (T0 63320) (T1 4056) (TX 0)
        (TC 1158) (IG 0)
      )
      (npu_inst_pe_1_6_6_n24
        (T0 64664) (T1 2712) (TX 0)
        (TC 1286) (IG 0)
      )
      (npu_inst_pe_1_6_6_n25
        (T0 63140) (T1 4236) (TX 0)
        (TC 1364) (IG 0)
      )
      (npu_inst_pe_1_6_6_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_6_6_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_6_6_n28
        (T0 63488) (T1 3888) (TX 0)
        (TC 1104) (IG 0)
      )
      (npu_inst_pe_1_6_6_n29
        (T0 62396) (T1 4980) (TX 0)
        (TC 2030) (IG 0)
      )
      (npu_inst_pe_1_6_6_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_6_6_n30
        (T0 63344) (T1 4032) (TX 0)
        (TC 824) (IG 0)
      )
      (npu_inst_pe_1_6_6_n31
        (T0 62592) (T1 4784) (TX 0)
        (TC 880) (IG 0)
      )
      (npu_inst_pe_1_6_6_n32
        (T0 62152) (T1 5224) (TX 0)
        (TC 1034) (IG 0)
      )
      (npu_inst_pe_1_6_6_n33
        (T0 61568) (T1 5808) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_6_n34
        (T0 61568) (T1 5808) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_6_n35
        (T0 61568) (T1 5808) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_6_n36
        (T0 61248) (T1 6128) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_6_n37
        (T0 3576) (T1 63800) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_6_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_6_n39
        (T0 6792) (T1 60584) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_6_6_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_6_n41
        (T0 5904) (T1 61472) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_6_6_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_6_n43
        (T0 1800) (T1 65576) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_6_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_6_n45
        (T0 5808) (T1 61568) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_6_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_6_n47
        (T0 5448) (T1 61928) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_6_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_6_n49
        (T0 2736) (T1 64640) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_6_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_6_6_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_6_n51
        (T0 456) (T1 66920) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_6_6_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_6_n53
        (T0 1392) (T1 65984) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_6_n55
        (T0 3480) (T1 63896) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_6_n57
        (T0 6104) (T1 61272) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_6_6_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_6_n59
        (T0 4512) (T1 62864) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_6_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_6_n61
        (T0 4600) (T1 62776) (TX 0)
        (TC 1226) (IG 0)
      )
      (npu_inst_pe_1_6_6_n62
        (T0 2800) (T1 64576) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_6_6_n63
        (T0 4032) (T1 63344) (TX 0)
        (TC 1118) (IG 0)
      )
      (npu_inst_pe_1_6_6_n64
        (T0 6480) (T1 60896) (TX 0)
        (TC 648) (IG 0)
      )
      (npu_inst_pe_1_6_6_n65
        (T0 2532) (T1 64844) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_6_6_n66
        (T0 4300) (T1 63076) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_6_6_n67
        (T0 1880) (T1 65496) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_6_6_n68
        (T0 2480) (T1 64896) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_6_6_n69
        (T0 1680) (T1 65696) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_6_6_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_6_n70
        (T0 1720) (T1 65656) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_6_n71
        (T0 1492) (T1 65884) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_6_6_n72
        (T0 1320) (T1 66056) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_6_6_n73
        (T0 3440) (T1 63936) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_6_6_n74
        (T0 3860) (T1 63516) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_6_6_n75
        (T0 5808) (T1 61568) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_6_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_6_6_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_6_6_n78
        (T0 5808) (T1 61568) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_6_n79
        (T0 5808) (T1 61568) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_6_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_6_n80
        (T0 6128) (T1 61248) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_6_n81
        (T0 6792) (T1 60584) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_6_n82
        (T0 6580) (T1 60796) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_6_6_n83
        (T0 7232) (T1 60144) (TX 0)
        (TC 532) (IG 0)
      )
      (npu_inst_pe_1_6_6_n84
        (T0 7164) (T1 60212) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_6_6_n85
        (T0 60422) (T1 6954) (TX 0)
        (TC 1883) (IG 0)
      )
      (npu_inst_pe_1_6_6_n86
        (T0 64016) (T1 3360) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_6_6_n87
        (T0 59600) (T1 7776) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_6_6_n88
        (T0 64344) (T1 3032) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_6_n89
        (T0 62216) (T1 5160) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_6_6_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_6_n90
        (T0 65120) (T1 2256) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_6_6_n91
        (T0 64400) (T1 2976) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_6_6_n92
        (T0 65360) (T1 2016) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_6_6_n93
        (T0 65312) (T1 2064) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_6_n94
        (T0 65592) (T1 1784) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_6_6_n95
        (T0 65792) (T1 1584) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_6_n96
        (T0 61400) (T1 5976) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_6_6_n97
        (T0 62744) (T1 4632) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_6_6_n98
        (T0 60584) (T1 6792) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_6_n99
        (T0 60796) (T1 6580) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_6_6_net3320
        (T0 62444) (T1 4932) (TX 0)
        (TC 4932) (IG 0)
      )
      (npu_inst_pe_1_6_6_net3326
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_67_carry_1_
        (T0 1392) (T1 65984) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_67_carry_2_
        (T0 1760) (T1 65616) (TX 0)
        (TC 566) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_67_carry_3_
        (T0 1392) (T1 65984) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_67_carry_4_
        (T0 1260) (T1 66116) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_67_carry_5_
        (T0 1224) (T1 66152) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_67_carry_6_
        (T0 1224) (T1 66152) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_67_carry_7_
        (T0 1224) (T1 66152) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_6_7_N65
        (T0 60312) (T1 7064) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_6_7_N66
        (T0 60220) (T1 7156) (TX 0)
        (TC 626) (IG 0)
      )
      (npu_inst_pe_1_6_7_N67
        (T0 59604) (T1 7772) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_6_7_N68
        (T0 60096) (T1 7280) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_6_7_N69
        (T0 60256) (T1 7120) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_6_7_N70
        (T0 60512) (T1 6864) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_6_7_N71
        (T0 60512) (T1 6864) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_6_7_N72
        (T0 60512) (T1 6864) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_6_7_N73
        (T0 60312) (T1 7064) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_6_7_N74
        (T0 60688) (T1 6688) (TX 0)
        (TC 558) (IG 0)
      )
      (npu_inst_pe_1_6_7_N75
        (T0 60848) (T1 6528) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_6_7_N76
        (T0 61264) (T1 6112) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_6_7_N77
        (T0 61648) (T1 5728) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_6_7_N78
        (T0 61964) (T1 5412) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_6_7_N79
        (T0 61964) (T1 5412) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_6_7_N80
        (T0 61964) (T1 5412) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_6_7_N84
        (T0 57510) (T1 9866) (TX 0)
        (TC 2069) (IG 0)
      )
      (npu_inst_pe_1_6_7_N93
        (T0 61568) (T1 5808) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_6_7_N94
        (T0 61812) (T1 5564) (TX 0)
        (TC 1338) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_69_carry_1_
        (T0 66840) (T1 536) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_69_carry_2_
        (T0 66608) (T1 768) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_69_carry_3_
        (T0 66900) (T1 476) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_69_carry_4_
        (T0 67096) (T1 280) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_69_carry_5_
        (T0 67120) (T1 256) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_69_carry_6_
        (T0 67120) (T1 256) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_69_carry_7_
        (T0 67120) (T1 256) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_data_0_
        (T0 65596) (T1 1780) (TX 0)
        (TC 546) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_data_1_
        (T0 66032) (T1 1344) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_acc_0_
        (T0 61020) (T1 6356) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_acc_1_
        (T0 61032) (T1 6344) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_acc_2_
        (T0 60664) (T1 6712) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_acc_3_
        (T0 61180) (T1 6196) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_acc_4_
        (T0 61416) (T1 5960) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_acc_5_
        (T0 61708) (T1 5668) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_acc_6_
        (T0 61708) (T1 5668) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_acc_7_
        (T0 61708) (T1 5668) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_0__0_
        (T0 61808) (T1 5568) (TX 0)
        (TC 440) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_0__1_
        (T0 62744) (T1 4632) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_1__0_
        (T0 66032) (T1 1344) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_1__1_
        (T0 66408) (T1 968) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_2__0_
        (T0 64488) (T1 2888) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_2__1_
        (T0 64920) (T1 2456) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_3__0_
        (T0 66248) (T1 1128) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_3__1_
        (T0 64424) (T1 2952) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_4__0_
        (T0 64640) (T1 2736) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_4__1_
        (T0 61808) (T1 5568) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_5__0_
        (T0 64808) (T1 2568) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_5__1_
        (T0 58320) (T1 9056) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_0__0_
        (T0 60152) (T1 7224) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_0__1_
        (T0 61256) (T1 6120) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_1__0_
        (T0 64176) (T1 3200) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_1__1_
        (T0 66368) (T1 1008) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_2__0_
        (T0 62504) (T1 4872) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_2__1_
        (T0 66680) (T1 696) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_3__0_
        (T0 64928) (T1 2448) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_3__1_
        (T0 60392) (T1 6984) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_4__0_
        (T0 63552) (T1 3824) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_4__1_
        (T0 61496) (T1 5880) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_5__0_
        (T0 64832) (T1 2544) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_5__1_
        (T0 56088) (T1 11288) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_6_7_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_7_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_7_n100
        (T0 60604) (T1 6772) (TX 0)
        (TC 508) (IG 0)
      )
      (npu_inst_pe_1_6_7_n101
        (T0 60620) (T1 6756) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_6_7_n102
        (T0 61256) (T1 6120) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_n103
        (T0 66368) (T1 1008) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_7_n104
        (T0 66680) (T1 696) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_7_n105
        (T0 60392) (T1 6984) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_7_n106
        (T0 61496) (T1 5880) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_7_n107
        (T0 56088) (T1 11288) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_n108
        (T0 60152) (T1 7224) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_6_7_n109
        (T0 64176) (T1 3200) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_7_n110
        (T0 62504) (T1 4872) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_7_n111
        (T0 64928) (T1 2448) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n112
        (T0 63552) (T1 3824) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_7_n113
        (T0 64832) (T1 2544) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_7_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_7_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_7_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_7_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_7_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_7_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_7_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_7_n13
        (T0 1780) (T1 65596) (TX 0)
        (TC 546) (IG 0)
      )
      (npu_inst_pe_1_6_7_n14
        (T0 1344) (T1 66032) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_6_7_n15
        (T0 64484) (T1 2892) (TX 0)
        (TC 1176) (IG 0)
      )
      (npu_inst_pe_1_6_7_n16
        (T0 65112) (T1 2264) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_6_7_n17
        (T0 62996) (T1 4380) (TX 0)
        (TC 1264) (IG 0)
      )
      (npu_inst_pe_1_6_7_n18
        (T0 63256) (T1 4120) (TX 0)
        (TC 1164) (IG 0)
      )
      (npu_inst_pe_1_6_7_n19
        (T0 60320) (T1 7056) (TX 0)
        (TC 1308) (IG 0)
      )
      (npu_inst_pe_1_6_7_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_7_n20
        (T0 64656) (T1 2720) (TX 0)
        (TC 1310) (IG 0)
      )
      (npu_inst_pe_1_6_7_n21
        (T0 64592) (T1 2784) (TX 0)
        (TC 1090) (IG 0)
      )
      (npu_inst_pe_1_6_7_n22
        (T0 64624) (T1 2752) (TX 0)
        (TC 996) (IG 0)
      )
      (npu_inst_pe_1_6_7_n23
        (T0 58808) (T1 8568) (TX 0)
        (TC 1374) (IG 0)
      )
      (npu_inst_pe_1_6_7_n24
        (T0 63536) (T1 3840) (TX 0)
        (TC 1850) (IG 0)
      )
      (npu_inst_pe_1_6_7_n25
        (T0 63572) (T1 3804) (TX 0)
        (TC 1214) (IG 0)
      )
      (npu_inst_pe_1_6_7_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_6_7_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_6_7_n28
        (T0 63400) (T1 3976) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_6_7_n29
        (T0 63936) (T1 3440) (TX 0)
        (TC 1434) (IG 0)
      )
      (npu_inst_pe_1_6_7_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_6_7_n30
        (T0 63716) (T1 3660) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_6_7_n31
        (T0 61052) (T1 6324) (TX 0)
        (TC 1918) (IG 0)
      )
      (npu_inst_pe_1_6_7_n32
        (T0 61188) (T1 6188) (TX 0)
        (TC 1546) (IG 0)
      )
      (npu_inst_pe_1_6_7_n33
        (T0 61544) (T1 5832) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_6_7_n34
        (T0 61544) (T1 5832) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_6_7_n35
        (T0 61544) (T1 5832) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_6_7_n36
        (T0 61252) (T1 6124) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_6_7_n37
        (T0 2544) (T1 64832) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_7_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_7_n39
        (T0 11288) (T1 56088) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_6_7_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_7_n41
        (T0 3824) (T1 63552) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_7_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_7_n43
        (T0 5880) (T1 61496) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_6_7_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_7_n45
        (T0 2448) (T1 64928) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_7_n47
        (T0 6984) (T1 60392) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_7_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_7_n49
        (T0 4872) (T1 62504) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_7_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_6_7_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_7_n51
        (T0 696) (T1 66680) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_7_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_7_n53
        (T0 3200) (T1 64176) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_7_n55
        (T0 1008) (T1 66368) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_6_7_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_7_n57
        (T0 7224) (T1 60152) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_6_7_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_7_n59
        (T0 6120) (T1 61256) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_7_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_7_n61
        (T0 4080) (T1 63296) (TX 0)
        (TC 1146) (IG 0)
      )
      (npu_inst_pe_1_6_7_n62
        (T0 2140) (T1 65236) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_6_7_n63
        (T0 4176) (T1 63200) (TX 0)
        (TC 1276) (IG 0)
      )
      (npu_inst_pe_1_6_7_n64
        (T0 7632) (T1 59744) (TX 0)
        (TC 712) (IG 0)
      )
      (npu_inst_pe_1_6_7_n65
        (T0 2360) (T1 65016) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_6_7_n66
        (T0 4640) (T1 62736) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_6_7_n67
        (T0 940) (T1 66436) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_7_n68
        (T0 2460) (T1 64916) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_6_7_n69
        (T0 2492) (T1 64884) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_6_7_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_7_n70
        (T0 2052) (T1 65324) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_6_7_n71
        (T0 1120) (T1 66256) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_6_7_n72
        (T0 812) (T1 66564) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_6_7_n73
        (T0 3100) (T1 64276) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_6_7_n74
        (T0 3860) (T1 63516) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_6_7_n75
        (T0 5832) (T1 61544) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_6_7_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_6_7_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_6_7_n78
        (T0 5832) (T1 61544) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_6_7_n79
        (T0 5832) (T1 61544) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_6_7_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_6_7_n80
        (T0 6124) (T1 61252) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_6_7_n81
        (T0 6360) (T1 61016) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_6_7_n82
        (T0 6828) (T1 60548) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_6_7_n83
        (T0 6772) (T1 60604) (TX 0)
        (TC 508) (IG 0)
      )
      (npu_inst_pe_1_6_7_n84
        (T0 6756) (T1 60620) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_6_7_n85
        (T0 60422) (T1 6954) (TX 0)
        (TC 1883) (IG 0)
      )
      (npu_inst_pe_1_6_7_n86
        (T0 64808) (T1 2568) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_6_7_n87
        (T0 58320) (T1 9056) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_6_7_n88
        (T0 64640) (T1 2736) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_6_7_n89
        (T0 61808) (T1 5568) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_6_7_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_7_n90
        (T0 66248) (T1 1128) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_n91
        (T0 64424) (T1 2952) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_6_7_n92
        (T0 64488) (T1 2888) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_7_n93
        (T0 64920) (T1 2456) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_n94
        (T0 66032) (T1 1344) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_7_n95
        (T0 66408) (T1 968) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_6_7_n96
        (T0 61808) (T1 5568) (TX 0)
        (TC 440) (IG 0)
      )
      (npu_inst_pe_1_6_7_n97
        (T0 62744) (T1 4632) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_6_7_n98
        (T0 61016) (T1 6360) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_6_7_n99
        (T0 60548) (T1 6828) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_6_7_net3297
        (T0 62444) (T1 4932) (TX 0)
        (TC 4932) (IG 0)
      )
      (npu_inst_pe_1_6_7_net3303
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_67_carry_1_
        (T0 1244) (T1 66132) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_67_carry_2_
        (T0 1700) (T1 65676) (TX 0)
        (TC 540) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_67_carry_3_
        (T0 1380) (T1 65996) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_67_carry_4_
        (T0 1232) (T1 66144) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_67_carry_5_
        (T0 1196) (T1 66180) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_67_carry_6_
        (T0 1196) (T1 66180) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_67_carry_7_
        (T0 1196) (T1 66180) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_7_0_N65
        (T0 59956) (T1 7420) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_7_0_N66
        (T0 59220) (T1 8156) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_7_0_N67
        (T0 58948) (T1 8428) (TX 0)
        (TC 514) (IG 0)
      )
      (npu_inst_pe_1_7_0_N68
        (T0 59732) (T1 7644) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_7_0_N69
        (T0 59844) (T1 7532) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_7_0_N70
        (T0 59844) (T1 7532) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_7_0_N71
        (T0 59844) (T1 7532) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_7_0_N72
        (T0 59844) (T1 7532) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_7_0_N73
        (T0 59956) (T1 7420) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_7_0_N74
        (T0 60012) (T1 7364) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_7_0_N75
        (T0 60464) (T1 6912) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_7_0_N76
        (T0 61252) (T1 6124) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_7_0_N77
        (T0 61548) (T1 5828) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_7_0_N78
        (T0 61552) (T1 5824) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_7_0_N79
        (T0 61552) (T1 5824) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_7_0_N80
        (T0 61552) (T1 5824) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_7_0_N84
        (T0 53486) (T1 13890) (TX 0)
        (TC 3339) (IG 0)
      )
      (npu_inst_pe_1_7_0_N93
        (T0 62704) (T1 4672) (TX 0)
        (TC 1156) (IG 0)
      )
      (npu_inst_pe_1_7_0_N94
        (T0 62128) (T1 5248) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_69_carry_1_
        (T0 66892) (T1 484) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_69_carry_2_
        (T0 66876) (T1 500) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_69_carry_3_
        (T0 67108) (T1 268) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_69_carry_4_
        (T0 67212) (T1 164) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_69_carry_5_
        (T0 67216) (T1 160) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_69_carry_6_
        (T0 67216) (T1 160) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_69_carry_7_
        (T0 67216) (T1 160) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_data_0_
        (T0 65536) (T1 1840) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_data_1_
        (T0 66400) (T1 976) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_acc_0_
        (T0 60828) (T1 6548) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_acc_1_
        (T0 60472) (T1 6904) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_acc_2_
        (T0 60428) (T1 6948) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_acc_3_
        (T0 61192) (T1 6184) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_acc_4_
        (T0 61392) (T1 5984) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_acc_5_
        (T0 61392) (T1 5984) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_acc_6_
        (T0 61392) (T1 5984) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_acc_7_
        (T0 61392) (T1 5984) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_0__0_
        (T0 63104) (T1 4272) (TX 0)
        (TC 294) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_0__1_
        (T0 65312) (T1 2064) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_1__0_
        (T0 67256) (T1 120) (TX 0)
        (TC 8) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_1__1_
        (T0 66800) (T1 576) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_2__0_
        (T0 64616) (T1 2760) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_2__1_
        (T0 64904) (T1 2472) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_3__0_
        (T0 65240) (T1 2136) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_3__1_
        (T0 64088) (T1 3288) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_4__0_
        (T0 66608) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_4__1_
        (T0 64688) (T1 2688) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_5__0_
        (T0 64712) (T1 2664) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_5__1_
        (T0 60166) (T1 7210) (TX 0)
        (TC 255) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_0__0_
        (T0 60272) (T1 7104) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_0__1_
        (T0 60080) (T1 7296) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_1__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_1__1_
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_2__0_
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_2__1_
        (T0 64176) (T1 3200) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_3__0_
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_3__1_
        (T0 64304) (T1 3072) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_4__0_
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_4__1_
        (T0 59696) (T1 7680) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_5__0_
        (T0 64304) (T1 3072) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_5__1_
        (T0 56496) (T1 10880) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_7_0_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_0_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_0_n100
        (T0 59812) (T1 7564) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_7_0_n101
        (T0 60472) (T1 6904) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_7_0_n102
        (T0 60080) (T1 7296) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n103
        (T0 60272) (T1 7104) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_0_n104
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n105
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n106
        (T0 64176) (T1 3200) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n107
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n108
        (T0 64304) (T1 3072) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n109
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_0_n110
        (T0 59696) (T1 7680) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n111
        (T0 65072) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n112
        (T0 56496) (T1 10880) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n113
        (T0 64304) (T1 3072) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_0_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_0_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_0_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_0_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_0_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_0_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_7_0_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_0_n13
        (T0 1840) (T1 65536) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_7_0_n14
        (T0 976) (T1 66400) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_7_0_n15
        (T0 65660) (T1 1716) (TX 0)
        (TC 858) (IG 0)
      )
      (npu_inst_pe_1_7_0_n16
        (T0 65168) (T1 2208) (TX 0)
        (TC 740) (IG 0)
      )
      (npu_inst_pe_1_7_0_n17
        (T0 63872) (T1 3504) (TX 0)
        (TC 604) (IG 0)
      )
      (npu_inst_pe_1_7_0_n18
        (T0 63432) (T1 3944) (TX 0)
        (TC 730) (IG 0)
      )
      (npu_inst_pe_1_7_0_n19
        (T0 62732) (T1 4644) (TX 0)
        (TC 1266) (IG 0)
      )
      (npu_inst_pe_1_7_0_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_0_n20
        (T0 64736) (T1 2640) (TX 0)
        (TC 1250) (IG 0)
      )
      (npu_inst_pe_1_7_0_n21
        (T0 66056) (T1 1320) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_7_0_n22
        (T0 65616) (T1 1760) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_7_0_n23
        (T0 58352) (T1 9024) (TX 0)
        (TC 1856) (IG 0)
      )
      (npu_inst_pe_1_7_0_n24
        (T0 63984) (T1 3392) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_7_0_n25
        (T0 63536) (T1 3840) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_7_0_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_7_0_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_7_0_n28
        (T0 63856) (T1 3520) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_7_0_n29
        (T0 64688) (T1 2688) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_7_0_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_7_0_n30
        (T0 64880) (T1 2496) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_7_0_n31
        (T0 62768) (T1 4608) (TX 0)
        (TC 1284) (IG 0)
      )
      (npu_inst_pe_1_7_0_n32
        (T0 62768) (T1 4608) (TX 0)
        (TC 1124) (IG 0)
      )
      (npu_inst_pe_1_7_0_n33
        (T0 61068) (T1 6308) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_7_0_n34
        (T0 61068) (T1 6308) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_7_0_n35
        (T0 61068) (T1 6308) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_7_0_n36
        (T0 61068) (T1 6308) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_7_0_n37
        (T0 3072) (T1 64304) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_0_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_0_n39
        (T0 10880) (T1 56496) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_7_0_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_0_n41
        (T0 2304) (T1 65072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_0_n43
        (T0 7680) (T1 59696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_0_n45
        (T0 2304) (T1 65072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_0_n47
        (T0 3072) (T1 64304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_0_n49
        (T0 2688) (T1 64688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_7_0_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_0_n51
        (T0 3200) (T1 64176) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_0_n53
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_0_n55
        (T0 384) (T1 66992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_0_n57
        (T0 7104) (T1 60272) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_0_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_7_0_n59
        (T0 7296) (T1 60080) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_0_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_0_n61
        (T0 4220) (T1 63156) (TX 0)
        (TC 912) (IG 0)
      )
      (npu_inst_pe_1_7_0_n62
        (T0 2220) (T1 65156) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_7_0_n63
        (T0 3352) (T1 64024) (TX 0)
        (TC 1022) (IG 0)
      )
      (npu_inst_pe_1_7_0_n64
        (T0 6110) (T1 61266) (TX 0)
        (TC 551) (IG 0)
      )
      (npu_inst_pe_1_7_0_n65
        (T0 640) (T1 66736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n66
        (T0 2240) (T1 65136) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_0_n67
        (T0 1860) (T1 65516) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_7_0_n68
        (T0 2820) (T1 64556) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_7_0_n69
        (T0 2300) (T1 65076) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_7_0_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_0_n70
        (T0 2060) (T1 65316) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_7_0_n71
        (T0 100) (T1 67276) (TX 0)
        (TC 10) (IG 0)
      )
      (npu_inst_pe_1_7_0_n72
        (T0 480) (T1 66896) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_0_n73
        (T0 1380) (T1 65996) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_7_0_n74
        (T0 1720) (T1 65656) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_7_0_n75
        (T0 6308) (T1 61068) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_7_0_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_7_0_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_7_0_n78
        (T0 6308) (T1 61068) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_7_0_n79
        (T0 6308) (T1 61068) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_7_0_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_0_n80
        (T0 6308) (T1 61068) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_7_0_n81
        (T0 6512) (T1 60864) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_0_n82
        (T0 7268) (T1 60108) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_7_0_n83
        (T0 7564) (T1 59812) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_7_0_n84
        (T0 6904) (T1 60472) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_7_0_n85
        (T0 55918) (T1 11458) (TX 0)
        (TC 3215) (IG 0)
      )
      (npu_inst_pe_1_7_0_n86
        (T0 64712) (T1 2664) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_7_0_n87
        (T0 60162) (T1 7214) (TX 0)
        (TC 255) (IG 0)
      )
      (npu_inst_pe_1_7_0_n88
        (T0 66608) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n89
        (T0 64688) (T1 2688) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_0_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_0_n90
        (T0 65240) (T1 2136) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_0_n91
        (T0 64088) (T1 3288) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_0_n92
        (T0 64616) (T1 2760) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_7_0_n93
        (T0 64904) (T1 2472) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_7_0_n94
        (T0 67256) (T1 120) (TX 0)
        (TC 8) (IG 0)
      )
      (npu_inst_pe_1_7_0_n95
        (T0 66800) (T1 576) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_0_n96
        (T0 63104) (T1 4272) (TX 0)
        (TC 294) (IG 0)
      )
      (npu_inst_pe_1_7_0_n97
        (T0 64832) (T1 2544) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_7_0_n98
        (T0 60864) (T1 6512) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_0_n99
        (T0 60108) (T1 7268) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_7_0_net3274
        (T0 60432) (T1 6944) (TX 0)
        (TC 6944) (IG 0)
      )
      (npu_inst_pe_1_7_0_net3280
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_7_0_o_data_h_0_
        (T0 63156) (T1 4220) (TX 0)
        (TC 882) (IG 0)
      )
      (npu_inst_pe_1_7_0_o_data_h_1_
        (T0 64508) (T1 2868) (TX 0)
        (TC 1020) (IG 0)
      )
      (npu_inst_pe_1_7_0_sub_67_carry_1_
        (T0 1356) (T1 66020) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_7_0_sub_67_carry_2_
        (T0 1792) (T1 65584) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_7_0_sub_67_carry_3_
        (T0 1636) (T1 65740) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_7_0_sub_67_carry_4_
        (T0 1548) (T1 65828) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_7_0_sub_67_carry_5_
        (T0 1548) (T1 65828) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_7_0_sub_67_carry_6_
        (T0 1548) (T1 65828) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_7_0_sub_67_carry_7_
        (T0 1548) (T1 65828) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_7_1_N65
        (T0 56604) (T1 10772) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_7_1_N66
        (T0 57652) (T1 9724) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_7_1_N67
        (T0 56892) (T1 10484) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_7_1_N68
        (T0 58132) (T1 9244) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_7_1_N69
        (T0 59180) (T1 8196) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_7_1_N70
        (T0 59180) (T1 8196) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_7_1_N71
        (T0 59180) (T1 8196) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_7_1_N72
        (T0 59180) (T1 8196) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_7_1_N73
        (T0 56604) (T1 10772) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_7_1_N74
        (T0 58012) (T1 9364) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_7_1_N75
        (T0 58292) (T1 9084) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_1_N76
        (T0 59728) (T1 7648) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_7_1_N77
        (T0 60860) (T1 6516) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_7_1_N78
        (T0 60860) (T1 6516) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_7_1_N79
        (T0 60860) (T1 6516) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_7_1_N80
        (T0 60860) (T1 6516) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_7_1_N84
        (T0 53486) (T1 13890) (TX 0)
        (TC 3339) (IG 0)
      )
      (npu_inst_pe_1_7_1_N93
        (T0 64448) (T1 2928) (TX 0)
        (TC 484) (IG 0)
      )
      (npu_inst_pe_1_7_1_N94
        (T0 63792) (T1 3584) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_69_carry_1_
        (T0 66900) (T1 476) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_69_carry_2_
        (T0 66944) (T1 432) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_69_carry_3_
        (T0 67156) (T1 220) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_69_carry_4_
        (T0 67196) (T1 180) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_69_carry_5_
        (T0 67196) (T1 180) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_69_carry_6_
        (T0 67196) (T1 180) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_69_carry_7_
        (T0 67196) (T1 180) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_data_0_
        (T0 65520) (T1 1856) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_data_1_
        (T0 66356) (T1 1020) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_acc_0_
        (T0 57508) (T1 9868) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_acc_1_
        (T0 58644) (T1 8732) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_acc_2_
        (T0 58284) (T1 9092) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_acc_3_
        (T0 59588) (T1 7788) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_acc_4_
        (T0 60680) (T1 6696) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_acc_5_
        (T0 60680) (T1 6696) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_acc_6_
        (T0 60680) (T1 6696) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_acc_7_
        (T0 60680) (T1 6696) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_0__0_
        (T0 63848) (T1 3528) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_0__1_
        (T0 64808) (T1 2568) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_1__0_
        (T0 67208) (T1 168) (TX 0)
        (TC 10) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_1__1_
        (T0 67112) (T1 264) (TX 0)
        (TC 8) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_2__0_
        (T0 64952) (T1 2424) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_2__1_
        (T0 65624) (T1 1752) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_3__0_
        (T0 64496) (T1 2880) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_3__1_
        (T0 64568) (T1 2808) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_4__0_
        (T0 66192) (T1 1184) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_4__1_
        (T0 65000) (T1 2376) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_5__0_
        (T0 64166) (T1 3210) (TX 0)
        (TC 223) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_5__1_
        (T0 60704) (T1 6672) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_0__0_
        (T0 65408) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_0__1_
        (T0 64304) (T1 3072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_1__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_1__1_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_2__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_2__1_
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_3__0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_3__1_
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_4__0_
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_4__1_
        (T0 62000) (T1 5376) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_5__0_
        (T0 64304) (T1 3072) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_5__1_
        (T0 59312) (T1 8064) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_7_1_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_1_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_1_n100
        (T0 58104) (T1 9272) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_7_1_n101
        (T0 57156) (T1 10220) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_7_1_n102
        (T0 64304) (T1 3072) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n103
        (T0 65408) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_n104
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n105
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n106
        (T0 62768) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n107
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n108
        (T0 66992) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n109
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_1_n110
        (T0 62000) (T1 5376) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n111
        (T0 64688) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_1_n112
        (T0 59312) (T1 8064) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n113
        (T0 64304) (T1 3072) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_1_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_1_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_1_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_1_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_1_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_1_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_7_1_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_1_n13
        (T0 1856) (T1 65520) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_7_1_n14
        (T0 1020) (T1 66356) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_7_1_n15
        (T0 65244) (T1 2132) (TX 0)
        (TC 880) (IG 0)
      )
      (npu_inst_pe_1_7_1_n16
        (T0 64964) (T1 2412) (TX 0)
        (TC 666) (IG 0)
      )
      (npu_inst_pe_1_7_1_n17
        (T0 64220) (T1 3156) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_7_1_n18
        (T0 63596) (T1 3780) (TX 0)
        (TC 568) (IG 0)
      )
      (npu_inst_pe_1_7_1_n19
        (T0 62852) (T1 4524) (TX 0)
        (TC 1106) (IG 0)
      )
      (npu_inst_pe_1_7_1_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_1_n20
        (T0 65096) (T1 2280) (TX 0)
        (TC 1058) (IG 0)
      )
      (npu_inst_pe_1_7_1_n21
        (T0 65720) (T1 1656) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_7_1_n22
        (T0 65352) (T1 2024) (TX 0)
        (TC 606) (IG 0)
      )
      (npu_inst_pe_1_7_1_n23
        (T0 60656) (T1 6720) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_7_1_n24
        (T0 64880) (T1 2496) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_7_1_n25
        (T0 65840) (T1 1536) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_7_1_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_7_1_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_7_1_n28
        (T0 65520) (T1 1856) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_7_1_n29
        (T0 64496) (T1 2880) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_7_1_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_7_1_n30
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n31
        (T0 65408) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_n32
        (T0 65408) (T1 1968) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_n33
        (T0 60380) (T1 6996) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_1_n34
        (T0 60380) (T1 6996) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_1_n35
        (T0 60380) (T1 6996) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_1_n36
        (T0 60380) (T1 6996) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_1_n37
        (T0 3072) (T1 64304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_1_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_1_n39
        (T0 8064) (T1 59312) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_7_1_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_1_n41
        (T0 2688) (T1 64688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_1_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_1_n43
        (T0 5376) (T1 62000) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_1_n45
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_1_n47
        (T0 384) (T1 66992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_1_n49
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_7_1_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_1_n51
        (T0 4608) (T1 62768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_1_n53
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_1_n55
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_1_n57
        (T0 1968) (T1 65408) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_pe_1_7_1_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_7_1_n59
        (T0 3072) (T1 64304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_1_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_1_n61
        (T0 3824) (T1 63552) (TX 0)
        (TC 812) (IG 0)
      )
      (npu_inst_pe_1_7_1_n62
        (T0 2702) (T1 64674) (TX 0)
        (TC 255) (IG 0)
      )
      (npu_inst_pe_1_7_1_n63
        (T0 2980) (T1 64396) (TX 0)
        (TC 892) (IG 0)
      )
      (npu_inst_pe_1_7_1_n64
        (T0 5640) (T1 61736) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_7_1_n65
        (T0 992) (T1 66384) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_1_n66
        (T0 2060) (T1 65316) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_7_1_n67
        (T0 2480) (T1 64896) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_7_1_n68
        (T0 2340) (T1 65036) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_7_1_n69
        (T0 2020) (T1 65356) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_7_1_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_1_n70
        (T0 1460) (T1 65916) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_7_1_n71
        (T0 140) (T1 67236) (TX 0)
        (TC 14) (IG 0)
      )
      (npu_inst_pe_1_7_1_n72
        (T0 220) (T1 67156) (TX 0)
        (TC 22) (IG 0)
      )
      (npu_inst_pe_1_7_1_n73
        (T0 760) (T1 66616) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_7_1_n74
        (T0 1740) (T1 65636) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_1_n75
        (T0 6996) (T1 60380) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_1_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_7_1_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_7_1_n78
        (T0 6996) (T1 60380) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_1_n79
        (T0 6996) (T1 60380) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_1_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_1_n80
        (T0 6996) (T1 60380) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_1_n81
        (T0 8088) (T1 59288) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_7_1_n82
        (T0 9416) (T1 57960) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_7_1_n83
        (T0 9272) (T1 58104) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_7_1_n84
        (T0 10220) (T1 57156) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_7_1_n85
        (T0 55918) (T1 11458) (TX 0)
        (TC 3215) (IG 0)
      )
      (npu_inst_pe_1_7_1_n86
        (T0 64162) (T1 3214) (TX 0)
        (TC 223) (IG 0)
      )
      (npu_inst_pe_1_7_1_n87
        (T0 60704) (T1 6672) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_7_1_n88
        (T0 66192) (T1 1184) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_1_n89
        (T0 65000) (T1 2376) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_1_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_1_n90
        (T0 64496) (T1 2880) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_7_1_n91
        (T0 64568) (T1 2808) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_1_n92
        (T0 64952) (T1 2424) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_7_1_n93
        (T0 65624) (T1 1752) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_7_1_n94
        (T0 67208) (T1 168) (TX 0)
        (TC 10) (IG 0)
      )
      (npu_inst_pe_1_7_1_n95
        (T0 67112) (T1 264) (TX 0)
        (TC 8) (IG 0)
      )
      (npu_inst_pe_1_7_1_n96
        (T0 64328) (T1 3048) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_7_1_n97
        (T0 64808) (T1 2568) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_7_1_n98
        (T0 59288) (T1 8088) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_7_1_n99
        (T0 57960) (T1 9416) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_7_1_net3251
        (T0 60432) (T1 6944) (TX 0)
        (TC 6944) (IG 0)
      )
      (npu_inst_pe_1_7_1_net3257
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_67_carry_1_
        (T0 1380) (T1 65996) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_67_carry_2_
        (T0 1696) (T1 65680) (TX 0)
        (TC 470) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_67_carry_3_
        (T0 1544) (T1 65832) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_67_carry_4_
        (T0 1500) (T1 65876) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_67_carry_5_
        (T0 1500) (T1 65876) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_67_carry_6_
        (T0 1500) (T1 65876) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_67_carry_7_
        (T0 1500) (T1 65876) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_7_2_N65
        (T0 62220) (T1 5156) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_7_2_N66
        (T0 61304) (T1 6072) (TX 0)
        (TC 648) (IG 0)
      )
      (npu_inst_pe_1_7_2_N67
        (T0 61544) (T1 5832) (TX 0)
        (TC 552) (IG 0)
      )
      (npu_inst_pe_1_7_2_N68
        (T0 62340) (T1 5036) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_7_2_N69
        (T0 62852) (T1 4524) (TX 0)
        (TC 452) (IG 0)
      )
      (npu_inst_pe_1_7_2_N70
        (T0 62852) (T1 4524) (TX 0)
        (TC 452) (IG 0)
      )
      (npu_inst_pe_1_7_2_N71
        (T0 62852) (T1 4524) (TX 0)
        (TC 452) (IG 0)
      )
      (npu_inst_pe_1_7_2_N72
        (T0 62852) (T1 4524) (TX 0)
        (TC 452) (IG 0)
      )
      (npu_inst_pe_1_7_2_N73
        (T0 62220) (T1 5156) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_7_2_N74
        (T0 61944) (T1 5432) (TX 0)
        (TC 570) (IG 0)
      )
      (npu_inst_pe_1_7_2_N75
        (T0 63132) (T1 4244) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_2_N76
        (T0 64104) (T1 3272) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_7_2_N77
        (T0 64732) (T1 2644) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_7_2_N78
        (T0 64736) (T1 2640) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_7_2_N79
        (T0 64736) (T1 2640) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_7_2_N80
        (T0 64736) (T1 2640) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_7_2_N84
        (T0 56574) (T1 10802) (TX 0)
        (TC 2309) (IG 0)
      )
      (npu_inst_pe_1_7_2_N93
        (T0 63600) (T1 3776) (TX 0)
        (TC 642) (IG 0)
      )
      (npu_inst_pe_1_7_2_N94
        (T0 65164) (T1 2212) (TX 0)
        (TC 1000) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_69_carry_1_
        (T0 66780) (T1 596) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_69_carry_2_
        (T0 66856) (T1 520) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_69_carry_3_
        (T0 67064) (T1 312) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_69_carry_4_
        (T0 67148) (T1 228) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_69_carry_5_
        (T0 67152) (T1 224) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_69_carry_6_
        (T0 67152) (T1 224) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_69_carry_7_
        (T0 67152) (T1 224) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_data_0_
        (T0 65456) (T1 1920) (TX 0)
        (TC 562) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_data_1_
        (T0 66220) (T1 1156) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_acc_0_
        (T0 62948) (T1 4428) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_acc_1_
        (T0 62656) (T1 4720) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_acc_2_
        (T0 63028) (T1 4348) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_acc_3_
        (T0 63960) (T1 3416) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_acc_4_
        (T0 64512) (T1 2864) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_acc_5_
        (T0 64512) (T1 2864) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_acc_6_
        (T0 64512) (T1 2864) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_acc_7_
        (T0 64512) (T1 2864) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_0__0_
        (T0 62456) (T1 4920) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_0__1_
        (T0 64448) (T1 2928) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_1__0_
        (T0 67160) (T1 216) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_1__1_
        (T0 66264) (T1 1112) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_2__0_
        (T0 64512) (T1 2864) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_2__1_
        (T0 66368) (T1 1008) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_3__0_
        (T0 64184) (T1 3192) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_3__1_
        (T0 63488) (T1 3888) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_4__0_
        (T0 65816) (T1 1560) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_4__1_
        (T0 64688) (T1 2688) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_5__0_
        (T0 64248) (T1 3128) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_5__1_
        (T0 59952) (T1 7424) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_0__0_
        (T0 63992) (T1 3384) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_0__1_
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_1__0_
        (T0 67232) (T1 144) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_1__1_
        (T0 66512) (T1 864) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_2__0_
        (T0 64810) (T1 2566) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_2__1_
        (T0 62624) (T1 4752) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_3__0_
        (T0 64574) (T1 2802) (TX 0)
        (TC 63) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_3__1_
        (T0 66728) (T1 648) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_4__0_
        (T0 66632) (T1 744) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_4__1_
        (T0 66608) (T1 768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_5__0_
        (T0 63920) (T1 3456) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_5__1_
        (T0 61366) (T1 6010) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_7_2_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_2_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_2_n100
        (T0 61960) (T1 5416) (TX 0)
        (TC 534) (IG 0)
      )
      (npu_inst_pe_1_7_2_n101
        (T0 62532) (T1 4844) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_7_2_n102
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_2_n103
        (T0 63992) (T1 3384) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_2_n104
        (T0 66512) (T1 864) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n105
        (T0 67232) (T1 144) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_7_2_n106
        (T0 62624) (T1 4752) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_2_n107
        (T0 64806) (T1 2570) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_2_n108
        (T0 66728) (T1 648) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n109
        (T0 64570) (T1 2806) (TX 0)
        (TC 63) (IG 0)
      )
      (npu_inst_pe_1_7_2_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_2_n110
        (T0 66608) (T1 768) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n111
        (T0 66632) (T1 744) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n112
        (T0 61362) (T1 6014) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_2_n113
        (T0 63920) (T1 3456) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_2_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_2_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_2_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_2_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_2_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_2_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_7_2_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_2_n13
        (T0 1920) (T1 65456) (TX 0)
        (TC 562) (IG 0)
      )
      (npu_inst_pe_1_7_2_n14
        (T0 1156) (T1 66220) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_7_2_n15
        (T0 65048) (T1 2328) (TX 0)
        (TC 964) (IG 0)
      )
      (npu_inst_pe_1_7_2_n16
        (T0 64332) (T1 3044) (TX 0)
        (TC 954) (IG 0)
      )
      (npu_inst_pe_1_7_2_n17
        (T0 63740) (T1 3636) (TX 0)
        (TC 882) (IG 0)
      )
      (npu_inst_pe_1_7_2_n18
        (T0 63236) (T1 4140) (TX 0)
        (TC 878) (IG 0)
      )
      (npu_inst_pe_1_7_2_n19
        (T0 62336) (T1 5040) (TX 0)
        (TC 1176) (IG 0)
      )
      (npu_inst_pe_1_7_2_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_2_n20
        (T0 64928) (T1 2448) (TX 0)
        (TC 1130) (IG 0)
      )
      (npu_inst_pe_1_7_2_n21
        (T0 65132) (T1 2244) (TX 0)
        (TC 598) (IG 0)
      )
      (npu_inst_pe_1_7_2_n22
        (T0 64904) (T1 2472) (TX 0)
        (TC 656) (IG 0)
      )
      (npu_inst_pe_1_7_2_n23
        (T0 64052) (T1 3324) (TX 0)
        (TC 1278) (IG 0)
      )
      (npu_inst_pe_1_7_2_n24
        (T0 64676) (T1 2700) (TX 0)
        (TC 1278) (IG 0)
      )
      (npu_inst_pe_1_7_2_n25
        (T0 66764) (T1 612) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_2_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_7_2_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_7_2_n28
        (T0 66068) (T1 1308) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_7_2_n29
        (T0 65276) (T1 2100) (TX 0)
        (TC 860) (IG 0)
      )
      (npu_inst_pe_1_7_2_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_7_2_n30
        (T0 64694) (T1 2682) (TX 0)
        (TC 163) (IG 0)
      )
      (npu_inst_pe_1_7_2_n31
        (T0 64628) (T1 2748) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_7_2_n32
        (T0 64040) (T1 3336) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_7_2_n33
        (T0 64188) (T1 3188) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_2_n34
        (T0 64188) (T1 3188) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_2_n35
        (T0 64188) (T1 3188) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_2_n36
        (T0 64188) (T1 3188) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_2_n37
        (T0 3456) (T1 63920) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_2_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_2_n39
        (T0 6014) (T1 61362) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_2_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_7_2_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_2_n41
        (T0 744) (T1 66632) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_2_n43
        (T0 768) (T1 66608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_2_n45
        (T0 2806) (T1 64570) (TX 0)
        (TC 63) (IG 0)
      )
      (npu_inst_pe_1_7_2_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_2_n47
        (T0 648) (T1 66728) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_2_n49
        (T0 2570) (T1 64806) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_2_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_7_2_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_2_n51
        (T0 4752) (T1 62624) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_2_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_2_n53
        (T0 144) (T1 67232) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_7_2_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_2_n55
        (T0 864) (T1 66512) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_2_n57
        (T0 3384) (T1 63992) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_2_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_7_2_n59
        (T0 360) (T1 67016) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_2_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_2_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_2_n61
        (T0 4416) (T1 62960) (TX 0)
        (TC 1020) (IG 0)
      )
      (npu_inst_pe_1_7_2_n62
        (T0 2612) (T1 64764) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_7_2_n63
        (T0 2956) (T1 64420) (TX 0)
        (TC 1014) (IG 0)
      )
      (npu_inst_pe_1_7_2_n64
        (T0 6272) (T1 61104) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_7_2_n65
        (T0 1300) (T1 66076) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_7_2_n66
        (T0 2320) (T1 65056) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_7_2_n67
        (T0 2660) (T1 64716) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_7_2_n68
        (T0 3240) (T1 64136) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_7_2_n69
        (T0 2392) (T1 64984) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_7_2_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_2_n70
        (T0 840) (T1 66536) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_7_2_n71
        (T0 180) (T1 67196) (TX 0)
        (TC 18) (IG 0)
      )
      (npu_inst_pe_1_7_2_n72
        (T0 932) (T1 66444) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_2_n73
        (T0 2320) (T1 65056) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_7_2_n74
        (T0 2040) (T1 65336) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_7_2_n75
        (T0 3188) (T1 64188) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_2_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_7_2_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_7_2_n78
        (T0 3188) (T1 64188) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_2_n79
        (T0 3188) (T1 64188) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_2_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_2_n80
        (T0 3188) (T1 64188) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_2_n81
        (T0 3752) (T1 63624) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_7_2_n82
        (T0 4628) (T1 62748) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_7_2_n83
        (T0 5416) (T1 61960) (TX 0)
        (TC 534) (IG 0)
      )
      (npu_inst_pe_1_7_2_n84
        (T0 4844) (T1 62532) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_7_2_n85
        (T0 59198) (T1 8178) (TX 0)
        (TC 2159) (IG 0)
      )
      (npu_inst_pe_1_7_2_n86
        (T0 64248) (T1 3128) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_2_n87
        (T0 59952) (T1 7424) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_7_2_n88
        (T0 65816) (T1 1560) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_7_2_n89
        (T0 64688) (T1 2688) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_7_2_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_2_n90
        (T0 64184) (T1 3192) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_7_2_n91
        (T0 63488) (T1 3888) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_7_2_n92
        (T0 64512) (T1 2864) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_2_n93
        (T0 66368) (T1 1008) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_7_2_n94
        (T0 67160) (T1 216) (TX 0)
        (TC 12) (IG 0)
      )
      (npu_inst_pe_1_7_2_n95
        (T0 66264) (T1 1112) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_7_2_n96
        (T0 62456) (T1 4920) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_7_2_n97
        (T0 64896) (T1 2480) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_2_n98
        (T0 63624) (T1 3752) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_7_2_n99
        (T0 62748) (T1 4628) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_7_2_net3228
        (T0 61976) (T1 5400) (TX 0)
        (TC 5400) (IG 0)
      )
      (npu_inst_pe_1_7_2_net3234
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_67_carry_1_
        (T0 1324) (T1 66052) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_67_carry_2_
        (T0 1916) (T1 65460) (TX 0)
        (TC 574) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_67_carry_3_
        (T0 1700) (T1 65676) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_67_carry_4_
        (T0 1660) (T1 65716) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_67_carry_5_
        (T0 1660) (T1 65716) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_67_carry_6_
        (T0 1660) (T1 65716) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_67_carry_7_
        (T0 1660) (T1 65716) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_7_3_N65
        (T0 61456) (T1 5920) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_7_3_N66
        (T0 60604) (T1 6772) (TX 0)
        (TC 686) (IG 0)
      )
      (npu_inst_pe_1_7_3_N67
        (T0 61328) (T1 6048) (TX 0)
        (TC 560) (IG 0)
      )
      (npu_inst_pe_1_7_3_N68
        (T0 61436) (T1 5940) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_7_3_N69
        (T0 61640) (T1 5736) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_7_3_N70
        (T0 62088) (T1 5288) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_7_3_N71
        (T0 62092) (T1 5284) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_7_3_N72
        (T0 62092) (T1 5284) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_7_3_N73
        (T0 61456) (T1 5920) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_7_3_N74
        (T0 61112) (T1 6264) (TX 0)
        (TC 588) (IG 0)
      )
      (npu_inst_pe_1_7_3_N75
        (T0 62576) (T1 4800) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_7_3_N76
        (T0 62900) (T1 4476) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_7_3_N77
        (T0 63180) (T1 4196) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_3_N78
        (T0 63676) (T1 3700) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_7_3_N79
        (T0 63684) (T1 3692) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_7_3_N80
        (T0 63684) (T1 3692) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_7_3_N84
        (T0 56574) (T1 10802) (TX 0)
        (TC 2309) (IG 0)
      )
      (npu_inst_pe_1_7_3_N93
        (T0 64524) (T1 2852) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_7_3_N94
        (T0 65724) (T1 1652) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_69_carry_1_
        (T0 66780) (T1 596) (TX 0)
        (TC 294) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_69_carry_2_
        (T0 66664) (T1 712) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_69_carry_3_
        (T0 66996) (T1 380) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_69_carry_4_
        (T0 67092) (T1 284) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_69_carry_5_
        (T0 67124) (T1 252) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_69_carry_6_
        (T0 67128) (T1 248) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_69_carry_7_
        (T0 67128) (T1 248) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_data_0_
        (T0 65540) (T1 1836) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_data_1_
        (T0 66116) (T1 1260) (TX 0)
        (TC 468) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_acc_0_
        (T0 62100) (T1 5276) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_acc_1_
        (T0 61544) (T1 5832) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_acc_2_
        (T0 62528) (T1 4848) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_acc_3_
        (T0 62712) (T1 4664) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_acc_4_
        (T0 62960) (T1 4416) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_acc_5_
        (T0 63432) (T1 3944) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_acc_6_
        (T0 63436) (T1 3940) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_acc_7_
        (T0 63436) (T1 3940) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_0__0_
        (T0 62552) (T1 4824) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_0__1_
        (T0 63384) (T1 3992) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_1__0_
        (T0 66800) (T1 576) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_1__1_
        (T0 66168) (T1 1208) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_2__0_
        (T0 64488) (T1 2888) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_2__1_
        (T0 65448) (T1 1928) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_3__0_
        (T0 64592) (T1 2784) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_3__1_
        (T0 63152) (T1 4224) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_4__0_
        (T0 65840) (T1 1536) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_4__1_
        (T0 64112) (T1 3264) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_5__0_
        (T0 64632) (T1 2744) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_5__1_
        (T0 59648) (T1 7728) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_0__0_
        (T0 64784) (T1 2592) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_0__1_
        (T0 66368) (T1 1008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_1__0_
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_1__1_
        (T0 66368) (T1 1008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_2__0_
        (T0 64928) (T1 2448) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_2__1_
        (T0 66320) (T1 1056) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_3__0_
        (T0 67232) (T1 144) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_3__1_
        (T0 64310) (T1 3066) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_4__0_
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_4__1_
        (T0 66656) (T1 720) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_5__0_
        (T0 66608) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_5__1_
        (T0 64054) (T1 3322) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_7_3_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_3_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_3_n100
        (T0 61020) (T1 6356) (TX 0)
        (TC 544) (IG 0)
      )
      (npu_inst_pe_1_7_3_n101
        (T0 61804) (T1 5572) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_7_3_n102
        (T0 66368) (T1 1008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_3_n103
        (T0 64784) (T1 2592) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_3_n104
        (T0 66368) (T1 1008) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_3_n105
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_3_n106
        (T0 66320) (T1 1056) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_3_n107
        (T0 64928) (T1 2448) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_3_n108
        (T0 64306) (T1 3070) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_3_n109
        (T0 67232) (T1 144) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_7_3_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_3_n110
        (T0 66656) (T1 720) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_3_n111
        (T0 67016) (T1 360) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_3_n112
        (T0 64050) (T1 3326) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_3_n113
        (T0 66608) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_3_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_3_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_3_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_3_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_3_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_3_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_7_3_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_3_n13
        (T0 1836) (T1 65540) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_7_3_n14
        (T0 1260) (T1 66116) (TX 0)
        (TC 468) (IG 0)
      )
      (npu_inst_pe_1_7_3_n15
        (T0 65252) (T1 2124) (TX 0)
        (TC 1052) (IG 0)
      )
      (npu_inst_pe_1_7_3_n16
        (T0 64524) (T1 2852) (TX 0)
        (TC 1016) (IG 0)
      )
      (npu_inst_pe_1_7_3_n17
        (T0 63608) (T1 3768) (TX 0)
        (TC 872) (IG 0)
      )
      (npu_inst_pe_1_7_3_n18
        (T0 63212) (T1 4164) (TX 0)
        (TC 902) (IG 0)
      )
      (npu_inst_pe_1_7_3_n19
        (T0 62120) (T1 5256) (TX 0)
        (TC 1338) (IG 0)
      )
      (npu_inst_pe_1_7_3_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_3_n20
        (T0 64044) (T1 3332) (TX 0)
        (TC 1318) (IG 0)
      )
      (npu_inst_pe_1_7_3_n21
        (T0 64776) (T1 2600) (TX 0)
        (TC 812) (IG 0)
      )
      (npu_inst_pe_1_7_3_n22
        (T0 64692) (T1 2684) (TX 0)
        (TC 780) (IG 0)
      )
      (npu_inst_pe_1_7_3_n23
        (T0 65420) (T1 1956) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_7_3_n24
        (T0 65380) (T1 1996) (TX 0)
        (TC 856) (IG 0)
      )
      (npu_inst_pe_1_7_3_n25
        (T0 66368) (T1 1008) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_3_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_7_3_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_7_3_n28
        (T0 66040) (T1 1336) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_7_3_n29
        (T0 66812) (T1 564) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_7_3_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_7_3_n30
        (T0 66080) (T1 1296) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_7_3_n31
        (T0 64856) (T1 2520) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_3_n32
        (T0 64568) (T1 2808) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_7_3_n33
        (T0 63216) (T1 4160) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_3_n34
        (T0 63216) (T1 4160) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_3_n35
        (T0 63212) (T1 4164) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_7_3_n36
        (T0 62740) (T1 4636) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_7_3_n37
        (T0 768) (T1 66608) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_3_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_3_n39
        (T0 3326) (T1 64050) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_3_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_7_3_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_3_n41
        (T0 360) (T1 67016) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_3_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_3_n43
        (T0 720) (T1 66656) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_3_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_3_n45
        (T0 144) (T1 67232) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_7_3_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_3_n47
        (T0 3070) (T1 64306) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_3_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_3_n49
        (T0 2448) (T1 64928) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_3_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_7_3_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_3_n51
        (T0 1056) (T1 66320) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_3_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_3_n53
        (T0 360) (T1 67016) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_3_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_3_n55
        (T0 1008) (T1 66368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_3_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_3_n57
        (T0 2592) (T1 64784) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_3_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_7_3_n59
        (T0 1008) (T1 66368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_3_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_3_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_3_n61
        (T0 4360) (T1 63016) (TX 0)
        (TC 1124) (IG 0)
      )
      (npu_inst_pe_1_7_3_n62
        (T0 2292) (T1 65084) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_7_3_n63
        (T0 3580) (T1 63796) (TX 0)
        (TC 1076) (IG 0)
      )
      (npu_inst_pe_1_7_3_n64
        (T0 6520) (T1 60856) (TX 0)
        (TC 604) (IG 0)
      )
      (npu_inst_pe_1_7_3_n65
        (T0 1280) (T1 66096) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_3_n66
        (T0 2720) (T1 64656) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_7_3_n67
        (T0 2320) (T1 65056) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_7_3_n68
        (T0 3520) (T1 63856) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_7_3_n69
        (T0 2412) (T1 64964) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_7_3_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_3_n70
        (T0 1692) (T1 65684) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_7_3_n71
        (T0 480) (T1 66896) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_3_n72
        (T0 1012) (T1 66364) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_7_3_n73
        (T0 2240) (T1 65136) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_3_n74
        (T0 3300) (T1 64076) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_7_3_n75
        (T0 4160) (T1 63216) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_3_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_7_3_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_7_3_n78
        (T0 4160) (T1 63216) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_3_n79
        (T0 4164) (T1 63212) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_7_3_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_3_n80
        (T0 4636) (T1 62740) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_7_3_n81
        (T0 4884) (T1 62492) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_3_n82
        (T0 5068) (T1 62308) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_3_n83
        (T0 6356) (T1 61020) (TX 0)
        (TC 544) (IG 0)
      )
      (npu_inst_pe_1_7_3_n84
        (T0 5572) (T1 61804) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_7_3_n85
        (T0 59198) (T1 8178) (TX 0)
        (TC 2159) (IG 0)
      )
      (npu_inst_pe_1_7_3_n86
        (T0 64632) (T1 2744) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_7_3_n87
        (T0 59648) (T1 7728) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_7_3_n88
        (T0 65840) (T1 1536) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_3_n89
        (T0 64112) (T1 3264) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_7_3_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_3_n90
        (T0 64592) (T1 2784) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_3_n91
        (T0 63152) (T1 4224) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_7_3_n92
        (T0 64488) (T1 2888) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_3_n93
        (T0 65448) (T1 1928) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_7_3_n94
        (T0 66800) (T1 576) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_7_3_n95
        (T0 66168) (T1 1208) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_7_3_n96
        (T0 62520) (T1 4856) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_7_3_n97
        (T0 63384) (T1 3992) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_3_n98
        (T0 62492) (T1 4884) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_3_n99
        (T0 62308) (T1 5068) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_3_net3205
        (T0 61976) (T1 5400) (TX 0)
        (TC 5400) (IG 0)
      )
      (npu_inst_pe_1_7_3_net3211
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_67_carry_1_
        (T0 1240) (T1 66136) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_67_carry_2_
        (T0 1720) (T1 65656) (TX 0)
        (TC 602) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_67_carry_3_
        (T0 1460) (T1 65916) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_67_carry_4_
        (T0 1368) (T1 66008) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_67_carry_5_
        (T0 1344) (T1 66032) (TX 0)
        (TC 440) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_67_carry_6_
        (T0 1344) (T1 66032) (TX 0)
        (TC 440) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_67_carry_7_
        (T0 1344) (T1 66032) (TX 0)
        (TC 440) (IG 0)
      )
      (npu_inst_pe_1_7_4_N65
        (T0 60964) (T1 6412) (TX 0)
        (TC 482) (IG 0)
      )
      (npu_inst_pe_1_7_4_N66
        (T0 60380) (T1 6996) (TX 0)
        (TC 686) (IG 0)
      )
      (npu_inst_pe_1_7_4_N67
        (T0 60676) (T1 6700) (TX 0)
        (TC 542) (IG 0)
      )
      (npu_inst_pe_1_7_4_N68
        (T0 60488) (T1 6888) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_7_4_N69
        (T0 61296) (T1 6080) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_7_4_N70
        (T0 61312) (T1 6064) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_7_4_N71
        (T0 61312) (T1 6064) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_7_4_N72
        (T0 61312) (T1 6064) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_7_4_N73
        (T0 60964) (T1 6412) (TX 0)
        (TC 482) (IG 0)
      )
      (npu_inst_pe_1_7_4_N74
        (T0 60848) (T1 6528) (TX 0)
        (TC 594) (IG 0)
      )
      (npu_inst_pe_1_7_4_N75
        (T0 61816) (T1 5560) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_7_4_N76
        (T0 61824) (T1 5552) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_4_N77
        (T0 62672) (T1 4704) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_4_N78
        (T0 62792) (T1 4584) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_7_4_N79
        (T0 62792) (T1 4584) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_7_4_N80
        (T0 62792) (T1 4584) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_7_4_N84
        (T0 57510) (T1 9866) (TX 0)
        (TC 2069) (IG 0)
      )
      (npu_inst_pe_1_7_4_N93
        (T0 63612) (T1 3764) (TX 0)
        (TC 566) (IG 0)
      )
      (npu_inst_pe_1_7_4_N94
        (T0 65652) (T1 1724) (TX 0)
        (TC 560) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_69_carry_1_
        (T0 66744) (T1 632) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_69_carry_2_
        (T0 66568) (T1 808) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_69_carry_3_
        (T0 66916) (T1 460) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_69_carry_4_
        (T0 67044) (T1 332) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_69_carry_5_
        (T0 67104) (T1 272) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_69_carry_6_
        (T0 67104) (T1 272) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_69_carry_7_
        (T0 67104) (T1 272) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_data_0_
        (T0 65444) (T1 1932) (TX 0)
        (TC 594) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_data_1_
        (T0 66052) (T1 1324) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_acc_0_
        (T0 61632) (T1 5744) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_acc_1_
        (T0 61188) (T1 6188) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_acc_2_
        (T0 61704) (T1 5672) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_acc_3_
        (T0 61620) (T1 5756) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_acc_4_
        (T0 62460) (T1 4916) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_acc_5_
        (T0 62520) (T1 4856) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_acc_6_
        (T0 62520) (T1 4856) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_acc_7_
        (T0 62520) (T1 4856) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_0__0_
        (T0 62856) (T1 4520) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_0__1_
        (T0 62640) (T1 4736) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_1__0_
        (T0 66392) (T1 984) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_1__1_
        (T0 65760) (T1 1616) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_2__0_
        (T0 64928) (T1 2448) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_2__1_
        (T0 65984) (T1 1392) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_3__0_
        (T0 64616) (T1 2760) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_3__1_
        (T0 63224) (T1 4152) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_4__0_
        (T0 65096) (T1 2280) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_4__1_
        (T0 63392) (T1 3984) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_5__0_
        (T0 64688) (T1 2688) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_5__1_
        (T0 59456) (T1 7920) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_0__0_
        (T0 64976) (T1 2400) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_0__1_
        (T0 66008) (T1 1368) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_1__0_
        (T0 66368) (T1 1008) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_1__1_
        (T0 66008) (T1 1368) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_2__0_
        (T0 64736) (T1 2640) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_2__1_
        (T0 67088) (T1 288) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_3__0_
        (T0 64448) (T1 2928) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_3__1_
        (T0 63950) (T1 3426) (TX 0)
        (TC 63) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_4__0_
        (T0 66632) (T1 744) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_4__1_
        (T0 66656) (T1 720) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_5__0_
        (T0 64352) (T1 3024) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_5__1_
        (T0 63934) (T1 3442) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_7_4_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_4_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_4_n100
        (T0 60808) (T1 6568) (TX 0)
        (TC 530) (IG 0)
      )
      (npu_inst_pe_1_7_4_n101
        (T0 61356) (T1 6020) (TX 0)
        (TC 482) (IG 0)
      )
      (npu_inst_pe_1_7_4_n102
        (T0 66008) (T1 1368) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_4_n103
        (T0 64976) (T1 2400) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_4_n104
        (T0 66008) (T1 1368) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_4_n105
        (T0 66368) (T1 1008) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_4_n106
        (T0 67088) (T1 288) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_7_4_n107
        (T0 64736) (T1 2640) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_4_n108
        (T0 63946) (T1 3430) (TX 0)
        (TC 63) (IG 0)
      )
      (npu_inst_pe_1_7_4_n109
        (T0 64448) (T1 2928) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_4_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_4_n110
        (T0 66656) (T1 720) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_4_n111
        (T0 66632) (T1 744) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_4_n112
        (T0 63930) (T1 3446) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_4_n113
        (T0 64352) (T1 3024) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_4_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_4_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_4_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_4_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_4_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_4_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_7_4_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_4_n13
        (T0 1932) (T1 65444) (TX 0)
        (TC 594) (IG 0)
      )
      (npu_inst_pe_1_7_4_n14
        (T0 1324) (T1 66052) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_7_4_n15
        (T0 64892) (T1 2484) (TX 0)
        (TC 1072) (IG 0)
      )
      (npu_inst_pe_1_7_4_n16
        (T0 64772) (T1 2604) (TX 0)
        (TC 918) (IG 0)
      )
      (npu_inst_pe_1_7_4_n17
        (T0 63540) (T1 3836) (TX 0)
        (TC 1028) (IG 0)
      )
      (npu_inst_pe_1_7_4_n18
        (T0 63228) (T1 4148) (TX 0)
        (TC 966) (IG 0)
      )
      (npu_inst_pe_1_7_4_n19
        (T0 61424) (T1 5952) (TX 0)
        (TC 1356) (IG 0)
      )
      (npu_inst_pe_1_7_4_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_4_n20
        (T0 64604) (T1 2772) (TX 0)
        (TC 1316) (IG 0)
      )
      (npu_inst_pe_1_7_4_n21
        (T0 64200) (T1 3176) (TX 0)
        (TC 926) (IG 0)
      )
      (npu_inst_pe_1_7_4_n22
        (T0 64324) (T1 3052) (TX 0)
        (TC 808) (IG 0)
      )
      (npu_inst_pe_1_7_4_n23
        (T0 65360) (T1 2016) (TX 0)
        (TC 798) (IG 0)
      )
      (npu_inst_pe_1_7_4_n24
        (T0 65584) (T1 1792) (TX 0)
        (TC 754) (IG 0)
      )
      (npu_inst_pe_1_7_4_n25
        (T0 66008) (T1 1368) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_7_4_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_7_4_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_7_4_n28
        (T0 65868) (T1 1508) (TX 0)
        (TC 296) (IG 0)
      )
      (npu_inst_pe_1_7_4_n29
        (T0 65732) (T1 1644) (TX 0)
        (TC 662) (IG 0)
      )
      (npu_inst_pe_1_7_4_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_7_4_n30
        (T0 64592) (T1 2784) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_4_n31
        (T0 64544) (T1 2832) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_7_4_n32
        (T0 63968) (T1 3408) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_7_4_n33
        (T0 62396) (T1 4980) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_7_4_n34
        (T0 62396) (T1 4980) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_7_4_n35
        (T0 62396) (T1 4980) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_7_4_n36
        (T0 62340) (T1 5036) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_7_4_n37
        (T0 3024) (T1 64352) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_4_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_4_n39
        (T0 3446) (T1 63930) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_4_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_7_4_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_4_n41
        (T0 744) (T1 66632) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_4_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_4_n43
        (T0 720) (T1 66656) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_4_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_4_n45
        (T0 2928) (T1 64448) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_4_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_4_n47
        (T0 3430) (T1 63946) (TX 0)
        (TC 63) (IG 0)
      )
      (npu_inst_pe_1_7_4_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_4_n49
        (T0 2640) (T1 64736) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_7_4_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_7_4_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_4_n51
        (T0 288) (T1 67088) (TX 0)
        (TC 2) (IG 0)
      )
      (npu_inst_pe_1_7_4_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_4_n53
        (T0 1008) (T1 66368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_4_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_4_n55
        (T0 1368) (T1 66008) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_4_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_4_n57
        (T0 2400) (T1 64976) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_4_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_7_4_n59
        (T0 1368) (T1 66008) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_4_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_4_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_4_n61
        (T0 4388) (T1 62988) (TX 0)
        (TC 1138) (IG 0)
      )
      (npu_inst_pe_1_7_4_n62
        (T0 2240) (T1 65136) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_4_n63
        (T0 3956) (T1 63420) (TX 0)
        (TC 1122) (IG 0)
      )
      (npu_inst_pe_1_7_4_n64
        (T0 6600) (T1 60776) (TX 0)
        (TC 660) (IG 0)
      )
      (npu_inst_pe_1_7_4_n65
        (T0 1900) (T1 65476) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_7_4_n66
        (T0 3320) (T1 64056) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_7_4_n67
        (T0 2300) (T1 65076) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_7_4_n68
        (T0 3460) (T1 63916) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_7_4_n69
        (T0 2040) (T1 65336) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_7_4_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_4_n70
        (T0 1160) (T1 66216) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_7_4_n71
        (T0 820) (T1 66556) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_7_4_n72
        (T0 1352) (T1 66024) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_7_4_n73
        (T0 1960) (T1 65416) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_7_4_n74
        (T0 3920) (T1 63456) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_7_4_n75
        (T0 4980) (T1 62396) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_7_4_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_7_4_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_7_4_n78
        (T0 4980) (T1 62396) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_7_4_n79
        (T0 4980) (T1 62396) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_7_4_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_4_n80
        (T0 5036) (T1 62340) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_7_4_n81
        (T0 5876) (T1 61500) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_4_n82
        (T0 5808) (T1 61568) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_4_n83
        (T0 6568) (T1 60808) (TX 0)
        (TC 530) (IG 0)
      )
      (npu_inst_pe_1_7_4_n84
        (T0 6020) (T1 61356) (TX 0)
        (TC 482) (IG 0)
      )
      (npu_inst_pe_1_7_4_n85
        (T0 60422) (T1 6954) (TX 0)
        (TC 1883) (IG 0)
      )
      (npu_inst_pe_1_7_4_n86
        (T0 64688) (T1 2688) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_7_4_n87
        (T0 59456) (T1 7920) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_7_4_n88
        (T0 65096) (T1 2280) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_7_4_n89
        (T0 63392) (T1 3984) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_7_4_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_4_n90
        (T0 64616) (T1 2760) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_4_n91
        (T0 63224) (T1 4152) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_7_4_n92
        (T0 64928) (T1 2448) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_4_n93
        (T0 65984) (T1 1392) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_4_n94
        (T0 66392) (T1 984) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_7_4_n95
        (T0 65760) (T1 1616) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_7_4_n96
        (T0 62888) (T1 4488) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_7_4_n97
        (T0 62672) (T1 4704) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_7_4_n98
        (T0 61500) (T1 5876) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_4_n99
        (T0 61568) (T1 5808) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_4_net3182
        (T0 62444) (T1 4932) (TX 0)
        (TC 4932) (IG 0)
      )
      (npu_inst_pe_1_7_4_net3188
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_67_carry_1_
        (T0 1300) (T1 66076) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_67_carry_2_
        (T0 1716) (T1 65660) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_67_carry_3_
        (T0 1372) (T1 66004) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_67_carry_4_
        (T0 1252) (T1 66124) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_67_carry_5_
        (T0 1208) (T1 66168) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_67_carry_6_
        (T0 1208) (T1 66168) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_67_carry_7_
        (T0 1208) (T1 66168) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_7_5_N65
        (T0 60468) (T1 6908) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_7_5_N66
        (T0 60800) (T1 6576) (TX 0)
        (TC 648) (IG 0)
      )
      (npu_inst_pe_1_7_5_N67
        (T0 60088) (T1 7288) (TX 0)
        (TC 556) (IG 0)
      )
      (npu_inst_pe_1_7_5_N68
        (T0 60088) (T1 7288) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_7_5_N69
        (T0 60304) (T1 7072) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_7_5_N70
        (T0 60328) (T1 7048) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_7_5_N71
        (T0 60328) (T1 7048) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_7_5_N72
        (T0 60328) (T1 7048) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_7_5_N73
        (T0 60468) (T1 6908) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_7_5_N74
        (T0 61252) (T1 6124) (TX 0)
        (TC 586) (IG 0)
      )
      (npu_inst_pe_1_7_5_N75
        (T0 61244) (T1 6132) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_7_5_N76
        (T0 61472) (T1 5904) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_7_5_N77
        (T0 61796) (T1 5580) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_7_5_N78
        (T0 61888) (T1 5488) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_7_5_N79
        (T0 61888) (T1 5488) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_7_5_N80
        (T0 61888) (T1 5488) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_7_5_N84
        (T0 57510) (T1 9866) (TX 0)
        (TC 2069) (IG 0)
      )
      (npu_inst_pe_1_7_5_N93
        (T0 61260) (T1 6116) (TX 0)
        (TC 1258) (IG 0)
      )
      (npu_inst_pe_1_7_5_N94
        (T0 64524) (T1 2852) (TX 0)
        (TC 1106) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_69_carry_1_
        (T0 66796) (T1 580) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_69_carry_2_
        (T0 66640) (T1 736) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_69_carry_3_
        (T0 67000) (T1 376) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_69_carry_4_
        (T0 67120) (T1 256) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_69_carry_5_
        (T0 67156) (T1 220) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_69_carry_6_
        (T0 67156) (T1 220) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_69_carry_7_
        (T0 67156) (T1 220) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_data_0_
        (T0 65308) (T1 2068) (TX 0)
        (TC 598) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_data_1_
        (T0 66048) (T1 1328) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_acc_0_
        (T0 61376) (T1 6000) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_acc_1_
        (T0 61688) (T1 5688) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_acc_2_
        (T0 61228) (T1 6148) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_acc_3_
        (T0 61336) (T1 6040) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_acc_4_
        (T0 61612) (T1 5764) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_acc_5_
        (T0 61668) (T1 5708) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_acc_6_
        (T0 61668) (T1 5708) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_acc_7_
        (T0 61668) (T1 5708) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_0__0_
        (T0 61136) (T1 6240) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_0__1_
        (T0 62672) (T1 4704) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_1__0_
        (T0 65288) (T1 2088) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_1__1_
        (T0 66048) (T1 1328) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_2__0_
        (T0 65216) (T1 2160) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_2__1_
        (T0 65312) (T1 2064) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_3__0_
        (T0 64664) (T1 2712) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_3__1_
        (T0 63656) (T1 3720) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_4__0_
        (T0 64712) (T1 2664) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_4__1_
        (T0 62592) (T1 4784) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_5__0_
        (T0 63584) (T1 3792) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_5__1_
        (T0 59504) (T1 7872) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_0__0_
        (T0 60224) (T1 7152) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_0__1_
        (T0 66008) (T1 1368) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_1__0_
        (T0 65264) (T1 2112) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_1__1_
        (T0 66200) (T1 1176) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_2__0_
        (T0 62456) (T1 4920) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_2__1_
        (T0 67088) (T1 288) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_3__0_
        (T0 63800) (T1 3576) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_3__1_
        (T0 61712) (T1 5664) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_4__0_
        (T0 66248) (T1 1128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_4__1_
        (T0 65936) (T1 1440) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_5__0_
        (T0 63608) (T1 3768) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_5__1_
        (T0 59110) (T1 8266) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_7_5_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_5_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_5_n100
        (T0 61204) (T1 6172) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_7_5_n101
        (T0 60828) (T1 6548) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_7_5_n102
        (T0 66008) (T1 1368) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_5_n103
        (T0 60224) (T1 7152) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_7_5_n104
        (T0 66200) (T1 1176) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_5_n105
        (T0 65264) (T1 2112) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_5_n106
        (T0 67088) (T1 288) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_7_5_n107
        (T0 62456) (T1 4920) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_5_n108
        (T0 61712) (T1 5664) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_5_n109
        (T0 63800) (T1 3576) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_5_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_5_n110
        (T0 65936) (T1 1440) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_5_n111
        (T0 66248) (T1 1128) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_5_n112
        (T0 59106) (T1 8270) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_5_n113
        (T0 63608) (T1 3768) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_5_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_5_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_5_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_5_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_5_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_5_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_7_5_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_5_n13
        (T0 2068) (T1 65308) (TX 0)
        (TC 598) (IG 0)
      )
      (npu_inst_pe_1_7_5_n14
        (T0 1328) (T1 66048) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_7_5_n15
        (T0 64148) (T1 3228) (TX 0)
        (TC 1214) (IG 0)
      )
      (npu_inst_pe_1_7_5_n16
        (T0 64940) (T1 2436) (TX 0)
        (TC 988) (IG 0)
      )
      (npu_inst_pe_1_7_5_n17
        (T0 62156) (T1 5220) (TX 0)
        (TC 926) (IG 0)
      )
      (npu_inst_pe_1_7_5_n18
        (T0 62380) (T1 4996) (TX 0)
        (TC 1012) (IG 0)
      )
      (npu_inst_pe_1_7_5_n19
        (T0 61032) (T1 6344) (TX 0)
        (TC 1356) (IG 0)
      )
      (npu_inst_pe_1_7_5_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_5_n20
        (T0 64484) (T1 2892) (TX 0)
        (TC 1398) (IG 0)
      )
      (npu_inst_pe_1_7_5_n21
        (T0 64376) (T1 3000) (TX 0)
        (TC 1022) (IG 0)
      )
      (npu_inst_pe_1_7_5_n22
        (T0 64412) (T1 2964) (TX 0)
        (TC 874) (IG 0)
      )
      (npu_inst_pe_1_7_5_n23
        (T0 62828) (T1 4548) (TX 0)
        (TC 1854) (IG 0)
      )
      (npu_inst_pe_1_7_5_n24
        (T0 64640) (T1 2736) (TX 0)
        (TC 1298) (IG 0)
      )
      (npu_inst_pe_1_7_5_n25
        (T0 66104) (T1 1272) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_7_5_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_7_5_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_7_5_n28
        (T0 65616) (T1 1760) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_7_5_n29
        (T0 64928) (T1 2448) (TX 0)
        (TC 834) (IG 0)
      )
      (npu_inst_pe_1_7_5_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_7_5_n30
        (T0 63368) (T1 4008) (TX 0)
        (TC 1720) (IG 0)
      )
      (npu_inst_pe_1_7_5_n31
        (T0 61292) (T1 6084) (TX 0)
        (TC 712) (IG 0)
      )
      (npu_inst_pe_1_7_5_n32
        (T0 61016) (T1 6360) (TX 0)
        (TC 982) (IG 0)
      )
      (npu_inst_pe_1_7_5_n33
        (T0 61484) (T1 5892) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_7_5_n34
        (T0 61484) (T1 5892) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_7_5_n35
        (T0 61484) (T1 5892) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_7_5_n36
        (T0 61428) (T1 5948) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_7_5_n37
        (T0 3768) (T1 63608) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_5_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_5_n39
        (T0 8270) (T1 59106) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_5_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_7_5_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_5_n41
        (T0 1128) (T1 66248) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_5_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_5_n43
        (T0 1440) (T1 65936) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_5_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_5_n45
        (T0 3576) (T1 63800) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_5_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_5_n47
        (T0 5664) (T1 61712) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_5_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_5_n49
        (T0 4920) (T1 62456) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_5_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_7_5_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_5_n51
        (T0 288) (T1 67088) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_7_5_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_5_n53
        (T0 2112) (T1 65264) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_5_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_5_n55
        (T0 1176) (T1 66200) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_5_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_5_n57
        (T0 7152) (T1 60224) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_7_5_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_7_5_n59
        (T0 1368) (T1 66008) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_5_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_5_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_5_n61
        (T0 5036) (T1 62340) (TX 0)
        (TC 1276) (IG 0)
      )
      (npu_inst_pe_1_7_5_n62
        (T0 3160) (T1 64216) (TX 0)
        (TC 316) (IG 0)
      )
      (npu_inst_pe_1_7_5_n63
        (T0 4068) (T1 63308) (TX 0)
        (TC 1156) (IG 0)
      )
      (npu_inst_pe_1_7_5_n64
        (T0 6560) (T1 60816) (TX 0)
        (TC 656) (IG 0)
      )
      (npu_inst_pe_1_7_5_n65
        (T0 2220) (T1 65156) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_7_5_n66
        (T0 3992) (T1 63384) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_7_5_n67
        (T0 2260) (T1 65116) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_7_5_n68
        (T0 3100) (T1 64276) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_7_5_n69
        (T0 1800) (T1 65576) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_5_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_5_n70
        (T0 1720) (T1 65656) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_7_5_n71
        (T0 1740) (T1 65636) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_5_n72
        (T0 1112) (T1 66264) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_5_n73
        (T0 3440) (T1 63936) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_7_5_n74
        (T0 3920) (T1 63456) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_7_5_n75
        (T0 5892) (T1 61484) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_7_5_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_7_5_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_7_5_n78
        (T0 5892) (T1 61484) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_7_5_n79
        (T0 5892) (T1 61484) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_7_5_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_5_n80
        (T0 5948) (T1 61428) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_7_5_n81
        (T0 6216) (T1 61160) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_7_5_n82
        (T0 6340) (T1 61036) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_7_5_n83
        (T0 6172) (T1 61204) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_7_5_n84
        (T0 6548) (T1 60828) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_7_5_n85
        (T0 60422) (T1 6954) (TX 0)
        (TC 1883) (IG 0)
      )
      (npu_inst_pe_1_7_5_n86
        (T0 63584) (T1 3792) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_7_5_n87
        (T0 59504) (T1 7872) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_7_5_n88
        (T0 64712) (T1 2664) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_7_5_n89
        (T0 62592) (T1 4784) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_7_5_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_5_n90
        (T0 64664) (T1 2712) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_7_5_n91
        (T0 63656) (T1 3720) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_5_n92
        (T0 65216) (T1 2160) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_7_5_n93
        (T0 65312) (T1 2064) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_5_n94
        (T0 65288) (T1 2088) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_7_5_n95
        (T0 66048) (T1 1328) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_7_5_n96
        (T0 61136) (T1 6240) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_7_5_n97
        (T0 62672) (T1 4704) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_7_5_n98
        (T0 61160) (T1 6216) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_7_5_n99
        (T0 61036) (T1 6340) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_7_5_net3159
        (T0 62444) (T1 4932) (TX 0)
        (TC 4932) (IG 0)
      )
      (npu_inst_pe_1_7_5_net3165
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_67_carry_1_
        (T0 1488) (T1 65888) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_67_carry_2_
        (T0 1852) (T1 65524) (TX 0)
        (TC 600) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_67_carry_3_
        (T0 1496) (T1 65880) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_67_carry_4_
        (T0 1372) (T1 66004) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_67_carry_5_
        (T0 1340) (T1 66036) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_67_carry_6_
        (T0 1340) (T1 66036) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_67_carry_7_
        (T0 1340) (T1 66036) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_7_6_N65
        (T0 60348) (T1 7028) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_7_6_N66
        (T0 60352) (T1 7024) (TX 0)
        (TC 540) (IG 0)
      )
      (npu_inst_pe_1_7_6_N67
        (T0 60204) (T1 7172) (TX 0)
        (TC 482) (IG 0)
      )
      (npu_inst_pe_1_7_6_N68
        (T0 60648) (T1 6728) (TX 0)
        (TC 362) (IG 0)
      )
      (npu_inst_pe_1_7_6_N69
        (T0 60384) (T1 6992) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_7_6_N70
        (T0 60832) (T1 6544) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_7_6_N71
        (T0 60832) (T1 6544) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_7_6_N72
        (T0 60832) (T1 6544) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_7_6_N73
        (T0 60348) (T1 7028) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_7_6_N74
        (T0 60716) (T1 6660) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_7_6_N75
        (T0 61264) (T1 6112) (TX 0)
        (TC 316) (IG 0)
      )
      (npu_inst_pe_1_7_6_N76
        (T0 61884) (T1 5492) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_6_N77
        (T0 61716) (T1 5660) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_7_6_N78
        (T0 62232) (T1 5144) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_6_N79
        (T0 62232) (T1 5144) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_6_N80
        (T0 62232) (T1 5144) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_6_N84
        (T0 57510) (T1 9866) (TX 0)
        (TC 2069) (IG 0)
      )
      (npu_inst_pe_1_7_6_N93
        (T0 60688) (T1 6688) (TX 0)
        (TC 1470) (IG 0)
      )
      (npu_inst_pe_1_7_6_N94
        (T0 62828) (T1 4548) (TX 0)
        (TC 1116) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_69_carry_1_
        (T0 66856) (T1 520) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_69_carry_2_
        (T0 66708) (T1 668) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_69_carry_3_
        (T0 67036) (T1 340) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_69_carry_4_
        (T0 67160) (T1 216) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_69_carry_5_
        (T0 67192) (T1 184) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_69_carry_6_
        (T0 67192) (T1 184) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_69_carry_7_
        (T0 67192) (T1 184) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_data_0_
        (T0 65500) (T1 1876) (TX 0)
        (TC 538) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_data_1_
        (T0 66156) (T1 1220) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_acc_0_
        (T0 61184) (T1 6192) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_acc_1_
        (T0 61120) (T1 6256) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_acc_2_
        (T0 61252) (T1 6124) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_acc_3_
        (T0 61792) (T1 5584) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_acc_4_
        (T0 61564) (T1 5812) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_acc_5_
        (T0 62048) (T1 5328) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_acc_6_
        (T0 62048) (T1 5328) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_acc_7_
        (T0 62048) (T1 5328) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_0__0_
        (T0 61904) (T1 5472) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_0__1_
        (T0 62720) (T1 4656) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_1__0_
        (T0 66008) (T1 1368) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_1__1_
        (T0 65744) (T1 1632) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_2__0_
        (T0 65672) (T1 1704) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_2__1_
        (T0 65312) (T1 2064) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_3__0_
        (T0 65120) (T1 2256) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_3__1_
        (T0 64760) (T1 2616) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_4__0_
        (T0 64376) (T1 3000) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_4__1_
        (T0 62576) (T1 4800) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_5__0_
        (T0 64664) (T1 2712) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_5__1_
        (T0 59936) (T1 7440) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_0__0_
        (T0 60824) (T1 6552) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_0__1_
        (T0 61064) (T1 6312) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_1__0_
        (T0 65984) (T1 1392) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_1__1_
        (T0 65816) (T1 1560) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_2__0_
        (T0 64760) (T1 2616) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_2__1_
        (T0 67040) (T1 336) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_3__0_
        (T0 59768) (T1 7608) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_3__1_
        (T0 62408) (T1 4968) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_4__0_
        (T0 63600) (T1 3776) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_4__1_
        (T0 63296) (T1 4080) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_5__0_
        (T0 61718) (T1 5658) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_5__1_
        (T0 58784) (T1 8592) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_7_6_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_6_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_6_n100
        (T0 60656) (T1 6720) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_7_6_n101
        (T0 60708) (T1 6668) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_7_6_n102
        (T0 61064) (T1 6312) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_6_n103
        (T0 60824) (T1 6552) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_6_n104
        (T0 65816) (T1 1560) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_6_n105
        (T0 65984) (T1 1392) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_6_n106
        (T0 67040) (T1 336) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_7_6_n107
        (T0 64760) (T1 2616) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_6_n108
        (T0 62408) (T1 4968) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_6_n109
        (T0 59768) (T1 7608) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_6_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_6_n110
        (T0 63296) (T1 4080) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_6_n111
        (T0 63600) (T1 3776) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_6_n112
        (T0 58784) (T1 8592) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_6_n113
        (T0 61714) (T1 5662) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_6_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_6_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_6_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_6_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_6_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_6_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_7_6_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_6_n13
        (T0 1876) (T1 65500) (TX 0)
        (TC 538) (IG 0)
      )
      (npu_inst_pe_1_7_6_n14
        (T0 1220) (T1 66156) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_7_6_n15
        (T0 64520) (T1 2856) (TX 0)
        (TC 1208) (IG 0)
      )
      (npu_inst_pe_1_7_6_n16
        (T0 65396) (T1 1980) (TX 0)
        (TC 806) (IG 0)
      )
      (npu_inst_pe_1_7_6_n17
        (T0 62912) (T1 4464) (TX 0)
        (TC 880) (IG 0)
      )
      (npu_inst_pe_1_7_6_n18
        (T0 63044) (T1 4332) (TX 0)
        (TC 898) (IG 0)
      )
      (npu_inst_pe_1_7_6_n19
        (T0 61256) (T1 6120) (TX 0)
        (TC 990) (IG 0)
      )
      (npu_inst_pe_1_7_6_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_6_n20
        (T0 65036) (T1 2340) (TX 0)
        (TC 1134) (IG 0)
      )
      (npu_inst_pe_1_7_6_n21
        (T0 64232) (T1 3144) (TX 0)
        (TC 1108) (IG 0)
      )
      (npu_inst_pe_1_7_6_n22
        (T0 64500) (T1 2876) (TX 0)
        (TC 930) (IG 0)
      )
      (npu_inst_pe_1_7_6_n23
        (T0 61040) (T1 6336) (TX 0)
        (TC 1158) (IG 0)
      )
      (npu_inst_pe_1_7_6_n24
        (T0 64724) (T1 2652) (TX 0)
        (TC 1256) (IG 0)
      )
      (npu_inst_pe_1_7_6_n25
        (T0 63200) (T1 4176) (TX 0)
        (TC 1334) (IG 0)
      )
      (npu_inst_pe_1_7_6_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_7_6_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_7_6_n28
        (T0 63548) (T1 3828) (TX 0)
        (TC 1084) (IG 0)
      )
      (npu_inst_pe_1_7_6_n29
        (T0 62724) (T1 4652) (TX 0)
        (TC 2030) (IG 0)
      )
      (npu_inst_pe_1_7_6_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_7_6_n30
        (T0 62504) (T1 4872) (TX 0)
        (TC 1244) (IG 0)
      )
      (npu_inst_pe_1_7_6_n31
        (T0 62084) (T1 5292) (TX 0)
        (TC 850) (IG 0)
      )
      (npu_inst_pe_1_7_6_n32
        (T0 61344) (T1 6032) (TX 0)
        (TC 1004) (IG 0)
      )
      (npu_inst_pe_1_7_6_n33
        (T0 61876) (T1 5500) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_7_6_n34
        (T0 61876) (T1 5500) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_7_6_n35
        (T0 61876) (T1 5500) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_7_6_n36
        (T0 61392) (T1 5984) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_7_6_n37
        (T0 5662) (T1 61714) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_6_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_6_n39
        (T0 8592) (T1 58784) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_6_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_7_6_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_6_n41
        (T0 3776) (T1 63600) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_6_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_6_n43
        (T0 4080) (T1 63296) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_6_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_6_n45
        (T0 7608) (T1 59768) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_6_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_6_n47
        (T0 4968) (T1 62408) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_6_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_6_n49
        (T0 2616) (T1 64760) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_6_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_7_6_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_6_n51
        (T0 336) (T1 67040) (TX 0)
        (TC 4) (IG 0)
      )
      (npu_inst_pe_1_7_6_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_6_n53
        (T0 1392) (T1 65984) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_6_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_6_n55
        (T0 1560) (T1 65816) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_6_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_6_n57
        (T0 6552) (T1 60824) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_6_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_7_6_n59
        (T0 6312) (T1 61064) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_6_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_6_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_6_n61
        (T0 4492) (T1 62884) (TX 0)
        (TC 1124) (IG 0)
      )
      (npu_inst_pe_1_7_6_n62
        (T0 2260) (T1 65116) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_7_6_n63
        (T0 3900) (T1 63476) (TX 0)
        (TC 1094) (IG 0)
      )
      (npu_inst_pe_1_7_6_n64
        (T0 6200) (T1 61176) (TX 0)
        (TC 620) (IG 0)
      )
      (npu_inst_pe_1_7_6_n65
        (T0 2500) (T1 64876) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_7_6_n66
        (T0 4000) (T1 63376) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_7_6_n67
        (T0 1880) (T1 65496) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_7_6_n68
        (T0 2180) (T1 65196) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_7_6_n69
        (T0 1420) (T1 65956) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_7_6_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_6_n70
        (T0 1720) (T1 65656) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_7_6_n71
        (T0 1140) (T1 66236) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_7_6_n72
        (T0 1360) (T1 66016) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_7_6_n73
        (T0 2820) (T1 64556) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_7_6_n74
        (T0 3880) (T1 63496) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_7_6_n75
        (T0 5500) (T1 61876) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_7_6_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_7_6_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_7_6_n78
        (T0 5500) (T1 61876) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_7_6_n79
        (T0 5500) (T1 61876) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_7_6_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_6_n80
        (T0 5984) (T1 61392) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_7_6_n81
        (T0 5764) (T1 61612) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_7_6_n82
        (T0 6280) (T1 61096) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_7_6_n83
        (T0 6720) (T1 60656) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_7_6_n84
        (T0 6668) (T1 60708) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_7_6_n85
        (T0 60422) (T1 6954) (TX 0)
        (TC 1883) (IG 0)
      )
      (npu_inst_pe_1_7_6_n86
        (T0 64664) (T1 2712) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_7_6_n87
        (T0 59936) (T1 7440) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_7_6_n88
        (T0 64376) (T1 3000) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_6_n89
        (T0 62576) (T1 4800) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_7_6_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_6_n90
        (T0 65120) (T1 2256) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_7_6_n91
        (T0 64760) (T1 2616) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_7_6_n92
        (T0 65672) (T1 1704) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_7_6_n93
        (T0 65312) (T1 2064) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_6_n94
        (T0 66008) (T1 1368) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_7_6_n95
        (T0 65744) (T1 1632) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_7_6_n96
        (T0 61904) (T1 5472) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_7_6_n97
        (T0 62688) (T1 4688) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_7_6_n98
        (T0 61612) (T1 5764) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_7_6_n99
        (T0 61096) (T1 6280) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_7_6_net3136
        (T0 62444) (T1 4932) (TX 0)
        (TC 4932) (IG 0)
      )
      (npu_inst_pe_1_7_6_net3142
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_67_carry_1_
        (T0 1356) (T1 66020) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_67_carry_2_
        (T0 1672) (T1 65704) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_67_carry_3_
        (T0 1360) (T1 66016) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_67_carry_4_
        (T0 1252) (T1 66124) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_67_carry_5_
        (T0 1216) (T1 66160) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_67_carry_6_
        (T0 1216) (T1 66160) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_67_carry_7_
        (T0 1216) (T1 66160) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_7_7_N65
        (T0 60048) (T1 7328) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_7_7_N66
        (T0 60616) (T1 6760) (TX 0)
        (TC 566) (IG 0)
      )
      (npu_inst_pe_1_7_7_N67
        (T0 60332) (T1 7044) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_7_7_N68
        (T0 60544) (T1 6832) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_7_7_N69
        (T0 60532) (T1 6844) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_7_7_N70
        (T0 60612) (T1 6764) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_7_7_N71
        (T0 60612) (T1 6764) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_7_7_N72
        (T0 60612) (T1 6764) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_7_7_N73
        (T0 60048) (T1 7328) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_7_7_N74
        (T0 61124) (T1 6252) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_7_7_N75
        (T0 61352) (T1 6024) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_7_7_N76
        (T0 61720) (T1 5656) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_7_7_N77
        (T0 61836) (T1 5540) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_7_7_N78
        (T0 61996) (T1 5380) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_7_7_N79
        (T0 61996) (T1 5380) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_7_7_N80
        (T0 61996) (T1 5380) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_7_7_N84
        (T0 57510) (T1 9866) (TX 0)
        (TC 2069) (IG 0)
      )
      (npu_inst_pe_1_7_7_N93
        (T0 62688) (T1 4688) (TX 0)
        (TC 1246) (IG 0)
      )
      (npu_inst_pe_1_7_7_N94
        (T0 60932) (T1 6444) (TX 0)
        (TC 1498) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_69_carry_1_
        (T0 66836) (T1 540) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_69_carry_2_
        (T0 66624) (T1 752) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_69_carry_3_
        (T0 67020) (T1 356) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_69_carry_4_
        (T0 67152) (T1 224) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_69_carry_5_
        (T0 67188) (T1 188) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_69_carry_6_
        (T0 67188) (T1 188) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_69_carry_7_
        (T0 67188) (T1 188) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_data_0_
        (T0 65636) (T1 1740) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_data_1_
        (T0 66016) (T1 1360) (TX 0)
        (TC 486) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_acc_0_
        (T0 60708) (T1 6668) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_acc_1_
        (T0 61520) (T1 5856) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_acc_2_
        (T0 61392) (T1 5984) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_acc_3_
        (T0 61628) (T1 5748) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_acc_4_
        (T0 61684) (T1 5692) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_acc_5_
        (T0 61808) (T1 5568) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_acc_6_
        (T0 61808) (T1 5568) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_acc_7_
        (T0 61808) (T1 5568) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_0__0_
        (T0 62672) (T1 4704) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_0__1_
        (T0 63000) (T1 4376) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_1__0_
        (T0 66056) (T1 1320) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_1__1_
        (T0 66360) (T1 1016) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_2__0_
        (T0 64920) (T1 2456) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_2__1_
        (T0 64032) (T1 3344) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_3__0_
        (T0 66248) (T1 1128) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_3__1_
        (T0 65144) (T1 2232) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_4__0_
        (T0 65120) (T1 2256) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_4__1_
        (T0 62552) (T1 4824) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_5__0_
        (T0 65088) (T1 2288) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_5__1_
        (T0 59072) (T1 8304) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_0__0_
        (T0 60512) (T1 6864) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_0__1_
        (T0 59576) (T1 7800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_1__0_
        (T0 66008) (T1 1368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_1__1_
        (T0 66336) (T1 1040) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_2__0_
        (T0 64152) (T1 3224) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_2__1_
        (T0 66800) (T1 576) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_3__0_
        (T0 64928) (T1 2448) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_3__1_
        (T0 60392) (T1 6984) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_4__0_
        (T0 64064) (T1 3312) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_4__1_
        (T0 59696) (T1 7680) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_5__0_
        (T0 66480) (T1 896) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_5__1_
        (T0 54168) (T1 13208) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_weight_0_
        (T0 55106) (T1 12270) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_weight_1_
        (T0 41890) (T1 25486) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_7_7_n1
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_7_n10
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_7_n100
        (T0 61096) (T1 6280) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_7_7_n101
        (T0 60392) (T1 6984) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_7_7_n102
        (T0 59576) (T1 7800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_n103
        (T0 60512) (T1 6864) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_7_7_n104
        (T0 66336) (T1 1040) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_7_n105
        (T0 66008) (T1 1368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_n106
        (T0 66800) (T1 576) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_7_n107
        (T0 64152) (T1 3224) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_7_n108
        (T0 60392) (T1 6984) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_7_n109
        (T0 64928) (T1 2448) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_7_n110
        (T0 59696) (T1 7680) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_7_n111
        (T0 64064) (T1 3312) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_7_n112
        (T0 54168) (T1 13208) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_n113
        (T0 66480) (T1 896) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_7_n114
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_7_n115
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_7_n116
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_7_n117
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_7_n118
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_7_n119
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_7_7_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_7_n13
        (T0 1740) (T1 65636) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_7_7_n14
        (T0 1360) (T1 66016) (TX 0)
        (TC 486) (IG 0)
      )
      (npu_inst_pe_1_7_7_n15
        (T0 65120) (T1 2256) (TX 0)
        (TC 1098) (IG 0)
      )
      (npu_inst_pe_1_7_7_n16
        (T0 65568) (T1 1808) (TX 0)
        (TC 876) (IG 0)
      )
      (npu_inst_pe_1_7_7_n17
        (T0 63320) (T1 4056) (TX 0)
        (TC 1036) (IG 0)
      )
      (npu_inst_pe_1_7_7_n18
        (T0 63384) (T1 3992) (TX 0)
        (TC 1004) (IG 0)
      )
      (npu_inst_pe_1_7_7_n19
        (T0 61052) (T1 6324) (TX 0)
        (TC 1302) (IG 0)
      )
      (npu_inst_pe_1_7_7_n2
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_7_n20
        (T0 64332) (T1 3044) (TX 0)
        (TC 1232) (IG 0)
      )
      (npu_inst_pe_1_7_7_n21
        (T0 64680) (T1 2696) (TX 0)
        (TC 996) (IG 0)
      )
      (npu_inst_pe_1_7_7_n22
        (T0 64724) (T1 2652) (TX 0)
        (TC 938) (IG 0)
      )
      (npu_inst_pe_1_7_7_n23
        (T0 56948) (T1 10428) (TX 0)
        (TC 1404) (IG 0)
      )
      (npu_inst_pe_1_7_7_n24
        (T0 63596) (T1 3780) (TX 0)
        (TC 1820) (IG 0)
      )
      (npu_inst_pe_1_7_7_n25
        (T0 62732) (T1 4644) (TX 0)
        (TC 1694) (IG 0)
      )
      (npu_inst_pe_1_7_7_n26
        (T0 25486) (T1 41890) (TX 0)
        (TC 5313) (IG 0)
      )
      (npu_inst_pe_1_7_7_n27
        (T0 12270) (T1 55106) (TX 0)
        (TC 3189) (IG 0)
      )
      (npu_inst_pe_1_7_7_n28
        (T0 62860) (T1 4516) (TX 0)
        (TC 1526) (IG 0)
      )
      (npu_inst_pe_1_7_7_n29
        (T0 65288) (T1 2088) (TX 0)
        (TC 1014) (IG 0)
      )
      (npu_inst_pe_1_7_7_n3
        (T0 15376) (T1 52000) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_7_7_n30
        (T0 64524) (T1 2852) (TX 0)
        (TC 1340) (IG 0)
      )
      (npu_inst_pe_1_7_7_n31
        (T0 62252) (T1 5124) (TX 0)
        (TC 1438) (IG 0)
      )
      (npu_inst_pe_1_7_7_n32
        (T0 62348) (T1 5028) (TX 0)
        (TC 1236) (IG 0)
      )
      (npu_inst_pe_1_7_7_n33
        (T0 61636) (T1 5740) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_7_7_n34
        (T0 61636) (T1 5740) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_7_7_n35
        (T0 61636) (T1 5740) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_7_7_n36
        (T0 61524) (T1 5852) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_7_7_n37
        (T0 896) (T1 66480) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_7_n38
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_7_n39
        (T0 13208) (T1 54168) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_n4
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_7_7_n40
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_7_n41
        (T0 3312) (T1 64064) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_7_n42
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_7_n43
        (T0 7680) (T1 59696) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_7_n44
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_7_n45
        (T0 2448) (T1 64928) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_n46
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_7_n47
        (T0 6984) (T1 60392) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_7_n48
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_7_n49
        (T0 3224) (T1 64152) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_7_n5
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (npu_inst_pe_1_7_7_n50
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_7_n51
        (T0 576) (T1 66800) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_7_n52
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_7_n53
        (T0 1368) (T1 66008) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_n54
        (T0 65328) (T1 2048) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_7_n55
        (T0 1040) (T1 66336) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_7_n56
        (T0 8448) (T1 58928) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_7_n57
        (T0 6864) (T1 60512) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_7_7_n58
        (T0 62240) (T1 5136) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_7_7_n59
        (T0 7800) (T1 59576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_n6
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_7_n60
        (T0 25136) (T1 42240) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_7_n61
        (T0 4088) (T1 63288) (TX 0)
        (TC 1112) (IG 0)
      )
      (npu_inst_pe_1_7_7_n62
        (T0 1912) (T1 65464) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_7_7_n63
        (T0 3872) (T1 63504) (TX 0)
        (TC 1158) (IG 0)
      )
      (npu_inst_pe_1_7_7_n64
        (T0 7000) (T1 60376) (TX 0)
        (TC 652) (IG 0)
      )
      (npu_inst_pe_1_7_7_n65
        (T0 1880) (T1 65496) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_7_7_n66
        (T0 4020) (T1 63356) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_7_7_n67
        (T0 940) (T1 66436) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_7_n68
        (T0 1860) (T1 65516) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_7_n69
        (T0 2052) (T1 65324) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_7_7_n7
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_7_n70
        (T0 2872) (T1 64504) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_7_7_n71
        (T0 1100) (T1 66276) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_7_7_n72
        (T0 852) (T1 66524) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_7_7_n73
        (T0 2180) (T1 65196) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_7_7_n74
        (T0 3620) (T1 63756) (TX 0)
        (TC 362) (IG 0)
      )
      (npu_inst_pe_1_7_7_n75
        (T0 5740) (T1 61636) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_7_7_n76
        (T0 15262) (T1 52114) (TX 0)
        (TC 3333) (IG 0)
      )
      (npu_inst_pe_1_7_7_n77
        (T0 56082) (T1 11294) (TX 0)
        (TC 3197) (IG 0)
      )
      (npu_inst_pe_1_7_7_n78
        (T0 5740) (T1 61636) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_7_7_n79
        (T0 5740) (T1 61636) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_7_7_n8
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (npu_inst_pe_1_7_7_n80
        (T0 5852) (T1 61524) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_7_7_n81
        (T0 5896) (T1 61480) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_7_n82
        (T0 6228) (T1 61148) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_7_7_n83
        (T0 6280) (T1 61096) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_7_7_n84
        (T0 6984) (T1 60392) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_7_7_n85
        (T0 60422) (T1 6954) (TX 0)
        (TC 1883) (IG 0)
      )
      (npu_inst_pe_1_7_7_n86
        (T0 65088) (T1 2288) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_7_n87
        (T0 59072) (T1 8304) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_7_7_n88
        (T0 65120) (T1 2256) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_7_7_n89
        (T0 62552) (T1 4824) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_7_7_n9
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_7_n90
        (T0 66248) (T1 1128) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_n91
        (T0 65144) (T1 2232) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_7_7_n92
        (T0 64920) (T1 2456) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_7_7_n93
        (T0 64032) (T1 3344) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_7_n94
        (T0 66056) (T1 1320) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_7_n95
        (T0 66360) (T1 1016) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_7_7_n96
        (T0 62672) (T1 4704) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_7_7_n97
        (T0 63000) (T1 4376) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_7_n98
        (T0 61480) (T1 5896) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_7_n99
        (T0 61148) (T1 6228) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_7_7_net3113
        (T0 62444) (T1 4932) (TX 0)
        (TC 4932) (IG 0)
      )
      (npu_inst_pe_1_7_7_net3119
        (T0 35688) (T1 31688) (TX 0)
        (TC 31688) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_67_carry_1_
        (T0 1200) (T1 66176) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_67_carry_2_
        (T0 1732) (T1 65644) (TX 0)
        (TC 534) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_67_carry_3_
        (T0 1396) (T1 65980) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_67_carry_4_
        (T0 1240) (T1 66136) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_67_carry_5_
        (T0 1196) (T1 66180) (TX 0)
        (TC 316) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_67_carry_6_
        (T0 1196) (T1 66180) (TX 0)
        (TC 316) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_67_carry_7_
        (T0 1196) (T1 66180) (TX 0)
        (TC 316) (IG 0)
      )
      (o_data\[0\]
        (T0 53328) (T1 14048) (TX 0)
        (TC 126) (IG 0)
      )
      (o_data\[1\]
        (T0 53136) (T1 14240) (TX 0)
        (TC 74) (IG 0)
      )
      (o_data\[2\]
        (T0 54192) (T1 13184) (TX 0)
        (TC 128) (IG 0)
      )
      (o_data\[3\]
        (T0 48880) (T1 18496) (TX 0)
        (TC 74) (IG 0)
      )
      (o_data\[4\]
        (T0 55204) (T1 12172) (TX 0)
        (TC 120) (IG 0)
      )
      (o_data\[5\]
        (T0 49528) (T1 17848) (TX 0)
        (TC 74) (IG 0)
      )
      (o_data\[6\]
        (T0 49996) (T1 17380) (TX 0)
        (TC 164) (IG 0)
      )
      (o_data\[7\]
        (T0 45812) (T1 21564) (TX 0)
        (TC 96) (IG 0)
      )
      (o_data_ev_odd_n
        (T0 59696) (T1 7680) (TX 0)
        (TC 12) (IG 0)
      )
      (o_data_even_addr\[0\]
        (T0 33712) (T1 33664) (TX 0)
        (TC 22) (IG 0)
      )
      (o_data_even_addr\[1\]
        (T0 36254) (T1 31122) (TX 0)
        (TC 11) (IG 0)
      )
      (o_data_even_addr\[2\]
        (T0 36254) (T1 31122) (TX 0)
        (TC 5) (IG 0)
      )
      (o_data_even_addr\[3\]
        (T0 41392) (T1 25984) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_even_addr\[4\]
        (T0 47886) (T1 19490) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_even_addr\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N10
        (T0 33664) (T1 33712) (TX 0)
        (TC 22) (IG 0)
      )
      (o_data_even_addr_gen_inst_N11
        (T0 33694) (T1 33682) (TX 0)
        (TC 11) (IG 0)
      )
      (o_data_even_addr_gen_inst_N12
        (T0 33694) (T1 33682) (TX 0)
        (TC 5) (IG 0)
      )
      (o_data_even_addr_gen_inst_N13
        (T0 41392) (T1 25984) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_even_addr_gen_inst_N14
        (T0 44638) (T1 22738) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_even_addr_gen_inst_N15
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N16
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N17
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N18
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N19
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N20
        (T0 33664) (T1 33712) (TX 0)
        (TC 22) (IG 0)
      )
      (o_data_even_addr_gen_inst_N21
        (T0 33694) (T1 33682) (TX 0)
        (TC 11) (IG 0)
      )
      (o_data_even_addr_gen_inst_N22
        (T0 33694) (T1 33682) (TX 0)
        (TC 5) (IG 0)
      )
      (o_data_even_addr_gen_inst_N23
        (T0 41392) (T1 25984) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_even_addr_gen_inst_N24
        (T0 44638) (T1 22738) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_even_addr_gen_inst_N25
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N26
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N27
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N28
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N29
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N40
        (T0 67288) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (o_data_even_addr_gen_inst_N55
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N56
        (T0 51990) (T1 15386) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_even_addr_gen_inst_N57
        (T0 51990) (T1 15386) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_even_addr_gen_inst_N58
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N59
        (T0 15386) (T1 51990) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_even_addr_gen_inst_N60
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N61
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N62
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N63
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N64
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_N65
        (T0 67288) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_31_carry\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_31_carry\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_31_carry\[4\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_31_carry\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_31_carry\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_31_carry\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_31_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_31_carry\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_31_n1
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_43_carry\[2\]
        (T0 51824) (T1 15552) (TX 0)
        (TC 10) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_43_carry\[3\]
        (T0 60880) (T1 6496) (TX 0)
        (TC 4) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_43_carry\[4\]
        (T0 64128) (T1 3248) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_43_carry\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_43_carry\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_43_carry\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_43_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_43_carry\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_43_n2
        (T0 33712) (T1 33664) (TX 0)
        (TC 22) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_45_carry\[2\]
        (T0 51824) (T1 15552) (TX 0)
        (TC 10) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_45_carry\[3\]
        (T0 60880) (T1 6496) (TX 0)
        (TC 4) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_45_carry\[4\]
        (T0 64128) (T1 3248) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_45_carry\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_45_carry\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_45_carry\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_45_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_45_carry\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_45_n2
        (T0 33712) (T1 33664) (TX 0)
        (TC 22) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_60_carry\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_60_carry\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_60_carry\[4\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_60_carry\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_60_carry\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_60_carry\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_60_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_60_carry\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_add_60_n1
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_base_addr_0_
        (T0 33712) (T1 33664) (TX 0)
        (TC 22) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_base_addr_1_
        (T0 36254) (T1 31122) (TX 0)
        (TC 11) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_base_addr_2_
        (T0 36254) (T1 31122) (TX 0)
        (TC 5) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_base_addr_3_
        (T0 41392) (T1 25984) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_base_addr_4_
        (T0 47886) (T1 19490) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_base_addr_5_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_base_addr_6_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_base_addr_7_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_base_addr_8_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_base_addr_9_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_offs_addr_0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_offs_addr_1_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_offs_addr_2_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_offs_addr_3_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_offs_addr_4_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_offs_addr_5_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_offs_addr_6_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_offs_addr_7_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_offs_addr_8_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_int_offs_addr_9_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_n18
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_n20
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_n21
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_n22
        (T0 44638) (T1 22738) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_even_addr_gen_inst_n23
        (T0 41392) (T1 25984) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_even_addr_gen_inst_n24
        (T0 33694) (T1 33682) (TX 0)
        (TC 5) (IG 0)
      )
      (o_data_even_addr_gen_inst_n25
        (T0 33694) (T1 33682) (TX 0)
        (TC 11) (IG 0)
      )
      (o_data_even_addr_gen_inst_n26
        (T0 33664) (T1 33712) (TX 0)
        (TC 22) (IG 0)
      )
      (o_data_even_addr_gen_inst_n27
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_n28
        (T0 88) (T1 67288) (TX 0)
        (TC 44) (IG 0)
      )
      (o_data_even_addr_gen_inst_n32
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_n33
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_n34
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_n35
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_n36
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_n37
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_n38
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_n39
        (T0 22738) (T1 44638) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_even_addr_gen_inst_n40
        (T0 25984) (T1 41392) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_even_addr_gen_inst_n41
        (T0 33682) (T1 33694) (TX 0)
        (TC 5) (IG 0)
      )
      (o_data_even_addr_gen_inst_n42
        (T0 33682) (T1 33694) (TX 0)
        (TC 11) (IG 0)
      )
      (o_data_even_addr_gen_inst_n43
        (T0 33712) (T1 33664) (TX 0)
        (TC 22) (IG 0)
      )
      (o_data_even_addr_gen_inst_n5
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_even_addr_gen_inst_n6
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_even_addr_gen_inst_n7
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_n8
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr_gen_inst_net2805
        (T0 67332) (T1 44) (TX 0)
        (TC 44) (IG 0)
      )
      (o_data_even_addr_gen_inst_net2811
        (T0 67332) (T1 44) (TX 0)
        (TC 44) (IG 0)
      )
      (o_data_odd_addr\[0\]
        (T0 33712) (T1 33664) (TX 0)
        (TC 22) (IG 0)
      )
      (o_data_odd_addr\[1\]
        (T0 36254) (T1 31122) (TX 0)
        (TC 11) (IG 0)
      )
      (o_data_odd_addr\[2\]
        (T0 36254) (T1 31122) (TX 0)
        (TC 5) (IG 0)
      )
      (o_data_odd_addr\[3\]
        (T0 41392) (T1 25984) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_odd_addr\[4\]
        (T0 47886) (T1 19490) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_odd_addr\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N10
        (T0 33664) (T1 33712) (TX 0)
        (TC 22) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N11
        (T0 33694) (T1 33682) (TX 0)
        (TC 11) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N12
        (T0 33694) (T1 33682) (TX 0)
        (TC 5) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N13
        (T0 41392) (T1 25984) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N14
        (T0 44638) (T1 22738) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N15
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N16
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N17
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N18
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N19
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N20
        (T0 33664) (T1 33712) (TX 0)
        (TC 22) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N21
        (T0 33694) (T1 33682) (TX 0)
        (TC 11) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N22
        (T0 33694) (T1 33682) (TX 0)
        (TC 5) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N23
        (T0 41392) (T1 25984) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N24
        (T0 44638) (T1 22738) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N25
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N26
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N27
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N28
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N29
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N40
        (T0 67288) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N55
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N56
        (T0 51990) (T1 15386) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N57
        (T0 51990) (T1 15386) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N58
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N59
        (T0 15386) (T1 51990) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N60
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N61
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N62
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N63
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N64
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_N65
        (T0 67288) (T1 88) (TX 0)
        (TC 44) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_31_carry\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_31_carry\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_31_carry\[4\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_31_carry\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_31_carry\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_31_carry\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_31_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_31_carry\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_31_n1
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_43_carry\[2\]
        (T0 51824) (T1 15552) (TX 0)
        (TC 10) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_43_carry\[3\]
        (T0 60880) (T1 6496) (TX 0)
        (TC 4) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_43_carry\[4\]
        (T0 64128) (T1 3248) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_43_carry\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_43_carry\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_43_carry\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_43_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_43_carry\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_43_n2
        (T0 33712) (T1 33664) (TX 0)
        (TC 22) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_45_carry\[2\]
        (T0 51824) (T1 15552) (TX 0)
        (TC 10) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_45_carry\[3\]
        (T0 60880) (T1 6496) (TX 0)
        (TC 4) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_45_carry\[4\]
        (T0 64128) (T1 3248) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_45_carry\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_45_carry\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_45_carry\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_45_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_45_carry\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_45_n2
        (T0 33712) (T1 33664) (TX 0)
        (TC 22) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_60_carry\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_60_carry\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_60_carry\[4\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_60_carry\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_60_carry\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_60_carry\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_60_carry\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_60_carry\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_add_60_n1
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_base_addr_0_
        (T0 33712) (T1 33664) (TX 0)
        (TC 22) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_base_addr_1_
        (T0 36254) (T1 31122) (TX 0)
        (TC 11) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_base_addr_2_
        (T0 36254) (T1 31122) (TX 0)
        (TC 5) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_base_addr_3_
        (T0 41392) (T1 25984) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_base_addr_4_
        (T0 47886) (T1 19490) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_base_addr_5_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_base_addr_6_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_base_addr_7_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_base_addr_8_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_base_addr_9_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_offs_addr_0_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_offs_addr_1_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_offs_addr_2_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_offs_addr_3_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_offs_addr_4_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_offs_addr_5_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_offs_addr_6_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_offs_addr_7_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_offs_addr_8_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_int_offs_addr_9_
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n18
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n20
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n21
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n22
        (T0 44638) (T1 22738) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n23
        (T0 41392) (T1 25984) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n24
        (T0 33694) (T1 33682) (TX 0)
        (TC 5) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n25
        (T0 33694) (T1 33682) (TX 0)
        (TC 11) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n26
        (T0 33664) (T1 33712) (TX 0)
        (TC 22) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n27
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n28
        (T0 88) (T1 67288) (TX 0)
        (TC 44) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n32
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n33
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n34
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n35
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n36
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n37
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n38
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n39
        (T0 22738) (T1 44638) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n40
        (T0 25984) (T1 41392) (TX 0)
        (TC 2) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n41
        (T0 33682) (T1 33694) (TX 0)
        (TC 5) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n42
        (T0 33682) (T1 33694) (TX 0)
        (TC 11) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n43
        (T0 33712) (T1 33664) (TX 0)
        (TC 22) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n5
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n6
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n7
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_n8
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr_gen_inst_net2782
        (T0 67332) (T1 44) (TX 0)
        (TC 44) (IG 0)
      )
      (o_data_odd_addr_gen_inst_net2788
        (T0 67332) (T1 44) (TX 0)
        (TC 44) (IG 0)
      )
      (o_data_relu\[0\]
        (T0 66892) (T1 484) (TX 0)
        (TC 116) (IG 0)
      )
      (o_data_relu\[10\]
        (T0 66812) (T1 564) (TX 0)
        (TC 138) (IG 0)
      )
      (o_data_relu\[11\]
        (T0 66792) (T1 584) (TX 0)
        (TC 120) (IG 0)
      )
      (o_data_relu\[12\]
        (T0 66628) (T1 748) (TX 0)
        (TC 194) (IG 0)
      )
      (o_data_relu\[13\]
        (T0 66564) (T1 812) (TX 0)
        (TC 170) (IG 0)
      )
      (o_data_relu\[14\]
        (T0 66616) (T1 760) (TX 0)
        (TC 188) (IG 0)
      )
      (o_data_relu\[15\]
        (T0 66648) (T1 728) (TX 0)
        (TC 158) (IG 0)
      )
      (o_data_relu\[1\]
        (T0 66808) (T1 568) (TX 0)
        (TC 114) (IG 0)
      )
      (o_data_relu\[2\]
        (T0 66808) (T1 568) (TX 0)
        (TC 130) (IG 0)
      )
      (o_data_relu\[3\]
        (T0 66780) (T1 596) (TX 0)
        (TC 114) (IG 0)
      )
      (o_data_relu\[4\]
        (T0 66776) (T1 600) (TX 0)
        (TC 126) (IG 0)
      )
      (o_data_relu\[5\]
        (T0 66768) (T1 608) (TX 0)
        (TC 106) (IG 0)
      )
      (o_data_relu\[6\]
        (T0 66756) (T1 620) (TX 0)
        (TC 136) (IG 0)
      )
      (o_data_relu\[7\]
        (T0 66772) (T1 604) (TX 0)
        (TC 108) (IG 0)
      )
      (o_data_relu\[8\]
        (T0 66816) (T1 560) (TX 0)
        (TC 118) (IG 0)
      )
      (o_data_relu\[9\]
        (T0 66764) (T1 612) (TX 0)
        (TC 112) (IG 0)
      )
      (o_data_wr
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_wrh_l_n
        (T0 33712) (T1 33664) (TX 0)
        (TC 56) (IG 0)
      )
      (p_unit_i_0_N2
        (T0 66972) (T1 404) (TX 0)
        (TC 152) (IG 0)
      )
      (p_unit_i_0_N3
        (T0 66652) (T1 724) (TX 0)
        (TC 186) (IG 0)
      )
      (p_unit_i_0_N5
        (T0 46364) (T1 21012) (TX 0)
        (TC 142) (IG 0)
      )
      (p_unit_i_0_N6
        (T0 54360) (T1 13016) (TX 0)
        (TC 206) (IG 0)
      )
      (p_unit_i_0_N7
        (T0 50704) (T1 16672) (TX 0)
        (TC 170) (IG 0)
      )
      (p_unit_i_0_int_ps0_0_
        (T0 49812) (T1 17564) (TX 0)
        (TC 138) (IG 0)
      )
      (p_unit_i_0_int_ps0_1_
        (T0 45004) (T1 22372) (TX 0)
        (TC 150) (IG 0)
      )
      (p_unit_i_0_int_ps0_2_
        (T0 49664) (T1 17712) (TX 0)
        (TC 114) (IG 0)
      )
      (p_unit_i_0_int_ps1_0_
        (T0 51792) (T1 15584) (TX 0)
        (TC 138) (IG 0)
      )
      (p_unit_i_0_int_ps1_1_
        (T0 46192) (T1 21184) (TX 0)
        (TC 150) (IG 0)
      )
      (p_unit_i_0_int_ps1_2_
        (T0 52304) (T1 15072) (TX 0)
        (TC 114) (IG 0)
      )
      (p_unit_i_0_n1
        (T0 552) (T1 66824) (TX 0)
        (TC 150) (IG 0)
      )
      (p_unit_i_0_n10
        (T0 5092) (T1 62284) (TX 0)
        (TC 32) (IG 0)
      )
      (p_unit_i_0_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (p_unit_i_0_n12
        (T0 66692) (T1 684) (TX 0)
        (TC 154) (IG 0)
      )
      (p_unit_i_0_n13
        (T0 684) (T1 66692) (TX 0)
        (TC 154) (IG 0)
      )
      (p_unit_i_0_n14
        (T0 67300) (T1 76) (TX 0)
        (TC 34) (IG 0)
      )
      (p_unit_i_0_n15
        (T0 67052) (T1 324) (TX 0)
        (TC 116) (IG 0)
      )
      (p_unit_i_0_n16
        (T0 49072) (T1 18304) (TX 0)
        (TC 108) (IG 0)
      )
      (p_unit_i_0_n17
        (T0 62284) (T1 5092) (TX 0)
        (TC 32) (IG 0)
      )
      (p_unit_i_0_n2
        (T0 6068) (T1 61308) (TX 0)
        (TC 40) (IG 0)
      )
      (p_unit_i_0_n3
        (T0 15516) (T1 51860) (TX 0)
        (TC 200) (IG 0)
      )
      (p_unit_i_0_n4
        (T0 50168) (T1 17208) (TX 0)
        (TC 96) (IG 0)
      )
      (p_unit_i_0_n5
        (T0 17712) (T1 49664) (TX 0)
        (TC 114) (IG 0)
      )
      (p_unit_i_0_n6
        (T0 27004) (T1 40372) (TX 0)
        (TC 114) (IG 0)
      )
      (p_unit_i_0_n7
        (T0 15072) (T1 52304) (TX 0)
        (TC 114) (IG 0)
      )
      (p_unit_i_0_n8
        (T0 18304) (T1 49072) (TX 0)
        (TC 108) (IG 0)
      )
      (p_unit_i_0_n9
        (T0 54512) (T1 12864) (TX 0)
        (TC 186) (IG 0)
      )
      (p_unit_i_0_net3095
        (T0 65392) (T1 1984) (TX 0)
        (TC 1984) (IG 0)
      )
      (p_unit_i_1_N2
        (T0 67148) (T1 228) (TX 0)
        (TC 94) (IG 0)
      )
      (p_unit_i_1_N3
        (T0 66828) (T1 548) (TX 0)
        (TC 138) (IG 0)
      )
      (p_unit_i_1_N5
        (T0 55936) (T1 11440) (TX 0)
        (TC 100) (IG 0)
      )
      (p_unit_i_1_N6
        (T0 63096) (T1 4280) (TX 0)
        (TC 156) (IG 0)
      )
      (p_unit_i_1_N7
        (T0 52540) (T1 14836) (TX 0)
        (TC 122) (IG 0)
      )
      (p_unit_i_1_int_ps0_0_
        (T0 62924) (T1 4452) (TX 0)
        (TC 88) (IG 0)
      )
      (p_unit_i_1_int_ps0_1_
        (T0 50724) (T1 16652) (TX 0)
        (TC 116) (IG 0)
      )
      (p_unit_i_1_int_ps0_2_
        (T0 53760) (T1 13616) (TX 0)
        (TC 88) (IG 0)
      )
      (p_unit_i_1_int_ps1_0_
        (T0 58436) (T1 8940) (TX 0)
        (TC 88) (IG 0)
      )
      (p_unit_i_1_int_ps1_1_
        (T0 50196) (T1 17180) (TX 0)
        (TC 116) (IG 0)
      )
      (p_unit_i_1_int_ps1_2_
        (T0 53100) (T1 14276) (TX 0)
        (TC 88) (IG 0)
      )
      (p_unit_i_1_n1
        (T0 448) (T1 66928) (TX 0)
        (TC 112) (IG 0)
      )
      (p_unit_i_1_n10
        (T0 828) (T1 66548) (TX 0)
        (TC 16) (IG 0)
      )
      (p_unit_i_1_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (p_unit_i_1_n12
        (T0 66828) (T1 548) (TX 0)
        (TC 110) (IG 0)
      )
      (p_unit_i_1_n13
        (T0 548) (T1 66828) (TX 0)
        (TC 110) (IG 0)
      )
      (p_unit_i_1_n14
        (T0 67336) (T1 40) (TX 0)
        (TC 20) (IG 0)
      )
      (p_unit_i_1_n15
        (T0 67196) (T1 180) (TX 0)
        (TC 70) (IG 0)
      )
      (p_unit_i_1_n16
        (T0 52112) (T1 15264) (TX 0)
        (TC 74) (IG 0)
      )
      (p_unit_i_1_n17
        (T0 66548) (T1 828) (TX 0)
        (TC 16) (IG 0)
      )
      (p_unit_i_1_n2
        (T0 976) (T1 66400) (TX 0)
        (TC 24) (IG 0)
      )
      (p_unit_i_1_n3
        (T0 4952) (T1 62424) (TX 0)
        (TC 158) (IG 0)
      )
      (p_unit_i_1_n4
        (T0 53216) (T1 14160) (TX 0)
        (TC 72) (IG 0)
      )
      (p_unit_i_1_n5
        (T0 13616) (T1 53760) (TX 0)
        (TC 88) (IG 0)
      )
      (p_unit_i_1_n6
        (T0 16996) (T1 50380) (TX 0)
        (TC 92) (IG 0)
      )
      (p_unit_i_1_n7
        (T0 14276) (T1 53100) (TX 0)
        (TC 88) (IG 0)
      )
      (p_unit_i_1_n8
        (T0 15264) (T1 52112) (TX 0)
        (TC 74) (IG 0)
      )
      (p_unit_i_1_n9
        (T0 62932) (T1 4444) (TX 0)
        (TC 146) (IG 0)
      )
      (p_unit_i_1_net3077
        (T0 65392) (T1 1984) (TX 0)
        (TC 1984) (IG 0)
      )
      (p_unit_i_2_N2
        (T0 67100) (T1 276) (TX 0)
        (TC 118) (IG 0)
      )
      (p_unit_i_2_N3
        (T0 66788) (T1 588) (TX 0)
        (TC 132) (IG 0)
      )
      (p_unit_i_2_N5
        (T0 59848) (T1 7528) (TX 0)
        (TC 114) (IG 0)
      )
      (p_unit_i_2_N6
        (T0 59624) (T1 7752) (TX 0)
        (TC 154) (IG 0)
      )
      (p_unit_i_2_N7
        (T0 55724) (T1 11652) (TX 0)
        (TC 126) (IG 0)
      )
      (p_unit_i_2_int_ps0_0_
        (T0 62480) (T1 4896) (TX 0)
        (TC 100) (IG 0)
      )
      (p_unit_i_2_int_ps0_1_
        (T0 52664) (T1 14712) (TX 0)
        (TC 114) (IG 0)
      )
      (p_unit_i_2_int_ps0_2_
        (T0 55212) (T1 12164) (TX 0)
        (TC 76) (IG 0)
      )
      (p_unit_i_2_int_ps1_0_
        (T0 62480) (T1 4896) (TX 0)
        (TC 100) (IG 0)
      )
      (p_unit_i_2_int_ps1_1_
        (T0 49892) (T1 17484) (TX 0)
        (TC 114) (IG 0)
      )
      (p_unit_i_2_int_ps1_2_
        (T0 53892) (T1 13484) (TX 0)
        (TC 76) (IG 0)
      )
      (p_unit_i_2_n1
        (T0 472) (T1 66904) (TX 0)
        (TC 106) (IG 0)
      )
      (p_unit_i_2_n10
        (T0 968) (T1 66408) (TX 0)
        (TC 14) (IG 0)
      )
      (p_unit_i_2_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (p_unit_i_2_n12
        (T0 66828) (T1 548) (TX 0)
        (TC 102) (IG 0)
      )
      (p_unit_i_2_n13
        (T0 548) (T1 66828) (TX 0)
        (TC 102) (IG 0)
      )
      (p_unit_i_2_n14
        (T0 67324) (T1 52) (TX 0)
        (TC 22) (IG 0)
      )
      (p_unit_i_2_n15
        (T0 67156) (T1 220) (TX 0)
        (TC 76) (IG 0)
      )
      (p_unit_i_2_n16
        (T0 54588) (T1 12788) (TX 0)
        (TC 70) (IG 0)
      )
      (p_unit_i_2_n17
        (T0 66408) (T1 968) (TX 0)
        (TC 14) (IG 0)
      )
      (p_unit_i_2_n2
        (T0 1132) (T1 66244) (TX 0)
        (TC 28) (IG 0)
      )
      (p_unit_i_2_n3
        (T0 6924) (T1 60452) (TX 0)
        (TC 158) (IG 0)
      )
      (p_unit_i_2_n4
        (T0 53984) (T1 13392) (TX 0)
        (TC 66) (IG 0)
      )
      (p_unit_i_2_n5
        (T0 12164) (T1 55212) (TX 0)
        (TC 76) (IG 0)
      )
      (p_unit_i_2_n6
        (T0 14892) (T1 52484) (TX 0)
        (TC 86) (IG 0)
      )
      (p_unit_i_2_n7
        (T0 13484) (T1 53892) (TX 0)
        (TC 76) (IG 0)
      )
      (p_unit_i_2_n8
        (T0 12788) (T1 54588) (TX 0)
        (TC 70) (IG 0)
      )
      (p_unit_i_2_n9
        (T0 63376) (T1 4000) (TX 0)
        (TC 136) (IG 0)
      )
      (p_unit_i_2_net3059
        (T0 65392) (T1 1984) (TX 0)
        (TC 1984) (IG 0)
      )
      (p_unit_i_3_N2
        (T0 67124) (T1 252) (TX 0)
        (TC 94) (IG 0)
      )
      (p_unit_i_3_N3
        (T0 66820) (T1 556) (TX 0)
        (TC 140) (IG 0)
      )
      (p_unit_i_3_N5
        (T0 57256) (T1 10120) (TX 0)
        (TC 104) (IG 0)
      )
      (p_unit_i_3_N6
        (T0 59368) (T1 8008) (TX 0)
        (TC 162) (IG 0)
      )
      (p_unit_i_3_N7
        (T0 56660) (T1 10716) (TX 0)
        (TC 124) (IG 0)
      )
      (p_unit_i_3_int_ps0_0_
        (T0 59468) (T1 7908) (TX 0)
        (TC 88) (IG 0)
      )
      (p_unit_i_3_int_ps0_1_
        (T0 52300) (T1 15076) (TX 0)
        (TC 124) (IG 0)
      )
      (p_unit_i_3_int_ps0_2_
        (T0 58160) (T1 9216) (TX 0)
        (TC 82) (IG 0)
      )
      (p_unit_i_3_int_ps1_0_
        (T0 58412) (T1 8964) (TX 0)
        (TC 88) (IG 0)
      )
      (p_unit_i_3_int_ps1_1_
        (T0 52564) (T1 14812) (TX 0)
        (TC 124) (IG 0)
      )
      (p_unit_i_3_int_ps1_2_
        (T0 57368) (T1 10008) (TX 0)
        (TC 82) (IG 0)
      )
      (p_unit_i_3_n1
        (T0 400) (T1 66976) (TX 0)
        (TC 102) (IG 0)
      )
      (p_unit_i_3_n10
        (T0 3364) (T1 64012) (TX 0)
        (TC 30) (IG 0)
      )
      (p_unit_i_3_n11
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (p_unit_i_3_n12
        (T0 66872) (T1 504) (TX 0)
        (TC 102) (IG 0)
      )
      (p_unit_i_3_n13
        (T0 504) (T1 66872) (TX 0)
        (TC 102) (IG 0)
      )
      (p_unit_i_3_n14
        (T0 67348) (T1 28) (TX 0)
        (TC 14) (IG 0)
      )
      (p_unit_i_3_n15
        (T0 67164) (T1 212) (TX 0)
        (TC 72) (IG 0)
      )
      (p_unit_i_3_n16
        (T0 54748) (T1 12628) (TX 0)
        (TC 86) (IG 0)
      )
      (p_unit_i_3_n17
        (T0 64012) (T1 3364) (TX 0)
        (TC 30) (IG 0)
      )
      (p_unit_i_3_n2
        (T0 3376) (T1 64000) (TX 0)
        (TC 32) (IG 0)
      )
      (p_unit_i_3_n3
        (T0 9736) (T1 57640) (TX 0)
        (TC 162) (IG 0)
      )
      (p_unit_i_3_n4
        (T0 56808) (T1 10568) (TX 0)
        (TC 68) (IG 0)
      )
      (p_unit_i_3_n5
        (T0 9216) (T1 58160) (TX 0)
        (TC 82) (IG 0)
      )
      (p_unit_i_3_n6
        (T0 15028) (T1 52348) (TX 0)
        (TC 94) (IG 0)
      )
      (p_unit_i_3_n7
        (T0 10008) (T1 57368) (TX 0)
        (TC 82) (IG 0)
      )
      (p_unit_i_3_n8
        (T0 12628) (T1 54748) (TX 0)
        (TC 86) (IG 0)
      )
      (p_unit_i_3_n9
        (T0 63880) (T1 3496) (TX 0)
        (TC 138) (IG 0)
      )
      (p_unit_i_3_net3041
        (T0 65392) (T1 1984) (TX 0)
        (TC 1984) (IG 0)
      )
      (ps_ctrl_en_npu
        (T0 4000) (T1 63376) (TX 0)
        (TC 320) (IG 0)
      )
      (ps_ctrl_en_p
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (ps_ctrl_ldh_v_n
        (T0 52000) (T1 15376) (TX 0)
        (TC 1600) (IG 0)
      )
      (ps_ctrl_wr_pipe
        (T0 63408) (T1 3968) (TX 0)
        (TC 320) (IG 0)
      )
      (ps_int_L0_ptr\[0\]
        (T0 42032) (T1 25344) (TX 0)
        (TC 12672) (IG 0)
      )
      (ps_int_L0_ptr\[1\]
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (ps_int_L0_ptr\[2\]
        (T0 50480) (T1 16896) (TX 0)
        (TC 4224) (IG 0)
      )
      (ps_int_hmode_cnt\[0\]
        (T0 48176) (T1 19200) (TX 0)
        (TC 3200) (IG 0)
      )
      (ps_int_hmode_cnt\[1\]
        (T0 48176) (T1 19200) (TX 0)
        (TC 1600) (IG 0)
      )
      (ps_int_hmode_cnt\[2\]
        (T0 57776) (T1 9600) (TX 0)
        (TC 1600) (IG 0)
      )
      (ps_int_s_tc_L2
        (T0 38224) (T1 29152) (TX 0)
        (TC 112) (IG 0)
      )
      (ps_int_s_tc_L3
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (ps_int_s_tc_res
        (T0 66736) (T1 640) (TX 0)
        (TC 320) (IG 0)
      )
      (qrelu_i_0_n1
        (T0 1008) (T1 66368) (TX 0)
        (TC 328) (IG 0)
      )
      (qrelu_i_0_n2
        (T0 940) (T1 66436) (TX 0)
        (TC 200) (IG 0)
      )
      (qrelu_i_0_n3
        (T0 1080) (T1 66296) (TX 0)
        (TC 318) (IG 0)
      )
      (qrelu_i_0_n4
        (T0 456) (T1 66920) (TX 0)
        (TC 110) (IG 0)
      )
      (qrelu_i_0_n5
        (T0 66396) (T1 980) (TX 0)
        (TC 214) (IG 0)
      )
      (qrelu_i_0_n6
        (T0 66052) (T1 1324) (TX 0)
        (TC 280) (IG 0)
      )
      (qrelu_i_1_n1
        (T0 1004) (T1 66372) (TX 0)
        (TC 312) (IG 0)
      )
      (qrelu_i_1_n2
        (T0 932) (T1 66444) (TX 0)
        (TC 180) (IG 0)
      )
      (qrelu_i_1_n3
        (T0 1072) (T1 66304) (TX 0)
        (TC 326) (IG 0)
      )
      (qrelu_i_1_n7
        (T0 66068) (T1 1308) (TX 0)
        (TC 270) (IG 0)
      )
      (qrelu_i_1_n8
        (T0 66412) (T1 964) (TX 0)
        (TC 192) (IG 0)
      )
      (qrelu_i_1_n9
        (T0 440) (T1 66936) (TX 0)
        (TC 120) (IG 0)
      )
      (qrelu_i_2_n1
        (T0 756) (T1 66620) (TX 0)
        (TC 212) (IG 0)
      )
      (qrelu_i_2_n2
        (T0 652) (T1 66724) (TX 0)
        (TC 124) (IG 0)
      )
      (qrelu_i_2_n3
        (T0 748) (T1 66628) (TX 0)
        (TC 208) (IG 0)
      )
      (qrelu_i_2_n7
        (T0 66416) (T1 960) (TX 0)
        (TC 188) (IG 0)
      )
      (qrelu_i_2_n8
        (T0 66664) (T1 712) (TX 0)
        (TC 142) (IG 0)
      )
      (qrelu_i_2_n9
        (T0 364) (T1 67012) (TX 0)
        (TC 96) (IG 0)
      )
      (qrelu_i_3_n1
        (T0 724) (T1 66652) (TX 0)
        (TC 240) (IG 0)
      )
      (qrelu_i_3_n2
        (T0 644) (T1 66732) (TX 0)
        (TC 124) (IG 0)
      )
      (qrelu_i_3_n3
        (T0 784) (T1 66592) (TX 0)
        (TC 216) (IG 0)
      )
      (qrelu_i_3_n7
        (T0 66444) (T1 932) (TX 0)
        (TC 194) (IG 0)
      )
      (qrelu_i_3_n8
        (T0 66660) (T1 716) (TX 0)
        (TC 140) (IG 0)
      )
      (qrelu_i_3_n9
        (T0 380) (T1 66996) (TX 0)
        (TC 86) (IG 0)
      )
      (qrelu_i_4_n1
        (T0 828) (T1 66548) (TX 0)
        (TC 234) (IG 0)
      )
      (qrelu_i_4_n2
        (T0 712) (T1 66664) (TX 0)
        (TC 138) (IG 0)
      )
      (qrelu_i_4_n3
        (T0 772) (T1 66604) (TX 0)
        (TC 214) (IG 0)
      )
      (qrelu_i_4_n7
        (T0 66380) (T1 996) (TX 0)
        (TC 202) (IG 0)
      )
      (qrelu_i_4_n8
        (T0 66592) (T1 784) (TX 0)
        (TC 156) (IG 0)
      )
      (qrelu_i_4_n9
        (T0 372) (T1 67004) (TX 0)
        (TC 86) (IG 0)
      )
      (qrelu_i_5_n1
        (T0 860) (T1 66516) (TX 0)
        (TC 246) (IG 0)
      )
      (qrelu_i_5_n2
        (T0 748) (T1 66628) (TX 0)
        (TC 148) (IG 0)
      )
      (qrelu_i_5_n3
        (T0 828) (T1 66548) (TX 0)
        (TC 252) (IG 0)
      )
      (qrelu_i_5_n7
        (T0 66320) (T1 1056) (TX 0)
        (TC 198) (IG 0)
      )
      (qrelu_i_5_n8
        (T0 66580) (T1 796) (TX 0)
        (TC 160) (IG 0)
      )
      (qrelu_i_5_n9
        (T0 372) (T1 67004) (TX 0)
        (TC 80) (IG 0)
      )
      (qrelu_i_6_n1
        (T0 792) (T1 66584) (TX 0)
        (TC 230) (IG 0)
      )
      (qrelu_i_6_n2
        (T0 768) (T1 66608) (TX 0)
        (TC 150) (IG 0)
      )
      (qrelu_i_6_n3
        (T0 852) (T1 66524) (TX 0)
        (TC 220) (IG 0)
      )
      (qrelu_i_6_n7
        (T0 66320) (T1 1056) (TX 0)
        (TC 200) (IG 0)
      )
      (qrelu_i_6_n8
        (T0 66576) (T1 800) (TX 0)
        (TC 160) (IG 0)
      )
      (qrelu_i_6_n9
        (T0 352) (T1 67024) (TX 0)
        (TC 86) (IG 0)
      )
      (qrelu_i_7_n1
        (T0 716) (T1 66660) (TX 0)
        (TC 218) (IG 0)
      )
      (qrelu_i_7_n2
        (T0 748) (T1 66628) (TX 0)
        (TC 156) (IG 0)
      )
      (qrelu_i_7_n3
        (T0 872) (T1 66504) (TX 0)
        (TC 228) (IG 0)
      )
      (qrelu_i_7_n7
        (T0 66348) (T1 1028) (TX 0)
        (TC 198) (IG 0)
      )
      (qrelu_i_7_n8
        (T0 66592) (T1 784) (TX 0)
        (TC 168) (IG 0)
      )
      (qrelu_i_7_n9
        (T0 320) (T1 67056) (TX 0)
        (TC 76) (IG 0)
      )
      (res_cnt_inst_N10
        (T0 1984) (T1 65392) (TX 0)
        (TC 992) (IG 0)
      )
      (res_cnt_inst_N12
        (T0 65712) (T1 1664) (TX 0)
        (TC 208) (IG 0)
      )
      (res_cnt_inst_n1
        (T0 1984) (T1 65392) (TX 0)
        (TC 992) (IG 0)
      )
      (res_cnt_inst_n10
        (T0 640) (T1 66736) (TX 0)
        (TC 320) (IG 0)
      )
      (res_cnt_inst_n11
        (T0 1984) (T1 65392) (TX 0)
        (TC 528) (IG 0)
      )
      (res_cnt_inst_n12
        (T0 36560) (T1 30816) (TX 0)
        (TC 208) (IG 0)
      )
      (res_cnt_inst_n13
        (T0 65392) (T1 1984) (TX 0)
        (TC 992) (IG 0)
      )
      (res_cnt_inst_n14
        (T0 39920) (T1 27456) (TX 0)
        (TC 464) (IG 0)
      )
      (res_cnt_inst_n2
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (res_cnt_inst_n5
        (T0 1664) (T1 65712) (TX 0)
        (TC 208) (IG 0)
      )
      (res_cnt_inst_n7
        (T0 1856) (T1 65520) (TX 0)
        (TC 464) (IG 0)
      )
      (res_cnt_inst_n8
        (T0 66320) (T1 1056) (TX 0)
        (TC 528) (IG 0)
      )
      (res_cnt_inst_n9
        (T0 416) (T1 66960) (TX 0)
        (TC 208) (IG 0)
      )
      (res_cnt_inst_net2987
        (T0 65392) (T1 1984) (TX 0)
        (TC 1984) (IG 0)
      )
      (res_cnt_inst_q_0_
        (T0 65392) (T1 1984) (TX 0)
        (TC 992) (IG 0)
      )
      (res_cnt_inst_q_1_
        (T0 65520) (T1 1856) (TX 0)
        (TC 464) (IG 0)
      )
      (res_cnt_inst_q_2_
        (T0 65712) (T1 1664) (TX 0)
        (TC 208) (IG 0)
      )
      (round_i_0_n1
        (T0 3828) (T1 63548) (TX 0)
        (TC 120) (IG 0)
      )
      (round_i_0_n2
        (T0 15748) (T1 51628) (TX 0)
        (TC 170) (IG 0)
      )
      (round_i_0_n3
        (T0 5460) (T1 61916) (TX 0)
        (TC 76) (IG 0)
      )
      (round_i_1_n1
        (T0 4480) (T1 62896) (TX 0)
        (TC 104) (IG 0)
      )
      (round_i_1_n2
        (T0 15364) (T1 52012) (TX 0)
        (TC 122) (IG 0)
      )
      (round_i_1_n4
        (T0 1288) (T1 66088) (TX 0)
        (TC 50) (IG 0)
      )
      (round_i_2_n1
        (T0 5236) (T1 62140) (TX 0)
        (TC 96) (IG 0)
      )
      (round_i_2_n2
        (T0 17196) (T1 50180) (TX 0)
        (TC 126) (IG 0)
      )
      (round_i_2_n4
        (T0 1224) (T1 66152) (TX 0)
        (TC 76) (IG 0)
      )
      (round_i_3_n1
        (T0 2220) (T1 65156) (TX 0)
        (TC 104) (IG 0)
      )
      (round_i_3_n2
        (T0 10980) (T1 56396) (TX 0)
        (TC 124) (IG 0)
      )
      (round_i_3_n4
        (T0 5288) (T1 62088) (TX 0)
        (TC 58) (IG 0)
      )
      (rst
        (T0 67374) (T1 2) (TX 0)
        (TC 1) (IG 0)
      )
      (s_tc_L0
        (T0 43542) (T1 23834) (TX 0)
        (TC 4225) (IG 0)
      )
      (s_tc_L1
        (T0 65456) (T1 1920) (TX 0)
        (TC 320) (IG 0)
      )
      (s_tc_L2
        (T0 38224) (T1 29152) (TX 0)
        (TC 112) (IG 0)
      )
      (s_tc_L3
        (T0 37552) (T1 29824) (TX 0)
        (TC 44) (IG 0)
      )
      (s_tc_L4
        (T0 61568) (T1 5808) (TX 0)
        (TC 4) (IG 0)
      )
      (s_tc_hmode
        (T0 57776) (T1 9600) (TX 0)
        (TC 1600) (IG 0)
      )
      (s_tc_res
        (T0 66736) (T1 640) (TX 0)
        (TC 320) (IG 0)
      )
      (s_tc_vmode
        (T0 53808) (T1 13568) (TX 0)
        (TC 320) (IG 0)
      )
      (vmode_cnt_inst_N10
        (T0 36608) (T1 30768) (TX 0)
        (TC 640) (IG 0)
      )
      (vmode_cnt_inst_N12
        (T0 55856) (T1 11520) (TX 0)
        (TC 320) (IG 0)
      )
      (vmode_cnt_inst_n1
        (T0 13568) (T1 53808) (TX 0)
        (TC 320) (IG 0)
      )
      (vmode_cnt_inst_n10
        (T0 13568) (T1 53808) (TX 0)
        (TC 320) (IG 0)
      )
      (vmode_cnt_inst_n11
        (T0 23040) (T1 44336) (TX 0)
        (TC 320) (IG 0)
      )
      (vmode_cnt_inst_n12
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (vmode_cnt_inst_n2
        (T0 44336) (T1 23040) (TX 0)
        (TC 640) (IG 0)
      )
      (vmode_cnt_inst_n4
        (T0 44336) (T1 23040) (TX 0)
        (TC 320) (IG 0)
      )
      (vmode_cnt_inst_n5
        (T0 13568) (T1 53808) (TX 0)
        (TC 320) (IG 0)
      )
      (vmode_cnt_inst_n6
        (T0 23040) (T1 44336) (TX 0)
        (TC 640) (IG 0)
      )
      (vmode_cnt_inst_n7
        (T0 23040) (T1 44336) (TX 0)
        (TC 320) (IG 0)
      )
      (vmode_cnt_inst_n8
        (T0 42288) (T1 25088) (TX 0)
        (TC 320) (IG 0)
      )
      (vmode_cnt_inst_n9
        (T0 11520) (T1 55856) (TX 0)
        (TC 320) (IG 0)
      )
      (vmode_cnt_inst_net3005
        (T0 65776) (T1 1600) (TX 0)
        (TC 1600) (IG 0)
      )
      (vmode_cnt_inst_q_0_
        (T0 44336) (T1 23040) (TX 0)
        (TC 640) (IG 0)
      )
      (vmode_cnt_inst_q_1_
        (T0 44336) (T1 23040) (TX 0)
        (TC 320) (IG 0)
      )
      (vmode_cnt_inst_q_2_
        (T0 53808) (T1 13568) (TX 0)
        (TC 320) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N115
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N116
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N117
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N118
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N119
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N120
        (T0 66732) (T1 644) (TX 0)
        (TC 322) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N121
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N122
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N123
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N124
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N125
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N126
        (T0 66732) (T1 644) (TX 0)
        (TC 322) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N127
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N128
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N129
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N130
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N131
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N132
        (T0 66732) (T1 644) (TX 0)
        (TC 322) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N133
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N134
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N135
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N136
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N137
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N138
        (T0 66732) (T1 644) (TX 0)
        (TC 322) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N139
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N140
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N141
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N142
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N143
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N144
        (T0 66736) (T1 640) (TX 0)
        (TC 320) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N145
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N146
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N147
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N148
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N149
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N150
        (T0 66736) (T1 640) (TX 0)
        (TC 320) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N151
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N152
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N153
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N154
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N155
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N156
        (T0 66736) (T1 640) (TX 0)
        (TC 320) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N157
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N158
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N159
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N160
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N161
        (T0 67120) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N162
        (T0 66736) (T1 640) (TX 0)
        (TC 320) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[0\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[10\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[11\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[12\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[13\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[14\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[15\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[16\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[17\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[18\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[19\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[1\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[20\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[21\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[22\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[23\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[24\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[25\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[26\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[27\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[28\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[29\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[2\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[30\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[31\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[32\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[33\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[34\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[35\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[36\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[37\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[38\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[39\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[40\]
        (T0 66392) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[41\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[42\]
        (T0 66392) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[43\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[44\]
        (T0 65568) (T1 1808) (TX 0)
        (TC 14) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[45\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[46\]
        (T0 54032) (T1 13344) (TX 0)
        (TC 42) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[47\]
        (T0 54192) (T1 13184) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[4\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[5\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[6\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[7\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[9\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[0\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[10\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[11\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[12\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[13\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[14\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[15\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[16\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[17\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[18\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[19\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[1\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[20\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[21\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[22\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[23\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[24\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[25\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[26\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[27\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[28\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[29\]
        (T0 54192) (T1 13184) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[30\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[31\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[32\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[33\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[34\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[35\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[36\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[37\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[38\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[39\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[40\]
        (T0 65408) (T1 1968) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[41\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[42\]
        (T0 65408) (T1 1968) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[43\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[44\]
        (T0 66392) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[45\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[46\]
        (T0 65408) (T1 1968) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[47\]
        (T0 54192) (T1 13184) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[4\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[5\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[7\]
        (T0 54192) (T1 13184) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[9\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[0\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[10\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[11\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[12\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[13\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[14\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[15\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[16\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[17\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[18\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[19\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[1\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[20\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[21\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[22\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[23\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[24\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[25\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[26\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[27\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[28\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[29\]
        (T0 54192) (T1 13184) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[30\]
        (T0 54192) (T1 13184) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[31\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[32\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[33\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[34\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[35\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[36\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[37\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[38\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[39\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[40\]
        (T0 64424) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[41\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[42\]
        (T0 64424) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[43\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[44\]
        (T0 64424) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[45\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[46\]
        (T0 64424) (T1 2952) (TX 0)
        (TC 36) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[47\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[4\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[7\]
        (T0 54192) (T1 13184) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[8\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[0\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[10\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[11\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[12\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[13\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[14\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[15\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[16\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[17\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[18\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[19\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[1\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[20\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[21\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[22\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[23\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[24\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[25\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[26\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[27\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[28\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[29\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[30\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[31\]
        (T0 54192) (T1 13184) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[32\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[33\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[34\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[35\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[36\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[37\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[38\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[39\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[3\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[40\]
        (T0 64424) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[41\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[42\]
        (T0 64424) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[43\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[44\]
        (T0 63600) (T1 3776) (TX 0)
        (TC 26) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[45\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[46\]
        (T0 64424) (T1 2952) (TX 0)
        (TC 36) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[47\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[4\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[5\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[6\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[7\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[0\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[10\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[11\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[12\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[13\]
        (T0 66576) (T1 800) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[14\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[15\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[16\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[17\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[18\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[19\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[1\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[20\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[21\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[22\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[23\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[24\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[25\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[26\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[27\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[28\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[29\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[2\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[30\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[31\]
        (T0 54576) (T1 12800) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[32\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[33\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[34\]
        (T0 66576) (T1 800) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[35\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[36\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[37\]
        (T0 66576) (T1 800) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[38\]
        (T0 66576) (T1 800) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[39\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[3\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[40\]
        (T0 65408) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[41\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[42\]
        (T0 65408) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[43\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[44\]
        (T0 65408) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[45\]
        (T0 66576) (T1 800) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[46\]
        (T0 65408) (T1 1968) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[47\]
        (T0 66576) (T1 800) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[4\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[5\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[6\]
        (T0 43016) (T1 24360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[7\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[0\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[10\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[11\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[12\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[13\]
        (T0 54216) (T1 13160) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[14\]
        (T0 66576) (T1 800) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[15\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[16\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[17\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[18\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[19\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[1\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[20\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[21\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[22\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[23\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[24\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[25\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[26\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[27\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[28\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[29\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[2\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[30\]
        (T0 55376) (T1 12000) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[31\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[32\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[33\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[34\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[35\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[36\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[37\]
        (T0 66576) (T1 800) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[38\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[39\]
        (T0 54216) (T1 13160) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[3\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[40\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[41\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[42\]
        (T0 54032) (T1 13344) (TX 0)
        (TC 42) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[43\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[44\]
        (T0 66392) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[45\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[46\]
        (T0 66392) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[47\]
        (T0 54216) (T1 13160) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[4\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[5\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[7\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[0\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[10\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[11\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[12\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[13\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[14\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[15\]
        (T0 66576) (T1 800) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[16\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[17\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[18\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[19\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[1\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[20\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[21\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[22\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[23\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[24\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[25\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[26\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[27\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[28\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[29\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[2\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[30\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[31\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[32\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[33\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[34\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[35\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[36\]
        (T0 66576) (T1 800) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[37\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[38\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[39\]
        (T0 66576) (T1 800) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[3\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[40\]
        (T0 66392) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[41\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[42\]
        (T0 54032) (T1 13344) (TX 0)
        (TC 42) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[43\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[44\]
        (T0 66392) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[45\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[46\]
        (T0 53232) (T1 14144) (TX 0)
        (TC 44) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[47\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[4\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[5\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[7\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[0\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[10\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[11\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[12\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[13\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[14\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[15\]
        (T0 54216) (T1 13160) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[16\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[17\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[18\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[19\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[1\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[20\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[21\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[22\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[23\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[24\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[25\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[26\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[27\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[28\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[29\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[2\]
        (T0 66552) (T1 824) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[30\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[31\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[32\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[33\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[34\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[35\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[36\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[37\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[38\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[39\]
        (T0 66576) (T1 800) (TX 0)
        (TC 2) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[3\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[40\]
        (T0 66392) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[41\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[42\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[43\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[44\]
        (T0 66392) (T1 984) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[45\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[46\]
        (T0 54032) (T1 13344) (TX 0)
        (TC 42) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[47\]
        (T0 55016) (T1 12360) (TX 0)
        (TC 30) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[4\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[5\]
        (T0 54192) (T1 13184) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[6\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[7\]
        (T0 54192) (T1 13184) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[8\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[9\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n1
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n10
        (T0 2592) (T1 64784) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n100
        (T0 2408) (T1 64968) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n101
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n102
        (T0 2952) (T1 64424) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n103
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n104
        (T0 296) (T1 67080) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n105
        (T0 132) (T1 67244) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n106
        (T0 2952) (T1 64424) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n107
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n108
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n109
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n11
        (T0 6204) (T1 61172) (TX 0)
        (TC 1122) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n110
        (T0 3084) (T1 64292) (TX 0)
        (TC 90) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n111
        (T0 132) (T1 67244) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n112
        (T0 2756) (T1 64620) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n113
        (T0 4092) (T1 63284) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n114
        (T0 2100) (T1 65276) (TX 0)
        (TC 90) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n115
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n116
        (T0 2408) (T1 64968) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n117
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n118
        (T0 1116) (T1 66260) (TX 0)
        (TC 78) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n119
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n12
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n120
        (T0 296) (T1 67080) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n121
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n122
        (T0 2232) (T1 65144) (TX 0)
        (TC 90) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n123
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n124
        (T0 132) (T1 67244) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n125
        (T0 132) (T1 67244) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n126
        (T0 1968) (T1 65408) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n127
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n128
        (T0 2888) (T1 64488) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n129
        (T0 2112) (T1 65264) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n13
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n130
        (T0 3576) (T1 63800) (TX 0)
        (TC 1068) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n131
        (T0 3960) (T1 63416) (TX 0)
        (TC 1980) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n132
        (T0 264) (T1 67112) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n133
        (T0 3960) (T1 63416) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n134
        (T0 1280) (T1 66096) (TX 0)
        (TC 78) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n135
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n136
        (T0 2112) (T1 65264) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n137
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n138
        (T0 1248) (T1 66128) (TX 0)
        (TC 78) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n139
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n14
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n140
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n141
        (T0 132) (T1 67244) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n142
        (T0 1116) (T1 66260) (TX 0)
        (TC 78) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n143
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n144
        (T0 1920) (T1 65456) (TX 0)
        (TC 320) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n145
        (T0 5136) (T1 62240) (TX 0)
        (TC 1984) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n146
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n147
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n148
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n149
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n15
        (T0 42240) (T1 25136) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n150
        (T0 2048) (T1 65328) (TX 0)
        (TC 1024) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n151
        (T0 1920) (T1 65456) (TX 0)
        (TC 320) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n152
        (T0 1920) (T1 65456) (TX 0)
        (TC 320) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n153
        (T0 15510) (T1 51866) (TX 0)
        (TC 321) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n154
        (T0 11524) (T1 55852) (TX 0)
        (TC 322) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n155
        (T0 11524) (T1 55852) (TX 0)
        (TC 322) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n156
        (T0 11524) (T1 55852) (TX 0)
        (TC 322) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n157
        (T0 11534) (T1 55842) (TX 0)
        (TC 321) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n158
        (T0 21270) (T1 46106) (TX 0)
        (TC 321) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n159
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n16
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n160
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n161
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n162
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n163
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n164
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n165
        (T0 42240) (T1 25136) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n166
        (T0 42240) (T1 25136) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n167
        (T0 42240) (T1 25136) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n168
        (T0 42240) (T1 25136) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n169
        (T0 42240) (T1 25136) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n17
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n170
        (T0 42240) (T1 25136) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n171
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n172
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n173
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n174
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n175
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n176
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n177
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n178
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n179
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n18
        (T0 3444) (T1 63932) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n180
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n181
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n182
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n183
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n184
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n185
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n186
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n187
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n188
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n189
        (T0 26888) (T1 40488) (TX 0)
        (TC 1284) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n19
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n190
        (T0 26888) (T1 40488) (TX 0)
        (TC 642) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n191
        (T0 21270) (T1 46106) (TX 0)
        (TC 321) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n192
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n193
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n194
        (T0 25344) (T1 42032) (TX 0)
        (TC 12672) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n195
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n196
        (T0 16896) (T1 50480) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n2
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n20
        (T0 2460) (T1 64916) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n21
        (T0 4092) (T1 63284) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n22
        (T0 984) (T1 66392) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n23
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n24
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n25
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n26
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n27
        (T0 132) (T1 67244) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n28
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n29
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n3
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n30
        (T0 2964) (T1 64412) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n31
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n32
        (T0 132) (T1 67244) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n33
        (T0 4092) (T1 63284) (TX 0)
        (TC 2046) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n34
        (T0 3584) (T1 63792) (TX 0)
        (TC 1068) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n35
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n36
        (T0 2460) (T1 64916) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n37
        (T0 3960) (T1 63416) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n38
        (T0 1116) (T1 66260) (TX 0)
        (TC 78) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n39
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n4
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n40
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n41
        (T0 3960) (T1 63416) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n42
        (T0 3444) (T1 63932) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n43
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n44
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n45
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n46
        (T0 984) (T1 66392) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n47
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n48
        (T0 4712) (T1 62664) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n49
        (T0 3960) (T1 63416) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n5
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n50
        (T0 2964) (T1 64412) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n51
        (T0 132) (T1 67244) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n52
        (T0 2592) (T1 64784) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n53
        (T0 4092) (T1 63284) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n54
        (T0 984) (T1 66392) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n55
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n56
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n57
        (T0 3960) (T1 63416) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n58
        (T0 3444) (T1 63932) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n59
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n6
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n60
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n61
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n62
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n63
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n64
        (T0 2252) (T1 65124) (TX 0)
        (TC 1124) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n65
        (T0 5940) (T1 61436) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n66
        (T0 2100) (T1 65276) (TX 0)
        (TC 78) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n67
        (T0 3960) (T1 63416) (TX 0)
        (TC 1980) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n68
        (T0 272) (T1 67104) (TX 0)
        (TC 68) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n69
        (T0 4092) (T1 63284) (TX 0)
        (TC 2046) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n7
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n70
        (T0 1968) (T1 65408) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n71
        (T0 3960) (T1 63416) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n72
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n73
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n74
        (T0 2100) (T1 65276) (TX 0)
        (TC 78) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n75
        (T0 3960) (T1 63416) (TX 0)
        (TC 1980) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n76
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n77
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n78
        (T0 1968) (T1 65408) (TX 0)
        (TC 12) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n79
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n8
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n80
        (T0 2408) (T1 64968) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n81
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n82
        (T0 3084) (T1 64292) (TX 0)
        (TC 102) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n83
        (T0 132) (T1 67244) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n84
        (T0 296) (T1 67080) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n85
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n86
        (T0 3116) (T1 64260) (TX 0)
        (TC 90) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n87
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n88
        (T0 132) (T1 67244) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n89
        (T0 132) (T1 67244) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n9
        (T0 58928) (T1 8448) (TX 0)
        (TC 4224) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n90
        (T0 2952) (T1 64424) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n91
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n92
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n93
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n94
        (T0 2952) (T1 64424) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n95
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n96
        (T0 264) (T1 67112) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n97
        (T0 2112) (T1 65264) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n98
        (T0 5064) (T1 62312) (TX 0)
        (TC 1092) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n99
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4603
        (T0 67054) (T1 322) (TX 0)
        (TC 322) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4609
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4614
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4619
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4624
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4629
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4634
        (T0 67054) (T1 322) (TX 0)
        (TC 322) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4639
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4644
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4649
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4654
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4659
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4664
        (T0 67054) (T1 322) (TX 0)
        (TC 322) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4669
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4674
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4679
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4684
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4689
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4694
        (T0 67054) (T1 322) (TX 0)
        (TC 322) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4699
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4704
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4709
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4714
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4719
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4724
        (T0 67056) (T1 320) (TX 0)
        (TC 320) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4729
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4734
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4739
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4744
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4749
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4754
        (T0 67056) (T1 320) (TX 0)
        (TC 320) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4759
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4764
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4769
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4774
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4779
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4784
        (T0 67056) (T1 320) (TX 0)
        (TC 320) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4789
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4794
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4799
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4804
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4809
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4814
        (T0 67056) (T1 320) (TX 0)
        (TC 320) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4819
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4824
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4829
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4834
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4839
        (T0 67248) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data1\[0\]
        (T0 64808) (T1 2568) (TX 0)
        (TC 312) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data1\[1\]
        (T0 67124) (T1 252) (TX 0)
        (TC 126) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data1\[2\]
        (T0 63976) (T1 3400) (TX 0)
        (TC 704) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data1\[3\]
        (T0 66104) (T1 1272) (TX 0)
        (TC 612) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data1\[4\]
        (T0 64180) (T1 3196) (TX 0)
        (TC 524) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data1\[5\]
        (T0 63984) (T1 3392) (TX 0)
        (TC 1460) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data1\[6\]
        (T0 62484) (T1 4892) (TX 0)
        (TC 1312) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data1\[7\]
        (T0 62060) (T1 5316) (TX 0)
        (TC 1868) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data2\[0\]
        (T0 65332) (T1 2044) (TX 0)
        (TC 302) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data2\[1\]
        (T0 66544) (T1 832) (TX 0)
        (TC 416) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data2\[2\]
        (T0 63428) (T1 3948) (TX 0)
        (TC 664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data2\[3\]
        (T0 65824) (T1 1552) (TX 0)
        (TC 542) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data2\[4\]
        (T0 64112) (T1 3264) (TX 0)
        (TC 634) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data2\[5\]
        (T0 63212) (T1 4164) (TX 0)
        (TC 1258) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data2\[6\]
        (T0 63276) (T1 4100) (TX 0)
        (TC 1132) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data2\[7\]
        (T0 61020) (T1 6356) (TX 0)
        (TC 1506) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data3\[0\]
        (T0 64960) (T1 2416) (TX 0)
        (TC 452) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data3\[1\]
        (T0 66284) (T1 1092) (TX 0)
        (TC 546) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data3\[2\]
        (T0 63288) (T1 4088) (TX 0)
        (TC 804) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data3\[3\]
        (T0 65264) (T1 2112) (TX 0)
        (TC 682) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data3\[4\]
        (T0 64112) (T1 3264) (TX 0)
        (TC 634) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data3\[5\]
        (T0 62972) (T1 4404) (TX 0)
        (TC 1098) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data3\[6\]
        (T0 62608) (T1 4768) (TX 0)
        (TC 1282) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data3\[7\]
        (T0 61828) (T1 5548) (TX 0)
        (TC 1666) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data4\[0\]
        (T0 64940) (T1 2436) (TX 0)
        (TC 582) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data4\[1\]
        (T0 66284) (T1 1092) (TX 0)
        (TC 546) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data4\[2\]
        (T0 64300) (T1 3076) (TX 0)
        (TC 814) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data4\[3\]
        (T0 64724) (T1 2652) (TX 0)
        (TC 962) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data4\[4\]
        (T0 64352) (T1 3024) (TX 0)
        (TC 634) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data4\[5\]
        (T0 62412) (T1 4964) (TX 0)
        (TC 1098) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data4\[6\]
        (T0 63176) (T1 4200) (TX 0)
        (TC 1122) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data4\[7\]
        (T0 60448) (T1 6928) (TX 0)
        (TC 1676) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data5\[0\]
        (T0 65160) (T1 2216) (TX 0)
        (TC 592) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data5\[1\]
        (T0 66264) (T1 1112) (TX 0)
        (TC 556) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data5\[2\]
        (T0 64008) (T1 3368) (TX 0)
        (TC 974) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data5\[3\]
        (T0 64444) (T1 2932) (TX 0)
        (TC 1102) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data5\[4\]
        (T0 64540) (T1 2836) (TX 0)
        (TC 634) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data5\[5\]
        (T0 62292) (T1 5084) (TX 0)
        (TC 1248) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data5\[6\]
        (T0 62536) (T1 4840) (TX 0)
        (TC 1412) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data5\[7\]
        (T0 60396) (T1 6980) (TX 0)
        (TC 1676) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data6\[0\]
        (T0 65268) (T1 2108) (TX 0)
        (TC 442) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data6\[1\]
        (T0 66224) (T1 1152) (TX 0)
        (TC 576) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data6\[2\]
        (T0 64396) (T1 2980) (TX 0)
        (TC 674) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data6\[3\]
        (T0 64672) (T1 2704) (TX 0)
        (TC 962) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data6\[4\]
        (T0 65272) (T1 2104) (TX 0)
        (TC 494) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data6\[5\]
        (T0 62260) (T1 5116) (TX 0)
        (TC 1238) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data6\[6\]
        (T0 63424) (T1 3952) (TX 0)
        (TC 1112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data6\[7\]
        (T0 60676) (T1 6700) (TX 0)
        (TC 1516) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data7\[0\]
        (T0 64676) (T1 2700) (TX 0)
        (TC 462) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data7\[1\]
        (T0 66824) (T1 552) (TX 0)
        (TC 276) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data7\[2\]
        (T0 64564) (T1 2812) (TX 0)
        (TC 524) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data7\[3\]
        (T0 65212) (T1 2164) (TX 0)
        (TC 832) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data7\[4\]
        (T0 64648) (T1 2728) (TX 0)
        (TC 494) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data7\[5\]
        (T0 62840) (T1 4536) (TX 0)
        (TC 1228) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data7\[6\]
        (T0 62692) (T1 4684) (TX 0)
        (TC 1262) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data7\[7\]
        (T0 62068) (T1 5308) (TX 0)
        (TC 1526) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data8\[0\]
        (T0 64736) (T1 2640) (TX 0)
        (TC 312) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data8\[1\]
        (T0 67124) (T1 252) (TX 0)
        (TC 126) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data8\[2\]
        (T0 64624) (T1 2752) (TX 0)
        (TC 374) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data8\[3\]
        (T0 65804) (T1 1572) (TX 0)
        (TC 702) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data8\[4\]
        (T0 64376) (T1 3000) (TX 0)
        (TC 494) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data8\[5\]
        (T0 63700) (T1 3676) (TX 0)
        (TC 1088) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data8\[6\]
        (T0 62732) (T1 4644) (TX 0)
        (TC 1122) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data8\[7\]
        (T0 62016) (T1 5360) (TX 0)
        (TC 1516) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n1
        (T0 1176) (T1 66200) (TX 0)
        (TC 468) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n10
        (T0 3096) (T1 64280) (TX 0)
        (TC 888) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n100
        (T0 2952) (T1 64424) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n101
        (T0 2324) (T1 65052) (TX 0)
        (TC 646) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n102
        (T0 2280) (T1 65096) (TX 0)
        (TC 432) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n103
        (T0 2820) (T1 64556) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n104
        (T0 1328) (T1 66048) (TX 0)
        (TC 636) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n105
        (T0 1524) (T1 65852) (TX 0)
        (TC 708) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n106
        (T0 372) (T1 67004) (TX 0)
        (TC 132) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n107
        (T0 3960) (T1 63416) (TX 0)
        (TC 1440) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n108
        (T0 3012) (T1 64364) (TX 0)
        (TC 1116) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n109
        (T0 4752) (T1 62624) (TX 0)
        (TC 1080) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n11
        (T0 1020) (T1 66356) (TX 0)
        (TC 376) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n110
        (T0 1224) (T1 66152) (TX 0)
        (TC 162) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n111
        (T0 2448) (T1 64928) (TX 0)
        (TC 444) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n112
        (T0 4148) (T1 63228) (TX 0)
        (TC 622) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n113
        (T0 1900) (T1 65476) (TX 0)
        (TC 470) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n114
        (T0 2996) (T1 64380) (TX 0)
        (TC 604) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n115
        (T0 5148) (T1 62228) (TX 0)
        (TC 1724) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n116
        (T0 4280) (T1 63096) (TX 0)
        (TC 1506) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n117
        (T0 4428) (T1 62948) (TX 0)
        (TC 1736) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n118
        (T0 1512) (T1 65864) (TX 0)
        (TC 636) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n119
        (T0 6476) (T1 60900) (TX 0)
        (TC 1108) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n12
        (T0 3040) (T1 64336) (TX 0)
        (TC 940) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n120
        (T0 4920) (T1 62456) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n121
        (T0 4884) (T1 62492) (TX 0)
        (TC 1686) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n122
        (T0 5352) (T1 62024) (TX 0)
        (TC 1296) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n123
        (T0 4884) (T1 62492) (TX 0)
        (TC 1380) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n124
        (T0 5420) (T1 61956) (TX 0)
        (TC 1270) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n125
        (T0 3528) (T1 63848) (TX 0)
        (TC 1040) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n126
        (T0 4172) (T1 63204) (TX 0)
        (TC 1222) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n127
        (T0 8192) (T1 59184) (TX 0)
        (TC 1726) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n128
        (T0 5784) (T1 61592) (TX 0)
        (TC 1688) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n129
        (T0 6176) (T1 61200) (TX 0)
        (TC 1764) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n13
        (T0 612) (T1 66764) (TX 0)
        (TC 240) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n130
        (T0 3216) (T1 64160) (TX 0)
        (TC 1514) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n131
        (T0 5960) (T1 61416) (TX 0)
        (TC 1748) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n132
        (T0 5328) (T1 62048) (TX 0)
        (TC 1562) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n133
        (T0 1888) (T1 65488) (TX 0)
        (TC 428) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n134
        (T0 2216) (T1 65160) (TX 0)
        (TC 1108) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n135
        (T0 3656) (T1 63720) (TX 0)
        (TC 782) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n136
        (T0 2992) (T1 64384) (TX 0)
        (TC 772) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n137
        (T0 1996) (T1 65380) (TX 0)
        (TC 518) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n138
        (T0 5516) (T1 61860) (TX 0)
        (TC 1266) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n139
        (T0 3252) (T1 64124) (TX 0)
        (TC 954) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n14
        (T0 3124) (T1 64252) (TX 0)
        (TC 920) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n140
        (T0 6512) (T1 60864) (TX 0)
        (TC 1444) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n141
        (T0 1780) (T1 65596) (TX 0)
        (TC 446) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n142
        (T0 1484) (T1 65892) (TX 0)
        (TC 742) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n143
        (T0 4740) (T1 62636) (TX 0)
        (TC 1392) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n144
        (T0 2624) (T1 64752) (TX 0)
        (TC 978) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n145
        (T0 3528) (T1 63848) (TX 0)
        (TC 810) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n146
        (T0 5000) (T1 62376) (TX 0)
        (TC 1524) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n147
        (T0 5352) (T1 62024) (TX 0)
        (TC 1626) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n148
        (T0 7800) (T1 59576) (TX 0)
        (TC 1680) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n149
        (T0 2996) (T1 64380) (TX 0)
        (TC 610) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n15
        (T0 1244) (T1 66132) (TX 0)
        (TC 434) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n150
        (T0 8) (T1 67368) (TX 0)
        (TC 4) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n151
        (T0 3140) (T1 64236) (TX 0)
        (TC 882) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n152
        (T0 1784) (T1 65592) (TX 0)
        (TC 892) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n153
        (T0 3772) (T1 63604) (TX 0)
        (TC 706) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n154
        (T0 3704) (T1 63672) (TX 0)
        (TC 1110) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n155
        (T0 4700) (T1 62676) (TX 0)
        (TC 1198) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n156
        (T0 7076) (T1 60300) (TX 0)
        (TC 1918) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n157
        (T0 2772) (T1 64604) (TX 0)
        (TC 342) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n158
        (T0 420) (T1 66956) (TX 0)
        (TC 210) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n159
        (T0 2996) (T1 64380) (TX 0)
        (TC 262) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n16
        (T0 4024) (T1 63352) (TX 0)
        (TC 996) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n160
        (T0 1320) (T1 66056) (TX 0)
        (TC 456) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n161
        (T0 3052) (T1 64324) (TX 0)
        (TC 494) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n162
        (T0 3068) (T1 64308) (TX 0)
        (TC 802) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n163
        (T0 4776) (T1 62600) (TX 0)
        (TC 1112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n164
        (T0 3848) (T1 63528) (TX 0)
        (TC 1728) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n165
        (T0 2964) (T1 64412) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n166
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n167
        (T0 132) (T1 67244) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n168
        (T0 3960) (T1 63416) (TX 0)
        (TC 1980) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n169
        (T0 2964) (T1 64412) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n17
        (T0 636) (T1 66740) (TX 0)
        (TC 246) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n170
        (T0 6552) (T1 60824) (TX 0)
        (TC 1086) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n171
        (T0 3444) (T1 63932) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n172
        (T0 8796) (T1 58580) (TX 0)
        (TC 1218) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n173
        (T0 2964) (T1 64412) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n174
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n175
        (T0 3444) (T1 63932) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n176
        (T0 3960) (T1 63416) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n177
        (T0 1116) (T1 66260) (TX 0)
        (TC 78) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n178
        (T0 6420) (T1 60956) (TX 0)
        (TC 1020) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n179
        (T0 3584) (T1 63792) (TX 0)
        (TC 1068) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n18
        (T0 2636) (T1 64740) (TX 0)
        (TC 820) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n180
        (T0 4224) (T1 63152) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n181
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n182
        (T0 3960) (T1 63416) (TX 0)
        (TC 1980) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n183
        (T0 5424) (T1 61952) (TX 0)
        (TC 1032) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n184
        (T0 3960) (T1 63416) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n185
        (T0 2964) (T1 64412) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n186
        (T0 6684) (T1 60692) (TX 0)
        (TC 1152) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n187
        (T0 3096) (T1 64280) (TX 0)
        (TC 1068) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n188
        (T0 8672) (T1 58704) (TX 0)
        (TC 1086) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n189
        (T0 3948) (T1 63428) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n19
        (T0 1296) (T1 66080) (TX 0)
        (TC 464) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n190
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n191
        (T0 6060) (T1 61316) (TX 0)
        (TC 2058) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n192
        (T0 1980) (T1 65396) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n193
        (T0 5928) (T1 61448) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n194
        (T0 4364) (T1 63012) (TX 0)
        (TC 2114) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n195
        (T0 6060) (T1 61316) (TX 0)
        (TC 2058) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n196
        (T0 8192) (T1 59184) (TX 0)
        (TC 2114) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n197
        (T0 2952) (T1 64424) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n198
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n199
        (T0 2952) (T1 64424) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n2
        (T0 2416) (T1 64960) (TX 0)
        (TC 116) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n20
        (T0 4128) (T1 63248) (TX 0)
        (TC 1024) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n200
        (T0 264) (T1 67112) (TX 0)
        (TC 132) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n201
        (T0 3116) (T1 64260) (TX 0)
        (TC 90) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n202
        (T0 296) (T1 67080) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n203
        (T0 3216) (T1 64160) (TX 0)
        (TC 168) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n204
        (T0 4388) (T1 62988) (TX 0)
        (TC 2046) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n205
        (T0 3216) (T1 64160) (TX 0)
        (TC 156) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n206
        (T0 64080) (T1 3296) (TX 0)
        (TC 772) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n207
        (T0 64604) (T1 2772) (TX 0)
        (TC 342) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n208
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n209
        (T0 66656) (T1 720) (TX 0)
        (TC 360) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n21
        (T0 892) (T1 66484) (TX 0)
        (TC 334) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n210
        (T0 66956) (T1 420) (TX 0)
        (TC 210) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n211
        (T0 2952) (T1 64424) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n212
        (T0 65096) (T1 2280) (TX 0)
        (TC 432) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n213
        (T0 64380) (T1 2996) (TX 0)
        (TC 262) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n214
        (T0 428) (T1 66948) (TX 0)
        (TC 132) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n215
        (T0 64364) (T1 3012) (TX 0)
        (TC 1116) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n216
        (T0 66056) (T1 1320) (TX 0)
        (TC 456) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n217
        (T0 4932) (T1 62444) (TX 0)
        (TC 1014) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n218
        (T0 64380) (T1 2996) (TX 0)
        (TC 604) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n219
        (T0 64324) (T1 3052) (TX 0)
        (TC 494) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n22
        (T0 3224) (T1 64152) (TX 0)
        (TC 958) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n220
        (T0 2408) (T1 64968) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n221
        (T0 62456) (T1 4920) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n222
        (T0 64308) (T1 3068) (TX 0)
        (TC 802) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n223
        (T0 7044) (T1 60332) (TX 0)
        (TC 2082) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n224
        (T0 63204) (T1 4172) (TX 0)
        (TC 1222) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n225
        (T0 62600) (T1 4776) (TX 0)
        (TC 1112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n226
        (T0 2376) (T1 65000) (TX 0)
        (TC 1122) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n227
        (T0 62048) (T1 5328) (TX 0)
        (TC 1562) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n228
        (T0 63528) (T1 3848) (TX 0)
        (TC 1728) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n229
        (T0 1968) (T1 65408) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n23
        (T0 1120) (T1 66256) (TX 0)
        (TC 406) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n230
        (T0 65672) (T1 1704) (TX 0)
        (TC 192) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n231
        (T0 65488) (T1 1888) (TX 0)
        (TC 428) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n232
        (T0 264) (T1 67112) (TX 0)
        (TC 132) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n233
        (T0 66320) (T1 1056) (TX 0)
        (TC 528) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n234
        (T0 65160) (T1 2216) (TX 0)
        (TC 1108) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n235
        (T0 2232) (T1 65144) (TX 0)
        (TC 90) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n236
        (T0 63992) (T1 3384) (TX 0)
        (TC 366) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n237
        (T0 63720) (T1 3656) (TX 0)
        (TC 782) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n238
        (T0 296) (T1 67080) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n239
        (T0 66056) (T1 1320) (TX 0)
        (TC 402) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n24
        (T0 4084) (T1 63292) (TX 0)
        (TC 1022) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n240
        (T0 64384) (T1 2992) (TX 0)
        (TC 772) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n241
        (T0 1116) (T1 66260) (TX 0)
        (TC 78) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n242
        (T0 64620) (T1 2756) (TX 0)
        (TC 694) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n243
        (T0 65380) (T1 1996) (TX 0)
        (TC 518) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n244
        (T0 4388) (T1 62988) (TX 0)
        (TC 2046) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n245
        (T0 62772) (T1 4604) (TX 0)
        (TC 1486) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n246
        (T0 61860) (T1 5516) (TX 0)
        (TC 1266) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n247
        (T0 2100) (T1 65276) (TX 0)
        (TC 90) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n248
        (T0 63416) (T1 3960) (TX 0)
        (TC 1140) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n249
        (T0 64124) (T1 3252) (TX 0)
        (TC 954) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n25
        (T0 916) (T1 66460) (TX 0)
        (TC 314) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n250
        (T0 6848) (T1 60528) (TX 0)
        (TC 1088) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n251
        (T0 61728) (T1 5648) (TX 0)
        (TC 1142) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n252
        (T0 60864) (T1 6512) (TX 0)
        (TC 1444) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n253
        (T0 1116) (T1 66260) (TX 0)
        (TC 78) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n254
        (T0 65324) (T1 2052) (TX 0)
        (TC 318) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n255
        (T0 65596) (T1 1780) (TX 0)
        (TC 446) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n256
        (T0 64736) (T1 2640) (TX 0)
        (TC 480) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n257
        (T0 64380) (T1 2996) (TX 0)
        (TC 610) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n258
        (T0 132) (T1 67244) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n259
        (T0 66992) (T1 384) (TX 0)
        (TC 192) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n26
        (T0 3012) (T1 64364) (TX 0)
        (TC 834) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n260
        (T0 65892) (T1 1484) (TX 0)
        (TC 742) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n261
        (T0 67328) (T1 48) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n262
        (T0 67368) (T1 8) (TX 0)
        (TC 4) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n263
        (T0 3228) (T1 64148) (TX 0)
        (TC 1068) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n264
        (T0 63724) (T1 3652) (TX 0)
        (TC 1004) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n265
        (T0 62636) (T1 4740) (TX 0)
        (TC 1392) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n266
        (T0 64800) (T1 2576) (TX 0)
        (TC 592) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n267
        (T0 64236) (T1 3140) (TX 0)
        (TC 882) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n268
        (T0 2112) (T1 65264) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n269
        (T0 65852) (T1 1524) (TX 0)
        (TC 708) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n27
        (T0 900) (T1 66476) (TX 0)
        (TC 320) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n270
        (T0 64752) (T1 2624) (TX 0)
        (TC 978) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n271
        (T0 64992) (T1 2384) (TX 0)
        (TC 1192) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n272
        (T0 65592) (T1 1784) (TX 0)
        (TC 892) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n273
        (T0 1280) (T1 66096) (TX 0)
        (TC 78) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n274
        (T0 64928) (T1 2448) (TX 0)
        (TC 444) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n275
        (T0 63848) (T1 3528) (TX 0)
        (TC 810) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n276
        (T0 64508) (T1 2868) (TX 0)
        (TC 566) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n277
        (T0 63604) (T1 3772) (TX 0)
        (TC 706) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n278
        (T0 4224) (T1 63152) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n279
        (T0 62948) (T1 4428) (TX 0)
        (TC 1736) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n28
        (T0 3244) (T1 64132) (TX 0)
        (TC 988) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n280
        (T0 62376) (T1 5000) (TX 0)
        (TC 1524) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n281
        (T0 63280) (T1 4096) (TX 0)
        (TC 940) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n282
        (T0 63672) (T1 3704) (TX 0)
        (TC 1110) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n283
        (T0 7536) (T1 59840) (TX 0)
        (TC 2088) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n284
        (T0 62492) (T1 4884) (TX 0)
        (TC 1380) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n285
        (T0 62024) (T1 5352) (TX 0)
        (TC 1626) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n286
        (T0 62392) (T1 4984) (TX 0)
        (TC 1328) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n287
        (T0 62676) (T1 4700) (TX 0)
        (TC 1198) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n288
        (T0 5000) (T1 62376) (TX 0)
        (TC 2046) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n289
        (T0 61200) (T1 6176) (TX 0)
        (TC 1764) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n29
        (T0 1032) (T1 66344) (TX 0)
        (TC 336) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n290
        (T0 59576) (T1 7800) (TX 0)
        (TC 1680) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n291
        (T0 61268) (T1 6108) (TX 0)
        (TC 1768) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n292
        (T0 60300) (T1 7076) (TX 0)
        (TC 1918) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n293
        (T0 46106) (T1 21270) (TX 0)
        (TC 321) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n294
        (T0 46106) (T1 21270) (TX 0)
        (TC 321) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n295
        (T0 46106) (T1 21270) (TX 0)
        (TC 321) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n296
        (T0 46106) (T1 21270) (TX 0)
        (TC 321) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n297
        (T0 46106) (T1 21270) (TX 0)
        (TC 321) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n298
        (T0 46106) (T1 21270) (TX 0)
        (TC 321) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n299
        (T0 40488) (T1 26888) (TX 0)
        (TC 642) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n3
        (T0 736) (T1 66640) (TX 0)
        (TC 292) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n30
        (T0 3240) (T1 64136) (TX 0)
        (TC 896) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n300
        (T0 40488) (T1 26888) (TX 0)
        (TC 642) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n301
        (T0 40488) (T1 26888) (TX 0)
        (TC 642) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n302
        (T0 40488) (T1 26888) (TX 0)
        (TC 642) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n303
        (T0 40488) (T1 26888) (TX 0)
        (TC 642) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n304
        (T0 40488) (T1 26888) (TX 0)
        (TC 642) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n305
        (T0 40488) (T1 26888) (TX 0)
        (TC 1284) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n306
        (T0 40488) (T1 26888) (TX 0)
        (TC 1284) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n307
        (T0 40488) (T1 26888) (TX 0)
        (TC 1284) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n308
        (T0 40488) (T1 26888) (TX 0)
        (TC 1284) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n309
        (T0 40488) (T1 26888) (TX 0)
        (TC 1284) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n31
        (T0 740) (T1 66636) (TX 0)
        (TC 294) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n310
        (T0 40488) (T1 26888) (TX 0)
        (TC 1284) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n311
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n312
        (T0 19200) (T1 48176) (TX 0)
        (TC 1600) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n32
        (T0 3808) (T1 63568) (TX 0)
        (TC 930) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n33
        (T0 1004) (T1 66372) (TX 0)
        (TC 320) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n34
        (T0 2644) (T1 64732) (TX 0)
        (TC 848) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n35
        (T0 624) (T1 66752) (TX 0)
        (TC 264) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n36
        (T0 2988) (T1 64388) (TX 0)
        (TC 1144) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n37
        (T0 900) (T1 66476) (TX 0)
        (TC 306) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n38
        (T0 3104) (T1 64272) (TX 0)
        (TC 982) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n39
        (T0 1704) (T1 65672) (TX 0)
        (TC 192) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n4
        (T0 3020) (T1 64356) (TX 0)
        (TC 906) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n40
        (T0 3456) (T1 63920) (TX 0)
        (TC 480) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n41
        (T0 2180) (T1 65196) (TX 0)
        (TC 610) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n42
        (T0 2640) (T1 64736) (TX 0)
        (TC 480) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n43
        (T0 3120) (T1 64256) (TX 0)
        (TC 1560) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n44
        (T0 152) (T1 67224) (TX 0)
        (TC 76) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n45
        (T0 1056) (T1 66320) (TX 0)
        (TC 528) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n46
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n47
        (T0 56) (T1 67320) (TX 0)
        (TC 28) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n48
        (T0 48) (T1 67328) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n49
        (T0 4584) (T1 62792) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n5
        (T0 28800) (T1 38576) (TX 0)
        (TC 1600) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n50
        (T0 2456) (T1 64920) (TX 0)
        (TC 98) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n51
        (T0 3384) (T1 63992) (TX 0)
        (TC 366) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n52
        (T0 4352) (T1 63024) (TX 0)
        (TC 928) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n53
        (T0 1364) (T1 66012) (TX 0)
        (TC 534) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n54
        (T0 2576) (T1 64800) (TX 0)
        (TC 592) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n55
        (T0 3960) (T1 63416) (TX 0)
        (TC 1020) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n56
        (T0 352) (T1 67024) (TX 0)
        (TC 94) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n57
        (T0 1320) (T1 66056) (TX 0)
        (TC 402) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n58
        (T0 992) (T1 66384) (TX 0)
        (TC 496) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n59
        (T0 3176) (T1 64200) (TX 0)
        (TC 1588) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n6
        (T0 57776) (T1 9600) (TX 0)
        (TC 1600) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n60
        (T0 2384) (T1 64992) (TX 0)
        (TC 1192) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n61
        (T0 2180) (T1 65196) (TX 0)
        (TC 610) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n62
        (T0 2572) (T1 64804) (TX 0)
        (TC 566) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n63
        (T0 2756) (T1 64620) (TX 0)
        (TC 694) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n64
        (T0 4404) (T1 62972) (TX 0)
        (TC 638) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n65
        (T0 2236) (T1 65140) (TX 0)
        (TC 610) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n66
        (T0 2868) (T1 64508) (TX 0)
        (TC 566) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n67
        (T0 6572) (T1 60804) (TX 0)
        (TC 1096) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n68
        (T0 3548) (T1 63828) (TX 0)
        (TC 1626) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n69
        (T0 4604) (T1 62772) (TX 0)
        (TC 1486) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n7
        (T0 57776) (T1 9600) (TX 0)
        (TC 1600) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n70
        (T0 2032) (T1 65344) (TX 0)
        (TC 934) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n71
        (T0 5768) (T1 61608) (TX 0)
        (TC 1086) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n72
        (T0 4096) (T1 63280) (TX 0)
        (TC 940) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n73
        (T0 3096) (T1 64280) (TX 0)
        (TC 1068) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n74
        (T0 4116) (T1 63260) (TX 0)
        (TC 978) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n75
        (T0 3960) (T1 63416) (TX 0)
        (TC 1140) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n76
        (T0 4504) (T1 62872) (TX 0)
        (TC 1088) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n77
        (T0 5180) (T1 62196) (TX 0)
        (TC 1450) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n78
        (T0 4984) (T1 62392) (TX 0)
        (TC 1328) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n79
        (T0 6992) (T1 60384) (TX 0)
        (TC 1504) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n8
        (T0 57776) (T1 9600) (TX 0)
        (TC 1600) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n80
        (T0 5168) (T1 62208) (TX 0)
        (TC 1084) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n81
        (T0 5648) (T1 61728) (TX 0)
        (TC 1142) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n82
        (T0 6012) (T1 61364) (TX 0)
        (TC 2164) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n83
        (T0 7172) (T1 60204) (TX 0)
        (TC 1582) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n84
        (T0 6108) (T1 61268) (TX 0)
        (TC 1768) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n85
        (T0 2436) (T1 64940) (TX 0)
        (TC 666) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n86
        (T0 1396) (T1 65980) (TX 0)
        (TC 98) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n87
        (T0 2052) (T1 65324) (TX 0)
        (TC 318) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n88
        (T0 3104) (T1 64272) (TX 0)
        (TC 100) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n89
        (T0 2964) (T1 64412) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n9
        (T0 648) (T1 66728) (TX 0)
        (TC 234) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n90
        (T0 3296) (T1 64080) (TX 0)
        (TC 772) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n91
        (T0 1680) (T1 65696) (TX 0)
        (TC 840) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n92
        (T0 188) (T1 67188) (TX 0)
        (TC 94) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n93
        (T0 384) (T1 66992) (TX 0)
        (TC 192) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n94
        (T0 0) (T1 67376) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n95
        (T0 1140) (T1 66236) (TX 0)
        (TC 570) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n96
        (T0 720) (T1 66656) (TX 0)
        (TC 360) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n97
        (T0 5668) (T1 61708) (TX 0)
        (TC 1688) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n98
        (T0 2724) (T1 64652) (TX 0)
        (TC 696) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n99
        (T0 3652) (T1 63724) (TX 0)
        (TC 1004) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if1\[0\]
        (T0 66260) (T1 1116) (TX 0)
        (TC 78) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if1\[1\]
        (T0 67244) (T1 132) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if1\[2\]
        (T0 64148) (T1 3228) (TX 0)
        (TC 1068) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if1\[3\]
        (T0 65264) (T1 2112) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if1\[4\]
        (T0 66096) (T1 1280) (TX 0)
        (TC 78) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if1\[5\]
        (T0 63152) (T1 4224) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if1\[6\]
        (T0 59840) (T1 7536) (TX 0)
        (TC 2088) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if1\[7\]
        (T0 62376) (T1 5000) (TX 0)
        (TC 2046) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if2\[0\]
        (T0 65408) (T1 1968) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if2\[1\]
        (T0 67112) (T1 264) (TX 0)
        (TC 132) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if2\[2\]
        (T0 65144) (T1 2232) (TX 0)
        (TC 90) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if2\[3\]
        (T0 67080) (T1 296) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if2\[4\]
        (T0 66260) (T1 1116) (TX 0)
        (TC 78) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if2\[5\]
        (T0 62988) (T1 4388) (TX 0)
        (TC 2046) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if2\[6\]
        (T0 65276) (T1 2100) (TX 0)
        (TC 90) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if2\[7\]
        (T0 60528) (T1 6848) (TX 0)
        (TC 1088) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if3\[0\]
        (T0 64160) (T1 3216) (TX 0)
        (TC 156) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if3\[1\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if3\[2\]
        (T0 64424) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if3\[3\]
        (T0 66948) (T1 428) (TX 0)
        (TC 132) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if3\[4\]
        (T0 62444) (T1 4932) (TX 0)
        (TC 1014) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if3\[5\]
        (T0 64968) (T1 2408) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if3\[6\]
        (T0 60332) (T1 7044) (TX 0)
        (TC 2082) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if3\[7\]
        (T0 65000) (T1 2376) (TX 0)
        (TC 1122) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if4\[0\]
        (T0 64424) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if4\[1\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if4\[2\]
        (T0 64424) (T1 2952) (TX 0)
        (TC 24) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if4\[3\]
        (T0 67112) (T1 264) (TX 0)
        (TC 132) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if4\[4\]
        (T0 64260) (T1 3116) (TX 0)
        (TC 90) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if4\[5\]
        (T0 67080) (T1 296) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if4\[6\]
        (T0 64160) (T1 3216) (TX 0)
        (TC 168) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if4\[7\]
        (T0 62988) (T1 4388) (TX 0)
        (TC 2046) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if5\[0\]
        (T0 63428) (T1 3948) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if5\[1\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if5\[2\]
        (T0 61316) (T1 6060) (TX 0)
        (TC 2058) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if5\[3\]
        (T0 65396) (T1 1980) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if5\[4\]
        (T0 61448) (T1 5928) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if5\[5\]
        (T0 63012) (T1 4364) (TX 0)
        (TC 2114) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if5\[6\]
        (T0 61316) (T1 6060) (TX 0)
        (TC 2058) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if5\[7\]
        (T0 59184) (T1 8192) (TX 0)
        (TC 2114) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if6\[0\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if6\[1\]
        (T0 63416) (T1 3960) (TX 0)
        (TC 1980) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if6\[2\]
        (T0 61952) (T1 5424) (TX 0)
        (TC 1032) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if6\[3\]
        (T0 63416) (T1 3960) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if6\[4\]
        (T0 64412) (T1 2964) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if6\[5\]
        (T0 60692) (T1 6684) (TX 0)
        (TC 1152) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if6\[6\]
        (T0 64280) (T1 3096) (TX 0)
        (TC 1068) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if6\[7\]
        (T0 58704) (T1 8672) (TX 0)
        (TC 1086) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if7\[0\]
        (T0 64412) (T1 2964) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if7\[1\]
        (T0 65396) (T1 1980) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if7\[2\]
        (T0 63932) (T1 3444) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if7\[3\]
        (T0 63416) (T1 3960) (TX 0)
        (TC 990) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if7\[4\]
        (T0 66260) (T1 1116) (TX 0)
        (TC 78) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if7\[5\]
        (T0 60956) (T1 6420) (TX 0)
        (TC 1020) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if7\[6\]
        (T0 63792) (T1 3584) (TX 0)
        (TC 1068) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if7\[7\]
        (T0 63152) (T1 4224) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if8\[0\]
        (T0 64412) (T1 2964) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if8\[1\]
        (T0 67376) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if8\[2\]
        (T0 67244) (T1 132) (TX 0)
        (TC 66) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if8\[3\]
        (T0 63416) (T1 3960) (TX 0)
        (TC 1980) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if8\[4\]
        (T0 64412) (T1 2964) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if8\[5\]
        (T0 60824) (T1 6552) (TX 0)
        (TC 1086) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if8\[6\]
        (T0 63932) (T1 3444) (TX 0)
        (TC 1002) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if8\[7\]
        (T0 58580) (T1 8796) (TX 0)
        (TC 1218) (IG 0)
      )
      (wrap_act_buffer_inst_n1
        (T0 2) (T1 67374) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_net4585
        (T0 59688) (T1 7688) (TX 0)
        (TC 7688) (IG 0)
      )
    )
  )
)
)
