DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "U_3"
duLibraryName "tb_lib"
duName "reg_tester_tx"
elements [
]
mwi 0
uid 619,0
)
(Instance
name "U_1"
duLibraryName "tb_lib"
duName "register_test_gen"
elements [
]
mwi 0
uid 645,0
)
(Instance
name "U_0"
duLibraryName "tb_lib"
duName "reg_tester_rx"
elements [
]
mwi 0
uid 756,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.2a (Build 3)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\register_tester\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\register_tester\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\register_tester"
)
(vvPair
variable "d_logical"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\register_tester"
)
(vvPair
variable "date"
value "22.10.2019"
)
(vvPair
variable "day"
value "ti"
)
(vvPair
variable "day_long"
value "tiistai"
)
(vvPair
variable "dd"
value "22"
)
(vvPair
variable "entity_name"
value "register_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "kayra"
)
(vvPair
variable "graphical_source_date"
value "10/22/19"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_time"
value "10:10:37"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WS-11696-PC"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "tb_lib"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/tb_lib/work"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "register_tester"
)
(vvPair
variable "month"
value "loka"
)
(vvPair
variable "month_long"
value "lokakuu"
)
(vvPair
variable "p"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\register_tester\\struct.bd"
)
(vvPair
variable "p_logical"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\register_tester\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "new_digiharks_2k18"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\Apps\\MODELTECH_10.2C\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "10:10:37"
)
(vvPair
variable "unit"
value "register_tester"
)
(vvPair
variable "user"
value "kayra"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 228,0
optionalChildren [
*1 (PortIoOut
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "50500,17625,52000,18375"
)
(Line
uid 12,0
sl 0
ro 270
xt "50000,18000,50500,18000"
pts [
"50000,18000"
"50500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "53000,17500,54400,18500"
st "clk"
blo "53000,18300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clk"
t "std_logic"
o 3
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,36000,4400"
st "clk           : std_logic"
)
)
*3 (PortIoOut
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "50500,24625,52000,25375"
)
(Line
uid 26,0
sl 0
ro 270
xt "50000,25000,50500,25000"
pts [
"50000,25000"
"50500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "53000,24500,54800,25500"
st "pixd"
blo "53000,25300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "pixd"
t "std_logic_vector"
b "(23 downto 0)"
o 4
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,46500,5200"
st "pixd          : std_logic_vector(23 downto 0)"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "2000,40625,3500,41375"
)
(Line
uid 40,0
sl 0
ro 270
xt "3500,41000,4000,41000"
pts [
"3500,41000"
"4000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "-4800,40500,1000,41500"
st "pixd_from_duv"
ju 2
blo "1000,41300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "pixd_from_duv"
t "std_logic_vector"
b "(23 downto 0)"
o 1
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,46500,2800"
st "pixd_from_duv : std_logic_vector(23 downto 0)"
)
)
*7 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "50500,18625,52000,19375"
)
(Line
uid 54,0
sl 0
ro 270
xt "50000,19000,50500,19000"
pts [
"50000,19000"
"50500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "53000,18500,55100,19500"
st "rst_n"
blo "53000,19300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "rst_n"
t "std_logic"
o 5
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,36000,6000"
st "rst_n         : std_logic"
)
)
*9 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "50500,22625,52000,23375"
)
(Line
uid 68,0
sl 0
ro 270
xt "50000,23000,50500,23000"
pts [
"50000,23000"
"50500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "53000,22500,56000,23500"
st "w_done"
blo "53000,23300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "w_done"
t "std_logic"
o 6
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,36000,6800"
st "w_done        : std_logic"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "17000,27625,18500,28375"
)
(Line
uid 82,0
sl 0
ro 270
xt "18500,28000,19000,28000"
pts [
"18500,28000"
"19000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "12700,27500,16000,28500"
st "w_ready"
ju 2
blo "16000,28300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "w_ready"
t "std_logic"
o 2
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,36000,3600"
st "w_ready       : std_logic"
)
)
*13 (PortIoOut
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "50500,21625,52000,22375"
)
(Line
uid 96,0
sl 0
ro 270
xt "50000,22000,50500,22000"
pts [
"50000,22000"
"50500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "53000,21500,55100,22500"
st "write"
blo "53000,22300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "write"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,36000,7600"
st "write         : std_logic"
)
)
*15 (Grouping
uid 185,0
optionalChildren [
*16 (CommentText
uid 187,0
shape (Rectangle
uid 188,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,48000,44000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 189,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,48000,36300,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 190,0
shape (Rectangle
uid 191,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,44000,48000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 192,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,44000,47200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*18 (CommentText
uid 193,0
shape (Rectangle
uid 194,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,46000,44000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 195,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,46000,35400,47000"
st "
Testbench Structural
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*19 (CommentText
uid 196,0
shape (Rectangle
uid 197,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,46000,27000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 198,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "23200,46000,25300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*20 (CommentText
uid 199,0
shape (Rectangle
uid 200,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,45000,64000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 201,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,45200,57900,46200"
st "
Generator, Receiver and Transmitter
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 202,0
shape (Rectangle
uid 203,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,44000,64000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 204,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,44000,55900,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*22 (CommentText
uid 205,0
shape (Rectangle
uid 206,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,44000,44000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 207,0
va (VaSet
fg "32768,0,0"
)
xt "29700,44500,37300,45500"
st "
Tampere University
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*23 (CommentText
uid 208,0
shape (Rectangle
uid 209,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,47000,27000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 210,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "23200,47000,25300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*24 (CommentText
uid 211,0
shape (Rectangle
uid 212,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,48000,27000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 213,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "23200,48000,25900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*25 (CommentText
uid 214,0
shape (Rectangle
uid 215,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,47000,44000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 216,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,47000,37400,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 186,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "23000,44000,64000,49000"
)
oxt "14000,66000,55000,71000"
)
*26 (PortIoOut
uid 383,0
shape (CompositeShape
uid 384,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 385,0
sl 0
ro 270
xt "50500,27625,52000,28375"
)
(Line
uid 386,0
sl 0
ro 270
xt "50000,28000,50500,28000"
pts [
"50000,28000"
"50500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 387,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 388,0
va (VaSet
)
xt "53000,27500,55900,28500"
st "x_write"
blo "53000,28300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 395,0
decl (Decl
n "x_write"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
suid 16,0
)
declText (MLText
uid 396,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,46000,9200"
st "x_write       : std_logic_vector(7 DOWNTO 0)"
)
)
*28 (PortIoOut
uid 397,0
shape (CompositeShape
uid 398,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 399,0
sl 0
ro 270
xt "50500,26625,52000,27375"
)
(Line
uid 400,0
sl 0
ro 270
xt "50000,27000,50500,27000"
pts [
"50000,27000"
"50500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 401,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 402,0
va (VaSet
)
xt "53000,26500,55900,27500"
st "y_write"
blo "53000,27300"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 409,0
decl (Decl
n "y_write"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
suid 17,0
)
declText (MLText
uid 410,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,46000,10800"
st "y_write       : std_logic_vector(7 DOWNTO 0)"
)
)
*30 (PortIoOut
uid 411,0
shape (CompositeShape
uid 412,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 413,0
sl 0
ro 270
xt "37500,41625,39000,42375"
)
(Line
uid 414,0
sl 0
ro 270
xt "37000,42000,37500,42000"
pts [
"37000,42000"
"37500,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 415,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 416,0
va (VaSet
)
xt "40000,41500,42700,42500"
st "x_read"
blo "40000,42300"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 423,0
decl (Decl
n "x_read"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 12
suid 18,0
)
declText (MLText
uid 424,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,46000,8400"
st "x_read        : std_logic_vector(7 DOWNTO 0)"
)
)
*32 (PortIoOut
uid 425,0
shape (CompositeShape
uid 426,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 427,0
sl 0
ro 270
xt "37500,42625,39000,43375"
)
(Line
uid 428,0
sl 0
ro 270
xt "37000,43000,37500,43000"
pts [
"37000,43000"
"37500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 429,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 430,0
va (VaSet
)
xt "40000,42500,42700,43500"
st "y_read"
blo "40000,43300"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 437,0
decl (Decl
n "y_read"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 19,0
)
declText (MLText
uid 438,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,46000,10000"
st "y_read        : std_logic_vector(7 DOWNTO 0)"
)
)
*34 (Net
uid 439,0
decl (Decl
n "tb_r_done"
t "std_logic"
o 12
suid 20,0
)
declText (MLText
uid 440,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,39500,14200"
st "SIGNAL tb_r_done     : std_logic"
)
)
*35 (Net
uid 441,0
decl (Decl
n "tb_w_done"
t "std_logic"
o 13
suid 21,0
)
declText (MLText
uid 442,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,39500,15000"
st "SIGNAL tb_w_done     : std_logic"
)
)
*36 (Net
uid 453,0
decl (Decl
n "corr"
t "std_logic"
o 14
suid 23,0
)
declText (MLText
uid 454,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,39500,12600"
st "SIGNAL corr          : std_logic"
)
)
*37 (Net
uid 471,0
decl (Decl
n "simu_end"
t "std_logic"
o 15
suid 25,0
)
declText (MLText
uid 472,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,39500,13400"
st "SIGNAL simu_end      : std_logic"
)
)
*38 (SaComponent
uid 619,0
optionalChildren [
*39 (CptPort
uid 583,0
ps "OnEdgeStrategy"
shape (Triangle
uid 584,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,21625,26000,22375"
)
tg (CPTG
uid 585,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 586,0
va (VaSet
)
xt "27000,21500,28400,22500"
st "clk"
blo "27000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
)
*40 (CptPort
uid 587,0
ps "OnEdgeStrategy"
shape (Triangle
uid 588,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,24625,35750,25375"
)
tg (CPTG
uid 589,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 590,0
va (VaSet
)
xt "32200,24500,34000,25500"
st "pixd"
ju 2
blo "34000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pixd"
t "std_logic_vector"
b "(23 downto 0)"
o 5
suid 11,0
)
)
)
*41 (CptPort
uid 591,0
ps "OnEdgeStrategy"
shape (Triangle
uid 592,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,22625,26000,23375"
)
tg (CPTG
uid 593,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 594,0
va (VaSet
)
xt "27000,22500,29100,23500"
st "rst_n"
blo "27000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_n"
t "std_logic"
o 2
suid 12,0
)
)
)
*42 (CptPort
uid 595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 596,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,28625,26000,29375"
)
tg (CPTG
uid 597,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 598,0
va (VaSet
)
xt "27000,28500,30700,29500"
st "tb_r_done"
blo "27000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "tb_r_done"
t "std_logic"
o 3
suid 13,0
)
)
)
*43 (CptPort
uid 599,0
ps "OnEdgeStrategy"
shape (Triangle
uid 600,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,29625,35750,30375"
)
tg (CPTG
uid 601,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 602,0
va (VaSet
)
xt "30000,29500,34000,30500"
st "tb_w_done"
ju 2
blo "34000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tb_w_done"
t "std_logic"
o 6
suid 14,0
)
)
)
*44 (CptPort
uid 603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 604,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,22625,35750,23375"
)
tg (CPTG
uid 605,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 606,0
va (VaSet
)
xt "31000,22500,34000,23500"
st "w_done"
ju 2
blo "34000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "w_done"
t "std_logic"
o 7
suid 15,0
)
)
)
*45 (CptPort
uid 607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 608,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,21625,35750,22375"
)
tg (CPTG
uid 609,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 610,0
va (VaSet
)
xt "31900,21500,34000,22500"
st "write"
ju 2
blo "34000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "write"
t "std_logic"
o 8
suid 16,0
)
)
)
*46 (CptPort
uid 611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 612,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,27625,35750,28375"
)
tg (CPTG
uid 613,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 614,0
va (VaSet
)
xt "31100,27500,34000,28500"
st "x_write"
ju 2
blo "34000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "x_write"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 17,0
)
)
)
*47 (CptPort
uid 615,0
ps "OnEdgeStrategy"
shape (Triangle
uid 616,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,26625,35750,27375"
)
tg (CPTG
uid 617,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 618,0
va (VaSet
)
xt "31100,26500,34000,27500"
st "y_write"
ju 2
blo "34000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "y_write"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
suid 18,0
)
)
)
*48 (CptPort
uid 655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 656,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,27625,26000,28375"
)
tg (CPTG
uid 657,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 658,0
va (VaSet
)
xt "27000,27500,30300,28500"
st "w_ready"
blo "27000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "w_ready"
t "std_logic"
o 4
suid 19,0
)
)
)
]
shape (Rectangle
uid 620,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "26000,20000,35000,31000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 621,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 622,0
va (VaSet
font "Arial,8,1"
)
xt "27200,24000,29700,25000"
st "tb_lib"
blo "27200,24800"
tm "BdLibraryNameMgr"
)
*50 (Text
uid 623,0
va (VaSet
font "Arial,8,1"
)
xt "27200,25000,32800,26000"
st "reg_tester_tx"
blo "27200,25800"
tm "CptNameMgr"
)
*51 (Text
uid 624,0
va (VaSet
font "Arial,8,1"
)
xt "27200,26000,29000,27000"
st "U_3"
blo "27200,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 625,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 626,0
text (MLText
uid 627,0
va (VaSet
font "Courier New,8,0"
)
xt "7000,22000,7000,22000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 628,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,29250,27750,30750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*52 (SaComponent
uid 645,0
optionalChildren [
*53 (CptPort
uid 629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8000,17625,8750,18375"
)
tg (CPTG
uid 631,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 632,0
va (VaSet
)
xt "5600,17500,7000,18500"
st "clk"
ju 2
blo "7000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk"
t "std_logic"
o 1
suid 11,0
)
)
)
*54 (CptPort
uid 633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-4750,21625,-4000,22375"
)
tg (CPTG
uid 635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 636,0
va (VaSet
)
xt "-3000,21500,-1200,22500"
st "corr"
blo "-3000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "corr"
t "std_logic"
o 3
suid 12,0
)
)
)
*55 (CptPort
uid 637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8000,18625,8750,19375"
)
tg (CPTG
uid 639,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 640,0
va (VaSet
)
xt "4900,18500,7000,19500"
st "rst_n"
ju 2
blo "7000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_n"
t "std_logic"
o 2
suid 13,0
)
)
)
*56 (CptPort
uid 641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-4750,20625,-4000,21375"
)
tg (CPTG
uid 643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 644,0
va (VaSet
)
xt "-3000,20500,700,21500"
st "simu_end"
blo "-3000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "simu_end"
t "std_logic"
o 4
suid 14,0
)
)
)
]
shape (Rectangle
uid 646,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-4000,15000,8000,25000"
)
oxt "15000,6000,27000,16000"
ttg (MlTextGroup
uid 647,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 648,0
va (VaSet
font "Arial,8,1"
)
xt "-2600,17000,-100,18000"
st "tb_lib"
blo "-2600,17800"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 649,0
va (VaSet
font "Arial,8,1"
)
xt "-2600,18000,4600,19000"
st "register_test_gen"
blo "-2600,18800"
tm "CptNameMgr"
)
*59 (Text
uid 650,0
va (VaSet
font "Arial,8,1"
)
xt "-2600,19000,-800,20000"
st "U_1"
blo "-2600,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 651,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 652,0
text (MLText
uid 653,0
va (VaSet
font "Courier New,8,0"
)
xt "-22000,16000,-22000,16000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 654,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-3750,23250,-2250,24750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*60 (SaComponent
uid 756,0
optionalChildren [
*61 (CptPort
uid 720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 721,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,30625,14000,31375"
)
tg (CPTG
uid 722,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 723,0
va (VaSet
)
xt "15000,30500,16400,31500"
st "clk"
blo "15000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 11,0
)
)
)
*62 (CptPort
uid 724,0
ps "OnEdgeStrategy"
shape (Triangle
uid 725,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,38625,14000,39375"
)
tg (CPTG
uid 726,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 727,0
va (VaSet
)
xt "15000,38500,16800,39500"
st "corr"
blo "15000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "corr"
t "std_logic"
o 5
suid 12,0
)
)
)
*63 (CptPort
uid 728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 729,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,40625,14000,41375"
)
tg (CPTG
uid 730,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 731,0
va (VaSet
)
xt "15000,40500,20800,41500"
st "pixd_from_duv"
blo "15000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "pixd_from_duv"
t "std_logic_vector"
b "(23 downto 0)"
o 2
suid 13,0
)
)
)
*64 (CptPort
uid 732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 733,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,31625,14000,32375"
)
tg (CPTG
uid 734,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 735,0
va (VaSet
)
xt "15000,31500,17100,32500"
st "rst_n"
blo "15000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_n"
t "std_logic"
o 3
suid 14,0
)
)
)
*65 (CptPort
uid 736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 737,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,39625,14000,40375"
)
tg (CPTG
uid 738,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 739,0
va (VaSet
)
xt "15000,39500,18700,40500"
st "simu_end"
blo "15000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "simu_end"
t "std_logic"
o 6
suid 15,0
)
)
)
*66 (CptPort
uid 740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 741,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,36625,22750,37375"
)
tg (CPTG
uid 742,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 743,0
va (VaSet
)
xt "17300,36500,21000,37500"
st "tb_r_done"
ju 2
blo "21000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tb_r_done"
t "std_logic"
o 7
suid 16,0
)
)
)
*67 (CptPort
uid 744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 745,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,37625,22750,38375"
)
tg (CPTG
uid 746,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 747,0
va (VaSet
)
xt "17000,37500,21000,38500"
st "tb_w_done"
ju 2
blo "21000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "tb_w_done"
t "std_logic"
o 4
suid 17,0
)
)
)
*68 (CptPort
uid 748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,41625,22750,42375"
)
tg (CPTG
uid 750,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 751,0
va (VaSet
)
xt "18300,41500,21000,42500"
st "x_read"
ju 2
blo "21000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "x_read"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 18,0
)
)
)
*69 (CptPort
uid 752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,42625,22750,43375"
)
tg (CPTG
uid 754,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 755,0
va (VaSet
)
xt "18300,42500,21000,43500"
st "y_read"
ju 2
blo "21000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "y_read"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 19,0
)
)
)
]
shape (Rectangle
uid 757,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,30000,22000,44000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 758,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 759,0
va (VaSet
font "Arial,8,1"
)
xt "15200,33000,17700,34000"
st "tb_lib"
blo "15200,33800"
tm "BdLibraryNameMgr"
)
*71 (Text
uid 760,0
va (VaSet
font "Arial,8,1"
)
xt "15200,34000,20800,35000"
st "reg_tester_rx"
blo "15200,34800"
tm "CptNameMgr"
)
*72 (Text
uid 761,0
va (VaSet
font "Arial,8,1"
)
xt "15200,35000,17000,36000"
st "U_0"
blo "15200,35800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 762,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 763,0
text (MLText
uid 764,0
va (VaSet
font "Courier New,8,0"
)
xt "-3000,35000,-3000,35000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 765,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,42250,15750,43750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*73 (Wire
uid 15,0
optionalChildren [
*74 (BdJunction
uid 329,0
ps "OnConnectorStrategy"
shape (Circle
uid 330,0
va (VaSet
vasetType 1
)
xt "10600,17600,11400,18400"
radius 400
)
)
*75 (BdJunction
uid 663,0
ps "OnConnectorStrategy"
shape (Circle
uid 664,0
va (VaSet
vasetType 1
)
xt "22600,17600,23400,18400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "8750,18000,50000,18000"
pts [
"50000,18000"
"8750,18000"
]
)
start &1
end &53
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "49000,17000,50400,18000"
st "clk"
blo "49000,17800"
tm "WireNameMgr"
)
)
on &2
)
*76 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,25000,50000,25000"
pts [
"50000,25000"
"35750,25000"
]
)
start &3
end &40
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "49000,24000,53800,25000"
st "pixd : (23:0)"
blo "49000,24800"
tm "WireNameMgr"
)
)
on &4
)
*77 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,41000,13250,41000"
pts [
"4000,41000"
"13250,41000"
]
)
start &5
end &63
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "5000,40000,13800,41000"
st "pixd_from_duv : (23:0)"
blo "5000,40800"
tm "WireNameMgr"
)
)
on &6
)
*78 (Wire
uid 57,0
optionalChildren [
*79 (BdJunction
uid 321,0
ps "OnConnectorStrategy"
shape (Circle
uid 322,0
va (VaSet
vasetType 1
)
xt "9600,18600,10400,19400"
radius 400
)
)
*80 (BdJunction
uid 669,0
ps "OnConnectorStrategy"
shape (Circle
uid 670,0
va (VaSet
vasetType 1
)
xt "21600,18600,22400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "8750,19000,50000,19000"
pts [
"50000,19000"
"8750,19000"
]
)
start &7
end &55
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "49000,18000,51100,19000"
st "rst_n"
blo "49000,18800"
tm "WireNameMgr"
)
)
on &8
)
*81 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "35750,23000,50000,23000"
pts [
"50000,23000"
"35750,23000"
]
)
start &9
end &44
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "49000,22000,52000,23000"
st "w_done"
blo "49000,22800"
tm "WireNameMgr"
)
)
on &10
)
*82 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "19000,28000,25250,28000"
pts [
"19000,28000"
"25250,28000"
]
)
start &11
end &48
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "23000,27000,26300,28000"
st "w_ready"
blo "23000,27800"
tm "WireNameMgr"
)
)
on &12
)
*83 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "35750,22000,50000,22000"
pts [
"50000,22000"
"35750,22000"
]
)
start &13
end &45
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "49000,21000,51100,22000"
st "write"
blo "49000,21800"
tm "WireNameMgr"
)
)
on &14
)
*84 (Wire
uid 315,0
shape (OrthoPolyLine
uid 316,0
va (VaSet
vasetType 3
)
xt "10000,19000,13250,32000"
pts [
"10000,19000"
"10000,32000"
"13250,32000"
]
)
start &79
end &64
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 320,0
ro 270
va (VaSet
isHidden 1
)
xt "12000,29000,13000,31100"
st "rst_n"
blo "12800,31100"
tm "WireNameMgr"
)
)
on &8
)
*85 (Wire
uid 323,0
shape (OrthoPolyLine
uid 324,0
va (VaSet
vasetType 3
)
xt "11000,18000,13250,31000"
pts [
"11000,18000"
"11000,31000"
"13250,31000"
]
)
start &74
end &61
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328,0
ro 270
va (VaSet
isHidden 1
)
xt "12000,29000,13000,30400"
st "clk"
blo "12800,30400"
tm "WireNameMgr"
)
)
on &2
)
*86 (Wire
uid 349,0
shape (OrthoPolyLine
uid 350,0
va (VaSet
vasetType 3
)
xt "22750,29000,25250,37000"
pts [
"22750,37000"
"24000,37000"
"24000,29000"
"25250,29000"
]
)
start &66
end &42
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "25000,36000,28700,37000"
st "tb_r_done"
blo "25000,36800"
tm "WireNameMgr"
)
)
on &34
)
*87 (Wire
uid 361,0
shape (OrthoPolyLine
uid 362,0
va (VaSet
vasetType 3
)
xt "22750,30000,39000,38000"
pts [
"35750,30000"
"39000,30000"
"39000,38000"
"22750,38000"
]
)
start &43
end &67
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 368,0
va (VaSet
)
xt "34000,35000,38000,36000"
st "tb_w_done"
blo "34000,35800"
tm "WireNameMgr"
)
)
on &35
)
*88 (Wire
uid 389,0
shape (OrthoPolyLine
uid 390,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,28000,50000,28000"
pts [
"35750,28000"
"50000,28000"
]
)
start &46
end &26
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 394,0
va (VaSet
isHidden 1
)
xt "38000,27000,43500,28000"
st "x_write : (7:0)"
blo "38000,27800"
tm "WireNameMgr"
)
)
on &27
)
*89 (Wire
uid 403,0
shape (OrthoPolyLine
uid 404,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,27000,50000,27000"
pts [
"35750,27000"
"50000,27000"
]
)
start &47
end &28
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 408,0
va (VaSet
isHidden 1
)
xt "38000,26000,43500,27000"
st "y_write : (7:0)"
blo "38000,26800"
tm "WireNameMgr"
)
)
on &29
)
*90 (Wire
uid 417,0
shape (OrthoPolyLine
uid 418,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22750,42000,37000,42000"
pts [
"22750,42000"
"30000,42000"
"37000,42000"
]
)
start &68
end &30
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 422,0
va (VaSet
isHidden 1
)
xt "25000,41000,30300,42000"
st "x_read : (7:0)"
blo "25000,41800"
tm "WireNameMgr"
)
)
on &31
)
*91 (Wire
uid 431,0
shape (OrthoPolyLine
uid 432,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22750,43000,37000,43000"
pts [
"22750,43000"
"30000,43000"
"37000,43000"
]
)
start &69
end &32
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 435,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 436,0
va (VaSet
isHidden 1
)
xt "25000,42000,30300,43000"
st "y_read : (7:0)"
blo "25000,42800"
tm "WireNameMgr"
)
)
on &33
)
*92 (Wire
uid 445,0
shape (OrthoPolyLine
uid 446,0
va (VaSet
vasetType 3
)
xt "-7000,22000,13250,39000"
pts [
"13250,39000"
"-7000,39000"
"-7000,22000"
"-4750,22000"
]
)
start &62
end &54
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 451,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 452,0
va (VaSet
)
xt "10000,38000,11800,39000"
st "corr"
blo "10000,38800"
tm "WireNameMgr"
)
)
on &36
)
*93 (Wire
uid 463,0
shape (OrthoPolyLine
uid 464,0
va (VaSet
vasetType 3
)
xt "-8000,21000,13250,40000"
pts [
"13250,40000"
"-8000,40000"
"-8000,21000"
"-4750,21000"
]
)
start &65
end &56
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 470,0
va (VaSet
)
xt "9000,39000,12700,40000"
st "simu_end"
blo "9000,39800"
tm "WireNameMgr"
)
)
on &37
)
*94 (Wire
uid 659,0
shape (OrthoPolyLine
uid 660,0
va (VaSet
vasetType 3
)
xt "23000,18000,25250,22000"
pts [
"23000,18000"
"23000,22000"
"25250,22000"
]
)
start &75
end &39
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 661,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 662,0
va (VaSet
isHidden 1
)
xt "23250,21000,24650,22000"
st "clk"
blo "23250,21800"
tm "WireNameMgr"
)
)
on &2
)
*95 (Wire
uid 665,0
shape (OrthoPolyLine
uid 666,0
va (VaSet
vasetType 3
)
xt "22000,19000,25250,23000"
pts [
"22000,19000"
"22000,23000"
"25250,23000"
]
)
start &80
end &41
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 668,0
va (VaSet
isHidden 1
)
xt "22250,22000,24350,23000"
st "rst_n"
blo "22250,22800"
tm "WireNameMgr"
)
)
on &8
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *96 (PackageList
uid 217,0
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
uid 218,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*98 (MLText
uid 219,0
va (VaSet
)
xt "0,1000,10800,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 220,0
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 221,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*100 (Text
uid 222,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*101 (MLText
uid 223,0
va (VaSet
isHidden 1
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*102 (Text
uid 224,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*103 (MLText
uid 225,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*104 (Text
uid 226,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*105 (MLText
uid 227,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "6,40,1684,1240"
viewArea "-9900,-1100,66950,54232"
cachedDiagramExtent "-8000,0,64000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "-9000,0"
lastUid 788,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*107 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*108 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*110 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*111 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*113 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*114 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*116 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*117 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*119 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*120 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*122 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1800,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*124 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*126 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,10800,27100,11800"
st "Diagram Signals:"
blo "20000,11600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 25,0
usingSuid 1
emptyRow *127 (LEmptyRow
)
uid 230,0
optionalChildren [
*128 (RefLabelRowHdr
)
*129 (TitleRowHdr
)
*130 (FilterRowHdr
)
*131 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*132 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*133 (GroupColHdr
tm "GroupColHdrMgr"
)
*134 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*135 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*136 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*137 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*138 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*139 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*140 (LeafLogPort
port (LogicalPort
decl (Decl
n "pixd_from_duv"
t "std_logic_vector"
b "(23 downto 0)"
o 1
suid 3,0
)
)
uid 163,0
)
*141 (LeafLogPort
port (LogicalPort
decl (Decl
n "w_ready"
t "std_logic"
o 2
suid 6,0
)
)
uid 165,0
)
*142 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clk"
t "std_logic"
o 3
suid 1,0
)
)
uid 167,0
)
*143 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pixd"
t "std_logic_vector"
b "(23 downto 0)"
o 4
suid 2,0
)
)
uid 169,0
)
*144 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rst_n"
t "std_logic"
o 5
suid 4,0
)
)
uid 171,0
)
*145 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "w_done"
t "std_logic"
o 6
suid 5,0
)
)
uid 173,0
)
*146 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "write"
t "std_logic"
o 7
suid 7,0
)
)
uid 175,0
)
*147 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "x_write"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
suid 16,0
)
)
uid 375,0
scheme 0
)
*148 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "y_write"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
suid 17,0
)
)
uid 377,0
scheme 0
)
*149 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "x_read"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 12
suid 18,0
)
)
uid 379,0
scheme 0
)
*150 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "y_read"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 19,0
)
)
uid 381,0
scheme 0
)
*151 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tb_r_done"
t "std_logic"
o 12
suid 20,0
)
)
uid 455,0
)
*152 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tb_w_done"
t "std_logic"
o 13
suid 21,0
)
)
uid 457,0
)
*153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "corr"
t "std_logic"
o 14
suid 23,0
)
)
uid 459,0
)
*154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "simu_end"
t "std_logic"
o 15
suid 25,0
)
)
uid 473,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 243,0
optionalChildren [
*155 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *156 (MRCItem
litem &127
pos 15
dimension 20
)
uid 245,0
optionalChildren [
*157 (MRCItem
litem &128
pos 0
dimension 20
uid 246,0
)
*158 (MRCItem
litem &129
pos 1
dimension 23
uid 247,0
)
*159 (MRCItem
litem &130
pos 2
hidden 1
dimension 20
uid 248,0
)
*160 (MRCItem
litem &140
pos 0
dimension 20
uid 164,0
)
*161 (MRCItem
litem &141
pos 1
dimension 20
uid 166,0
)
*162 (MRCItem
litem &142
pos 2
dimension 20
uid 168,0
)
*163 (MRCItem
litem &143
pos 3
dimension 20
uid 170,0
)
*164 (MRCItem
litem &144
pos 4
dimension 20
uid 172,0
)
*165 (MRCItem
litem &145
pos 5
dimension 20
uid 174,0
)
*166 (MRCItem
litem &146
pos 6
dimension 20
uid 176,0
)
*167 (MRCItem
litem &147
pos 7
dimension 20
uid 376,0
)
*168 (MRCItem
litem &148
pos 8
dimension 20
uid 378,0
)
*169 (MRCItem
litem &149
pos 9
dimension 20
uid 380,0
)
*170 (MRCItem
litem &150
pos 10
dimension 20
uid 382,0
)
*171 (MRCItem
litem &151
pos 11
dimension 20
uid 456,0
)
*172 (MRCItem
litem &152
pos 12
dimension 20
uid 458,0
)
*173 (MRCItem
litem &153
pos 13
dimension 20
uid 460,0
)
*174 (MRCItem
litem &154
pos 14
dimension 20
uid 474,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 249,0
optionalChildren [
*175 (MRCItem
litem &131
pos 0
dimension 20
uid 250,0
)
*176 (MRCItem
litem &133
pos 1
dimension 50
uid 251,0
)
*177 (MRCItem
litem &134
pos 2
dimension 100
uid 252,0
)
*178 (MRCItem
litem &135
pos 3
dimension 50
uid 253,0
)
*179 (MRCItem
litem &136
pos 4
dimension 100
uid 254,0
)
*180 (MRCItem
litem &137
pos 5
dimension 100
uid 255,0
)
*181 (MRCItem
litem &138
pos 6
dimension 50
uid 256,0
)
*182 (MRCItem
litem &139
pos 7
dimension 80
uid 257,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 244,0
vaOverrides [
]
)
]
)
uid 229,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *183 (LEmptyRow
)
uid 259,0
optionalChildren [
*184 (RefLabelRowHdr
)
*185 (TitleRowHdr
)
*186 (FilterRowHdr
)
*187 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*188 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*189 (GroupColHdr
tm "GroupColHdrMgr"
)
*190 (NameColHdr
tm "GenericNameColHdrMgr"
)
*191 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*192 (InitColHdr
tm "GenericValueColHdrMgr"
)
*193 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*194 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 271,0
optionalChildren [
*195 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *196 (MRCItem
litem &183
pos 0
dimension 20
)
uid 273,0
optionalChildren [
*197 (MRCItem
litem &184
pos 0
dimension 20
uid 274,0
)
*198 (MRCItem
litem &185
pos 1
dimension 23
uid 275,0
)
*199 (MRCItem
litem &186
pos 2
hidden 1
dimension 20
uid 276,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 277,0
optionalChildren [
*200 (MRCItem
litem &187
pos 0
dimension 20
uid 278,0
)
*201 (MRCItem
litem &189
pos 1
dimension 50
uid 279,0
)
*202 (MRCItem
litem &190
pos 2
dimension 100
uid 280,0
)
*203 (MRCItem
litem &191
pos 3
dimension 100
uid 281,0
)
*204 (MRCItem
litem &192
pos 4
dimension 50
uid 282,0
)
*205 (MRCItem
litem &193
pos 5
dimension 50
uid 283,0
)
*206 (MRCItem
litem &194
pos 6
dimension 80
uid 284,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 272,0
vaOverrides [
]
)
]
)
uid 258,0
type 1
)
activeModelName "BlockDiag"
)
