# do DE2_TOP_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/altera7.2/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/altera7.2/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/user2/spring12/asc2171/csee4840/lab1/lab1.vhd}
# Model Technology ModelSim ALTERA vcom 6.1g Compiler 2006.08 Aug 12 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity lab1
# -- Compiling architecture rtl1 of lab1
# vcom -93 -work work {/home/user2/spring12/asc2171/csee4840/lab1/raminfr.vhd}
# Model Technology ModelSim ALTERA vcom 6.1g Compiler 2006.08 Aug 12 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity raminfr
# -- Compiling architecture rtl of raminfr
# vcom -93 -work work {/home/user2/spring12/asc2171/csee4840/lab1/hexdecoder.vhd}
# Model Technology ModelSim ALTERA vcom 6.1g Compiler 2006.08 Aug 12 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity hexdecoder
# -- Compiling architecture rtl2 of hexdecoder
# vcom -93 -work work {/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd}
# Model Technology ModelSim ALTERA vcom 6.1g Compiler 2006.08 Aug 12 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ctrl
# -- Compiling architecture ctrlarch of ctrl
# vcom -93 -work work {/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd}
# Model Technology ModelSim ALTERA vcom 6.1g Compiler 2006.08 Aug 12 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity de2_top
# -- Compiling architecture datapath of de2_top
# -- Loading entity lab1
# 
# vcom -93 -work work {/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP_test.vhd}
# Model Technology ModelSim ALTERA vcom 6.1g Compiler 2006.08 Aug 12 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity de2_top_test
# -- Compiling architecture tb of de2_top_test
# ** Warning: [4] /home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP_test.vhd(54): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP_test.vhd(56): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP_test.vhd(58): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP_test.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP_test.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP_test.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP_test.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP_test.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP_test.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP_test.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L lpm -L altera -L altera_mf -L sgate -L cycloneii -L rtl_work -L work DE2_TOP_test
# vsim -L lpm -L altera -L altera_mf -L sgate -L cycloneii -L rtl_work -L work -t 1ps DE2_TOP_test 
# //  ModelSim ALTERA 6.1g Aug 12 2006 Linux 2.6.18-274.3.1.el5
# //
# //  Copyright 2006 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /opt/altera/altera7.2/modelsim_ae/linuxaloem/../std.standard
# Loading /opt/altera/altera7.2/modelsim_ae/linuxaloem/../ieee.std_logic_1164(body)
# Loading /opt/altera/altera7.2/modelsim_ae/linuxaloem/../ieee.numeric_std(body)
# Loading rtl_work.de2_top_test(tb)
# Loading rtl_work.lab1(rtl1)
# Loading rtl_work.ctrl(ctrlarch)
# Loading rtl_work.raminfr(rtl)
# Loading rtl_work.hexdecoder(rtl2)
# 
# add wave *
# view structure
# .main_pane.workspace
# view signals
# .main_pane.signals.interior.cs
# run 1 sec
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /de2_top_test/i1/raminfrunit
# Break key hit 
# Simulation stop requested.
