
% ===============================================================
%                    FPGA Industry  
% ===============================================================
@misc{FPGA-HME,
    title        = {{Hercules Microelectronics Co.}},
    howpublished = "\url{http://hercules-micro.com}",
}
@misc{FPGA-Xilinx,
    title        = {{Xilinx Inc.}},
    howpublished = "\url{http://www.xilinx.com}",
}
@misc{FPGA-Xilinx-ultraFast,
    title        = {{UltraFast Design Methodology Guide for the Vivado Design Suite}},
    howpublished = "\url{https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_1/ug949-vivado-design-methodology.pdf}",
}
@misc{FPGA-iSmartDNN,
    title        = {{iSmartDNN}},
    howpublished = "\url{https://github.com/onioncc/iSmartDNN}",
}



% ===============================================================
%                      HLS 
% ===============================================================
@article{HLS-TCAD2016-Nane,
    title     = {A survey and evaluation of {FPGA} high-level synthesis tools},
    author    = {Nane, Razvan and Sima, Vlad-Mihai and Pilato, Christian and Choi, Jongsok and Fort, Blair and Canis, Andrew and Chen, Yu Ting and Hsiao, Hsuan and Brown, Stephen and Ferrandi, Fabrizio and others},
    journal   = tcad,
    volume    = {35},
    number    = {10},
    pages     = {1591--1604},
    year      = {2016},
    publisher = {IEEE},
}
@inproceedings{HLS-ISLPED2003-Chen,
    title     = {Low-power high-level synthesis for {FPGA} architectures},
    author    = {Chen, Deming and Cong, Jason and Fan, Yiping},
    booktitle = islped,
    pages     = {134--139},
    year      = {2003},
}
@inproceedings{HLS-DATE2021-Sun,
    title     = {Correlated Multi-objective Multi-fidelity Optimization for HLS Directives Design},
    author    = {Qi Sun and Tinghuan Chen and Siting Liu and Jin Miao and Jianli Chen and Hao Yu and Bei Yu},
    booktitle = date,
    year      = {2021},
}

% ===============================================================
%                      FPGA-DNN
% ===============================================================
@inproceedings{FPGA-ASPDAC2016-Motamedi,
    title     = {Design space exploration of {FPGA}-based deep convolutional neural networks},
    author    = {Motamedi, Mohammad and Gysel, Philipp and Akella, Venkatesh and Ghiasi, Soheil},
    booktitle = aspdac,
    pages     = {575--580},
    year      = {2016},
}
@inproceedings{FPGA-DAC2017-Wei,
    title     = {Automated systolic array architecture synthesis for high throughput {CNN} inference on {FPGAs}},
    author    = {Wei, Xuechao and Yu, Cody Hao and Zhang, Peng and Chen, Youxiang and Wang, Yuxin and Hu, Han and Liang, Yun and Cong, Jason},
    booktitle = dac,
    pages     = {29:1--29:6},
    year      = {2017},
}
@inproceedings{FPGA-FPGA2017-Ma,
    title     = {Optimizing loop operation and dataflow in {FPGA} acceleration of deep convolutional neural networks},
    author    = {Ma, Yufei and Cao, Yu and Vrudhula, Sarma and Seo, Jae-sun},
    booktitle = fpga,
    pages     = {45--54},
    year      = {2017},
}
@article{FPGA-TVLSI2018-Ma,
    title   = {Optimizing the Convolution Operation to Accelerate Deep Neural Networks on {FPGA}},
    author  = {Ma, Yufei and Cao, Yu and Vrudhula, Sarma and Seo, Jae-sun},
    journal = tvlsi,
    year    = {2018},
    volume  = {26},
    number  = {7},
    pages   = {1354--1367},
}
@inproceedings{FPGA-ICCAD2018-DNNBuilder,
    title     = {{DNNBuilder}: an automated tool for building high-performance {DNN} hardware accelerators for {FPGAs}},
    author    = {Zhang, Xiaofan and Wang, Junsong and Zhu, Chao and Lin, Yonghua and Xiong, Jinjun and Hwu, Wen-mei and Chen, Deming},
    booktitle = iccad,
    pages     = {56:1--56:8},
    year      = {2018},
}
@inproceedings{FPGA-FPGA2018-Moss,
    title     = {A customizable matrix multiplication framework for the {Intel HARPv2 Xeon+FPGA} platform: A deep learning case study},
    author    = {Moss, Duncan JM and Krishnan, Srivatsan and Nurvitadhi, Eriko and Ratuszniak, Piotr and Johnson, Chris and Sim, Jaewoong and Mishra, Asit and Marr, Debbie and Subhaschandra, Suchit and Leong, Philip HW},
    booktitle = fpga,
    pages     = {107--116},
    year      = {2018},
}
@inproceedings{FPGA-FPGA2019-Synetgy,
  title     = {Synetgy: Algorithm-hardware co-design for convnet accelerators on embedded {FPGAs}},
  author    = {Yang, Yifan and Huang, Qijing and Wu, Bichen and Zhang, Tianjun and Ma, Liang and Gambardella, Giulio and Blott, Michaela and Lavagno, Luciano and Vissers, Kees and Wawrzynek, John and others},
  booktitle = fpga,
  pages     = {23--32},
  year      = {2019},
}
@inproceedings{FPGA-DAC2019-Wei,
    title     = {Overcoming Data Transfer Bottlenecks in FPGA-based DNN Accelerators via Layer Conscious Memory Management},
    author    = {Wei, Xuechao and Liang, Yun and Cong, Jason},
    booktitle = dac,
    pages     = {1--6},
    year      = {2019}
}
@inproceedings{FPGA-ICCAD2019-Sun,
    title     = {Power-Driven {DNN} Dataflow Optimization on {FPGA}},
    author    = {Sun, Qi and Chen, Tinghuan and Miao, Jin and Yu, Bei},
    booktitle = iccad,
    pages     = {1--7},
    year      = {2019},
}

% ===============================================================
%                 FPGA Place & Route
% ===============================================================
% ==== FPGA P&R
@article{FPGA-TRETS2014-VTR,
    title     ={{VTR 7.0}: Next generation architecture and {CAD} system for {FPGAs}},
    author    ={Luu, Jason and Goeders, Jeffrey and Wainberg, Michael and Somerville, Andrew and Yu, Thien and Nasartschuk, Konstantin and Nasr, Miad and Wang, Sen and Liu, Tim and Ahmed, Nooruddin and others},
    journal   =trets,
    volume    ={7},
    number    ={2},
    pages     ={6},
    year      ={2014},
    publisher ={ACM},
}
@inproceedings{FPGA-ICCAD2017-Chen,
    title     = {FPGA placement and routing},
    author    = {Chen, Shih-Chun and Chang, Yao-Wen},
    booktitle = iccad,
    pages     = {914--921},
    year      = {2017},
}
% ==== FPGA Placement
%{{{
@article{FPGA-TCAD2005-Maidee,
    title     = {Timing-driven partitioning-based placement for island style {FPGAs}},
    author    = {Maidee, Pongstorn and Ababei, Cristinel and Bazargan, Kia},
    journal   = tcad,
    volume    = {24},
    number    = {3},
    pages     = {395--406},
    year      = {2005},
    publisher = {IEEE},
}
@inproceedings{FPGA-FPL2005-Xu,
    title     = {{QPF}: efficient quadratic placement for {FPGAs}},
    author    = {Xu, Yonghong and Khalid, Mohammed A.~S.},
    booktitle = fpl,
    pages     = {555--558},
    year      = {2005},
}
@inproceedings{FPGA-ICCAD2006-Tom,
    title     = {{Un/DoPack}: re-clustering of large system-on-chip designs with interconnect variation for low-cost {FPGAs}},
    author    = {Tom, Marvin and Leong, David and Lemieux, Guy},
    booktitle = iccad,
    pages     = {680--687},
    year      = {2006},
}
@inproceedings{FPGA-FPL2007-Chen,
    title     = {Improving timing-driven {FPGA} packing with physical information},
    author    = {Chen, Doris T and Vorwerk, Kristofer and Kennings, Andrew},
    booktitle = fpl,
    pages     = {117--123},
    year      = {2007},
}
@inproceedings{FPGA-ASICON2009-Xie,
    title     = {A New {FPGA} placement algorithm for heterogeneous resources},
    author    = {Xie, Ding and Xu, Jiawei and Lai, Jinmei},
    booktitle = asicon,
    pages     = {742--746},
    year      = {2009},
}
@inproceedings{FPGA-FPGA2011-Wang,
    title     = {Scalable and Deterministic Timing-driven Parallel Placement for {FPGAs}},
    author    = {Wang, Chris C. and Lemieux, Guy G.~F.},
    booktitle = fpga,
    pages     = {153--162},
    year      = {2011},
} 
@article{FPGA-JVLSI2011-Xu,
    title     = {{StarPlace}: A new analytic method for {FPGA} placement},
    author    = {M.~Xu and Gr{\'e}wal, Gary and Areibi, Shawki},
    journal   = jvlsi,
    volume    = {44},
    number    = {3},
    pages     = {192--204},
    year      = {2011},
    publisher = {Elsevier},
}
@inproceedings{FPGA-FPL2012-Gort,
    title     = {Analytical placement for heterogeneous {FPGAs}},
    author    = {Gort, Marcel and Anderson, Jason H.},
    booktitle = fpl,
    pages     = {143--150},
    year      = {2012},
}
@inproceedings{FPGA-DAC2013-Lin,
    title     = {An efficient and effective analytical placer for {FPGAs}},
    author    = {Lin, Tzu-Hen and Banerjee, Pritha and Chang, Yao-Wen},
    booktitle = dac,
    pages     = {10:1--10:6},
    year      = {2013},
}
@inproceedings{FPGA-FPGA2014-Feng,
    title     = {Rent's rule based {FPGA} packing for routability optimization},
    author    = {Feng, Wenyi and Greene, Jonathan and Vorwerk, Kristofer and Pevzner, Val and Kundu, Arun},
    booktitle = fpga,
    pages     = {31--34},
    year      = {2014},
}
@inproceedings{FPGA-ICCAD2014-Chen,
    title     = {Efficient and effective packing and analytical placement for large-scale heterogeneous {FPGAs}},
    author    = {Chen, Yu-Chen and Chen, Sheng-Yen and Chang, Yao-Wen},
    booktitle = iccad,
    pages     = {647--654},
    year      = {2014},
}
@inproceedings{FPGA-DAC2015-Chen,
    title     = {Routing-architecture-aware analytical placement for heterogeneous {FPGAs}},
    author    = {Chen, Sheng-Yen and Chang, Yao-Wen},
    booktitle = dac,
    pages     = {27:1--27:6},
    year      = {2015},
}
@inproceedings{FPGA-ISPD2016-Yang,
    title     = {Routability-Driven {FPGA} Placement Contest},
    author    = {Yang, Stephen and Gayasen, Aman and Mulpuri, Chandra and Reddy, Sainath and Aggarwal, Rajat},
    booktitle = ispd,
    pages     = {139--143},
    year      = {2016},
}
@inproceedings{FPGA-ICCAD2016-Li,
    title     = {{UTPlaceF}: A Routability-driven {FPGA} Placer with Physical and Congestion aware Packing},
    author    = {Li, Wuxi and Dhar, Shounak and Pan, David Z.},
    booktitle = iccad,
    pages     = {66:1--66:7},
    year      = {2016},
}
@inproceedings{FPGA-ICCAD2016-Pui,
    title     = {{RippleFPGA}: A Routability-driven Placement for Large-scale Heterogeneous {FPGAs}},
    author    = {Pui, Chak-Wa and Chen, Gengjie and Chow, Wing-Kai and Lam, Ka-Chun and Kuang, Jian and Tu, Peishan and Zhang, Hang and Young, Evangeline F.~Y. and Yu, Bei},
    booktitle = iccad,
    pages     = {67:1--67:8},
    year      = {2016},
} 
@inproceedings{FPGA-ICCAD2016-Pattison,
    title     = {{GPlace}: A congestion-aware placement tool for UltraScale {FPGAs}},
    author    = {Pattison, Ryan and Abuowaimer, Ziad and Areibi, Shawki and Gr{\'e}wal, Gary and Vannelli, Anthony},
    booktitle = iccad,
    pages     = {68:1--68:7},
    year      = {2016},
}
@inproceedings{FPGA-ISPD2017-Yang,
    title     = {Clock-Aware {FPGA} Placement Contest},
    author    = {Yang, Stephen and Mulpuri, Chandra and Reddy, Sainath and Kalase, Meghraj and Dasasathyan, Srinivasan and Dehkordi, Mehrdad E and Tom, Marvin and Aggarwal, Rajat},
    booktitle = ispd,
    pages     = {159--164},
    year      = {2017},
}
@inproceedings{FPGA-ICCAD2017-Pui,
    title     = {Clock-aware ultrascale FPGA placement with machine learning routability prediction},
    author    = {Pui, Chak-Wa and Chen, Gengjie and Ma, Yuzhe and Young, Evangeline FY and Yu, Bei},
    booktitle = iccad,
    pages     = {929--936},
    year      = {2017},
}
@article{FPGA-TCAD2018-Chen,
    title     = {{RippleFPGA}: Routability-driven simultaneous packing and placement for modern {FPGA}s},
    author    = {Chen, Gengjie and Pui, Chak-Wa and Chow, Wing-Kai and Lam, Ka-Chun and Kuang, Jian and Young, Evangeline FY and Yu, Bei},
    journal   = tcad,
    volume    = {37},
    number    = {10},
    pages     = {2022--2035},
    year      = {2018},
    publisher = {IEEE}
}
%}}}
% ==== FPGA Routing
@article{FPGA-TCAD1996-Alexander,
    title={New performance-driven {FPGA} routing algorithms},
    author={Alexander, Michael J and Robins, Gabriel},
    journal=tcad,
    volume={15},
    number={12},
    pages={1505--1517},
    year={1996},
    publisher={IEEE}
}



% ===============================================================
%                   FPGA Applications
% ===============================================================
@inproceedings{FPGA-FPGA2017-Ling,
    title     = {The Role of {FPGAs} in Deep Learning},
    author    = {Ling, Andrew and Anderson, Jason},
    booktitle = fpga,
    pages     = {3--3},
    year      = {2017},
}
@inproceedings{FPGA-FPGA2017-Constantinides,
    title     = {{FPGAs} in the Cloud},
    author    = {Constantinides, George A.},
    booktitle = fpga,
    pages     = {167--167},
    year      = {2017},
}
@inproceedings{FPGA-FPGA2017-Eriko,
    title       =   {Can {FPGA}s beat {GPU}s in accelerating next-generation deep neural networks?},
    author      =   {Nurvitadhi, Eriko and Venkatesh, Ganesh and Sim, Jaewoong and Marr, Debbie and Huang, Randy and Ong Gee Hock, Jason and Liew, Yeong Tat and Srivatsan, Krishnan and Moss, Duncan and Subhaschandra, Suchit and others},
    booktitle   =   fpga,
    pages       =   {5--14},
    year        =   {2017},
}
@inproceedings{FPGA-ISLPED2016-Schmit,
    title       =   {Dissecting {X}eon+ {FPGA}: Why the integration of {CPU}s and {FPGA}s makes a power difference for the datacenter},
    author      =   {Schmit, Herman and Huang, Randy},
    booktitle   =   islped,
    pages       =   {152--153},
    year        =   {2016},
}

@article{krizhevsky2012imagenet,
  title={Imagenet classification with deep convolutional neural networks},
  author={Krizhevsky, Alex and Sutskever, Ilya and Hinton, Geoffrey E},
  journal={Advances in neural information processing systems},
  volume={25},
  pages={1097--1105},
  year={2012}
}
@inproceedings{nguyen2021self,
  title={Self-Supervised Multi-Image Super-Resolution for Push-Frame Satellite Images},
  author={Nguyen, Ngoc Long and Anger, Jeremy and Davy, Axel and Arias, Pablo and Facciolo, Gabriele},
  booktitle={Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition},
  pages={1121--1131},
  year={2021}
}
@article{zhang2010super,
  title={A super-resolution reconstruction algorithm for surveillance images},
  author={Zhang, Liangpei and Zhang, Hongyan and Shen, Huanfeng and Li, Pingxiang},
  journal={Signal Processing},
  volume={90},
  number={3},
  pages={848--859},
  year={2010},
  publisher={Elsevier}
}
@inproceedings{huang2017simultaneous,
  title={Simultaneous super-resolution and cross-modality synthesis of 3D medical images using weakly-supervised joint convolutional sparse coding},
  author={Huang, Yawen and Shao, Ling and Frangi, Alejandro F},
  booktitle={Proceedings of the IEEE conference on computer vision and pattern recognition},
  pages={6070--6079},
  year={2017}
}
@inproceedings{dong2014learning,
  title={Learning a deep convolutional network for image super-resolution},
  author={Dong, Chao and Loy, Chen Change and He, Kaiming and Tang, Xiaoou},
  booktitle={European conference on computer vision},
  pages={184--199},
  year={2014},
  organization={Springer}
}
@inproceedings{zhang2018learning,
  title={Learning a single convolutional super-resolution network for multiple degradations},
  author={Zhang, Kai and Zuo, Wangmeng and Zhang, Lei},
  booktitle={Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition},
  pages={3262--3271},
  year={2018}
}@inproceedings{dai2019second,
  title={Second-order attention network for single image super-resolution},
  author={Dai, Tao and Cai, Jianrui and Zhang, Yongbing and Xia, Shu-Tao and Zhang, Lei},
  booktitle={Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition},
  pages={11065--11074},
  year={2019}
}
@inproceedings{suda2016throughput,
  title={Throughput-optimized OpenCL-based FPGA accelerator for large-scale convolutional neural networks},
  author={Suda, Naveen and Chandra, Vikas and Dasika, Ganesh and Mohanty, Abinash and Ma, Yufei and Vrudhula, Sarma and Seo, Jae-sun and Cao, Yu},
  booktitle={Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={16--25},
  year={2016}
}
@article{nguyen2019high,
  title={A high-throughput and power-efficient FPGA implementation of YOLO CNN for object detection},
  author={Nguyen, Duy Thanh and Nguyen, Tuan Nghia and Kim, Hyun and Lee, Hyuk-Jae},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={27},
  number={8},
  pages={1861--1873},
  year={2019},
  publisher={IEEE}
}
@inproceedings{han2017ese,
  title={Ese: Efficient speech recognition engine with sparse lstm on fpga},
  author={Han, Song and Kang, Junlong and Mao, Huizi and Hu, Yiming and Li, Xin and Li, Yubin and Xie, Dongliang and Luo, Hong and Yao, Song and Wang, Yu and others},
  booktitle={Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={75--84},
  year={2017}
}
@inproceedings{chang2018optimizing,
  title={Optimizing FPGA-based convolutional neural networks accelerator for image super-resolution},
  author={Chang, Jung-Woo and Kang, Suk-Ju},
  booktitle={2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)},
  pages={343--348},
  year={2018},
  organization={IEEE}
}
@inproceedings{he2018fpga,
  title={FPGA-based real-time super-resolution system for ultra high definition videos},
  author={He, Zhuolun and Huang, Hanxian and Jiang, Ming and Bai, Yuanchao and Luo, Guojie},
  booktitle={2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)},
  pages={181--188},
  year={2018},
  organization={IEEE}
}
@inproceedings{zhang2018dnnbuilder,
  title={Dnnbuilder: an automated tool for building high-performance dnn hardware accelerators for fpgas},
  author={Zhang, Xiaofan and Wang, Junsong and Zhu, Chao and Lin, Yonghua and Xiong, Jinjun and Hwu, Wen-mei and Chen, Deming},
  booktitle={2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
  pages={1--8},
  year={2018},
  organization={IEEE}
}
@inproceedings{xu2020autodnnchip,
  title={AutoDNNchip: An automated dnn chip predictor and builder for both FPGAs and ASICs},
  author={Xu, Pengfei and Zhang, Xiaofan and Hao, Cong and Zhao, Yang and Zhang, Yongan and Wang, Yue and Li, Chaojian and Guan, Zetong and Chen, Deming and Lin, Yingyan},
  booktitle={Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={40--50},
  year={2020}
}
@article{li2021lapar,
  title={Lapar: Linearly-assembled pixel-adaptive regression network for single image super-resolution and beyond},
  author={Li, Wenbo and Zhou, Kun and Qi, Lu and Jiang, Nianjuan and Lu, Jiangbo and Jia, Jiaya},
  journal={arXiv preprint arXiv:2105.10422},
  year={2021}
}
@inproceedings{liao2021ascend,
  title={Ascend: a Scalable and Unified Architecture for Ubiquitous Deep Neural Network Computing: Industry Track Paper},
  author={Liao, Heng and Tu, Jiajin and Xia, Jing and Liu, Hu and Zhou, Xiping and Yuan, Honghui and Hu, Yuxing},
  booktitle={2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA)},
  pages={789--801},
  year={2021},
  organization={IEEE}
}
@inproceedings{kathail2020xilinx,
  title={Xilinx Vitis unified software platform},
  author={Kathail, Vinod},
  booktitle={Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={173--174},
  year={2020}
}

@article{dong2015image,
  title={Image super-resolution using deep convolutional networks},
  author={Dong, Chao and Loy, Chen Change and He, Kaiming and Tang, Xiaoou},
  journal={IEEE transactions on pattern analysis and machine intelligence},
  volume={38},
  number={2},
  pages={295--307},
  year={2015},
  publisher={IEEE}
}
@inproceedings{ledig2017photo,
  title={Photo-realistic single image super-resolution using a generative adversarial network},
  author={Ledig, Christian and Theis, Lucas and Husz{\'a}r, Ferenc and Caballero, Jose and Cunningham, Andrew and Acosta, Alejandro and Aitken, Andrew and Tejani, Alykhan and Totz, Johannes and Wang, Zehan and others},
  booktitle={Proceedings of the IEEE conference on computer vision and pattern recognition},
  pages={4681--4690},
  year={2017}
}
@inproceedings{han2017ese,
  title={Ese: Efficient speech recognition engine with sparse lstm on fpga},
  author={Han, Song and Kang, Junlong and Mao, Huizi and Hu, Yiming and Li, Xin and Li, Yubin and Xie, Dongliang and Luo, Hong and Yao, Song and Wang, Yu and others},
  booktitle={Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={75--84},
  year={2017}
}@inproceedings{zhang2015optimizing,
  title={Optimizing fpga-based accelerator design for deep convolutional neural networks},
  author={Zhang, Chen and Li, Peng and Sun, Guangyu and Guan, Yijin and Xiao, Bingjun and Cong, Jason},
  booktitle={Proceedings of the 2015 ACM/SIGDA international symposium on field-programmable gate arrays},
  pages={161--170},
  year={2015}
}
@inproceedings{yang2019synetgy,
  title={Synetgy: Algorithm-hardware co-design for convnet accelerators on embedded fpgas},
  author={Yang, Yifan and Huang, Qijing and Wu, Bichen and Zhang, Tianjun and Ma, Liang and Gambardella, Giulio and Blott, Michaela and Lavagno, Luciano and Vissers, Kees and Wawrzynek, John and others},
  booktitle={Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={23--32},
  year={2019}
}
@article{yang2017real,
  title={A real-time FHD learning-based super-resolution system without a frame buffer},
  author={Yang, Ming-Che and Liu, Kuan-Ling and Chien, Shao-Yi},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
  volume={64},
  number={12},
  pages={1407--1411},
  year={2017},
  publisher={IEEE}
}
@article{fu20178,
  title={8-bit dot-product acceleration},
  author={Fu, Yao and Wu, Ephrem and Sirasao, Ashish},
  journal={Xilinx Inc.: San Jose, CA, USA},
  year={2017}
}



