<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Tc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_tc-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Tc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_e70___t_c.xhtml">Timer Counter</a> &#124; <a class="el" href="group___s_a_m_s70___t_c.xhtml">Timer Counter</a> &#124; <a class="el" href="group___s_a_m_v71___t_c.xhtml">Timer Counter</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="same70_2component_2component__tc_8h_source.xhtml">component_tc.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Tc:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="struct_tc__coll__graph.svg" width="144" height="127"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.xhtml">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a2c949f9914bdf329bda2a6a34f839886"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_tc_channel.xhtml">TcChannel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc.xhtml#a2c949f9914bdf329bda2a6a34f839886">TC_CHANNEL</a> [<a class="el" href="group___s_a_m_v71___t_c.xhtml#gade643c68c03a7a68a7a0795255b7873b">TCCHANNEL_NUMBER</a>]</td></tr>
<tr class="memdesc:a2c949f9914bdf329bda2a6a34f839886"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0x0) channel = 0 .  <a href="#a2c949f9914bdf329bda2a6a34f839886">More...</a><br /></td></tr>
<tr class="separator:a2c949f9914bdf329bda2a6a34f839886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add680abf1976e4aa74e780a8afabdc98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc.xhtml#add680abf1976e4aa74e780a8afabdc98">TC_BCR</a></td></tr>
<tr class="memdesc:add680abf1976e4aa74e780a8afabdc98"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xC0) Block Control Register  <a href="#add680abf1976e4aa74e780a8afabdc98">More...</a><br /></td></tr>
<tr class="separator:add680abf1976e4aa74e780a8afabdc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7698401b4a2eac1d1f446beeafe055f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc.xhtml#a7698401b4a2eac1d1f446beeafe055f2">TC_BMR</a></td></tr>
<tr class="memdesc:a7698401b4a2eac1d1f446beeafe055f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xC4) Block Mode Register  <a href="#a7698401b4a2eac1d1f446beeafe055f2">More...</a><br /></td></tr>
<tr class="separator:a7698401b4a2eac1d1f446beeafe055f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1c2a721c6df49b1adec48465ba72bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc.xhtml#adf1c2a721c6df49b1adec48465ba72bd">TC_QIER</a></td></tr>
<tr class="memdesc:adf1c2a721c6df49b1adec48465ba72bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xC8) QDEC Interrupt Enable Register  <a href="#adf1c2a721c6df49b1adec48465ba72bd">More...</a><br /></td></tr>
<tr class="separator:adf1c2a721c6df49b1adec48465ba72bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d94aeb6db2d212dc5b8b041d033e23d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc.xhtml#a4d94aeb6db2d212dc5b8b041d033e23d">TC_QIDR</a></td></tr>
<tr class="memdesc:a4d94aeb6db2d212dc5b8b041d033e23d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xCC) QDEC Interrupt Disable Register  <a href="#a4d94aeb6db2d212dc5b8b041d033e23d">More...</a><br /></td></tr>
<tr class="separator:a4d94aeb6db2d212dc5b8b041d033e23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a816446778b9add8aa4ade9dbc7bba5e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc.xhtml#a816446778b9add8aa4ade9dbc7bba5e5">TC_QIMR</a></td></tr>
<tr class="memdesc:a816446778b9add8aa4ade9dbc7bba5e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xD0) QDEC Interrupt Mask Register  <a href="#a816446778b9add8aa4ade9dbc7bba5e5">More...</a><br /></td></tr>
<tr class="separator:a816446778b9add8aa4ade9dbc7bba5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab8e80012810a89f37cea6bb565ecee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc.xhtml#afab8e80012810a89f37cea6bb565ecee">TC_QISR</a></td></tr>
<tr class="memdesc:afab8e80012810a89f37cea6bb565ecee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xD4) QDEC Interrupt Status Register  <a href="#afab8e80012810a89f37cea6bb565ecee">More...</a><br /></td></tr>
<tr class="separator:afab8e80012810a89f37cea6bb565ecee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1948e26cff45c67052d07b1a9b679356"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc.xhtml#a1948e26cff45c67052d07b1a9b679356">TC_FMR</a></td></tr>
<tr class="memdesc:a1948e26cff45c67052d07b1a9b679356"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xD8) Fault Mode Register  <a href="#a1948e26cff45c67052d07b1a9b679356">More...</a><br /></td></tr>
<tr class="separator:a1948e26cff45c67052d07b1a9b679356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83561fc9b1d44c1d21ccaf750019fddc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc.xhtml#a83561fc9b1d44c1d21ccaf750019fddc">Reserved1</a> [2]</td></tr>
<tr class="separator:a83561fc9b1d44c1d21ccaf750019fddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae1f7f0f396426804c11a9ff19f253ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc.xhtml#aae1f7f0f396426804c11a9ff19f253ef">TC_WPMR</a></td></tr>
<tr class="memdesc:aae1f7f0f396426804c11a9ff19f253ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xE4) Write Protection Mode Register  <a href="#aae1f7f0f396426804c11a9ff19f253ef">More...</a><br /></td></tr>
<tr class="separator:aae1f7f0f396426804c11a9ff19f253ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6acfe33e14a7d0b269388db27185fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc.xhtml#a6a6acfe33e14a7d0b269388db27185fc">Reserved2</a> [5]</td></tr>
<tr class="separator:a6a6acfe33e14a7d0b269388db27185fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1260b668d8c960e0155124fe0f2290d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc.xhtml#ad1260b668d8c960e0155124fe0f2290d">TC_VER</a></td></tr>
<tr class="memdesc:ad1260b668d8c960e0155124fe0f2290d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xFC) Version Register  <a href="#ad1260b668d8c960e0155124fe0f2290d">More...</a><br /></td></tr>
<tr class="separator:ad1260b668d8c960e0155124fe0f2290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a83561fc9b1d44c1d21ccaf750019fddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83561fc9b1d44c1d21ccaf750019fddc">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Tc::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a6acfe33e14a7d0b269388db27185fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a6acfe33e14a7d0b269388db27185fc">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Tc::Reserved2[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add680abf1976e4aa74e780a8afabdc98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add680abf1976e4aa74e780a8afabdc98">&sect;&nbsp;</a></span>TC_BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Tc::TC_BCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xC0) Block Control Register </p>

</div>
</div>
<a id="a7698401b4a2eac1d1f446beeafe055f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7698401b4a2eac1d1f446beeafe055f2">&sect;&nbsp;</a></span>TC_BMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Tc::TC_BMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xC4) Block Mode Register </p>

</div>
</div>
<a id="a2c949f9914bdf329bda2a6a34f839886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c949f9914bdf329bda2a6a34f839886">&sect;&nbsp;</a></span>TC_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_tc_channel.xhtml">TcChannel</a> Tc::TC_CHANNEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0x0) channel = 0 . </p>
<p>. 2 </p>

</div>
</div>
<a id="a1948e26cff45c67052d07b1a9b679356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1948e26cff45c67052d07b1a9b679356">&sect;&nbsp;</a></span>TC_FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Tc::TC_FMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xD8) Fault Mode Register </p>

</div>
</div>
<a id="a4d94aeb6db2d212dc5b8b041d033e23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d94aeb6db2d212dc5b8b041d033e23d">&sect;&nbsp;</a></span>TC_QIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Tc::TC_QIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xCC) QDEC Interrupt Disable Register </p>

</div>
</div>
<a id="adf1c2a721c6df49b1adec48465ba72bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf1c2a721c6df49b1adec48465ba72bd">&sect;&nbsp;</a></span>TC_QIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Tc::TC_QIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xC8) QDEC Interrupt Enable Register </p>

</div>
</div>
<a id="a816446778b9add8aa4ade9dbc7bba5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a816446778b9add8aa4ade9dbc7bba5e5">&sect;&nbsp;</a></span>TC_QIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Tc::TC_QIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xD0) QDEC Interrupt Mask Register </p>

</div>
</div>
<a id="afab8e80012810a89f37cea6bb565ecee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afab8e80012810a89f37cea6bb565ecee">&sect;&nbsp;</a></span>TC_QISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Tc::TC_QISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xD4) QDEC Interrupt Status Register </p>

</div>
</div>
<a id="ad1260b668d8c960e0155124fe0f2290d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1260b668d8c960e0155124fe0f2290d">&sect;&nbsp;</a></span>TC_VER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Tc::TC_VER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xFC) Version Register </p>

</div>
</div>
<a id="aae1f7f0f396426804c11a9ff19f253ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae1f7f0f396426804c11a9ff19f253ef">&sect;&nbsp;</a></span>TC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Tc::TC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc.xhtml">Tc</a> Offset: 0xE4) Write Protection Mode Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/hal/x4m0x_s70/libraries/libchip/include/same70/component/<a class="el" href="same70_2component_2component__tc_8h_source.xhtml">component_tc.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
