AaRAWAL, O. P., ANO POHM, A. V. "Cache memory systems for multiprocessor architecture," in Proc. AFIPS National Computer Conference (Dallas, Tex. June 13-16, 1977), vol. 46, AFIPS Press, Arhngton, Va, pp. 955-964.
AICHELMANN, F.J. Memory prefetch. IBM Tech Disclosure Bull. 18, 11 (April 1976), 3707-3708.
AL-SAYED, H.S. "Cache memory application to microcomputers," Tech. Rep. 78-6, Dep. of Computer Science, Iowa State Umv, Ames, Iowa, 1978
ANACKER, W., AND WANG, C. P. Performance evaluation of computing systems with memory hmrarchles. IEEE Trans Comput. TC-16, 6 (Dec. 1967), 764-773.
ANDERSON, D. W., SPARACIO, F. J., AND TOMASULO, R. M. The IBM System/ 360 Model 91 Machine philosophy and instruction handling. IBM J. Res. Dev. 11, 1 (Jan. 1967), 8-24
ANDERSON, $. F, EARLE, g. G, GOLD- SCHMIDT, R. E., AND POWERS, D. M. The IBM System/360 Model 91 Floating point execution umt. IBM J Res Dev 11, 1 (Jan. 1967), 34-53
ARMSTRONG, R. A Applying CAD to gate arrays speeds 32 bit minicomputer demgn. Electrontcs (Jan. 31, 1981), 167- 173.
ARORA, $. R., AND WU, F. L. "Statistical quantification of instruction and operand traces," in Stat~sttcal Computer Performance Evaluation, Freiberger (ed.), pp. 227-239, Academic Press, New York, N Y., 1972
Marc Badel , Jacques Leroudier, Performance Evaluation of a Cache Memory for a Mini-computer, Proceedings of the Third International Symposium on Modelling and Performance Evaluation of Computer Systems: Performance of Computer Systems, p.431-458, February 06-08, 1979
BALZEN, D., GETZLAFF, K. J., HADJU, J., AND KNAUFT, G. Accelerating store m cache operatmns. IBM Tech. Disclosure Bull. 23, 12 (May 1981), 5428-5429.
BALZEN, D., HADJU, J., AND KNAUFT, G. Preventive cast out operations in cache hierarchies. IBM Tech D~sclosure Bull. 23, 12 (May 1981), 5426-5427
BARSAMIAN, H., AND DECEGAMA, A. "System design considerations of cache memories," in Proe IEEE Computer Society Conference (1972), IEEE, New York, pp 107-110
BEAN, B M., LANOSTON, K, PART- RIDCE, R., SY, K.-B Bins filter memory for Filtering out unnecessary interrogations of cache directories in a multlprocessor system United States Patent 4,- 142,234, Feb. I7, 1979.
BEDERMAN, S. Cache management system using virtual and real tags m the cache directory. IBM Tech. Dzsclosure Bull. 21, 11 (Aprd 1979), 4541.
BELADY, L A A study of replacement algorithms for a virtual storage computer. IBM Syst. J. 5, 2 (1966), 78-101.
BELL, J, CASASENT, D., AND BELL, C. G. An investigation of alternative cache organizations. IEEE Trans Cornput. TC-23, 4 (Aprfi 1974), 346-351.
BENNETT, B. T., AND FRANACZEK, P A. Cache memory with prefetching of data by priority IBM Tech. D~sclosure Bull. 18, 12 (May 1976), 4231-4232.
BENNETT, B. T, POMERENE, J. H, Pu- ZAK, T. R., AND RECHTSCHAFFEN, e. N. Prefetchmg in a multilevel memory hierarchy. IBM Tech. Dtsclosure Bull. 25, 1 (June 1982), 88
BERt, H. S., AND SUMMERFIELD, A. R. CPU busy not al{ productive utfilzatlon. Share Computer Measurement and Evaluation Newsletter, no 39 (Sept. 1976), 95-97.
BE~cE~, A. L, JR. Increased computer throughput by conditioned memory data prefetching. IBM Tech. D~sclosure Bull 20, 10 (March 1978), 4103.
BLAZEJEWSKI, T. J., DOBRZYNSKI, $. M, AND WATSON, W.D. Instruction buffer with simultaneous storage and fetch operations. IBM Tech. D~sclosure Bull. 23, 2 (july 1980), 670-672.
BLOUNT, F T., BULLIONS, R. J., MAR- TIN, D B., MCGILVRAY, B L., AND RO- BINSON, J.R. Deferred cache storing method. IBM Tech. D~sclosure Bull 23, I (June 1980), 262-263
BOLAND, L J., GRANITO, G. D., MAR- COTTE, A V., MESSINA, B. U, AND SMITH, J W. The IBM System/360 Model 91 Storage system. IBM J Res Dev. 11, I (Jan 1967), 54-68.
B. R. Borgerson , M. D. Godfrey , P. E. Hagerty , T. R. Rykken, The architecture of the SPERRY UNIVAC 1100 series systems, Proceedings of the 6th annual symposium on Computer architecture, p.137-146, April 23-25, 1979[doi>10.1145/800090.802903]
CAMPBELL, J. E., STROHM, W. G., AND TEMPLE, Z. L Most recent class used search algorithm for a memory cache. IBM Tech. D~sclosure Bull. 18, 10 (March 1976), 3307-3308.
CONTROL DATA CORP Control Data 6000 Series Computer Systems Reference Manual Arden Hills, Minn., 1974.
CENSIER, L., ANO FEAUTRiER, P. A new solution to coherence problems in multmache systems. IEEE Trans. Cornput. TC-27, 12 (Dec. 1978), 1112-1118.
CHIA, D K. Optrmum implementation of LRU hardware for a 4-way set-assocIative memory. IBM Tech. D~sclosure Bull 17, 11 (April 1975), 3161-3163.
CHOW, C.K. Determining the optimum capacity of a cache memory. IBM Tech D~sclosure Bull. 17, 10 (March 1975), 3163-3166.
CHOW, C.K. Determination of cache's capacity and its matching storage hierarchy, iEEE Trans. Comput. TC-25, 2 (Feb. 1976), 157-164.
CHU, W. W., AND OPDERBECK, H Program behavior and the page fault frequency replacement algorithm. Computer 9, 11 (Nov. 1976), 29-38
CLARK, D W, LAMPSON, B. W, PIER, K.A. The memory system of a high performance personal computer. IEEE Trans Comput. TC-30, 10 (Oct. 1981), 715-733
Douglas W. Clark, Cache Performance in the VAX-11/780, ACM Transactions on Computer Systems (TOCS), v.1 n.1, p.24-37, Feb. 1983[doi>10.1145/357353.357356]
Edward G. Coffman, Jr. , Peter J. Denning, Operating Systems Theory, Prentice Hall Professional Technical Reference, 1973
CONTI, C. J., GIBSON, D. H., AND PIT- KOWSKY, S. H. Structural aspects of the system/360 Model 85 IBM Syst. J. 7, 1 (1968), 2-21
CONTI, C.J. Concepts for buffer storage IEEE Computer Group News 2, 8 (March 1969), 9-13
COSCARELLA, A S., AND SELLERS, F F. System for purging TLB. IBM Tech. D~sclosure Bull 24, 2 (July 1981), 910- 911.
CRAY RESEARCH, INC. Cray-1 Computer System Reference Manual. Bloommgton, Minn., 1976.
DIGITAL EQUirMENT CORP. "TB/ Cache/SBI Control Technical Description--Vax-ll/780 Implementation," Document No. EK-MM780-TD-001, First Edition (Aprfi 1978), Digital Equipment Corp., Maynard, Mass., 1978.
Peter J. Denning, The working set model for program behavior, Communications of the ACM, v.11 n.5, p.323-333, May 1968[doi>10.1145/363095.363141]
DENNING, P.J. "On modehng program behawor," in Proc Spring Joint Computer Conference, vol. 40, AFIPS Press, Arlington, Va., 1972, pp. 937-944.
DIETHELM, M. A. "Level 66 cache memory," Tech. Info. Notepad 1-114, Honeywell, Phoenix, Ariz., Aprd, 1974.
David R. Ditzel , H. R. McLellan, Register allocation for free: The C machine stack cache, Proceedings of the first international symposium on Architectural support for programming languages and operating systems, p.48-56, March 01-03, 1982, Palo Alto, California, USA[doi>10.1145/800050.801825]
DRIMAK, E. G., DUTTON, P. F., HICKS, G L., AND SITLER, W. R Multiprocessor locking with a bypass for channel references. IBM Tech. D~sclosure Bull. 23, 12 (May 1981), 5329-5331.
DRIMAK, E. G., DUTTON, P. F., AND SITLER, W. R. Attached processor simultaneous data searching and transfer via main storage controls and intercache transfer controls. IBM Tech. Disclosure Bull. 24, 1A (June 1981), 26-27.
DRISCOLL, G C., MATICK, R. E, PUZAK, T. R., AND SHEDLETSK~, J. J. Split cache with variable interleave boundary. IBM Tech Dzsclosure Bull. 22, 11 (April 1980), 5183-5186.
Michel Dubois , FayÄ— A. Briggs, Effects of cache coherency in multiprocessors, Proceedings of the 9th annual symposium on Computer Architecture, p.299-308, April 26-29, 1982, Austin, Texas, USA
EASTON, M. C., AND FAGIN, R "Coldstart vs. warm-start miss ratios and multlprogramming performance," IBM Res. Rep RC 5715, Nov., 1975.
EASTON, M C. Computation of cold start miss ratios. IEEE Trans. Comput TC-27, 5 (May 1978), 404-408.
ELECTRONICS MAGAZINE Altering computer architecture is way to raise throughput, suggests IBM researchers. Dec. 23, 1976, 30-31.
ELECTRONICS New TI 16-bit machine has on-chip memory. Nov 3, 1981, 57.
ENaER, T.A. Paged control store prefetch mechamsm. IBM Tech Disclosure Bull. 16, 7 (Dec. 1973), 2140-2141.
FAVRE, P., AND KUHNE, R. Fast memory organization. IBM Tech. D,sclosure Bull. 21, 2 (July 1978), 649-650.
Kunio Fukunaga , Tamotsu Kasai, The Efficient Use of Buffer Storage, Proceedings of the 1977 annual conference, p.399-403, January 1977[doi>10.1145/800179.1125351]
FURNEY, R.W. Selection of least recently used slot with bad entry and locked slots involved. IBM Tech D~sclosure Bull. 21, 6 (Nov. 1978), 290.
GECSEI, J. Determining hit ratios for multilevel hierarchies. IBM J. Res. Dev. 18, 4 (July 1974), 316-327.
GIBSON, D H. "Consideration ,n blockoriented systems design," in Proc Spring Jt Computer Conf, vol 30, ~ Thompson Books, Washington, D.C., 1967, pp. 75-80
GINDELE, J.D. Buffer block prefetching method. IBM Tech Disclosure Bull. 20, 2 (July 1977), 696-697
B. Greenberg, AN EXPERIMENTAL ANALYSIS OF PROGRAM REFERENCE PATTERNS IN THE MULTICS VIRTUAL MEMORY, Massachusetts Institute of Technology, Cambridge, MA, 1974
GUSTAFSON, R. N., AND SrARACIO, F. J. IBM 3081 processor unit: Design considerations and desgn process. IBM J Res. Dev. 26, 1 (Jan. 1982), 12-21.
Brent T. Hailpern , Bruce L. Hitson, S-1 architecture manual, Stanford University, Stanford, CA, 1979
William James Harding, Hardware-controlled memory hierarchies and their performance., Arizona State University, Tempe, AZ, 1975
HARDING, W. J, MACDOUGALL, M. H., RAYMOND, W. J. "Emprrlcal estnnation of cache miss ratios as a function of cache size," Tech. Rep. PN 820-420-700A (Sept. 26, 1980), Amdahl Corp.
HOEVr. L, L W., AND VOLDMAN, J. Mechanism for cache replacement and prefetchmg driven by heuristic estimation of operating system behavior. IBM Tech Dtsclosure Bull. 23, 8 (Jan. 1981), 3923.
HOEVEL, L W., AND VOLDMAN, J Cache hne reclamation and cast out avoidance under operating system control. IBM Tech. D~sclosure Bull. 23, 8 (Jan. 1981), 3912.
IBBET, R. The MU5 instruction pipeline. Comput. J 15, 1 (Jan. 1972), 42-50.
IBBET, R. N., AND HUSBAND, M. A. The MU5 name store Comput. J. 20, 3 (Aug. 1977), 227-231.
IBM "IBM system/360 and System/ 370 Model 195 Functional characteristics," Form GA22-6943-2 (Nov. 1971), IBM, Armonk, N.Y.
IBM "IBM System/370 Model 168 Theory of Operation/Diagrams Manual--Processor Storage Control Function (PSCF)," vol. 4, IBM, Poughkeepsin, N.Y., 1975.
IBM "3033 Processor Complex, The- Dry of Operation/Diagrams Manual-- Processor Storage Control Function (PSCF)," vol. 4, IBM, Poughkeepsie, N.Y., 1978.
IBM "IBM 3081 Functional characteristics," Form GA22-7076, IBM, Poughkeepsie, N.Y., 1982.
JOHNSON, R.C. Microsystems exploit mainframe methods. Electronws, Aug. 11, 1981, 119-127
JONES, J. D., JUNOO, D. M, PARTRIDCE, R. L., AND SHAWLEY, B. L Updating cache data arrays w~th data stored by other CPUs. IBM Tech. D~sclosure Bull. 19, 2 (July 1976), 594-596.
JONES, J. D, AND JUNOD, D M. Cache address directory invalidation scheme for multiprocessing system. IBM Tech. Disclosure Bull. 20, 1 (June 1977), 295- 296.
JONES, J D., AND JUNOD, D. M. Pretest lookaside buffer. IBM Tech D~sclosure Bull. 20, 1 (June 1977), 297-298.
KAPLAN, K. R, AND WINDER, R O. Cache-based computer systems. IEEE Computer 6, 3 (March 1973), 30-36
KOBAYASHI, M. "An algorithm to measure the buffer growth function," Tech. Rep. PN 820413-700A (Aug. 8, 1980), Amdahl Corp
KONEN, D. H., MARTIN, D. B., Mc- GILVRAY, B. L., AND TOMASULO, R. M. Demand driven instruction fetching inhibit mechanism. IBM Tech D~sclosure Bull. 23, 2 (July 1980), 716-717
David Kroft, Lockup-free instruction fetch/prefetch cache organization, Proceedings of the 8th annual symposium on Computer Architecture, p.81-87, May 12-14, 1981, Minneapolis, Minnesota, USA
KUMAR, B. "A model of spatial locality and its apphcation to cache design," Tech Rep. (unpubl.), Computer Systems Laboratory, Stanford Umv., Stanford, Calif., 1979.
LAFFITTE, D. S., AND GUTTAO, K M. Fast on-chip memory extends 16 bit farofly's reach. Electronws, Feb. 24, 1981, 157-161.
Butler W. Lampson , Kenneth A. Pier, A processor for a high-performance personal computer, Proceedings of the 7th annual symposium on Computer Architecture, p.146-160, May 06-08, 1980, La Baule, USA[doi>10.1145/800053.801920]
LEE, F.F. Study of "look-aside" memory. IEEE Trans. Comput. TC-18, 11 (Nov 1969), 1062-1064
LEE, J M., AND WEINBERGER, A. A solution to the synonym problem. IBM Tech. D~sclosure Bull. 22, 8A (Jan 1980), 3331-3333.
Johnny K. F. Lee , Alan J Smith, Analysis of Branch Prediction Strategies and Branch Target Buffer, University of California at Berkeley, Berkeley, CA, 1983
LEHMAN, A., AND SCHMID, D. "The performance of small cache memories in minicomputer systems with several processors,'' in D~g~tal Memory and Storage. Springer-Verlag, New York, 1978, pp. 391-407.
Axel Lehmann, Performance evaluation and prediction of storage hierarchies, Proceedings of the 1980 international symposium on Computer performance modelling, measurement and evaluation, p.43-54, May 28-30, 1980, Toronto, Ontario, Canada[doi>10.1145/800199.806149]
LEwis, P. A. W., AND YUE, P. C. "Statistical analysis of program reference patterns in a paging environment," in Proc IEEE Computer Socwty Conference, IEEE, New York, N Y., 1971.
LswIs, P. A. W., AND SHEDLER, G. S. Empirically derived micro models for sequences of page exceptions. IBM J. Res. Dev. 17, 2 (March 1973), 86-100.
LINOSAY, D C. Cache memories for microprocessors. Computer Architecture News 9, 5 (Aug. 1981), 6-13.
LIPTAY, J. S Structural aspects of the System/360 Model 85, II the cache. IBM Syst J. 7, i (1968), 15-21
LIu, L. Cache-splitting with information of Xi-sensmvity m tightly coupled multlprocessing systems IBM Tech. Dtsclosure Bull 25, 1 (June 1982), 54- 55
LOSQ, J. J., PARKS, L S., SACHAR, H. E, AND YAMOUR, J. Conditmnal cache miss facdlty for handling short/long cache requests. IBM Tech. Disclosure Bull. 25, 1 (June 1982), 110-111
LUDLOW, D M., AND MOORE, B. B. Channel DAT with pin bits. IBM Tech. Dtsclosure Bull 20, 2 (July 1977), 683.
MACDOUGALL, M. H. "The stack growth function model," Tech. Rep. 820228-700A (April 1979), Amdahl Corp.
MARUYAMA, K rnLRU page replacement algorithm in terms of the reference matrix. IBM Tech D~sclosure Bull 17, 10 (March 1975), 3101-3103.
MARUYAMA, K. implementatmn of the stack operation circuit for the LRU algorlthm. IBM Tech Dtsclosure Bull. 19, I (June 1976), 321-325
MATTSON, R. L. Evaluation of multilevel memories. IEEE Trans Magnetws MAG-7, 4 (Dec. 1971), 814-819.
MATTSON, R. L., GECSF. I, J., SLUTZ, D. R., AND TRAiGER, I. L Evaluation techniques for storage hierarchies. IBM Syst J. 9, 2 (1970), 78-117.
Guy Mazare, A few examples of how to use a symmetrical multi-micro-processor, Proceedings of the 4th annual symposium on Computer architecture, p.57-62, March 23-25, 1977[doi>10.1145/800255.810653]
MCWILLIAMS, T., WIDDOES, L C., AND WOOD, L "Advanced digital processor technology base development for navy applications: The S-1 Processor," Tech rep. UCIO-17705, Lawrence Livermore Laboratory, Sept, 1977.
MEADE, R.M. "On memory system design," in Proc. Fall Jotnt Computer Conference, vol. 37, AFIPS Press, Arlington, Va., 1970, pp. 33-43
MILANDRE, G., AND MIKKOR, R. "VS2- R2 experience at the Univermty of Toronto Computer Centre," in Share 44 Proc. (Los Angeles, Cahf, March, 1975), pp. 1887-1895.
MORRIS, D., AND IBBETT, R. N. The MU5 Computer System. Springer-Verlag, New York, 1979.
NGAI, C. H., AND WASSEL, E R. Shadow directory for attached processor system. IBM Tech. Disclosure Bull 23, 8 (Jan. 1981), 3667-3668.
NGAi, C. H., AND WASSEL, E.R. Twolevel DLAT hierarchy. IBM Tech. Dts. closure Bull. 24, 9 (Feb. 1982), 4714- 4715.
OHNO, N., AND HAKOZAKI, K. Pseudo random access memory system with CCD-SR and MOS RAM on a chip. 1977
OLBERT, A.G. Fast DLAT load for V = R translations. IBM Tech. Disclosure Bull 22, 4 (Sept. 1979), 1434
Daniel Roger Perkins, The design and management of predictive caches, University of California, San Diego, 1980
Bernard L. Peuto , Leonard J. Shustek, An instruction timing model of CPU performance, Proceedings of the 4th annual symposium on Computer architecture, p.165-178, March 23-25, 1977[doi>10.1145/800255.810667]
POHM, A. V., AGRAWAL, O P., CHENG, C.-W., AND SHIMP, A. C. An efficient flexible buffered memory system. IEEE Trans. Magnetics MAG-9, 3 (Sept. 1973), 173-179.
POHM, A. V., AORAWAL, O. P., AND MON- ROE, R.N. "The cost and performance tradeoffs of buffered memories," in Proc IEEE 63, 8 (Aug. 1975), pp. 1129-1135.
POHM, A. V., AND AGRAWAL, O.P. "A cache technique for bus oriented multiprocessor systems," m Proc. Compcon82 (San Francisco, Calif., Feb. 1982), IEEE, New York, pp. 62-66.
POMERENE, j. H., AND RECHT$CHAFFEN, R Reducing cache misses in a branch history table machine. IBM Tech Dtsclosure Bull. 23, 2 (July 1980), 853.
POMERENE, J. H., AND RECHTSCHAFFEN, R N. Base/&splacement lookahead buffer. IBM Tech. Disclosure Bull. 22, 11 (April 1980), 5182.
Michael L. Powell, The DEMOS file system, Proceedings of the sixth ACM symposium on Operating systems principles, p.33-42, November 16-18, 1977, West Lafayette, Indiana, USA[doi>10.1145/800214.806545]
George Radin, The 801 minicomputer, Proceedings of the first international symposium on Architectural support for programming languages and operating systems, p.39-47, March 01-03, 1982, Palo Alto, California, USA[doi>10.1145/800050.801824]
RAMAMOHANARAO, K., AND SACKS- DAVIS, R. Hardware address translation for machines with a large virtual memory. Inf. Process. Lett. 13, 1 (Oct. 1981), 23-29.
B. R Rau, Sequential prefetch strategies for instructions and data, Stanford University, Stanford, CA, 1977
REILLY, J., SUTTON, A., NASSER, R, AND GmSCOM, R. Processor controller for the IBM 3081. IBM J. Res Dev. 26, 1 (Jan. 1982), 22-29.
Rm, F. N., AND WARREN, H S, JR. Read-constant control line to cache. IBM Tech Desclosure Bull. 20, 6 (Nov. 1977), 2509-2510
ROSSMAN, G. Private communication. Palyn Associates, San Jose, Calif., 1979.
Jerome H. Saltzer, A simple linear model of demand paging performance, Communications of the ACM, v.17 n.4, p.181-186, April 1974[doi>10.1145/360924.360926]
SATYANARAYANAN, M., AND BHANDAR- KAR, D. Design trade-offs m VAX-11 translation buffer organization. IEEE Computer (Dec. 1981), 103-111.
Michael D. Schroeder, Performance of the GE-645 associative memory while Multics is in operation, Proceedings of the SIGOPS workshop on System performance evaluation, p.227-245, January 1971[doi>10.1145/800024.808361]
SHEOLSR, G. S., AND SLUTZ, D. R. Derivation of miss ratios for merged access streams. IBM J Res. Dev. 20, 5 (Sept. 1976), 505-517.
SLUTZ, D. R, AND TRAIGER, I. L. "Evaluation techmques for cache memory hierarchies," IBM Res. Rep. RJ 1045, May, 1972.
SMITH, A. J A comparative study of set associative memory mapping algorithms and their use for cache and main memory. IEEE Trans. Sofiw. Eng SE- 4, 2 (March 1978), 121-130
SMITH, A.J. Sequential program prefetching in memory hierarchies. IEEE Computer 11, 12 (Dec. 1978), 7-21
Alan Jay Smith, Sequentiality and prefetching in database systems, ACM Transactions on Database Systems (TODS), v.3 n.3, p.223-247, Sept. 1978[doi>10.1145/320263.320276]
Alan Jay Smith, Bibliography on paging and related topics, ACM SIGOPS Operating Systems Review, v.12 n.4, p.39-56, October 1978[doi>10.1145/775406.775409]
Alan Jay Smith, Characterizing the Storage Process and Its Effect on the Update of Main Memory by Write Through, Journal of the ACM (JACM), v.26 n.1, p.6-27, Jan. 1979[doi>10.1145/322108.322110]
SNOW, E. A., AND SIEWIOREK, D. P. "Impact of implementation design tradeoffs on performance The PDP-11, A case study," Dep. of Computer Science Report (Feb. 1978), Carnegie-Mellon University, Pittsburgh, Pa
SPARACIO, F J. Data processing system with second level cache. 'IBM Tech Drsclosure Bull 21, 6 (Nov. 1978), 2468- 2469.
STEVENSON, D. "Vrrtua} memory on the Z8003," m Proc IEEE Compcon (San Francmco, Calff, Feb. 1981), pp 355-357
WILLIAM D. STRECKER, Cache memories for PDP-11 family computers, Proceedings of the 3rd annual symposium on Computer architecture, p.155-158, January 19-21, 1976[doi>10.1145/800110.803574]
TANG, C K. "Cache system design in the tightly coupled multiprocessor system,'' m Proc. AFIPS Natwnal Computer Conference (New York City, New York, June 7-10, 1976), vol. 45, AFIPS Press, Arlington, Va, pp. 749-753.
THAKKAR, S. S. "InvesUgation of Buffer Store Orgamzation." Master's of science thesis, Victoria University of Manchester, England, October, 1978.
TOMASULO, R. M An efficient algorithm for exploiting multiple arithmetic units. IBM J Res. Dev 11, 1 (Jan. 1967), 25-33.
WILKES, M. V. Slave memories and segmentation IEEE Trans Comput (June 1971), 674-675.
WINDER, R. O. A data base for computer performance evaluation. IEEE Computer 6, 3 (March 1973), 25-29.
YAMOUR, J. Odd/even interleave cache with opt~nal hardware array cost, cycle tune and variable data part width. IBM Tech. Dtsclosure Bull 23, 7B (Dec. 1980), 3461-3463.
W. C. Yen , K. S. Fu, Analysis of multiprocessor cache organizations with alternative main memory update policies, Proceedings of the 8th annual symposium on Computer Architecture, p.89-105, May 12-14, 1981, Minneapolis, Minnesota, USA
YUVAL, A. "165/HSB analysis," Share Inc., Computer Measurement and Eva}- uation, Selected Papers from the Share Project, vol iii, pp. 595-606, 1975.
ZOLNOWSKY, j. "Philosophy of the MC68451 memory management unit," in Proc. IEEE Compcon (San Francasco, Calff, Feb. 1981), IEEE, New York, pp. 358-361. BIBLIOGRAPHY
ACKLAND, B. D., AND PUCKNELL, I). A. Studies of cache store behavior in a real time minicomputer environment. Electronws Letters 11, 24 (Nov. 1975), 588-590.
B. D. Ackland, A bit-slice cache controller, Proceedings of the 6th annual symposium on Computer architecture, p.75-82, April 23-25, 1979[doi>10.1145/800090.802895]
AGRAWAL, O. P., ZINGG, R. J., POHM, A. V. "Applicability of 'cache' memories to dechcated muluprocessor systems," in Proc. IEEE Computer Socwty Confer- ~ ence (San Francisco, Calif., Spring 1977), IEEE, New York, pp 74-76
AMDAHL CORP. 470V/6 Machine Reference Manual. 1976.
BELL, C G., AND CASASENT, D. Implementation of a buffer memory in mmicomputers. Comput Des 10, (Nov. 1971), 83-89.
BLOOM, L, COHEN, M., AND PORTER, S. "Considerations in the design of a computer with bagh logic-to-memory speed ratio," in Proc Gigacycle Computmg Systems (Jan. 1962), AIEE Special Publication S-136, pp. 53-63.
BORCWARDT, P A. "Cache structures based on the execuUon stack for high level languages," Tech Rep. 81-08-04, Dep. of Computer Scmnce, Umv. of Washington, Seattle, Wa., 1981
FayÃ© A. Briggs , Michel Dubois, Performance of cache-based multiprocessors, Proceedings of the 1981 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.181-190, September 14-16, 1981, Las Vegas, Nevada, USA[doi>10.1145/800189.805489]
CANNON, J. W., GRIMES, D. W., AND HERMANN, B. D Storage protect operations. IBM Tech D~sclosure Bull. 24, 2 (July 1981), 1184-1186
CAPOWSKI, R. S., DrVEER, J A., HEL- LER, A. R., AND MESCm, J. W. Dynamic address translator for I/O channels. IBM Tech. D~sclosure Bull 23, 12 (May 1981), 5503-5508.
CASPERS, P. G., FAIX, M., GOETZE, V., AND ULLAND, H. Cache resident processor registers IBM Tech D~sclosure Bull 22, 6 (Nov. 1979), 2317-2318.
CORDERO, H, AND CHAMBERS, J B. Second group of IBM 4341 machines outdoes the first. Electronws (Aprrl 7, 1981), 149-152.
ELLER, J. E., IlI "Cache design and the X-tree high speed memory buffers." Master's of science project report, Compurer Scmnce Division, EECS Department, Umv of Calif., Berkeley, Calif., Sept, 1979.
FARIS, S M, HENKELS, W H, VALSA- MAKIS, E. A., AND ZAPPE, H.H. Basic design of a Josephson technology cache memory. IBM J Res. Dev 24, 2 (March 1980), 143-154.
FARMER, D. Comparing the 4341 and M80/42. Computerworld, Feb. 9, 1981.
FERETICH, R. A., AND SACHAR, H. E. Interleaved multiple speed memory controls with high speed buffer IBM Tech. Disc. Bull. 22, 5 (Octo. i979), 1999-2000.
GARCIA, L. C. Instruction buffer design. IBM Tech. D~sclosure Bull. 20, llb (April 1978), 4832-4833.
HESTER, R. L., AND MOYER, J.T. Split cycle for a shared data buffer array. IBM Tech. Dtsclosure Bull. 21, 6 (Nov. 1978), 2293-2294.
HOFFMAN, R. L., MITCHELL, G. R., AND SOL?IS, F.G. Reference and change bit recording IBM Tech. Disclosure Bull. 23, 12 (May 1981), 5516-5519.
HRUSTICH, J., AND SITLER, W. R. Cache reconfiguration. IBM Tech. Drselosure Bull. 23, 9 (Feb. 1981), 4117- 4118
IBM "IBM field engineering theory of operation, System/360, Model 195 storage control unit buffer storage," ~ncst edition (Aug 1970), IBM, Poughkeepsie, N.Y.
hZUKA, H., AND TERU, T. Cache memory sunulation by a new method of address pattern generation. J. IPSJ 14, 9 (1973), 669-676.
KNEPrER, R. W. Cache bit selection crrcult. IBM Tech. D~sclosure Bull. 22, 1 (June 1979), 142-143.
KNOKE, P. "An analysis of buffered memories," in Proc. 2nd Hawa~ Int Conf. on System Sciences (Jan. 1969), pp. 397-400.
KOTOK, A. "Lecture notes for CS252," course notes (Spring 1976), Univ. of Calff, Berkeley, Calif., 1976.
LANGE, R. E, DIETHELM, M. A., ISH- MAEL, P C. Cache memory store in a processor of a data processmg system United States Patent 3,896,419, July, 1975.
LARNER, R. A., LASSETTRE, E R., MOORE, B B., AND STRICKLAND, J. P. Channel DAT and page pinning for block unit transfers IBM Tech D~sclosure Bull. 23, 2 (July 1980), 704-705.
LEE, P. A., GHANI, N., AND HERON, K. A recovery cache for the PDP-11. IEEE Trans. Comput TC-29, 6 (June 1980), 546-549.
LORIN, H., AND GOLDSTEIN, B. "An inversion of the memory hierarchy," IBM Res. Rep. RC 8171, March, 1980.
MADDOCK, R. F., MARKS, B. L., MIN- SHULL, J F., AND PINNELL, M. C. Hardware address relocatwn for variable length segments. IBM Tech. Disclosure Bull 23, 11 (April 1981), 5186-5187
MATHIS, J. R, MAYFIELD, M. g., AND ROWLAND, R. E Reference associaUve cache mappmg. IBM Tech. Disclosure Bull 23, 9 (Feb. 1981), 3969-3971
MEADE, R. M Deign approaches for cache memory control. Comput Des. 10, 1 (Jan 1971), 87-93
MERRm, B 370/168 cache memory performance. Share Computer Measurement and Evaluation Newsletter, no. 26 (July 1974), 98-101.
MOORE, B B, RODELL, J. T., SUTTON, A. J., AND VOWr. LL, J.D. Vary storage physical on/off line m a non-storethrough cache system. IBM Tech. Disclosure Bull. 23, 7B (Dec. 1980), 3329
NAKAMURA, T., HAGIWARA, H., KITA- GAWE, H., AND KANAZAWE, M. Simulation of a computer system with buffer memory. J IPSJ 15, I (1974), 26-33.
NCAI, C. H., AND SITLER, W.R. Twobit DLAT LRU algorithm. IBM Tech Disclosure Bull 22, 10 (March 1980), 4488-4490.
Rio, G. S. "Performance analysis of cache memories," Digital Systems Laboratory Tech. Rep. 110 (Aug 1975), Stanford Univ., Stanford, Calif
RECHTSCHAFFEN, R. N. Using a branch history table to prefetch cache lines. IBM Tech Disclosure Bull 22, 12 (May 1980), 5539.
SCHUENEMANN, C. Fast address translation in systems using virtual addresses and a cache memory. IBM Tech Disclosure Bull. 21, 2 (Jan. 1978), 663-664.
THREEWlTT, B A VLSI approach to cache memory. Comput. Des. (Jan. 1982), 169-173.
H. L. Tredennick , T. A. Welch, High-speed buffering for variable length operands, Proceedings of the 4th annual symposium on Computer architecture, p.205-210, March 23-25, 1977[doi>10.1145/800255.810672]
VOLDMAN, J., AND HOEVEL, L. W. "The fourier cache connecUon," in Proc. IEEE Compcon (San Francisco, Calif., Feb. 1981), IEEE, New York, pp. 344-354
VOLDMAN, J,.aND HOEVEL, L.W. The software-cache connection. IBM J Res. Dev. 25, 6 (Nov. 1981), 877-893.
WILKES, M.V. Slave memories and dynamic storage allocation. IEEE Trans. Comput.j TC-14, 2 (April 1965), 270-271.
