{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620113287426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620113287426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 09:28:07 2021 " "Processing started: Tue May 04 09:28:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620113287426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113287426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ultrasonic_rangfinder_display -c USRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off ultrasonic_rangfinder_display -c USRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113287426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620113288090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620113288090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usrd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usrd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USRD-rtl " "Found design unit 1: USRD-rtl" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113298347 ""} { "Info" "ISGN_ENTITY_NAME" "1 USRD " "Found entity 1: USRD" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113298347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kaiser1803/github/vhdl-de0-cv/entities/sevensegdec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kaiser1803/github/vhdl-de0-cv/entities/sevensegdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVENSEGDEC-rtl " "Found design unit 1: SEVENSEGDEC-rtl" {  } { { "../../Entities/SEVENSEGDEC.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/SEVENSEGDEC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113298350 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEVENSEGDEC " "Found entity 1: SEVENSEGDEC" {  } { { "../../Entities/SEVENSEGDEC.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/SEVENSEGDEC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113298350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kaiser1803/github/vhdl-de0-cv/entities/ultrasonic_rangefinder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kaiser1803/github/vhdl-de0-cv/entities/ultrasonic_rangefinder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULTRASONIC_RANGEFINDER-rtl " "Found design unit 1: ULTRASONIC_RANGEFINDER-rtl" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113298353 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULTRASONIC_RANGEFINDER " "Found entity 1: ULTRASONIC_RANGEFINDER" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113298353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298353 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "USRD " "Elaborating entity \"USRD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620113298433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULTRASONIC_RANGEFINDER ULTRASONIC_RANGEFINDER:USR " "Elaborating entity \"ULTRASONIC_RANGEFINDER\" for hierarchy \"ULTRASONIC_RANGEFINDER:USR\"" {  } { { "USRD.vhd" "USR" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620113298445 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icnt_mm ULTRASONIC_RANGEFINDER.vhd(62) " "VHDL Process Statement warning at ULTRASONIC_RANGEFINDER.vhd(62): signal \"icnt_mm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620113298446 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icnt_cm ULTRASONIC_RANGEFINDER.vhd(64) " "VHDL Process Statement warning at ULTRASONIC_RANGEFINDER.vhd(64): signal \"icnt_cm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620113298446 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icnt_dm ULTRASONIC_RANGEFINDER.vhd(66) " "VHDL Process Statement warning at ULTRASONIC_RANGEFINDER.vhd(66): signal \"icnt_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620113298446 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icnt_dm ULTRASONIC_RANGEFINDER.vhd(69) " "VHDL Process Statement warning at ULTRASONIC_RANGEFINDER.vhd(69): signal \"icnt_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620113298446 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icnt_cm ULTRASONIC_RANGEFINDER.vhd(72) " "VHDL Process Statement warning at ULTRASONIC_RANGEFINDER.vhd(72): signal \"icnt_cm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620113298446 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icnt_mm ULTRASONIC_RANGEFINDER.vhd(75) " "VHDL Process Statement warning at ULTRASONIC_RANGEFINDER.vhd(75): signal \"icnt_mm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620113298447 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "icnt_mm ULTRASONIC_RANGEFINDER.vhd(48) " "VHDL Process Statement warning at ULTRASONIC_RANGEFINDER.vhd(48): inferring latch(es) for signal or variable \"icnt_mm\", which holds its previous value in one or more paths through the process" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620113298447 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "icnt_cm ULTRASONIC_RANGEFINDER.vhd(48) " "VHDL Process Statement warning at ULTRASONIC_RANGEFINDER.vhd(48): inferring latch(es) for signal or variable \"icnt_cm\", which holds its previous value in one or more paths through the process" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620113298447 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "icnt_dm ULTRASONIC_RANGEFINDER.vhd(48) " "VHDL Process Statement warning at ULTRASONIC_RANGEFINDER.vhd(48): inferring latch(es) for signal or variable \"icnt_dm\", which holds its previous value in one or more paths through the process" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620113298447 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_dm\[0\] ULTRASONIC_RANGEFINDER.vhd(48) " "Inferred latch for \"icnt_dm\[0\]\" at ULTRASONIC_RANGEFINDER.vhd(48)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298447 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_dm\[1\] ULTRASONIC_RANGEFINDER.vhd(48) " "Inferred latch for \"icnt_dm\[1\]\" at ULTRASONIC_RANGEFINDER.vhd(48)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298448 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_dm\[2\] ULTRASONIC_RANGEFINDER.vhd(48) " "Inferred latch for \"icnt_dm\[2\]\" at ULTRASONIC_RANGEFINDER.vhd(48)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298448 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_dm\[3\] ULTRASONIC_RANGEFINDER.vhd(48) " "Inferred latch for \"icnt_dm\[3\]\" at ULTRASONIC_RANGEFINDER.vhd(48)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298448 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_cm\[0\] ULTRASONIC_RANGEFINDER.vhd(48) " "Inferred latch for \"icnt_cm\[0\]\" at ULTRASONIC_RANGEFINDER.vhd(48)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298448 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_cm\[1\] ULTRASONIC_RANGEFINDER.vhd(48) " "Inferred latch for \"icnt_cm\[1\]\" at ULTRASONIC_RANGEFINDER.vhd(48)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298448 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_cm\[2\] ULTRASONIC_RANGEFINDER.vhd(48) " "Inferred latch for \"icnt_cm\[2\]\" at ULTRASONIC_RANGEFINDER.vhd(48)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298448 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_cm\[3\] ULTRASONIC_RANGEFINDER.vhd(48) " "Inferred latch for \"icnt_cm\[3\]\" at ULTRASONIC_RANGEFINDER.vhd(48)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298448 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_mm\[0\] ULTRASONIC_RANGEFINDER.vhd(48) " "Inferred latch for \"icnt_mm\[0\]\" at ULTRASONIC_RANGEFINDER.vhd(48)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298448 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_mm\[1\] ULTRASONIC_RANGEFINDER.vhd(48) " "Inferred latch for \"icnt_mm\[1\]\" at ULTRASONIC_RANGEFINDER.vhd(48)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298448 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_mm\[2\] ULTRASONIC_RANGEFINDER.vhd(48) " "Inferred latch for \"icnt_mm\[2\]\" at ULTRASONIC_RANGEFINDER.vhd(48)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298448 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icnt_mm\[3\] ULTRASONIC_RANGEFINDER.vhd(48) " "Inferred latch for \"icnt_mm\[3\]\" at ULTRASONIC_RANGEFINDER.vhd(48)" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298449 "|USRD|ULTRASONIC_RANGEFINDER:USR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVENSEGDEC SEVENSEGDEC:Anzeige_1 " "Elaborating entity \"SEVENSEGDEC\" for hierarchy \"SEVENSEGDEC:Anzeige_1\"" {  } { { "USRD.vhd" "Anzeige_1" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620113298461 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULTRASONIC_RANGEFINDER:USR\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULTRASONIC_RANGEFINDER:USR\|Mod0\"" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "Mod0" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620113298829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULTRASONIC_RANGEFINDER:USR\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULTRASONIC_RANGEFINDER:USR\|Div0\"" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "Div0" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620113298829 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620113298829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULTRASONIC_RANGEFINDER:USR\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ULTRASONIC_RANGEFINDER:USR\|lpm_divide:Mod0\"" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620113298880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULTRASONIC_RANGEFINDER:USR\|lpm_divide:Mod0 " "Instantiated megafunction \"ULTRASONIC_RANGEFINDER:USR\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620113298880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620113298880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620113298880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620113298880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620113298880 ""}  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620113298880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/db/lpm_divide_uio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113298928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113298946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113298946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113299030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113299030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113299069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113299069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULTRASONIC_RANGEFINDER:USR\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ULTRASONIC_RANGEFINDER:USR\|lpm_divide:Div0\"" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620113299078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULTRASONIC_RANGEFINDER:USR\|lpm_divide:Div0 " "Instantiated megafunction \"ULTRASONIC_RANGEFINDER:USR\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620113299078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620113299078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620113299078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620113299078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620113299078 ""}  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620113299078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oqo " "Found entity 1: lpm_divide_oqo" {  } { { "db/lpm_divide_oqo.tdf" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/db/lpm_divide_oqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113299147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113299147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113299199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113299199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/db/alt_u_div_i2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113299285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113299285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1p9 " "Found entity 1: lpm_abs_1p9" {  } { { "db/lpm_abs_1p9.tdf" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/db/lpm_abs_1p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620113299326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113299326 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620113299878 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1620113299878 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620113299878 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1620113299878 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[2\] VCC pin " "The pin \"GPIO_0\[2\]\" is fed by VCC" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1620113299880 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1620113299880 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620113305173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620113305173 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620113305173 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620113305432 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV 24 " "Ignored 24 assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620113306358 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620113306358 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620113306593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620113306593 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "echo " "No output dependent on input pin \"echo\"" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620113306732 "|USRD|echo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620113306732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2321 " "Implemented 2321 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620113306740 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620113306740 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1620113306740 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2262 " "Implemented 2262 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620113306740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620113306740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620113306761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 04 09:28:26 2021 " "Processing ended: Tue May 04 09:28:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620113306761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620113306761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620113306761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620113306761 ""}
