xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../XilinxVivado/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../XilinxVivado/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_1_4,../../../../lab4_ipi.srcs/sources_1/bd/char_fifo/ipshared/ebc2/simulation/fifo_generator_vlog_beh.v,
fifo_generator_v13_1_rfs.vhd,vhdl,fifo_generator_v13_1_4,../../../../lab4_ipi.srcs/sources_1/bd/char_fifo/ipshared/ebc2/hdl/fifo_generator_v13_1_rfs.vhd,
fifo_generator_v13_1_rfs.v,verilog,fifo_generator_v13_1_4,../../../../lab4_ipi.srcs/sources_1/bd/char_fifo/ipshared/ebc2/hdl/fifo_generator_v13_1_rfs.v,
char_fifo_fifo_generator_0_0.v,verilog,xil_defaultlib,../../../bd/char_fifo/ip/char_fifo_fifo_generator_0_0/sim/char_fifo_fifo_generator_0_0.v,
char_fifo.v,verilog,xil_defaultlib,../../../bd/char_fifo/hdl/char_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
