msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-"
"01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-"
"Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"Report-Msgid-Bugs-To: EMAIL@ADDRESSPOT-Creation-Date:2023-12-02 00:23+0800PO-"
"Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME <EMAIL@ADDRESS"
">Language-Team:LANGUAGE <LL@li.org>MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"PO-Revision-Date: 2024-01-13 05:06+0000\n"
"Last-Translator: tsy0123 <675526215@qq.com>\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects/"
"spinaldoc-rtd/spinalhdlintroductionprojects-using-spinalhdl/zh_Hans/>\n"
"Language: zh_CN\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bitGenerated-By:Babel 2.13.1\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"X-Generator: Weblate 5.4-dev\n"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:2 using
msgid "Projects using SpinalHDL"
msgstr "使用 SpinalHDL 的项目"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:4 using
msgid "Note that the following lists are very incompletes."
msgstr "请注意，以下列表非常不完整。"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:9 using
msgid "Repositories"
msgstr "仓库"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:11 using
msgid "`J1Sc Stack CPU <https://github.com/SteffenReith/J1Sc>`_"
msgstr "`J1Sc 堆栈 CPU <https://github.com/SteffenReith/J1Sc>`_"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:12 using
msgid "`VexRiscv CPU and SoC <https://github.com/SpinalHDL/VexRiscv>`_"
msgstr "`VexRiscv CPU 和 SoC <https://github.com/SpinalHDL/VexRiscv>`_"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:13 using
msgid "`NaxRiscv CPU <https://github.com/SpinalHDL/NaxRiscv>`_"
msgstr "`NaxRiscv CPU <https://github.com/SpinalHDL/NaxRiscv>`_"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:14 using
msgid ""
"`SaxonSoc "
"<https://github.com/SpinalHDL/SaxonSoc/tree/dev-0.3/bsp/digilent/ArtyA7SmpLinux>`_"
msgstr ""
"`SaxonSoc <https://github.com/SpinalHDL/SaxonSoc/tree/dev-0.3/bsp/digilent/"
"ArtyA7SmpLinux>`_"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:15 using
msgid "`open-rdma <https://github.com/datenlord/open-rdma>`_"
msgstr "`open-rdma <https://github.com/datenlord/open-rdma>`_"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:16 using
msgid "`MicroRV32 SoC <https://github.com/agra-uni-bremen/microrv32>`_"
msgstr "`MicroRV32 SoC <https://github.com/agra-uni-bremen/microrv32>`_"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:17 SpinalHDL.rst:46
#: SpinalHDL.rst:63 using
msgid "\\.\\.\\."
msgstr "\\.\\.\\."

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:21 using
msgid "Companies"
msgstr "公司"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:23 using
msgid "`DatenLord, China <https://datenlord.github.io/>`_"
msgstr "`达坦科技，中国 <https://datenlord.github.io/en/home.html>`_"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:25 using
msgid ""
"`RoCE v2 hardware implementation <https://github.com/datenlord/open-rdma>`_"
msgstr "`RoCE v2 硬件实现 <https://github.com/datenlord/open-rdma>`_"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:26 using
msgid ""
"`WaveBPF <https://github.com/datenlord/wavebpf>`_ (wBPF): a \"tightly-"
"coupled multi-core\" eBPF CPU, designed to be a high-throughput coprocessor "
"for processing in-memory data (e.g. network packets)."
msgstr ""
"`WaveBPF <https://github.com/datenlord/wavebpf>`_ (wBPF)：一个“紧耦合多核”"
"eBPF CPU，设计为用于处理内存数据的高吞吐量协处理器（例如网络数据包）。"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:30 using
msgid "`Elitestek (FPGA Vendor), China <https://elitestek.com/product/RISC_V/>`_"
msgstr "`易灵思（FPGA 供应商），中国 <https://elitestek.com/product/RISC_V/>`_"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:32 using
msgid ""
"\"Elitestek has used the VexRISC-V core in FPGAs and applied in multi "
"applications in worldwide customers.\""
msgstr "\"易灵思已在 FPGA 中使用 VexRISC-V 内核，并应用于全球客户的多种应用。\""

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:35 using
msgid "`LeafLabs, Massachusetts, USA <https://www.leaflabs.com>`_"
msgstr "`LeafLabs，美国马萨诸塞州 <https://www.leaflabs.com>`_"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:37 using
msgid ""
"`SpinalHDL To Accelerate Neuroscience (PDF slideshow) "
"<https://github.com/SpinalHDL/SpinalHDL/files/10219043/SpinalHDL.To.Accelerate.Neuro.pdf>`_"
msgstr ""
"`SpinalHDL 加速神经科学（PDF 幻灯片） <https://github.com/SpinalHDL/"
"SpinalHDL/files/10219043/SpinalHDL.To.Accelerate.Neuro.pdf>`_"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:40 using
msgid "QsPin, Belgium"
msgstr "QsPin，比利时"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:42 using
msgid "`Tiempo Secure, France <https://www.tiempo-secure.com/>`_"
msgstr "`Tiempo Secure，法国 <https://www.tiempo-secure.com/>`_"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:44 using
msgid ""
"`SpinalHDL for ASIC (PDF slideshow) "
"<https://github.com/SpinalHDL/SpinalHDL/files/10239051/SpinalHDL.for.ASIC.pdf>`_"
msgstr ""
"`适用于 ASIC 的 SpinalHDL（PDF 幻灯片） <https://github.com/SpinalHDL/"
"SpinalHDL/files/10239051/SpinalHDL.for.ASIC.pdf>`_"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:49 using
msgid "Universities"
msgstr "大学"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:51 using
msgid ""
"`Universität Bremen - Fachbereich 3 - Informatik, Germany "
"<http://www.informatik.uni-bremen.de/agra/ger/index.php>`_"
msgstr ""
"`不来梅大学 - 数学与计算机科学学院，德国 <http://www.informatik.uni-bremen."
"de/agra/ger/index.php>`_"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:54 using
msgid ""
"`SpinalHDL in Computer Architecture Research and Education (PDF slideshow) "
"<https://github.com/SpinalHDL/SpinalHDL/files/10244833/20221216_summit_saahm.pdf>`_"
msgstr ""
"`计算机体系结构研究和教育中的 SpinalHDL（PDF 幻灯片） <https://github.com/"
"SpinalHDL/SpinalHDL/files/10244833/20221216_summit_saahm.pdf>`_"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:57 using
msgid ""
"`Universität Potsdam - Embedded Systems Architectures for Signalprocessing, "
"Germany <https://www.uni-potsdam.de/en/aess/>`_"
msgstr "`波茨坦大学 - 用于信号处理的嵌入式系统架构，德国 <https://www.uni-potsdam.de/"
"en/aess/>`_"

#: ../../SpinalHDL/Introduction/Projects SpinalHDL.rst:60 using
msgid ""
"`A Network Attached Deep Learning Accelerator for FPGA Clusters (PDF "
"slideshow) "
"<https://github.com/SpinalHDL/SpinalHDL/files/10238707/A_Network_Attached_Deep_Learning_Accelerator_for_FPGA_Clusters.pdf>`_"
msgstr ""
"`用于 FPGA 集群的网络附加深度学习加速器（PDF 幻灯片） <https://github.com/"
"SpinalHDL/SpinalHDL/files/10238707/"
"A_Network_Attached_Deep_Learning_Accelerator_for_FPGA_Clusters.pdf>`_"
