$date
	Sat Feb 15 01:02:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module JK_TB $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # CLK $end
$var reg 1 $ J $end
$var reg 1 % K $end
$scope module uut $end
$var wire 1 # CLK $end
$var wire 1 $ J $end
$var wire 1 % K $end
$var wire 1 ! Qbar $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#5
1#
#10
0#
1$
#15
0!
1"
1#
#20
0#
0$
#25
1#
#30
0#
1%
1$
#35
1!
0"
1#
#40
0#
#45
0!
1"
1#
#50
0#
0%
0$
#55
1#
#60
0#
