Timing Violation Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 20:26:07 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.211
  Slack (ns):             -1.807
  Arrival (ns):            6.692
  Required (ns):           4.885
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.211
  Slack (ns):             -1.807
  Arrival (ns):            6.692
  Required (ns):           4.885
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.086
  Slack (ns):             -1.618
  Arrival (ns):            6.503
  Required (ns):           4.885
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.086
  Slack (ns):             -1.618
  Arrival (ns):            6.503
  Required (ns):           4.885
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  Delay (ns):              0.866
  Slack (ns):             -1.367
  Arrival (ns):            6.270
  Required (ns):           4.903
  Operating Conditions:    WORST

Path 6
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.590
  Slack (ns):             -1.087
  Arrival (ns):            6.075
  Required (ns):           4.988
  Operating Conditions:    WORST

Path 7
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.478
  Slack (ns):             -0.982
  Arrival (ns):            5.962
  Required (ns):           4.980
  Operating Conditions:    WORST

Path 8
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.476
  Slack (ns):             -0.965
  Arrival (ns):            5.963
  Required (ns):           4.998
  Operating Conditions:    WORST

Path 9
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.475
  Slack (ns):             -0.952
  Arrival (ns):            5.950
  Required (ns):           4.998
  Operating Conditions:    WORST

Path 10
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.464
  Slack (ns):             -0.948
  Arrival (ns):            5.939
  Required (ns):           4.991
  Operating Conditions:    WORST

Path 11
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.479
  Slack (ns):             -0.911
  Arrival (ns):            5.892
  Required (ns):           4.981
  Operating Conditions:    WORST

Path 12
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.467
  Slack (ns):             -0.900
  Arrival (ns):            5.881
  Required (ns):           4.981
  Operating Conditions:    WORST

Path 13
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.483
  Slack (ns):             -0.895
  Arrival (ns):            5.885
  Required (ns):           4.990
  Operating Conditions:    WORST

Path 14
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.467
  Slack (ns):             -0.887
  Arrival (ns):            5.874
  Required (ns):           4.987
  Operating Conditions:    WORST

Path 15
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.468
  Slack (ns):             -0.847
  Arrival (ns):            5.854
  Required (ns):           5.007
  Operating Conditions:    WORST

Path 16
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
  Delay (ns):              1.094
  Slack (ns):             -0.750
  Arrival (ns):            6.599
  Required (ns):           5.849
  Operating Conditions:    WORST

Path 17
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
  Delay (ns):              1.099
  Slack (ns):             -0.707
  Arrival (ns):            6.616
  Required (ns):           5.909
  Operating Conditions:    WORST

Path 18
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[5]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[37]
  Delay (ns):              1.116
  Slack (ns):             -0.646
  Arrival (ns):            6.620
  Required (ns):           5.974
  Operating Conditions:    WORST

Path 19
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35]
  Delay (ns):              1.007
  Slack (ns):             -0.602
  Arrival (ns):            6.524
  Required (ns):           5.922
  Operating Conditions:    WORST

Path 20
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
  Delay (ns):              0.946
  Slack (ns):             -0.542
  Arrival (ns):            6.442
  Required (ns):           5.900
  Operating Conditions:    WORST

Path 21
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[8]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[40]
  Delay (ns):              1.111
  Slack (ns):             -0.516
  Arrival (ns):            6.615
  Required (ns):           6.099
  Operating Conditions:    WORST

Path 22
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[1]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[33]
  Delay (ns):              0.938
  Slack (ns):             -0.506
  Arrival (ns):            6.443
  Required (ns):           5.937
  Operating Conditions:    WORST

Path 23
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[7]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[39]
  Delay (ns):              1.000
  Slack (ns):             -0.499
  Arrival (ns):            6.516
  Required (ns):           6.017
  Operating Conditions:    WORST

Path 24
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[9]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[41]
  Delay (ns):              0.924
  Slack (ns):             -0.400
  Arrival (ns):            6.430
  Required (ns):           6.030
  Operating Conditions:    WORST

Path 25
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[4]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[36]
  Delay (ns):              0.843
  Slack (ns):             -0.373
  Arrival (ns):            6.339
  Required (ns):           5.966
  Operating Conditions:    WORST

Path 26
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  Delay (ns):              1.111
  Slack (ns):              0.222
  Arrival (ns):            6.066
  Required (ns):           6.288
  Operating Conditions:    WORST

Path 27
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[7]
  Delay (ns):              1.112
  Slack (ns):              0.280
  Arrival (ns):            6.067
  Required (ns):           6.347
  Operating Conditions:    WORST

Path 28
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[1]
  Delay (ns):              0.998
  Slack (ns):              0.347
  Arrival (ns):            5.953
  Required (ns):           6.300
  Operating Conditions:    WORST

Path 29
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[0]
  Delay (ns):              0.993
  Slack (ns):              0.363
  Arrival (ns):            5.948
  Required (ns):           6.311
  Operating Conditions:    WORST

Path 30
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  Delay (ns):              2.485
  Slack (ns):              1.054
  Arrival (ns):            2.485
  Required (ns):           3.539
  Operating Conditions:     BEST

Path 31
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To:   CAEN_LINK_instance/I_conet_interf/inc[0]:D
  Delay (ns):              0.545
  Slack (ns):              1.135
  Arrival (ns):            3.441
  Required (ns):           4.576
  Operating Conditions:     BEST

Path 32
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.331
  Slack (ns):              1.261
  Arrival (ns):            3.246
  Required (ns):           4.507
  Operating Conditions:     BEST

Path 33
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.324
  Slack (ns):              1.270
  Arrival (ns):            3.236
  Required (ns):           4.506
  Operating Conditions:     BEST

Path 34
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.329
  Slack (ns):              1.272
  Arrival (ns):            3.234
  Required (ns):           4.506
  Operating Conditions:     BEST

Path 35
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.320
  Slack (ns):              1.274
  Arrival (ns):            3.232
  Required (ns):           4.506
  Operating Conditions:     BEST

Path 36
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[16]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[16]
  Delay (ns):              1.665
  Slack (ns):              1.288
  Arrival (ns):            7.069
  Required (ns):           8.357
  Operating Conditions:    WORST

Path 37
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.320
  Slack (ns):              1.292
  Arrival (ns):            3.231
  Required (ns):           4.523
  Operating Conditions:     BEST

Path 38
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.329
  Slack (ns):              1.321
  Arrival (ns):            3.233
  Required (ns):           4.554
  Operating Conditions:     BEST

Path 39
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.320
  Slack (ns):              1.323
  Arrival (ns):            3.231
  Required (ns):           4.554
  Operating Conditions:     BEST

Path 40
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.330
  Slack (ns):              1.326
  Arrival (ns):            3.235
  Required (ns):           4.561
  Operating Conditions:     BEST

Path 41
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.320
  Slack (ns):              1.338
  Arrival (ns):            3.215
  Required (ns):           4.553
  Operating Conditions:     BEST

Path 42
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.334
  Slack (ns):              1.357
  Arrival (ns):            3.223
  Required (ns):           4.580
  Operating Conditions:     BEST

Path 43
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[4]
  Delay (ns):              1.561
  Slack (ns):              1.387
  Arrival (ns):            6.954
  Required (ns):           8.341
  Operating Conditions:    WORST

Path 44
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[14]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[14]
  Delay (ns):              1.569
  Slack (ns):              1.396
  Arrival (ns):            6.962
  Required (ns):           8.358
  Operating Conditions:    WORST

Path 45
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[13]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[13]
  Delay (ns):              1.558
  Slack (ns):              1.411
  Arrival (ns):            6.951
  Required (ns):           8.362
  Operating Conditions:    WORST

Path 46
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[2]
  Delay (ns):              1.575
  Slack (ns):              1.446
  Arrival (ns):            6.992
  Required (ns):           8.438
  Operating Conditions:    WORST

Path 47
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_N[1]
  Delay (ns):              3.268
  Slack (ns):              1.456
  Arrival (ns):            7.044
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 48
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_P[1]
  Delay (ns):              3.266
  Slack (ns):              1.458
  Arrival (ns):            7.042
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 49
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[12]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[12]
  Delay (ns):              1.396
  Slack (ns):              1.584
  Arrival (ns):            6.778
  Required (ns):           8.362
  Operating Conditions:    WORST

Path 50
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:D
  Delay (ns):              1.934
  Slack (ns):              1.649
  Arrival (ns):            1.934
  Required (ns):           3.583
  Operating Conditions:     BEST

Path 51
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[3]
  Delay (ns):              1.249
  Slack (ns):              1.689
  Arrival (ns):            6.631
  Required (ns):           8.320
  Operating Conditions:    WORST

Path 52
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[5]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[5]
  Delay (ns):              1.241
  Slack (ns):              1.713
  Arrival (ns):            6.638
  Required (ns):           8.351
  Operating Conditions:    WORST

Path 53
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[1]
  Delay (ns):              1.174
  Slack (ns):              1.734
  Arrival (ns):            6.583
  Required (ns):           8.317
  Operating Conditions:    WORST

Path 54
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[15]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[15]
  Delay (ns):              1.223
  Slack (ns):              1.739
  Arrival (ns):            6.612
  Required (ns):           8.351
  Operating Conditions:    WORST

Path 55
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[2]
  Delay (ns):              1.181
  Slack (ns):              1.740
  Arrival (ns):            6.590
  Required (ns):           8.330
  Operating Conditions:    WORST

Path 56
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[0]
  Delay (ns):              1.168
  Slack (ns):              1.742
  Arrival (ns):            6.565
  Required (ns):           8.307
  Operating Conditions:    WORST

Path 57
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[11]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[11]
  Delay (ns):              1.224
  Slack (ns):              1.750
  Arrival (ns):            6.621
  Required (ns):           8.371
  Operating Conditions:    WORST

Path 58
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_N[11]
  Delay (ns):              2.971
  Slack (ns):              1.761
  Arrival (ns):            6.739
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 59
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_P[11]
  Delay (ns):              2.969
  Slack (ns):              1.763
  Arrival (ns):            6.737
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 60
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[7]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[7]
  Delay (ns):              1.179
  Slack (ns):              1.779
  Arrival (ns):            6.559
  Required (ns):           8.338
  Operating Conditions:    WORST

Path 61
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[10]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[10]
  Delay (ns):              1.168
  Slack (ns):              1.783
  Arrival (ns):            6.565
  Required (ns):           8.348
  Operating Conditions:    WORST

Path 62
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[6]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[6]
  Delay (ns):              1.161
  Slack (ns):              1.786
  Arrival (ns):            6.550
  Required (ns):           8.336
  Operating Conditions:    WORST

Path 63
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[9]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[9]
  Delay (ns):              1.173
  Slack (ns):              1.790
  Arrival (ns):            6.582
  Required (ns):           8.372
  Operating Conditions:    WORST

Path 64
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[8]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[8]
  Delay (ns):              1.164
  Slack (ns):              1.798
  Arrival (ns):            6.544
  Required (ns):           8.342
  Operating Conditions:    WORST

Path 65
  From: din_outbuf_instance.22.DDR_OUT_inst:CLK
  To:   DI_N[22]
  Delay (ns):              2.915
  Slack (ns):              1.811
  Arrival (ns):            6.689
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 66
  From: din_outbuf_instance.22.DDR_OUT_inst:CLK
  To:   DI_P[22]
  Delay (ns):              2.913
  Slack (ns):              1.813
  Arrival (ns):            6.687
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 67
  From: din_outbuf_instance.14.DDR_OUT_inst:CLK
  To:   DI_N[14]
  Delay (ns):              2.848
  Slack (ns):              1.878
  Arrival (ns):            6.622
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 68
  From: din_outbuf_instance.14.DDR_OUT_inst:CLK
  To:   DI_P[14]
  Delay (ns):              2.846
  Slack (ns):              1.880
  Arrival (ns):            6.620
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 69
  From: din_outbuf_instance.3.DDR_OUT_inst:CLK
  To:   DI_N[3]
  Delay (ns):              2.845
  Slack (ns):              1.892
  Arrival (ns):            6.608
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 70
  From: din_outbuf_instance.3.DDR_OUT_inst:CLK
  To:   DI_P[3]
  Delay (ns):              2.843
  Slack (ns):              1.894
  Arrival (ns):            6.606
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 71
  From: din_outbuf_instance.15.DDR_OUT_inst:CLK
  To:   DI_N[15]
  Delay (ns):              2.802
  Slack (ns):              1.929
  Arrival (ns):            6.571
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 72
  From: din_outbuf_instance.15.DDR_OUT_inst:CLK
  To:   DI_P[15]
  Delay (ns):              2.800
  Slack (ns):              1.931
  Arrival (ns):            6.569
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 73
  From: din_outbuf_instance.10.DDR_OUT_inst:CLK
  To:   DI_N[10]
  Delay (ns):              2.787
  Slack (ns):              1.944
  Arrival (ns):            6.556
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 74
  From: din_outbuf_instance.10.DDR_OUT_inst:CLK
  To:   DI_P[10]
  Delay (ns):              2.785
  Slack (ns):              1.946
  Arrival (ns):            6.554
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 75
  From: din_outbuf_instance.30.DDR_OUT_inst:CLK
  To:   DI_N[30]
  Delay (ns):              2.760
  Slack (ns):              1.967
  Arrival (ns):            6.533
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 76
  From: din_outbuf_instance.30.DDR_OUT_inst:CLK
  To:   DI_P[30]
  Delay (ns):              2.758
  Slack (ns):              1.969
  Arrival (ns):            6.531
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 77
  From: din_outbuf_instance.8.DDR_OUT_inst:CLK
  To:   DI_N[8]
  Delay (ns):              2.725
  Slack (ns):              2.006
  Arrival (ns):            6.494
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 78
  From: din_outbuf_instance.8.DDR_OUT_inst:CLK
  To:   DI_P[8]
  Delay (ns):              2.723
  Slack (ns):              2.008
  Arrival (ns):            6.492
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 79
  From: din_outbuf_instance.23.DDR_OUT_inst:CLK
  To:   DI_N[23]
  Delay (ns):              2.718
  Slack (ns):              2.010
  Arrival (ns):            6.490
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 80
  From: din_outbuf_instance.23.DDR_OUT_inst:CLK
  To:   DI_P[23]
  Delay (ns):              2.716
  Slack (ns):              2.012
  Arrival (ns):            6.488
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 81
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[6]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[6]:D
  Delay (ns):              1.509
  Slack (ns):              2.017
  Arrival (ns):            7.143
  Required (ns):           9.160
  Operating Conditions:    WORST

Path 82
  From: din_outbuf_instance.37.DDR_OUT_inst:CLK
  To:   DI_N[37]
  Delay (ns):              2.711
  Slack (ns):              2.021
  Arrival (ns):            6.479
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 83
  From: din_outbuf_instance.37.DDR_OUT_inst:CLK
  To:   DI_P[37]
  Delay (ns):              2.709
  Slack (ns):              2.023
  Arrival (ns):            6.477
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 84
  From: din_outbuf_instance.31.DDR_OUT_inst:CLK
  To:   DI_N[31]
  Delay (ns):              2.678
  Slack (ns):              2.046
  Arrival (ns):            6.454
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 85
  From: din_outbuf_instance.2.DDR_OUT_inst:CLK
  To:   DI_N[2]
  Delay (ns):              2.686
  Slack (ns):              2.047
  Arrival (ns):            6.453
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 86
  From: din_outbuf_instance.31.DDR_OUT_inst:CLK
  To:   DI_P[31]
  Delay (ns):              2.676
  Slack (ns):              2.048
  Arrival (ns):            6.452
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 87
  From: din_outbuf_instance.2.DDR_OUT_inst:CLK
  To:   DI_P[2]
  Delay (ns):              2.684
  Slack (ns):              2.049
  Arrival (ns):            6.451
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 88
  From: din_outbuf_instance.28.DDR_OUT_inst:CLK
  To:   DI_N[28]
  Delay (ns):              2.675
  Slack (ns):              2.057
  Arrival (ns):            6.443
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 89
  From: din_outbuf_instance.28.DDR_OUT_inst:CLK
  To:   DI_P[28]
  Delay (ns):              2.673
  Slack (ns):              2.059
  Arrival (ns):            6.441
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 90
  From: din_outbuf_instance.4.DDR_OUT_inst:CLK
  To:   DI_N[4]
  Delay (ns):              2.666
  Slack (ns):              2.064
  Arrival (ns):            6.436
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 91
  From: din_outbuf_instance.4.DDR_OUT_inst:CLK
  To:   DI_P[4]
  Delay (ns):              2.664
  Slack (ns):              2.066
  Arrival (ns):            6.434
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 92
  From: din_outbuf_instance.0.DDR_OUT_inst:CLK
  To:   DI_N[0]
  Delay (ns):              2.668
  Slack (ns):              2.070
  Arrival (ns):            6.430
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 93
  From: din_outbuf_instance.0.DDR_OUT_inst:CLK
  To:   DI_P[0]
  Delay (ns):              2.666
  Slack (ns):              2.072
  Arrival (ns):            6.428
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 94
  From: din_outbuf_instance.34.DDR_OUT_inst:CLK
  To:   DI_N[34]
  Delay (ns):              2.660
  Slack (ns):              2.078
  Arrival (ns):            6.422
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 95
  From: din_outbuf_instance.34.DDR_OUT_inst:CLK
  To:   DI_P[34]
  Delay (ns):              2.658
  Slack (ns):              2.080
  Arrival (ns):            6.420
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 96
  From: din_outbuf_instance.6.DDR_OUT_inst:CLK
  To:   DI_N[6]
  Delay (ns):              2.657
  Slack (ns):              2.083
  Arrival (ns):            6.417
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 97
  From: din_outbuf_instance.6.DDR_OUT_inst:CLK
  To:   DI_P[6]
  Delay (ns):              2.655
  Slack (ns):              2.085
  Arrival (ns):            6.415
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 98
  From: din_outbuf_instance.27.DDR_OUT_inst:CLK
  To:   DI_N[27]
  Delay (ns):              2.624
  Slack (ns):              2.093
  Arrival (ns):            6.407
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 99
  From: din_outbuf_instance.27.DDR_OUT_inst:CLK
  To:   DI_P[27]
  Delay (ns):              2.622
  Slack (ns):              2.095
  Arrival (ns):            6.405
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 100
  From: din_outbuf_instance.5.DDR_OUT_inst:CLK
  To:   DI_N[5]
  Delay (ns):              2.616
  Slack (ns):              2.101
  Arrival (ns):            6.399
  Required (ns):           8.500
  Operating Conditions:    WORST

