module test();
  reg [31:0] ain;
  reg [31:0] bin;
  
  wire [31:0] out;
  
Float uut(
  .ain(ain),
  .bin(bin),
  .out(out)
   );
   
  initial begin
    ain=32'b0 01111111 00000000000000000000000;
    bin=32'b0 01111111 00000000000000000000000;
    #100;
    
    ain=32'b01000001010001010011000100100111;
    bin=32'b01000000101100110010011111000100;
    #100;
    
    ain=32'b11000001110000011101100011101101;
    bin=32'b01000001000000110100001100101101;
  end
  
endmodule