{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 05 17:06:11 2014 " "Info: Processing started: Mon May 05 17:06:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "TLC5615:U5\|sclk " "Info: Detected ripple clock \"TLC5615:U5\|sclk\" as buffer" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 27 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "TLC5615:U5\|sclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:u7\|key_out " "Info: Detected ripple clock \"key:u7\|key_out\" as buffer" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u7\|key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:u9\|key_out " "Info: Detected ripple clock \"key:u9\|key_out\" as buffer" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u9\|key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:u6\|key_out " "Info: Detected ripple clock \"key:u6\|key_out\" as buffer" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u6\|key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:u8\|key_out " "Info: Detected ripple clock \"key:u8\|key_out\" as buffer" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u8\|key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register key_coding:u10\|a_control\[2\] register TLC5615:U5\|din_reg\[0\] 10.24 MHz 97.68 ns Internal " "Info: Clock \"clk\" has Internal fmax of 10.24 MHz between source register \"key_coding:u10\|a_control\[2\]\" and destination register \"TLC5615:U5\|din_reg\[0\]\" (period= 97.68 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "44.736 ns + Longest register register " "Info: + Longest register to register delay is 44.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_coding:u10\|a_control\[2\] 1 REG LCFF_X18_Y9_N27 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N27; Fanout = 17; REG Node = 'key_coding:u10\|a_control\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:u10|a_control[2] } "NODE_NAME" } } { "key_coding.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key_coding.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.206 ns) 1.346 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|cs2a\[1\]~4 2 COMB LCCOMB_X18_Y9_N28 9 " "Info: 2: + IC(1.140 ns) + CELL(0.206 ns) = 1.346 ns; Loc. = LCCOMB_X18_Y9_N28; Fanout = 9; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|cs2a\[1\]~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { key_coding:u10|a_control[2] DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|cs2a[1]~4 } "NODE_NAME" } } { "db/mult_gt01.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/mult_gt01.tdf" 39 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.650 ns) 2.758 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le4a\[5\] 3 COMB LCCOMB_X18_Y9_N14 2 " "Info: 3: + IC(0.762 ns) + CELL(0.650 ns) = 2.758 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le4a\[5\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|cs2a[1]~4 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[5] } "NODE_NAME" } } { "db/mult_gt01.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/mult_gt01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.621 ns) 4.861 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~44 4 COMB LCCOMB_X18_Y10_N16 2 " "Info: 4: + IC(1.482 ns) + CELL(0.621 ns) = 4.861 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~44'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[5] DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~44 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.947 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~46 5 COMB LCCOMB_X18_Y10_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 4.947 ns; Loc. = LCCOMB_X18_Y10_N18; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~46'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~44 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.453 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~47 6 COMB LCCOMB_X18_Y10_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 5.453 ns; Loc. = LCCOMB_X18_Y10_N20; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~47'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~46 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.621 ns) 6.766 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~58 7 COMB LCCOMB_X19_Y10_N22 2 " "Info: 7: + IC(0.692 ns) + CELL(0.621 ns) = 6.766 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~58'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~47 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.852 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~60 8 COMB LCCOMB_X19_Y10_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.852 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~60'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~58 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~60 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 7.358 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~61 9 COMB LCCOMB_X19_Y10_N26 4 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 7.358 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 4; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~61'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~60 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~61 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.621 ns) 9.026 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[1\]~1 10 COMB LCCOMB_X22_Y10_N20 2 " "Info: 10: + IC(1.047 ns) + CELL(0.621 ns) = 9.026 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~61 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.112 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[2\]~3 11 COMB LCCOMB_X22_Y10_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.112 ns; Loc. = LCCOMB_X22_Y10_N22; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.198 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[3\]~5 12 COMB LCCOMB_X22_Y10_N24 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.198 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.284 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[4\]~7 13 COMB LCCOMB_X22_Y10_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 9.284 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.790 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[5\]~8 14 COMB LCCOMB_X22_Y10_N28 10 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 9.790 ns; Loc. = LCCOMB_X22_Y10_N28; Fanout = 10; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.206 ns) 11.045 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[22\]~102 15 COMB LCCOMB_X19_Y10_N2 2 " "Info: 15: + IC(1.049 ns) + CELL(0.206 ns) = 11.045 ns; Loc. = LCCOMB_X19_Y10_N2; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[22\]~102'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.735 ns) 12.817 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[3\]~5 16 COMB LCCOMB_X22_Y10_N14 1 " "Info: 16: + IC(1.037 ns) + CELL(0.735 ns) = 12.817 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.903 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[4\]~7 17 COMB LCCOMB_X22_Y10_N16 1 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 12.903 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 13.409 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[5\]~8 18 COMB LCCOMB_X22_Y10_N18 12 " "Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 13.409 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.206 ns) 15.133 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[27\]~255 19 COMB LCCOMB_X26_Y12_N22 3 " "Info: 19: + IC(1.518 ns) + CELL(0.206 ns) = 15.133 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[27\]~255'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.621 ns) 16.863 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[3\]~5 20 COMB LCCOMB_X26_Y10_N4 1 " "Info: 20: + IC(1.109 ns) + CELL(0.621 ns) = 16.863 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.949 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[4\]~7 21 COMB LCCOMB_X26_Y10_N6 1 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 16.949 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 17.455 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[5\]~8 22 COMB LCCOMB_X26_Y10_N8 12 " "Info: 22: + IC(0.000 ns) + CELL(0.506 ns) = 17.455 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.206 ns) 18.813 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[31\]~83 23 COMB LCCOMB_X26_Y12_N16 2 " "Info: 23: + IC(1.152 ns) + CELL(0.206 ns) = 18.813 ns; Loc. = LCCOMB_X26_Y12_N16; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[31\]~83'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.596 ns) 20.068 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[2\]~3 24 COMB LCCOMB_X27_Y12_N8 2 " "Info: 24: + IC(0.659 ns) + CELL(0.596 ns) = 20.068 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.154 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[3\]~5 25 COMB LCCOMB_X27_Y12_N10 1 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 20.154 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.240 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[4\]~7 26 COMB LCCOMB_X27_Y12_N12 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 20.240 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 20.746 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[5\]~8 27 COMB LCCOMB_X27_Y12_N14 12 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 20.746 ns; Loc. = LCCOMB_X27_Y12_N14; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.370 ns) 21.768 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[37\]~257 28 COMB LCCOMB_X26_Y12_N10 3 " "Info: 28: + IC(0.652 ns) + CELL(0.370 ns) = 21.768 ns; Loc. = LCCOMB_X26_Y12_N10; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[37\]~257'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.621 ns) 23.100 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[3\]~5 29 COMB LCCOMB_X27_Y12_N20 1 " "Info: 29: + IC(0.711 ns) + CELL(0.621 ns) = 23.100 ns; Loc. = LCCOMB_X27_Y12_N20; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.186 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[4\]~7 30 COMB LCCOMB_X27_Y12_N22 1 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 23.186 ns; Loc. = LCCOMB_X27_Y12_N22; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.692 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[5\]~8 31 COMB LCCOMB_X27_Y12_N24 12 " "Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 23.692 ns; Loc. = LCCOMB_X27_Y12_N24; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.206 ns) 24.619 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[41\]~63 32 COMB LCCOMB_X26_Y12_N2 2 " "Info: 32: + IC(0.721 ns) + CELL(0.206 ns) = 24.619 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[41\]~63'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.621 ns) 26.312 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[2\]~3 33 COMB LCCOMB_X24_Y12_N2 2 " "Info: 33: + IC(1.072 ns) + CELL(0.621 ns) = 26.312 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.398 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[3\]~5 34 COMB LCCOMB_X24_Y12_N4 1 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 26.398 ns; Loc. = LCCOMB_X24_Y12_N4; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.484 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[4\]~7 35 COMB LCCOMB_X24_Y12_N6 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 26.484 ns; Loc. = LCCOMB_X24_Y12_N6; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 26.990 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[5\]~8 36 COMB LCCOMB_X24_Y12_N8 12 " "Info: 36: + IC(0.000 ns) + CELL(0.506 ns) = 26.990 ns; Loc. = LCCOMB_X24_Y12_N8; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.206 ns) 28.249 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[47\]~259 37 COMB LCCOMB_X26_Y12_N14 3 " "Info: 37: + IC(1.053 ns) + CELL(0.206 ns) = 28.249 ns; Loc. = LCCOMB_X26_Y12_N14; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[47\]~259'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.596 ns) 29.435 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[3\]~5 38 COMB LCCOMB_X25_Y12_N4 1 " "Info: 38: + IC(0.590 ns) + CELL(0.596 ns) = 29.435 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.521 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[4\]~7 39 COMB LCCOMB_X25_Y12_N6 1 " "Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 29.521 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 30.027 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[5\]~8 40 COMB LCCOMB_X25_Y12_N8 12 " "Info: 40: + IC(0.000 ns) + CELL(0.506 ns) = 30.027 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.206 ns) 31.355 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[52\]~260 41 COMB LCCOMB_X25_Y9_N8 3 " "Info: 41: + IC(1.122 ns) + CELL(0.206 ns) = 31.355 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[52\]~260'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.596 ns) 33.046 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[3\]~5 42 COMB LCCOMB_X25_Y12_N24 1 " "Info: 42: + IC(1.095 ns) + CELL(0.596 ns) = 33.046 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.132 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[4\]~7 43 COMB LCCOMB_X25_Y12_N26 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 33.132 ns; Loc. = LCCOMB_X25_Y12_N26; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 33.638 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[5\]~8 44 COMB LCCOMB_X25_Y12_N28 12 " "Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 33.638 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.206 ns) 34.993 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[56\]~33 45 COMB LCCOMB_X25_Y9_N0 2 " "Info: 45: + IC(1.149 ns) + CELL(0.206 ns) = 34.993 ns; Loc. = LCCOMB_X25_Y9_N0; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[56\]~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.621 ns) 36.300 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[2\]~3 46 COMB LCCOMB_X26_Y9_N6 2 " "Info: 46: + IC(0.686 ns) + CELL(0.621 ns) = 36.300 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.386 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[3\]~5 47 COMB LCCOMB_X26_Y9_N8 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 36.386 ns; Loc. = LCCOMB_X26_Y9_N8; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.472 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[4\]~7 48 COMB LCCOMB_X26_Y9_N10 1 " "Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 36.472 ns; Loc. = LCCOMB_X26_Y9_N10; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 36.978 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[5\]~8 49 COMB LCCOMB_X26_Y9_N12 12 " "Info: 49: + IC(0.000 ns) + CELL(0.506 ns) = 36.978 ns; Loc. = LCCOMB_X26_Y9_N12; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.370 ns) 38.093 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[62\]~262 50 COMB LCCOMB_X25_Y9_N4 3 " "Info: 50: + IC(0.745 ns) + CELL(0.370 ns) = 38.093 ns; Loc. = LCCOMB_X25_Y9_N4; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[62\]~262'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.596 ns) 39.690 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[3\]~5 51 COMB LCCOMB_X27_Y9_N26 1 " "Info: 51: + IC(1.001 ns) + CELL(0.596 ns) = 39.690 ns; Loc. = LCCOMB_X27_Y9_N26; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.776 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[4\]~7 52 COMB LCCOMB_X27_Y9_N28 1 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 39.776 ns; Loc. = LCCOMB_X27_Y9_N28; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 40.282 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[5\]~8 53 COMB LCCOMB_X27_Y9_N30 10 " "Info: 53: + IC(0.000 ns) + CELL(0.506 ns) = 40.282 ns; Loc. = LCCOMB_X27_Y9_N30; Fanout = 10; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.206 ns) 41.552 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[66\]~13 54 COMB LCCOMB_X24_Y9_N0 1 " "Info: 54: + IC(1.064 ns) + CELL(0.206 ns) = 41.552 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[66\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.621 ns) 43.202 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[2\]~3 55 COMB LCCOMB_X27_Y9_N2 1 " "Info: 55: + IC(1.029 ns) + CELL(0.621 ns) = 43.202 ns; Loc. = LCCOMB_X27_Y9_N2; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.288 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[3\]~5 56 COMB LCCOMB_X27_Y9_N4 1 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 43.288 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.374 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[4\]~7 57 COMB LCCOMB_X27_Y9_N6 1 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 43.374 ns; Loc. = LCCOMB_X27_Y9_N6; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 43.880 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[5\]~8 58 COMB LCCOMB_X27_Y9_N8 2 " "Info: 58: + IC(0.000 ns) + CELL(0.506 ns) = 43.880 ns; Loc. = LCCOMB_X27_Y9_N8; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.370 ns) 44.628 ns TLC5615:U5\|din_reg\[0\]~4 59 COMB LCCOMB_X27_Y9_N12 1 " "Info: 59: + IC(0.378 ns) + CELL(0.370 ns) = 44.628 ns; Loc. = LCCOMB_X27_Y9_N12; Fanout = 1; COMB Node = 'TLC5615:U5\|din_reg\[0\]~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 TLC5615:U5|din_reg[0]~4 } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 44.736 ns TLC5615:U5\|din_reg\[0\] 60 REG LCFF_X27_Y9_N13 1 " "Info: 60: + IC(0.000 ns) + CELL(0.108 ns) = 44.736 ns; Loc. = LCFF_X27_Y9_N13; Fanout = 1; REG Node = 'TLC5615:U5\|din_reg\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.021 ns ( 44.75 % ) " "Info: Total cell delay = 20.021 ns ( 44.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.715 ns ( 55.25 % ) " "Info: Total interconnect delay = 24.715 ns ( 55.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "44.736 ns" { key_coding:u10|a_control[2] DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|cs2a[1]~4 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[5] DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~44 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~46 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~47 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~58 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~60 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~61 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "44.736 ns" { key_coding:u10|a_control[2] {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|cs2a[1]~4 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[5] {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~44 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~46 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~47 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~58 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~60 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~61 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 {} TLC5615:U5|din_reg[0]~4 {} TLC5615:U5|din_reg[0] {} } { 0.000ns 1.140ns 0.762ns 1.482ns 0.000ns 0.000ns 0.692ns 0.000ns 0.000ns 1.047ns 0.000ns 0.000ns 0.000ns 0.000ns 1.049ns 1.037ns 0.000ns 0.000ns 1.518ns 1.109ns 0.000ns 0.000ns 1.152ns 0.659ns 0.000ns 0.000ns 0.000ns 0.652ns 0.711ns 0.000ns 0.000ns 0.721ns 1.072ns 0.000ns 0.000ns 0.000ns 1.053ns 0.590ns 0.000ns 0.000ns 1.122ns 1.095ns 0.000ns 0.000ns 1.149ns 0.686ns 0.000ns 0.000ns 0.000ns 0.745ns 1.001ns 0.000ns 0.000ns 1.064ns 1.029ns 0.000ns 0.000ns 0.000ns 0.378ns 0.000ns } { 0.000ns 0.206ns 0.650ns 0.621ns 0.086ns 0.506ns 0.621ns 0.086ns 0.506ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.735ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.840 ns - Smallest " "Info: - Smallest clock skew is -3.840 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.757 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 123 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 123; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 2.757 ns TLC5615:U5\|din_reg\[0\] 3 REG LCFF_X27_Y9_N13 1 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.757 ns; Loc. = LCFF_X27_Y9_N13; Fanout = 1; REG Node = 'TLC5615:U5\|din_reg\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk~clkctrl TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.06 % ) " "Info: Total cell delay = 1.766 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.991 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} TLC5615:U5|din_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.597 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.970 ns) 3.994 ns key:u8\|key_out 2 REG LCFF_X24_Y7_N17 2 " "Info: 2: + IC(1.924 ns) + CELL(0.970 ns) = 3.994 ns; Loc. = LCFF_X24_Y7_N17; Fanout = 2; REG Node = 'key:u8\|key_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk key:u8|key_out } "NODE_NAME" } } { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.000 ns) 5.086 ns key:u8\|key_out~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.092 ns) + CELL(0.000 ns) = 5.086 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'key:u8\|key_out~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { key:u8|key_out key:u8|key_out~clkctrl } "NODE_NAME" } } { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 6.597 ns key_coding:u10\|a_control\[2\] 4 REG LCFF_X18_Y9_N27 17 " "Info: 4: + IC(0.845 ns) + CELL(0.666 ns) = 6.597 ns; Loc. = LCFF_X18_Y9_N27; Fanout = 17; REG Node = 'key_coding:u10\|a_control\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { key:u8|key_out~clkctrl key_coding:u10|a_control[2] } "NODE_NAME" } } { "key_coding.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key_coding.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.47 % ) " "Info: Total cell delay = 2.736 ns ( 41.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.861 ns ( 58.53 % ) " "Info: Total interconnect delay = 3.861 ns ( 58.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.597 ns" { clk key:u8|key_out key:u8|key_out~clkctrl key_coding:u10|a_control[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.597 ns" { clk {} clk~combout {} key:u8|key_out {} key:u8|key_out~clkctrl {} key_coding:u10|a_control[2] {} } { 0.000ns 0.000ns 1.924ns 1.092ns 0.845ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} TLC5615:U5|din_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.597 ns" { clk key:u8|key_out key:u8|key_out~clkctrl key_coding:u10|a_control[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.597 ns" { clk {} clk~combout {} key:u8|key_out {} key:u8|key_out~clkctrl {} key_coding:u10|a_control[2] {} } { 0.000ns 0.000ns 1.924ns 1.092ns 0.845ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "key_coding.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key_coding.v" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "key_coding.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key_coding.v" 76 -1 0 } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "44.736 ns" { key_coding:u10|a_control[2] DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|cs2a[1]~4 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[5] DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~44 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~46 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~47 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~58 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~60 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~61 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "44.736 ns" { key_coding:u10|a_control[2] {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|cs2a[1]~4 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[5] {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~44 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~46 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~47 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~58 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~60 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~61 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 {} TLC5615:U5|din_reg[0]~4 {} TLC5615:U5|din_reg[0] {} } { 0.000ns 1.140ns 0.762ns 1.482ns 0.000ns 0.000ns 0.692ns 0.000ns 0.000ns 1.047ns 0.000ns 0.000ns 0.000ns 0.000ns 1.049ns 1.037ns 0.000ns 0.000ns 1.518ns 1.109ns 0.000ns 0.000ns 1.152ns 0.659ns 0.000ns 0.000ns 0.000ns 0.652ns 0.711ns 0.000ns 0.000ns 0.721ns 1.072ns 0.000ns 0.000ns 0.000ns 1.053ns 0.590ns 0.000ns 0.000ns 1.122ns 1.095ns 0.000ns 0.000ns 1.149ns 0.686ns 0.000ns 0.000ns 0.000ns 0.745ns 1.001ns 0.000ns 0.000ns 1.064ns 1.029ns 0.000ns 0.000ns 0.000ns 0.378ns 0.000ns } { 0.000ns 0.206ns 0.650ns 0.621ns 0.086ns 0.506ns 0.621ns 0.086ns 0.506ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.735ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} TLC5615:U5|din_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.597 ns" { clk key:u8|key_out key:u8|key_out~clkctrl key_coding:u10|a_control[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.597 ns" { clk {} clk~combout {} key:u8|key_out {} key:u8|key_out~clkctrl {} key_coding:u10|a_control[2] {} } { 0.000ns 0.000ns 1.924ns 1.092ns 0.845ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\] register sld_hub:sld_hub_inst\|tdo 128.27 MHz 7.796 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 128.27 MHz between source register \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 7.796 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.636 ns + Longest register register " "Info: + Longest register to register delay is 3.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\] 1 REG LCFF_X14_Y8_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y8_N11; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irf_reg[1][2] } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.624 ns) 1.408 ns DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~2 2 COMB LCCOMB_X13_Y8_N2 1 " "Info: 2: + IC(0.784 ns) + CELL(0.624 ns) = 1.408 ns; Loc. = LCCOMB_X13_Y8_N2; Fanout = 1; COMB Node = 'DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~2'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { sld_hub:sld_hub_inst|irf_reg[1][2] DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.623 ns) 2.403 ns DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~3 3 COMB LCCOMB_X13_Y8_N12 1 " "Info: 3: + IC(0.372 ns) + CELL(0.623 ns) = 2.403 ns; Loc. = LCCOMB_X13_Y8_N12; Fanout = 1; COMB Node = 'DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2 DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 2.969 ns sld_hub:sld_hub_inst\|tdo~5 4 COMB LCCOMB_X13_Y8_N0 1 " "Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 2.969 ns; Loc. = LCCOMB_X13_Y8_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.206 ns) 3.528 ns sld_hub:sld_hub_inst\|tdo~6 5 COMB LCCOMB_X13_Y8_N8 1 " "Info: 5: + IC(0.353 ns) + CELL(0.206 ns) = 3.528 ns; Loc. = LCCOMB_X13_Y8_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~6'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.636 ns sld_hub:sld_hub_inst\|tdo 6 REG LCFF_X13_Y8_N9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.636 ns; Loc. = LCFF_X13_Y8_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.767 ns ( 48.60 % ) " "Info: Total cell delay = 1.767 ns ( 48.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.869 ns ( 51.40 % ) " "Info: Total interconnect delay = 1.869 ns ( 51.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.636 ns" { sld_hub:sld_hub_inst|irf_reg[1][2] DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2 DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.636 ns" { sld_hub:sld_hub_inst|irf_reg[1][2] {} DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2 {} DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.784ns 0.372ns 0.360ns 0.353ns 0.000ns } { 0.000ns 0.624ns 0.623ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.596 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.097 ns) + CELL(0.000 ns) 4.097 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G6 142 " "Info: 2: + IC(4.097 ns) + CELL(0.000 ns) = 4.097 ns; Loc. = CLKCTRL_G6; Fanout = 142; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.097 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 5.596 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X13_Y8_N9 2 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 5.596 ns; Loc. = LCFF_X13_Y8_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.90 % ) " "Info: Total cell delay = 0.666 ns ( 11.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.930 ns ( 88.10 % ) " "Info: Total interconnect delay = 4.930 ns ( 88.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.596 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.596 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.097ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.594 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.097 ns) + CELL(0.000 ns) 4.097 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G6 142 " "Info: 2: + IC(4.097 ns) + CELL(0.000 ns) = 4.097 ns; Loc. = CLKCTRL_G6; Fanout = 142; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.097 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 5.594 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\] 3 REG LCFF_X14_Y8_N11 5 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 5.594 ns; Loc. = LCFF_X14_Y8_N11; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][2] } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.91 % ) " "Info: Total cell delay = 0.666 ns ( 11.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.928 ns ( 88.09 % ) " "Info: Total interconnect delay = 4.928 ns ( 88.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[1][2] {} } { 0.000ns 4.097ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.596 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.596 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.097ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[1][2] {} } { 0.000ns 4.097ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.636 ns" { sld_hub:sld_hub_inst|irf_reg[1][2] DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2 DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.636 ns" { sld_hub:sld_hub_inst|irf_reg[1][2] {} DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2 {} DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.784ns 0.372ns 0.360ns 0.353ns 0.000ns } { 0.000ns 0.624ns 0.623ns 0.206ns 0.206ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.596 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.596 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.097ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[1][2] {} } { 0.000ns 4.097ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key:u7\|key_out set_f_key_in clk 6.324 ns register " "Info: tsu for register \"key:u7\|key_out\" (data pin = \"set_f_key_in\", clock pin = \"clk\") is 6.324 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.699 ns + Longest pin register " "Info: + Longest pin to register delay is 8.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns set_f_key_in 1 PIN PIN_67 7 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 7; PIN Node = 'set_f_key_in'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_f_key_in } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.006 ns) + CELL(0.651 ns) 8.591 ns key:u7\|Selector0~1 2 COMB LCCOMB_X1_Y6_N20 1 " "Info: 2: + IC(7.006 ns) + CELL(0.651 ns) = 8.591 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; COMB Node = 'key:u7\|Selector0~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.657 ns" { set_f_key_in key:u7|Selector0~1 } "NODE_NAME" } } { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.699 ns key:u7\|key_out 3 REG LCFF_X1_Y6_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.699 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 2; REG Node = 'key:u7\|key_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { key:u7|Selector0~1 key:u7|key_out } "NODE_NAME" } } { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.693 ns ( 19.46 % ) " "Info: Total cell delay = 1.693 ns ( 19.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.006 ns ( 80.54 % ) " "Info: Total interconnect delay = 7.006 ns ( 80.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.699 ns" { set_f_key_in key:u7|Selector0~1 key:u7|key_out } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.699 ns" { set_f_key_in {} set_f_key_in~combout {} key:u7|Selector0~1 {} key:u7|key_out {} } { 0.000ns 0.000ns 7.006ns 0.000ns } { 0.000ns 0.934ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.335 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.666 ns) 2.335 ns key:u7\|key_out 2 REG LCFF_X1_Y6_N21 2 " "Info: 2: + IC(0.569 ns) + CELL(0.666 ns) = 2.335 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 2; REG Node = 'key:u7\|key_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { clk key:u7|key_out } "NODE_NAME" } } { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 75.63 % ) " "Info: Total cell delay = 1.766 ns ( 75.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.569 ns ( 24.37 % ) " "Info: Total interconnect delay = 0.569 ns ( 24.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { clk key:u7|key_out } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { clk {} clk~combout {} key:u7|key_out {} } { 0.000ns 0.000ns 0.569ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.699 ns" { set_f_key_in key:u7|Selector0~1 key:u7|key_out } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.699 ns" { set_f_key_in {} set_f_key_in~combout {} key:u7|Selector0~1 {} key:u7|key_out {} } { 0.000ns 0.000ns 7.006ns 0.000ns } { 0.000ns 0.934ns 0.651ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { clk key:u7|key_out } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { clk {} clk~combout {} key:u7|key_out {} } { 0.000ns 0.000ns 0.569ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk sin_data\[0\] DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a1~porta_address_reg0 56.446 ns memory " "Info: tco from clock \"clk\" to destination pin \"sin_data\[0\]\" through memory \"DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a1~porta_address_reg0\" is 56.446 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.842 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 123 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 123; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.835 ns) 2.842 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a1~porta_address_reg0 3 MEM M4K_X11_Y9 9 " "Info: 3: + IC(0.764 ns) + CELL(0.835 ns) = 2.842 ns; Loc. = M4K_X11_Y9; Fanout = 9; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a1~porta_address_reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { clk~clkctrl DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 68.09 % ) " "Info: Total cell delay = 1.935 ns ( 68.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.907 ns ( 31.91 % ) " "Info: Total interconnect delay = 0.907 ns ( 31.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { clk clk~clkctrl DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { clk {} clk~combout {} clk~clkctrl {} DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.764ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_q881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 54 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "53.344 ns + Longest memory pin " "Info: + Longest memory to pin delay is 53.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a1~porta_address_reg0 1 MEM M4K_X11_Y9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y9; Fanout = 9; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a1~porta_address_reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|q_a\[2\] 2 MEM M4K_X11_Y9 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y9; Fanout = 1; MEM Node = 'DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|q_a\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0 DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_g881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_g881.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.594 ns) + CELL(0.615 ns) 6.970 ns DDS:u4\|Mux7~1 3 COMB LCCOMB_X17_Y9_N26 5 " "Info: 3: + IC(2.594 ns) + CELL(0.615 ns) = 6.970 ns; Loc. = LCCOMB_X17_Y9_N26; Fanout = 5; COMB Node = 'DDS:u4\|Mux7~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.209 ns" { DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|q_a[2] DDS:u4|Mux7~1 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.650 ns) 8.771 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le3a\[2\] 4 COMB LCCOMB_X18_Y10_N0 2 " "Info: 4: + IC(1.151 ns) + CELL(0.650 ns) = 8.771 ns; Loc. = LCCOMB_X18_Y10_N0; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le3a\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { DDS:u4|Mux7~1 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[2] } "NODE_NAME" } } { "db/mult_gt01.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/mult_gt01.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.621 ns) 10.085 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~34 5 COMB LCCOMB_X18_Y10_N6 2 " "Info: 5: + IC(0.693 ns) + CELL(0.621 ns) = 10.085 ns; Loc. = LCCOMB_X18_Y10_N6; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~34'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[2] DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.171 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~36 6 COMB LCCOMB_X18_Y10_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 10.171 ns; Loc. = LCCOMB_X18_Y10_N8; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~36'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~34 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~36 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.257 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~38 7 COMB LCCOMB_X18_Y10_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 10.257 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~38'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~36 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.763 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~39 8 COMB LCCOMB_X18_Y10_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 10.763 ns; Loc. = LCCOMB_X18_Y10_N12; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~38 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.735 ns) 12.191 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~50 9 COMB LCCOMB_X19_Y10_N14 2 " "Info: 9: + IC(0.693 ns) + CELL(0.735 ns) = 12.191 ns; Loc. = LCCOMB_X19_Y10_N14; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~50'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~39 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.277 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~52 10 COMB LCCOMB_X19_Y10_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 12.277 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~52'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~50 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~52 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.363 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~54 11 COMB LCCOMB_X19_Y10_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 12.363 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~54'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~52 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.449 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~56 12 COMB LCCOMB_X19_Y10_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 12.449 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~56'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~54 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~56 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.535 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~58 13 COMB LCCOMB_X19_Y10_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 12.535 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~58'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~56 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.621 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~60 14 COMB LCCOMB_X19_Y10_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 12.621 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~60'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~58 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~60 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 13.127 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~61 15 COMB LCCOMB_X19_Y10_N26 4 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 13.127 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 4; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~61'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~60 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~61 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.621 ns) 14.795 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[1\]~1 16 COMB LCCOMB_X22_Y10_N20 2 " "Info: 16: + IC(1.047 ns) + CELL(0.621 ns) = 14.795 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~61 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.881 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[2\]~3 17 COMB LCCOMB_X22_Y10_N22 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 14.881 ns; Loc. = LCCOMB_X22_Y10_N22; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.967 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[3\]~5 18 COMB LCCOMB_X22_Y10_N24 1 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 14.967 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.053 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[4\]~7 19 COMB LCCOMB_X22_Y10_N26 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 15.053 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.559 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[5\]~8 20 COMB LCCOMB_X22_Y10_N28 10 " "Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 15.559 ns; Loc. = LCCOMB_X22_Y10_N28; Fanout = 10; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.206 ns) 16.814 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[22\]~102 21 COMB LCCOMB_X19_Y10_N2 2 " "Info: 21: + IC(1.049 ns) + CELL(0.206 ns) = 16.814 ns; Loc. = LCCOMB_X19_Y10_N2; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[22\]~102'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.735 ns) 18.586 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[3\]~5 22 COMB LCCOMB_X22_Y10_N14 1 " "Info: 22: + IC(1.037 ns) + CELL(0.735 ns) = 18.586 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.672 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[4\]~7 23 COMB LCCOMB_X22_Y10_N16 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 18.672 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.178 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[5\]~8 24 COMB LCCOMB_X22_Y10_N18 12 " "Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 19.178 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.206 ns) 20.902 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[27\]~255 25 COMB LCCOMB_X26_Y12_N22 3 " "Info: 25: + IC(1.518 ns) + CELL(0.206 ns) = 20.902 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[27\]~255'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.621 ns) 22.632 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[3\]~5 26 COMB LCCOMB_X26_Y10_N4 1 " "Info: 26: + IC(1.109 ns) + CELL(0.621 ns) = 22.632 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.718 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[4\]~7 27 COMB LCCOMB_X26_Y10_N6 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 22.718 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.224 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[5\]~8 28 COMB LCCOMB_X26_Y10_N8 12 " "Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 23.224 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.206 ns) 24.582 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[31\]~83 29 COMB LCCOMB_X26_Y12_N16 2 " "Info: 29: + IC(1.152 ns) + CELL(0.206 ns) = 24.582 ns; Loc. = LCCOMB_X26_Y12_N16; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[31\]~83'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.596 ns) 25.837 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[2\]~3 30 COMB LCCOMB_X27_Y12_N8 2 " "Info: 30: + IC(0.659 ns) + CELL(0.596 ns) = 25.837 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.923 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[3\]~5 31 COMB LCCOMB_X27_Y12_N10 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 25.923 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.009 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[4\]~7 32 COMB LCCOMB_X27_Y12_N12 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 26.009 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 26.515 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[5\]~8 33 COMB LCCOMB_X27_Y12_N14 12 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 26.515 ns; Loc. = LCCOMB_X27_Y12_N14; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.370 ns) 27.537 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[37\]~257 34 COMB LCCOMB_X26_Y12_N10 3 " "Info: 34: + IC(0.652 ns) + CELL(0.370 ns) = 27.537 ns; Loc. = LCCOMB_X26_Y12_N10; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[37\]~257'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.621 ns) 28.869 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[3\]~5 35 COMB LCCOMB_X27_Y12_N20 1 " "Info: 35: + IC(0.711 ns) + CELL(0.621 ns) = 28.869 ns; Loc. = LCCOMB_X27_Y12_N20; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.955 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[4\]~7 36 COMB LCCOMB_X27_Y12_N22 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 28.955 ns; Loc. = LCCOMB_X27_Y12_N22; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.461 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[5\]~8 37 COMB LCCOMB_X27_Y12_N24 12 " "Info: 37: + IC(0.000 ns) + CELL(0.506 ns) = 29.461 ns; Loc. = LCCOMB_X27_Y12_N24; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.206 ns) 30.388 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[41\]~63 38 COMB LCCOMB_X26_Y12_N2 2 " "Info: 38: + IC(0.721 ns) + CELL(0.206 ns) = 30.388 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[41\]~63'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.621 ns) 32.081 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[2\]~3 39 COMB LCCOMB_X24_Y12_N2 2 " "Info: 39: + IC(1.072 ns) + CELL(0.621 ns) = 32.081 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.167 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[3\]~5 40 COMB LCCOMB_X24_Y12_N4 1 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 32.167 ns; Loc. = LCCOMB_X24_Y12_N4; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.253 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[4\]~7 41 COMB LCCOMB_X24_Y12_N6 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 32.253 ns; Loc. = LCCOMB_X24_Y12_N6; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 32.759 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[5\]~8 42 COMB LCCOMB_X24_Y12_N8 12 " "Info: 42: + IC(0.000 ns) + CELL(0.506 ns) = 32.759 ns; Loc. = LCCOMB_X24_Y12_N8; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.206 ns) 34.018 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[47\]~259 43 COMB LCCOMB_X26_Y12_N14 3 " "Info: 43: + IC(1.053 ns) + CELL(0.206 ns) = 34.018 ns; Loc. = LCCOMB_X26_Y12_N14; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[47\]~259'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.596 ns) 35.204 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[3\]~5 44 COMB LCCOMB_X25_Y12_N4 1 " "Info: 44: + IC(0.590 ns) + CELL(0.596 ns) = 35.204 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.290 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[4\]~7 45 COMB LCCOMB_X25_Y12_N6 1 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 35.290 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 35.796 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[5\]~8 46 COMB LCCOMB_X25_Y12_N8 12 " "Info: 46: + IC(0.000 ns) + CELL(0.506 ns) = 35.796 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.206 ns) 37.124 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[52\]~260 47 COMB LCCOMB_X25_Y9_N8 3 " "Info: 47: + IC(1.122 ns) + CELL(0.206 ns) = 37.124 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[52\]~260'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.596 ns) 38.815 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[3\]~5 48 COMB LCCOMB_X25_Y12_N24 1 " "Info: 48: + IC(1.095 ns) + CELL(0.596 ns) = 38.815 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.901 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[4\]~7 49 COMB LCCOMB_X25_Y12_N26 1 " "Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 38.901 ns; Loc. = LCCOMB_X25_Y12_N26; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 39.407 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[5\]~8 50 COMB LCCOMB_X25_Y12_N28 12 " "Info: 50: + IC(0.000 ns) + CELL(0.506 ns) = 39.407 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.206 ns) 40.762 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[56\]~33 51 COMB LCCOMB_X25_Y9_N0 2 " "Info: 51: + IC(1.149 ns) + CELL(0.206 ns) = 40.762 ns; Loc. = LCCOMB_X25_Y9_N0; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[56\]~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.621 ns) 42.069 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[2\]~3 52 COMB LCCOMB_X26_Y9_N6 2 " "Info: 52: + IC(0.686 ns) + CELL(0.621 ns) = 42.069 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.155 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[3\]~5 53 COMB LCCOMB_X26_Y9_N8 1 " "Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 42.155 ns; Loc. = LCCOMB_X26_Y9_N8; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.241 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[4\]~7 54 COMB LCCOMB_X26_Y9_N10 1 " "Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 42.241 ns; Loc. = LCCOMB_X26_Y9_N10; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 42.747 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[5\]~8 55 COMB LCCOMB_X26_Y9_N12 12 " "Info: 55: + IC(0.000 ns) + CELL(0.506 ns) = 42.747 ns; Loc. = LCCOMB_X26_Y9_N12; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.370 ns) 43.862 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[62\]~262 56 COMB LCCOMB_X25_Y9_N4 3 " "Info: 56: + IC(0.745 ns) + CELL(0.370 ns) = 43.862 ns; Loc. = LCCOMB_X25_Y9_N4; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[62\]~262'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.596 ns) 45.459 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[3\]~5 57 COMB LCCOMB_X27_Y9_N26 1 " "Info: 57: + IC(1.001 ns) + CELL(0.596 ns) = 45.459 ns; Loc. = LCCOMB_X27_Y9_N26; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.545 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[4\]~7 58 COMB LCCOMB_X27_Y9_N28 1 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 45.545 ns; Loc. = LCCOMB_X27_Y9_N28; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 46.051 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[5\]~8 59 COMB LCCOMB_X27_Y9_N30 10 " "Info: 59: + IC(0.000 ns) + CELL(0.506 ns) = 46.051 ns; Loc. = LCCOMB_X27_Y9_N30; Fanout = 10; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.206 ns) 47.321 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[66\]~13 60 COMB LCCOMB_X24_Y9_N0 1 " "Info: 60: + IC(1.064 ns) + CELL(0.206 ns) = 47.321 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[66\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.621 ns) 48.971 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[2\]~3 61 COMB LCCOMB_X27_Y9_N2 1 " "Info: 61: + IC(1.029 ns) + CELL(0.621 ns) = 48.971 ns; Loc. = LCCOMB_X27_Y9_N2; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.057 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[3\]~5 62 COMB LCCOMB_X27_Y9_N4 1 " "Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 49.057 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.143 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[4\]~7 63 COMB LCCOMB_X27_Y9_N6 1 " "Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 49.143 ns; Loc. = LCCOMB_X27_Y9_N6; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 49.649 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[5\]~8 64 COMB LCCOMB_X27_Y9_N8 2 " "Info: 64: + IC(0.000 ns) + CELL(0.506 ns) = 49.649 ns; Loc. = LCCOMB_X27_Y9_N8; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(3.046 ns) 53.344 ns sin_data\[0\] 65 PIN PIN_96 0 " "Info: 65: + IC(0.649 ns) + CELL(3.046 ns) = 53.344 ns; Loc. = PIN_96; Fanout = 0; PIN Node = 'sin_data\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.695 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 sin_data[0] } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.303 ns ( 51.18 % ) " "Info: Total cell delay = 27.303 ns ( 51.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "26.041 ns ( 48.82 % ) " "Info: Total interconnect delay = 26.041 ns ( 48.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "53.344 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0 DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|q_a[2] DDS:u4|Mux7~1 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[2] DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~34 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~36 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~38 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~39 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~50 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~52 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~54 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~56 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~58 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~60 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~61 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 sin_data[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "53.344 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0 {} DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|q_a[2] {} DDS:u4|Mux7~1 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[2] {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~34 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~36 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~38 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~39 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~50 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~52 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~54 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~56 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~58 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~60 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~61 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 {} sin_data[0] {} } { 0.000ns 0.000ns 2.594ns 1.151ns 0.693ns 0.000ns 0.000ns 0.000ns 0.693ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.047ns 0.000ns 0.000ns 0.000ns 0.000ns 1.049ns 1.037ns 0.000ns 0.000ns 1.518ns 1.109ns 0.000ns 0.000ns 1.152ns 0.659ns 0.000ns 0.000ns 0.000ns 0.652ns 0.711ns 0.000ns 0.000ns 0.721ns 1.072ns 0.000ns 0.000ns 0.000ns 1.053ns 0.590ns 0.000ns 0.000ns 1.122ns 1.095ns 0.000ns 0.000ns 1.149ns 0.686ns 0.000ns 0.000ns 0.000ns 0.745ns 1.001ns 0.000ns 0.000ns 1.064ns 1.029ns 0.000ns 0.000ns 0.000ns 0.649ns } { 0.000ns 3.761ns 0.615ns 0.650ns 0.621ns 0.086ns 0.086ns 0.506ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.735ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { clk clk~clkctrl DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { clk {} clk~combout {} clk~clkctrl {} DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.764ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "53.344 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0 DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|q_a[2] DDS:u4|Mux7~1 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[2] DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~34 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~36 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~38 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~39 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~50 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~52 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~54 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~56 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~58 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~60 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~61 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 sin_data[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "53.344 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0 {} DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|q_a[2] {} DDS:u4|Mux7~1 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[2] {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~34 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~36 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~38 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~39 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~50 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~52 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~54 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~56 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~58 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~60 {} DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~61 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 {} sin_data[0] {} } { 0.000ns 0.000ns 2.594ns 1.151ns 0.693ns 0.000ns 0.000ns 0.000ns 0.693ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.047ns 0.000ns 0.000ns 0.000ns 0.000ns 1.049ns 1.037ns 0.000ns 0.000ns 1.518ns 1.109ns 0.000ns 0.000ns 1.152ns 0.659ns 0.000ns 0.000ns 0.000ns 0.652ns 0.711ns 0.000ns 0.000ns 0.721ns 1.072ns 0.000ns 0.000ns 0.000ns 1.053ns 0.590ns 0.000ns 0.000ns 1.122ns 1.095ns 0.000ns 0.000ns 1.149ns 0.686ns 0.000ns 0.000ns 0.000ns 0.745ns 1.001ns 0.000ns 0.000ns 1.064ns 1.029ns 0.000ns 0.000ns 0.000ns 0.649ns } { 0.000ns 3.761ns 0.615ns 0.650ns 0.621ns 0.086ns 0.086ns 0.506ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.735ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.056 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.056 ns) 3.056 ns altera_reserved_tdo 2 PIN PIN_10 0 " "Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 100.00 % ) " "Info: Total cell delay = 3.056 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 3.035 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.035 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.582 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.097 ns) + CELL(0.000 ns) 4.097 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G6 142 " "Info: 2: + IC(4.097 ns) + CELL(0.000 ns) = 4.097 ns; Loc. = CLKCTRL_G6; Fanout = 142; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.097 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.666 ns) 5.582 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 3 REG LCFF_X12_Y7_N7 2 " "Info: 3: + IC(0.819 ns) + CELL(0.666 ns) = 5.582 ns; Loc. = LCFF_X12_Y7_N7; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.93 % ) " "Info: Total cell delay = 0.666 ns ( 11.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.916 ns ( 88.07 % ) " "Info: Total interconnect delay = 4.916 ns ( 88.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.582 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.582 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 4.097ns 0.819ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.853 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y7_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.206 ns) 2.745 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]~feeder 2 COMB LCCOMB_X12_Y7_N6 1 " "Info: 2: + IC(2.539 ns) + CELL(0.206 ns) = 2.745 ns; Loc. = LCCOMB_X12_Y7_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]~feeder'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.853 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 3 REG LCFF_X12_Y7_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.853 ns; Loc. = LCFF_X12_Y7_N7; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 11.01 % ) " "Info: Total cell delay = 0.314 ns ( 11.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.539 ns ( 88.99 % ) " "Info: Total interconnect delay = 2.539 ns ( 88.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.539ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.582 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.582 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 4.097ns 0.819ns } { 0.000ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.539ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Peak virtual memory: 138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 05 17:06:13 2014 " "Info: Processing ended: Mon May 05 17:06:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
