============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  02:23:13 pm
  Module:                 ripple_carry_adder_16bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[0]
       Endpoint: (R) S[14]

                   Capture    Launch  
      Path Delay:+    2200         -  
      Drv Adjust:+       0         0  
         Arrival:=    2200            
                                      
   Required Time:=    2200            
       Data Path:-    2200            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             2200            constraints.sdc_line_1 

#----------------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[0]                                -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g3/X                                -       A->X  F     sky130_fd_sc_hd__clkbuf_1      1  5.6    62   325     325    (-,-) 
  F1A/g48/Y                           -       A->Y  R     sky130_fd_sc_hd__inv_2         2  9.7    53    70     395    (-,-) 
  F1A/g34__51/Y                       -       B->Y  F     sky130_fd_sc_hd__nor2_2        2 11.8    38    49     444    (-,-) 
  full_adder_loop[1].FA/g194__8428/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    54    56     501    (-,-) 
  full_adder_loop[1].FA/g192__6260/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    51     552    (-,-) 
  full_adder_loop[2].FA/g124__1705/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     608    (-,-) 
  full_adder_loop[2].FA/g122__1617/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     658    (-,-) 
  full_adder_loop[3].FA/g124__5115/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     715    (-,-) 
  full_adder_loop[3].FA/g122__6131/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50     765    (-,-) 
  full_adder_loop[4].FA/g124__2883/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     822    (-,-) 
  full_adder_loop[4].FA/g122__9315/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     873    (-,-) 
  full_adder_loop[5].FA/g124__2398/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     929    (-,-) 
  full_adder_loop[5].FA/g122__6417/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     979    (-,-) 
  full_adder_loop[6].FA/g124__6783/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1036    (-,-) 
  full_adder_loop[6].FA/g122__8428/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1086    (-,-) 
  full_adder_loop[7].FA/g124__5122/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1143    (-,-) 
  full_adder_loop[7].FA/g122__1705/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1193    (-,-) 
  full_adder_loop[8].FA/g124__5115/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1250    (-,-) 
  full_adder_loop[8].FA/g122__1881/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1300    (-,-) 
  full_adder_loop[9].FA/g124__2883/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1356    (-,-) 
  full_adder_loop[9].FA/g122__9315/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1407    (-,-) 
  full_adder_loop[10].FA/g124__5477/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1463    (-,-) 
  full_adder_loop[10].FA/g122__7410/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1513    (-,-) 
  full_adder_loop[11].FA/g124__8428/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1570    (-,-) 
  full_adder_loop[11].FA/g122__6260/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1620    (-,-) 
  full_adder_loop[12].FA/g124__2802/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1677    (-,-) 
  full_adder_loop[12].FA/g122__3680/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1727    (-,-) 
  full_adder_loop[13].FA/g124__1881/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1784    (-,-) 
  full_adder_loop[13].FA/g122__7098/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 12.3    39    51    1835    (-,-) 
  full_adder_loop[14].FA/fopt/X       -       A->X  F     sky130_fd_sc_hd__clkbuf_2      2 10.5    50   120    1955    (-,-) 
  full_adder_loop[14].FA/g16/Y        -       A->Y  R     sky130_fd_sc_hd__inv_2         1  5.9    36    53    2007    (-,-) 
  full_adder_loop[14].FA/g15/Y        -       A->Y  F     sky130_fd_sc_hd__nand2_2       1 17.7    78    77    2084    (-,-) 
  full_adder_loop[14].FA/g13/Y        -       A->Y  R     sky130_fd_sc_hd__nand2_8       1 51.3   110   115    2199    (-,-) 
  S[14]                               <<<     -     R     (port)                         -    -     -     0    2200    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

