

================================================================
== Vitis HLS Report for 'adder'
================================================================
* Date:           Sat Jun 12 14:59:13 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sobel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.705 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.70>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%sumy_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sumy" [sobel.cpp:33]   --->   Operation 2 'read' 'sumy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%sumx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sumx" [sobel.cpp:33]   --->   Operation 3 'read' 'sumx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i8 %sumx_read" [sobel.cpp:33]   --->   Operation 4 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i8 %sumy_read" [sobel.cpp:33]   --->   Operation 5 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.70ns)   --->   "%out = add i9 %zext_ln33_1, i9 %zext_ln33" [sobel.cpp:36]   --->   Operation 6 'add' 'out' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_ln37 = ret i9 %out" [sobel.cpp:37]   --->   Operation 7 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sumx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sumy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sumy_read   (read) [ 00]
sumx_read   (read) [ 00]
zext_ln33   (zext) [ 00]
zext_ln33_1 (zext) [ 00]
out         (add ) [ 00]
ret_ln37    (ret ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sumx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sumy">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumy"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1004" name="sumy_read_read_fu_6">
<pin_list>
<pin id="7" dir="0" index="0" bw="8" slack="0"/>
<pin id="8" dir="0" index="1" bw="8" slack="0"/>
<pin id="9" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sumy_read/1 "/>
</bind>
</comp>

<comp id="12" class="1004" name="sumx_read_read_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="8" slack="0"/>
<pin id="14" dir="0" index="1" bw="8" slack="0"/>
<pin id="15" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sumx_read/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="zext_ln33_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="8" slack="0"/>
<pin id="20" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="zext_ln33_1_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="8" slack="0"/>
<pin id="24" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="out_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="8" slack="0"/>
<pin id="28" dir="0" index="1" bw="8" slack="0"/>
<pin id="29" dir="1" index="2" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="10"><net_src comp="4" pin="0"/><net_sink comp="6" pin=0"/></net>

<net id="11"><net_src comp="2" pin="0"/><net_sink comp="6" pin=1"/></net>

<net id="16"><net_src comp="4" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="0" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="21"><net_src comp="12" pin="2"/><net_sink comp="18" pin=0"/></net>

<net id="25"><net_src comp="6" pin="2"/><net_sink comp="22" pin=0"/></net>

<net id="30"><net_src comp="22" pin="1"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="18" pin="1"/><net_sink comp="26" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: adder : sumx | {1 }
	Port: adder : sumy | {1 }
  - Chain level:
	State 1
		out : 1
		ret_ln37 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |       out_fu_26      |    0    |    15   |
|----------|----------------------|---------|---------|
|   read   |  sumy_read_read_fu_6 |    0    |    0    |
|          | sumx_read_read_fu_12 |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |    zext_ln33_fu_18   |    0    |    0    |
|          |   zext_ln33_1_fu_22  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    15   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   15   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   15   |
+-----------+--------+--------+
