$date
	Sun Oct  1 21:22:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module principal $end
$var wire 1 ! clk $end
$var wire 1 " p1 $end
$var reg 1 # p $end
$scope module clk_inst $end
$var reg 1 $ clk $end
$upscope $end
$scope module pulse_inst $end
$var wire 1 " clock $end
$var reg 1 % signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
0#
z"
x!
$end
#13
1$
#26
0$
#39
1$
#52
0$
#65
1$
#78
0$
#91
1$
#104
0$
#117
1$
#120
