Timing Analyzer report for CYC10-project
Tue Jul 25 18:17:23 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 100C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 100C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 100C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 100C Model Metastability Summary
 17. Slow 1200mV -40C Model Fmax Summary
 18. Slow 1200mV -40C Model Setup Summary
 19. Slow 1200mV -40C Model Hold Summary
 20. Slow 1200mV -40C Model Recovery Summary
 21. Slow 1200mV -40C Model Removal Summary
 22. Slow 1200mV -40C Model Minimum Pulse Width Summary
 23. Slow 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV -40C Model Metastability Summary
 28. Fast 1200mV -40C Model Setup Summary
 29. Fast 1200mV -40C Model Hold Summary
 30. Fast 1200mV -40C Model Recovery Summary
 31. Fast 1200mV -40C Model Removal Summary
 32. Fast 1200mV -40C Model Minimum Pulse Width Summary
 33. Fast 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 35. Fast 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 37. Fast 1200mV -40C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv n40c Model)
 42. Signal Integrity Metrics (Slow 1200mv 100c Model)
 43. Signal Integrity Metrics (Fast 1200mv n40c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; CYC10-project                                       ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256I7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.42        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  14.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; clock|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 4.166  ; 240.04 MHz ; 0.000 ; 2.083  ; 50.00      ; 5         ; 24          ;       ;        ;           ;            ; false    ; clk    ; clock|altpll_component|auto_generated|pll1|inclk[0] ; { clock|altpll_component|auto_generated|pll1|clk[0] } ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 83.333 ; 12.0 MHz   ; 0.000 ; 41.666 ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; clk    ; clock|altpll_component|auto_generated|pll1|inclk[0] ; { clock|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                    ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 56.66 MHz ; 56.66 MHz       ; clock|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 64.33 MHz ; 64.33 MHz       ; clock|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; -8.666 ; -396.799      ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 67.787 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.318 ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.417 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.456  ; 0.000         ;
; clk                                               ; 9.876  ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 41.338 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+--------+---------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -8.666 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 12.771     ;
; -8.664 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 12.769     ;
; -8.564 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 12.671     ;
; -8.484 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 12.588     ;
; -8.467 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 12.572     ;
; -8.447 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 12.552     ;
; -8.370 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 12.477     ;
; -8.350 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 12.455     ;
; -8.347 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 12.454     ;
; -8.329 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 12.434     ;
; -8.291 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 12.395     ;
; -8.119 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 12.223     ;
; -8.113 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 12.206     ;
; -8.108 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 12.201     ;
; -8.104 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 12.209     ;
; -8.103 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 12.207     ;
; -8.102 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 12.207     ;
; -8.018 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 12.125     ;
; -7.965 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 12.069     ;
; -7.905 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 12.010     ;
; -7.893 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.986     ;
; -7.893 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.986     ;
; -7.891 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.984     ;
; -7.885 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 11.990     ;
; -7.817 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 11.924     ;
; -7.816 ; tdc_decode:tdc_decode|tdc_input_buf_reg[27] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.070     ; 11.910     ;
; -7.812 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.075     ; 11.901     ;
; -7.810 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.075     ; 11.899     ;
; -7.788 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 11.893     ;
; -7.785 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 11.892     ;
; -7.775 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.868     ;
; -7.772 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 11.876     ;
; -7.767 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 11.872     ;
; -7.699 ; tdc_decode:tdc_decode|tdc_input_buf_reg[28] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.070     ; 11.793     ;
; -7.683 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.776     ;
; -7.678 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.771     ;
; -7.676 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.769     ;
; -7.592 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.075     ; 11.681     ;
; -7.584 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 11.688     ;
; -7.558 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 11.663     ;
; -7.557 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 11.661     ;
; -7.556 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10] ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 11.661     ;
; -7.553 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.646     ;
; -7.500 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.593     ;
; -7.472 ; tdc_decode:tdc_decode|tdc_input_buf_reg[20] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.075     ; 11.561     ;
; -7.472 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 11.579     ;
; -7.453 ; tdc_decode:tdc_decode|tdc_input_buf_reg[55] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.554     ;
; -7.451 ; tdc_decode:tdc_decode|tdc_input_buf_reg[58] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.552     ;
; -7.447 ; tdc_decode:tdc_decode|tdc_input_buf_reg[55] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.548     ;
; -7.445 ; tdc_decode:tdc_decode|tdc_input_buf_reg[58] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.546     ;
; -7.443 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.536     ;
; -7.440 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.533     ;
; -7.430 ; tdc_decode:tdc_decode|tdc_input_buf_reg[27] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.070     ; 11.524     ;
; -7.419 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 11.523     ;
; -7.414 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.075     ; 11.503     ;
; -7.411 ; tdc_decode:tdc_decode|tdc_input_buf_reg[43] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.066     ; 11.509     ;
; -7.405 ; tdc_decode:tdc_decode|tdc_input_buf_reg[43] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.066     ; 11.503     ;
; -7.402 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.075     ; 11.491     ;
; -7.396 ; tdc_decode:tdc_decode|tdc_input_buf_reg[59] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.497     ;
; -7.390 ; tdc_decode:tdc_decode|tdc_input_buf_reg[59] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.491     ;
; -7.359 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12] ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 11.464     ;
; -7.345 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.438     ;
; -7.339 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 11.444     ;
; -7.274 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.367     ;
; -7.271 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 11.378     ;
; -7.268 ; tdc_decode:tdc_decode|tdc_input_buf_reg[28] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.070     ; 11.362     ;
; -7.242 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11] ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 11.347     ;
; -7.242 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.075     ; 11.331     ;
; -7.239 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 11.346     ;
; -7.233 ; tdc_decode:tdc_decode|tdc_input_buf_reg[56] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.334     ;
; -7.227 ; tdc_decode:tdc_decode|tdc_input_buf_reg[56] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.328     ;
; -7.226 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 11.330     ;
; -7.221 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 11.326     ;
; -7.180 ; tdc_decode:tdc_decode|tdc_input_buf_reg[50] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 11.279     ;
; -7.179 ; tdc_decode:tdc_decode|tdc_input_buf_reg[49] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 11.278     ;
; -7.175 ; tdc_decode:tdc_decode|tdc_input_buf_reg[35] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.062     ; 11.277     ;
; -7.174 ; tdc_decode:tdc_decode|tdc_input_buf_reg[50] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 11.273     ;
; -7.173 ; tdc_decode:tdc_decode|tdc_input_buf_reg[53] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 11.272     ;
; -7.173 ; tdc_decode:tdc_decode|tdc_input_buf_reg[49] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 11.272     ;
; -7.170 ; tdc_decode:tdc_decode|tdc_input_buf_reg[52] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 11.269     ;
; -7.169 ; tdc_decode:tdc_decode|tdc_input_buf_reg[35] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.062     ; 11.271     ;
; -7.167 ; tdc_decode:tdc_decode|tdc_input_buf_reg[53] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 11.266     ;
; -7.164 ; tdc_decode:tdc_decode|tdc_input_buf_reg[52] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 11.263     ;
; -7.139 ; tdc_decode:tdc_decode|tdc_input_buf_reg[36] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.232     ;
; -7.137 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16] ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.230     ;
; -7.136 ; tdc_decode:tdc_decode|tdc_input_buf_reg[54] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.066     ; 11.234     ;
; -7.133 ; tdc_decode:tdc_decode|tdc_input_buf_reg[36] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.226     ;
; -7.132 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18] ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.225     ;
; -7.130 ; tdc_decode:tdc_decode|tdc_input_buf_reg[54] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.066     ; 11.228     ;
; -7.127 ; tdc_decode:tdc_decode|tdc_input_buf_reg[42] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.066     ; 11.225     ;
; -7.121 ; tdc_decode:tdc_decode|tdc_input_buf_reg[42] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.066     ; 11.219     ;
; -7.113 ; tdc_decode:tdc_decode|tdc_input_buf_reg[57] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.214     ;
; -7.109 ; tdc_decode:tdc_decode|tdc_input_buf_reg[60] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.210     ;
; -7.107 ; tdc_decode:tdc_decode|tdc_input_buf_reg[57] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.208     ;
; -7.106 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.071     ; 11.199     ;
; -7.103 ; tdc_decode:tdc_decode|tdc_input_buf_reg[60] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.204     ;
; -7.077 ; tdc_decode:tdc_decode|tdc_input_buf_reg[20] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.075     ; 11.166     ;
; -7.040 ; tdc_decode:tdc_decode|tdc_input_buf_reg[38] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 11.140     ;
; -7.038 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 11.142     ;
; -7.034 ; tdc_decode:tdc_decode|tdc_input_buf_reg[37] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 11.134     ;
+--------+---------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 67.787 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.091     ; 15.453     ;
; 68.273 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.082     ; 14.976     ;
; 68.774 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.104     ; 14.453     ;
; 68.887 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.088     ; 14.356     ;
; 68.911 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.088     ; 14.332     ;
; 68.921 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[20]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.088     ; 14.322     ;
; 69.004 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[27]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.104     ; 14.223     ;
; 69.197 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[7]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 14.060     ;
; 69.332 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[17]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.084     ; 13.915     ;
; 69.392 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[24]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.101     ; 13.838     ;
; 69.687 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[36]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.079     ; 13.565     ;
; 69.858 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[16]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 13.396     ;
; 69.944 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 13.310     ;
; 70.026 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.082     ; 13.223     ;
; 70.119 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[113] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 13.135     ;
; 70.131 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[44]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 13.126     ;
; 70.159 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[34]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.097     ; 13.075     ;
; 70.199 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[95]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.066     ; 13.066     ;
; 70.225 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[73]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.061     ; 13.045     ;
; 70.415 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.073     ; 12.843     ;
; 70.430 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 12.833     ;
; 70.436 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[7]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 12.824     ;
; 70.446 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[35]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.087     ; 12.798     ;
; 70.464 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.083     ; 12.784     ;
; 70.477 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[104] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.078     ; 12.776     ;
; 70.483 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[87]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.066     ; 12.782     ;
; 70.487 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[38]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.059     ; 12.785     ;
; 70.492 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[113] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.078     ; 12.761     ;
; 70.496 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[2]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 12.758     ;
; 70.497 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[39]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.050     ; 12.784     ;
; 70.512 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.073     ; 12.746     ;
; 70.514 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[75]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.061     ; 12.756     ;
; 70.527 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[38]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.073     ; 12.731     ;
; 70.537 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[39]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.064     ; 12.730     ;
; 70.537 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[47]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 12.720     ;
; 70.600 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[115] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.073     ; 12.658     ;
; 70.605 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[113] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 12.658     ;
; 70.625 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.078     ; 12.628     ;
; 70.704 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[72]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 12.564     ;
; 70.752 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[115] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 12.505     ;
; 70.781 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[103] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[95]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.056     ; 12.494     ;
; 70.796 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.078     ; 12.457     ;
; 70.807 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[103] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[73]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.051     ; 12.473     ;
; 70.833 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[6]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.091     ; 12.407     ;
; 70.833 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[36]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 12.436     ;
; 70.839 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 12.418     ;
; 70.872 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[73]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.080     ; 12.379     ;
; 70.899 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.078     ; 12.354     ;
; 70.902 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[32]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.084     ; 12.345     ;
; 70.903 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[106] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[44]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.052     ; 12.376     ;
; 70.912 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[115] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.082     ; 12.337     ;
; 70.914 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[105] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.081     ; 12.336     ;
; 70.927 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[97]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[95]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 12.330     ;
; 70.931 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.090     ; 12.310     ;
; 70.933 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[6]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 12.327     ;
; 70.937 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[105] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[43]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.081     ; 12.313     ;
; 70.941 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[76]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 12.327     ;
; 70.953 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[97]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[73]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 12.309     ;
; 70.965 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[74]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.087     ; 12.279     ;
; 70.965 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[99]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.088     ; 12.278     ;
; 70.971 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 12.283     ;
; 70.974 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.082     ; 12.275     ;
; 70.975 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[38]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[14]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.050     ; 12.306     ;
; 70.977 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[42]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.076     ; 12.278     ;
; 70.981 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[115] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.078     ; 12.272     ;
; 70.989 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[1]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.078     ; 12.264     ;
; 70.990 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.082     ; 12.259     ;
; 70.999 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.082     ; 12.250     ;
; 71.013 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.095     ; 12.223     ;
; 71.014 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[77]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[29]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.103     ; 12.214     ;
; 71.025 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[76]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.055     ; 12.251     ;
; 71.044 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 12.213     ;
; 71.046 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[36]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.076     ; 12.209     ;
; 71.059 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.086     ; 12.186     ;
; 71.065 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[103] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[87]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.056     ; 12.210     ;
; 71.068 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 12.189     ;
; 71.072 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[43]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 12.190     ;
; 71.078 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[20]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 12.179     ;
; 71.096 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[103] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[75]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.051     ; 12.184     ;
; 71.104 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[73]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[29]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.096     ; 12.131     ;
; 71.106 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[113] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.090     ; 12.135     ;
; 71.107 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[108] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[51]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.087     ; 12.137     ;
; 71.111 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 12.151     ;
; 71.115 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 12.142     ;
; 71.119 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[43]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[110] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.087     ; 12.125     ;
; 71.122 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[105] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[51]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.086     ; 12.123     ;
; 71.125 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[2]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.088     ; 12.118     ;
; 71.126 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.079     ; 12.126     ;
; 71.149 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[62]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[33]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.078     ; 12.104     ;
; 71.150 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.079     ; 12.102     ;
; 71.150 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[108] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.086     ; 12.095     ;
; 71.160 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[20]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.079     ; 12.092     ;
; 71.161 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[27]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.090     ; 12.080     ;
; 71.169 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[65]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[51]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 12.099     ;
; 71.170 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[38]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[23]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.078     ; 12.083     ;
; 71.173 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[96]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[76]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.055     ; 12.103     ;
; 71.180 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[39]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[23]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 12.082     ;
; 71.186 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[13]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[78]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.098     ; 12.047     ;
; 71.186 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[101] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[93]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.060     ; 12.085     ;
; 71.205 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[13]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[86]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 12.055     ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.318 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[1]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.819      ; 4.323      ;
; 0.322 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[2]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.819      ; 4.327      ;
; 0.405 ; counter2[0]                                       ; counter2[0]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.678      ;
; 0.418 ; SEN_FSM.SEN_WAIT                                  ; SEN_FSM.SEN_WAIT                                                                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; SEN_FSM.SEN_CAPTURE                               ; SEN_FSM.SEN_CAPTURE                                                                   ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.674      ;
; 0.446 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[3]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.819      ; 4.451      ;
; 0.450 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[4]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.819      ; 4.455      ;
; 0.574 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[5]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.819      ; 4.579      ;
; 0.578 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[6]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.819      ; 4.583      ;
; 0.648 ; counter2[4]                                       ; counter2[4]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.904      ;
; 0.649 ; counter2[13]                                      ; counter2[13]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.905      ;
; 0.649 ; counter2[12]                                      ; counter2[12]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.905      ;
; 0.649 ; counter2[20]                                      ; counter2[20]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.905      ;
; 0.649 ; counter2[14]                                      ; counter2[14]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.905      ;
; 0.650 ; counter2[11]                                      ; counter2[11]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[10]                                      ; counter2[10]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[9]                                       ; counter2[9]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[3]                                       ; counter2[3]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[18]                                      ; counter2[18]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[8]                                       ; counter2[8]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[17]                                      ; counter2[17]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[16]                                      ; counter2[16]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[6]                                       ; counter2[6]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[2]                                       ; counter2[2]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.651 ; counter2[24]                                      ; counter2[24]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.907      ;
; 0.651 ; counter2[22]                                      ; counter2[22]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.907      ;
; 0.651 ; counter2[19]                                      ; counter2[19]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.907      ;
; 0.652 ; counter2[15]                                      ; counter2[15]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.908      ;
; 0.653 ; counter2[5]                                       ; counter2[5]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.909      ;
; 0.653 ; counter2[7]                                       ; counter2[7]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.909      ;
; 0.654 ; counter2[23]                                      ; counter2[23]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.910      ;
; 0.654 ; counter2[21]                                      ; counter2[21]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.910      ;
; 0.661 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[0]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.819      ; 4.666      ;
; 0.665 ; counter2[1]                                       ; counter2[1]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.921      ;
; 0.671 ; addr2[3]                                          ; addr2[3]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.927      ;
; 0.672 ; addr2[13]                                         ; addr2[13]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; addr2[11]                                         ; addr2[11]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; addr2[5]                                          ; addr2[5]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; addr2[1]                                          ; addr2[1]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.928      ;
; 0.673 ; addr2[15]                                         ; addr2[15]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.929      ;
; 0.674 ; SEN_FSM.SEN_WRAP_UP                               ; SEN_FSM.SEN_WAIT                                                                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; counter2[26]                                      ; counter2[26]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; addr2[9]                                          ; addr2[9]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; addr2[7]                                          ; addr2[7]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; addr2[6]                                          ; addr2[6]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; counter2[25]                                      ; counter2[25]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.676 ; counter2[27]                                      ; counter2[27]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; addr2[2]                                          ; addr2[2]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.932      ;
; 0.677 ; addr2[14]                                         ; addr2[14]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; addr2[12]                                         ; addr2[12]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; addr2[10]                                         ; addr2[10]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; addr2[8]                                          ; addr2[8]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; addr2[4]                                          ; addr2[4]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.696 ; delay[4]                                          ; outReg[4]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.168      ; 1.057      ;
; 0.699 ; addr2[0]                                          ; addr2[0]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.955      ;
; 0.702 ; addr2[9]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.344      ;
; 0.702 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[7]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.819      ; 4.707      ;
; 0.705 ; delay[7]                                          ; outReg[7]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.168      ; 1.066      ;
; 0.705 ; delay[1]                                          ; outReg[1]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.168      ; 1.066      ;
; 0.706 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[8]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.819      ; 4.711      ;
; 0.706 ; delay[3]                                          ; outReg[3]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.168      ; 1.067      ;
; 0.710 ; addr2[5]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.352      ;
; 0.720 ; addr2[7]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.362      ;
; 0.733 ; outReg[3]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.988      ;
; 0.738 ; addr2[6]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.380      ;
; 0.739 ; addr2[2]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.381      ;
; 0.741 ; addr2[0]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.383      ;
; 0.741 ; delay[2]                                          ; outReg[2]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.168      ; 1.102      ;
; 0.748 ; delay[6]                                          ; outReg[6]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.168      ; 1.109      ;
; 0.749 ; delay[5]                                          ; outReg[5]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.168      ; 1.110      ;
; 0.755 ; outReg[16]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.012      ;
; 0.756 ; addr2[3]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.398      ;
; 0.770 ; addr2[1]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.412      ;
; 0.792 ; addr2[15]                                         ; SEN_FSM.SEN_WRAP_UP                                                                   ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.049      ;
; 0.809 ; outReg[4]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.064      ;
; 0.824 ; outReg[14]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[14]                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.081      ;
; 0.830 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[9]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.819      ; 4.835      ;
; 0.832 ; outReg[9]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.089      ;
; 0.834 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[10]                                                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.819      ; 4.839      ;
; 0.835 ; outReg[10]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.092      ;
; 0.851 ; outReg[17]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.108      ;
; 0.852 ; outReg[12]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.109      ;
; 0.856 ; outReg[5]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.111      ;
; 0.863 ; outReg[7]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.120      ;
; 0.877 ; delay[0]                                          ; outReg[1]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.167      ; 1.237      ;
; 0.880 ; outReg[8]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.137      ;
; 0.881 ; delay[0]                                          ; outReg[2]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.167      ; 1.241      ;
; 0.905 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[18]                                                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.260      ; 5.351      ;
; 0.923 ; SEN_FSM.SEN_CAPTURE                               ; addr2[14]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.178      ;
; 0.923 ; SEN_FSM.SEN_CAPTURE                               ; addr2[13]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.178      ;
; 0.923 ; SEN_FSM.SEN_CAPTURE                               ; addr2[12]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.178      ;
; 0.923 ; SEN_FSM.SEN_CAPTURE                               ; addr2[11]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.178      ;
; 0.923 ; SEN_FSM.SEN_CAPTURE                               ; addr2[10]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.178      ;
; 0.923 ; SEN_FSM.SEN_CAPTURE                               ; addr2[9]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.178      ;
; 0.923 ; SEN_FSM.SEN_CAPTURE                               ; addr2[8]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.178      ;
; 0.923 ; SEN_FSM.SEN_CAPTURE                               ; addr2[7]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.178      ;
; 0.923 ; SEN_FSM.SEN_CAPTURE                               ; addr2[6]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.178      ;
; 0.923 ; SEN_FSM.SEN_CAPTURE                               ; addr2[5]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.178      ;
; 0.923 ; SEN_FSM.SEN_CAPTURE                               ; addr2[4]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.178      ;
; 0.923 ; SEN_FSM.SEN_CAPTURE                               ; addr2[3]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.178      ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.417 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[19] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[19] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[8]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[5]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[5]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[15] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[15] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                                            ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS                                           ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS                                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_tx:uartTX|r_SM_Main.000                                                      ; uart_tx:uartTX|r_SM_Main.000                                                      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_tx:uartTX|r_Bit_Index[0]                                                     ; uart_tx:uartTX|r_Bit_Index[0]                                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT                                           ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT                                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[1]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[1]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[8]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[6]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[21] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[21] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[1]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[1]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[15] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[15] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; uart_tx:uartTX|r_Bit_Index[2]                                                     ; uart_tx:uartTX|r_Bit_Index[2]                                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[3]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_Byte[4]                                                       ; uart_rx:uartRX|r_Rx_Byte[4]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_Byte[0]                                                       ; uart_rx:uartRX|r_Rx_Byte[0]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_Byte[7]                                                       ; uart_rx:uartRX|r_Rx_Byte[7]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[4]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[5]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[5]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[25] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[25] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[5]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[5]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AESResetn                                                                         ; AESResetn                                                                         ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[21] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[21] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Bit_Index[0]                                                     ; uart_rx:uartRX|r_Bit_Index[0]                                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[22] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[22] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT                                           ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT                                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Bit_Index[2]                                                     ; uart_rx:uartRX|r_Bit_Index[2]                                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; counter1[0]                                                                       ; counter1[0]                                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; MAIN_FSM.MAIN_SEN_WAIT                                                            ; MAIN_FSM.MAIN_SEN_WAIT                                                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; Drdy                                                                              ; Drdy                                                                              ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_Byte[1]                                                       ; uart_rx:uartRX|r_Rx_Byte[1]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[21] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[21] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[25] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[25] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Bit_Index[1]                                                     ; uart_rx:uartRX|r_Bit_Index[1]                                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[6]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS                                           ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS                                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[22] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[22] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_DV                                                            ; uart_rx:uartRX|r_Rx_DV                                                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[22] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[22] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[28] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[28] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[28] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[28] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[23] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[23] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[23] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[23] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT                                            ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT                                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[4]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[17] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[17] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[7]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[7]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; MAIN_FSM.MAIN_KEY_WAIT                                                            ; MAIN_FSM.MAIN_KEY_WAIT                                                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[3]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[28] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[28] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_SM_Main.000                                                      ; uart_rx:uartRX|r_SM_Main.000                                                      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_Byte[2]                                                       ; uart_rx:uartRX|r_Rx_Byte[2]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_Byte[3]                                                       ; uart_rx:uartRX|r_Rx_Byte[3]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_Byte[6]                                                       ; uart_rx:uartRX|r_Rx_Byte[6]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_Byte[5]                                                       ; uart_rx:uartRX|r_Rx_Byte[5]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[17] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[17] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[3]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[15] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[15] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[25] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[25] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[19] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[19] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; EN                                                                                ; EN                                                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 162.089 ns




+----------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                    ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 70.59 MHz ; 70.59 MHz       ; clock|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 72.07 MHz ; 72.07 MHz       ; clock|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; -6.904 ; -275.827      ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 69.457 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.260 ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.343 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.517  ; 0.000         ;
; clk                                               ; 9.883  ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 41.342 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+--------+---------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -6.904 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 11.016     ;
; -6.903 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 11.015     ;
; -6.854 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.052     ; 10.968     ;
; -6.756 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 10.867     ;
; -6.754 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 10.866     ;
; -6.732 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 10.844     ;
; -6.694 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.052     ; 10.808     ;
; -6.664 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.052     ; 10.778     ;
; -6.651 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 10.763     ;
; -6.626 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 10.738     ;
; -6.589 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 10.700     ;
; -6.527 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 10.639     ;
; -6.526 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 10.638     ;
; -6.505 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.052     ; 10.619     ;
; -6.446 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 10.557     ;
; -6.430 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 10.541     ;
; -6.427 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 10.529     ;
; -6.425 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 10.527     ;
; -6.380 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 10.491     ;
; -6.377 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 10.489     ;
; -6.355 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 10.467     ;
; -6.345 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.052     ; 10.459     ;
; -6.288 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.052     ; 10.402     ;
; -6.274 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 10.386     ;
; -6.256 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 10.358     ;
; -6.249 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 10.361     ;
; -6.232 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 10.334     ;
; -6.230 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 10.332     ;
; -6.213 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 10.324     ;
; -6.181 ; tdc_decode:tdc_decode|tdc_input_buf_reg[27] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.062     ; 10.285     ;
; -6.150 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 10.252     ;
; -6.147 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.068     ; 10.245     ;
; -6.145 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.068     ; 10.243     ;
; -6.093 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 10.195     ;
; -6.091 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 10.193     ;
; -6.076 ; tdc_decode:tdc_decode|tdc_input_buf_reg[28] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.062     ; 10.180     ;
; -6.070 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 10.181     ;
; -6.062 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 10.164     ;
; -6.054 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 10.165     ;
; -6.039 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 10.151     ;
; -6.038 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10] ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 10.150     ;
; -6.017 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.052     ; 10.131     ;
; -5.993 ; tdc_decode:tdc_decode|tdc_input_buf_reg[58] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.058     ; 10.101     ;
; -5.991 ; tdc_decode:tdc_decode|tdc_input_buf_reg[55] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.058     ; 10.099     ;
; -5.972 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.068     ; 10.070     ;
; -5.950 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 10.052     ;
; -5.944 ; tdc_decode:tdc_decode|tdc_input_buf_reg[43] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 10.049     ;
; -5.942 ; tdc_decode:tdc_decode|tdc_input_buf_reg[59] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.058     ; 10.050     ;
; -5.922 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 10.024     ;
; -5.892 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 10.003     ;
; -5.889 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12] ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 10.001     ;
; -5.867 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 9.979      ;
; -5.863 ; tdc_decode:tdc_decode|tdc_input_buf_reg[20] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.068     ; 9.961      ;
; -5.857 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.052     ; 9.971      ;
; -5.857 ; tdc_decode:tdc_decode|tdc_input_buf_reg[58] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.058     ; 9.965      ;
; -5.855 ; tdc_decode:tdc_decode|tdc_input_buf_reg[55] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.058     ; 9.963      ;
; -5.853 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 9.955      ;
; -5.851 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 9.953      ;
; -5.820 ; tdc_decode:tdc_decode|tdc_input_buf_reg[56] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.058     ; 9.928      ;
; -5.816 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 9.918      ;
; -5.813 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.068     ; 9.911      ;
; -5.811 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.068     ; 9.909      ;
; -5.808 ; tdc_decode:tdc_decode|tdc_input_buf_reg[43] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 9.913      ;
; -5.806 ; tdc_decode:tdc_decode|tdc_input_buf_reg[59] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.058     ; 9.914      ;
; -5.802 ; tdc_decode:tdc_decode|tdc_input_buf_reg[27] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.062     ; 9.906      ;
; -5.800 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.052     ; 9.914      ;
; -5.790 ; tdc_decode:tdc_decode|tdc_input_buf_reg[35] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 9.901      ;
; -5.786 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11] ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 9.898      ;
; -5.761 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 9.873      ;
; -5.735 ; tdc_decode:tdc_decode|tdc_input_buf_reg[50] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 9.841      ;
; -5.732 ; tdc_decode:tdc_decode|tdc_input_buf_reg[49] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 9.838      ;
; -5.730 ; tdc_decode:tdc_decode|tdc_input_buf_reg[53] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 9.836      ;
; -5.728 ; tdc_decode:tdc_decode|tdc_input_buf_reg[52] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 9.834      ;
; -5.727 ; tdc_decode:tdc_decode|tdc_input_buf_reg[36] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 9.829      ;
; -5.725 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 9.836      ;
; -5.720 ; tdc_decode:tdc_decode|tdc_input_buf_reg[54] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 9.825      ;
; -5.711 ; tdc_decode:tdc_decode|tdc_input_buf_reg[57] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.058     ; 9.819      ;
; -5.706 ; tdc_decode:tdc_decode|tdc_input_buf_reg[60] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.058     ; 9.814      ;
; -5.697 ; tdc_decode:tdc_decode|tdc_input_buf_reg[28] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.062     ; 9.801      ;
; -5.687 ; tdc_decode:tdc_decode|tdc_input_buf_reg[42] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 9.792      ;
; -5.684 ; tdc_decode:tdc_decode|tdc_input_buf_reg[56] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.058     ; 9.792      ;
; -5.683 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 9.785      ;
; -5.654 ; tdc_decode:tdc_decode|tdc_input_buf_reg[35] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 9.765      ;
; -5.638 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.068     ; 9.736      ;
; -5.619 ; tdc_decode:tdc_decode|tdc_input_buf_reg[38] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.056     ; 9.729      ;
; -5.614 ; tdc_decode:tdc_decode|tdc_input_buf_reg[33] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.056     ; 9.724      ;
; -5.614 ; tdc_decode:tdc_decode|tdc_input_buf_reg[34] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.056     ; 9.724      ;
; -5.613 ; tdc_decode:tdc_decode|tdc_input_buf_reg[37] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.056     ; 9.723      ;
; -5.605 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16] ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 9.707      ;
; -5.603 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18] ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 9.705      ;
; -5.599 ; tdc_decode:tdc_decode|tdc_input_buf_reg[50] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 9.705      ;
; -5.596 ; tdc_decode:tdc_decode|tdc_input_buf_reg[49] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 9.702      ;
; -5.596 ; tdc_decode:tdc_decode|tdc_input_buf_reg[51] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 9.701      ;
; -5.594 ; tdc_decode:tdc_decode|tdc_input_buf_reg[53] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 9.700      ;
; -5.592 ; tdc_decode:tdc_decode|tdc_input_buf_reg[52] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.060     ; 9.698      ;
; -5.591 ; tdc_decode:tdc_decode|tdc_input_buf_reg[36] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 9.693      ;
; -5.584 ; tdc_decode:tdc_decode|tdc_input_buf_reg[54] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 9.689      ;
; -5.582 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 9.693      ;
; -5.575 ; tdc_decode:tdc_decode|tdc_input_buf_reg[57] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.058     ; 9.683      ;
; -5.571 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24] ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 9.673      ;
+--------+---------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 69.457 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.080     ; 13.796     ;
; 69.870 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 13.389     ;
; 70.330 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.091     ; 12.912     ;
; 70.376 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 12.880     ;
; 70.427 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 12.829     ;
; 70.472 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[20]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 12.784     ;
; 70.621 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[27]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.091     ; 12.621     ;
; 70.634 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[7]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 12.630     ;
; 70.781 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[17]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.076     ; 12.476     ;
; 70.843 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[24]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.089     ; 12.401     ;
; 70.950 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[36]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 12.315     ;
; 71.242 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[16]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 12.020     ;
; 71.420 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[44]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.061     ; 11.852     ;
; 71.474 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.066     ; 11.793     ;
; 71.492 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[73]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.055     ; 11.786     ;
; 71.504 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[95]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.060     ; 11.769     ;
; 71.506 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[34]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.083     ; 11.744     ;
; 71.576 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 11.686     ;
; 71.636 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[113] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.066     ; 11.631     ;
; 71.667 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[113] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 11.596     ;
; 71.672 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[35]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.073     ; 11.588     ;
; 71.694 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 11.577     ;
; 71.695 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[104] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 11.569     ;
; 71.706 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.072     ; 11.555     ;
; 71.722 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[47]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.061     ; 11.550     ;
; 71.766 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[87]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.056     ; 11.511     ;
; 71.783 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[2]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 11.488     ;
; 71.828 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[75]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.055     ; 11.450     ;
; 71.850 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[39]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.048     ; 11.435     ;
; 71.851 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[7]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.058     ; 11.424     ;
; 71.852 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[39]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.056     ; 11.425     ;
; 71.864 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[38]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.054     ; 11.415     ;
; 71.866 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[38]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 11.405     ;
; 71.887 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.060     ; 11.386     ;
; 71.888 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[115] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 11.383     ;
; 71.948 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 11.315     ;
; 71.953 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[115] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.066     ; 11.314     ;
; 71.984 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[36]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.057     ; 11.292     ;
; 71.989 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.065     ; 11.279     ;
; 71.997 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.066     ; 11.270     ;
; 72.025 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[72]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.057     ; 11.251     ;
; 72.040 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[103] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[73]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.048     ; 11.245     ;
; 72.049 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[113] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.060     ; 11.224     ;
; 72.052 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[103] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[95]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.053     ; 11.228     ;
; 72.086 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[105] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 11.176     ;
; 72.094 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.067     ; 11.172     ;
; 72.103 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 11.162     ;
; 72.113 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[32]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.072     ; 11.148     ;
; 72.120 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 11.139     ;
; 72.127 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[42]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 11.143     ;
; 72.142 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[115] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 11.121     ;
; 72.143 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[76]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.057     ; 11.133     ;
; 72.178 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[99]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 11.078     ;
; 72.182 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[115] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 11.074     ;
; 72.184 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[97]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[73]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.061     ; 11.088     ;
; 72.186 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[73]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 11.078     ;
; 72.194 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[38]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[14]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.045     ; 11.094     ;
; 72.196 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[97]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[95]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.066     ; 11.071     ;
; 72.198 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[106] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[44]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.044     ; 11.091     ;
; 72.208 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[105] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[43]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 11.048     ;
; 72.226 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 11.030     ;
; 72.250 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[6]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.075     ; 11.008     ;
; 72.290 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[77]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[29]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.093     ; 10.950     ;
; 72.292 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[108] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[51]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 10.964     ;
; 72.307 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[105] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[51]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 10.949     ;
; 72.307 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[76]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.049     ; 10.977     ;
; 72.308 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[2]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.076     ; 10.949     ;
; 72.308 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.074     ; 10.951     ;
; 72.313 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[6]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.058     ; 10.962     ;
; 72.314 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[103] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[87]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.049     ; 10.970     ;
; 72.318 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[74]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.073     ; 10.942     ;
; 72.329 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[36]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.065     ; 10.939     ;
; 72.332 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[43]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.053     ; 10.948     ;
; 72.332 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.079     ; 10.922     ;
; 72.340 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.064     ; 10.929     ;
; 72.345 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[1]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.065     ; 10.923     ;
; 72.347 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.077     ; 10.909     ;
; 72.351 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[62]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[33]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 10.913     ;
; 72.352 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[108] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.075     ; 10.906     ;
; 72.360 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[43]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[110] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.073     ; 10.900     ;
; 72.376 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[103] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[75]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.048     ; 10.909     ;
; 72.393 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 10.877     ;
; 72.400 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[73]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[29]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.086     ; 10.847     ;
; 72.400 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[39]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[23]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 10.871     ;
; 72.402 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[13]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[78]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.083     ; 10.848     ;
; 72.414 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[38]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[23]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.068     ; 10.851     ;
; 72.418 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[96]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[76]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.049     ; 10.866     ;
; 72.420 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[36]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[12]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.048     ; 10.865     ;
; 72.423 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[65]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[51]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.055     ; 10.855     ;
; 72.427 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[0]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.060     ; 10.846     ;
; 72.436 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[32]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[14]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.052     ; 10.845     ;
; 72.443 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[111] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.072     ; 10.818     ;
; 72.444 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 10.826     ;
; 72.445 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 10.817     ;
; 72.449 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.082     ; 10.802     ;
; 72.457 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[101] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[93]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.046     ; 10.830     ;
; 72.458 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[97]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[87]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 10.813     ;
; 72.467 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[100] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 10.795     ;
; 72.471 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[35]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[14]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.053     ; 10.809     ;
; 72.473 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[108] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[53]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 10.791     ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.260 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[1]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.162      ; 3.590      ;
; 0.274 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[2]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.162      ; 3.604      ;
; 0.343 ; counter2[0]                                       ; counter2[0]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.588      ;
; 0.344 ; SEN_FSM.SEN_WAIT                                  ; SEN_FSM.SEN_WAIT                                                                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; SEN_FSM.SEN_CAPTURE                               ; SEN_FSM.SEN_CAPTURE                                                                   ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.364 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[3]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.162      ; 3.694      ;
; 0.378 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[4]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.162      ; 3.708      ;
; 0.468 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[5]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.162      ; 3.798      ;
; 0.482 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[6]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.162      ; 3.812      ;
; 0.570 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[0]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.163      ; 3.901      ;
; 0.572 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[7]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.162      ; 3.902      ;
; 0.573 ; counter2[4]                                       ; counter2[4]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.803      ;
; 0.574 ; counter2[20]                                      ; counter2[20]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.575 ; counter2[13]                                      ; counter2[13]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.805      ;
; 0.576 ; counter2[12]                                      ; counter2[12]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; counter2[11]                                      ; counter2[11]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; counter2[9]                                       ; counter2[9]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; counter2[3]                                       ; counter2[3]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; counter2[17]                                      ; counter2[17]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; counter2[14]                                      ; counter2[14]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.577 ; counter2[10]                                      ; counter2[10]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[19]                                      ; counter2[19]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[8]                                       ; counter2[8]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[18]                                      ; counter2[18]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[16]                                      ; counter2[16]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[6]                                       ; counter2[6]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[2]                                       ; counter2[2]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.578 ; counter2[24]                                      ; counter2[24]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.578 ; counter2[22]                                      ; counter2[22]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.578 ; counter2[15]                                      ; counter2[15]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.579 ; counter2[5]                                       ; counter2[5]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.579 ; counter2[7]                                       ; counter2[7]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.580 ; counter2[23]                                      ; counter2[23]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.580 ; counter2[21]                                      ; counter2[21]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.586 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[8]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.162      ; 3.916      ;
; 0.592 ; addr2[13]                                         ; addr2[13]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; addr2[5]                                          ; addr2[5]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; addr2[3]                                          ; addr2[3]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.593 ; SEN_FSM.SEN_WRAP_UP                               ; SEN_FSM.SEN_WAIT                                                                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; addr2[11]                                         ; addr2[11]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; addr2[15]                                         ; addr2[15]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.595 ; addr2[6]                                          ; addr2[6]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; addr2[1]                                          ; addr2[1]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.596 ; counter2[26]                                      ; counter2[26]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; counter2[1]                                       ; counter2[1]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; addr2[9]                                          ; addr2[9]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; counter2[25]                                      ; counter2[25]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.597 ; counter2[27]                                      ; counter2[27]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; addr2[7]                                          ; addr2[7]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; addr2[2]                                          ; addr2[2]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.598 ; addr2[14]                                         ; addr2[14]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; addr2[12]                                         ; addr2[12]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; addr2[10]                                         ; addr2[10]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; addr2[4]                                          ; addr2[4]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.599 ; addr2[8]                                          ; addr2[8]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.614 ; addr2[0]                                          ; addr2[0]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.844      ;
; 0.632 ; delay[7]                                          ; outReg[7]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.139      ; 0.946      ;
; 0.634 ; delay[4]                                          ; outReg[4]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.139      ; 0.948      ;
; 0.635 ; delay[1]                                          ; outReg[1]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.139      ; 0.949      ;
; 0.643 ; delay[3]                                          ; outReg[3]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.139      ; 0.957      ;
; 0.654 ; addr2[5]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.209      ;
; 0.654 ; addr2[9]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.209      ;
; 0.657 ; delay[2]                                          ; outReg[2]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.139      ; 0.971      ;
; 0.661 ; outReg[3]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.892      ;
; 0.662 ; delay[5]                                          ; outReg[5]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.139      ; 0.976      ;
; 0.666 ; addr2[7]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.221      ;
; 0.668 ; delay[6]                                          ; outReg[6]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.139      ; 0.982      ;
; 0.676 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[9]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.162      ; 4.006      ;
; 0.682 ; addr2[2]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.237      ;
; 0.682 ; outReg[16]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.913      ;
; 0.690 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[10]                                                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.162      ; 4.020      ;
; 0.692 ; addr2[6]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.247      ;
; 0.693 ; addr2[0]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.248      ;
; 0.698 ; addr2[3]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.253      ;
; 0.705 ; outReg[14]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[14]                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.938      ;
; 0.705 ; outReg[9]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.938      ;
; 0.708 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[18]                                                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.560      ; 4.436      ;
; 0.711 ; addr2[15]                                         ; SEN_FSM.SEN_WRAP_UP                                                                   ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.942      ;
; 0.715 ; outReg[10]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.948      ;
; 0.719 ; addr2[1]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.274      ;
; 0.724 ; outReg[4]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.955      ;
; 0.725 ; outReg[12]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.958      ;
; 0.729 ; outReg[7]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.962      ;
; 0.736 ; outReg[8]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.969      ;
; 0.747 ; outReg[17]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.978      ;
; 0.751 ; outReg[5]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.982      ;
; 0.769 ; delay[0]                                          ; outReg[1]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.138      ; 1.082      ;
; 0.780 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[11]                                                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.162      ; 4.110      ;
; 0.783 ; delay[0]                                          ; outReg[2]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.138      ; 1.096      ;
; 0.794 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[12]                                                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.162      ; 4.124      ;
; 0.849 ; counter2[3]                                       ; counter2[4]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.849 ; counter2[9]                                       ; counter2[10]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.849 ; counter2[1]                                       ; counter2[2]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.849 ; counter2[13]                                      ; counter2[14]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.849 ; counter2[11]                                      ; counter2[12]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.849 ; counter2[17]                                      ; counter2[18]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.850 ; counter2[4]                                       ; counter2[5]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.850 ; counter2[19]                                      ; counter2[20]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.851 ; counter2[20]                                      ; counter2[21]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.854 ; counter2[14]                                      ; counter2[15]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.084      ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.343 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_tx:uartTX|r_Bit_Index[0]                                                     ; uart_tx:uartTX|r_Bit_Index[0]                                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT                                           ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT                                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_tx:uartTX|r_SM_Main.000                                                      ; uart_tx:uartTX|r_SM_Main.000                                                      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[1]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[1]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                                            ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS                                           ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS                                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[1]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[1]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[21] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[21] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[15] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[15] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[8]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[15] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[15] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart_tx:uartTX|r_Bit_Index[2]                                                     ; uart_tx:uartTX|r_Bit_Index[2]                                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; MAIN_FSM.MAIN_KEY_WAIT                                                            ; MAIN_FSM.MAIN_KEY_WAIT                                                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_SM_Main.000                                                      ; uart_rx:uartRX|r_SM_Main.000                                                      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[3]                                                       ; uart_rx:uartRX|r_Rx_Byte[3]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[23] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[23] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[5]                                                       ; uart_rx:uartRX|r_Rx_Byte[5]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[2]                                                       ; uart_rx:uartRX|r_Rx_Byte[2]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[28] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[28] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[3]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[1]                                                       ; uart_rx:uartRX|r_Rx_Byte[1]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[22] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[22] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[28] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[28] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_DV                                                            ; uart_rx:uartRX|r_Rx_DV                                                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[17] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[17] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AESResetn                                                                         ; AESResetn                                                                         ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; MAIN_FSM.MAIN_SEN_WAIT                                                            ; MAIN_FSM.MAIN_SEN_WAIT                                                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT                                           ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT                                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Bit_Index[1]                                                     ; uart_rx:uartRX|r_Bit_Index[1]                                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; counter1[0]                                                                       ; counter1[0]                                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[19] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[19] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Drdy                                                                              ; Drdy                                                                              ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Bit_Index[2]                                                     ; uart_rx:uartRX|r_Bit_Index[2]                                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[5]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[5]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[17] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[17] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[8]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[25] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[25] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[21] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[21] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Krdy                                                                              ; Krdy                                                                              ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[8]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[0]                                                       ; uart_rx:uartRX|r_Rx_Byte[0]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS                                           ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS                                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[19] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[19] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[6]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[4]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Bit_Index[0]                                                     ; uart_rx:uartRX|r_Bit_Index[0]                                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[5]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[5]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; EN                                                                                ; EN                                                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT                                            ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT                                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[4]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[7]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[7]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[4]                                                       ; uart_rx:uartRX|r_Rx_Byte[4]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[25] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[25] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[6]                                                       ; uart_rx:uartRX|r_Rx_Byte[6]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[7]                                                       ; uart_rx:uartRX|r_Rx_Byte[7]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[22] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[22] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[25] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[25] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[28] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[28] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[17] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[17] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[6]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[19] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[19] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[6]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; MAIN_FSM.MAIN_CT_WAIT                                                             ; MAIN_FSM.MAIN_CT_WAIT                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[3]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.345 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.574      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 162.551 ns




+----------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; -2.141 ; -79.372       ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 75.432 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.125 ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.179 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 1.800  ; 0.000         ;
; clk                                               ; 9.622  ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 41.393 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+--------+---------------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.141 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[126]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 6.297      ;
; -2.117 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[127]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 6.273      ;
; -2.077 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[124]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 6.233      ;
; -2.053 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[125]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 6.209      ;
; -2.013 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[122]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 6.169      ;
; -1.989 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[123]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 6.145      ;
; -1.949 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[120]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 6.105      ;
; -1.925 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[121]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 6.081      ;
; -1.885 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[118]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 6.041      ;
; -1.861 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[119]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 6.017      ;
; -1.821 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[116]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.977      ;
; -1.797 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[117]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.953      ;
; -1.757 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[114]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.913      ;
; -1.733 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[115]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.889      ;
; -1.693 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[112]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.849      ;
; -1.669 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[113]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.825      ;
; -1.629 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[110]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.785      ;
; -1.605 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[111]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.761      ;
; -1.587 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.711      ;
; -1.585 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.709      ;
; -1.576 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.028     ; 5.702      ;
; -1.565 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[108]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.721      ;
; -1.545 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.669      ;
; -1.541 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[109]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.697      ;
; -1.510 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.028     ; 5.636      ;
; -1.501 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[106]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.657      ;
; -1.489 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.028     ; 5.615      ;
; -1.481 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.605      ;
; -1.478 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.602      ;
; -1.477 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[107]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.633      ;
; -1.460 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.584      ;
; -1.437 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[104]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.593      ;
; -1.431 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.555      ;
; -1.429 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.553      ;
; -1.413 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[105]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.569      ;
; -1.399 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.523      ;
; -1.373 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[102]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.529      ;
; -1.364 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.488      ;
; -1.349 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[103]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.505      ;
; -1.318 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.436      ;
; -1.316 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.434      ;
; -1.311 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.435      ;
; -1.309 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.433      ;
; -1.309 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[100]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.465      ;
; -1.300 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.028     ; 5.426      ;
; -1.285 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[101]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.441      ;
; -1.269 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.393      ;
; -1.263 ; tdc_decode:tdc_decode|tdc_input_buf_reg[43]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.380      ;
; -1.245 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[98]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.401      ;
; -1.234 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.028     ; 5.360      ;
; -1.221 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[99]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.377      ;
; -1.219 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.337      ;
; -1.217 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.335      ;
; -1.213 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.028     ; 5.339      ;
; -1.209 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.327      ;
; -1.205 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.329      ;
; -1.202 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.326      ;
; -1.201 ; tdc_decode:tdc_decode|tdc_input_buf_reg[55]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.321      ;
; -1.201 ; tdc_decode:tdc_decode|tdc_input_buf_reg[58]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.321      ;
; -1.197 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.039     ; 5.312      ;
; -1.193 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.039     ; 5.308      ;
; -1.184 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.308      ;
; -1.181 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[96]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.337      ;
; -1.178 ; tdc_decode:tdc_decode|tdc_input_buf_reg[27]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.039     ; 5.293      ;
; -1.173 ; tdc_decode:tdc_decode|tdc_input_buf_reg[59]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.293      ;
; -1.159 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.277      ;
; -1.157 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[97]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.313      ;
; -1.155 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.279      ;
; -1.153 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.277      ;
; -1.128 ; tdc_decode:tdc_decode|tdc_input_buf_reg[28]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.039     ; 5.243      ;
; -1.125 ; tdc_decode:tdc_decode|tdc_input_buf_reg[35]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.031     ; 5.248      ;
; -1.123 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.247      ;
; -1.121 ; tdc_decode:tdc_decode|tdc_input_buf_reg[36]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.239      ;
; -1.117 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[94]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.273      ;
; -1.116 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]        ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.240      ;
; -1.114 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]       ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.238      ;
; -1.111 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.229      ;
; -1.109 ; tdc_decode:tdc_decode|tdc_input_buf_reg[42]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.226      ;
; -1.105 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]        ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.028     ; 5.231      ;
; -1.093 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[95]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.249      ;
; -1.090 ; tdc_decode:tdc_decode|tdc_input_buf_reg[56]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.210      ;
; -1.088 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.212      ;
; -1.085 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.039     ; 5.200      ;
; -1.082 ; tdc_decode:tdc_decode|tdc_input_buf_reg[50]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.200      ;
; -1.080 ; tdc_decode:tdc_decode|tdc_input_buf_reg[49]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.198      ;
; -1.079 ; tdc_decode:tdc_decode|tdc_input_buf_reg[53]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.197      ;
; -1.076 ; tdc_decode:tdc_decode|tdc_input_buf_reg[52]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.194      ;
; -1.074 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]        ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.198      ;
; -1.057 ; tdc_decode:tdc_decode|tdc_input_buf_reg[54]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.174      ;
; -1.056 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.174      ;
; -1.056 ; tdc_decode:tdc_decode|tdc_input_buf_reg[38]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.032     ; 5.178      ;
; -1.053 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[92]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.085      ; 5.209      ;
; -1.051 ; tdc_decode:tdc_decode|tdc_input_buf_reg[33]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.032     ; 5.173      ;
; -1.051 ; tdc_decode:tdc_decode|tdc_input_buf_reg[34]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.032     ; 5.173      ;
; -1.049 ; tdc_decode:tdc_decode|tdc_input_buf_reg[37]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.032     ; 5.171      ;
; -1.042 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.160      ;
; -1.040 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.158      ;
; -1.039 ; tdc_decode:tdc_decode|tdc_input_buf_reg[57]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.159      ;
; -1.039 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]        ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.028     ; 5.165      ;
; -1.035 ; tdc_decode:tdc_decode|tdc_input_buf_reg[60]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.155      ;
+--------+---------------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 75.432 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 7.847      ;
; 75.731 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.040     ; 7.550      ;
; 75.971 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.052     ; 7.298      ;
; 76.077 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 7.205      ;
; 76.112 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[27]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.052     ; 7.157      ;
; 76.121 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[20]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 7.161      ;
; 76.143 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 7.139      ;
; 76.253 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[7]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.033     ; 7.035      ;
; 76.308 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[17]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 6.971      ;
; 76.344 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[24]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.048     ; 6.929      ;
; 76.566 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 6.721      ;
; 76.575 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[16]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.036     ; 6.710      ;
; 76.624 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 6.658      ;
; 76.650 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[36]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.036     ; 6.635      ;
; 76.699 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[113] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 6.588      ;
; 76.774 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[44]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 6.513      ;
; 76.828 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[95]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.031     ; 6.462      ;
; 76.854 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[7]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.032     ; 6.435      ;
; 76.865 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.032     ; 6.424      ;
; 76.869 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.036     ; 6.416      ;
; 76.873 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[39]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.022     ; 6.426      ;
; 76.874 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[2]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 6.412      ;
; 76.874 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.040     ; 6.407      ;
; 76.903 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[38]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.024     ; 6.394      ;
; 76.916 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[73]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.026     ; 6.379      ;
; 76.923 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.037     ; 6.361      ;
; 76.939 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[104] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.037     ; 6.345      ;
; 76.943 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[113] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.040     ; 6.338      ;
; 76.970 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[39]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.028     ; 6.323      ;
; 76.975 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 6.304      ;
; 76.990 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[34]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.048     ; 6.283      ;
; 76.990 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[87]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.030     ; 6.301      ;
; 76.998 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[113] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.032     ; 6.291      ;
; 77.000 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[38]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.030     ; 6.291      ;
; 77.003 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[75]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.027     ; 6.291      ;
; 77.010 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[115] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.040     ; 6.271      ;
; 77.039 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[47]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 6.248      ;
; 77.042 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[35]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.044     ; 6.235      ;
; 77.105 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.044     ; 6.172      ;
; 77.108 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[6]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.032     ; 6.181      ;
; 77.119 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.043     ; 6.159      ;
; 77.125 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[103] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[95]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.028     ; 6.168      ;
; 77.138 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[4]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.040     ; 6.143      ;
; 77.140 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[72]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.028     ; 6.153      ;
; 77.147 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[73]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.037     ; 6.137      ;
; 77.147 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[115] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.040     ; 6.134      ;
; 77.154 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[36]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.027     ; 6.140      ;
; 77.158 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[1]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.038     ; 6.125      ;
; 77.158 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[105] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.040     ; 6.123      ;
; 77.163 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.049     ; 6.109      ;
; 77.168 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[15]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 6.119      ;
; 77.174 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[32]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.041     ; 6.106      ;
; 77.179 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.040     ; 6.102      ;
; 77.186 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[119] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 6.093      ;
; 77.193 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 6.094      ;
; 77.197 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[76]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.024     ; 6.100      ;
; 77.206 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[74]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.044     ; 6.071      ;
; 77.211 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.031     ; 6.079      ;
; 77.213 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[103] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[73]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.023     ; 6.085      ;
; 77.213 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[105] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[43]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.048     ; 6.060      ;
; 77.216 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[42]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.036     ; 6.069      ;
; 77.222 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 6.057      ;
; 77.222 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.042     ; 6.057      ;
; 77.223 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[76]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.028     ; 6.070      ;
; 77.232 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[97]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[95]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.038     ; 6.051      ;
; 77.238 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[113] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[28]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.044     ; 6.039      ;
; 77.238 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[39]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[23]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 6.049      ;
; 77.243 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[99]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.046     ; 6.032      ;
; 77.246 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[27]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.044     ; 6.031      ;
; 77.247 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[106] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[44]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.022     ; 6.052      ;
; 77.251 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[36]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.033     ; 6.037      ;
; 77.255 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[20]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.031     ; 6.035      ;
; 77.255 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[115] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.043     ; 6.023      ;
; 77.258 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[115] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.048     ; 6.015      ;
; 77.259 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[115] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.039     ; 6.023      ;
; 77.263 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[96]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[76]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.024     ; 6.034      ;
; 77.268 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[38]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[23]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.036     ; 6.017      ;
; 77.269 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[31]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.036     ; 6.016      ;
; 77.270 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[38]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[14]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.020     ; 6.031      ;
; 77.272 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[65]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[51]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.029     ; 6.020      ;
; 77.277 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[118] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.031     ; 6.013      ;
; 77.286 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[6]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.046     ; 5.989      ;
; 77.287 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[103] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[87]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.027     ; 6.007      ;
; 77.290 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[0]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.033     ; 5.998      ;
; 77.290 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[116] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.048     ; 5.983      ;
; 77.295 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[2]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.043     ; 5.983      ;
; 77.300 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[103] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[75]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.024     ; 5.997      ;
; 77.303 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[33]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[11]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 5.983      ;
; 77.304 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[27]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.049     ; 5.968      ;
; 77.306 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[3]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[108] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.045     ; 5.970      ;
; 77.309 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[43]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[107] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.029     ; 5.983      ;
; 77.313 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[20]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.036     ; 5.972      ;
; 77.320 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[97]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[73]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.033     ; 5.968      ;
; 77.320 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[13]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[78]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.052     ; 5.949      ;
; 77.328 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[13]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[86]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 5.958      ;
; 77.331 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[98]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[75]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.043     ; 5.947      ;
; 77.333 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.050     ; 5.938      ;
; 77.335 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[114] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[25]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.036     ; 5.950      ;
; 77.338 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[77]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[29]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.056     ; 5.927      ;
; 77.340 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[112] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[19]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.036     ; 5.945      ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.125 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[1]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.875      ; 2.082      ;
; 0.127 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[2]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.875      ; 2.084      ;
; 0.176 ; counter2[0]                                       ; counter2[0]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.300      ;
; 0.180 ; SEN_FSM.SEN_WAIT                                  ; SEN_FSM.SEN_WAIT                                                                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; SEN_FSM.SEN_CAPTURE                               ; SEN_FSM.SEN_CAPTURE                                                                   ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.185 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[3]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.875      ; 2.142      ;
; 0.187 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[4]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.875      ; 2.144      ;
; 0.245 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[5]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.875      ; 2.202      ;
; 0.247 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[6]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.875      ; 2.204      ;
; 0.250 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[0]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.876      ; 2.208      ;
; 0.275 ; counter2[14]                                      ; counter2[14]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.276 ; counter2[16]                                      ; counter2[16]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.277 ; counter2[13]                                      ; counter2[13]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; counter2[12]                                      ; counter2[12]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; counter2[24]                                      ; counter2[24]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[10]                                      ; counter2[10]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; counter2[4]                                       ; counter2[4]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; counter2[22]                                      ; counter2[22]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[20]                                      ; counter2[20]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[18]                                      ; counter2[18]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[17]                                      ; counter2[17]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[15]                                      ; counter2[15]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[6]                                       ; counter2[6]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; counter2[2]                                       ; counter2[2]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.278 ; counter2[5]                                       ; counter2[5]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; counter2[11]                                      ; counter2[11]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; counter2[23]                                      ; counter2[23]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; counter2[21]                                      ; counter2[21]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; counter2[3]                                       ; counter2[3]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; counter2[9]                                       ; counter2[9]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; counter2[19]                                      ; counter2[19]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; counter2[8]                                       ; counter2[8]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; counter2[7]                                       ; counter2[7]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.281 ; delay[4]                                          ; outReg[4]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.083      ; 0.453      ;
; 0.283 ; delay[1]                                          ; outReg[1]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.083      ; 0.455      ;
; 0.284 ; counter2[1]                                       ; counter2[1]                                                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.400      ;
; 0.284 ; delay[7]                                          ; outReg[7]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.083      ; 0.456      ;
; 0.285 ; delay[3]                                          ; outReg[3]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.083      ; 0.457      ;
; 0.287 ; addr2[15]                                         ; addr2[15]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.403      ;
; 0.288 ; SEN_FSM.SEN_WRAP_UP                               ; SEN_FSM.SEN_WAIT                                                                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter2[27]                                      ; counter2[27]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; counter2[26]                                      ; counter2[26]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; addr2[13]                                         ; addr2[13]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; addr2[5]                                          ; addr2[5]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; addr2[3]                                          ; addr2[3]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; addr2[1]                                          ; addr2[1]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.289 ; addr2[14]                                         ; addr2[14]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; addr2[11]                                         ; addr2[11]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; addr2[9]                                          ; addr2[9]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; addr2[7]                                          ; addr2[7]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; addr2[6]                                          ; addr2[6]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; addr2[2]                                          ; addr2[2]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; counter2[25]                                      ; counter2[25]                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.290 ; addr2[12]                                         ; addr2[12]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; addr2[10]                                         ; addr2[10]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; addr2[8]                                          ; addr2[8]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; addr2[4]                                          ; addr2[4]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.293 ; addr2[5]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.603      ;
; 0.295 ; delay[2]                                          ; outReg[2]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.083      ; 0.467      ;
; 0.296 ; addr2[9]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.606      ;
; 0.298 ; delay[6]                                          ; outReg[6]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.083      ; 0.470      ;
; 0.299 ; addr2[7]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.609      ;
; 0.299 ; addr2[0]                                          ; addr2[0]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.415      ;
; 0.299 ; delay[5]                                          ; outReg[5]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.083      ; 0.471      ;
; 0.303 ; outReg[3]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.305 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[7]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.875      ; 2.262      ;
; 0.307 ; addr2[2]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.617      ;
; 0.307 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[8]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.875      ; 2.264      ;
; 0.311 ; outReg[16]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.317 ; addr2[3]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.627      ;
; 0.324 ; addr2[6]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.634      ;
; 0.326 ; addr2[0]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.636      ;
; 0.335 ; addr2[1]                                          ; altsyncram:data2_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.645      ;
; 0.335 ; addr2[15]                                         ; SEN_FSM.SEN_WRAP_UP                                                                   ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.452      ;
; 0.340 ; outReg[4]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.457      ;
; 0.349 ; outReg[14]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[14]                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.468      ;
; 0.350 ; outReg[9]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.469      ;
; 0.351 ; outReg[17]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.469      ;
; 0.353 ; outReg[10]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.472      ;
; 0.355 ; outReg[5]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.472      ;
; 0.359 ; outReg[12]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]                                           ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.478      ;
; 0.359 ; outReg[7]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.478      ;
; 0.363 ; outReg[8]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.482      ;
; 0.367 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[10]                                                                            ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.875      ; 2.324      ;
; 0.367 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[9]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.875      ; 2.324      ;
; 0.374 ; delay[0]                                          ; outReg[1]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.082      ; 0.545      ;
; 0.376 ; delay[0]                                          ; outReg[2]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.082      ; 0.547      ;
; 0.384 ; SEN_FSM.SEN_CAPTURE                               ; addr2[14]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.499      ;
; 0.384 ; SEN_FSM.SEN_CAPTURE                               ; addr2[13]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.499      ;
; 0.384 ; SEN_FSM.SEN_CAPTURE                               ; addr2[12]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.499      ;
; 0.384 ; SEN_FSM.SEN_CAPTURE                               ; addr2[11]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.499      ;
; 0.384 ; SEN_FSM.SEN_CAPTURE                               ; addr2[10]                                                                             ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.499      ;
; 0.384 ; SEN_FSM.SEN_CAPTURE                               ; addr2[9]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.499      ;
; 0.384 ; SEN_FSM.SEN_CAPTURE                               ; addr2[8]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.499      ;
; 0.384 ; SEN_FSM.SEN_CAPTURE                               ; addr2[7]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.499      ;
; 0.384 ; SEN_FSM.SEN_CAPTURE                               ; addr2[6]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.499      ;
; 0.384 ; SEN_FSM.SEN_CAPTURE                               ; addr2[5]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.499      ;
; 0.384 ; SEN_FSM.SEN_CAPTURE                               ; addr2[4]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.499      ;
; 0.384 ; SEN_FSM.SEN_CAPTURE                               ; addr2[3]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.499      ;
; 0.384 ; SEN_FSM.SEN_CAPTURE                               ; addr2[2]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.499      ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[3]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[21] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[21] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[28] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[28] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS                                           ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS                                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[8]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[6]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; MAIN_FSM.MAIN_SEN_WAIT                                                            ; MAIN_FSM.MAIN_SEN_WAIT                                                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_SM_Main.000                                                      ; uart_rx:uartRX|r_SM_Main.000                                                      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[19] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[19] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[15] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[15] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[21] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[21] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; counter1[0]                                                                       ; counter1[0]                                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[25] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[25] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT                                           ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT                                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[7]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[7]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[16] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[5]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[5]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|BSYrg    ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[19] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[19] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_DV                                                            ; uart_rx:uartRX|r_Rx_DV                                                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[23] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[23] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_Byte[0]                                                       ; uart_rx:uartRX|r_Rx_Byte[0]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[22] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[22] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; EN                                                                                ; EN                                                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[23] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[23] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT                                            ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT                                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[15] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[15] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[17] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[17] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Dvldrg   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_Byte[4]                                                       ; uart_rx:uartRX|r_Rx_Byte[4]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Bit_Index[0]                                                     ; uart_rx:uartRX|r_Bit_Index[0]                                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; MAIN_FSM.MAIN_KEY_WAIT                                                            ; MAIN_FSM.MAIN_KEY_WAIT                                                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[1]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[1]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[1]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[22] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[22] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; MAIN_FSM.MAIN_CT_WAIT                                                             ; MAIN_FSM.MAIN_CT_WAIT                                                             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[20] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_Rx_Byte[5]                                                       ; uart_rx:uartRX|r_Rx_Byte[5]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_tx:uartTX|r_SM_Main.000                                                      ; uart_tx:uartTX|r_SM_Main.000                                                      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[17] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[17] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[4]  ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_Rx_Byte[1]                                                       ; uart_rx:uartRX|r_Rx_Byte[1]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[1]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[1]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[17] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[17] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_Bit_Index[2]                                                     ; uart_rx:uartRX|r_Bit_Index[2]                                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[25] ; AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[25] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Krdy                                                                              ; Krdy                                                                              ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_Bit_Index[1]                                                     ; uart_rx:uartRX|r_Bit_Index[1]                                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT                                           ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT                                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[22] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[22] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[5]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[5]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS                                           ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS                                           ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                                            ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT                                            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Drdy                                                                              ; Drdy                                                                              ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[21] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[21] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AESResetn                                                                         ; AESResetn                                                                         ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[13] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[4]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[8]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[14] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[8]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[8]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[5]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[5]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[28] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[28] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[0]   ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[23] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[23] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_Rx_Byte[6]                                                       ; uart_rx:uartRX|r_Rx_Byte[6]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_Rx_Byte[7]                                                       ; uart_rx:uartRX|r_Rx_Byte[7]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_Rx_Byte[3]                                                       ; uart_rx:uartRX|r_Rx_Byte[3]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[4]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[4]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[12] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_tx:uartTX|r_Bit_Index[0]                                                     ; uart_tx:uartTX|r_Bit_Index[0]                                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[6]  ; AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[6]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[9]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_Rx_Byte[2]                                                       ; uart_rx:uartRX|r_Rx_Byte[2]                                                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[11] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 164.487 ns




+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -8.666   ; 0.125 ; N/A      ; N/A     ; 0.456               ;
;  clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 9.622               ;
;  clock|altpll_component|auto_generated|pll1|clk[0] ; -8.666   ; 0.125 ; N/A      ; N/A     ; 0.456               ;
;  clock|altpll_component|auto_generated|pll1|clk[1] ; 67.787   ; 0.179 ; N/A      ; N/A     ; 41.338              ;
; Design-wide TNS                                    ; -396.799 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock|altpll_component|auto_generated|pll1|clk[0] ; -396.799 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx            ; 3.0-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; c10_resetn              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; tx            ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.89e-09 V                   ; 2.9 V               ; -0.049 V            ; 0.194 V                              ; 0.161 V                              ; 4.65e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 1.89e-09 V                  ; 2.9 V              ; -0.049 V           ; 0.194 V                             ; 0.161 V                             ; 4.65e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.64e-09 V                   ; 2.87 V              ; -0.0254 V           ; 0.201 V                              ; 0.077 V                              ; 4.82e-10 s                  ; 5.69e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.64e-09 V                  ; 2.87 V             ; -0.0254 V          ; 0.201 V                             ; 0.077 V                             ; 4.82e-10 s                 ; 5.69e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.33 V              ; -0.00252 V          ; 0.116 V                              ; 0.051 V                              ; 3.6e-09 s                   ; 3.43e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.33 V             ; -0.00252 V         ; 0.116 V                             ; 0.051 V                             ; 3.6e-09 s                  ; 3.43e-09 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.45e-06 V                   ; 2.83 V              ; -0.0387 V           ; 0.142 V                              ; 0.187 V                              ; 6.63e-10 s                  ; 6.38e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.45e-06 V                  ; 2.83 V             ; -0.0387 V          ; 0.142 V                             ; 0.187 V                             ; 6.63e-10 s                 ; 6.38e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.83e-06 V                   ; 2.82 V              ; -0.0197 V           ; 0.176 V                              ; 0.152 V                              ; 6.98e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.83e-06 V                  ; 2.82 V             ; -0.0197 V          ; 0.176 V                             ; 0.152 V                             ; 6.98e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; tx            ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 3.15 V                       ; 6.77e-09 V                   ; 3.28 V              ; -0.0447 V           ; 0.365 V                              ; 0.085 V                              ; 3.05e-10 s                  ; 3.88e-10 s                  ; No                         ; Yes                        ; 3.15 V                      ; 6.77e-09 V                  ; 3.28 V             ; -0.0447 V          ; 0.365 V                             ; 0.085 V                             ; 3.05e-10 s                 ; 3.88e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.56e-09 V                   ; 3.25 V              ; -0.0382 V           ; 0.171 V                              ; 0.156 V                              ; 4.47e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.15 V                      ; 8.56e-09 V                  ; 3.25 V             ; -0.0382 V          ; 0.171 V                             ; 0.156 V                             ; 4.47e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 478259   ; 128      ; 0        ; 0        ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 1182     ; 0        ; 0        ; 0        ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 253345   ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 478259   ; 128      ; 0        ; 0        ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 1182     ; 0        ; 0        ; 0        ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 253345   ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; clk                                               ; clk                                               ; Base      ; Constrained ;
; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jul 25 18:17:17 2023
Info: Command: quartus_sta CYC10-project -c CYC10-project
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CYC10-project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {clock|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 24 -duty_cycle 50.00 -name {clock|altpll_component|auto_generated|pll1|clk[0]} {clock|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clock|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {clock|altpll_component|auto_generated|pll1|clk[1]} {clock|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.666            -396.799 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    67.787               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.318
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.318               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.417               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.456
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.456               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.876               0.000 clk 
    Info (332119):    41.338               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 162.089 ns
    Info (332114): 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.904
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.904            -275.827 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    69.457               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.260
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.260               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.343               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.517
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.517               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.883               0.000 clk 
    Info (332119):    41.342               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 162.551 ns
    Info (332114): 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.141             -79.372 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    75.432               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.125               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.800
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.800               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.622               0.000 clk 
    Info (332119):    41.393               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 164.487 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4938 megabytes
    Info: Processing ended: Tue Jul 25 18:17:23 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:08


