<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>ADR -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">ADR</h2><p>Compute vector address</p>
      <p class="aml">This instruction optionally sign-extends or zero-extends the least significant 32 bits
of each element from a vector of offsets or indices in the
second source vector, and scales each index by 2, 4, or 8. The scaled indices are then added
to a vector of base addresses from the first source vector,
and the resulting addresses are placed in the destination
vector. This instruction is unpredicated.</p>
      <p class="aml">This instruction is illegal when executed in Streaming SVE mode, unless FEAT_SME_FA64 is implemented and enabled.</p>
    
    <p class="desc">
      It has encodings from 3 classes:
      <a href="#iclass_packed_offsets">Packed offsets</a>
      , 
      <a href="#iclass_unpacked_32_bit_signed_offsets">Unpacked 32-bit signed offsets</a>
       and 
      <a href="#iclass_unpacked_32_bit_unsigned_offsets">Unpacked 32-bit unsigned offsets</a>
    </p>
    <h3 class="classheading"><a id="iclass_packed_offsets"/>Packed offsets<span style="font-size:smaller;"><br/>(FEAT_SVE)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr">sz</td><td class="lr">1</td><td colspan="5" class="lr">Zm</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td colspan="2" class="lr">msz</td><td colspan="5" class="lr">Zn</td><td colspan="5" class="lr">Zd</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="adr_z_az_sd_same_scaled"/><p class="asm-code">ADR  <a href="#Zd" title="Is the name of the destination scalable vector register, encoded in the &quot;Zd&quot; field.">&lt;Zd&gt;</a>.<a href="#T__11" title="Is the size specifier, ">&lt;T&gt;</a>, [<a href="#Zn__3" title="Is the name of the base scalable vector register, encoded in the &quot;Zn&quot; field.">&lt;Zn&gt;</a>.<a href="#T__11" title="Is the size specifier, ">&lt;T&gt;</a>, <a href="#Zm__3" title="Is the name of the offset scalable vector register, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.<a href="#T__11" title="Is the size specifier, ">&lt;T&gt;</a>{, <a href="#mod_LSL" title="Is the index extend and shift specifier, ">&lt;mod&gt;</a> <a href="#amount__12" title="Is the index shift amount, ">&lt;amount&gt;</a>}]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 32 &lt;&lt; UInt(sz);
let n : integer = UInt(Zn);
let m : integer = UInt(Zm);
let d : integer = UInt(Zd);
let osize : integer{} = esize;
let unsigned : boolean = TRUE;
let mbytes : integer{} = 1 &lt;&lt; UInt(msz);</p>
    <h3 class="classheading"><a id="iclass_unpacked_32_bit_signed_offsets"/>Unpacked 32-bit signed offsets<span style="font-size:smaller;"><br/>(FEAT_SVE)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td colspan="5" class="lr">Zm</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td colspan="2" class="lr">msz</td><td colspan="5" class="lr">Zn</td><td colspan="5" class="lr">Zd</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td colspan="2" class="droppedname">opc</td><td/><td colspan="5"/><td colspan="4"/><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="adr_z_az_d_s32_scaled"/><p class="asm-code">ADR  <a href="#Zd" title="Is the name of the destination scalable vector register, encoded in the &quot;Zd&quot; field.">&lt;Zd&gt;</a>.D, [<a href="#Zn__3" title="Is the name of the base scalable vector register, encoded in the &quot;Zn&quot; field.">&lt;Zn&gt;</a>.D, <a href="#Zm__3" title="Is the name of the offset scalable vector register, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.D, SXTW{<a href="#amount__12" title="Is the index shift amount, ">&lt;amount&gt;</a>}]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 64;
let n : integer = UInt(Zn);
let m : integer = UInt(Zm);
let d : integer = UInt(Zd);
let osize : integer{} = 32;
let unsigned : boolean = FALSE;
let mbytes : integer{} = 1 &lt;&lt; UInt(msz);</p>
    <h3 class="classheading"><a id="iclass_unpacked_32_bit_unsigned_offsets"/>Unpacked 32-bit unsigned offsets<span style="font-size:smaller;"><br/>(FEAT_SVE)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr">1</td><td colspan="5" class="lr">Zm</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td colspan="2" class="lr">msz</td><td colspan="5" class="lr">Zn</td><td colspan="5" class="lr">Zd</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td colspan="2" class="droppedname">opc</td><td/><td colspan="5"/><td colspan="4"/><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="adr_z_az_d_u32_scaled"/><p class="asm-code">ADR  <a href="#Zd" title="Is the name of the destination scalable vector register, encoded in the &quot;Zd&quot; field.">&lt;Zd&gt;</a>.D, [<a href="#Zn__3" title="Is the name of the base scalable vector register, encoded in the &quot;Zn&quot; field.">&lt;Zn&gt;</a>.D, <a href="#Zm__3" title="Is the name of the offset scalable vector register, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.D, UXTW{<a href="#amount__12" title="Is the index shift amount, ">&lt;amount&gt;</a>}]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 64;
let n : integer = UInt(Zn);
let m : integer = UInt(Zm);
let d : integer = UInt(Zd);
let osize : integer{} = 32;
let unsigned : boolean = TRUE;
let mbytes : integer{} = 1 &lt;&lt; UInt(msz);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zd&gt;</td><td><a id="Zd"/>
        
          <p class="aml">Is the name of the destination scalable vector register, encoded in the "Zd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T&gt;</td><td><a id="T__11"/>
        <p>Is the size specifier, 
          encoded in
          <q>sz</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">sz</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">S</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">D</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn&gt;</td><td><a id="Zn__3"/>
        
          <p class="aml">Is the name of the base scalable vector register, encoded in the "Zn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zm&gt;</td><td><a id="Zm__3"/>
        
          <p class="aml">Is the name of the offset scalable vector register, encoded in the "Zm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;mod&gt;</td><td><a id="mod_LSL"/>
        <p>Is the index extend and shift specifier, 
          encoded in
          <q>msz</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">msz</th>
                <th class="symbol">&lt;mod&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">[absent]</td>
              </tr>
              <tr>
                <td class="bitfield">x1</td>
                <td class="symbol">LSL</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">LSL</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;amount&gt;</td><td><a id="amount__12"/>
        <p>Is the index shift amount, 
          encoded in
          <q>msz</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">msz</th>
                <th class="symbol">&lt;amount&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">[absent]</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">#1</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">#2</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="symbol">#3</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckNonStreamingSVEEnabled();
let VL : integer{} = CurrentVL();
let elements : integer = VL DIV esize;
let base : bits(VL) = Z{}(n);
let offs : bits(VL) = Z{}(m);
var result : bits(VL);

for e = 0 to elements-1 do
    let addr : bits(esize) = base[e*:esize];
    let offselt : bits(osize) = offs[e*:esize][osize-1:0];
    let offset : integer = if unsigned then UInt(offselt) else SInt(offselt);
    result[e*:esize] = addr + (offset * mbytes);
end;

<a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(d) = result;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
