#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Apr 15 18:26:07 2023
# Process ID: 24904
# Current directory: C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21808 C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.xpr
# Log file: C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/vivado.log
# Journal file: C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster\vivado.jou
# Running On: Vamsi, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16832 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1709.660 ; gain = 304.676
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sources_1/new/CU.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/vamsi/OneDrive/Desktop/VHDL/D_flipflop_16/D_flipflop_16.srcs/sources_1/new/D_flipflop.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Mini_Cluster
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2714.445 ; gain = 417.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:45]
ERROR: [Synth 8-690] width mismatch in assignment; target has 3 bits, source has 12 bits [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:61]
ERROR: [Synth 8-285] failed synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2790.949 ; gain = 494.008
---------------------------------------------------------------------------------
RTL Elaboration failed
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mini_Cluster'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mini_Cluster' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mini_Cluster_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'D_flipflop'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mini_Cluster_behav xil_defaultlib.Mini_Cluster -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mini_Cluster_behav xil_defaultlib.Mini_Cluster -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.mini_cluster
Built simulation snapshot Mini_Cluster_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mini_Cluster_behav -key {Behavioral:sim_1:Functional:Mini_Cluster} -tclbatch {Mini_Cluster.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mini_Cluster.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mini_Cluster_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.883 ; gain = 37.777
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd w ]
add_files C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mini_Cluster'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mini_Cluster' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mini_Cluster_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mini_Cluster_behav xil_defaultlib.Mini_Cluster -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mini_Cluster_behav xil_defaultlib.Mini_Cluster -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.mini_cluster
Built simulation snapshot Mini_Cluster_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mini_Cluster_behav -key {Behavioral:sim_1:Functional:Mini_Cluster} -tclbatch {Mini_Cluster.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mini_Cluster.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mini_Cluster_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 0 fs : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2840.773 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.391 ; gain = 4.617
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Cluster_tb
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.391 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-9704] library 'std' is mapped to 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/vhdl/latest_verific_pkgs/1993/vdbs/std' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:24]
ERROR: [Synth 8-4169] error in use clause: package 'env' not found in library 'std' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:24]
INFO: [Synth 8-11252] unit 'cluster_tb' is ignored due to previous errors [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:36]
INFO: [Synth 8-10443] VHDL file 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd' is ignored due to errors
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2845.391 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Cluster_tb
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2857.324 ; gain = 11.934
---------------------------------------------------------------------------------
ERROR: [Synth 8-9704] library 'std' is mapped to 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/vhdl/latest_verific_pkgs/1993/vdbs/std' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:24]
ERROR: [Synth 8-4169] error in use clause: package 'env' not found in library 'std' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:24]
INFO: [Synth 8-11252] unit 'cluster_tb' is ignored due to previous errors [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:36]
INFO: [Synth 8-10443] VHDL file 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd' is ignored due to errors
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2857.324 ; gain = 11.934
---------------------------------------------------------------------------------
RTL Elaboration failed
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Cluster_tb
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2860.520 ; gain = 3.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Cluster_tb' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:38]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:45]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:66]
WARNING: [Synth 8-614] signal 'Ys' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:45]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Cluster_tb' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:38]
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[9] in module Mini_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[3] in module Mini_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[2] in module Mini_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[1] in module Mini_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[0] in module Mini_Cluster is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2860.520 ; gain = 3.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2866.227 ; gain = 8.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2866.227 ; gain = 8.902
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2866.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3000.465 ; gain = 143.141
12 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3000.465 ; gain = 143.141
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3063.625 ; gain = 55.285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Cluster_tb' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:38]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:45]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:66]
WARNING: [Synth 8-614] signal 'Ys' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:45]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Cluster_tb' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:38]
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[9] in module Mini_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[3] in module Mini_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[2] in module Mini_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[1] in module Mini_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[0] in module Mini_Cluster is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.453 ; gain = 139.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.375 ; gain = 157.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.375 ; gain = 157.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3179.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3179.832 ; gain = 171.492
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3179.832 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3179.832 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 32 elements; expected 33 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3179.832 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3179.832 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3179.832 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3179.832 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd
update_compile_order -fileset sources_1
import_files -force -norecurse C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sources_1/new/CU.vhd
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3179.832 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd
import_files -force -norecurse C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sources_1/new/CU.vhd
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3179.832 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
import_files -force -norecurse C:/Users/vamsi/OneDrive/Desktop/VHDL/D_flipflop_16/D_flipflop_16.srcs/sources_1/new/D_flipflop.vhd
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3179.832 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Cluster_tb
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3179.832 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Cluster_tb' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:38]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:45]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:45]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Cluster_tb' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:38]
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3179.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3179.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3179.832 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3179.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3188.461 ; gain = 8.629
12 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3188.461 ; gain = 8.629
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3200.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3205.855 ; gain = 5.426
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3206.250 ; gain = 0.395
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8944] expression has 8 elements; formal 'output' expects 32 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3206.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3218.980 ; gain = 12.730
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3218.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
ERROR: [VRFC 10-4982] syntax error near 'for' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:84]
ERROR: [VRFC 10-2989] 'next_cl' is not declared [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:86]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:45]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3233.242 ; gain = 10.520
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3239.691 ; gain = 6.449
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
ERROR: [VRFC 10-3214] character 'z' is not in element type 'std_ulogic' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:76]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
ERROR: [VRFC 10-3214] character 'z' is not in element type 'std_ulogic' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:76]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3244.980 ; gain = 5.289
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3250.281 ; gain = 5.301
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\imports\new\D_flipflop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Cluster\Cluster.srcs\sources_1\new\Cluster.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3257.672 ; gain = 7.391
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3262.875 ; gain = 5.203
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3265.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Cluster_tb' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:38]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:45]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:45]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Cluster_tb' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:38]
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3274.758 ; gain = 9.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3299.660 ; gain = 34.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3299.660 ; gain = 34.039
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3314.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3314.066 ; gain = 48.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 32 elements, right array has 16 elements
Time: 0 ps  Iteration: 0  Process: /Cluster_tb/Cluster/line__85
  File: C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd

HDL Line: C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:85
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3318.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3318.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
ERROR: [VRFC 10-724] found '0' definitions of operator "*", cannot determine exact overloaded matching definition for "*" [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:93]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:47]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3331.316 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3331.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3331.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3331.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3331.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3331.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 16 elements; expected 32 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:99]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8944] expression has 32 elements; formal 'output' expects 16 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8944] expression has 32 elements; formal 'output' expects 16 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8944] expression has 32 elements; formal 'output' expects 16 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3331.316 ; gain = 0.000
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project Mega_cluster C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
file mkdir C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new
set_property target_language VHDL [current_project]
close [ open C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd w ]
add_files C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd
update_compile_order -fileset sources_1
current_project Cluster
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 32 elements; expected 33 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 32 elements; expected 33 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3331.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3331.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3331.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
ERROR: [VRFC 10-3214] character ' ' is not in element type 'std_ulogic' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:53]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd:38]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3331.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cluster_tb_behav xil_defaultlib.Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.cluster_tb
Built simulation snapshot Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cluster_tb_behav -key {Behavioral:sim_1:Functional:Cluster_tb} -tclbatch {Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3331.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project Mega_cluster
current_project Cluster
close_project
add_files -fileset constrs_1 -norecurse {C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sources_1/new/CU.vhd C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd}
import_files -fileset constrs_1 {C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sources_1/new/CU.vhd C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd}
import_files -norecurse C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/constrs_1/imports/Project2/CU/CU.srcs/sources_1/new/CU.vhd] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/constrs_1/imports/Project2/CU/CU.srcs/sources_1/new/CU.vhd
export_ip_user_files -of_objects  [get_files C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/constrs_1/imports/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/constrs_1/imports/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd
export_ip_user_files -of_objects  [get_files C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/constrs_1/imports/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/constrs_1/imports/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster.vhd
import_files -norecurse {C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/CU.vhd C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/imports/new/D_flipflop.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd w ]
add_files -fileset sim_1 C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'D_flipflop'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8944] expression has 16 elements; formal 'output' expects 32 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mega_cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 32 elements; expected 40 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mega_cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 16 elements; expected 8 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:64]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mega_cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3331.316 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8944] expression has 16 elements; formal 'output' expects 8 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:53]
ERROR: [VRFC 10-921] index value 31 is out of range 15 downto 0 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:53]
ERROR: [VRFC 10-9238] not all partial formals of 'output' have actuals [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:53]
ERROR: [VRFC 10-974] left bound value <31> of slice is out of range [15:0] of array [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:53]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mega_cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8944] expression has 32 elements; formal 'output' expects 40 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mega_cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-921] index value 39 is out of range 15 downto 0 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:53]
ERROR: [VRFC 10-9238] not all partial formals of 'output' have actuals [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:53]
ERROR: [VRFC 10-974] left bound value <39> of slice is out of range [15:0] of array [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:53]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mega_cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3331.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3331.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3331.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8944] expression has 16 elements; formal 'output' expects 32 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mega_cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3331.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3331.316 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Mega_Cluster
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3331.316 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mega_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Mega_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:42]
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[39] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[38] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[37] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[36] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[35] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[34] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[33] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[32] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[23] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[22] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[21] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[20] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[19] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[18] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[17] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[16] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[15] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[14] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[13] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[12] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[11] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[10] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[9] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[8] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[7] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[6] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[5] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[4] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[3] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[2] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[1] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[0] driven by constant 1
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3331.316 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3331.316 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3331.316 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3331.316 ; gain = 0.000
WARNING: [Netlist 29-1115] Found multi-term driver net: <const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: <const1>.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3376.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3385.656 ; gain = 54.340
12 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3385.656 ; gain = 54.340
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project Giga_Cluster C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
file mkdir C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new
set_property target_language VHDL [current_project]
close [ open C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd w ]
add_files C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd
update_compile_order -fileset sources_1
current_project Mega_cluster
update_compile_order -fileset sources_1
current_project Giga_Cluster
current_project Mega_cluster
update_compile_order -fileset sources_1
current_project Giga_Cluster
import_files -norecurse {C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Mega_cluster\Mega_cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Mega_cluster\Mega_cluster.srcs\sources_1\new\Mega_Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Mega_cluster\Mega_cluster.srcs\sources_1\imports\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Mega_cluster\Mega_cluster.srcs\sim_1\new\Mega_Cluster_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Mega_cluster\Mega_cluster.srcs\sources_1\imports\new\CU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Mega_cluster\Mega_cluster.srcs\sources_1\new\Mega_Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Mega_cluster\Mega_cluster.srcs\sources_1\imports\new\Cluster.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Mega_cluster\Mega_cluster.srcs\sim_1\new\Mega_Cluster_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project Mega_cluster
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3438.547 ; gain = 38.344
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3438.676 ; gain = 0.129
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3438.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3438.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3438.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3438.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3438.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3438.676 ; gain = 0.000
current_project Giga_Cluster
export_ip_user_files -of_objects  [get_files C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/sources_1/new/Mega_Cluster.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/sources_1/new/Mega_Cluster.vhd
update_compile_order -fileset sources_1
current_project Mega_cluster
current_project Giga_Cluster
update_compile_order -fileset sources_1
current_project Mega_cluster
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3438.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 18:27:34 2023...
