\doxysection{Parametric\+Dram\+Directory\+MSI\+::Hash\+Table\+PTW Class Reference}
\label{classParametricDramDirectoryMSI_1_1HashTablePTW}\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}


{\ttfamily \#include $<$hashtable\+\_\+baseline.\+h$>$}



Inheritance diagram for Parametric\+Dram\+Directory\+MSI\+::Hash\+Table\+PTW\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=187pt]{classParametricDramDirectoryMSI_1_1HashTablePTW__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for Parametric\+Dram\+Directory\+MSI\+::Hash\+Table\+PTW\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1HashTablePTW__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ entry}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
int \textbf{ hash\+\_\+function} (\textbf{ Int\+Ptr} address)
\item 
\textbf{ Hash\+Table\+PTW} (int \textbf{ table\+\_\+size\+\_\+in\+\_\+bits}, int \textbf{ small\+\_\+page\+\_\+size\+\_\+in\+\_\+bits}, int big\+\_\+page\+\_\+size\+\_\+in\+\_\+bits, int \+\_\+small\+\_\+page\+\_\+percentage, \textbf{ Core} $\ast$\+\_\+core, \textbf{ Shmem\+Perf\+Model} $\ast$\+\_\+m\+\_\+shmem\+\_\+perf\+\_\+model, \textbf{ PWC} $\ast$\textbf{ pwc}, bool pwc\+\_\+enabled)
\item 
\textbf{ Subsecond\+Time} \textbf{ init\+\_\+walk} (\textbf{ Int\+Ptr} \textbf{ eip}, \textbf{ Int\+Ptr} address, \textbf{ Utopia\+Cache} $\ast$shadow\+\_\+cache, \textbf{ Cache\+Cntlr} $\ast$\textbf{ cache}, \textbf{ Core\+::lock\+\_\+signal\+\_\+t} \textbf{ lock\+\_\+signal}, \textbf{ Byte} $\ast$\+\_\+data\+\_\+buf, \textbf{ UInt32} \+\_\+data\+\_\+length, bool \textbf{ modeled}, bool \textbf{ count})
\item 
int \textbf{ init\+\_\+walk\+\_\+functional} (\textbf{ Int\+Ptr} address)
\item 
int \textbf{ handle\+\_\+page\+\_\+fault} (\textbf{ Int\+Ptr} address, int hash\+\_\+function\+\_\+result\+\_\+4\+KB, int hash\+\_\+function\+\_\+result\+\_\+2\+MB)
\item 
bool \textbf{ is\+Page\+Fault} (\textbf{ Int\+Ptr} address)
\item 
\textbf{ Subsecond\+Time} \textbf{ access\+\_\+cache} (\textbf{ Int\+Ptr} \textbf{ eip}, \textbf{ Int\+Ptr} address, \textbf{ Utopia\+Cache} $\ast$shadow\+\_\+cache, \textbf{ Cache\+Cntlr} $\ast$\textbf{ cache}, \textbf{ Core\+::lock\+\_\+signal\+\_\+t} \textbf{ lock\+\_\+signal}, \textbf{ Byte} $\ast$\+\_\+data\+\_\+buf, \textbf{ UInt32} \+\_\+data\+\_\+length, bool \textbf{ modeled}, bool \textbf{ count})
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker}}
\begin{DoxyCompactItemize}
\item 
std\+::unordered\+\_\+map$<$ \textbf{ Int\+Ptr}, long int $>$ \textbf{ get\+Ptw\+Heatmap} ()
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ get\+Shmem\+Perf\+Model} ()
\item 
\textbf{ Page\+Table\+Walker} (int \textbf{ core\+\_\+id}, int pagesize, \textbf{ Shmem\+Perf\+Model} $\ast$\textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}, \textbf{ PWC} $\ast$\textbf{ pwc}, bool pwc\+\_\+enabled)
\item 
void \textbf{ set\+Nuca\+Cache} (\textbf{ Nuca\+Cache} $\ast$nuca2)
\item 
virtual void \textbf{ set\+Memory\+Manager} (\textbf{ Memory\+Manager} $\ast$\+\_\+mem\+\_\+manager)
\item 
void \textbf{ track\+\_\+per\+\_\+page\+\_\+ptw\+\_\+latency} (int \textbf{ vpn}, \textbf{ Subsecond\+Time} \textbf{ current\+\_\+lat})
\item 
int \textbf{ allocate\+\_\+page\+\_\+size} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\textbf{ entry} $\ast$ \textbf{ small\+\_\+page\+\_\+table}
\item 
\textbf{ entry} $\ast$ \textbf{ large\+\_\+page\+\_\+table}
\item 
\textbf{ Core} $\ast$ \textbf{ core}
\item 
\textbf{ Cache\+Cntlr} $\ast$ \textbf{ cache}
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}
\item 
int \textbf{ table\+\_\+size\+\_\+in\+\_\+bits}
\item 
int \textbf{ small\+\_\+page\+\_\+size\+\_\+in\+\_\+bits}
\item 
int \textbf{ large\+\_\+page\+\_\+size\+\_\+in\+\_\+bits}
\item 
int \textbf{ small\+\_\+page\+\_\+percentage}
\item 
\textbf{ UInt64} \textbf{ page\+\_\+table\+\_\+walks}
\item 
\textbf{ UInt64} \textbf{ pagefaults\+\_\+2\+MB}
\item 
\textbf{ UInt64} \textbf{ pagefaults\+\_\+4\+KB}
\item 
\textbf{ UInt64} \textbf{ chain\+\_\+per\+\_\+entry\+\_\+4\+KB}
\item 
\textbf{ UInt64} \textbf{ chain\+\_\+per\+\_\+entry\+\_\+2\+MB}
\item 
\textbf{ UInt64} \textbf{ num\+\_\+accesses\+\_\+4\+KB}
\item 
\textbf{ UInt64} \textbf{ num\+\_\+accesses\+\_\+2\+MB}
\item 
\textbf{ Subsecond\+Time} \textbf{ total\+\_\+latency\+\_\+4\+KB}
\item 
\textbf{ Subsecond\+Time} \textbf{ total\+\_\+latency\+\_\+2\+MB}
\item 
\textbf{ Subsecond\+Time} \textbf{ total\+\_\+latency\+\_\+page\+\_\+fault}
\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Public Attributes inherited from \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker}}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\textbf{ UInt64} \textbf{ page\_walks}\\
\>\textbf{ UInt64} \textbf{ number\_of\_2MB\_pages}\\
\} \textbf{ stats}\\

\end{tabbing}\end{DoxyCompactItemize}
\doxysubsection*{Protected Attributes inherited from \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker}}
\begin{DoxyCompactItemize}
\item 
std\+::unordered\+\_\+map$<$ int, \textbf{ Int\+Ptr} $>$ \textbf{ PML4\+\_\+table}
\item 
std\+::unordered\+\_\+map$<$ std\+::pair$<$ int, \textbf{ Int\+Ptr} $>$, \textbf{ Int\+Ptr}, \textbf{ hash\+\_\+pair} $>$ \textbf{ PDPE\+\_\+table}
\item 
std\+::unordered\+\_\+map$<$ std\+::tuple$<$ int, \textbf{ Int\+Ptr}, \textbf{ Int\+Ptr} $>$, \textbf{ Int\+Ptr}, \textbf{ hash\+\_\+tuple3} $>$ \textbf{ PD\+\_\+table}
\item 
std\+::unordered\+\_\+map$<$ std\+::tuple$<$ int, \textbf{ Int\+Ptr}, \textbf{ Int\+Ptr}, \textbf{ Int\+Ptr} $>$, \textbf{ Int\+Ptr}, \textbf{ hash\+\_\+tuple4} $>$ \textbf{ PT\+\_\+table}
\item 
\textbf{ Int\+Ptr} \textbf{ CR3}
\item 
int \textbf{ data\+\_\+size}
\item 
\textbf{ Cache\+Cntlr} $\ast$ \textbf{ cache}
\item 
int \textbf{ page\+\_\+size}
\item 
\textbf{ PWC} $\ast$ \textbf{ pwc}
\item 
bool \textbf{ page\+\_\+walk\+\_\+cache\+\_\+enabled}
\item 
\textbf{ Byte} $\ast$ \textbf{ data\+\_\+buf}
\item 
\textbf{ UInt32} \textbf{ data\+\_\+length}
\item 
bool \textbf{ modeled}
\item 
bool \textbf{ count}
\item 
\textbf{ Int\+Ptr} \textbf{ vpn}
\item 
\textbf{ Nuca\+Cache} $\ast$ \textbf{ nuca}
\item 
\textbf{ Subsecond\+Time} \textbf{ current\+\_\+lat}
\item 
int \textbf{ core\+\_\+id}
\item 
\textbf{ Core\+::lock\+\_\+signal\+\_\+t} \textbf{ lock\+\_\+signal}
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}
\item 
\textbf{ Subsecond\+Time} \textbf{ latency}
\item 
std\+::uniform\+\_\+int\+\_\+distribution$<$ long long int $>$ \textbf{ uni}
\item 
std\+::unordered\+\_\+map$<$ \textbf{ Int\+Ptr}, long int $>$ \textbf{ per\+\_\+page\+\_\+ptw\+\_\+latency}
\item 
int $\ast$ \textbf{ ptw\+\_\+latency\+\_\+heatmap}
\item 
\textbf{ Int\+Ptr} \textbf{ eip}
\item 
\textbf{ Memory\+Manager} $\ast$ \textbf{ mem\+\_\+manager}
\end{DoxyCompactItemize}
\doxysubsection*{Static Protected Attributes inherited from \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker}}
\begin{DoxyCompactItemize}
\item 
static int \textbf{ counter} = 0
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 12} of file \textbf{ hashtable\+\_\+baseline.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!HashTablePTW@{HashTablePTW}}
\index{HashTablePTW@{HashTablePTW}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{HashTablePTW()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_a777ed6676add1a05b4fbb9b7f95084d8} 
Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::\+Hash\+Table\+PTW (\begin{DoxyParamCaption}\item[{int}]{table\+\_\+size\+\_\+in\+\_\+bits}{, }\item[{int}]{small\+\_\+page\+\_\+size\+\_\+in\+\_\+bits}{, }\item[{int}]{big\+\_\+page\+\_\+size\+\_\+in\+\_\+bits}{, }\item[{int}]{\+\_\+small\+\_\+page\+\_\+percentage}{, }\item[{\textbf{ Core} $\ast$}]{\+\_\+core}{, }\item[{\textbf{ Shmem\+Perf\+Model} $\ast$}]{\+\_\+m\+\_\+shmem\+\_\+perf\+\_\+model}{, }\item[{\textbf{ PWC} $\ast$}]{pwc}{, }\item[{bool}]{pwc\+\_\+enabled}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 19} of file \textbf{ hashtable\+\_\+baseline.\+cc}.



References \textbf{ chain\+\_\+per\+\_\+entry\+\_\+2\+MB}, \textbf{ chain\+\_\+per\+\_\+entry\+\_\+4\+KB}, \textbf{ core}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::entry\+::empty}, \textbf{ Core\+::get\+Id()}, \textbf{ large\+\_\+page\+\_\+size\+\_\+in\+\_\+bits}, \textbf{ large\+\_\+page\+\_\+table}, \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::entry\+::next\+\_\+entry}, \textbf{ num\+\_\+accesses\+\_\+2\+MB}, \textbf{ num\+\_\+accesses\+\_\+4\+KB}, \textbf{ page\+\_\+table\+\_\+walks}, \textbf{ pagefaults\+\_\+2\+MB}, \textbf{ pagefaults\+\_\+4\+KB}, \textbf{ register\+Stats\+Metric()}, \textbf{ small\+\_\+page\+\_\+percentage}, \textbf{ small\+\_\+page\+\_\+size\+\_\+in\+\_\+bits}, \textbf{ small\+\_\+page\+\_\+table}, \textbf{ table\+\_\+size\+\_\+in\+\_\+bits}, \textbf{ total\+\_\+latency\+\_\+2\+MB}, \textbf{ total\+\_\+latency\+\_\+4\+KB}, \textbf{ total\+\_\+latency\+\_\+page\+\_\+fault}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::entry\+::vpn}, and \textbf{ Subsecond\+Time\+::\+Zero()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1HashTablePTW_a777ed6676add1a05b4fbb9b7f95084d8_cgraph}
\end{center}
\end{figure}


\doxysubsection{Member Function Documentation}
\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!access\_cache@{access\_cache}}
\index{access\_cache@{access\_cache}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{access\_cache()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_a7b1241081a6664ca8ea1871cc31a272c} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::access\+\_\+cache (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{eip}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Utopia\+Cache} $\ast$}]{shadow\+\_\+cache}{, }\item[{\textbf{ Cache\+Cntlr} $\ast$}]{cache}{, }\item[{\textbf{ Core\+::lock\+\_\+signal\+\_\+t}}]{lock\+\_\+signal}{, }\item[{\textbf{ Byte} $\ast$}]{\+\_\+data\+\_\+buf}{, }\item[{\textbf{ UInt32}}]{\+\_\+data\+\_\+length}{, }\item[{bool}]{modeled}{, }\item[{bool}]{count}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 82} of file \textbf{ hashtable\+\_\+baseline.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ cache}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::count}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::data\+\_\+buf}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::data\+\_\+length}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::eip}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::get\+Shmem\+Perf\+Model()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::lock\+\_\+signal}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::mem\+\_\+manager}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::modeled}, \textbf{ Cache\+Block\+Info\+::\+PAGE\+\_\+\+TABLE}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::process\+Mem\+Op\+From\+Core()}, \textbf{ Core\+::\+READ}, \textbf{ Shmem\+Perf\+Model\+::set\+Elapsed\+Time()}, \textbf{ t\+\_\+start}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::tag\+Caches\+Block\+Type()}, and \textbf{ Subsecond\+Time\+::\+Zero()}.



Referenced by \textbf{ init\+\_\+walk()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1HashTablePTW_a7b1241081a6664ca8ea1871cc31a272c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1HashTablePTW_a7b1241081a6664ca8ea1871cc31a272c_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!handle\_page\_fault@{handle\_page\_fault}}
\index{handle\_page\_fault@{handle\_page\_fault}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{handle\_page\_fault()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_af47ec5758f0a1bcca6d2dfbe722f1210} 
int Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::handle\+\_\+page\+\_\+fault (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{int}]{hash\+\_\+function\+\_\+result\+\_\+4\+KB}{, }\item[{int}]{hash\+\_\+function\+\_\+result\+\_\+2\+MB}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 107} of file \textbf{ hashtable\+\_\+baseline.\+cc}.



References \textbf{ chain\+\_\+per\+\_\+entry\+\_\+2\+MB}, \textbf{ chain\+\_\+per\+\_\+entry\+\_\+4\+KB}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::entry\+::empty}, \textbf{ large\+\_\+page\+\_\+size\+\_\+in\+\_\+bits}, \textbf{ large\+\_\+page\+\_\+table}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::entry\+::next\+\_\+entry}, \textbf{ pagefaults\+\_\+2\+MB}, \textbf{ pagefaults\+\_\+4\+KB}, \textbf{ small\+\_\+page\+\_\+percentage}, \textbf{ small\+\_\+page\+\_\+size\+\_\+in\+\_\+bits}, \textbf{ small\+\_\+page\+\_\+table}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::entry\+::vpn}.



Referenced by \textbf{ init\+\_\+walk()}, and \textbf{ init\+\_\+walk\+\_\+functional()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1HashTablePTW_af47ec5758f0a1bcca6d2dfbe722f1210_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!hash\_function@{hash\_function}}
\index{hash\_function@{hash\_function}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{hash\_function()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_ab97a59ccfef2602d1e89d204a93f82c1} 
int Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::hash\+\_\+function (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 72} of file \textbf{ hashtable\+\_\+baseline.\+cc}.



References \textbf{ City\+Hash64()}, and \textbf{ table\+\_\+size\+\_\+in\+\_\+bits}.



Referenced by \textbf{ init\+\_\+walk()}, \textbf{ init\+\_\+walk\+\_\+functional()}, and \textbf{ is\+Page\+Fault()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1HashTablePTW_ab97a59ccfef2602d1e89d204a93f82c1_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1HashTablePTW_ab97a59ccfef2602d1e89d204a93f82c1_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!init\_walk@{init\_walk}}
\index{init\_walk@{init\_walk}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{init\_walk()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_ab164f4273639cd4a49536bcc60428ff0} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::init\+\_\+walk (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{eip}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Utopia\+Cache} $\ast$}]{shadow\+\_\+cache}{, }\item[{\textbf{ Cache\+Cntlr} $\ast$}]{cache}{, }\item[{\textbf{ Core\+::lock\+\_\+signal\+\_\+t}}]{lock\+\_\+signal}{, }\item[{\textbf{ Byte} $\ast$}]{\+\_\+data\+\_\+buf}{, }\item[{\textbf{ UInt32}}]{\+\_\+data\+\_\+length}{, }\item[{bool}]{modeled}{, }\item[{bool}]{count}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Reimplemented from \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker} \doxyref{}{p.}{classParametricDramDirectoryMSI_1_1PageTableWalker_a62fbaadc53d23b906687dbfb69a5e8c3}.



Definition at line \textbf{ 156} of file \textbf{ hashtable\+\_\+baseline.\+cc}.



References \textbf{ access\+\_\+cache()}, \textbf{ cache}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::count}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::eip}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::entry\+::empty}, \textbf{ handle\+\_\+page\+\_\+fault()}, \textbf{ hash\+\_\+function()}, \textbf{ large\+\_\+page\+\_\+size\+\_\+in\+\_\+bits}, \textbf{ large\+\_\+page\+\_\+table}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::lock\+\_\+signal}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::modeled}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::entry\+::next\+\_\+entry}, \textbf{ num\+\_\+accesses\+\_\+2\+MB}, \textbf{ num\+\_\+accesses\+\_\+4\+KB}, \textbf{ page\+\_\+table\+\_\+walks}, \textbf{ small\+\_\+page\+\_\+size\+\_\+in\+\_\+bits}, \textbf{ small\+\_\+page\+\_\+table}, \textbf{ total\+\_\+latency\+\_\+2\+MB}, \textbf{ total\+\_\+latency\+\_\+4\+KB}, \textbf{ total\+\_\+latency\+\_\+page\+\_\+fault}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::entry\+::vpn}, and \textbf{ Subsecond\+Time\+::\+Zero()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1HashTablePTW_ab164f4273639cd4a49536bcc60428ff0_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!init\_walk\_functional@{init\_walk\_functional}}
\index{init\_walk\_functional@{init\_walk\_functional}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{init\_walk\_functional()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_a13b3f57232ab9e995da85b8aea232d39} 
int Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::init\+\_\+walk\+\_\+functional (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Implements \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker} \doxyref{}{p.}{classParametricDramDirectoryMSI_1_1PageTableWalker_a65f57623a0efd6b80a3bbdecfba310e0}.



Definition at line \textbf{ 294} of file \textbf{ hashtable\+\_\+baseline.\+cc}.



References \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::entry\+::empty}, \textbf{ handle\+\_\+page\+\_\+fault()}, \textbf{ hash\+\_\+function()}, \textbf{ large\+\_\+page\+\_\+size\+\_\+in\+\_\+bits}, \textbf{ large\+\_\+page\+\_\+table}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::entry\+::next\+\_\+entry}, \textbf{ small\+\_\+page\+\_\+size\+\_\+in\+\_\+bits}, \textbf{ small\+\_\+page\+\_\+table}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::entry\+::vpn}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1HashTablePTW_a13b3f57232ab9e995da85b8aea232d39_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!isPageFault@{isPageFault}}
\index{isPageFault@{isPageFault}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{isPageFault()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_ad7dde7a88e3c0c6a5536dcf4a2aba70c} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::is\+Page\+Fault (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Implements \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker} \doxyref{}{p.}{classParametricDramDirectoryMSI_1_1PageTableWalker_a145a08e1739acb369be981ca6aa8ead6}.



Definition at line \textbf{ 244} of file \textbf{ hashtable\+\_\+baseline.\+cc}.



References \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::entry\+::empty}, \textbf{ hash\+\_\+function()}, \textbf{ large\+\_\+page\+\_\+size\+\_\+in\+\_\+bits}, \textbf{ large\+\_\+page\+\_\+table}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::entry\+::next\+\_\+entry}, \textbf{ small\+\_\+page\+\_\+size\+\_\+in\+\_\+bits}, \textbf{ small\+\_\+page\+\_\+table}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::entry\+::vpn}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1HashTablePTW_ad7dde7a88e3c0c6a5536dcf4a2aba70c_cgraph}
\end{center}
\end{figure}


\doxysubsection{Member Data Documentation}
\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!cache@{cache}}
\index{cache@{cache}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{cache}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_a4bbfb5cf165725aad2fbdd72a900d2a7} 
\textbf{ Cache\+Cntlr}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 22} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ access\+\_\+cache()}, and \textbf{ init\+\_\+walk()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!chain\_per\_entry\_2MB@{chain\_per\_entry\_2MB}}
\index{chain\_per\_entry\_2MB@{chain\_per\_entry\_2MB}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{chain\_per\_entry\_2MB}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_a5731d8f3b0de330fb7fa23046beb4b48} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::chain\+\_\+per\+\_\+entry\+\_\+2\+MB\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 35} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ handle\+\_\+page\+\_\+fault()}, and \textbf{ Hash\+Table\+PTW()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!chain\_per\_entry\_4KB@{chain\_per\_entry\_4KB}}
\index{chain\_per\_entry\_4KB@{chain\_per\_entry\_4KB}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{chain\_per\_entry\_4KB}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_a16fe52b4acd370804f3e99307d52e26b} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::chain\+\_\+per\+\_\+entry\+\_\+4\+KB\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 34} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ handle\+\_\+page\+\_\+fault()}, and \textbf{ Hash\+Table\+PTW()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!core@{core}}
\index{core@{core}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{core}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_ae61883207b77088290aec82d0b1ebbcc} 
\textbf{ Core}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::core\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 21} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ Hash\+Table\+PTW()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!large\_page\_size\_in\_bits@{large\_page\_size\_in\_bits}}
\index{large\_page\_size\_in\_bits@{large\_page\_size\_in\_bits}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{large\_page\_size\_in\_bits}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_ab4903440d7eb1e458fd54a535054d03d} 
int Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::large\+\_\+page\+\_\+size\+\_\+in\+\_\+bits\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 26} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ handle\+\_\+page\+\_\+fault()}, \textbf{ Hash\+Table\+PTW()}, \textbf{ init\+\_\+walk()}, \textbf{ init\+\_\+walk\+\_\+functional()}, and \textbf{ is\+Page\+Fault()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!large\_page\_table@{large\_page\_table}}
\index{large\_page\_table@{large\_page\_table}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{large\_page\_table}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_a7bc434cf9bf12f16aad8f1e2f5278a70} 
\textbf{ entry}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::large\+\_\+page\+\_\+table\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 20} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ handle\+\_\+page\+\_\+fault()}, \textbf{ Hash\+Table\+PTW()}, \textbf{ init\+\_\+walk()}, \textbf{ init\+\_\+walk\+\_\+functional()}, and \textbf{ is\+Page\+Fault()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!m\_shmem\_perf\_model@{m\_shmem\_perf\_model}}
\index{m\_shmem\_perf\_model@{m\_shmem\_perf\_model}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{m\_shmem\_perf\_model}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_a083e4d507bcdcf7c454f36a497fa5fd3} 
\textbf{ Shmem\+Perf\+Model}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::m\+\_\+shmem\+\_\+perf\+\_\+model\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 23} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ Hash\+Table\+PTW()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!num\_accesses\_2MB@{num\_accesses\_2MB}}
\index{num\_accesses\_2MB@{num\_accesses\_2MB}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{num\_accesses\_2MB}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_a71b33b2510b9f0f73afdbc014f3cb360} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::num\+\_\+accesses\+\_\+2\+MB\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 37} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ Hash\+Table\+PTW()}, and \textbf{ init\+\_\+walk()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!num\_accesses\_4KB@{num\_accesses\_4KB}}
\index{num\_accesses\_4KB@{num\_accesses\_4KB}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{num\_accesses\_4KB}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_aa27325c388f28da01372bb0a7560259a} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::num\+\_\+accesses\+\_\+4\+KB\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 36} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ Hash\+Table\+PTW()}, and \textbf{ init\+\_\+walk()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!page\_table\_walks@{page\_table\_walks}}
\index{page\_table\_walks@{page\_table\_walks}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{page\_table\_walks}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_a532f3c72f4dedba731820b04d3493c89} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::page\+\_\+table\+\_\+walks\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 31} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ Hash\+Table\+PTW()}, and \textbf{ init\+\_\+walk()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!pagefaults\_2MB@{pagefaults\_2MB}}
\index{pagefaults\_2MB@{pagefaults\_2MB}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{pagefaults\_2MB}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_a19925ddbe77ce2b958548e7c91969047} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::pagefaults\+\_\+2\+MB\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 32} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ handle\+\_\+page\+\_\+fault()}, and \textbf{ Hash\+Table\+PTW()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!pagefaults\_4KB@{pagefaults\_4KB}}
\index{pagefaults\_4KB@{pagefaults\_4KB}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{pagefaults\_4KB}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_a0aaa77ed4239edcfc84e7dc05d879b11} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::pagefaults\+\_\+4\+KB\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 33} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ handle\+\_\+page\+\_\+fault()}, and \textbf{ Hash\+Table\+PTW()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!small\_page\_percentage@{small\_page\_percentage}}
\index{small\_page\_percentage@{small\_page\_percentage}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{small\_page\_percentage}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_ac7b4e6768c2281abb97ad4bdffd634bc} 
int Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::small\+\_\+page\+\_\+percentage\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 27} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ handle\+\_\+page\+\_\+fault()}, and \textbf{ Hash\+Table\+PTW()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!small\_page\_size\_in\_bits@{small\_page\_size\_in\_bits}}
\index{small\_page\_size\_in\_bits@{small\_page\_size\_in\_bits}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{small\_page\_size\_in\_bits}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_a95483a19b561a10d52d9c4f1725fdd51} 
int Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::small\+\_\+page\+\_\+size\+\_\+in\+\_\+bits\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 25} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ handle\+\_\+page\+\_\+fault()}, \textbf{ Hash\+Table\+PTW()}, \textbf{ init\+\_\+walk()}, \textbf{ init\+\_\+walk\+\_\+functional()}, and \textbf{ is\+Page\+Fault()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!small\_page\_table@{small\_page\_table}}
\index{small\_page\_table@{small\_page\_table}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{small\_page\_table}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_ac19a7bc968d27c810204e8178e2e7283} 
\textbf{ entry}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::small\+\_\+page\+\_\+table\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 19} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ handle\+\_\+page\+\_\+fault()}, \textbf{ Hash\+Table\+PTW()}, \textbf{ init\+\_\+walk()}, \textbf{ init\+\_\+walk\+\_\+functional()}, and \textbf{ is\+Page\+Fault()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!table\_size\_in\_bits@{table\_size\_in\_bits}}
\index{table\_size\_in\_bits@{table\_size\_in\_bits}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{table\_size\_in\_bits}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_a39ecd2417884843c0acade8e9c4c04f4} 
int Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::table\+\_\+size\+\_\+in\+\_\+bits\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 24} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ hash\+\_\+function()}, and \textbf{ Hash\+Table\+PTW()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!total\_latency\_2MB@{total\_latency\_2MB}}
\index{total\_latency\_2MB@{total\_latency\_2MB}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{total\_latency\_2MB}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_a4bf9679daf1a799f87c0716205e77fff} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::total\+\_\+latency\+\_\+2\+MB\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 40} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ Hash\+Table\+PTW()}, and \textbf{ init\+\_\+walk()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!total\_latency\_4KB@{total\_latency\_4KB}}
\index{total\_latency\_4KB@{total\_latency\_4KB}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{total\_latency\_4KB}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_ae0ce200b728bbbbc18ccce6ff70367e3} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::total\+\_\+latency\+\_\+4\+KB\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 39} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ Hash\+Table\+PTW()}, and \textbf{ init\+\_\+walk()}.

\index{ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}!total\_latency\_page\_fault@{total\_latency\_page\_fault}}
\index{total\_latency\_page\_fault@{total\_latency\_page\_fault}!ParametricDramDirectoryMSI::HashTablePTW@{ParametricDramDirectoryMSI::HashTablePTW}}
\doxysubsubsection{total\_latency\_page\_fault}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1HashTablePTW_a83c53b9d027984ff4acef3bb436beff1} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::total\+\_\+latency\+\_\+page\+\_\+fault\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 41} of file \textbf{ hashtable\+\_\+baseline.\+h}.



Referenced by \textbf{ Hash\+Table\+PTW()}, and \textbf{ init\+\_\+walk()}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
common/core/memory\+\_\+subsystem/parametric\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ hashtable\+\_\+baseline.\+h}\item 
common/core/memory\+\_\+subsystem/parametric\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ hashtable\+\_\+baseline.\+cc}\end{DoxyCompactItemize}
