module test (
o,
d,
c,
sl,
);
wire  _LOGIC0;
wire  _LOGIC1;
input  c;
input  d;
output  o;
input  sl;
pullup (_LOGIC1);
pulldown (_LOGIC0);
// mux starts line no 6
wire wireSnot0, wireASnot0, wireBS0;
not (wireSnot0, sl);
and (wireASnot0, d, wireSnot0);
and (wireBS0, c, sl);
or (o, wireASnot0, wireBS0);
// mux ends line no 6
endmodule
