version 3
C:/Users/Anmol Kulkarni/Desktop/Project/DSDminiproject/Top_module.vhd
Top_module
VHDL
VHDL
test_bench.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
100000000
100000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
output
clk
x1
clk
x2
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
output_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
x1
x2
output
SIGNAL_ORDER_END
-X-X-X-

