TimeQuest Timing Analyzer report for ex_ipcore
Sat Aug 18 15:30:47 2018
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 125C Model Fmax Summary
  6. Slow 1200mV 125C Model Setup Summary
  7. Slow 1200mV 125C Model Hold Summary
  8. Slow 1200mV 125C Model Recovery Summary
  9. Slow 1200mV 125C Model Removal Summary
 10. Slow 1200mV 125C Model Minimum Pulse Width Summary
 11. Slow 1200mV 125C Model Setup: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 125C Model Hold: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 125C Model Minimum Pulse Width: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 125C Model Minimum Pulse Width: 'clk'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 125C Model Metastability Report
 18. Slow 1200mV -40C Model Fmax Summary
 19. Slow 1200mV -40C Model Setup Summary
 20. Slow 1200mV -40C Model Hold Summary
 21. Slow 1200mV -40C Model Recovery Summary
 22. Slow 1200mV -40C Model Removal Summary
 23. Slow 1200mV -40C Model Minimum Pulse Width Summary
 24. Slow 1200mV -40C Model Setup: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV -40C Model Hold: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV -40C Model Minimum Pulse Width: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV -40C Model Minimum Pulse Width: 'clk'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV -40C Model Metastability Report
 31. Fast 1200mV -40C Model Setup Summary
 32. Fast 1200mV -40C Model Hold Summary
 33. Fast 1200mV -40C Model Recovery Summary
 34. Fast 1200mV -40C Model Removal Summary
 35. Fast 1200mV -40C Model Minimum Pulse Width Summary
 36. Fast 1200mV -40C Model Setup: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV -40C Model Hold: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV -40C Model Minimum Pulse Width: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV -40C Model Minimum Pulse Width: 'clk'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast 1200mV -40C Model Metastability Report
 43. Multicorner Timing Analysis Summary
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv n40c Model)
 49. Signal Integrity Metrics (Slow 1200mv 125c Model)
 50. Signal Integrity Metrics (Fast 1200mv n40c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; ex_ipcore                                         ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE6E22A7                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; clk                                                   ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { clk }                                                   ;
; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 6.666  ; 150.02 MHz ; 1.666 ; 4.999  ; 50.00      ; 1         ; 3           ; 90.0  ;        ;           ;            ; false    ; clk    ; pll1_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll1_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 12.500 ; 80.0 MHz   ; 2.812 ; 9.062  ; 50.00      ; 5         ; 8           ; 81.0  ;        ;           ;            ; false    ; clk    ; pll1_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll1_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                                                                   ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                           ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; 301.11 MHz ; 263.23 MHz      ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.345 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold Summary                                           ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.429 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 125C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 125C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.867 ; 0.000         ;
; clk                                                   ; 9.865 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 3.345 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[7]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.110     ; 3.131      ;
; 3.345 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[6]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.110     ; 3.131      ;
; 3.345 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[5]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.110     ; 3.131      ;
; 3.345 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[4]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.110     ; 3.131      ;
; 3.345 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[3]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.110     ; 3.131      ;
; 3.345 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[2]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.110     ; 3.131      ;
; 3.345 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[1]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.110     ; 3.131      ;
; 3.345 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[0]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.110     ; 3.131      ;
; 4.442 ; raddr[1]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 2.146      ;
; 4.447 ; raddr[1]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 2.141      ;
; 4.485 ; raddr[2]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 2.103      ;
; 4.581 ; cnt[0]~reg0                                                                                                             ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 2.007      ;
; 4.582 ; raddr[1]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 2.006      ;
; 4.587 ; raddr[1]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 2.001      ;
; 4.619 ; cnt[0]~reg0                                                                                                             ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.969      ;
; 4.625 ; raddr[4]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.963      ;
; 4.625 ; raddr[2]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.963      ;
; 4.636 ; raddr[2]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.952      ;
; 4.721 ; raddr[3]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.867      ;
; 4.721 ; cnt[0]~reg0                                                                                                             ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.867      ;
; 4.722 ; raddr[1]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.866      ;
; 4.727 ; raddr[1]                                                                                                                ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.861      ;
; 4.759 ; raddr[3]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.829      ;
; 4.759 ; cnt[0]~reg0                                                                                                             ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.829      ;
; 4.765 ; raddr[4]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.823      ;
; 4.765 ; raddr[2]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.823      ;
; 4.766 ; raddr[6]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.822      ;
; 4.776 ; raddr[4]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.812      ;
; 4.776 ; raddr[2]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.812      ;
; 4.861 ; raddr[3]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.727      ;
; 4.861 ; cnt[0]~reg0                                                                                                             ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.727      ;
; 4.862 ; raddr[5]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.726      ;
; 4.899 ; raddr[3]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.689      ;
; 4.899 ; cnt[0]~reg0                                                                                                             ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.689      ;
; 4.905 ; raddr[5]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.683      ;
; 5.250 ; raddr[1]                                                                                                                ; raddr[1]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.338      ;
; 5.261 ; raddr[7]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.288      ; 1.735      ;
; 5.272 ; raddr[2]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.288      ; 1.724      ;
; 5.291 ; raddr[1]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.288      ; 1.705      ;
; 5.306 ; cnt[0]~reg0                                                                                                             ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.288      ; 1.690      ;
; 5.316 ; raddr[4]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.288      ; 1.680      ;
; 5.324 ; raddr[5]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.288      ; 1.672      ;
; 5.326 ; raddr[3]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.288      ; 1.670      ;
; 5.350 ; raddr[6]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.288      ; 1.646      ;
; 5.390 ; raddr[5]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.198      ;
; 5.394 ; raddr[3]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.194      ;
; 5.394 ; cnt[0]~reg0                                                                                                             ; raddr[1]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.194      ;
; 5.402 ; raddr[7]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.186      ;
; 5.417 ; raddr[4]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.171      ;
; 5.417 ; raddr[2]                                                                                                                ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.171      ;
; 5.418 ; raddr[6]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 1.170      ;
; 5.794 ; cnt[0]~reg0                                                                                                             ; cnt[0]~reg0                                                                                                             ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.075     ; 0.794      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.429 ; cnt[0]~reg0                                                                                                             ; cnt[0]~reg0                                                                                                             ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.693      ;
; 0.680 ; raddr[5]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.944      ;
; 0.680 ; raddr[6]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.944      ;
; 0.681 ; raddr[4]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.945      ;
; 0.682 ; raddr[2]                                                                                                                ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.946      ;
; 0.682 ; raddr[7]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.946      ;
; 0.684 ; raddr[3]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.948      ;
; 0.698 ; cnt[0]~reg0                                                                                                             ; raddr[1]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.962      ;
; 0.868 ; raddr[1]                                                                                                                ; raddr[1]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.132      ;
; 0.893 ; raddr[6]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.556      ;
; 0.926 ; raddr[3]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.589      ;
; 0.927 ; raddr[5]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.590      ;
; 0.937 ; raddr[4]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.600      ;
; 0.947 ; raddr[1]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.610      ;
; 0.952 ; cnt[0]~reg0                                                                                                             ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.615      ;
; 0.971 ; raddr[2]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.634      ;
; 0.984 ; raddr[7]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.647      ;
; 1.008 ; raddr[6]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.272      ;
; 1.009 ; raddr[4]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.273      ;
; 1.010 ; raddr[2]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.274      ;
; 1.023 ; raddr[5]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.287      ;
; 1.024 ; raddr[5]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.288      ;
; 1.031 ; raddr[3]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.295      ;
; 1.032 ; cnt[0]~reg0                                                                                                             ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.296      ;
; 1.032 ; raddr[3]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.296      ;
; 1.033 ; cnt[0]~reg0                                                                                                             ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.297      ;
; 1.142 ; raddr[4]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.406      ;
; 1.143 ; raddr[4]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.407      ;
; 1.143 ; raddr[2]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.407      ;
; 1.144 ; raddr[2]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.408      ;
; 1.165 ; raddr[3]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.429      ;
; 1.166 ; raddr[3]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.430      ;
; 1.166 ; cnt[0]~reg0                                                                                                             ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.430      ;
; 1.167 ; cnt[0]~reg0                                                                                                             ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.431      ;
; 1.194 ; raddr[1]                                                                                                                ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.458      ;
; 1.195 ; raddr[1]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.459      ;
; 1.277 ; raddr[2]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.541      ;
; 1.278 ; raddr[2]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.542      ;
; 1.300 ; cnt[0]~reg0                                                                                                             ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.564      ;
; 1.301 ; cnt[0]~reg0                                                                                                             ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.565      ;
; 1.328 ; raddr[1]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.592      ;
; 1.329 ; raddr[1]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.593      ;
; 1.462 ; raddr[1]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.726      ;
; 1.463 ; raddr[1]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.727      ;
; 2.792 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[7]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 3.016      ;
; 2.792 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[6]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 3.016      ;
; 2.792 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[5]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 3.016      ;
; 2.792 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[4]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 3.016      ;
; 2.792 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[3]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 3.016      ;
; 2.792 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[2]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 3.016      ;
; 2.792 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[1]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 3.016      ;
; 2.792 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[0]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 3.016      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 2.867 ; 6.666        ; 3.799          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[0]                          ;
; 2.867 ; 6.666        ; 3.799          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[1]                          ;
; 2.867 ; 6.666        ; 3.799          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[2]                          ;
; 2.867 ; 6.666        ; 3.799          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[3]                          ;
; 2.867 ; 6.666        ; 3.799          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[4]                          ;
; 2.867 ; 6.666        ; 3.799          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[5]                          ;
; 2.867 ; 6.666        ; 3.799          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[6]                          ;
; 2.867 ; 6.666        ; 3.799          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[7]                          ;
; 2.867 ; 6.666        ; 3.799          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.039 ; 3.276        ; 0.237          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.042 ; 3.279        ; 0.237          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[0]                          ;
; 3.042 ; 3.279        ; 0.237          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[1]                          ;
; 3.042 ; 3.279        ; 0.237          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[2]                          ;
; 3.042 ; 3.279        ; 0.237          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[3]                          ;
; 3.042 ; 3.279        ; 0.237          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[4]                          ;
; 3.042 ; 3.279        ; 0.237          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[5]                          ;
; 3.042 ; 3.279        ; 0.237          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[6]                          ;
; 3.042 ; 3.279        ; 0.237          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[7]                          ;
; 3.091 ; 3.313        ; 0.222          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]~reg0                                                                                                             ;
; 3.091 ; 3.313        ; 0.222          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[1]                                                                                                                ;
; 3.091 ; 3.313        ; 0.222          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[2]                                                                                                                ;
; 3.091 ; 3.313        ; 0.222          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[3]                                                                                                                ;
; 3.091 ; 3.313        ; 0.222          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[4]                                                                                                                ;
; 3.091 ; 3.313        ; 0.222          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[5]                                                                                                                ;
; 3.091 ; 3.313        ; 0.222          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[6]                                                                                                                ;
; 3.091 ; 3.313        ; 0.222          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[7]                                                                                                                ;
; 3.127 ; 3.364        ; 0.237          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[0]                          ;
; 3.127 ; 3.364        ; 0.237          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[1]                          ;
; 3.127 ; 3.364        ; 0.237          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[2]                          ;
; 3.127 ; 3.364        ; 0.237          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[3]                          ;
; 3.127 ; 3.364        ; 0.237          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[4]                          ;
; 3.127 ; 3.364        ; 0.237          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[5]                          ;
; 3.127 ; 3.364        ; 0.237          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[6]                          ;
; 3.127 ; 3.364        ; 0.237          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[7]                          ;
; 3.129 ; 3.366        ; 0.237          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.163 ; 3.353        ; 0.190          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]~reg0                                                                                                             ;
; 3.163 ; 3.353        ; 0.190          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[1]                                                                                                                ;
; 3.163 ; 3.353        ; 0.190          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[2]                                                                                                                ;
; 3.163 ; 3.353        ; 0.190          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[3]                                                                                                                ;
; 3.163 ; 3.353        ; 0.190          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[4]                                                                                                                ;
; 3.163 ; 3.353        ; 0.190          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[5]                                                                                                                ;
; 3.163 ; 3.353        ; 0.190          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[6]                                                                                                                ;
; 3.163 ; 3.353        ; 0.190          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[7]                                                                                                                ;
; 3.316 ; 3.316        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                             ;
; 3.316 ; 3.316        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                               ;
; 3.319 ; 3.319        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]~reg0|clk                                                                                                         ;
; 3.319 ; 3.319        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[1]|clk                                                                                                            ;
; 3.319 ; 3.319        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[2]|clk                                                                                                            ;
; 3.319 ; 3.319        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[3]|clk                                                                                                            ;
; 3.319 ; 3.319        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[4]|clk                                                                                                            ;
; 3.319 ; 3.319        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[5]|clk                                                                                                            ;
; 3.319 ; 3.319        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[6]|clk                                                                                                            ;
; 3.319 ; 3.319        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[7]|clk                                                                                                            ;
; 3.319 ; 3.319        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 3.347 ; 3.347        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]~reg0|clk                                                                                                         ;
; 3.347 ; 3.347        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[1]|clk                                                                                                            ;
; 3.347 ; 3.347        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[2]|clk                                                                                                            ;
; 3.347 ; 3.347        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[3]|clk                                                                                                            ;
; 3.347 ; 3.347        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[4]|clk                                                                                                            ;
; 3.347 ; 3.347        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[5]|clk                                                                                                            ;
; 3.347 ; 3.347        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[6]|clk                                                                                                            ;
; 3.347 ; 3.347        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[7]|clk                                                                                                            ;
; 3.347 ; 3.347        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 3.349 ; 3.349        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                             ;
; 3.349 ; 3.349        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                               ;
; 4.179 ; 6.666        ; 2.487          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]~reg0                                                                                                             ;
; 4.179 ; 6.666        ; 2.487          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[1]                                                                                                                ;
; 4.179 ; 6.666        ; 2.487          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[2]                                                                                                                ;
; 4.179 ; 6.666        ; 2.487          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[3]                                                                                                                ;
; 4.179 ; 6.666        ; 2.487          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[4]                                                                                                                ;
; 4.179 ; 6.666        ; 2.487          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[5]                                                                                                                ;
; 4.179 ; 6.666        ; 2.487          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[6]                                                                                                                ;
; 4.179 ; 6.666        ; 2.487          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[7]                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width: 'clk'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                     ;
; 9.893  ; 9.893        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                     ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.116 ; 10.116       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                     ;
; 10.131 ; 10.131       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.131 ; 10.131       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.131 ; 10.131       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; cnt[*]    ; clk        ; 7.132 ; 7.065 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[0]   ; clk        ; 6.224 ; 6.186 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[1]   ; clk        ; 7.132 ; 7.065 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk1     ; clk        ; 3.319 ;       ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odata[*]  ; clk        ; 8.242 ; 8.312 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[0] ; clk        ; 7.101 ; 7.026 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[1] ; clk        ; 6.460 ; 6.392 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[2] ; clk        ; 6.839 ; 6.759 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[3] ; clk        ; 6.738 ; 6.667 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[4] ; clk        ; 6.478 ; 6.418 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[5] ; clk        ; 7.181 ; 7.137 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[6] ; clk        ; 7.279 ; 7.262 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[7] ; clk        ; 8.242 ; 8.312 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk1     ; clk        ;       ; 3.297 ; Fall       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk2     ; clk        ; 5.813 ;       ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
; oclk2     ; clk        ;       ; 5.776 ; Fall       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; cnt[*]    ; clk        ; 5.693 ; 5.654 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[0]   ; clk        ; 5.693 ; 5.654 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[1]   ; clk        ; 6.561 ; 6.495 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk1     ; clk        ; 2.916 ;       ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odata[*]  ; clk        ; 5.938 ; 5.871 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[0] ; clk        ; 6.554 ; 6.480 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[1] ; clk        ; 5.938 ; 5.871 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[2] ; clk        ; 6.302 ; 6.223 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[3] ; clk        ; 6.205 ; 6.135 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[4] ; clk        ; 5.955 ; 5.896 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[5] ; clk        ; 6.634 ; 6.589 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[6] ; clk        ; 6.728 ; 6.711 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[7] ; clk        ; 7.706 ; 7.776 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk1     ; clk        ;       ; 2.893 ; Fall       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk2     ; clk        ; 5.356 ;       ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
; oclk2     ; clk        ;       ; 5.319 ; Fall       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 125C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                   ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                           ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; 350.51 MHz ; 274.05 MHz      ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.813 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                           ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.017 ; 0.000         ;
; clk                                                   ; 9.889 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 3.813 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[7]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.102     ; 2.684      ;
; 3.813 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[6]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.102     ; 2.684      ;
; 3.813 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[5]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.102     ; 2.684      ;
; 3.813 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[4]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.102     ; 2.684      ;
; 3.813 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[3]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.102     ; 2.684      ;
; 3.813 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[2]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.102     ; 2.684      ;
; 3.813 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[1]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.102     ; 2.684      ;
; 3.813 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[0]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.102     ; 2.684      ;
; 4.788 ; raddr[1]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.816      ;
; 4.821 ; raddr[1]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.783      ;
; 4.872 ; raddr[2]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.732      ;
; 4.896 ; raddr[1]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.708      ;
; 4.929 ; raddr[1]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.675      ;
; 4.947 ; cnt[0]~reg0                                                                                                             ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.657      ;
; 4.952 ; cnt[0]~reg0                                                                                                             ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.652      ;
; 4.979 ; raddr[4]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.625      ;
; 4.980 ; raddr[2]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.624      ;
; 5.004 ; raddr[1]                                                                                                                ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.600      ;
; 5.013 ; raddr[2]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.591      ;
; 5.037 ; raddr[1]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.567      ;
; 5.055 ; cnt[0]~reg0                                                                                                             ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.549      ;
; 5.057 ; raddr[3]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.547      ;
; 5.060 ; raddr[3]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.544      ;
; 5.060 ; cnt[0]~reg0                                                                                                             ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.544      ;
; 5.087 ; raddr[6]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.517      ;
; 5.087 ; raddr[4]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.517      ;
; 5.088 ; raddr[2]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.516      ;
; 5.120 ; raddr[4]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.484      ;
; 5.121 ; raddr[2]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.483      ;
; 5.159 ; raddr[5]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.445      ;
; 5.163 ; cnt[0]~reg0                                                                                                             ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.441      ;
; 5.165 ; raddr[3]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.439      ;
; 5.168 ; raddr[3]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.436      ;
; 5.168 ; cnt[0]~reg0                                                                                                             ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.436      ;
; 5.171 ; raddr[5]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.433      ;
; 5.364 ; raddr[7]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.231      ; 1.561      ;
; 5.377 ; raddr[2]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.231      ; 1.548      ;
; 5.400 ; raddr[1]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.231      ; 1.525      ;
; 5.406 ; cnt[0]~reg0                                                                                                             ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.231      ; 1.519      ;
; 5.414 ; raddr[4]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.231      ; 1.511      ;
; 5.424 ; raddr[5]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.231      ; 1.501      ;
; 5.431 ; raddr[3]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.231      ; 1.494      ;
; 5.457 ; raddr[6]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.231      ; 1.468      ;
; 5.482 ; raddr[1]                                                                                                                ; raddr[1]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.122      ;
; 5.602 ; raddr[5]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 1.002      ;
; 5.607 ; raddr[7]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 0.997      ;
; 5.608 ; cnt[0]~reg0                                                                                                             ; raddr[1]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 0.996      ;
; 5.610 ; raddr[3]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 0.994      ;
; 5.618 ; raddr[6]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 0.986      ;
; 5.618 ; raddr[4]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 0.986      ;
; 5.619 ; raddr[2]                                                                                                                ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 0.985      ;
; 5.942 ; cnt[0]~reg0                                                                                                             ; cnt[0]~reg0                                                                                                             ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 0.662      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.358 ; cnt[0]~reg0                                                                                                             ; cnt[0]~reg0                                                                                                             ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.588      ;
; 0.596 ; raddr[5]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; raddr[6]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.597 ; raddr[2]                                                                                                                ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; raddr[4]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; raddr[7]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.599 ; raddr[3]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.613 ; cnt[0]~reg0                                                                                                             ; raddr[1]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.843      ;
; 0.749 ; raddr[1]                                                                                                                ; raddr[1]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.979      ;
; 0.795 ; raddr[6]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.350      ;
; 0.816 ; raddr[3]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.371      ;
; 0.824 ; raddr[5]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.379      ;
; 0.833 ; raddr[4]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.388      ;
; 0.836 ; cnt[0]~reg0                                                                                                             ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.391      ;
; 0.847 ; raddr[1]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.402      ;
; 0.867 ; raddr[2]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.422      ;
; 0.869 ; raddr[5]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.099      ;
; 0.872 ; raddr[7]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.427      ;
; 0.874 ; raddr[6]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.104      ;
; 0.874 ; cnt[0]~reg0                                                                                                             ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.104      ;
; 0.875 ; raddr[4]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.105      ;
; 0.875 ; raddr[2]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.105      ;
; 0.875 ; raddr[3]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.105      ;
; 0.883 ; raddr[5]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.113      ;
; 0.888 ; cnt[0]~reg0                                                                                                             ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.118      ;
; 0.889 ; raddr[3]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.119      ;
; 0.965 ; raddr[4]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.195      ;
; 0.965 ; raddr[2]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.195      ;
; 0.978 ; cnt[0]~reg0                                                                                                             ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.208      ;
; 0.979 ; raddr[4]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.209      ;
; 0.979 ; raddr[2]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.209      ;
; 0.979 ; raddr[3]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.209      ;
; 0.992 ; cnt[0]~reg0                                                                                                             ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.222      ;
; 0.993 ; raddr[3]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.223      ;
; 1.011 ; raddr[1]                                                                                                                ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.241      ;
; 1.043 ; raddr[1]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.273      ;
; 1.069 ; raddr[2]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.299      ;
; 1.082 ; cnt[0]~reg0                                                                                                             ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.312      ;
; 1.083 ; raddr[2]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.313      ;
; 1.096 ; cnt[0]~reg0                                                                                                             ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.326      ;
; 1.115 ; raddr[1]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.345      ;
; 1.147 ; raddr[1]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.377      ;
; 1.219 ; raddr[1]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.449      ;
; 1.251 ; raddr[1]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.481      ;
; 2.386 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[7]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.581      ;
; 2.386 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[6]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.581      ;
; 2.386 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[5]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.581      ;
; 2.386 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[4]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.581      ;
; 2.386 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[3]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.581      ;
; 2.386 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[2]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.581      ;
; 2.386 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[1]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.581      ;
; 2.386 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[0]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.581      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 3.017 ; 6.666        ; 3.649          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[0]                          ;
; 3.017 ; 6.666        ; 3.649          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[1]                          ;
; 3.017 ; 6.666        ; 3.649          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[2]                          ;
; 3.017 ; 6.666        ; 3.649          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[3]                          ;
; 3.017 ; 6.666        ; 3.649          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[4]                          ;
; 3.017 ; 6.666        ; 3.649          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[5]                          ;
; 3.017 ; 6.666        ; 3.649          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[6]                          ;
; 3.017 ; 6.666        ; 3.649          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[7]                          ;
; 3.017 ; 6.666        ; 3.649          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.048 ; 3.281        ; 0.233          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.052 ; 3.285        ; 0.233          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[0]                          ;
; 3.052 ; 3.285        ; 0.233          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[1]                          ;
; 3.052 ; 3.285        ; 0.233          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[2]                          ;
; 3.052 ; 3.285        ; 0.233          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[3]                          ;
; 3.052 ; 3.285        ; 0.233          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[4]                          ;
; 3.052 ; 3.285        ; 0.233          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[5]                          ;
; 3.052 ; 3.285        ; 0.233          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[6]                          ;
; 3.052 ; 3.285        ; 0.233          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[7]                          ;
; 3.070 ; 3.288        ; 0.218          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]~reg0                                                                                                             ;
; 3.070 ; 3.288        ; 0.218          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[1]                                                                                                                ;
; 3.070 ; 3.288        ; 0.218          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[2]                                                                                                                ;
; 3.070 ; 3.288        ; 0.218          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[3]                                                                                                                ;
; 3.070 ; 3.288        ; 0.218          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[4]                                                                                                                ;
; 3.070 ; 3.288        ; 0.218          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[5]                                                                                                                ;
; 3.070 ; 3.288        ; 0.218          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[6]                                                                                                                ;
; 3.070 ; 3.288        ; 0.218          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[7]                                                                                                                ;
; 3.141 ; 3.374        ; 0.233          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[0]                          ;
; 3.141 ; 3.374        ; 0.233          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[1]                          ;
; 3.141 ; 3.374        ; 0.233          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[2]                          ;
; 3.141 ; 3.374        ; 0.233          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[3]                          ;
; 3.141 ; 3.374        ; 0.233          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[4]                          ;
; 3.141 ; 3.374        ; 0.233          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[5]                          ;
; 3.141 ; 3.374        ; 0.233          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[6]                          ;
; 3.141 ; 3.374        ; 0.233          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[7]                          ;
; 3.148 ; 3.381        ; 0.233          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.190 ; 3.376        ; 0.186          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]~reg0                                                                                                             ;
; 3.190 ; 3.376        ; 0.186          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[1]                                                                                                                ;
; 3.190 ; 3.376        ; 0.186          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[2]                                                                                                                ;
; 3.190 ; 3.376        ; 0.186          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[3]                                                                                                                ;
; 3.190 ; 3.376        ; 0.186          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[4]                                                                                                                ;
; 3.190 ; 3.376        ; 0.186          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[5]                                                                                                                ;
; 3.190 ; 3.376        ; 0.186          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[6]                                                                                                                ;
; 3.190 ; 3.376        ; 0.186          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[7]                                                                                                                ;
; 3.304 ; 3.304        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                             ;
; 3.304 ; 3.304        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                               ;
; 3.330 ; 3.330        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]~reg0|clk                                                                                                         ;
; 3.330 ; 3.330        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[1]|clk                                                                                                            ;
; 3.330 ; 3.330        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[2]|clk                                                                                                            ;
; 3.330 ; 3.330        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[3]|clk                                                                                                            ;
; 3.330 ; 3.330        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[4]|clk                                                                                                            ;
; 3.330 ; 3.330        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[5]|clk                                                                                                            ;
; 3.330 ; 3.330        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[6]|clk                                                                                                            ;
; 3.330 ; 3.330        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[7]|clk                                                                                                            ;
; 3.330 ; 3.330        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 3.336 ; 3.336        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]~reg0|clk                                                                                                         ;
; 3.336 ; 3.336        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[1]|clk                                                                                                            ;
; 3.336 ; 3.336        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[2]|clk                                                                                                            ;
; 3.336 ; 3.336        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[3]|clk                                                                                                            ;
; 3.336 ; 3.336        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[4]|clk                                                                                                            ;
; 3.336 ; 3.336        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[5]|clk                                                                                                            ;
; 3.336 ; 3.336        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[6]|clk                                                                                                            ;
; 3.336 ; 3.336        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[7]|clk                                                                                                            ;
; 3.336 ; 3.336        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 3.361 ; 3.361        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                             ;
; 3.361 ; 3.361        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                               ;
; 4.381 ; 6.666        ; 2.285          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]~reg0                                                                                                             ;
; 4.381 ; 6.666        ; 2.285          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[1]                                                                                                                ;
; 4.381 ; 6.666        ; 2.285          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[2]                                                                                                                ;
; 4.381 ; 6.666        ; 2.285          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[3]                                                                                                                ;
; 4.381 ; 6.666        ; 2.285          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[4]                                                                                                                ;
; 4.381 ; 6.666        ; 2.285          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[5]                                                                                                                ;
; 4.381 ; 6.666        ; 2.285          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[6]                                                                                                                ;
; 4.381 ; 6.666        ; 2.285          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[7]                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 9.889  ; 9.889        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.889  ; 9.889        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.889  ; 9.889        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.923  ; 9.923        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                     ;
; 9.938  ; 9.938        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                     ;
; 10.062 ; 10.062       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                     ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; cnt[*]    ; clk        ; 6.528 ; 6.329 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[0]   ; clk        ; 5.661 ; 5.594 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[1]   ; clk        ; 6.528 ; 6.329 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk1     ; clk        ; 3.139 ;       ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odata[*]  ; clk        ; 7.304 ; 7.186 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[0] ; clk        ; 6.447 ; 6.288 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[1] ; clk        ; 5.868 ; 5.753 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[2] ; clk        ; 6.203 ; 6.076 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[3] ; clk        ; 6.110 ; 5.979 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[4] ; clk        ; 5.877 ; 5.760 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[5] ; clk        ; 6.519 ; 6.374 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[6] ; clk        ; 6.641 ; 6.466 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[7] ; clk        ; 7.304 ; 7.186 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk1     ; clk        ;       ; 3.148 ; Fall       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk2     ; clk        ; 5.435 ;       ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
; oclk2     ; clk        ;       ; 5.377 ; Fall       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; cnt[*]    ; clk        ; 5.197 ; 5.132 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[0]   ; clk        ; 5.197 ; 5.132 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[1]   ; clk        ; 6.025 ; 5.835 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk1     ; clk        ; 2.784 ;       ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odata[*]  ; clk        ; 5.398 ; 5.287 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[0] ; clk        ; 5.954 ; 5.801 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[1] ; clk        ; 5.398 ; 5.287 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[2] ; clk        ; 5.720 ; 5.597 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[3] ; clk        ; 5.630 ; 5.505 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[4] ; clk        ; 5.407 ; 5.295 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[5] ; clk        ; 6.027 ; 5.887 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[6] ; clk        ; 6.145 ; 5.976 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[7] ; clk        ; 6.822 ; 6.710 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk1     ; clk        ;       ; 2.792 ; Fall       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk2     ; clk        ; 5.034 ;       ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
; oclk2     ; clk        ;       ; 4.978 ; Fall       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.371 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                           ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.184 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.061 ; 0.000         ;
; clk                                                   ; 9.629 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.371 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[7]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.063     ; 1.188      ;
; 5.371 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[6]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.063     ; 1.188      ;
; 5.371 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[5]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.063     ; 1.188      ;
; 5.371 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[4]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.063     ; 1.188      ;
; 5.371 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[3]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.063     ; 1.188      ;
; 5.371 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[2]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.063     ; 1.188      ;
; 5.371 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[1]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.063     ; 1.188      ;
; 5.371 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[0]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.063     ; 1.188      ;
; 5.669 ; raddr[1]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.951      ;
; 5.695 ; raddr[2]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.925      ;
; 5.704 ; raddr[1]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.916      ;
; 5.733 ; raddr[1]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.887      ;
; 5.738 ; cnt[0]~reg0                                                                                                             ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.882      ;
; 5.755 ; raddr[2]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.865      ;
; 5.759 ; raddr[2]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.861      ;
; 5.760 ; raddr[4]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.860      ;
; 5.768 ; raddr[1]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.852      ;
; 5.771 ; cnt[0]~reg0                                                                                                             ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.849      ;
; 5.797 ; raddr[1]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.823      ;
; 5.802 ; cnt[0]~reg0                                                                                                             ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.818      ;
; 5.804 ; raddr[3]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.816      ;
; 5.819 ; raddr[2]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.801      ;
; 5.820 ; raddr[4]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.800      ;
; 5.823 ; raddr[2]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.797      ;
; 5.824 ; raddr[6]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.796      ;
; 5.824 ; raddr[4]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.796      ;
; 5.832 ; raddr[1]                                                                                                                ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.788      ;
; 5.835 ; cnt[0]~reg0                                                                                                             ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.785      ;
; 5.836 ; raddr[3]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.784      ;
; 5.866 ; cnt[0]~reg0                                                                                                             ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.754      ;
; 5.868 ; raddr[3]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.752      ;
; 5.869 ; raddr[5]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.751      ;
; 5.899 ; cnt[0]~reg0                                                                                                             ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.721      ;
; 5.900 ; raddr[3]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.720      ;
; 5.901 ; raddr[5]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.719      ;
; 5.938 ; raddr[7]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.132      ; 0.868      ;
; 5.945 ; raddr[2]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.132      ; 0.861      ;
; 5.949 ; raddr[1]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.132      ; 0.857      ;
; 5.959 ; raddr[4]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.132      ; 0.847      ;
; 5.961 ; cnt[0]~reg0                                                                                                             ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.132      ; 0.845      ;
; 5.966 ; raddr[5]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.132      ; 0.840      ;
; 5.974 ; raddr[3]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.132      ; 0.832      ;
; 5.985 ; raddr[6]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.132      ; 0.821      ;
; 6.019 ; raddr[1]                                                                                                                ; raddr[1]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.601      ;
; 6.090 ; cnt[0]~reg0                                                                                                             ; raddr[1]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.530      ;
; 6.091 ; raddr[5]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.529      ;
; 6.092 ; raddr[3]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.528      ;
; 6.095 ; raddr[7]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.525      ;
; 6.100 ; raddr[2]                                                                                                                ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.520      ;
; 6.101 ; raddr[6]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.519      ;
; 6.101 ; raddr[4]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.519      ;
; 6.275 ; cnt[0]~reg0                                                                                                             ; cnt[0]~reg0                                                                                                             ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.034     ; 0.345      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.184 ; cnt[0]~reg0                                                                                                             ; cnt[0]~reg0                                                                                                             ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.300      ;
; 0.289 ; raddr[2]                                                                                                                ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; raddr[4]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; raddr[6]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; raddr[7]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.290 ; raddr[3]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; raddr[5]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.296 ; cnt[0]~reg0                                                                                                             ; raddr[1]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.412      ;
; 0.361 ; raddr[1]                                                                                                                ; raddr[1]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.477      ;
; 0.394 ; raddr[6]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.707      ;
; 0.402 ; raddr[3]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.715      ;
; 0.409 ; raddr[5]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.722      ;
; 0.412 ; cnt[0]~reg0                                                                                                             ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.725      ;
; 0.416 ; raddr[4]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.729      ;
; 0.423 ; raddr[1]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.736      ;
; 0.429 ; raddr[2]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.742      ;
; 0.431 ; raddr[7]                                                                                                                ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.744      ;
; 0.433 ; raddr[6]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.549      ;
; 0.433 ; raddr[2]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.549      ;
; 0.433 ; raddr[4]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.549      ;
; 0.442 ; raddr[5]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.558      ;
; 0.443 ; raddr[3]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.559      ;
; 0.444 ; cnt[0]~reg0                                                                                                             ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.560      ;
; 0.444 ; raddr[5]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.560      ;
; 0.445 ; raddr[3]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.561      ;
; 0.446 ; cnt[0]~reg0                                                                                                             ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.562      ;
; 0.491 ; raddr[4]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.607      ;
; 0.491 ; raddr[2]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.607      ;
; 0.493 ; raddr[4]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.609      ;
; 0.493 ; raddr[2]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.609      ;
; 0.503 ; raddr[3]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.619      ;
; 0.504 ; cnt[0]~reg0                                                                                                             ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.620      ;
; 0.505 ; raddr[3]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.621      ;
; 0.506 ; cnt[0]~reg0                                                                                                             ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.622      ;
; 0.507 ; raddr[1]                                                                                                                ; raddr[2]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.623      ;
; 0.509 ; raddr[1]                                                                                                                ; raddr[3]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.625      ;
; 0.551 ; raddr[2]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.667      ;
; 0.553 ; raddr[2]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.669      ;
; 0.564 ; cnt[0]~reg0                                                                                                             ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.680      ;
; 0.566 ; cnt[0]~reg0                                                                                                             ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.682      ;
; 0.567 ; raddr[1]                                                                                                                ; raddr[4]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.683      ;
; 0.569 ; raddr[1]                                                                                                                ; raddr[5]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.685      ;
; 0.627 ; raddr[1]                                                                                                                ; raddr[6]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.743      ;
; 0.629 ; raddr[1]                                                                                                                ; raddr[7]                                                                                                                ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.745      ;
; 0.997 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[7]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.113      ;
; 0.997 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[6]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.113      ;
; 0.997 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[5]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.113      ;
; 0.997 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[4]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.113      ;
; 0.997 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[3]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.113      ;
; 0.997 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[2]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.113      ;
; 0.997 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[1]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.113      ;
; 0.997 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[0]                          ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.113      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 3.061 ; 3.291        ; 0.230          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.062 ; 3.292        ; 0.230          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[0]                          ;
; 3.062 ; 3.292        ; 0.230          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[1]                          ;
; 3.062 ; 3.292        ; 0.230          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[2]                          ;
; 3.062 ; 3.292        ; 0.230          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[3]                          ;
; 3.062 ; 3.292        ; 0.230          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[4]                          ;
; 3.062 ; 3.292        ; 0.230          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[5]                          ;
; 3.062 ; 3.292        ; 0.230          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[6]                          ;
; 3.062 ; 3.292        ; 0.230          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[7]                          ;
; 3.129 ; 3.313        ; 0.184          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]~reg0                                                                                                             ;
; 3.129 ; 3.313        ; 0.184          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[1]                                                                                                                ;
; 3.129 ; 3.313        ; 0.184          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[2]                                                                                                                ;
; 3.129 ; 3.313        ; 0.184          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[3]                                                                                                                ;
; 3.129 ; 3.313        ; 0.184          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[4]                                                                                                                ;
; 3.129 ; 3.313        ; 0.184          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[5]                                                                                                                ;
; 3.129 ; 3.313        ; 0.184          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[6]                                                                                                                ;
; 3.129 ; 3.313        ; 0.184          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[7]                                                                                                                ;
; 3.133 ; 3.349        ; 0.216          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]~reg0                                                                                                             ;
; 3.133 ; 3.349        ; 0.216          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[1]                                                                                                                ;
; 3.133 ; 3.349        ; 0.216          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[2]                                                                                                                ;
; 3.133 ; 3.349        ; 0.216          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[3]                                                                                                                ;
; 3.133 ; 3.349        ; 0.216          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[4]                                                                                                                ;
; 3.133 ; 3.349        ; 0.216          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[5]                                                                                                                ;
; 3.133 ; 3.349        ; 0.216          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[6]                                                                                                                ;
; 3.133 ; 3.349        ; 0.216          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[7]                                                                                                                ;
; 3.135 ; 3.365        ; 0.230          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[0]                          ;
; 3.135 ; 3.365        ; 0.230          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[1]                          ;
; 3.135 ; 3.365        ; 0.230          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[2]                          ;
; 3.135 ; 3.365        ; 0.230          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[3]                          ;
; 3.135 ; 3.365        ; 0.230          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[4]                          ;
; 3.135 ; 3.365        ; 0.230          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[5]                          ;
; 3.135 ; 3.365        ; 0.230          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[6]                          ;
; 3.135 ; 3.365        ; 0.230          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[7]                          ;
; 3.139 ; 3.369        ; 0.230          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.311 ; 3.311        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]~reg0|clk                                                                                                         ;
; 3.311 ; 3.311        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[1]|clk                                                                                                            ;
; 3.311 ; 3.311        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[2]|clk                                                                                                            ;
; 3.311 ; 3.311        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[3]|clk                                                                                                            ;
; 3.311 ; 3.311        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[4]|clk                                                                                                            ;
; 3.311 ; 3.311        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[5]|clk                                                                                                            ;
; 3.311 ; 3.311        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[6]|clk                                                                                                            ;
; 3.311 ; 3.311        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[7]|clk                                                                                                            ;
; 3.311 ; 3.311        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 3.330 ; 3.330        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                             ;
; 3.330 ; 3.330        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                               ;
; 3.336 ; 3.336        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                             ;
; 3.336 ; 3.336        ; 0.000          ; Low Pulse Width  ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                               ;
; 3.353 ; 3.353        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 3.354 ; 3.354        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]~reg0|clk                                                                                                         ;
; 3.354 ; 3.354        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[1]|clk                                                                                                            ;
; 3.354 ; 3.354        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[2]|clk                                                                                                            ;
; 3.354 ; 3.354        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[3]|clk                                                                                                            ;
; 3.354 ; 3.354        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[4]|clk                                                                                                            ;
; 3.354 ; 3.354        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[5]|clk                                                                                                            ;
; 3.354 ; 3.354        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[6]|clk                                                                                                            ;
; 3.354 ; 3.354        ; 0.000          ; High Pulse Width ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[7]|clk                                                                                                            ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]~reg0                                                                                                             ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[1]                                                                                                                ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[2]                                                                                                                ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[3]                                                                                                                ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[4]                                                                                                                ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[5]                                                                                                                ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[6]                                                                                                                ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; raddr[7]                                                                                                                ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[0]                          ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[1]                          ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[2]                          ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[3]                          ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[4]                          ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[5]                          ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[6]                          ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|q_a[7]                          ;
; 4.666 ; 6.666        ; 2.000          ; Min Period       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_3c91:auto_generated|ram_block1a0~porta_address_reg0 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                     ;
; 9.630  ; 9.630        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.630  ; 9.630        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.630  ; 9.630        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.634  ; 9.634        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                     ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                     ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; cnt[*]    ; clk        ; 4.292 ; 4.393 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[0]   ; clk        ; 3.854 ; 3.917 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[1]   ; clk        ; 4.292 ; 4.393 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk1     ; clk        ; 2.523 ;       ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odata[*]  ; clk        ; 5.004 ; 5.150 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[0] ; clk        ; 4.303 ; 4.381 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[1] ; clk        ; 3.999 ; 4.040 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[2] ; clk        ; 4.175 ; 4.248 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[3] ; clk        ; 4.123 ; 4.179 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[4] ; clk        ; 4.003 ; 4.043 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[5] ; clk        ; 4.340 ; 4.435 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[6] ; clk        ; 4.388 ; 4.509 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[7] ; clk        ; 5.004 ; 5.150 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk1     ; clk        ;       ; 2.524 ; Fall       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk2     ; clk        ; 4.304 ;       ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
; oclk2     ; clk        ;       ; 4.343 ; Fall       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; cnt[*]    ; clk        ; 3.600 ; 3.660 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[0]   ; clk        ; 3.600 ; 3.660 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[1]   ; clk        ; 4.022 ; 4.119 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk1     ; clk        ; 2.327 ;       ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odata[*]  ; clk        ; 3.736 ; 3.776 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[0] ; clk        ; 4.028 ; 4.103 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[1] ; clk        ; 3.736 ; 3.776 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[2] ; clk        ; 3.905 ; 3.976 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[3] ; clk        ; 3.855 ; 3.909 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[4] ; clk        ; 3.740 ; 3.778 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[5] ; clk        ; 4.062 ; 4.153 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[6] ; clk        ; 4.111 ; 4.229 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[7] ; clk        ; 4.735 ; 4.878 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk1     ; clk        ;       ; 2.328 ; Fall       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk2     ; clk        ; 4.082 ;       ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
; oclk2     ; clk        ;       ; 4.120 ; Fall       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


-----------------------------------------------
; Fast 1200mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+--------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 3.345 ; 0.184 ; N/A      ; N/A     ; 2.867               ;
;  clk                                                   ; N/A   ; N/A   ; N/A      ; N/A     ; 9.629               ;
;  pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.345 ; 0.184 ; N/A      ; N/A     ; 2.867               ;
; Design-wide TNS                                        ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                   ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+-------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; cnt[*]    ; clk        ; 7.132 ; 7.065 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[0]   ; clk        ; 6.224 ; 6.186 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[1]   ; clk        ; 7.132 ; 7.065 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk1     ; clk        ; 3.319 ;       ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odata[*]  ; clk        ; 8.242 ; 8.312 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[0] ; clk        ; 7.101 ; 7.026 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[1] ; clk        ; 6.460 ; 6.392 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[2] ; clk        ; 6.839 ; 6.759 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[3] ; clk        ; 6.738 ; 6.667 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[4] ; clk        ; 6.478 ; 6.418 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[5] ; clk        ; 7.181 ; 7.137 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[6] ; clk        ; 7.279 ; 7.262 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[7] ; clk        ; 8.242 ; 8.312 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk1     ; clk        ;       ; 3.297 ; Fall       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk2     ; clk        ; 5.813 ;       ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
; oclk2     ; clk        ;       ; 5.776 ; Fall       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; cnt[*]    ; clk        ; 3.600 ; 3.660 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[0]   ; clk        ; 3.600 ; 3.660 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[1]   ; clk        ; 4.022 ; 4.119 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk1     ; clk        ; 2.327 ;       ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odata[*]  ; clk        ; 3.736 ; 3.776 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[0] ; clk        ; 4.028 ; 4.103 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[1] ; clk        ; 3.736 ; 3.776 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[2] ; clk        ; 3.905 ; 3.976 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[3] ; clk        ; 3.855 ; 3.909 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[4] ; clk        ; 3.740 ; 3.778 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[5] ; clk        ; 4.062 ; 4.153 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[6] ; clk        ; 4.111 ; 4.229 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  odata[7] ; clk        ; 4.735 ; 4.878 ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk1     ; clk        ;       ; 2.328 ; Fall       ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; oclk2     ; clk        ; 4.082 ;       ; Rise       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
; oclk2     ; clk        ;       ; 4.120 ; Fall       ; pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oclk1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oclk2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cnt[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cnt[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; odata[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; odata[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; odata[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; odata[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; odata[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; odata[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; odata[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; odata[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; locked        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oclk1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; oclk2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; cnt[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; cnt[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; odata[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; odata[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; odata[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; odata[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; odata[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; odata[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; odata[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; odata[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; locked        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0799 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0799 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oclk1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; oclk2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; cnt[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; cnt[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; odata[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; odata[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; odata[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; odata[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; odata[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; odata[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; odata[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; odata[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.091 V                              ; 0.053 V                              ; 3.77e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.091 V                             ; 0.053 V                             ; 3.77e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; locked        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.094 V                              ; 0.055 V                              ; 3.78e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.094 V                             ; 0.055 V                             ; 3.78e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.33e-06 V                   ; 2.35 V              ; -0.00598 V          ; 0.095 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 3.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.33e-06 V                  ; 2.35 V             ; -0.00598 V         ; 0.095 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 3.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.86e-06 V                   ; 2.34 V              ; -0.00776 V          ; 0.107 V                              ; 0.033 V                              ; 6.63e-10 s                  ; 8.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.86e-06 V                  ; 2.34 V             ; -0.00776 V         ; 0.107 V                             ; 0.033 V                             ; 6.63e-10 s                 ; 8.55e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oclk1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; oclk2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; cnt[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; cnt[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; odata[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; odata[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; odata[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; odata[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; odata[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; odata[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; odata[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; odata[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; locked        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.191 V                              ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.191 V                             ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 52       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 52       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Sat Aug 18 15:30:39 2018
Info: Command: quartus_sta ex_ipcore -c ex_ipcore
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ex_ipcore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll1_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 3 -phase 90.00 -duty_cycle 50.00 -name {pll1_inst|altpll_component|auto_generated|pll1|clk[0]} {pll1_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll1_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 8 -phase 81.00 -duty_cycle 50.00 -name {pll1_inst|altpll_component|auto_generated|pll1|clk[1]} {pll1_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Info (332146): Worst-case setup slack is 3.345
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.345         0.000 pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.429
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.429         0.000 pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.867
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.867         0.000 pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.865         0.000 clk 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.813
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.813         0.000 pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.017
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.017         0.000 pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.889         0.000 clk 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.371
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.371         0.000 pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.184
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.184         0.000 pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.061
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.061         0.000 pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.629         0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 406 megabytes
    Info: Processing ended: Sat Aug 18 15:30:47 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:03


