
*** Running vivado
    with args -log UART_to_PWM_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_to_PWM_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source UART_to_PWM_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top UART_to_PWM_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 169010
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 18275 ; free virtual = 27098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_to_PWM_wrapper' [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/hdl/UART_to_PWM_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'UART_to_PWM' [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/synth/UART_to_PWM.v:83]
INFO: [Synth 8-6157] synthesizing module 'UART_to_PWM_LUT_0_0' [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-168890-hephaestus/realtime/UART_to_PWM_LUT_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_to_PWM_LUT_0_0' (1#1) [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-168890-hephaestus/realtime/UART_to_PWM_LUT_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PWM_imp_QMBNO5' [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/synth/UART_to_PWM.v:12]
INFO: [Synth 8-6157] synthesizing module 'UART_to_PWM_comparator_0_0' [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-168890-hephaestus/realtime/UART_to_PWM_comparator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_to_PWM_comparator_0_0' (2#1) [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-168890-hephaestus/realtime/UART_to_PWM_comparator_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'UART_to_PWM_counter_0_0' [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-168890-hephaestus/realtime/UART_to_PWM_counter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_to_PWM_counter_0_0' (3#1) [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-168890-hephaestus/realtime/UART_to_PWM_counter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PWM_imp_QMBNO5' (4#1) [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/synth/UART_to_PWM.v:12]
INFO: [Synth 8-6157] synthesizing module 'UART_imp_1T9QZ0E' [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/synth/UART_to_PWM.v:47]
INFO: [Synth 8-6157] synthesizing module 'UART_to_PWM_clk_divider_0_0' [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-168890-hephaestus/realtime/UART_to_PWM_clk_divider_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_to_PWM_clk_divider_0_0' (5#1) [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-168890-hephaestus/realtime/UART_to_PWM_clk_divider_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'UART_to_PWM_rx_mod_0_0' [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-168890-hephaestus/realtime/UART_to_PWM_rx_mod_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_to_PWM_rx_mod_0_0' (6#1) [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-168890-hephaestus/realtime/UART_to_PWM_rx_mod_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'UART_to_PWM_xl_slice_0_0' [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-168890-hephaestus/realtime/UART_to_PWM_xl_slice_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_to_PWM_xl_slice_0_0' (7#1) [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-168890-hephaestus/realtime/UART_to_PWM_xl_slice_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_imp_1T9QZ0E' (8#1) [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/synth/UART_to_PWM.v:47]
INFO: [Synth 8-6155] done synthesizing module 'UART_to_PWM' (9#1) [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/synth/UART_to_PWM.v:83]
INFO: [Synth 8-6155] done synthesizing module 'UART_to_PWM_wrapper' (10#1) [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/hdl/UART_to_PWM_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 18314 ; free virtual = 27138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 19023 ; free virtual = 27839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 19023 ; free virtual = 27839
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 19018 ; free virtual = 27834
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_LUT_0_0/UART_to_PWM_LUT_0_0/UART_to_PWM_LUT_0_0_in_context.xdc] for cell 'UART_to_PWM_i/LUT_0'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_LUT_0_0/UART_to_PWM_LUT_0_0/UART_to_PWM_LUT_0_0_in_context.xdc] for cell 'UART_to_PWM_i/LUT_0'
Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_counter_0_0/UART_to_PWM_counter_0_0/UART_to_PWM_counter_0_0_in_context.xdc] for cell 'UART_to_PWM_i/PWM/counter_0'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_counter_0_0/UART_to_PWM_counter_0_0/UART_to_PWM_counter_0_0_in_context.xdc] for cell 'UART_to_PWM_i/PWM/counter_0'
Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_comparator_0_0/UART_to_PWM_comparator_0_0/UART_to_PWM_comparator_0_0_in_context.xdc] for cell 'UART_to_PWM_i/PWM/comparator_0'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_comparator_0_0/UART_to_PWM_comparator_0_0/UART_to_PWM_comparator_0_0_in_context.xdc] for cell 'UART_to_PWM_i/PWM/comparator_0'
Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_clk_divider_0_0/UART_to_PWM_clk_divider_0_0/UART_to_PWM_clk_divider_0_0_in_context.xdc] for cell 'UART_to_PWM_i/UART/clk_divider_0'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_clk_divider_0_0/UART_to_PWM_clk_divider_0_0/UART_to_PWM_clk_divider_0_0_in_context.xdc] for cell 'UART_to_PWM_i/UART/clk_divider_0'
Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_xl_slice_0_0/UART_to_PWM_xl_slice_0_0/UART_to_PWM_xl_slice_0_0_in_context.xdc] for cell 'UART_to_PWM_i/UART/xl_slice_0'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_xl_slice_0_0/UART_to_PWM_xl_slice_0_0/UART_to_PWM_xl_slice_0_0_in_context.xdc] for cell 'UART_to_PWM_i/UART/xl_slice_0'
Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_rx_mod_0_0/UART_to_PWM_rx_mod_0_0/UART_to_PWM_rx_mod_0_0_in_context.xdc] for cell 'UART_to_PWM_i/UART/rx_mod_0'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_rx_mod_0_0/UART_to_PWM_rx_mod_0_0/UART_to_PWM_rx_mod_0_0_in_context.xdc] for cell 'UART_to_PWM_i/UART/rx_mod_0'
Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 18997 ; free virtual = 27812
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 18997 ; free virtual = 27812
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 19058 ; free virtual = 27873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 19058 ; free virtual = 27873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for UART_to_PWM_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_to_PWM_i/LUT_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_to_PWM_i/PWM/counter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_to_PWM_i/PWM/comparator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_to_PWM_i/UART/clk_divider_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_to_PWM_i/UART/xl_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_to_PWM_i/UART/rx_mod_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 19058 ; free virtual = 27873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 19057 ; free virtual = 27874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 19047 ; free virtual = 27866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 18935 ; free virtual = 27752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 18935 ; free virtual = 27752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 18934 ; free virtual = 27751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 18944 ; free virtual = 27761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 18944 ; free virtual = 27761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 18944 ; free virtual = 27761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 18944 ; free virtual = 27761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 18944 ; free virtual = 27761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 18944 ; free virtual = 27761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |UART_to_PWM_LUT_0_0         |         1|
|2     |UART_to_PWM_comparator_0_0  |         1|
|3     |UART_to_PWM_counter_0_0     |         1|
|4     |UART_to_PWM_clk_divider_0_0 |         1|
|5     |UART_to_PWM_rx_mod_0_0      |         1|
|6     |UART_to_PWM_xl_slice_0_0    |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |UART_to_PWM_LUT_0         |     1|
|2     |UART_to_PWM_clk_divider_0 |     1|
|3     |UART_to_PWM_comparator_0  |     1|
|4     |UART_to_PWM_counter_0     |     1|
|5     |UART_to_PWM_rx_mod_0      |     1|
|6     |UART_to_PWM_xl_slice_0    |     1|
|7     |IBUF                      |     4|
|8     |OBUF                      |     1|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 18944 ; free virtual = 27761
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 19003 ; free virtual = 27820
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 19003 ; free virtual = 27820
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 19088 ; free virtual = 27905
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 19032 ; free virtual = 27849
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 19167 ; free virtual = 27984
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/UART_to_PWM_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_to_PWM_wrapper_utilization_synth.rpt -pb UART_to_PWM_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 24 15:18:34 2024...
