{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564895253924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564895253928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 04 01:07:33 2019 " "Processing started: Sun Aug 04 01:07:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564895253928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564895253928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564895253929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564895254272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564895254272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinna-bon-fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file cinna-bon-fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 CinnaBoNFPGA " "Found entity 1: CinnaBoNFPGA" {  } { { "Cinna-BoN-FPGA.v" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564895262985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564895262985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "debouncer.v" "" { Text "D:/Cinna-BoN-FPGA/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564895262988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564895262988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevled.v 1 1 " "Found 1 design units, including 1 entities, in source file sevled.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevLedDecoder " "Found entity 1: SevLedDecoder" {  } { { "sevled.v" "" { Text "D:/Cinna-BoN-FPGA/sevled.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564895262991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564895262991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqblinker.v 1 1 " "Found 1 design units, including 1 entities, in source file seqblinker.v" { { "Info" "ISGN_ENTITY_NAME" "1 SeqBlinker " "Found entity 1: SeqBlinker" {  } { { "SeqBlinker.v" "" { Text "D:/Cinna-BoN-FPGA/SeqBlinker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564895262994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564895262994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrxr.v 1 1 " "Found 1 design units, including 1 entities, in source file uartrxr.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartRxr " "Found entity 1: UartRxr" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564895262996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564895262996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttxr.v 1 1 " "Found 1 design units, including 1 entities, in source file uarttxr.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartTxr " "Found entity 1: UartTxr" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564895262998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564895262998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcreceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file adcreceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdcReceiver " "Found entity 1: AdcReceiver" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564895263000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564895263000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad9767if.v(12) " "Verilog HDL information at ad9767if.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "ad9767if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9767if.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1564895263001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9767if.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9767if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9767if " "Found entity 1: ad9767if" {  } { { "ad9767if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9767if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564895263002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564895263002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinerom.v 1 1 " "Found 1 design units, including 1 entities, in source file sinerom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinerom " "Found entity 1: sinerom" {  } { { "sinerom.v" "" { Text "D:/Cinna-BoN-FPGA/sinerom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564895263004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564895263004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9767sine.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9767sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9767sine " "Found entity 1: ad9767sine" {  } { { "ad9767sine.v" "" { Text "D:/Cinna-BoN-FPGA/ad9767sine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564895263006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564895263006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "send_complete SEND_COMPLETE ad9833if.v(9) " "Verilog HDL Declaration information at ad9833if.v(9): object \"send_complete\" differs only in case from object \"SEND_COMPLETE\" in the same scope" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564895263007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9833if.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9833if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9833if " "Found entity 1: ad9833if" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564895263007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564895263007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(16) " "Verilog HDL Parameter Declaration warning at ad9833if.v(16): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263008 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(17) " "Verilog HDL Parameter Declaration warning at ad9833if.v(17): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263008 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(18) " "Verilog HDL Parameter Declaration warning at ad9833if.v(18): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263008 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(19) " "Verilog HDL Parameter Declaration warning at ad9833if.v(19): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263008 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(20) " "Verilog HDL Parameter Declaration warning at ad9833if.v(20): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263008 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(21) " "Verilog HDL Parameter Declaration warning at ad9833if.v(21): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263008 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(22) " "Verilog HDL Parameter Declaration warning at ad9833if.v(22): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263008 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(23) " "Verilog HDL Parameter Declaration warning at ad9833if.v(23): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263008 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(10) " "Verilog HDL Parameter Declaration warning at UartRxr.v(10): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263009 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(11) " "Verilog HDL Parameter Declaration warning at UartRxr.v(11): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263009 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(12) " "Verilog HDL Parameter Declaration warning at UartRxr.v(12): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263009 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(13) " "Verilog HDL Parameter Declaration warning at UartRxr.v(13): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263009 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(14) " "Verilog HDL Parameter Declaration warning at UartRxr.v(14): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263009 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(11) " "Verilog HDL Parameter Declaration warning at UartTxr.v(11): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(12) " "Verilog HDL Parameter Declaration warning at UartTxr.v(12): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(13) " "Verilog HDL Parameter Declaration warning at UartTxr.v(13): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(14) " "Verilog HDL Parameter Declaration warning at UartTxr.v(14): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(15) " "Verilog HDL Parameter Declaration warning at UartTxr.v(15): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(37) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(37): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(38) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(38): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(39) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(39): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(40) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(40): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(41) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(41): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(42) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(42): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(43) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(43): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564895263010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CinnaBoNFPGA " "Elaborating entity \"CinnaBoNFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564895263038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad9833if ad9833if:UUT " "Elaborating entity \"ad9833if\" for hierarchy \"ad9833if:UUT\"" {  } { { "Cinna-BoN-FPGA.v" "UUT" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564895263039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(63) " "Verilog HDL assignment warning at ad9833if.v(63): truncated value with size 32 to match size of target (16)" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564895263040 "|CinnaBoNFPGA|ad9833if:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(76) " "Verilog HDL assignment warning at ad9833if.v(76): truncated value with size 32 to match size of target (16)" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564895263040 "|CinnaBoNFPGA|ad9833if:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ad9833if.v(102) " "Verilog HDL assignment warning at ad9833if.v(102): truncated value with size 32 to match size of target (6)" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564895263040 "|CinnaBoNFPGA|ad9833if:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(105) " "Verilog HDL assignment warning at ad9833if.v(105): truncated value with size 32 to match size of target (16)" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564895263040 "|CinnaBoNFPGA|ad9833if:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(120) " "Verilog HDL assignment warning at ad9833if.v(120): truncated value with size 32 to match size of target (16)" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564895263040 "|CinnaBoNFPGA|ad9833if:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ad9833if.v(134) " "Verilog HDL assignment warning at ad9833if.v(134): truncated value with size 32 to match size of target (3)" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564895263040 "|CinnaBoNFPGA|ad9833if:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(139) " "Verilog HDL assignment warning at ad9833if.v(139): truncated value with size 32 to match size of target (16)" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564895263040 "|CinnaBoNFPGA|ad9833if:UUT"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1564895263711 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564895263939 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.map.smsg " "Generated suppressed messages file D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564895263968 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564895264072 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564895264072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564895264121 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564895264121 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564895264121 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564895264121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564895264150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 04 01:07:44 2019 " "Processing ended: Sun Aug 04 01:07:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564895264150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564895264150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564895264150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564895264150 ""}
