\hypertarget{struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields}{}\section{\+\_\+hw\+\_\+enet\+\_\+atcor\+:\+:\+\_\+hw\+\_\+enet\+\_\+atcor\+\_\+bitfields Struct Reference}
\label{struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields}\index{\+\_\+hw\+\_\+enet\+\_\+atcor\+::\+\_\+hw\+\_\+enet\+\_\+atcor\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+atcor\+::\+\_\+hw\+\_\+enet\+\_\+atcor\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields_a4e4a594d772299613c418a177073c76b}{C\+OR}\+: 31
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields_a5218e4ad37d16e513a84966532ad63a5}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+enet\+\_\+atcor\+::\+\_\+hw\+\_\+enet\+\_\+atcor\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+atcor\+::\+\_\+hw\+\_\+enet\+\_\+atcor\+\_\+bitfields}!C\+OR@{C\+OR}}
\index{C\+OR@{C\+OR}!\+\_\+hw\+\_\+enet\+\_\+atcor\+::\+\_\+hw\+\_\+enet\+\_\+atcor\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+atcor\+::\+\_\+hw\+\_\+enet\+\_\+atcor\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+OR}{COR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+atcor\+::\+\_\+hw\+\_\+enet\+\_\+atcor\+\_\+bitfields\+::\+C\+OR}\hypertarget{struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields_a4e4a594d772299613c418a177073c76b}{}\label{struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields_a4e4a594d772299613c418a177073c76b}
\mbox{[}30\+:0\mbox{]} Correction Counter Wrap-\/\+Around Value \index{\+\_\+hw\+\_\+enet\+\_\+atcor\+::\+\_\+hw\+\_\+enet\+\_\+atcor\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+atcor\+::\+\_\+hw\+\_\+enet\+\_\+atcor\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+enet\+\_\+atcor\+::\+\_\+hw\+\_\+enet\+\_\+atcor\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+atcor\+::\+\_\+hw\+\_\+enet\+\_\+atcor\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+atcor\+::\+\_\+hw\+\_\+enet\+\_\+atcor\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields_a5218e4ad37d16e513a84966532ad63a5}{}\label{struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields_a5218e4ad37d16e513a84966532ad63a5}
\mbox{[}31\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
