
*** Running vivado
    with args -log sub_BD_axi_smc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sub_BD_axi_smc_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source sub_BD_axi_smc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 375.941 ; gain = 91.734
INFO: [Synth 8-638] synthesizing module 'sub_BD_axi_smc_0' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/synth/sub_BD_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_936a' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:13]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_E67P5V' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:1626]
INFO: [Synth 8-638] synthesizing module 'bd_936a_one_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_38/synth/bd_936a_one_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_one_1' (2#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_38/synth/bd_936a_one_1.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_936a_psr_aclk_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_39/synth/bd_936a_psr_aclk_1.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_psr_aclk_1' (9#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_39/synth/bd_936a_psr_aclk_1.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_E67P5V' (10#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:1626]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_1KJ0CMW' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:1682]
INFO: [Synth 8-638] synthesizing module 'bd_936a_m00e_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_75/synth/bd_936a_m00e_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_m00e_1' (20#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_75/synth/bd_936a_m00e_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_1KJ0CMW' (21#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:1682]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_175T6MS' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:2068]
INFO: [Synth 8-638] synthesizing module 'bd_936a_m00arn_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_70/synth/bd_936a_m00arn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (27#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (30#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_m00arn_1' (36#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_70/synth/bd_936a_m00arn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_m00awn_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_72/synth/bd_936a_m00awn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_m00awn_1' (37#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_72/synth/bd_936a_m00awn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_m00bn_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_74/synth/bd_936a_m00bn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (37#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (37#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_m00bn_1' (38#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_74/synth/bd_936a_m00bn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_m00rn_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_71/synth/bd_936a_m00rn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (38#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_m00rn_1' (39#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_71/synth/bd_936a_m00rn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_m00wn_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_73/synth/bd_936a_m00wn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (39#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (39#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_m00wn_1' (40#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_73/synth/bd_936a_m00wn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_175T6MS' (41#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:2068]
INFO: [Synth 8-638] synthesizing module 'bd_936a_m00s2a_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_69/synth/bd_936a_m00s2a_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_m00s2a_1' (43#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_69/synth/bd_936a_m00s2a_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_s00a2s_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_48/synth/bd_936a_s00a2s_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_s00a2s_1' (45#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_48/synth/bd_936a_s00a2s_1.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_K4X6GR' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:2373]
INFO: [Synth 8-638] synthesizing module 'bd_936a_s00mmu_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_45/synth/bd_936a_s00mmu_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_s00mmu_1' (49#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_45/synth/bd_936a_s00mmu_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_s00sic_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_47/synth/bd_936a_s00sic_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_s00sic_1' (54#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_47/synth/bd_936a_s00sic_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_s00tr_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_46/synth/bd_936a_s00tr_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_s00tr_1' (57#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_46/synth/bd_936a_s00tr_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_K4X6GR' (58#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:2373]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_PUNOWX' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:2984]
INFO: [Synth 8-638] synthesizing module 'bd_936a_sarn_3' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_49/synth/bd_936a_sarn_3.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (58#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (58#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_sarn_3' (59#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_49/synth/bd_936a_sarn_3.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_sawn_2' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_51/synth/bd_936a_sawn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_sawn_2' (60#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_51/synth/bd_936a_sawn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_sbn_2' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_53/synth/bd_936a_sbn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (60#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_sbn_2' (61#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_53/synth/bd_936a_sbn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_srn_3' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_50/synth/bd_936a_srn_3.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (62#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_srn_3' (63#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_50/synth/bd_936a_srn_3.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_swn_2' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_52/synth/bd_936a_swn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized10' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized10' (65#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_swn_2' (66#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_52/synth/bd_936a_swn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_PUNOWX' (67#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:2984]
INFO: [Synth 8-638] synthesizing module 'bd_936a_s01a2s_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_57/synth/bd_936a_s01a2s_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_s01a2s_1' (68#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_57/synth/bd_936a_s01a2s_1.sv:58]
INFO: [Synth 8-638] synthesizing module 's01_entry_pipeline_imp_1MSEIB3' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:3280]
INFO: [Synth 8-638] synthesizing module 'bd_936a_s01mmu_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_54/synth/bd_936a_s01mmu_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_s01mmu_1' (69#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_54/synth/bd_936a_s01mmu_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_s01sic_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_56/synth/bd_936a_s01sic_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_s01sic_1' (70#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_56/synth/bd_936a_s01sic_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_s01tr_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_55/synth/bd_936a_s01tr_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_s01tr_1' (71#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_55/synth/bd_936a_s01tr_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_entry_pipeline_imp_1MSEIB3' (72#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:3280]
INFO: [Synth 8-638] synthesizing module 's01_nodes_imp_1HB94LZ' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:3567]
INFO: [Synth 8-638] synthesizing module 'bd_936a_sarn_4' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_58/synth/bd_936a_sarn_4.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_sarn_4' (73#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_58/synth/bd_936a_sarn_4.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_srn_4' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_59/synth/bd_936a_srn_4.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_srn_4' (74#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_59/synth/bd_936a_srn_4.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_nodes_imp_1HB94LZ' (75#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:3567]
INFO: [Synth 8-638] synthesizing module 'bd_936a_s02a2s_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_63/synth/bd_936a_s02a2s_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_s02a2s_1' (76#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_63/synth/bd_936a_s02a2s_1.sv:58]
INFO: [Synth 8-638] synthesizing module 's02_entry_pipeline_imp_19SASYA' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:3698]
INFO: [Synth 8-638] synthesizing module 'bd_936a_s02mmu_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_60/synth/bd_936a_s02mmu_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_s02mmu_1' (77#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_60/synth/bd_936a_s02mmu_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_s02sic_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_62/synth/bd_936a_s02sic_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_s02sic_1' (78#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_62/synth/bd_936a_s02sic_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_s02tr_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_61/synth/bd_936a_s02tr_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_s02tr_1' (79#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_61/synth/bd_936a_s02tr_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_entry_pipeline_imp_19SASYA' (80#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:3698]
INFO: [Synth 8-638] synthesizing module 's02_nodes_imp_1G8L9HO' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:4356]
INFO: [Synth 8-638] synthesizing module 'bd_936a_sarn_5' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_64/synth/bd_936a_sarn_5.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_sarn_5' (81#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_64/synth/bd_936a_sarn_5.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_sawn_3' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_66/synth/bd_936a_sawn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_sawn_3' (82#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_66/synth/bd_936a_sawn_3.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_sbn_3' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_68/synth/bd_936a_sbn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_sbn_3' (83#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_68/synth/bd_936a_sbn_3.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_srn_5' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_65/synth/bd_936a_srn_5.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_srn_5' (84#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_65/synth/bd_936a_srn_5.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_936a_swn_3' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_67/synth/bd_936a_swn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_swn_3' (85#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_67/synth/bd_936a_swn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_nodes_imp_1G8L9HO' (86#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:4356]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_F7ZDO5' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:4652]
INFO: [Synth 8-638] synthesizing module 'bd_936a_arsw_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_40/synth/bd_936a_arsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_arsw_1' (89#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_40/synth/bd_936a_arsw_1.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_936a_awsw_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_42/synth/bd_936a_awsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_awsw_1' (90#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_42/synth/bd_936a_awsw_1.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_936a_bsw_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_44/synth/bd_936a_bsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_bsw_1' (91#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_44/synth/bd_936a_bsw_1.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_936a_rsw_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_41/synth/bd_936a_rsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_rsw_1' (92#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_41/synth/bd_936a_rsw_1.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_936a_wsw_1' [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_43/synth/bd_936a_wsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_936a_wsw_1' (93#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/ip/ip_43/synth/bd_936a_wsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_F7ZDO5' (94#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:4652]
INFO: [Synth 8-256] done synthesizing module 'bd_936a' (95#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/bd_0/hdl/bd_936a.v:13]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_axi_smc_0' (96#1) [e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_smc_0/synth/sub_BD_axi_smc_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 556.922 ; gain = 272.715
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 556.922 ; gain = 272.715
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1632.605 ; gain = 97.188
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:01 . Memory (MB): peak = 1632.605 ; gain = 1348.398
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:01 . Memory (MB): peak = 1632.605 ; gain = 1348.398
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:01 . Memory (MB): peak = 1632.605 ; gain = 1348.398
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:07 . Memory (MB): peak = 1632.605 ; gain = 1348.398
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 1632.605 ; gain = 1348.398
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                        | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|inst/i_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27    | 
|inst/i_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27    | 
|inst/i_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4     | 
|inst/i_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 8               | RAM32M x 2     | 
|inst/i_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4     | 
|inst/i_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 150             | RAM32M x 25    | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M x 30    | 
|inst/i_0/\s02_nodes/s02_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_0/\s02_nodes/s02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|inst/i_0/\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_0/\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|inst/i_0/\s02_nodes/s02_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\s02_nodes/s02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|inst/i_0/\s02_nodes/s02_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\s02_nodes/s02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 169             | RAM32M x 29    | 
|inst/i_0/\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_0/\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|inst/i_1/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_1/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|inst/i_1/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_1/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 169             | RAM32M x 29    | 
|inst/i_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|inst/i_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|inst/i_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|inst/i_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 169             | RAM32M x 29    | 
|inst/i_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 1632.605 ; gain = 1348.398
Finished Timing Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1632.605 ; gain = 1348.398
Finished Technology Mapping : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 1632.605 ; gain = 1348.398
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 1632.605 ; gain = 1348.398
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 1632.605 ; gain = 1348.398
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1632.605 ; gain = 1348.398
Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1632.605 ; gain = 1348.398
Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:02:26 . Memory (MB): peak = 1632.605 ; gain = 1348.398
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:26 . Memory (MB): peak = 1632.605 ; gain = 1348.398

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    10|
|2     |LUT1     |   217|
|3     |LUT2     |   791|
|4     |LUT3     |   705|
|5     |LUT4     |  2348|
|6     |LUT5     |   860|
|7     |LUT6     |  1539|
|8     |MUXF7    |     4|
|9     |RAM16X1D |     3|
|10    |RAM32M   |   411|
|11    |RAM32X1D |     8|
|12    |SRL16    |     1|
|13    |SRLC32E  |   352|
|14    |FDR      |     4|
|15    |FDRE     |  5963|
|16    |FDSE     |   247|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:26 . Memory (MB): peak = 1632.605 ; gain = 1348.398
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:02:32 . Memory (MB): peak = 1632.605 ; gain = 1356.445
