<!doctype html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">

    <link rel="shortcut icon" type="image/png"
      href="/INSPECT/assets/img/inspect.png">

<!-- Begin Jekyll SEO tag v2.5.0 -->
<title>Stencil 3D r3 star constant isotropic double _Complex Zen_EPYC-7451 | INSPECT</title>
<meta name="generator" content="Jekyll v3.8.5" />
<meta property="og:title" content="Stencil 3D r3 star constant isotropic double _Complex Zen_EPYC-7451" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="Intra Node Stencil Performance Evaluation Collection" />
<meta property="og:description" content="Intra Node Stencil Performance Evaluation Collection" />
<meta property="og:site_name" content="INSPECT" />
<script type="application/ld+json">
{"description":"Intra Node Stencil Performance Evaluation Collection","@type":"WebPage","headline":"Stencil 3D r3 star constant isotropic double _Complex Zen_EPYC-7451","url":"/INSPECT/stencils/3D/r3/isotropic/star/constant/double_Complex/Zen_EPYC-7451/","@context":"http://schema.org"}</script>
<!-- End Jekyll SEO tag -->

    <link rel="stylesheet" href="/INSPECT/assets/css/style.css?v=6c76636412c6f81337f8f67787cb1a6252803e53">
    <script src="https://code.jquery.com/jquery-3.3.0.min.js" integrity="sha256-RTQy8VOmNlT6b2PIRur37p6JEBZUE7o8wPgMvu18MC4=" crossorigin="anonymous"></script>
    <script src="/INSPECT/assets/js/main.js"></script>
    <!--[if lt IE 9]>
      <script src="https://cdn!js.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv.min.js" integrity="sha256-3Jy/GbSLrg0o9y5Z5n1uw0qxZECH7C6OQpVBgNFYa0g=" crossorigin="anonymous"></script>
    <![endif]-->
    <meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no">
    <script src="/INSPECT/assets/js/headroom.js"></script>
  </head>
  <body>
    <header class="headroom">
      <h1 class="headroom"><a href="/INSPECT/">INSPECT</a></h1>
      <p>Intra Node Stencil Performance Evaluation Collection</p>
      
      <div id="banner">
        <a id="logo" class="fork" href="/INSPECT/">âŒ‚</a>
        

<div id="navbar">
<a href="https://github.com/RRZE-HPC/INSPECT/tree/master/stencils/3D/r3/isotropic/star/constant/double_Complex/Zen_EPYC-7451">3D / r3 / isotropic / star / constant / double_Complex / Zen_EPYC-7451</a>
</div>

      </div><!-- end banner -->
      
    </header>

    <script>
      var myElement = document.querySelector("header");
      var headroom  = new Headroom(myElement);
      headroom.init();
    </script>

    <div class="wrapper">
      <nav>
        <ul></ul>
      </nav>
      <section>
        <script src="/INSPECT/assets/js/plotly-latest.min.js"></script>

<div class="section-block-full">

  <div class="section-block-half">
    <h2 id="stencil-properties">Stencil Properties</h2>

    <table>
      <tbody>
        <tr>
          <td>dimension</td>
          <td>3D</td>
        </tr>
        <tr>
          <td>radius</td>
          <td>3</td>
        </tr>
        <tr>
          <td>weighting</td>
          <td>isotropic</td>
        </tr>
        <tr>
          <td>kind</td>
          <td>star</td>
        </tr>
        <tr>
          <td>coefficients</td>
          <td>constant</td>
        </tr>
        <tr>
          <td>datatype</td>
          <td>double _Complex</td>
        </tr>
        <tr>
          <td>machine</td>
          <td><a href="/INSPECT/machines/Zen_EPYC-7451">Zen_EPYC-7451</a></td>
        </tr>
        <tr>
          <td>FLOP per LUP</td>
          <td>22</td>
        </tr>
      </tbody>
    </table>

    <p>Benchmark raw data shown on this page can be found in the <a href="https://github.com/RRZE-HPC/stempel_data_collection/tree/master/stencils/3D/r3/isotropic/star/constant/double_Complex/Zen_EPYC-7451/">according folder of the git repository</a>.</p>

    <p>If you have feedback, issues or found errors on this page, please <a href="https://github.com/RRZE-HPC/stempel_data_collection/issues/new?labels[]=Stencil%20Comment%20Management&amp;labels[]=[Type]%20Bug&amp;title=Stencil%20Comment&amp;milestone=People%20Management:%20m6&amp;assignee=ebinnion&amp;body=Stencil:%203D%20r3%20isotropic%20star%20constant%20double_Complex%20Zen_EPYC-7451">submit an issue on the github page</a>.</p>

  </div>

  <div class="section-block-half">
    <h2 id="kernel-source-code">Kernel Source Code</h2>

    <p><input class="code-button" type="button" onclick="document.getElementById('c_source').style.display = 'block';document.getElementById('asm_source').style.display = 'none';document.getElementById('iaca').style.display = 'none'" value="C Source Code" />
<input class="code-button" type="button" onclick="document.getElementById('asm_source').style.display = 'block';document.getElementById('c_source').style.display = 'none';document.getElementById('iaca').style.display = 'none'" value="Assembly Code" /></p>

    <div id="c_source">
      <div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">double</span> <span class="kt">_Complex</span> <span class="n">a</span><span class="p">[</span><span class="n">M</span><span class="p">][</span><span class="n">N</span><span class="p">][</span><span class="n">P</span><span class="p">];</span>
<span class="kt">double</span> <span class="kt">_Complex</span> <span class="n">b</span><span class="p">[</span><span class="n">M</span><span class="p">][</span><span class="n">N</span><span class="p">][</span><span class="n">P</span><span class="p">];</span>
<span class="kt">double</span> <span class="kt">_Complex</span> <span class="n">c0</span><span class="p">;</span>
<span class="kt">double</span> <span class="kt">_Complex</span> <span class="n">c1</span><span class="p">;</span>
<span class="kt">double</span> <span class="kt">_Complex</span> <span class="n">c2</span><span class="p">;</span>
<span class="kt">double</span> <span class="kt">_Complex</span> <span class="n">c3</span><span class="p">;</span>

<span class="k">for</span> <span class="p">(</span><span class="kt">long</span> <span class="n">k</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="n">M</span> <span class="o">-</span> <span class="mi">3</span><span class="p">;</span> <span class="o">++</span><span class="n">k</span><span class="p">)</span> <span class="p">{</span>
  <span class="k">for</span> <span class="p">(</span><span class="kt">long</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">N</span> <span class="o">-</span> <span class="mi">3</span><span class="p">;</span> <span class="o">++</span><span class="n">j</span><span class="p">)</span> <span class="p">{</span>
    <span class="k">for</span> <span class="p">(</span><span class="kt">long</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">P</span> <span class="o">-</span> <span class="mi">3</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
      <span class="n">b</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">c0</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span>
                   <span class="n">c1</span> <span class="o">*</span> <span class="p">((</span><span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">])</span> <span class="o">+</span>
                         <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">k</span> <span class="o">-</span> <span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span> <span class="o">+</span> <span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">])</span> <span class="o">+</span>
                         <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span> <span class="o">-</span> <span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span> <span class="o">+</span> <span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="p">]))</span> <span class="o">+</span>
                   <span class="n">c2</span> <span class="o">*</span> <span class="p">((</span><span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span> <span class="o">-</span> <span class="mi">2</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span> <span class="o">+</span> <span class="mi">2</span><span class="p">])</span> <span class="o">+</span>
                         <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">k</span> <span class="o">-</span> <span class="mi">2</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span> <span class="o">+</span> <span class="mi">2</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">])</span> <span class="o">+</span>
                         <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span> <span class="o">-</span> <span class="mi">2</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span> <span class="o">+</span> <span class="mi">2</span><span class="p">][</span><span class="n">i</span><span class="p">]))</span> <span class="o">+</span>
                   <span class="n">c3</span> <span class="o">*</span> <span class="p">((</span><span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span> <span class="o">-</span> <span class="mi">3</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span> <span class="o">+</span> <span class="mi">3</span><span class="p">])</span> <span class="o">+</span>
                         <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">k</span> <span class="o">-</span> <span class="mi">3</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span> <span class="o">+</span> <span class="mi">3</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">])</span> <span class="o">+</span>
                         <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span> <span class="o">-</span> <span class="mi">3</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span> <span class="o">+</span> <span class="mi">3</span><span class="p">][</span><span class="n">i</span><span class="p">]));</span>
    <span class="p">}</span>
  <span class="p">}</span>
<span class="p">}</span>
</code></pre></div>      </div>
    </div>

    <div id="asm_source" style="display:none;">
      <div class="language-nasm highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">Scaling</span> <span class="n">prediction</span><span class="p">,</span> <span class="n">considering</span> <span class="n">memory</span> <span class="n">bus</span> <span class="n">utilization</span> <span class="n">penalty</span> <span class="k">and</span> <span class="n">assuming</span> <span class="n">all</span> <span class="n">scalable</span> <span class="n">caches</span><span class="o">:</span>
<span class="mi">1</span><span class="n">st</span> <span class="n">NUMA</span> <span class="n">dom</span><span class="p">.</span> <span class="o">||-----------------------------------------------|</span>
<span class="n">cores</span>         <span class="mi">24</span>
<span class="n">perf</span><span class="p">.</span> <span class="p">(</span><span class="n">cy</span><span class="o">/</span><span class="n">CL</span><span class="p">)</span> <span class="mi">1</span><span class="p">.</span><span class="mi">7</span>
</code></pre></div>      </div>
    </div>

  </div>

</div>

<div class="section-block-full">

  <div class="section-block-half">

    <h2 id="layer-conditions">Layer Conditions</h2>
    <h3 id="layer-conditions-for-l1-cache-with-32-kb">Layer conditions for L1 cache with 32 KB:</h3>

    <table>
      <thead>
        <tr>
          <th style="text-align: center">condition</th>
          <th style="text-align: right">misses</th>
          <th style="text-align: right">hits</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">32*M*N*P &lt; 32768</code></td>
          <td style="text-align: right">0</td>
          <td style="text-align: right">20</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">128*N*P &lt;= 32768</code></td>
          <td style="text-align: right">2</td>
          <td style="text-align: right">18</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">128*N*P - 288*P &lt;= 32768</code></td>
          <td style="text-align: right">6</td>
          <td style="text-align: right">14</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">224*P &lt;= 32768</code></td>
          <td style="text-align: right">8</td>
          <td style="text-align: right">12</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">224*P - 576 &lt;= 32768</code></td>
          <td style="text-align: right">12</td>
          <td style="text-align: right">8</td>
        </tr>
        <tr>
          <td style="text-align: center">Else</td>
          <td style="text-align: right">14</td>
          <td style="text-align: right">6</td>
        </tr>
      </tbody>
    </table>

    <h3 id="layer-conditions-for-l2-cache-with-512-kb">Layer conditions for L2 cache with 512 KB:</h3>

    <table>
      <thead>
        <tr>
          <th style="text-align: center">condition</th>
          <th style="text-align: right">misses</th>
          <th style="text-align: right">hits</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">32*M*N*P &lt; 524288</code></td>
          <td style="text-align: right">0</td>
          <td style="text-align: right">20</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">128*N*P &lt;= 524288</code></td>
          <td style="text-align: right">2</td>
          <td style="text-align: right">18</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">128*N*P - 288*P &lt;= 524288</code></td>
          <td style="text-align: right">6</td>
          <td style="text-align: right">14</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">224*P &lt;= 524288</code></td>
          <td style="text-align: right">8</td>
          <td style="text-align: right">12</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">224*P - 576 &lt;= 524288</code></td>
          <td style="text-align: right">12</td>
          <td style="text-align: right">8</td>
        </tr>
        <tr>
          <td style="text-align: center">Else</td>
          <td style="text-align: right">14</td>
          <td style="text-align: right">6</td>
        </tr>
      </tbody>
    </table>

    <h3 id="layer-conditions-for-l3-cache-with-8192-kb">Layer conditions for L3 cache with 8192 KB:</h3>

    <table>
      <thead>
        <tr>
          <th style="text-align: center">condition</th>
          <th style="text-align: right">misses</th>
          <th style="text-align: right">hits</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">32*M*N*P &lt; 8388608</code></td>
          <td style="text-align: right">0</td>
          <td style="text-align: right">20</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">128*N*P &lt;= 8388608</code></td>
          <td style="text-align: right">2</td>
          <td style="text-align: right">18</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">128*N*P - 288*P &lt;= 8388608</code></td>
          <td style="text-align: right">6</td>
          <td style="text-align: right">14</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">224*P &lt;= 8388608</code></td>
          <td style="text-align: right">8</td>
          <td style="text-align: right">12</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">224*P - 576 &lt;= 8388608</code></td>
          <td style="text-align: right">12</td>
          <td style="text-align: right">8</td>
        </tr>
        <tr>
          <td style="text-align: center">Else</td>
          <td style="text-align: right">14</td>
          <td style="text-align: right">6</td>
        </tr>
      </tbody>
    </table>

    <!--
grep "\[[a-z]" stencil.c | sed -r 's/([A-Z])\[([0-9]*)\]/\1\2/g' | sed 's/.* =//;s/ c[0-9]* //;s/[ijk]//g;s/(//g;s/)//g;s/+ /,/g;s/\* /,/g;s/\[\]/\[0\]/g;s/+,/,/;s/[[:space:]]//g;s/[a-Z][0-9]*/\"&\":/g;s/\]\[/,/g' | tr -d '\n'
-->

    <!-- <script>
function get_url() {
var jsonstr='{"dimensions":3,"arrays":{"type":"double","bytes_per_element":8,"dimension":[1024,1024,1024]},"accesses":{"a":[0,0,0],"a":[-1,-1,-1],"a":[0,-1,-1],"a":[+1,-1,-1],"a":[-1,0,-1],"a":[0,0,-1],"a":[+1,0,-1],"a":[-1,+1,-1],"a":[0,+1,-1],"a":[+1,+1,-1],"a":[-1,-1,0],"a":[0,-1,0],"a":[+1,-1,0],"a":[-1,0,0],"a":[+1,0,0],"a":[-1,+1,0],"a":[0,+1,0],"a":[+1,+1,0],"a":[-1,-1,+1],"a":[0,-1,+1],"a":[+1,-1,+1],"a":[-1,0,+1],"a":[0,0,+1],"a":[+1,0,+1],"a":[-1,+1,+1],"a":[0,+1,+1],"a":[+1,+1,+1]},"cache_sizes":{"L1":{"size":32768,"cores":1,"available":32768},"L2":{"size":262144,"cores":1,"available":262144},"L3":{"size":20971520,"cores":1,"available":20971520}},"safety_margin":2}'
return "https://rrze-hpc.github.io/layer-condition/#calculator%23!"+encodeURIComponent(JSON.stringify(jsonstr));
}
</script>

<a href='get_url()'>Layer Condition website</a> -->
  </div>

  <div class="section-block-half">
    <h2 id="how-to-test-this-stencil">How to test this stencil</h2>

    <p>Generate this stencil with:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>stempel gen <span class="nt">-D</span> 3 <span class="nt">-r</span> 3 <span class="nt">-t</span> <span class="s2">"double _Complex"</span> <span class="nt">-C</span> constant <span class="nt">-k</span> star <span class="nt">-i</span> <span class="nt">--store</span> stencil.c
</code></pre></div>    </div>

    <p>and generate the compilable benchmark code with:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>stempel bench stencil.c <span class="nt">-m</span> Zen_EPYC-7451.yml <span class="nt">--store</span>
</code></pre></div>    </div>

    <h2 id="compiler-flags">Compiler flags</h2>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="nv">$COMPILER_VERSION</span> icc <span class="o">(</span>ICC<span class="o">)</span> 19.0.2.187 20190117 icc <span class="nt">-O3</span> <span class="nt">-xHost</span> <span class="nt">-fno-alias</span> <span class="nt">-qopenmp</span> 
</code></pre></div>    </div>
  </div>

</div>

<div class="section-block-full">
  <h2 id="single-core-grid-scaling">Single Core Grid Scaling</h2>

  <div class="section-block-half">
    <h3 id="ecm-prediction-vs-performance">ECM Prediction vs. Performance</h3>

    <p><input class="plot-button" type="button" value="Layer Condition" onclick="document.getElementById('ecm_LC').style.display = 'block';            document.getElementById('ecm_CS').style.display = 'none';            document.getElementById('ecm_Pheno').style.display = 'none';" />
<input class="plot-button" type="button" value="Cache Simulation" onclick="document.getElementById('ecm_CS').style.display = 'block';            document.getElementById('ecm_LC').style.display = 'none';            document.getElementById('ecm_Pheno').style.display = 'none';" />
<input class="plot-button" type="button" value="Phenomenological" onclick="document.getElementById('ecm_Pheno').style.display = 'block';            document.getElementById('ecm_CS').style.display = 'none';            document.getElementById('ecm_LC').style.display = 'none';" /></p>

    <div class="ecm" id="ecm_LC">
      <p><em>Comparison of the measured stencil performance (in cycles per cache line), <a href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS-2008-164.html">roofline prediction</a> and the (stacked) contributions of the <a href="https://hpc.fau.de/research/ecm/">ECM Performance Model</a> predicted by <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> using <a href="https://rrze-hpc.github.io/layer-condition/">Layer Conditions</a> to model the cache behavior. The calculated <a href="#layer-conditions">layer conditions</a> shown above correspond to the jumps in the ECM prediction in this plot.</em></p>
    </div>

    <div class="ecm" id="ecm_CS" style="display:none;">
      <p><em>Comparison of the measured stencil performance (in cycles per cache line), <a href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS-2008-164.html">roofline prediction</a> and the (stacked) contributions of the <a href="https://hpc.fau.de/research/ecm/">ECM Performance Model</a> predicted by <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> using <a href="https://github.com/RRZE-HPC/pycachesim">Cache Simulation</a> to model the cache behavior.</em></p>
    </div>

    <div class="ecm" id="ecm_Pheno" style="display:none;">
      <p><em>Comparison of the measured stencil performance (in cycles per cache line), <a href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS-2008-164.html">roofline prediction</a> and the (stacked) contributions of the phenomenological <a href="https://hpc.fau.de/research/ecm/">ECM Performance Model</a> measured with <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a>. The phenomenological ECM Model is completely derived from performance counter measurements during benchmark execution.</em></p>
    </div>

    <script>
var trace_benchmark = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [93.55,87.60,81.68,81.30,79.50,80.19,81.53,87.84,81.14,80.61,80.52,84.60,85.15,80.28,82.00,81.35,81.43,80.27,81.27,80.23,79.65,79.50,80.27,88.68,79.75,85.98,80.96,82.20,82.29,85.23,81.84,91.17,81.64,82.59,83.38,83.64,82.17,81.66,83.58,87.68,81.22,81.27,82.67,81.55,85.55,84.69,83.19,88.70,83.94,81.69,101.46,91.66,83.49,81.88,82.34,86.25,85.88,80.84,81.80,83.43,83.72,87.28,81.11,103.80,84.62,81.10,86.50,83.01,85.12,83.82,87.87,],
  line: {color: 'black'},
  name: "Benchmark"
};




var trace_roofline_LC = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "circle-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [0.0,28.933660933660928,28.933660933660928,28.933660933660928,28.933660933660928,28.933660933660928,29.522005571030636,29.522005571030636,29.522005571030636,29.522005571030636,29.522005571030636,29.522005571030636,29.522005571030636,29.522005571030636,48.22276822276823,48.22276822276823,48.22276822276823,48.22276822276823,48.22276822276823,48.22276822276823,48.22276822276823,48.22276822276823,48.22276822276823,48.22276822276823,48.22276822276823,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,58.91272929405225,],
  line: {color: 'green'},
  name: "Roofline /w LC",
};



var trace_roofline_CS = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "circle-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [0.0,31.974989909344398,34.967381544889136,34.70095775708722,32.19229372837112,32.55127676400102,51.92499562906084,75.9506787950384,72.46523571936295,74.57136349675132,72.90727929148069,73.7179823336573,72.41167575861853,73.10857979917309,72.00023787835472,109.51185326736838,71.71222303603072,72.23424831659774,71.45837801575878,71.91502884989772,71.2232373301831,71.85033954666099,71.11403284111046,71.58949558199669,71.02847773183699,71.33282512076703,70.81844082244906,71.22640078318399,70.89875392793857,71.28896869462491,70.85252443383186,122.40970360906361,70.64106692647734,70.98225083225823,70.59828851627239,70.92170773774365,70.55931577082104,70.86956623952325,70.53046908545966,70.82571907855878,70.50332238629653,70.78192266739606,70.25465611340815,70.51688600118133,70.2230209991087,70.47515180153574,70.19553266391023,138.5235080513786,70.16806987055276,70.40003024217364,70.14232155936209,70.36664288245719,70.1207701649603,70.3374445516081,70.10093514471353,70.30821500295333,70.08112188233132,70.28317448316598,70.06338449273416,70.26232148978478,70.04772404016539,70.23728046917701,70.029987005316,138.45193976521978,70.01816231541642,70.1955454348307,70.00252090097915,70.1746655640874,69.98860059066746,70.15797188422917,69.97677590076786,],
  line: {color: 'green'},
  name: "Roofline /w CS",
};





var trace_Tol_LC = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "square-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,],
  line: {color: '#d62728'},
  name: "T<sub>OL</sub>"
};
var trace_Tnol_LC = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "triangle-up-open", maxdisplayed: 5 },
  line: {color: '#1f77b4'},
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,],
  name: "T<sub>nOL</sub>"
};
var trace_Tl1l2_LC = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "triangle-down-open", maxdisplayed: 5 },
  line: {color: '#aec7e8'},
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [0.0,16.0,16.0,16.0,16.0,16.0,16.0,16.0,16.0,16.0,16.0,16.0,16.0,16.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,28.0,],
  name: "T<sub>L1-L2</sub>"
};
var trace_Tl2l3_LC = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ff7f0e'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [0.0,0.0,6.0,6.0,6.0,6.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,18.0,],
  name: "T<sub>L2-L3</sub>"
};
var trace_Tl3mem_LC = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ffbb78'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [0.0,0.0,0.0,0.0,0.0,0.0,13.9,13.9,13.9,13.9,13.9,13.9,13.9,13.9,13.9,13.9,13.9,13.9,13.9,13.9,13.9,13.9,13.9,13.9,13.9,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,43.3,],
  name: "T<sub>L3-MEM</sub>"
};
var trace_Ttotal_LC = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,41.28,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,61.33,],
  line: {color: 'rgba(0,0,0,0)'},
  showlegend: false,
  name: "T<sub>ECM total</sub>"
};



var trace_Tol_CS = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "square-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,41.3,],
  line: {color: '#d62728'},
  name: "T<sub>OL</sub>"
};
var trace_Tnol_CS = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "triangle-up-open", maxdisplayed: 5 },
  line: {color: '#1f77b4'},
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,],
  name: "T<sub>nOL</sub>"
};
var trace_Tl1l2_CS = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "triangle-down-open", maxdisplayed: 5 },
  line: {color: '#aec7e8'},
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [0.0,17.1,19.4,19.2,17.8,18.0,17.3,17.5,17.0,21.4,18.7,17.0,20.6,21.0,20.5,62.2,20.5,29.0,24.4,24.8,28.4,28.8,28.4,24.6,28.5,28.7,28.4,28.6,28.4,28.6,28.4,70.2,28.4,28.5,28.3,28.5,28.3,28.4,28.3,28.4,28.3,28.4,28.3,28.4,28.3,28.4,28.3,78.2,28.2,28.3,28.2,28.3,28.2,28.3,28.2,28.3,28.2,28.3,28.2,28.3,28.2,28.3,28.2,78.1,28.2,28.3,28.2,28.2,28.2,28.2,28.2,],
  name: "T<sub>L1-L2</sub>"
};
var trace_Tl2l3_CS = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ff7f0e'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [0.0,0.0,9.6,11.1,10.1,10.1,19.4,30.4,29.0,29.9,29.2,29.6,29.0,29.4,28.9,29.2,28.8,29.0,28.7,28.9,27.7,27.0,22.8,20.3,20.2,18.5,16.7,16.4,16.3,16.4,16.3,16.3,16.2,16.3,16.2,16.3,16.2,16.3,16.2,16.3,16.2,16.3,16.2,16.2,16.2,16.2,16.1,16.2,16.1,16.2,16.1,16.2,16.1,16.2,16.1,16.2,16.1,16.2,16.1,16.2,16.1,16.2,16.1,16.2,16.1,16.1,16.1,16.1,16.1,16.1,16.1,],
  name: "T<sub>L2-L3</sub>"
};
var trace_Tl3mem_CS = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ffbb78'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [0.0,0.0,0.0,0.0,0.0,0.3,15.3,15.4,15.0,15.0,14.7,14.8,14.6,14.8,14.5,14.7,14.4,14.5,14.4,14.3,16.4,18.7,28.5,34.9,34.9,39.7,43.1,44.3,44.1,44.5,44.1,44.2,44.0,44.2,44.0,43.7,44.0,44.1,43.9,44.2,44.0,44.2,43.8,43.9,43.7,43.9,43.7,43.9,43.7,43.9,43.7,43.8,43.7,43.8,43.7,43.8,43.7,43.8,43.6,43.8,43.6,43.8,43.6,43.7,43.6,43.7,43.6,43.7,43.6,43.7,43.6,],
  name: "T<sub>L3-MEM</sub>"
};
var trace_Ttotal_CS = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [41.28,41.28,41.28,41.28,41.28,41.28,41.28,45.84,43.93,44.92,43.97,44.36,43.66,44.19,43.41,62.21,43.20,43.52,43.08,43.23,44.09,45.75,51.27,55.26,55.09,58.15,59.82,60.69,60.43,60.87,60.41,70.19,60.23,60.56,60.26,60.03,60.27,60.38,60.11,60.50,60.22,60.47,59.92,60.15,59.89,60.11,59.87,78.18,59.85,60.05,59.83,60.02,59.81,60.00,59.79,59.97,59.77,59.95,59.76,59.93,59.75,59.91,59.73,78.12,59.72,59.87,59.71,59.86,59.70,59.84,59.69,],
  line: {color: 'rgba(0,0,0,0)'},
  showlegend: false,
  name: "T<sub>ECM total</sub>"
};



var trace_Tol_Pheno = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "square-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  line: {color: '#d62728'},
  name: "T<sub>OL</sub>"
};
var trace_Tnol_Pheno = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "triangle-up-open", maxdisplayed: 5 },
  line: {color: '#1f77b4'},
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  name: "T<sub>nOL</sub>"
};
var trace_Tl1l2_Pheno = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "triangle-down-open", maxdisplayed: 5 },
  line: {color: '#aec7e8'},
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  name: "T<sub>L1-L2</sub>"
};
var trace_Tl2l3_Pheno = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ff7f0e'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  name: "T<sub>L2-L3</sub>"
};
var trace_Tl3mem_Pheno = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ffbb78'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  name: "T<sub>L3-MEM</sub>"
};
var trace_Ttotal_Pheno = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [],
  line: {color: 'rgba(0,0,0,0)'},
  showlegend: false,
  name: "T<sub>ECM total</sub>"
};


var data_LC = [trace_roofline_LC,trace_benchmark,trace_Tol_LC,trace_Tnol_LC,
               trace_Tl1l2_LC,trace_Tl2l3_LC,trace_Tl3mem_LC,trace_Ttotal_LC];
var data_CS = [trace_roofline_CS,trace_benchmark,trace_Tol_CS,trace_Tnol_CS,
               trace_Tl1l2_CS,trace_Tl2l3_CS,trace_Tl3mem_CS,trace_Ttotal_CS];
var data_Pheno = [trace_roofline_LC,trace_benchmark,trace_Tol_Pheno,trace_Tnol_Pheno,
                  trace_Tl1l2_Pheno,trace_Tl2l3_Pheno,trace_Tl3mem_Pheno];

var layout = {
  margin: { l: 40, r: 35, t: 10, b: 40},
  xaxis: {title: "Grid Size (N^3)",
          dticks: 50,
          tick0: 0},
  yaxis: {title: 'Cycles / Cacheline',
          tick0: 0},
  barmode: 'stack',
  legend: { orientation: "h",y:1.1 },
  width: 600,
  height: 450,
};

var config = {locale: 'en'};
Plotly.newPlot('ecm_LC', data_LC, layout, config);
Plotly.newPlot('ecm_CS', data_CS, layout, config);
Plotly.newPlot('ecm_Pheno', data_Pheno, layout, config);
</script>

  </div>

  <div class="section-block-half">
    <h3 id="data-transfers-between-caches">Data Transfers between Caches</h3>

    <p><input class="plot-button" type="button" value="Layer Condition" onclick="document.getElementById('mem_LC').style.display = 'block';            document.getElementById('mem_CS').style.display = 'none';" />
<input class="plot-button" type="button" value="Cache Simulation" onclick="document.getElementById('mem_CS').style.display = 'block';            document.getElementById('mem_LC').style.display = 'none';" /></p>

    <div class="memory" id="mem_LC">

      <script>
var benchmark_l1l2 = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  line: {color: '#d62728'},
  name: "L1-L2 Benchmark"
};
var benchmark_l2l3 = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  line: {color: '#1f77b4'},
  name: "L2-L3 Benchmark"
};
var benchmark_l3mem = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  line: {color: '#ff7f0e'},
  name: "L3-MEM Benchmark"
};

var L1L2 = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [0,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,120.00,],
  line: {color: '#d62728'},
  name: "L1-L2 with LC"
};
var L2L3= {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [0,0,24.00,24.00,24.00,24.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,],
  line: {color: '#1f77b4'},
  name: "L2-L3 with LC"
};
var L3MEM = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [0,0,0,0,0,0,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,],
  line: {color: '#ff7f0e'},
  name: "L3-MEM with LC"
};

var data = [benchmark_l1l2,benchmark_l2l3,benchmark_l3mem,L1L2,L2L3,L3MEM];

var layout = {
	xaxis: {title: "Grid Size (N^3)",
          rangemode: "tozero"},
	yaxis: {title: 'Data Transfers [Byte/LUP]',
          rangemode: "tozero"},
  margin: { l: 50, r: 35, t: 10, b: 40},
  legend: { orientation: "h",y:1.3},
  width: 600,
  height: 450,
};

var config = {locale: 'en'};
Plotly.newPlot('mem_LC', data, layout, config);
</script>

      <p><em>Data transfers between the different cache levels and main memory. The shown data for each level contains evicted and loaded data. The measured data is represented by points and the predicted transfer rates by <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> by lines.</em></p>
    </div>

    <div class="memory" id="mem_CS" style="display:none;">

      <script>
var benchmark_l1l2 = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  line: {color: '#d62728'},
  name: "L1-L2 Benchmark"
};
var benchmark_l2l3 = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  line: {color: '#1f77b4'},
  name: "L2-L3 Benchmark"
};
var benchmark_l3mem = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  line: {color: '#ff7f0e'},
  name: "L3-MEM Benchmark"
};

var L1L2 = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [0,79.62,87.12,86.37,80.12,80.99,77.50,78.49,76.24,94.00,83.00,76.24,90.50,92.24,90.37,280.87,90.12,124.12,105.87,107.25,121.74,123.37,121.87,106.75,121.99,122.87,121.87,122.62,121.74,122.37,121.62,312.75,121.49,122.12,121.49,121.99,121.37,121.87,121.37,121.87,121.24,121.74,121.24,121.62,121.12,121.62,121.12,344.75,121.12,121.49,120.99,121.37,120.87,121.37,120.87,121.37,120.87,121.24,120.75,121.24,120.75,121.24,120.75,344.50,120.75,121.12,120.75,121.12,120.62,121.12,120.62,0,79.62,87.12,86.37,80.12,80.99,77.50,78.49,76.24,94.00,83.00,76.24,90.50,92.24,90.37,280.87,90.12,124.12,105.87,107.25,121.74,123.37,121.87,106.75,121.99,122.87,121.87,122.62,121.74,122.37,121.62,312.75,121.49,122.12,121.49,121.99,121.37,121.87,121.37,121.87,121.24,121.74,121.24,121.62,121.12,121.62,121.12,344.75,121.12,121.49,120.99,121.37,120.87,121.37,120.87,121.37,120.87,121.24,120.75,121.24,120.75,121.24,120.75,344.50,120.75,121.12,120.75,121.12,120.62,121.12,120.62,],
  line: {color: '#d62728'},
  name: "L1-L2 with CS"
};
var L2L3= {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [0,0,38.50,44.24,40.50,40.24,77.50,121.74,115.74,119.74,116.99,118.37,116.12,117.37,115.62,116.62,115.12,116.12,114.75,115.62,110.75,107.99,91.12,81.37,80.87,73.99,66.74,65.62,65.25,65.62,65.25,65.37,65.00,65.25,65.00,65.25,64.87,65.25,64.87,65.12,64.87,65.12,64.62,64.87,64.62,64.87,64.62,64.75,64.50,64.75,64.50,64.75,64.50,64.75,64.50,64.75,64.50,64.62,64.50,64.62,64.50,64.62,64.37,64.62,64.37,64.62,64.37,64.62,64.37,64.50,64.37,0,0,38.50,44.24,40.50,40.24,77.50,121.74,115.74,119.74,116.99,118.37,116.12,117.37,115.62,116.62,115.12,116.12,114.75,115.62,110.75,107.99,91.12,81.37,80.87,73.99,66.74,65.62,65.25,65.62,65.25,65.37,65.00,65.25,65.00,65.25,64.87,65.25,64.87,65.12,64.87,65.12,64.62,64.87,64.62,64.87,64.62,64.75,64.50,64.75,64.50,64.75,64.50,64.75,64.50,64.75,64.50,64.62,64.50,64.62,64.50,64.62,64.37,64.62,64.37,64.62,64.37,64.62,64.37,64.50,64.37,],
  line: {color: '#1f77b4'},
  name: "L2-L3 with CS"
};
var L3MEM = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,],
  y: [0,0,0,0,0,.49,26.50,26.62,25.87,25.87,25.50,25.50,25.37,25.62,25.12,25.37,24.87,25.00,24.87,24.74,28.37,32.50,47.24,57.99,57.87,65.99,71.62,73.49,73.37,73.87,73.37,73.49,73.12,73.37,73.25,72.62,73.12,73.25,72.87,73.37,73.12,73.37,72.74,72.99,72.74,72.99,72.74,72.87,72.62,72.87,72.62,72.87,72.50,72.87,72.50,72.87,72.50,72.74,72.50,72.74,72.50,72.74,72.37,72.74,72.37,72.74,72.37,72.74,72.37,72.62,72.37,0,0,0,0,0,.49,26.50,26.62,25.87,25.87,25.50,25.50,25.37,25.62,25.12,25.37,24.87,25.00,24.87,24.74,28.37,32.50,47.24,57.99,57.87,65.99,71.62,73.49,73.37,73.87,73.37,73.49,73.12,73.37,73.25,72.62,73.12,73.25,72.87,73.37,73.12,73.37,72.74,72.99,72.74,72.99,72.74,72.87,72.62,72.87,72.62,72.87,72.50,72.87,72.50,72.87,72.50,72.74,72.50,72.74,72.50,72.74,72.37,72.74,72.37,72.74,72.37,72.74,72.37,72.62,72.37,],
  line: {color: '#ff7f0e'},
  name: "L3-MEM with CS"
};

var data = [benchmark_l1l2,benchmark_l2l3,benchmark_l3mem,L1L2,L2L3,L3MEM];

var layout = {
	xaxis: {title: "Grid Size (N^3)",
          rangemode: "tozero"},
	yaxis: {title: 'Data Transfers [Byte/LUP]',
          rangemode: "tozero"},
  margin: { l: 50, r: 35, t: 10, b: 40},
  legend: { orientation: "h",y:1.3},
  width: 600,
  height: 450,
};

var config = {locale: 'en'};
Plotly.newPlot('mem_CS', data, layout, config);
</script>

      <p><em>Data transfers between the different cache levels and main memory. The shown data for each level contains evicted and loaded data. The measured data is represented by points and the predicted transfer rates by <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> by lines.</em></p>
    </div>

  </div>

</div>

<div class="section-block-full">

</div>

<div class="section-block-full">
  <h2 id="how-to-replicate-this-data">How to replicate this data</h2>

  <div class="section-block-half">
    <h3 id="single-core-measurements">Single Core Measurements</h3>

    <p>Using the <a href="#how-to-test-this-stencil">generated stencil</a> and <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a>, all single core performance data shown on this page can be reproduced by:</p>

    <h4 id="layer-condition-data">Layer Condition Data</h4>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>kerncraft <span class="nt">-p</span> ECM <span class="nt">-p</span> RooflineIACA <span class="nt">-p</span> Benchmark <span class="nt">-p</span> LC <span class="nt">-P</span> LC <span class="nt">-m</span> Zen_EPYC-7451.yml stencil.c <span class="nt">-D</span> N <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> M <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> P <span class="nv">$GRID_SIZE</span> <span class="nt">-vvv</span> <span class="nt">--cores</span> 1 <span class="nt">--compiler</span> icc
</code></pre></div>    </div>

    <h4 id="cache-simulator-data">Cache Simulator Data</h4>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>kerncraft <span class="nt">-p</span> ECM <span class="nt">-p</span> RooflineIACA <span class="nt">-p</span> Benchmark <span class="nt">-p</span> LC <span class="nt">-P</span> CS <span class="nt">-m</span> Zen_EPYC-7451.yml stencil.c <span class="nt">-D</span> N <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> M <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> P <span class="nv">$GRID_SIZE</span> <span class="nt">-vvv</span> <span class="nt">--cores</span> 1 <span class="nt">--compiler</span> icc
</code></pre></div>    </div>
  </div>

  <div class="section-block-half">
    <h3 id="thread-scaling-measurements">Thread Scaling Measurements</h3>

    <p>The <a href="#how-to-test-this-stencil">generated benchmark code</a> can be used to reproduce the thread scaling data shown on this page by:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>kerncraft <span class="nt">-p</span> ECM <span class="nt">-p</span> RooflineIACA <span class="nt">-p</span> Benchmark <span class="nt">-P</span> LC <span class="nt">-m</span> Zen_EPYC-7451.yml stencil.c <span class="nt">-D</span> N <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> M <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> P <span class="nv">$GRID_SIZE</span> <span class="nt">-vvv</span> <span class="nt">--cores</span> <span class="nv">$CORES</span> <span class="nt">--compiler</span> icc
</code></pre></div>    </div>

    <p>The roofline prediction can be obtained with <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> and the <a href="#how-to-test-this-stencil">generated stencil</a>:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>kerncraft <span class="nt">-p</span> RooflineIACA <span class="nt">-P</span> LC <span class="nt">-m</span> Zen_EPYC-7451.yml stencil.c <span class="nt">-D</span> N <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> M <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> P <span class="nv">$GRID_SIZE</span> <span class="nt">-vvv</span> <span class="nt">--cores</span> <span class="k">${</span><span class="nv">threads</span><span class="k">}</span> <span class="nt">--compiler</span> icc
</code></pre></div>    </div>
  </div>

  <div class="section-block-half">
    <h3 id="spatial-blocking-measurements">Spatial Blocking Measurements</h3>

    <p>Generate benchmark code from the <a href="#how-to-test-this-stencil">stencil</a> with blocking and compile it as shown before:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>stempel bench stencil.c <span class="nt">-m</span> Zen_EPYC-7451.yml <span class="nt">-b</span> 2 <span class="nt">--store</span>
</code></pre></div>    </div>

    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="nv">OMP_NUM_THREADS</span><span class="o">=</span>1 likwid-pin <span class="nt">-C</span> S0:0 ./stencil <span class="nv">$GRID_SIZE</span> <span class="nv">$GRID_SIZE</span> <span class="nv">$GRID_SIZE</span> <span class="nv">$BLOCKING_M</span> <span class="nv">$BLOCKING_N</span> <span class="nv">$BLOCKING_P</span>
</code></pre></div>    </div>
  </div>

  <div class="section-block-full">
    <h2 id="iaca-output">IACA Output</h2>

    <div class="section-block-half">

    </div>
  </div>

  <div id="iaca" class="section-block-full">

    <div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>Throughput Analysis Report
--------------------------
P - Load operation can be hidden behind a past or future store instruction
X - No information for this instruction in data file
* - Not bound to a port, therefore ignored


Port Binding in Cycles Per Iteration:
-----------------------------------------------------------------------------------------
|  Port  |   0   |   1   |  2   |   3   | 3DV |  4   |  5   |  6   |  7   |  8   |  9   |
-----------------------------------------------------------------------------------------
| Cycles | 21.28 | 21.28 | 36.0 | 41.28 |  0  | 0.75 | 0.75 | 0.75 | 0.75 | 32.0 | 32.0 |
-----------------------------------------------------------------------------------------


                           Ports Pressure in cycles
|  0   |  1   |  2   |  3   | 3DV  |  4   |  5   |  6   |  7   |  8   |  9   |
------------------------------------------------------------------------------
|      |      |      |      |      |      |      |      |      |      |      | P vmovupd   48(%r14,%rdx), %ymm13
|      |      |      |      |      | 0.25 | 0.25 | 0.25 | 0.25 |      |      | addq      $4, %rsi
|      |      |      |      |      |      |      |      |      |      |      | P vmovupd   80(%r14,%rdx), %ymm12
|      |      |      |      |      |      |      |      |      |      |      | X vmovddup  48(%r14,%rdx), %ymm11
|      |      |      |      |      |      |      |      |      |      |      | X vunpckhpd %ymm13, %ymm13, %ymm10
| 1.00 | 1.00 |      |      |      |      |      |      |      |      |      | vmulpd    %ymm15, %ymm11, %ymm9
| 1.00 | 1.00 |      |      |      |      |      |      |      |      |      | vmulpd    %ymm1, %ymm10, %ymm7
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | P vaddpd    112(%r14,%rdx), %ymm13, %ymm11
|      |      |      |      |      |      |      |      |      |      |      | X vaddsubpd %ymm7, %ymm9, %ymm5
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | P vaddpd    80(%r14,%rax), %ymm11, %ymm14
|      |      |      |      |      |      |      |      |      |      |      | X vmovddup  80(%r14,%rdx), %ymm7
|      |      |      |      |      |      |      |      |      |      |      | X vunpckhpd %ymm12, %ymm12, %ymm8
| 1.00 | 1.00 |      |      |      |      |      |      |      |      |      | vmulpd    %ymm15, %ymm7, %ymm6
| 1.00 | 1.00 |      |      |      |      |      |      |      |      |      | vmulpd    %ymm1, %ymm8, %ymm13
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   32(%r14,%rdx), %ymm8
|      |      | 1.00 | 1.00 |      |      |      |      |      | 0.50 | 0.50 | vaddpd    16(%r14,%rdx), %ymm12, %ymm12
|      |      |      |      |      |      |      |      |      |      |      | X vaddsubpd %ymm13, %ymm6, %ymm7
|      |      | 1.00 | 1.00 |      |      |      |      |      | 0.50 | 0.50 | vaddpd    80(%r14,%r11), %ymm14, %ymm10
|      |      | 1.00 | 1.00 |      |      |      |      |      | 0.50 | 0.50 | vaddpd    48(%r14,%rax), %ymm12, %ymm13
|      |      | 1.00 | 1.00 |      |      |      |      |      | 0.50 | 0.50 | vaddpd    64(%r14,%rdx), %ymm8, %ymm14
|      |      | 1.00 | 1.00 |      |      |      |      |      | 0.50 | 0.50 | vaddpd    80(%r14,%rbx), %ymm10, %ymm9
|      |      | 1.00 | 1.00 |      |      |      |      |      | 0.50 | 0.50 | vaddpd    48(%r14,%r11), %ymm13, %ymm12
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   96(%r14,%rdx), %ymm6
|      |      | 1.00 | 1.00 |      |      |      |      |      | 0.50 | 0.50 | vaddpd    48(%r14,%rbx), %ymm12, %ymm11
|      |      | 1.00 | 1.00 |      |      |      |      |      | 0.50 | 0.50 | vaddpd    128(%r14,%rdx), %ymm8, %ymm12
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   48(%r14,%r8), %xmm8
|      |      | 1.00 | 1.00 |      |      |      |      |      | 0.50 | 0.50 | vaddpd    80(%r14,%r12), %ymm9, %ymm10
|      |      | 1.00 | 1.00 |      |      |      |      |      | 0.50 | 0.50 | vaddpd    48(%r14,%r12), %ymm11, %ymm9
|      |      | 1.00 | 1.00 |      |      |      |      |      | 0.50 | 0.50 | vaddpd    64(%r14,%rdx), %ymm6, %ymm13
|      |      | 1.00 | 1.00 |      |      |      |      |      | 0.50 | 0.50 | vaddpd    (%r14,%rdx), %ymm6, %ymm11
|      |      |      |      |      |      |      |      |      | 0.50 | 0.50 | movq      648(%rsp), %r15
| 0.33 | 0.33 |      | 0.33 |      |      |      |      |      |      |      | vinsertf128 $1, 64(%r14,%r8), %ymm8, %ymm6
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm6, %ymm14, %ymm6
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   80(%r14,%r8), %xmm14
| 0.33 | 0.33 |      | 0.33 |      |      |      |      |      |      |      | vinsertf128 $1, 96(%r14,%r8), %ymm14, %ymm8
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm8, %ymm13, %ymm8
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   48(%r14,%r13), %xmm13
| 0.33 | 0.33 |      | 0.33 |      |      |      |      |      |      |      | vinsertf128 $1, 64(%r14,%r13), %ymm13, %ymm14
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm14, %ymm6, %ymm14
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   80(%r14,%r13), %xmm6
| 0.33 | 0.33 |      | 0.33 |      |      |      |      |      |      |      | vinsertf128 $1, 96(%r14,%r13), %ymm6, %ymm13
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm13, %ymm8, %ymm13
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   48(%r14,%r9), %xmm8
| 0.33 | 0.33 |      | 0.33 |      |      |      |      |      |      |      | vinsertf128 $1, 64(%r14,%r9), %ymm8, %ymm6
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm6, %ymm14, %ymm6
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   80(%r14,%r9), %xmm14
| 0.33 | 0.33 |      | 0.33 |      |      |      |      |      |      |      | vinsertf128 $1, 96(%r14,%r9), %ymm14, %ymm8
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm8, %ymm13, %ymm8
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   48(%r14,%r10), %xmm13
| 0.33 | 0.33 |      | 0.33 |      |      |      |      |      |      |      | vinsertf128 $1, 64(%r14,%r10), %ymm13, %ymm14
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm14, %ymm6, %ymm14
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   80(%r14,%r10), %xmm6
| 0.33 | 0.33 |      | 0.33 |      |      |      |      |      |      |      | vinsertf128 $1, 96(%r14,%r10), %ymm6, %ymm13
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm13, %ymm8, %ymm6
|      |      |      |      |      |      |      |      |      |      |      | X vmovddup  %ymm14, %ymm8
| 1.00 | 1.00 |      |      |      |      |      |      |      |      |      | vmulpd    %ymm2, %ymm8, %ymm13
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   576(%rsp), %ymm8
|      |      |      |      |      |      |      |      |      |      |      | X vunpckhpd %ymm14, %ymm14, %ymm14
| 1.00 | 1.00 |      |      |      |      |      |      |      |      |      | vmulpd    %ymm8, %ymm14, %ymm14
|      |      |      |      |      |      |      |      |      |      |      | X vaddsubpd %ymm14, %ymm13, %ymm13
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm13, %ymm5, %ymm5
|      |      |      |      |      |      |      |      |      |      |      | X vmovddup  %ymm6, %ymm13
|      |      |      |      |      |      |      |      |      |      |      | X vunpckhpd %ymm6, %ymm6, %ymm6
| 1.00 | 1.00 |      |      |      |      |      |      |      |      |      | vmulpd    %ymm2, %ymm13, %ymm14
| 1.00 | 1.00 |      |      |      |      |      |      |      |      |      | vmulpd    %ymm8, %ymm6, %ymm8
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   48(%r14,%rcx), %xmm6
|      |      |      |      |      |      |      |      |      |      |      | X vaddsubpd %ymm8, %ymm14, %ymm13
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm13, %ymm7, %ymm13
|      |      |      |      |      |      |      |      |      |      |      | X vmovddup  %ymm9, %ymm7
|      |      |      |      |      |      |      |      |      |      |      | X vunpckhpd %ymm9, %ymm9, %ymm9
| 1.00 | 1.00 |      |      |      |      |      |      |      |      |      | vmulpd    %ymm3, %ymm7, %ymm14
| 1.00 | 1.00 |      |      |      |      |      |      |      |      |      | vmulpd    %ymm4, %ymm9, %ymm9
|      |      |      |      |      |      |      |      |      |      |      | X vaddsubpd %ymm9, %ymm14, %ymm7
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm7, %ymm5, %ymm14
|      |      |      |      |      |      |      |      |      |      |      | X vmovddup  %ymm10, %ymm5
|      |      |      |      |      |      |      |      |      |      |      | X vunpckhpd %ymm10, %ymm10, %ymm10
| 1.00 | 1.00 |      |      |      |      |      |      |      |      |      | vmulpd    %ymm3, %ymm5, %ymm9
| 1.00 | 1.00 |      |      |      |      |      |      |      |      |      | vmulpd    %ymm4, %ymm10, %ymm7
|      |      |      |      |      |      |      |      |      |      |      | X vaddsubpd %ymm7, %ymm9, %ymm8
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm8, %ymm13, %ymm13
| 0.33 | 0.33 |      | 0.33 |      |      |      |      |      |      |      | vinsertf128 $1, 64(%r14,%rcx), %ymm6, %ymm5
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm5, %ymm11, %ymm6
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   80(%r14,%rcx), %xmm11
| 0.33 | 0.33 |      | 0.33 |      |      |      |      |      |      |      | vinsertf128 $1, 96(%r14,%rcx), %ymm11, %ymm10
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm10, %ymm12, %ymm8
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   48(%r14,%r15), %xmm12
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   80(%r14,%r15), %xmm10
| 0.33 | 0.33 |      | 0.33 |      |      |      |      |      |      |      | vinsertf128 $1, 64(%r14,%r15), %ymm12, %ymm11
| 0.33 | 0.33 |      | 0.33 |      |      |      |      |      |      |      | vinsertf128 $1, 96(%r14,%r15), %ymm10, %ymm9
|      |      |      |      |      |      |      |      |      | 0.50 | 0.50 | movq      624(%rsp), %r15
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm11, %ymm6, %ymm7
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm9, %ymm8, %ymm9
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   48(%r14,%r15), %xmm5
|      |      |      |      |      |      |      |      |      |      |      | * .byte     102
|      |      |      |      |      |      |      |      |      |      |      | * .byte     144
| 0.33 | 0.33 |      | 0.33 |      |      |      |      |      |      |      | vinsertf128 $1, 64(%r14,%r15), %ymm5, %ymm6
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm6, %ymm7, %ymm10
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   80(%r14,%r15), %xmm7
| 0.33 | 0.33 |      | 0.33 |      |      |      |      |      |      |      | vinsertf128 $1, 96(%r14,%r15), %ymm7, %ymm8
|      |      |      |      |      |      |      |      |      | 0.50 | 0.50 | movq      640(%rsp), %r15
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm8, %ymm9, %ymm12
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   48(%r14,%r15), %xmm11
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   80(%r14,%r15), %xmm6
| 0.33 | 0.33 |      | 0.33 |      |      |      |      |      |      |      | vinsertf128 $1, 64(%r14,%r15), %ymm11, %ymm5
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm5, %ymm10, %ymm8
|      |      |      |      |      |      |      |      |      |      |      | X vunpckhpd %ymm8, %ymm8, %ymm9
| 0.33 | 0.33 |      | 0.33 |      |      |      |      |      |      |      | vinsertf128 $1, 96(%r14,%r15), %ymm6, %ymm7
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm7, %ymm12, %ymm11
|      |      |      |      |      |      |      |      |      |      |      | X vmovddup  %ymm8, %ymm12
| 1.00 | 1.00 |      |      |      |      |      |      |      |      |      | vmulpd    %ymm0, %ymm12, %ymm10
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovupd   544(%rsp), %ymm12
| 1.00 | 1.00 |      |      |      |      |      |      |      |      |      | vmulpd    %ymm12, %ymm9, %ymm5
|      |      |      |      |      |      |      |      |      |      |      | X vaddsubpd %ymm5, %ymm10, %ymm6
|      |      |      |      |      |      |      |      |      |      |      | X vmovddup  %ymm11, %ymm5
|      |      |      |      |      |      |      |      |      |      |      | X vunpckhpd %ymm11, %ymm11, %ymm11
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm6, %ymm14, %ymm14
| 1.00 | 1.00 |      |      |      |      |      |      |      |      |      | vmulpd    %ymm0, %ymm5, %ymm6
| 1.00 | 1.00 |      |      |      |      |      |      |      |      |      | vmulpd    %ymm12, %ymm11, %ymm7
|      |      |      |      |      |      |      |      |      |      |      | X vextractf128 $1, %ymm14, 64(%r14,%rdi)
|      |      |      |      |      |      |      |      |      |      |      | X vaddsubpd %ymm7, %ymm6, %ymm8
|      |      | 1.00 | 1.00 |      |      |      |      |      |      |      | vaddpd    %ymm8, %ymm13, %ymm13
|      |      |      |      |      |      |      |      |      |      |      | X vextractf128 $1, %ymm13, 96(%r14,%rdi)
|      |      |      |      |      |      |      |      |      | 2.00 | 2.00 | vmovupd   %xmm14, 48(%r14,%rdi)
|      |      |      |      |      |      |      |      |      | 2.00 | 2.00 | vmovupd   %xmm13, 80(%r14,%rdi)
|      |      |      |      |      | 0.25 | 0.25 | 0.25 | 0.25 |      |      | addq      $64, %r14
|      |      |      |      |      | 0.25 | 0.25 | 0.25 | 0.25 | 0.50 | 0.50 | cmpq      536(%rsp), %rsi
|      |      |      |      |      |      |      |      |      |      |      | jb        ..B1.16
Total number of estimated throughput: 41.28


Detected pointer increment: 64
</code></pre></div>    </div>
  </div>

  <div class="section-block-full">
    <h2 id="system-information">System Information</h2>

    <div class="section-block-half">

    </div>
  </div>

  <div id="iaca" class="section-block-full">

    <div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>################################################################################
# Hostname
################################################################################
naples1.rrze.uni-erlangen.de

################################################################################
# Operating System
################################################################################
DISTRIB_ID=Ubuntu
DISTRIB_RELEASE=18.04
DISTRIB_CODENAME=bionic
DISTRIB_DESCRIPTION="Ubuntu 18.04.2 LTS"
NAME="Ubuntu"
VERSION="18.04.2 LTS (Bionic Beaver)"
ID=ubuntu
ID_LIKE=debian
PRETTY_NAME="Ubuntu 18.04.2 LTS"
VERSION_ID="18.04"
HOME_URL="https://www.ubuntu.com/"
SUPPORT_URL="https://help.ubuntu.com/"
BUG_REPORT_URL="https://bugs.launchpad.net/ubuntu/"
PRIVACY_POLICY_URL="https://www.ubuntu.com/legal/terms-and-policies/privacy-policy"
VERSION_CODENAME=bionic
UBUNTU_CODENAME=bionic

################################################################################
# Operating System (LSB)
################################################################################
No LSB modules are available.

################################################################################
# Operating System Kernel
################################################################################
Linux naples1 4.15.0-45-generic #48-Ubuntu SMP Tue Jan 29 16:28:13 UTC 2019 x86_64 x86_64 x86_64 GNU/Linux

################################################################################
# Logged in users
################################################################################
 11:06:33 up 167 days, 19:02,  0 users,  load average: 0.00, 0.00, 0.00
USER     TTY      FROM             LOGIN@   IDLE   JCPU   PCPU WHAT

################################################################################
# CPUset
################################################################################
Domain N:
  0,48,1,49,2,50,3,51,4,52,5,53,6,54,7,55,8,56,9,57,10,58,11,59,12,60,13,61,14,62,15,63,16,64,17,65,18,66,19,67,20,68,21,69,22,70,23,71,24,72,25,73,26,74,27,75,28,76,29,77,30,78,31,79,32,80,33,81,34,82,35,83,36,84,37,85,38,86,39,87,40,88,41,89,42,90,43,91,44,92,45,93,46,94,47,95

Domain S0:
  0,48,1,49,2,50,3,51,4,52,5,53,6,54,7,55,8,56,9,57,10,58,11,59,12,60,13,61,14,62,15,63,16,64,17,65,18,66,19,67,20,68,21,69,22,70,23,71

Domain S1:
  24,72,25,73,26,74,27,75,28,76,29,77,30,78,31,79,32,80,33,81,34,82,35,83,36,84,37,85,38,86,39,87,40,88,41,89,42,90,43,91,44,92,45,93,46,94,47,95

Domain C0:
  0,48,1,49,2,50

Domain C1:
  3,51,4,52,5,53

Domain C2:
  6,54,7,55,8,56

Domain C3:
  9,57,10,58,11,59

Domain C4:
  12,60,13,61,14,62

Domain C5:
  15,63,16,64,17,65

Domain C6:
  18,66,19,67,20,68

Domain C7:
  21,69,22,70,23,71

Domain C8:
  24,72,25,73,26,74

Domain C9:
  27,75,28,76,29,77

Domain C10:
  30,78,31,79,32,80

Domain C11:
  33,81,34,82,35,83

Domain C12:
  36,84,37,85,38,86

Domain C13:
  39,87,40,88,41,89

Domain C14:
  42,90,43,91,44,92

Domain C15:
  45,93,46,94,47,95

Domain M0:
  0,48,1,49,2,50,3,51,4,52,5,53

Domain M1:
  6,54,7,55,8,56,9,57,10,58,11,59

Domain M2:
  12,60,13,61,14,62,15,63,16,64,17,65

Domain M3:
  18,66,19,67,20,68,21,69,22,70,23,71

Domain M4:
  24,72,25,73,26,74,27,75,28,76,29,77

Domain M5:
  30,78,31,79,32,80,33,81,34,82,35,83

Domain M6:
  36,84,37,85,38,86,39,87,40,88,41,89

Domain M7:
  42,90,43,91,44,92,45,93,46,94,47,95


################################################################################
# CGroups
################################################################################
Allowed CPUs: 0-95
Allowed Memory controllers: 0-7

################################################################################
# Topology
################################################################################
--------------------------------------------------------------------------------
CPU name: AMD EPYC 7451 24-Core Processor
CPU type: AMD K17 (Zen) architecture
CPU stepping: 2
********************************************************************************
Hardware Thread Topology
********************************************************************************
Sockets:    2
Cores per socket: 24
Threads per core: 2
--------------------------------------------------------------------------------
HWThread  Thread    Core    Socket    Available
0   0   0   0   *
1   0   1   0   *
2   0   2   0   *
3   0   3   0   *
4   0   4   0   *
5   0   5   0   *
6   0   6   0   *
7   0   7   0   *
8   0   8   0   *
9   0   9   0   *
10    0   10    0   *
11    0   11    0   *
12    0   12    0   *
13    0   13    0   *
14    0   14    0   *
15    0   15    0   *
16    0   16    0   *
17    0   17    0   *
18    0   18    0   *
19    0   19    0   *
20    0   20    0   *
21    0   21    0   *
22    0   22    0   *
23    0   23    0   *
24    0   24    1   *
25    0   25    1   *
26    0   26    1   *
27    0   27    1   *
28    0   28    1   *
29    0   29    1   *
30    0   30    1   *
31    0   31    1   *
32    0   32    1   *
33    0   33    1   *
34    0   34    1   *
35    0   35    1   *
36    0   36    1   *
37    0   37    1   *
38    0   38    1   *
39    0   39    1   *
40    0   40    1   *
41    0   41    1   *
42    0   42    1   *
43    0   43    1   *
44    0   44    1   *
45    0   45    1   *
46    0   46    1   *
47    0   47    1   *
48    1   0   0   *
49    1   1   0   *
50    1   2   0   *
51    1   3   0   *
52    1   4   0   *
53    1   5   0   *
54    1   6   0   *
55    1   7   0   *
56    1   8   0   *
57    1   9   0   *
58    1   10    0   *
59    1   11    0   *
60    1   12    0   *
61    1   13    0   *
62    1   14    0   *
63    1   15    0   *
64    1   16    0   *
65    1   17    0   *
66    1   18    0   *
67    1   19    0   *
68    1   20    0   *
69    1   21    0   *
70    1   22    0   *
71    1   23    0   *
72    1   24    1   *
73    1   25    1   *
74    1   26    1   *
75    1   27    1   *
76    1   28    1   *
77    1   29    1   *
78    1   30    1   *
79    1   31    1   *
80    1   32    1   *
81    1   33    1   *
82    1   34    1   *
83    1   35    1   *
84    1   36    1   *
85    1   37    1   *
86    1   38    1   *
87    1   39    1   *
88    1   40    1   *
89    1   41    1   *
90    1   42    1   *
91    1   43    1   *
92    1   44    1   *
93    1   45    1   *
94    1   46    1   *
95    1   47    1   *
--------------------------------------------------------------------------------
Socket 0:   ( 0 48 1 49 2 50 3 51 4 52 5 53 6 54 7 55 8 56 9 57 10 58 11 59 12 60 13 61 14 62 15 63 16 64 17 65 18 66 19 67 20 68 21 69 22 70 23 71 )
Socket 1:   ( 24 72 25 73 26 74 27 75 28 76 29 77 30 78 31 79 32 80 33 81 34 82 35 83 36 84 37 85 38 86 39 87 40 88 41 89 42 90 43 91 44 92 45 93 46 94 47 95 )
--------------------------------------------------------------------------------
********************************************************************************
Cache Topology
********************************************************************************
Level:      1
Size:     32 kB
Cache groups:   ( 0 48 ) ( 1 49 ) ( 2 50 ) ( 3 51 ) ( 4 52 ) ( 5 53 ) ( 6 54 ) ( 7 55 ) ( 8 56 ) ( 9 57 ) ( 10 58 ) ( 11 59 ) ( 12 60 ) ( 13 61 ) ( 14 62 ) ( 15 63 ) ( 16 64 ) ( 17 65 ) ( 18 66 ) ( 19 67 ) ( 20 68 ) ( 21 69 ) ( 22 70 ) ( 23 71 ) ( 24 72 ) ( 25 73 ) ( 26 74 ) ( 27 75 ) ( 28 76 ) ( 29 77 ) ( 30 78 ) ( 31 79 ) ( 32 80 ) ( 33 81 ) ( 34 82 ) ( 35 83 ) ( 36 84 ) ( 37 85 ) ( 38 86 ) ( 39 87 ) ( 40 88 ) ( 41 89 ) ( 42 90 ) ( 43 91 ) ( 44 92 ) ( 45 93 ) ( 46 94 ) ( 47 95 )
--------------------------------------------------------------------------------
Level:      2
Size:     512 kB
Cache groups:   ( 0 48 ) ( 1 49 ) ( 2 50 ) ( 3 51 ) ( 4 52 ) ( 5 53 ) ( 6 54 ) ( 7 55 ) ( 8 56 ) ( 9 57 ) ( 10 58 ) ( 11 59 ) ( 12 60 ) ( 13 61 ) ( 14 62 ) ( 15 63 ) ( 16 64 ) ( 17 65 ) ( 18 66 ) ( 19 67 ) ( 20 68 ) ( 21 69 ) ( 22 70 ) ( 23 71 ) ( 24 72 ) ( 25 73 ) ( 26 74 ) ( 27 75 ) ( 28 76 ) ( 29 77 ) ( 30 78 ) ( 31 79 ) ( 32 80 ) ( 33 81 ) ( 34 82 ) ( 35 83 ) ( 36 84 ) ( 37 85 ) ( 38 86 ) ( 39 87 ) ( 40 88 ) ( 41 89 ) ( 42 90 ) ( 43 91 ) ( 44 92 ) ( 45 93 ) ( 46 94 ) ( 47 95 )
--------------------------------------------------------------------------------
Level:      3
Size:     8 MB
Cache groups:   ( 0 48 1 49 2 50 ) ( 3 51 4 52 5 53 ) ( 6 54 7 55 8 56 ) ( 9 57 10 58 11 59 ) ( 12 60 13 61 14 62 ) ( 15 63 16 64 17 65 ) ( 18 66 19 67 20 68 ) ( 21 69 22 70 23 71 ) ( 24 72 25 73 26 74 ) ( 27 75 28 76 29 77 ) ( 30 78 31 79 32 80 ) ( 33 81 34 82 35 83 ) ( 36 84 37 85 38 86 ) ( 39 87 40 88 41 89 ) ( 42 90 43 91 44 92 ) ( 45 93 46 94 47 95 )
--------------------------------------------------------------------------------
********************************************************************************
NUMA Topology
********************************************************************************
NUMA domains:   8
--------------------------------------------------------------------------------
Domain:     0
Processors:   ( 0 48 1 49 2 50 3 51 4 52 5 53 )
Distances:    10 16 16 16 32 32 32 32
Free memory:    15800.4 MB
Total memory:   15967 MB
--------------------------------------------------------------------------------
Domain:     1
Processors:   ( 6 54 7 55 8 56 9 57 10 58 11 59 )
Distances:    16 10 16 16 32 32 32 32
Free memory:    15978.2 MB
Total memory:   16124.4 MB
--------------------------------------------------------------------------------
Domain:     2
Processors:   ( 12 60 13 61 14 62 15 63 16 64 17 65 )
Distances:    16 16 10 16 32 32 32 32
Free memory:    15992.6 MB
Total memory:   16124.5 MB
--------------------------------------------------------------------------------
Domain:     3
Processors:   ( 18 66 19 67 20 68 21 69 22 70 23 71 )
Distances:    16 16 16 10 32 32 32 32
Free memory:    15945.9 MB
Total memory:   16103.3 MB
--------------------------------------------------------------------------------
Domain:     4
Processors:   ( 24 72 25 73 26 74 27 75 28 76 29 77 )
Distances:    32 32 32 32 10 16 16 16
Free memory:    15729 MB
Total memory:   16124.5 MB
--------------------------------------------------------------------------------
Domain:     5
Processors:   ( 30 78 31 79 32 80 33 81 34 82 35 83 )
Distances:    32 32 32 32 16 10 16 16
Free memory:    15856 MB
Total memory:   16124.4 MB
--------------------------------------------------------------------------------
Domain:     6
Processors:   ( 36 84 37 85 38 86 39 87 40 88 41 89 )
Distances:    32 32 32 32 16 16 10 16
Free memory:    15815.2 MB
Total memory:   16124.5 MB
--------------------------------------------------------------------------------
Domain:     7
Processors:   ( 42 90 43 91 44 92 45 93 46 94 47 95 )
Distances:    32 32 32 32 16 16 16 10
Free memory:    15620.6 MB
Total memory:   16122.9 MB
--------------------------------------------------------------------------------

################################################################################
# NUMA Topology
################################################################################
available: 8 nodes (0-7)
node 0 cpus: 0 1 2 3 4 5 48 49 50 51 52 53
node 0 size: 15966 MB
node 0 free: 15800 MB
node 1 cpus: 6 7 8 9 10 11 54 55 56 57 58 59
node 1 size: 16124 MB
node 1 free: 15978 MB
node 2 cpus: 12 13 14 15 16 17 60 61 62 63 64 65
node 2 size: 16124 MB
node 2 free: 15992 MB
node 3 cpus: 18 19 20 21 22 23 66 67 68 69 70 71
node 3 size: 16103 MB
node 3 free: 15945 MB
node 4 cpus: 24 25 26 27 28 29 72 73 74 75 76 77
node 4 size: 16124 MB
node 4 free: 15728 MB
node 5 cpus: 30 31 32 33 34 35 78 79 80 81 82 83
node 5 size: 16124 MB
node 5 free: 15855 MB
node 6 cpus: 36 37 38 39 40 41 84 85 86 87 88 89
node 6 size: 16124 MB
node 6 free: 15825 MB
node 7 cpus: 42 43 44 45 46 47 90 91 92 93 94 95
node 7 size: 16122 MB
node 7 free: 15620 MB
node distances:
node   0   1   2   3   4   5   6   7
  0:  10  16  16  16  32  32  32  32
  1:  16  10  16  16  32  32  32  32
  2:  16  16  10  16  32  32  32  32
  3:  16  16  16  10  32  32  32  32
  4:  32  32  32  32  10  16  16  16
  5:  32  32  32  32  16  10  16  16
  6:  32  32  32  32  16  16  10  16
  7:  32  32  32  32  16  16  16  10

################################################################################
# Frequencies
################################################################################
Current CPU frequencies:
CPU 0: governor  performance min/cur/max 2.3/2.213035/2.3 GHz Turbo 0
CPU 1: governor  performance min/cur/max 2.3/2.208539/2.3 GHz Turbo 0
CPU 2: governor  performance min/cur/max 2.3/1.847114/2.3 GHz Turbo 0
CPU 3: governor  performance min/cur/max 2.3/1.848737/2.3 GHz Turbo 0
CPU 4: governor  performance min/cur/max 2.3/1.849754/2.3 GHz Turbo 0
CPU 5: governor  performance min/cur/max 2.3/1.848998/2.3 GHz Turbo 0
CPU 6: governor  performance min/cur/max 2.3/1.901507/2.3 GHz Turbo 0
CPU 7: governor  performance min/cur/max 2.3/1.84873/2.3 GHz Turbo 0
CPU 8: governor  performance min/cur/max 2.3/1.849434/2.3 GHz Turbo 0
CPU 9: governor  performance min/cur/max 2.3/1.850147/2.3 GHz Turbo 0
CPU 10: governor  performance min/cur/max 2.3/1.848502/2.3 GHz Turbo 0
CPU 11: governor  performance min/cur/max 2.3/1.831667/2.3 GHz Turbo 0
CPU 12: governor  performance min/cur/max 2.3/1.849043/2.3 GHz Turbo 0
CPU 13: governor  performance min/cur/max 2.3/1.846508/2.3 GHz Turbo 0
CPU 14: governor  performance min/cur/max 2.3/1.852554/2.3 GHz Turbo 0
CPU 15: governor  performance min/cur/max 2.3/1.847435/2.3 GHz Turbo 0
CPU 16: governor  performance min/cur/max 2.3/1.848749/2.3 GHz Turbo 0
CPU 17: governor  performance min/cur/max 2.3/1.850259/2.3 GHz Turbo 0
CPU 18: governor  performance min/cur/max 2.3/1.847162/2.3 GHz Turbo 0
CPU 19: governor  performance min/cur/max 2.3/1.85054/2.3 GHz Turbo 0
CPU 20: governor  performance min/cur/max 2.3/1.85066/2.3 GHz Turbo 0
CPU 21: governor  performance min/cur/max 2.3/1.848241/2.3 GHz Turbo 0
CPU 22: governor  performance min/cur/max 2.3/1.849587/2.3 GHz Turbo 0
CPU 23: governor  performance min/cur/max 2.3/1.848563/2.3 GHz Turbo 0
CPU 24: governor  performance min/cur/max 2.3/1.847943/2.3 GHz Turbo 0
CPU 25: governor  performance min/cur/max 2.3/1.937801/2.3 GHz Turbo 0
CPU 26: governor  performance min/cur/max 2.3/2.261145/2.3 GHz Turbo 0
CPU 27: governor  performance min/cur/max 2.3/2.049255/2.3 GHz Turbo 0
CPU 28: governor  performance min/cur/max 2.3/2.04052/2.3 GHz Turbo 0
CPU 29: governor  performance min/cur/max 2.3/2.260639/2.3 GHz Turbo 0
CPU 30: governor  performance min/cur/max 2.3/2.219481/2.3 GHz Turbo 0
CPU 31: governor  performance min/cur/max 2.3/2.278004/2.3 GHz Turbo 0
CPU 32: governor  performance min/cur/max 2.3/2.263123/2.3 GHz Turbo 0
CPU 33: governor  performance min/cur/max 2.3/2.084679/2.3 GHz Turbo 0
CPU 34: governor  performance min/cur/max 2.3/1.977945/2.3 GHz Turbo 0
CPU 35: governor  performance min/cur/max 2.3/2.251432/2.3 GHz Turbo 0
CPU 36: governor  performance min/cur/max 2.3/2.093852/2.3 GHz Turbo 0
CPU 37: governor  performance min/cur/max 2.3/2.26243/2.3 GHz Turbo 0
CPU 38: governor  performance min/cur/max 2.3/2.022846/2.3 GHz Turbo 0
CPU 39: governor  performance min/cur/max 2.3/2.166734/2.3 GHz Turbo 0
CPU 40: governor  performance min/cur/max 2.3/1.988304/2.3 GHz Turbo 0
CPU 41: governor  performance min/cur/max 2.3/1.851279/2.3 GHz Turbo 0
CPU 42: governor  performance min/cur/max 2.3/1.845409/2.3 GHz Turbo 0
CPU 43: governor  performance min/cur/max 2.3/1.851451/2.3 GHz Turbo 0
CPU 44: governor  performance min/cur/max 2.3/1.849121/2.3 GHz Turbo 0
CPU 45: governor  performance min/cur/max 2.3/1.926746/2.3 GHz Turbo 0
CPU 46: governor  performance min/cur/max 2.3/1.84981/2.3 GHz Turbo 0
CPU 47: governor  performance min/cur/max 2.3/1.975491/2.3 GHz Turbo 0
CPU 48: governor  performance min/cur/max 2.3/1.853825/2.3 GHz Turbo 0
CPU 49: governor  performance min/cur/max 2.3/2.261076/2.3 GHz Turbo 0
CPU 50: governor  performance min/cur/max 2.3/1.848459/2.3 GHz Turbo 0
CPU 51: governor  performance min/cur/max 2.3/1.847646/2.3 GHz Turbo 0
CPU 52: governor  performance min/cur/max 2.3/1.834225/2.3 GHz Turbo 0
CPU 53: governor  performance min/cur/max 2.3/1.849153/2.3 GHz Turbo 0
CPU 54: governor  performance min/cur/max 2.3/1.847027/2.3 GHz Turbo 0
CPU 55: governor  performance min/cur/max 2.3/2.158445/2.3 GHz Turbo 0
CPU 56: governor  performance min/cur/max 2.3/1.849585/2.3 GHz Turbo 0
CPU 57: governor  performance min/cur/max 2.3/1.849184/2.3 GHz Turbo 0
CPU 58: governor  performance min/cur/max 2.3/1.85112/2.3 GHz Turbo 0
CPU 59: governor  performance min/cur/max 2.3/1.84657/2.3 GHz Turbo 0
CPU 60: governor  performance min/cur/max 2.3/1.850495/2.3 GHz Turbo 0
CPU 61: governor  performance min/cur/max 2.3/1.849151/2.3 GHz Turbo 0
CPU 62: governor  performance min/cur/max 2.3/1.849255/2.3 GHz Turbo 0
CPU 63: governor  performance min/cur/max 2.3/1.850679/2.3 GHz Turbo 0
CPU 64: governor  performance min/cur/max 2.3/1.848885/2.3 GHz Turbo 0
CPU 65: governor  performance min/cur/max 2.3/1.850025/2.3 GHz Turbo 0
CPU 66: governor  performance min/cur/max 2.3/1.848573/2.3 GHz Turbo 0
CPU 67: governor  performance min/cur/max 2.3/1.843588/2.3 GHz Turbo 0
CPU 68: governor  performance min/cur/max 2.3/1.847179/2.3 GHz Turbo 0
CPU 69: governor  performance min/cur/max 2.3/1.851027/2.3 GHz Turbo 0
CPU 70: governor  performance min/cur/max 2.3/1.850507/2.3 GHz Turbo 0
CPU 71: governor  performance min/cur/max 2.3/1.850996/2.3 GHz Turbo 0
CPU 72: governor  performance min/cur/max 2.3/1.851819/2.3 GHz Turbo 0
CPU 73: governor  performance min/cur/max 2.3/1.847712/2.3 GHz Turbo 0
CPU 74: governor  performance min/cur/max 2.3/1.848788/2.3 GHz Turbo 0
CPU 75: governor  performance min/cur/max 2.3/1.848047/2.3 GHz Turbo 0
CPU 76: governor  performance min/cur/max 2.3/1.848266/2.3 GHz Turbo 0
CPU 77: governor  performance min/cur/max 2.3/1.848014/2.3 GHz Turbo 0
CPU 78: governor  performance min/cur/max 2.3/2.216274/2.3 GHz Turbo 0
CPU 79: governor  performance min/cur/max 2.3/2.217215/2.3 GHz Turbo 0
CPU 80: governor  performance min/cur/max 2.3/2.261239/2.3 GHz Turbo 0
CPU 81: governor  performance min/cur/max 2.3/1.847293/2.3 GHz Turbo 0
CPU 82: governor  performance min/cur/max 2.3/1.846268/2.3 GHz Turbo 0
CPU 83: governor  performance min/cur/max 2.3/1.846561/2.3 GHz Turbo 0
CPU 84: governor  performance min/cur/max 2.3/2.081378/2.3 GHz Turbo 0
CPU 85: governor  performance min/cur/max 2.3/2.082227/2.3 GHz Turbo 0
CPU 86: governor  performance min/cur/max 2.3/2.060112/2.3 GHz Turbo 0
CPU 87: governor  performance min/cur/max 2.3/2.286751/2.3 GHz Turbo 0
CPU 88: governor  performance min/cur/max 2.3/2.272207/2.3 GHz Turbo 0
CPU 89: governor  performance min/cur/max 2.3/1.847353/2.3 GHz Turbo 0
CPU 90: governor  performance min/cur/max 2.3/1.848137/2.3 GHz Turbo 0
CPU 91: governor  performance min/cur/max 2.3/1.846846/2.3 GHz Turbo 0
CPU 92: governor  performance min/cur/max 2.3/1.847504/2.3 GHz Turbo 0
CPU 93: governor  performance min/cur/max 2.3/1.846568/2.3 GHz Turbo 0
CPU 94: governor  performance min/cur/max 2.3/1.847289/2.3 GHz Turbo 0
CPU 95: governor  performance min/cur/max 2.3/2.105196/2.3 GHz Turbo 0

No support for Uncore frequencies

################################################################################
# Prefetchers
################################################################################
INFO: Manipulation of CPU features is only available on Intel platforms

################################################################################
# Load
################################################################################
0.00 0.00 0.00 1/1066 105330

################################################################################
# Performance energy bias
################################################################################
Performance energy bias: 0 (0=highest performance, 15 = lowest energy)

################################################################################
# NUMA balancing
################################################################################
Enabled: 0

################################################################################
# General memory info
################################################################################
MemTotal:       131907092 kB
MemFree:        129781040 kB
MemAvailable:   129678880 kB
Buffers:           22744 kB
Cached:           476272 kB
SwapCached:         2252 kB
Active:           273460 kB
Inactive:         237684 kB
Active(anon):       9148 kB
Inactive(anon):     3308 kB
Active(file):     264312 kB
Inactive(file):   234376 kB
Unevictable:           0 kB
Mlocked:               0 kB
SwapTotal:      67057660 kB
SwapFree:       67005948 kB
Dirty:               120 kB
Writeback:             0 kB
AnonPages:         10784 kB
Mapped:            38952 kB
Shmem:               328 kB
Slab:            1095876 kB
SReclaimable:     408940 kB
SUnreclaim:       686936 kB
KernelStack:       19136 kB
PageTables:         3500 kB
NFS_Unstable:          0 kB
Bounce:                0 kB
WritebackTmp:          0 kB
CommitLimit:    133011204 kB
Committed_AS:     245968 kB
VmallocTotal:   34359738367 kB
VmallocUsed:           0 kB
VmallocChunk:          0 kB
HardwareCorrupted:     0 kB
AnonHugePages:         0 kB
ShmemHugePages:        0 kB
ShmemPmdMapped:        0 kB
CmaTotal:              0 kB
CmaFree:               0 kB
HugePages_Total:       0
HugePages_Free:        0
HugePages_Rsvd:        0
HugePages_Surp:        0
Hugepagesize:       2048 kB
DirectMap4k:     1387588 kB
DirectMap2M:    92884992 kB
DirectMap1G:    39845888 kB

################################################################################
# Transparent huge pages
################################################################################
Enabled: [always] madvise never
Use zero page: 1

################################################################################
# Hardware power limits
################################################################################

################################################################################
# Compiler
################################################################################
icc (ICC) 19.0.2.187 20190117
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.


################################################################################
# MPI
################################################################################
Intel(R) MPI Library for Linux* OS, Version 2019 Update 2 Build 20190123 (id: e2d820d49)
Copyright 2003-2019, Intel Corporation.

################################################################################
# dmidecode
################################################################################
# dmidecode 3.1
Getting SMBIOS data from sysfs.
SMBIOS 3.1.1 present.

Handle 0x0000, DMI type 0, 26 bytes
BIOS Information
  Vendor: American Megatrends Inc.
  Version: 1.0c
  Release Date: 12/22/2017
  Address: 0xF0000
  Runtime Size: 64 kB
  ROM Size: 16 MB
  Characteristics:
    PCI is supported
    BIOS is upgradeable
    BIOS shadowing is allowed
    Boot from CD is supported
    Selectable boot is supported
    BIOS ROM is socketed
    EDD is supported
    5.25"/1.2 MB floppy services are supported (int 13h)
    3.5"/720 kB floppy services are supported (int 13h)
    3.5"/2.88 MB floppy services are supported (int 13h)
    Print screen service is supported (int 5h)
  (Line containing Serial number has been censored)
    Printer services are supported (int 17h)
    ACPI is supported
    USB legacy is supported
    BIOS boot specification is supported
    Targeted content distribution is supported
    UEFI is supported
  BIOS Revision: 5.13

Handle 0x0001, DMI type 1, 27 bytes
System Information
  Manufacturer: Supermicro
  Product Name: AS -1023US-TR4
  Version: 0123456789
  (Line containing Serial number has been censored)
  (Line containing UUID has been censored)
  Wake-up Type: Power Switch
  SKU Number: To be filled by O.E.M.
  Family: To be filled by O.E.M.

Handle 0x0002, DMI type 2, 15 bytes
Base Board Information
  Manufacturer: Supermicro
  Product Name: H11DSU-iN
  Version: 1.02A
  (Line containing Serial number has been censored)
  Asset Tag: To be filled by O.E.M.
  Features:
    Board is a hosting board
    Board is removable
    Board is replaceable
  Location In Chassis: To be filled by O.E.M.
  Chassis Handle: 0x0003
  Type: Motherboard
  Contained Object Handles: 0

Handle 0x0003, DMI type 3, 22 bytes
Chassis Information
  Manufacturer: Supermicro
  Type: Other
  Lock: Not Present
  Version: 0123456789
  (Line containing Serial number has been censored)
  Asset Tag: To be filled by O.E.M.
  Boot-up State: Safe
  Power Supply State: Safe
  Thermal State: Safe
  Security Status: None
  OEM Information: 0x00000000
  Height: Unspecified
  Number Of Power Cords: 1
  Contained Elements: 0
  SKU Number: To be filled by O.E.M.

Handle 0x0004, DMI type 8, 9 bytes
Port Connector Information
  Internal Reference Designator: JVGA1
  Internal Connector Type: None
  External Reference Designator: VGA
  External Connector Type: DB-25 female
  Port Type: Video Port

Handle 0x0005, DMI type 8, 9 bytes
Port Connector Information
  Internal Reference Designator: JCOM1
  Internal Connector Type: None
  External Reference Designator: COM1
  External Connector Type: DB-9 male
  (Line containing Serial number has been censored)

Handle 0x0006, DMI type 8, 9 bytes
Port Connector Information
  Internal Reference Designator: JLAN1
  Internal Connector Type: None
  External Reference Designator: IPMI_LAN
  External Connector Type: RJ-45
  Port Type: Network Port

Handle 0x0007, DMI type 8, 9 bytes
Port Connector Information
  Internal Reference Designator: J36
  Internal Connector Type: None
  External Reference Designator: USB0/1(3.0)
  External Connector Type: Access Bus (USB)
  Port Type: USB

Handle 0x0008, DMI type 8, 9 bytes
Port Connector Information
  Internal Reference Designator: JUSBA1
  Internal Connector Type: None
  External Reference Designator: USB2(3.0)
  External Connector Type: Access Bus (USB)
  Port Type: USB

Handle 0x0009, DMI type 8, 9 bytes
Port Connector Information
  Internal Reference Designator: JUSB3
  Internal Connector Type: None
  External Reference Designator: USB3/4(3.0)
  External Connector Type: Access Bus (USB)
  Port Type: USB

Handle 0x000B, DMI type 32, 20 bytes
System Boot Information
  Status: No errors detected

Handle 0x000E, DMI type 41, 11 bytes
Onboard Device
  Reference Designation: ASPEED Video AST2500
  Type: Video
  Status: Enabled
  Type Instance: 1
  Bus Address: 0000:02:00.0

Handle 0x000F, DMI type 41, 11 bytes
Onboard Device
  Reference Designation: ASMedia USB 3.1
  Type: Other
  Status: Enabled
  Type Instance: 1
  Bus Address: 0000:03:00.0

Handle 0x0010, DMI type 41, 11 bytes
Onboard Device
  Reference Designation: ASMedia USB 3.1
  Type: Other
  Status: Enabled
  Type Instance: 2
  Bus Address: 0000:04:00.0

Handle 0x0017, DMI type 15, 73 bytes
System Event Log
  Area Length: 65535 bytes
  Header Start Offset: 0x0000
  Header Length: 16 bytes
  Data Start Offset: 0x0010
  Access Method: Memory-mapped physical 32-bit address
  Access Address: 0xFF2A4000
  Status: Valid, Not Full
  Change Token: 0x00000001
  Header Format: Type 1
  Supported Log Type Descriptors: 25
  Descriptor 1: Single-bit ECC memory error
  Data Format 1: Multiple-event handle
  Descriptor 2: Multi-bit ECC memory error
  Data Format 2: Multiple-event handle
  Descriptor 3: Parity memory error
  Data Format 3: Multiple-event handle
  Descriptor 4: Bus timeout
  Data Format 4: None
  Descriptor 5: I/O channel block
  Data Format 5: None
  Descriptor 6: Software NMI
  Data Format 6: None
  Descriptor 7: POST memory resize
  Data Format 7: None
  Descriptor 8: POST error
  Data Format 8: POST results bitmap
  Descriptor 9: PCI parity error
  Data Format 9: Multiple-event handle
  Descriptor 10: PCI system error
  Data Format 10: Multiple-event handle
  Descriptor 11: CPU failure
  Data Format 11: None
  Descriptor 12: EISA failsafe timer timeout
  Data Format 12: None
  Descriptor 13: Correctable memory log disabled
  Data Format 13: None
  Descriptor 14: Logging disabled
  Data Format 14: None
  Descriptor 15: System limit exceeded
  Data Format 15: None
  Descriptor 16: Asynchronous hardware timer expired
  Data Format 16: None
  Descriptor 17: System configuration information
  Data Format 17: None
  Descriptor 18: Hard disk information
  Data Format 18: None
  Descriptor 19: System reconfigured
  Data Format 19: None
  Descriptor 20: Uncorrectable CPU-complex error
  Data Format 20: None
  Descriptor 21: Log area reset/cleared
  Data Format 21: None
  Descriptor 22: System boot
  Data Format 22: None
  Descriptor 23: End of log
  Data Format 23: None
  Descriptor 24: OEM-specific
  Data Format 24: OEM-specific
  Descriptor 25: OEM-specific
  Data Format 25: OEM-specific

Handle 0x0019, DMI type 16, 23 bytes
Physical Memory Array
  Location: System Board Or Motherboard
  Use: System Memory
  Error Correction Type: Multi-bit ECC
  Maximum Capacity: 2 TB
  Error Information Handle: 0x0018
  Number Of Devices: 32

Handle 0x001C, DMI type 7, 27 bytes
Cache Information
  Socket Designation: L1 Cache
  Configuration: Enabled, Not Socketed, Level 1
  Operational Mode: Write Back
  Location: Internal
  Installed Size: 2304 kB
  Maximum Size: 2304 kB
  Supported SRAM Types:
    Pipeline Burst
  Installed SRAM Type: Pipeline Burst
  Speed: 1 ns
  Error Correction Type: Multi-bit ECC
  System Type: Unified
  Associativity: 8-way Set-associative

Handle 0x001D, DMI type 7, 27 bytes
Cache Information
  Socket Designation: L2 Cache
  Configuration: Enabled, Not Socketed, Level 2
  Operational Mode: Write Back
  Location: Internal
  Installed Size: 12288 kB
  Maximum Size: 12288 kB
  Supported SRAM Types:
    Pipeline Burst
  Installed SRAM Type: Pipeline Burst
  Speed: 1 ns
  Error Correction Type: Multi-bit ECC
  System Type: Unified
  Associativity: 8-way Set-associative

Handle 0x001E, DMI type 7, 27 bytes
Cache Information
  Socket Designation: L3 Cache
  Configuration: Enabled, Not Socketed, Level 3
  Operational Mode: Write Back
  Location: Internal
  Installed Size: 65536 kB
  Maximum Size: 65536 kB
  Supported SRAM Types:
    Pipeline Burst
  Installed SRAM Type: Pipeline Burst
  Speed: 1 ns
  Error Correction Type: Multi-bit ECC
  System Type: Unified
  Associativity: 64-way Set-associative

Handle 0x001F, DMI type 4, 48 bytes
Processor Information
  Socket Designation: CPU1
  Type: Central Processor
  Family: Zen
  Manufacturer: Advanced Micro Devices, Inc.
  ID: 12 0F 80 00 FF FB 8B 17
  Signature: Family 23, Model 1, Stepping 2
  Flags:
    FPU (Floating-point unit on-chip)
    VME (Virtual mode extension)
    DE (Debugging extension)
    PSE (Page size extension)
    TSC (Time stamp counter)
    MSR (Model specific registers)
    PAE (Physical address extension)
    MCE (Machine check exception)
    CX8 (CMPXCHG8 instruction supported)
    APIC (On-chip APIC hardware supported)
    SEP (Fast system call)
    MTRR (Memory type range registers)
    PGE (Page global enable)
    MCA (Machine check architecture)
    CMOV (Conditional move instruction supported)
    PAT (Page attribute table)
    PSE-36 (36-bit page size extension)
    CLFSH (CLFLUSH instruction supported)
    MMX (MMX technology supported)
    FXSR (FXSAVE and FXSTOR instructions supported)
    SSE (Streaming SIMD extensions)
    SSE2 (Streaming SIMD extensions 2)
    HTT (Multi-threading)
  Version: AMD EPYC 7451 24-Core Processor
  Voltage: 1.0 V
  External Clock: 100 MHz
  Max Speed: 3200 MHz
  Current Speed: 2300 MHz
  Status: Populated, Enabled
  Upgrade: Socket SP3
  L1 Cache Handle: 0x001C
  L2 Cache Handle: 0x001D
  L3 Cache Handle: 0x001E
  (Line containing Serial number has been censored)
  Asset Tag: Unknown
  Part Number: Unknown
  Core Count: 24
  Core Enabled: 24
  Thread Count: 48
  Characteristics:
    64-bit capable
    Multi-Core
    Hardware Thread
    Execute Protection
    Enhanced Virtualization
    Power/Performance Control

Handle 0x0020, DMI type 7, 27 bytes
Cache Information
  Socket Designation: L1 Cache
  Configuration: Enabled, Not Socketed, Level 1
  Operational Mode: Write Back
  Location: Internal
  Installed Size: 2304 kB
  Maximum Size: 2304 kB
  Supported SRAM Types:
    Pipeline Burst
  Installed SRAM Type: Pipeline Burst
  Speed: 1 ns
  Error Correction Type: Multi-bit ECC
  System Type: Unified
  Associativity: 8-way Set-associative

Handle 0x0021, DMI type 7, 27 bytes
Cache Information
  Socket Designation: L2 Cache
  Configuration: Enabled, Not Socketed, Level 2
  Operational Mode: Write Back
  Location: Internal
  Installed Size: 12288 kB
  Maximum Size: 12288 kB
  Supported SRAM Types:
    Pipeline Burst
  Installed SRAM Type: Pipeline Burst
  Speed: 1 ns
  Error Correction Type: Multi-bit ECC
  System Type: Unified
  Associativity: 8-way Set-associative

Handle 0x0022, DMI type 7, 27 bytes
Cache Information
  Socket Designation: L3 Cache
  Configuration: Enabled, Not Socketed, Level 3
  Operational Mode: Write Back
  Location: Internal
  Installed Size: 65536 kB
  Maximum Size: 65536 kB
  Supported SRAM Types:
    Pipeline Burst
  Installed SRAM Type: Pipeline Burst
  Speed: 1 ns
  Error Correction Type: Multi-bit ECC
  System Type: Unified
  Associativity: 64-way Set-associative

Handle 0x0023, DMI type 4, 48 bytes
Processor Information
  Socket Designation: CPU2
  Type: Central Processor
  Family: Zen
  Manufacturer: Advanced Micro Devices, Inc.
  ID: 12 0F 80 00 FF FB 8B 17
  Signature: Family 23, Model 1, Stepping 2
  Flags:
    FPU (Floating-point unit on-chip)
    VME (Virtual mode extension)
    DE (Debugging extension)
    PSE (Page size extension)
    TSC (Time stamp counter)
    MSR (Model specific registers)
    PAE (Physical address extension)
    MCE (Machine check exception)
    CX8 (CMPXCHG8 instruction supported)
    APIC (On-chip APIC hardware supported)
    SEP (Fast system call)
    MTRR (Memory type range registers)
    PGE (Page global enable)
    MCA (Machine check architecture)
    CMOV (Conditional move instruction supported)
    PAT (Page attribute table)
    PSE-36 (36-bit page size extension)
    CLFSH (CLFLUSH instruction supported)
    MMX (MMX technology supported)
    FXSR (FXSAVE and FXSTOR instructions supported)
    SSE (Streaming SIMD extensions)
    SSE2 (Streaming SIMD extensions 2)
    HTT (Multi-threading)
  Version: AMD EPYC 7451 24-Core Processor
  Voltage: 1.0 V
  External Clock: 100 MHz
  Max Speed: 3200 MHz
  Current Speed: 2300 MHz
  Status: Populated, Enabled
  Upgrade: Socket SP3
  L1 Cache Handle: 0x0020
  L2 Cache Handle: 0x0021
  L3 Cache Handle: 0x0022
  (Line containing Serial number has been censored)
  Asset Tag: Unknown
  Part Number: Unknown
  Core Count: 24
  Core Enabled: 24
  Thread Count: 48
  Characteristics:
    64-bit capable
    Multi-Core
    Hardware Thread
    Execute Protection
    Enhanced Virtualization
    Power/Performance Control

Handle 0x0025, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0024
  Total Width: Unknown
  Data Width: Unknown
  Size: No Module Installed
  Form Factor: Unknown
  Set: None
  Locator: P1-DIMMA1
  Bank Locator: P0_Node0_Channel0_Dimm0
  Type: Unknown
  Type Detail: Unknown
  Speed: Unknown
  Manufacturer: NO DIMM
  (Line containing Serial number has been censored)
  Asset Tag: NO DIMM
  Part Number: NO DIMM
  Rank: Unknown
  Configured Clock Speed: Unknown
  Minimum Voltage: Unknown
  Maximum Voltage: Unknown
  Configured Voltage: Unknown

Handle 0x0027, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0026
  Total Width: 72 bits
  Data Width: 64 bits
  Size: 8192 MB
  Form Factor: DIMM
  Set: None
  Locator: P1-DIMMA2
  Bank Locator: P0_Node0_Channel0_Dimm1
  Type: DDR4
  Type Detail: Synchronous Registered (Buffered)
  Speed: 2667 MT/s
  Manufacturer: Samsung
  (Line containing Serial number has been censored)
  Asset Tag: P1-DIMMA2_AssetTag (date:16/43)
  Part Number: M393A1G40EB2-CTD
  Rank: 1
  Configured Clock Speed: 2667 MT/s
  Minimum Voltage: 1.2 V
  Maximum Voltage: 1.2 V
  Configured Voltage: 1.2 V

Handle 0x002A, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0029
  Total Width: Unknown
  Data Width: Unknown
  Size: No Module Installed
  Form Factor: Unknown
  Set: None
  Locator: P1-DIMMB1
  Bank Locator: P0_Node0_Channel1_Dimm0
  Type: Unknown
  Type Detail: Unknown
  Speed: Unknown
  Manufacturer: NO DIMM
  (Line containing Serial number has been censored)
  Asset Tag: NO DIMM
  Part Number: NO DIMM
  Rank: Unknown
  Configured Clock Speed: Unknown
  Minimum Voltage: Unknown
  Maximum Voltage: Unknown
  Configured Voltage: Unknown

Handle 0x002C, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x002B
  Total Width: 72 bits
  Data Width: 64 bits
  Size: 8192 MB
  Form Factor: DIMM
  Set: None
  Locator: P1-DIMMB2
  Bank Locator: P0_Node0_Channel1_Dimm1
  Type: DDR4
  Type Detail: Synchronous Registered (Buffered)
  Speed: 2667 MT/s
  Manufacturer: Samsung
  (Line containing Serial number has been censored)
  Asset Tag: P1-DIMMB2_AssetTag (date:16/43)
  Part Number: M393A1G40EB2-CTD
  Rank: 1
  Configured Clock Speed: 2667 MT/s
  Minimum Voltage: 1.2 V
  Maximum Voltage: 1.2 V
  Configured Voltage: 1.2 V

Handle 0x002F, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x002E
  Total Width: Unknown
  Data Width: Unknown
  Size: No Module Installed
  Form Factor: Unknown
  Set: None
  Locator: P1-DIMMC1
  Bank Locator: P0_Node0_Channel2_Dimm0
  Type: Unknown
  Type Detail: Unknown
  Speed: Unknown
  Manufacturer: NO DIMM
  (Line containing Serial number has been censored)
  Asset Tag: NO DIMM
  Part Number: NO DIMM
  Rank: Unknown
  Configured Clock Speed: Unknown
  Minimum Voltage: Unknown
  Maximum Voltage: Unknown
  Configured Voltage: Unknown

Handle 0x0031, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0030
  Total Width: 72 bits
  Data Width: 64 bits
  Size: 8192 MB
  Form Factor: DIMM
  Set: None
  Locator: P1-DIMMC2
  Bank Locator: P0_Node0_Channel2_Dimm1
  Type: DDR4
  Type Detail: Synchronous Registered (Buffered)
  Speed: 2667 MT/s
  Manufacturer: Samsung
  (Line containing Serial number has been censored)
  Asset Tag: P1-DIMMC2_AssetTag (date:16/43)
  Part Number: M393A1G40EB2-CTD
  Rank: 1
  Configured Clock Speed: 2667 MT/s
  Minimum Voltage: 1.2 V
  Maximum Voltage: 1.2 V
  Configured Voltage: 1.2 V

Handle 0x0034, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0033
  Total Width: Unknown
  Data Width: Unknown
  Size: No Module Installed
  Form Factor: Unknown
  Set: None
  Locator: P1-DIMMD1
  Bank Locator: P0_Node0_Channel3_Dimm0
  Type: Unknown
  Type Detail: Unknown
  Speed: Unknown
  Manufacturer: NO DIMM
  (Line containing Serial number has been censored)
  Asset Tag: NO DIMM
  Part Number: NO DIMM
  Rank: Unknown
  Configured Clock Speed: Unknown
  Minimum Voltage: Unknown
  Maximum Voltage: Unknown
  Configured Voltage: Unknown

Handle 0x0036, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0035
  Total Width: 72 bits
  Data Width: 64 bits
  Size: 8192 MB
  Form Factor: DIMM
  Set: None
  Locator: P1-DIMMD2
  Bank Locator: P0_Node0_Channel3_Dimm1
  Type: DDR4
  Type Detail: Synchronous Registered (Buffered)
  Speed: 2667 MT/s
  Manufacturer: Samsung
  (Line containing Serial number has been censored)
  Asset Tag: P1-DIMMD2_AssetTag (date:16/43)
  Part Number: M393A1G40EB2-CTD
  Rank: 1
  Configured Clock Speed: 2667 MT/s
  Minimum Voltage: 1.2 V
  Maximum Voltage: 1.2 V
  Configured Voltage: 1.2 V

Handle 0x0039, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0038
  Total Width: Unknown
  Data Width: Unknown
  Size: No Module Installed
  Form Factor: Unknown
  Set: None
  Locator: P1-DIMME1
  Bank Locator: P0_Node0_Channel4_Dimm0
  Type: Unknown
  Type Detail: Unknown
  Speed: Unknown
  Manufacturer: NO DIMM
  (Line containing Serial number has been censored)
  Asset Tag: NO DIMM
  Part Number: NO DIMM
  Rank: Unknown
  Configured Clock Speed: Unknown
  Minimum Voltage: Unknown
  Maximum Voltage: Unknown
  Configured Voltage: Unknown

Handle 0x003B, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x003A
  Total Width: 72 bits
  Data Width: 64 bits
  Size: 8192 MB
  Form Factor: DIMM
  Set: None
  Locator: P1-DIMME2
  Bank Locator: P0_Node0_Channel4_Dimm1
  Type: DDR4
  Type Detail: Synchronous Registered (Buffered)
  Speed: 2667 MT/s
  Manufacturer: Samsung
  (Line containing Serial number has been censored)
  Asset Tag: P1-DIMME2_AssetTag (date:16/43)
  Part Number: M393A1G40EB2-CTD
  Rank: 1
  Configured Clock Speed: 2667 MT/s
  Minimum Voltage: 1.2 V
  Maximum Voltage: 1.2 V
  Configured Voltage: 1.2 V

Handle 0x003E, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x003D
  Total Width: Unknown
  Data Width: Unknown
  Size: No Module Installed
  Form Factor: Unknown
  Set: None
  Locator: P1-DIMMF1
  Bank Locator: P0_Node0_Channel5_Dimm0
  Type: Unknown
  Type Detail: Unknown
  Speed: Unknown
  Manufacturer: NO DIMM
  (Line containing Serial number has been censored)
  Asset Tag: NO DIMM
  Part Number: NO DIMM
  Rank: Unknown
  Configured Clock Speed: Unknown
  Minimum Voltage: Unknown
  Maximum Voltage: Unknown
  Configured Voltage: Unknown

Handle 0x0040, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x003F
  Total Width: 72 bits
  Data Width: 64 bits
  Size: 8192 MB
  Form Factor: DIMM
  Set: None
  Locator: P1-DIMMF2
  Bank Locator: P0_Node0_Channel5_Dimm1
  Type: DDR4
  Type Detail: Synchronous Registered (Buffered)
  Speed: 2667 MT/s
  Manufacturer: Samsung
  (Line containing Serial number has been censored)
  Asset Tag: P1-DIMMF2_AssetTag (date:16/43)
  Part Number: M393A1G40EB2-CTD
  Rank: 1
  Configured Clock Speed: 2667 MT/s
  Minimum Voltage: 1.2 V
  Maximum Voltage: 1.2 V
  Configured Voltage: 1.2 V

Handle 0x0043, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0042
  Total Width: Unknown
  Data Width: Unknown
  Size: No Module Installed
  Form Factor: Unknown
  Set: None
  Locator: P1-DIMMG1
  Bank Locator: P0_Node0_Channel6_Dimm0
  Type: Unknown
  Type Detail: Unknown
  Speed: Unknown
  Manufacturer: NO DIMM
  (Line containing Serial number has been censored)
  Asset Tag: NO DIMM
  Part Number: NO DIMM
  Rank: Unknown
  Configured Clock Speed: Unknown
  Minimum Voltage: Unknown
  Maximum Voltage: Unknown
  Configured Voltage: Unknown

Handle 0x0045, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0044
  Total Width: 72 bits
  Data Width: 64 bits
  Size: 8192 MB
  Form Factor: DIMM
  Set: None
  Locator: P1-DIMMG2
  Bank Locator: P0_Node0_Channel6_Dimm1
  Type: DDR4
  Type Detail: Synchronous Registered (Buffered)
  Speed: 2667 MT/s
  Manufacturer: Samsung
  (Line containing Serial number has been censored)
  Asset Tag: P1-DIMMG2_AssetTag (date:16/43)
  Part Number: M393A1G40EB2-CTD
  Rank: 1
  Configured Clock Speed: 2667 MT/s
  Minimum Voltage: 1.2 V
  Maximum Voltage: 1.2 V
  Configured Voltage: 1.2 V

Handle 0x0048, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0047
  Total Width: Unknown
  Data Width: Unknown
  Size: No Module Installed
  Form Factor: Unknown
  Set: None
  Locator: P1-DIMMH1
  Bank Locator: P0_Node0_Channel7_Dimm0
  Type: Unknown
  Type Detail: Unknown
  Speed: Unknown
  Manufacturer: NO DIMM
  (Line containing Serial number has been censored)
  Asset Tag: NO DIMM
  Part Number: NO DIMM
  Rank: Unknown
  Configured Clock Speed: Unknown
  Minimum Voltage: Unknown
  Maximum Voltage: Unknown
  Configured Voltage: Unknown

Handle 0x004A, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0049
  Total Width: 72 bits
  Data Width: 64 bits
  Size: 8192 MB
  Form Factor: DIMM
  Set: None
  Locator: P1-DIMMH2
  Bank Locator: P0_Node0_Channel7_Dimm1
  Type: DDR4
  Type Detail: Synchronous Registered (Buffered)
  Speed: 2667 MT/s
  Manufacturer: Samsung
  (Line containing Serial number has been censored)
  Asset Tag: P1-DIMMH2_AssetTag (date:16/43)
  Part Number: M393A1G40EB2-CTD
  Rank: 1
  Configured Clock Speed: 2667 MT/s
  Minimum Voltage: 1.2 V
  Maximum Voltage: 1.2 V
  Configured Voltage: 1.2 V

Handle 0x004D, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x004C
  Total Width: Unknown
  Data Width: Unknown
  Size: No Module Installed
  Form Factor: Unknown
  Set: None
  Locator: P2-DIMMA1
  Bank Locator: P1_Node0_Channel0_Dimm0
  Type: Unknown
  Type Detail: Unknown
  Speed: Unknown
  Manufacturer: NO DIMM
  (Line containing Serial number has been censored)
  Asset Tag: NO DIMM
  Part Number: NO DIMM
  Rank: Unknown
  Configured Clock Speed: Unknown
  Minimum Voltage: Unknown
  Maximum Voltage: Unknown
  Configured Voltage: Unknown

Handle 0x004F, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x004E
  Total Width: 72 bits
  Data Width: 64 bits
  Size: 8192 MB
  Form Factor: DIMM
  Set: None
  Locator: P2-DIMMA2
  Bank Locator: P1_Node0_Channel0_Dimm1
  Type: DDR4
  Type Detail: Synchronous Registered (Buffered)
  Speed: 2667 MT/s
  Manufacturer: Samsung
  (Line containing Serial number has been censored)
  Asset Tag: P2-DIMMA2_AssetTag (date:16/43)
  Part Number: M393A1G40EB2-CTD
  Rank: 1
  Configured Clock Speed: 2667 MT/s
  Minimum Voltage: 1.2 V
  Maximum Voltage: 1.2 V
  Configured Voltage: 1.2 V

Handle 0x0052, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0051
  Total Width: Unknown
  Data Width: Unknown
  Size: No Module Installed
  Form Factor: Unknown
  Set: None
  Locator: P2-DIMMB1
  Bank Locator: P1_Node0_Channel1_Dimm0
  Type: Unknown
  Type Detail: Unknown
  Speed: Unknown
  Manufacturer: NO DIMM
  (Line containing Serial number has been censored)
  Asset Tag: NO DIMM
  Part Number: NO DIMM
  Rank: Unknown
  Configured Clock Speed: Unknown
  Minimum Voltage: Unknown
  Maximum Voltage: Unknown
  Configured Voltage: Unknown

Handle 0x0054, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0053
  Total Width: 72 bits
  Data Width: 64 bits
  Size: 8192 MB
  Form Factor: DIMM
  Set: None
  Locator: P2-DIMMB2
  Bank Locator: P1_Node0_Channel1_Dimm1
  Type: DDR4
  Type Detail: Synchronous Registered (Buffered)
  Speed: 2667 MT/s
  Manufacturer: Samsung
  (Line containing Serial number has been censored)
  Asset Tag: P2-DIMMB2_AssetTag (date:16/43)
  Part Number: M393A1G40EB2-CTD
  Rank: 1
  Configured Clock Speed: 2667 MT/s
  Minimum Voltage: 1.2 V
  Maximum Voltage: 1.2 V
  Configured Voltage: 1.2 V

Handle 0x0057, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0056
  Total Width: Unknown
  Data Width: Unknown
  Size: No Module Installed
  Form Factor: Unknown
  Set: None
  Locator: P2-DIMMC1
  Bank Locator: P1_Node0_Channel2_Dimm0
  Type: Unknown
  Type Detail: Unknown
  Speed: Unknown
  Manufacturer: NO DIMM
  (Line containing Serial number has been censored)
  Asset Tag: NO DIMM
  Part Number: NO DIMM
  Rank: Unknown
  Configured Clock Speed: Unknown
  Minimum Voltage: Unknown
  Maximum Voltage: Unknown
  Configured Voltage: Unknown

Handle 0x0059, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0058
  Total Width: 72 bits
  Data Width: 64 bits
  Size: 8192 MB
  Form Factor: DIMM
  Set: None
  Locator: P2-DIMMC2
  Bank Locator: P1_Node0_Channel2_Dimm1
  Type: DDR4
  Type Detail: Synchronous Registered (Buffered)
  Speed: 2667 MT/s
  Manufacturer: Samsung
  (Line containing Serial number has been censored)
  Asset Tag: P2-DIMMC2_AssetTag (date:16/43)
  Part Number: M393A1G40EB2-CTD
  Rank: 1
  Configured Clock Speed: 2667 MT/s
  Minimum Voltage: 1.2 V
  Maximum Voltage: 1.2 V
  Configured Voltage: 1.2 V

Handle 0x005C, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x005B
  Total Width: Unknown
  Data Width: Unknown
  Size: No Module Installed
  Form Factor: Unknown
  Set: None
  Locator: P2-DIMMD1
  Bank Locator: P1_Node0_Channel3_Dimm0
  Type: Unknown
  Type Detail: Unknown
  Speed: Unknown
  Manufacturer: NO DIMM
  (Line containing Serial number has been censored)
  Asset Tag: NO DIMM
  Part Number: NO DIMM
  Rank: Unknown
  Configured Clock Speed: Unknown
  Minimum Voltage: Unknown
  Maximum Voltage: Unknown
  Configured Voltage: Unknown

Handle 0x005E, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x005D
  Total Width: 72 bits
  Data Width: 64 bits
  Size: 8192 MB
  Form Factor: DIMM
  Set: None
  Locator: P2-DIMMD2
  Bank Locator: P1_Node0_Channel3_Dimm1
  Type: DDR4
  Type Detail: Synchronous Registered (Buffered)
  Speed: 2667 MT/s
  Manufacturer: Samsung
  (Line containing Serial number has been censored)
  Asset Tag: P2-DIMMD2_AssetTag (date:16/43)
  Part Number: M393A1G40EB2-CTD
  Rank: 1
  Configured Clock Speed: 2667 MT/s
  Minimum Voltage: 1.2 V
  Maximum Voltage: 1.2 V
  Configured Voltage: 1.2 V

Handle 0x0061, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0060
  Total Width: Unknown
  Data Width: Unknown
  Size: No Module Installed
  Form Factor: Unknown
  Set: None
  Locator: P2-DIMME1
  Bank Locator: P1_Node0_Channel4_Dimm0
  Type: Unknown
  Type Detail: Unknown
  Speed: Unknown
  Manufacturer: NO DIMM
  (Line containing Serial number has been censored)
  Asset Tag: NO DIMM
  Part Number: NO DIMM
  Rank: Unknown
  Configured Clock Speed: Unknown
  Minimum Voltage: Unknown
  Maximum Voltage: Unknown
  Configured Voltage: Unknown

Handle 0x0063, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0062
  Total Width: 72 bits
  Data Width: 64 bits
  Size: 8192 MB
  Form Factor: DIMM
  Set: None
  Locator: P2-DIMME2
  Bank Locator: P1_Node0_Channel4_Dimm1
  Type: DDR4
  Type Detail: Synchronous Registered (Buffered)
  Speed: 2667 MT/s
  Manufacturer: Samsung
  (Line containing Serial number has been censored)
  Asset Tag: P2-DIMME2_AssetTag (date:16/43)
  Part Number: M393A1G40EB2-CTD
  Rank: 1
  Configured Clock Speed: 2667 MT/s
  Minimum Voltage: 1.2 V
  Maximum Voltage: 1.2 V
  Configured Voltage: 1.2 V

Handle 0x0066, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0065
  Total Width: Unknown
  Data Width: Unknown
  Size: No Module Installed
  Form Factor: Unknown
  Set: None
  Locator: P2-DIMMF1
  Bank Locator: P1_Node0_Channel5_Dimm0
  Type: Unknown
  Type Detail: Unknown
  Speed: Unknown
  Manufacturer: NO DIMM
  (Line containing Serial number has been censored)
  Asset Tag: NO DIMM
  Part Number: NO DIMM
  Rank: Unknown
  Configured Clock Speed: Unknown
  Minimum Voltage: Unknown
  Maximum Voltage: Unknown
  Configured Voltage: Unknown

Handle 0x0068, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0067
  Total Width: 72 bits
  Data Width: 64 bits
  Size: 8192 MB
  Form Factor: DIMM
  Set: None
  Locator: P2-DIMMF2
  Bank Locator: P1_Node0_Channel5_Dimm1
  Type: DDR4
  Type Detail: Synchronous Registered (Buffered)
  Speed: 2667 MT/s
  Manufacturer: Samsung
  (Line containing Serial number has been censored)
  Asset Tag: P2-DIMMF2_AssetTag (date:16/43)
  Part Number: M393A1G40EB2-CTD
  Rank: 1
  Configured Clock Speed: 2667 MT/s
  Minimum Voltage: 1.2 V
  Maximum Voltage: 1.2 V
  Configured Voltage: 1.2 V

Handle 0x006B, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x006A
  Total Width: Unknown
  Data Width: Unknown
  Size: No Module Installed
  Form Factor: Unknown
  Set: None
  Locator: P2-DIMMG1
  Bank Locator: P1_Node0_Channel6_Dimm0
  Type: Unknown
  Type Detail: Unknown
  Speed: Unknown
  Manufacturer: NO DIMM
  (Line containing Serial number has been censored)
  Asset Tag: NO DIMM
  Part Number: NO DIMM
  Rank: Unknown
  Configured Clock Speed: Unknown
  Minimum Voltage: Unknown
  Maximum Voltage: Unknown
  Configured Voltage: Unknown

Handle 0x006D, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x006C
  Total Width: 72 bits
  Data Width: 64 bits
  Size: 8192 MB
  Form Factor: DIMM
  Set: None
  Locator: P2-DIMMG2
  Bank Locator: P1_Node0_Channel6_Dimm1
  Type: DDR4
  Type Detail: Synchronous Registered (Buffered)
  Speed: 2667 MT/s
  Manufacturer: Samsung
  (Line containing Serial number has been censored)
  Asset Tag: P2-DIMMG2_AssetTag (date:16/43)
  Part Number: M393A1G40EB2-CTD
  Rank: 1
  Configured Clock Speed: 2667 MT/s
  Minimum Voltage: 1.2 V
  Maximum Voltage: 1.2 V
  Configured Voltage: 1.2 V

Handle 0x0070, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x006F
  Total Width: Unknown
  Data Width: Unknown
  Size: No Module Installed
  Form Factor: Unknown
  Set: None
  Locator: P2-DIMMH1
  Bank Locator: P1_Node0_Channel7_Dimm0
  Type: Unknown
  Type Detail: Unknown
  Speed: Unknown
  Manufacturer: NO DIMM
  (Line containing Serial number has been censored)
  Asset Tag: NO DIMM
  Part Number: NO DIMM
  Rank: Unknown
  Configured Clock Speed: Unknown
  Minimum Voltage: Unknown
  Maximum Voltage: Unknown
  Configured Voltage: Unknown

Handle 0x0072, DMI type 17, 40 bytes
Memory Device
  Array Handle: 0x0019
  Error Information Handle: 0x0071
  Total Width: 72 bits
  Data Width: 64 bits
  Size: 8192 MB
  Form Factor: DIMM
  Set: None
  Locator: P2-DIMMH2
  Bank Locator: P1_Node0_Channel7_Dimm1
  Type: DDR4
  Type Detail: Synchronous Registered (Buffered)
  Speed: 2667 MT/s
  Manufacturer: Samsung
  (Line containing Serial number has been censored)
  Asset Tag: P2-DIMMH2_AssetTag (date:16/43)
  Part Number: M393A1G40EB2-CTD
  Rank: 1
  Configured Clock Speed: 2667 MT/s
  Minimum Voltage: 1.2 V
  Maximum Voltage: 1.2 V
  Configured Voltage: 1.2 V

Handle 0x0074, DMI type 9, 17 bytes
System Slot Information
  Designation: RSC-R1UW-2E16 SLOT1 PCI-E X16
  Type: x16 PCI Express 3 x16
  Current Usage: Available
  Length: Long
  ID: 1
  Characteristics:
    3.3 V is provided
    PME signal is supported
  Bus Address: 0000:ff:00.0

Handle 0x0075, DMI type 9, 17 bytes
System Slot Information
  Designation: RSC-R1UW-2E16 SLOT2 PCI-E X16
  Type: x16 PCI Express 3 x16
  Current Usage: Available
  Length: Long
  ID: 2
  Characteristics:
    3.3 V is provided
    PME signal is supported
  Bus Address: 0000:ff:00.0

Handle 0x0077, DMI type 9, 17 bytes
System Slot Information
  Designation: RSC-R1UW-E8R SLOT1 PCI-E X8
  Type: x8 PCI Express 3 x8
  Current Usage: Available
  Length: Short
  ID: 1
  Characteristics:
    3.3 V is provided
    PME signal is supported
  Bus Address: 0000:ff:00.0

Handle 0x0079, DMI type 41, 11 bytes
Onboard Device
  Reference Designation: Intel Ethernet I350 #1
  Type: Ethernet
  Status: Enabled
  Type Instance: 1
  Bus Address: 0000:11:00.0

Handle 0x007A, DMI type 41, 11 bytes
Onboard Device
  Reference Designation: Intel Ethernet I350 #2
  Type: Ethernet
  Status: Enabled
  Type Instance: 2
  Bus Address: 0000:11:00.1

Handle 0x007B, DMI type 41, 11 bytes
Onboard Device
  Reference Designation: Intel Ethernet I350 #3
  Type: Ethernet
  Status: Enabled
  Type Instance: 3
  Bus Address: 0000:11:00.2

Handle 0x007C, DMI type 41, 11 bytes
Onboard Device
  Reference Designation: Intel Ethernet I350 #4
  Type: Ethernet
  Status: Enabled
  Type Instance: 4
  Bus Address: 0000:11:00.3

Handle 0x007D, DMI type 9, 17 bytes
System Slot Information
  Designation: AOC-UR-i4G SLOT1 PCI-E 3.0 X8
  Type: x8 PCI Express 3 x8
  Current Usage: Available
  Length: Short
  ID: 1
  Characteristics:
    3.3 V is provided
    PME signal is supported
  Bus Address: 0000:ff:00.0


################################################################################
# environment variables
################################################################################
PBS_ENVIRONMENT=PBS_INTERACTIVE
LD_LIBRARY_PATH=/apps/clang/8.0.0-x86_64/lib:/apps/gcc/gcc-9.1.0-x86_64/lib64:/apps/gcc/gcc-9.1.0-x86_64/lib:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/lib/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64/gcc4.7:/apps/intel/ComposerXE2019/debugger_2019/libipt/intel64/lib:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64_lin/gcc4.4:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/lib:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib/release:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib:/mnt/opt/likwid-4.3-dev/lib
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
PBS_O_LANG=en_US
MKL_INC=-I/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
INCLUDE=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
LESSCLOSE=/bin/lesspipe %s %s
MKL_SHLIB=-L/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin -lmkl_intel_lp64 -lmkl_sequential -lmkl_core -lpthread -lm
LESS=-R
I_MPI_JOB_RESPECT_PROCESS_PLACEMENT=off
LIKWID_LIBDIR=/mnt/opt/likwid-4.3-dev/lib
IPPROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp
LD_RUN_PATH_modshare=/apps/clang/8.0.0-x86_64/lib:1:/apps/gcc/gcc-9.1.0-x86_64/lib:1:/apps/gcc/gcc-9.1.0-x86_64/lib64:1
OLDPWD=/home/hpc/iwia/iwia84/INSPECT
PBS_O_HOME=/home/hpc/iwia/iwia84
MPICHHOME=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64
RRZECLUSTER=TESTCLUSTER
EDITOR=vi
PBS_JOBID=4777.catstor
PATH_modshare=/usr/bin/vendor_perl:999999999:/home/julian/.local/.bin:999999999:/opt/android-sdk/tools:999999999:/usr/bin:1:/mnt/opt/likwid-4.3-dev/bin:1:/apps/gcc/gcc-9.1.0-x86_64/bin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/bin:1:/usr/local/bin:999999999:/opt/android-sdk/platform-tools:999999999:/usr/bin/core_perl:999999999:/apps/clang/8.0.0-x86_64/bin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/bin/intel64:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/rrze-bin-intel:1:/home/julian/.bin:999999999:/bin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/bin:1:/apps/python/3.6-anaconda/bin:1:/mnt/opt/likwid-4.3-dev/sbin:1:/opt/intel/bin:999999999
MPIHOME=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64
LOADEDMODULES_modshare=clang/8.0.0:1:intel64/19.0up02:1:likwid/4.3-dev:1:intelmpi/2019up02-intel:1:gcc/9.1.0:1:python/3.6-anaconda:1:mkl/2019up02:1:pbspro/default:1
PBS_JOBNAME=STDIN
FPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
NCPUS=96
FPATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include:1
INTEL_F_HOME=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler
CPATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/include:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/include:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/pstl/include:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/include:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include:1
WOODYHOME=/home/woody/iwia/iwia84
PBS_O_PATH=/mnt/opt/pbspro/default/bin:/bin:/usr/bin:/usr/local/bin:/opt/android-sdk/platform-tools:/opt/android-sdk/tools:/usr/bin/vendor_perl:/usr/bin/core_perl:/opt/intel/bin:/home/julian/.bin:/home/julian/.local/.bin
LIKWID_FORCE=1
FI_PROVIDER_PATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/lib/prov
INTEL_PYTHONHOME=/apps/intel/ComposerXE2019/debugger_2019/python/intel64/
MKL_INCDIR=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
LD_LIBRARY_PATH_modshare=/apps/gcc/gcc-9.1.0-x86_64/lib:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64/gcc4.7:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib/release:1:/apps/clang/8.0.0-x86_64/lib:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/lib/intel64:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/lib:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin:1:/apps/gcc/gcc-9.1.0-x86_64/lib64:1:/apps/intel/ComposerXE2019/debugger_2019/libipt/intel64/lib:1:/mnt/opt/likwid-4.3-dev/lib:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64_lin/gcc4.4:1
CLASSPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/daal.jar:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib/mpi.jar
LESS_TERMCAP_so=[1;44;1m
PBS_CONF_FILE=/etc/pbspro.conf
LESS_TERMCAP_se=[0m
LIBRARY_PATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/lib/intel64:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64/gcc4.7:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64_lin/gcc4.4:1
PBS_O_WORKDIR=/home/hpc/iwia/iwia84
USER=iwia84
MPIINCDIR=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/include
I_MPI_HARD_FINALIZE=1
NLSPATH_modshare=/apps/intel/ComposerXE2019/debugger_2019/gdb/intel64/share/locale/%l_%t/%N:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/locale/%l_%t/%N:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64/locale/%l_%t/%N:1
PBS_NODEFILE=/var/spool/pbspro/aux/4777.catstor
GROUP=iwia
PBS_TASKNUM=1
LIKWID_DEFINES=-DLIKWID_PERFMON
PWD=/home/hpc/iwia/iwia84/INSPECT-repo/stencils/3D_r3_isotropic_star_constant/Zen_EPYC-7451_20190726_110633
HOME=/home/hpc/iwia/iwia84
LIKWID_LIB=-L/mnt/opt/likwid-4.3-dev/lib
CLASSPATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/daal.jar:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib/mpi.jar:1
CPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/include:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/pstl/include:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/include:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/include:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
PBS_MOMPORT=15003
LIKWID_INCDIR=/mnt/opt/likwid-4.3-dev/include
_LMFILES__modshare=/apps/modules/modulefiles/tools/python/3.6-anaconda:1:/apps/modules/modulefiles/libraries/mkl/2019up02:2:/opt/modules/modulefiles/testcluster/pbspro/default:1:/apps/modules/modulefiles/development/intelmpi/2019up02-intel:1:/apps/modules/modulefiles/development/gcc/9.1.0:1:/opt/modules/modulefiles/testcluster/likwid/4.3-dev:1:/apps/modules/modulefiles/testing/clang/8.0.0:1
NLSPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64/locale/%l_%t/%N:/apps/intel/ComposerXE2019/debugger_2019/gdb/intel64/share/locale/%l_%t/%N:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/locale/%l_%t/%N
PBS_JOBCOOKIE=7D385959551D284A6D55F9CC4DB06097
MKL_LIBDIR=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin
PBS_O_SHELL=/bin/bash
MPIINC=-I/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/include
MKL_LIB_THREADED=-Wl,--start-group  /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_lp64.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_thread.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_core.a -Wl,--end-group -lpthread -lm -openmp
LESS_TERMCAP_mb=[1;32m
LESS_TERMCAP_md=[1;34m
LESS_TERMCAP_me=[0m
TMPDIR=/scratch/pbs.4777.catstor
LIBRARY_PATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/lib/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64/gcc4.7:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64_lin/gcc4.4:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin
LIKWID_INC=-I/mnt/opt/likwid-4.3-dev/include
LOADEDMODULES=pbspro/default:likwid/4.3-dev:intelmpi/2019up02-intel:mkl/2019up02:intel64/19.0up02:python/3.6-anaconda:gcc/9.1.0:clang/8.0.0
DAALROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal
MPILIB=-L/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib
PBS_CONF=/etc/pbspro.conf
INTEL_LICENSE_FILE=1713@license4
PBS_O_QUEUE=route
MKL_CDFT=-Wl,--start-group  /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_cdft_core.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_lp64.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_thread.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_core.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_blacs_intelmpi_lp64.a -Wl,--end-group -lpthread -lm -openmp
TERM=xterm-256color
SHELL=/bin/bash
MKL_BASE=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl
MANPATH_modshare=:1:/mnt/opt/likwid-4.3-dev/man:1:/mnt/opt/pbspro/default/man:1:/apps/python/3.6-anaconda/share/man:1:/apps/intel/ComposerXE2019/documentation_2019/en/debugger/gdb-ia/man/:1:/apps/intel/ComposerXE2019/man/common:2:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/man:2:/apps/intel/mpi/man:1:/apps/clang/8.0.0-x86_64/share/man:1:/apps/gcc/gcc-9.1.0-x86_64/share/man:1
MKL_SLIB_THREADED=-Wl,--start-group -lmkl_intel_lp64 -lmkl_intel_thread -lmkl_core -Wl,--end-group -lpthread -lm -openmp
MKLPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin
GDK_USE_XFT=1
TMOUT=3660
LD_RUN_PATH=/apps/clang/8.0.0-x86_64/lib:/apps/gcc/gcc-9.1.0-x86_64/lib64:/apps/gcc/gcc-9.1.0-x86_64/lib
SHLVL=3
PBS_O_HOST=testfront1.rrze.uni-erlangen.de
INTEL_C_HOME=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler
PBS_O_SYSTEM=Linux
MANPATH=/apps/clang/8.0.0-x86_64/share/man:/apps/gcc/gcc-9.1.0-x86_64/share/man:/apps/python/3.6-anaconda/share/man:/apps/intel/ComposerXE2019/documentation_2019/en/debugger/gdb-ia/man/:/apps/intel/ComposerXE2019/man/common::/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/man:/apps/intel/mpi/man:/mnt/opt/likwid-4.3-dev/man:/mnt/opt/pbspro/default/man
MKL_LIB=-Wl,--start-group /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_lp64.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_sequential.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_core.a -Wl,--end-group -lpthread -lm
PBS_O_LOGNAME=iwia84
PBS_NODENUM=0
MODULEPATH=/opt/modules/modulefiles/testcluster:/apps/modules/modulefiles/applications:/apps/modules/modulefiles/development:/apps/modules/modulefiles/libraries:/apps/modules/modulefiles/tools:/apps/modules/modulefiles/deprecated:/apps/modules/modulefiles/testing
PBS_JOBDIR=/home/hpc/iwia/iwia84
MPIROOTDIR=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64
LOGNAME=iwia84
MKLROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl
MODULEPATH_modshare=/apps/modules/modulefiles/testing:2:/apps/modules/modulefiles/development:2:/apps/modules/modulefiles/applications:2:/opt/modules/modulefiles/testcluster:2:/apps/modules/modulefiles/deprecated:2:/apps/modules/modulefiles/tools:2:/apps/modules/modulefiles/libraries:2
LESS_TERMCAP_ue=[0m
PSTLROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/pstl
LESS_TERMCAP_us=[1;32m
PATH=/apps/clang/8.0.0-x86_64/bin:/apps/gcc/gcc-9.1.0-x86_64/bin:/apps/python/3.6-anaconda/bin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/bin/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/rrze-bin-intel:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/bin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/bin:/mnt/opt/likwid-4.3-dev/sbin:/mnt/opt/likwid-4.3-dev/bin:/bin:/usr/bin:/usr/local/bin:/opt/android-sdk/platform-tools:/opt/android-sdk/tools:/usr/bin/vendor_perl:/usr/bin/core_perl:/opt/intel/bin:/home/julian/.bin:/home/julian/.local/.bin
TBBROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb
_LMFILES_=/opt/modules/modulefiles/testcluster/pbspro/default:/opt/modules/modulefiles/testcluster/likwid/4.3-dev:/apps/modules/modulefiles/development/intelmpi/2019up02-intel:/apps/modules/modulefiles/libraries/mkl/2019up02:/apps/modules/modulefiles/tools/python/3.6-anaconda:/apps/modules/modulefiles/development/gcc/9.1.0:/apps/modules/modulefiles/testing/clang/8.0.0
PBS_QUEUE=work
MODULESHOME=/apps/modules
INFOPATH_modshare=/apps/intel/ComposerXE2019/documentation_2019/en/debugger/gdb-ia/info/:1
INFOPATH=/apps/intel/ComposerXE2019/documentation_2019/en/debugger/gdb-ia/info/
I_MPI_ROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi
QT_XFT=true
INTEL_LICENSE_FILE_modshare=1713@license4:1
MKL_SCALAPACK=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_scalapack_lp64.a -Wl,--start-group  /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_lp64.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_thread.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_core.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_blacs_intelmpi_lp64.a -Wl,--end-group -lpthread -lm -openmp
GCC_COLORS=error=01;31:warning=01;35:note=01;36:caret=01;32:locus=01:quote=01
LESSOPEN=| /bin/lesspipe %s
OMP_NUM_THREADS=96
PBS_O_MAIL=/var/mail/iwia84
_=/usr/bin/env
</code></pre></div>    </div>
  </div>

</div>


      </section>
      <footer>
        <a href="https://github.com/RRZE-HPC/INSPECT" class="button fork"><strong>INSPECT</strong></a>
        
          <a href="https://github.com/RRZE-HPC" class="button fork"><strong>RRZE-HPC</strong></a>
        
        <p><small>Theme by <a href="https://twitter.com/michigangraham">mattgraham</a></small></p>
      </footer>
    </div>
  </body>
</html>
