<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element initmem_test_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element sysid_qsys_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element sysid_qsys_0.control_slave
   {
      datum baseAddress
      {
         value = "268435456";
         type = "String";
      }
   }
   element uart_to_avalon_bridge_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10M02DCV36C8G" />
 <parameter name="deviceFamily" value="MAX 10" />
 <parameter name="deviceSpeedGrade" value="8" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="coe" internal="initmem_test_0.export" type="conduit" dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="uart"
   internal="uart_to_avalon_bridge_0.export"
   type="conduit"
   dir="end" />
 <module name="clk_0" kind="clock_source" version="16.0" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="initmem_test_0" kind="initmem_test" version="1.0" enabled="1" />
 <module
   name="sysid_qsys_0"
   kind="altera_avalon_sysid_qsys"
   version="16.0"
   enabled="1">
  <parameter name="id" value="1923717529" />
 </module>
 <module
   name="uart_to_avalon_bridge_0"
   kind="uart_to_avalon_bridge"
   version="0.9"
   enabled="1">
  <parameter name="BOARD_SERIAL">115792089237315896974215000280141046412780991420696032767008671009702357186378</parameter>
  <parameter name="CLOCK_FREQUENCY" value="50000000" />
  <parameter name="UART_BAUDRATE" value="115200" />
 </module>
 <connection
   kind="avalon"
   version="16.0"
   start="uart_to_avalon_bridge_0.m1"
   end="sysid_qsys_0.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="uart_to_avalon_bridge_0.m1"
   end="initmem_test_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="16.0" start="clk_0.clk" end="sysid_qsys_0.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_0.clk"
   end="uart_to_avalon_bridge_0.clock" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_0.clk"
   end="initmem_test_0.clock" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="uart_to_avalon_bridge_0.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="initmem_test_0.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="sysid_qsys_0.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
