<stg><name>sobel_filter</name>


<trans_list>

<trans id="271" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="2" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="5" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln52" val="0"/>
<literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln52" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="9" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="32">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:0  %tmp_dest_V = alloca i6

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:1  %tmp_keep_V = alloca i1

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:2  %tmp_strb_V = alloca i1

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="32">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:3  %tmp_user_V = alloca i2

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="32">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:4  %tmp_id_V = alloca i5

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:5  %window_val_2_2_1 = alloca i8

]]></Node>
<StgValue><ssdm name="window_val_2_2_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:6  %window_val_2_2_2 = alloca i8

]]></Node>
<StgValue><ssdm name="window_val_2_2_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:7  %window_val_0_1 = alloca i8

]]></Node>
<StgValue><ssdm name="window_val_0_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:8  %window_val_2_2_3 = alloca i8

]]></Node>
<StgValue><ssdm name="window_val_2_2_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:9  %window_val_1_0 = alloca i8

]]></Node>
<StgValue><ssdm name="window_val_1_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:10  %window_val_1_1 = alloca i8

]]></Node>
<StgValue><ssdm name="window_val_1_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:11  %window_val_2_2_4 = alloca i8

]]></Node>
<StgValue><ssdm name="window_val_2_2_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:12  %window_val_2_0 = alloca i8

]]></Node>
<StgValue><ssdm name="window_val_2_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:13  %window_val_2_1 = alloca i8

]]></Node>
<StgValue><ssdm name="window_val_2_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:14  call void (...)* @_ssdm_op_SpecBitsMap(i8* %INPUT_IMAGE_V_data_V), !map !83

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_IMAGE_V_keep_V), !map !87

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_IMAGE_V_strb_V), !map !91

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:17  call void (...)* @_ssdm_op_SpecBitsMap(i2* %INPUT_IMAGE_V_user_V), !map !95

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_IMAGE_V_last_V), !map !99

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:19  call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_IMAGE_V_id_V), !map !103

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:20  call void (...)* @_ssdm_op_SpecBitsMap(i6* %INPUT_IMAGE_V_dest_V), !map !107

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:21  call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUTPUT_IMAGE_V_data_V), !map !111

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:22  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_IMAGE_V_keep_V), !map !115

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:23  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_IMAGE_V_strb_V), !map !119

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:24  call void (...)* @_ssdm_op_SpecBitsMap(i2* %OUTPUT_IMAGE_V_user_V), !map !123

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:25  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_IMAGE_V_last_V), !map !127

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:26  call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_IMAGE_V_id_V), !map !131

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:27  call void (...)* @_ssdm_op_SpecBitsMap(i6* %OUTPUT_IMAGE_V_dest_V), !map !135

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:28  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="64">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:29  %pixelbuffer_val_1 = alloca [1024 x i8], align 1

]]></Node>
<StgValue><ssdm name="pixelbuffer_val_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="64">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:30  %pixelbuffer_val_2 = alloca [1024 x i8], align 1

]]></Node>
<StgValue><ssdm name="pixelbuffer_val_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:31  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:32  call void (...)* @_ssdm_op_SpecInterface(i8* %INPUT_IMAGE_V_data_V, i1* %INPUT_IMAGE_V_keep_V, i1* %INPUT_IMAGE_V_strb_V, i2* %INPUT_IMAGE_V_user_V, i1* %INPUT_IMAGE_V_last_V, i5* %INPUT_IMAGE_V_id_V, i6* %INPUT_IMAGE_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str5, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:33  call void (...)* @_ssdm_op_SpecInterface(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str6, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln12"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:34  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:35  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region:36  br label %.loopexit1

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit1:0  %i_0 = phi i4 [ 0, %"hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region" ], [ %i_2, %.loopexit1.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
.loopexit1:1  %counter_0 = phi i21 [ -1, %"hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region" ], [ %counter, %.loopexit1.loopexit ]

]]></Node>
<StgValue><ssdm name="counter_0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit1:2  %icmp_ln29 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit1:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit1:4  %i_2 = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1:5  br i1 %icmp_ln29, label %.preheader6.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %counter = add i21 %counter_0, 131072

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln41 = icmp eq i4 %i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
.loopexit:0  %counter_1 = phi i21 [ %counter_0, %0 ], [ %add_ln34, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="counter_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit:1  %row_assign = phi i8 [ 0, %0 ], [ %k, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="row_assign"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:2  %icmp_ln30 = icmp eq i8 %row_assign, -128

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:4  %k = add i8 %row_assign, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln30, label %.loopexit1.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %add_ln34 = add i21 1024, %counter_1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln41_1 = icmp ult i8 %row_assign, 3

]]></Node>
<StgValue><ssdm name="icmp_ln41_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="8">
<![CDATA[
:2  %trunc_ln274 = trunc i8 %row_assign to i2

]]></Node>
<StgValue><ssdm name="trunc_ln274"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln274_2 = icmp eq i2 %trunc_ln274, 1

]]></Node>
<StgValue><ssdm name="icmp_ln274_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %icmp_ln274_3 = icmp eq i2 %trunc_ln274, 0

]]></Node>
<StgValue><ssdm name="icmp_ln274_3"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1.loopexit:0  br label %.loopexit1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %col_assign = phi i11 [ 0, %1 ], [ %j, %sobel_filter_label0_end ]

]]></Node>
<StgValue><ssdm name="col_assign"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
:1  %counter_2 = phi i21 [ %counter_1, %1 ], [ %add_ln34_1, %sobel_filter_label0_end ]

]]></Node>
<StgValue><ssdm name="counter_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln31 = icmp eq i11 %col_assign, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %j = add i11 %col_assign, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln31, label %.loopexit.loopexit, label %sobel_filter_label0_begin

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="11">
<![CDATA[
sobel_filter_label0_begin:19  %zext_ln729 = zext i11 %col_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln729"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sobel_filter_label0_begin:20  %pixelbuffer_val_1_a = getelementptr [1024 x i8]* %pixelbuffer_val_1, i64 0, i64 %zext_ln729

]]></Node>
<StgValue><ssdm name="pixelbuffer_val_1_a"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="10">
<![CDATA[
sobel_filter_label0_begin:21  %window_val_0_2 = load i8* %pixelbuffer_val_1_a, align 1

]]></Node>
<StgValue><ssdm name="window_val_0_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sobel_filter_label0_begin:22  %pixelbuffer_val_2_a = getelementptr [1024 x i8]* %pixelbuffer_val_2, i64 0, i64 %zext_ln729

]]></Node>
<StgValue><ssdm name="pixelbuffer_val_2_a"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="10">
<![CDATA[
sobel_filter_label0_begin:23  %window_val_1_2 = load i8* %pixelbuffer_val_2_a, align 1

]]></Node>
<StgValue><ssdm name="window_val_1_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
sobel_filter_label0_begin:26  %icmp_ln41_2 = icmp ult i11 %col_assign, 3

]]></Node>
<StgValue><ssdm name="icmp_ln41_2"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sobel_filter_label0_begin:27  %and_ln41 = and i1 %icmp_ln41_1, %icmp_ln41_2

]]></Node>
<StgValue><ssdm name="and_ln41"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sobel_filter_label0_begin:28  %and_ln41_1 = and i1 %and_ln41, %icmp_ln41

]]></Node>
<StgValue><ssdm name="and_ln41_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8">
<![CDATA[
sobel_filter_label0_begin:0  %window_val_2_2_1_l = load i8* %window_val_2_2_1

]]></Node>
<StgValue><ssdm name="window_val_2_2_1_l"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
sobel_filter_label0_begin:1  %window_val_2_2_2_l = load i8* %window_val_2_2_2

]]></Node>
<StgValue><ssdm name="window_val_2_2_2_l"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8">
<![CDATA[
sobel_filter_label0_begin:2  %window_val_0_1_loa = load i8* %window_val_0_1

]]></Node>
<StgValue><ssdm name="window_val_0_1_loa"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
sobel_filter_label0_begin:3  %window_val_2_2_3_l = load i8* %window_val_2_2_3

]]></Node>
<StgValue><ssdm name="window_val_2_2_3_l"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8">
<![CDATA[
sobel_filter_label0_begin:4  %window_val_1_0_loa = load i8* %window_val_1_0

]]></Node>
<StgValue><ssdm name="window_val_1_0_loa"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8">
<![CDATA[
sobel_filter_label0_begin:5  %window_val_1_1_loa = load i8* %window_val_1_1

]]></Node>
<StgValue><ssdm name="window_val_1_1_loa"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8">
<![CDATA[
sobel_filter_label0_begin:6  %window_val_2_2_4_l = load i8* %window_val_2_2_4

]]></Node>
<StgValue><ssdm name="window_val_2_2_4_l"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8">
<![CDATA[
sobel_filter_label0_begin:7  %window_val_2_0_loa = load i8* %window_val_2_0

]]></Node>
<StgValue><ssdm name="window_val_2_0_loa"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8">
<![CDATA[
sobel_filter_label0_begin:8  %window_val_2_1_loa = load i8* %window_val_2_1

]]></Node>
<StgValue><ssdm name="window_val_2_1_loa"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
sobel_filter_label0_begin:9  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sobel_filter_label0_begin:10  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
sobel_filter_label0_begin:11  %add_ln34_1 = add i21 1, %counter_2

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
sobel_filter_label0_begin:12  %empty_9 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %INPUT_IMAGE_V_data_V, i1* %INPUT_IMAGE_V_keep_V, i1* %INPUT_IMAGE_V_strb_V, i2* %INPUT_IMAGE_V_user_V, i1* %INPUT_IMAGE_V_last_V, i5* %INPUT_IMAGE_V_id_V, i6* %INPUT_IMAGE_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="24">
<![CDATA[
sobel_filter_label0_begin:13  %tmp_data_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="24">
<![CDATA[
sobel_filter_label0_begin:14  %tmp_keep_V_3 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_3"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="24">
<![CDATA[
sobel_filter_label0_begin:15  %tmp_strb_V_3 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 2

]]></Node>
<StgValue><ssdm name="tmp_strb_V_3"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="24">
<![CDATA[
sobel_filter_label0_begin:16  %tmp_user_V_3 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V_3"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="24">
<![CDATA[
sobel_filter_label0_begin:17  %tmp_id_V_3 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V_3"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="24">
<![CDATA[
sobel_filter_label0_begin:18  %tmp_dest_V_3 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V_3"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="10">
<![CDATA[
sobel_filter_label0_begin:21  %window_val_0_2 = load i8* %pixelbuffer_val_1_a, align 1

]]></Node>
<StgValue><ssdm name="window_val_0_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="10">
<![CDATA[
sobel_filter_label0_begin:23  %window_val_1_2 = load i8* %pixelbuffer_val_2_a, align 1

]]></Node>
<StgValue><ssdm name="window_val_1_2"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:24  store i8 %window_val_1_2, i8* %pixelbuffer_val_1_a, align 1

]]></Node>
<StgValue><ssdm name="store_ln729"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:25  store i8 %tmp_data_V_1, i8* %pixelbuffer_val_2_a, align 1

]]></Node>
<StgValue><ssdm name="store_ln765"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="11">
<![CDATA[
sobel_filter_label0_begin:29  %trunc_ln274_1 = trunc i11 %col_assign to i2

]]></Node>
<StgValue><ssdm name="trunc_ln274_1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
sobel_filter_label0_begin:30  %icmp_ln43 = icmp sgt i21 %add_ln34_1, 2048

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:31  %window_val_2_1_1 = select i1 %icmp_ln43, i8 %tmp_data_V_1, i8 %window_val_2_1_loa

]]></Node>
<StgValue><ssdm name="window_val_2_1_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:32  %window_val_2_0_1 = select i1 %icmp_ln43, i8 %window_val_2_1_loa, i8 %window_val_2_0_loa

]]></Node>
<StgValue><ssdm name="window_val_2_0_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:33  %window_val_2_2_13 = select i1 %icmp_ln43, i8 %window_val_2_0_loa, i8 %window_val_2_2_4_l

]]></Node>
<StgValue><ssdm name="window_val_2_2_13"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:34  %window_val_1_2_1 = select i1 %icmp_ln43, i8 %window_val_1_2, i8 %window_val_1_1_loa

]]></Node>
<StgValue><ssdm name="window_val_1_2_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:35  %window_val_1_0_1 = select i1 %icmp_ln43, i8 %window_val_1_1_loa, i8 %window_val_1_0_loa

]]></Node>
<StgValue><ssdm name="window_val_1_0_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:36  %window_val_2_2_17 = select i1 %icmp_ln43, i8 %window_val_1_0_loa, i8 %window_val_2_2_3_l

]]></Node>
<StgValue><ssdm name="window_val_2_2_17"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:37  %window_val_0_2_1 = select i1 %icmp_ln43, i8 %window_val_0_2, i8 %window_val_0_1_loa

]]></Node>
<StgValue><ssdm name="window_val_0_2_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:38  %window_val_0_0 = select i1 %icmp_ln43, i8 %window_val_0_1_loa, i8 %window_val_2_2_2_l

]]></Node>
<StgValue><ssdm name="window_val_0_0"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:39  %window_val_2_2_27 = select i1 %icmp_ln43, i8 %window_val_2_2_2_l, i8 %window_val_2_2_1_l

]]></Node>
<StgValue><ssdm name="window_val_2_2_27"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
sobel_filter_label0_begin:40  %icmp_ln274 = icmp eq i2 %trunc_ln274_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln274"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_2" val="0"/>
<literal name="icmp_ln274_3" val="0"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:41  %window_val_2_1_3 = select i1 %icmp_ln274, i8 %window_val_2_1_loa, i8 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="window_val_2_1_3"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
sobel_filter_label0_begin:42  %icmp_ln274_1 = icmp eq i2 %trunc_ln274_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln274_1"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_2" val="0"/>
<literal name="icmp_ln274_3" val="0"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:43  %window_val_2_1_4 = select i1 %icmp_ln274_1, i8 %window_val_2_1_loa, i8 %window_val_2_1_3

]]></Node>
<StgValue><ssdm name="window_val_2_1_4"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_2" val="0"/>
<literal name="icmp_ln274_3" val="0"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:44  %window_val_2_2 = select i1 %icmp_ln274, i8 %tmp_data_V_1, i8 %window_val_2_0_loa

]]></Node>
<StgValue><ssdm name="window_val_2_2"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_2" val="0"/>
<literal name="icmp_ln274_3" val="0"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:45  %window_val_2_2_33 = select i1 %icmp_ln274_1, i8 %window_val_2_0_loa, i8 %window_val_2_2

]]></Node>
<StgValue><ssdm name="window_val_2_2_33"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_2" val="0"/>
<literal name="icmp_ln274_3" val="0"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:46  %window_val_2_2_34 = select i1 %icmp_ln274_1, i8 %tmp_data_V_1, i8 %window_val_2_2_4_l

]]></Node>
<StgValue><ssdm name="window_val_2_2_34"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_3" val="1"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:47  %window_val_0_1_2 = select i1 %icmp_ln274, i8 %window_val_0_1_loa, i8 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="window_val_0_1_2"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_3" val="1"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:48  %window_val_0_1_3 = select i1 %icmp_ln274_1, i8 %window_val_0_1_loa, i8 %window_val_0_1_2

]]></Node>
<StgValue><ssdm name="window_val_0_1_3"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_3" val="1"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:49  %window_val_2_2_35 = select i1 %icmp_ln274, i8 %tmp_data_V_1, i8 %window_val_2_2_2_l

]]></Node>
<StgValue><ssdm name="window_val_2_2_35"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_3" val="1"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:50  %window_val_2_2_36 = select i1 %icmp_ln274_1, i8 %window_val_2_2_2_l, i8 %window_val_2_2_35

]]></Node>
<StgValue><ssdm name="window_val_2_2_36"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_3" val="1"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:51  %window_val_2_2_37 = select i1 %icmp_ln274_1, i8 %tmp_data_V_1, i8 %window_val_2_2_1_l

]]></Node>
<StgValue><ssdm name="window_val_2_2_37"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_2" val="1"/>
<literal name="icmp_ln274_3" val="0"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:52  %window_val_1_1_2 = select i1 %icmp_ln274, i8 %window_val_1_1_loa, i8 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="window_val_1_1_2"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_2" val="1"/>
<literal name="icmp_ln274_3" val="0"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:53  %window_val_1_1_3 = select i1 %icmp_ln274_1, i8 %window_val_1_1_loa, i8 %window_val_1_1_2

]]></Node>
<StgValue><ssdm name="window_val_1_1_3"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_2" val="1"/>
<literal name="icmp_ln274_3" val="0"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:54  %window_val_2_2_38 = select i1 %icmp_ln274, i8 %tmp_data_V_1, i8 %window_val_1_0_loa

]]></Node>
<StgValue><ssdm name="window_val_2_2_38"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_2" val="1"/>
<literal name="icmp_ln274_3" val="0"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:55  %window_val_2_2_39 = select i1 %icmp_ln274_1, i8 %window_val_1_0_loa, i8 %window_val_2_2_38

]]></Node>
<StgValue><ssdm name="window_val_2_2_39"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_2" val="1"/>
<literal name="icmp_ln274_3" val="0"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:56  %window_val_2_2_40 = select i1 %icmp_ln274_1, i8 %tmp_data_V_1, i8 %window_val_2_2_3_l

]]></Node>
<StgValue><ssdm name="window_val_2_2_40"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_3" val="0"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:57  %window_val_2_1_5 = select i1 %icmp_ln274_2, i8 %window_val_2_1_loa, i8 %window_val_2_1_4

]]></Node>
<StgValue><ssdm name="window_val_2_1_5"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:58  %window_val_2_1_6 = select i1 %icmp_ln274_3, i8 %window_val_2_1_loa, i8 %window_val_2_1_5

]]></Node>
<StgValue><ssdm name="window_val_2_1_6"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_3" val="0"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:59  %window_val_2_2_41 = select i1 %icmp_ln274_2, i8 %window_val_2_0_loa, i8 %window_val_2_2_33

]]></Node>
<StgValue><ssdm name="window_val_2_2_41"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:60  %window_val_2_2_42 = select i1 %icmp_ln274_3, i8 %window_val_2_0_loa, i8 %window_val_2_2_41

]]></Node>
<StgValue><ssdm name="window_val_2_2_42"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_3" val="0"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:61  %window_val_2_2_43 = select i1 %icmp_ln274_2, i8 %window_val_2_2_4_l, i8 %window_val_2_2_34

]]></Node>
<StgValue><ssdm name="window_val_2_2_43"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:62  %window_val_2_2_44 = select i1 %icmp_ln274_3, i8 %window_val_2_2_4_l, i8 %window_val_2_2_43

]]></Node>
<StgValue><ssdm name="window_val_2_2_44"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_3" val="0"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:63  %window_val_1_1_4 = select i1 %icmp_ln274_2, i8 %window_val_1_1_3, i8 %window_val_1_1_loa

]]></Node>
<StgValue><ssdm name="window_val_1_1_4"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:64  %window_val_1_1_5 = select i1 %icmp_ln274_3, i8 %window_val_1_1_loa, i8 %window_val_1_1_4

]]></Node>
<StgValue><ssdm name="window_val_1_1_5"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_3" val="0"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:65  %window_val_2_2_45 = select i1 %icmp_ln274_2, i8 %window_val_2_2_39, i8 %window_val_1_0_loa

]]></Node>
<StgValue><ssdm name="window_val_2_2_45"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:66  %window_val_2_2_46 = select i1 %icmp_ln274_3, i8 %window_val_1_0_loa, i8 %window_val_2_2_45

]]></Node>
<StgValue><ssdm name="window_val_2_2_46"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274_3" val="0"/>
<literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:67  %window_val_2_2_47 = select i1 %icmp_ln274_2, i8 %window_val_2_2_40, i8 %window_val_2_2_3_l

]]></Node>
<StgValue><ssdm name="window_val_2_2_47"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:68  %window_val_2_2_48 = select i1 %icmp_ln274_3, i8 %window_val_2_2_3_l, i8 %window_val_2_2_47

]]></Node>
<StgValue><ssdm name="window_val_2_2_48"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:69  %window_val_0_1_4 = select i1 %icmp_ln274_3, i8 %window_val_0_1_3, i8 %window_val_0_1_loa

]]></Node>
<StgValue><ssdm name="window_val_0_1_4"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:70  %window_val_2_2_49 = select i1 %icmp_ln274_3, i8 %window_val_2_2_36, i8 %window_val_2_2_2_l

]]></Node>
<StgValue><ssdm name="window_val_2_2_49"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:71  %window_val_2_2_50 = select i1 %icmp_ln274_3, i8 %window_val_2_2_37, i8 %window_val_2_2_1_l

]]></Node>
<StgValue><ssdm name="window_val_2_2_50"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:72  %window_val_2_1_7 = select i1 %and_ln41_1, i8 %window_val_2_1_6, i8 %window_val_2_1_1

]]></Node>
<StgValue><ssdm name="window_val_2_1_7"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:73  %select_ln41 = select i1 %and_ln41_1, i8 %window_val_2_2_42, i8 %window_val_2_0_1

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:74  %window_val_2_2_51 = select i1 %and_ln41_1, i8 %window_val_2_2_44, i8 %window_val_2_2_13

]]></Node>
<StgValue><ssdm name="window_val_2_2_51"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:75  %select_ln41_2 = select i1 %and_ln41_1, i8 %window_val_1_1_5, i8 %window_val_1_2_1

]]></Node>
<StgValue><ssdm name="select_ln41_2"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:76  %select_ln41_3 = select i1 %and_ln41_1, i8 %window_val_2_2_46, i8 %window_val_1_0_1

]]></Node>
<StgValue><ssdm name="select_ln41_3"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:77  %window_val_2_2_52 = select i1 %and_ln41_1, i8 %window_val_2_2_48, i8 %window_val_2_2_17

]]></Node>
<StgValue><ssdm name="window_val_2_2_52"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:78  %select_ln41_5 = select i1 %and_ln41_1, i8 %window_val_0_1_4, i8 %window_val_0_2_1

]]></Node>
<StgValue><ssdm name="select_ln41_5"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:79  %select_ln41_6 = select i1 %and_ln41_1, i8 %window_val_2_2_49, i8 %window_val_0_0

]]></Node>
<StgValue><ssdm name="select_ln41_6"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_begin:80  %window_val_2_2_53 = select i1 %and_ln41_1, i8 %window_val_2_2_50, i8 %window_val_2_2_27

]]></Node>
<StgValue><ssdm name="window_val_2_2_53"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
sobel_filter_label0_begin:81  %icmp_ln52 = icmp sgt i21 %add_ln34_1, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
sobel_filter_label0_begin:82  %icmp_ln52_1 = icmp slt i21 %add_ln34_1, 2050

]]></Node>
<StgValue><ssdm name="icmp_ln52_1"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sobel_filter_label0_begin:83  %and_ln52 = and i1 %icmp_ln52, %icmp_ln52_1

]]></Node>
<StgValue><ssdm name="and_ln52"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sobel_filter_label0_begin:84  br i1 %and_ln52, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %icmp_ln61 = icmp sgt i21 %add_ln34_1, 2049

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln61, label %.preheader184.preheader, label %sobel_filter_label0_end

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln52" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
.preheader184.preheader:0  br label %.preheader184

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 0, i1 %tmp_keep_V_3, i1 %tmp_strb_V_3, i2 %tmp_user_V_3, i1 undef, i5 %tmp_id_V_3, i6 %tmp_dest_V_3)

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader184:0  %colOffset_0 = phi i3 [ %colOffset, %.preheader184.loopexit ], [ -1, %.preheader184.preheader ]

]]></Node>
<StgValue><ssdm name="colOffset_0"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader184:1  %x_dir_0 = phi i32 [ %x_dir_1, %.preheader184.loopexit ], [ 0, %.preheader184.preheader ]

]]></Node>
<StgValue><ssdm name="x_dir_0"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader184:2  %y_dir_0 = phi i32 [ %y_dir_1, %.preheader184.loopexit ], [ 0, %.preheader184.preheader ]

]]></Node>
<StgValue><ssdm name="y_dir_0"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader184:3  %icmp_ln66 = icmp eq i3 %colOffset_0, 2

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader184:4  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader184:5  br i1 %icmp_ln66, label %_ifconv, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %trunc_ln68 = trunc i3 %colOffset_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:1  %colOffset = add i3 1, %colOffset_0

]]></Node>
<StgValue><ssdm name="colOffset"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="3">
<![CDATA[
.preheader.preheader:2  %zext_ln68_2 = zext i3 %colOffset to i5

]]></Node>
<StgValue><ssdm name="zext_ln68_2"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:3  %add_ln68_2 = add i2 1, %trunc_ln68

]]></Node>
<StgValue><ssdm name="add_ln68_2"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="2">
<![CDATA[
.preheader.preheader:4  %zext_ln68_1 = zext i2 %add_ln68_2 to i4

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %neg = sub i32 0, %x_dir_0

]]></Node>
<StgValue><ssdm name="neg"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %abscond = icmp sgt i32 %x_dir_0, 0

]]></Node>
<StgValue><ssdm name="abscond"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:2  %abs = select i1 %abscond, i32 %x_dir_0, i32 %neg

]]></Node>
<StgValue><ssdm name="abs"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %neg198 = sub i32 0, %y_dir_0

]]></Node>
<StgValue><ssdm name="neg198"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %abscond199 = icmp sgt i32 %y_dir_0, 0

]]></Node>
<StgValue><ssdm name="abscond199"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:5  %abs200 = select i1 %abscond199, i32 %y_dir_0, i32 %neg198

]]></Node>
<StgValue><ssdm name="abs200"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %result = sub nsw i32 %abs, %abs200

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7  %tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %col_assign, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:8  %icmp_ln80 = icmp eq i10 %tmp_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_4 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %result, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:10  %icmp_ln82 = icmp sgt i24 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:11  %empty_12 = trunc i32 %result to i8

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %xor_ln80 = xor i1 %icmp_ln80, true

]]></Node>
<StgValue><ssdm name="xor_ln80"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:13  %select_ln80 = select i1 %xor_ln80, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14  %or_ln80 = or i1 %icmp_ln80, %icmp_ln82

]]></Node>
<StgValue><ssdm name="or_ln80"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:15  %tmp_data_V = select i1 %or_ln80, i8 %select_ln80, i8 %empty_12

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
_ifconv:16  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V_3, i1 %tmp_strb_V_3, i2 %tmp_user_V_3, i1 undef, i5 %tmp_id_V_3, i6 %tmp_dest_V_3)

]]></Node>
<StgValue><ssdm name="write_ln91"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %rowOffset_0 = phi i3 [ %rowOffset, %getval.exit ], [ -1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="rowOffset_0"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1  %x_dir_1 = phi i32 [ %x_dir, %getval.exit ], [ %x_dir_0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="x_dir_1"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:2  %y_dir_1 = phi i32 [ %y_dir, %getval.exit ], [ %y_dir_0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y_dir_1"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %icmp_ln67 = icmp eq i3 %rowOffset_0, 2

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln67, label %.preheader184.loopexit, label %getval.exit

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="2" op_0_bw="3">
<![CDATA[
getval.exit:0  %trunc_ln68_1 = trunc i3 %rowOffset_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln68_1"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
getval.exit:1  %rowOffset = add i3 1, %rowOffset_0

]]></Node>
<StgValue><ssdm name="rowOffset"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="3">
<![CDATA[
getval.exit:2  %zext_ln69 = zext i3 %rowOffset to i5

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
getval.exit:3  %tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %rowOffset, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
getval.exit:4  %sub_ln69 = sub i5 %tmp_3, %zext_ln69

]]></Node>
<StgValue><ssdm name="sub_ln69"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
getval.exit:5  %add_ln69 = add i5 %zext_ln68_2, %sub_ln69

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="5">
<![CDATA[
getval.exit:6  %sext_ln69 = sext i5 %add_ln69 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit:7  %Gx_addr = getelementptr [9 x i3]* @Gx, i64 0, i64 %sext_ln69

]]></Node>
<StgValue><ssdm name="Gx_addr"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit:8  %Gy_addr = getelementptr [9 x i3]* @Gy, i64 0, i64 %sext_ln69

]]></Node>
<StgValue><ssdm name="Gy_addr"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
getval.exit:9  %add_ln493 = add i2 1, %trunc_ln68_1

]]></Node>
<StgValue><ssdm name="add_ln493"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="2">
<![CDATA[
getval.exit:10  %zext_ln68 = zext i2 %add_ln493 to i4

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
getval.exit:11  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %add_ln493, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
getval.exit:12  %sub_ln68 = sub i4 %shl_ln, %zext_ln68

]]></Node>
<StgValue><ssdm name="sub_ln68"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
getval.exit:13  %add_ln68 = add i4 %sub_ln68, %zext_ln68_1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="4">
<![CDATA[
getval.exit:14  %tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.9i8.i4(i8 %window_val_2_2_53, i8 %select_ln41_6, i8 %select_ln41_5, i8 %window_val_2_2_52, i8 %select_ln41_3, i8 %select_ln41_2, i8 %window_val_2_2_51, i8 %select_ln41, i8 %window_val_2_1_7, i4 %add_ln68)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="4">
<![CDATA[
getval.exit:16  %Gx_load = load i3* %Gx_addr, align 1

]]></Node>
<StgValue><ssdm name="Gx_load"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="4">
<![CDATA[
getval.exit:21  %Gy_load = load i3* %Gy_addr, align 1

]]></Node>
<StgValue><ssdm name="Gy_load"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
.preheader184.loopexit:0  br label %.preheader184

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="8">
<![CDATA[
getval.exit:15  %zext_ln69_1 = zext i8 %tmp_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="4">
<![CDATA[
getval.exit:16  %Gx_load = load i3* %Gx_addr, align 1

]]></Node>
<StgValue><ssdm name="Gx_load"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="3">
<![CDATA[
getval.exit:17  %sext_ln69_1 = sext i3 %Gx_load to i12

]]></Node>
<StgValue><ssdm name="sext_ln69_1"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
getval.exit:18  %mul_ln69 = mul i12 %sext_ln69_1, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="mul_ln69"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="12">
<![CDATA[
getval.exit:19  %sext_ln69_2 = sext i12 %mul_ln69 to i32

]]></Node>
<StgValue><ssdm name="sext_ln69_2"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
getval.exit:20  %x_dir = add nsw i32 %sext_ln69_2, %x_dir_1

]]></Node>
<StgValue><ssdm name="x_dir"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="4">
<![CDATA[
getval.exit:21  %Gy_load = load i3* %Gy_addr, align 1

]]></Node>
<StgValue><ssdm name="Gy_load"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="3">
<![CDATA[
getval.exit:22  %sext_ln70 = sext i3 %Gy_load to i12

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
getval.exit:23  %mul_ln70 = mul i12 %sext_ln70, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="mul_ln70"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="12">
<![CDATA[
getval.exit:24  %sext_ln70_1 = sext i12 %mul_ln70 to i32

]]></Node>
<StgValue><ssdm name="sext_ln70_1"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
getval.exit:25  %y_dir = add nsw i32 %sext_ln70_1, %y_dir_1

]]></Node>
<StgValue><ssdm name="y_dir"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
getval.exit:26  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="236" st_id="9" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln52" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
_ifconv:16  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V_3, i1 %tmp_strb_V_3, i2 %tmp_user_V_3, i1 undef, i5 %tmp_id_V_3, i6 %tmp_dest_V_3)

]]></Node>
<StgValue><ssdm name="write_ln91"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln52" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:17  br label %sobel_filter_label0_end

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
sobel_filter_label0_end:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str7, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_end:1  store i8 %window_val_2_1_7, i8* %window_val_2_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_end:2  store i8 %select_ln41, i8* %window_val_2_0

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_end:3  store i8 %window_val_2_2_51, i8* %window_val_2_2_4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_end:4  store i8 %select_ln41_2, i8* %window_val_1_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_end:5  store i8 %select_ln41_3, i8* %window_val_1_0

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_end:6  store i8 %window_val_2_2_52, i8* %window_val_2_2_3

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_end:7  store i8 %select_ln41_5, i8* %window_val_0_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_end:8  store i8 %select_ln41_6, i8* %window_val_2_2_2

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
sobel_filter_label0_end:9  store i8 %window_val_2_2_53, i8* %window_val_2_2_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
sobel_filter_label0_end:10  store i5 %tmp_id_V_3, i5* %tmp_id_V

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
sobel_filter_label0_end:11  store i2 %tmp_user_V_3, i2* %tmp_user_V

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sobel_filter_label0_end:12  store i1 %tmp_strb_V_3, i1* %tmp_strb_V

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sobel_filter_label0_end:13  store i1 %tmp_keep_V_3, i1* %tmp_keep_V

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
sobel_filter_label0_end:14  store i6 %tmp_dest_V_3, i6* %tmp_dest_V

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
sobel_filter_label0_end:15  br label %2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="254" st_id="10" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 0, i1 %tmp_keep_V_3, i1 %tmp_strb_V_3, i2 %tmp_user_V_3, i1 undef, i5 %tmp_id_V_3, i6 %tmp_dest_V_3)

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %sobel_filter_label0_end

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader6:0  %i_1 = phi i11 [ %i, %5 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6:1  %icmp_ln101 = icmp eq i11 %i_1, -1023

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1025, i64 1025, i64 1025)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6:3  %i = add i11 %i_1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %icmp_ln101, label %6, label %5

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="6">
<![CDATA[
:0  %tmp_dest_V_load = load i6* %tmp_dest_V

]]></Node>
<StgValue><ssdm name="tmp_dest_V_load"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1">
<![CDATA[
:1  %tmp_keep_V_load = load i1* %tmp_keep_V

]]></Node>
<StgValue><ssdm name="tmp_keep_V_load"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1">
<![CDATA[
:2  %tmp_strb_V_load = load i1* %tmp_strb_V

]]></Node>
<StgValue><ssdm name="tmp_strb_V_load"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="2" op_0_bw="2">
<![CDATA[
:3  %tmp_user_V_load = load i2* %tmp_user_V

]]></Node>
<StgValue><ssdm name="tmp_user_V_load"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="5">
<![CDATA[
:4  %tmp_id_V_load = load i5* %tmp_id_V

]]></Node>
<StgValue><ssdm name="tmp_id_V_load"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_last_V = icmp eq i11 %i_1, -1024

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
:6  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 0, i1 %tmp_keep_V_load, i1 %tmp_strb_V_load, i2 %tmp_user_V_load, i1 %tmp_last_V, i5 %tmp_id_V_load, i6 %tmp_dest_V_load)

]]></Node>
<StgValue><ssdm name="write_ln114"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln119"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="269" st_id="12" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
:6  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 0, i1 %tmp_keep_V_load, i1 %tmp_strb_V_load, i2 %tmp_user_V_load, i1 %tmp_last_V, i5 %tmp_id_V_load, i6 %tmp_dest_V_load)

]]></Node>
<StgValue><ssdm name="write_ln114"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
