<stg><name>push_back.1</name>


<trans_list>

<trans id="218" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %value_first_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %value_first_read)

]]></Node>
<StgValue><ssdm name="value_first_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %mapHLS_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_size_read)

]]></Node>
<StgValue><ssdm name="mapHLS_size_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln196 = zext i32 %mapHLS_size_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
:3  %tmp = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %mapHLS_size_read, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="36">
<![CDATA[
:4  %zext_ln196_1 = zext i36 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln196_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %mapHLS_data_second_s = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %zext_ln196_1

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_s"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:6  %or_ln196 = or i36 %tmp, 1

]]></Node>
<StgValue><ssdm name="or_ln196"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:7  %tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %mapHLS_data_second_1 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %mapHLS_data_second_16 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %zext_ln196_1

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_16"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %mapHLS_data_second_17 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_17"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %mapHLS_data_second_32 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %zext_ln196_1

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_32"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %mapHLS_data_second_33 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_33"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %mapHLS_data_second_48 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %zext_ln196_1

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_48"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %mapHLS_data_second_49 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_49"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %mapHLS_data_second_64 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %zext_ln196_1

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_64"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %mapHLS_data_second_65 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_65"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %mapHLS_data_first_a = getelementptr [30 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_first, i64 0, i64 %zext_ln196

]]></Node>
<StgValue><ssdm name="mapHLS_data_first_a"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:116  store i32 %value_first_read_1, i32* %mapHLS_data_first_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %mapHLS_data_second_80 = getelementptr [30 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_size_s, i64 0, i64 %zext_ln196

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_80"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:118  store i32 0, i32* %mapHLS_data_second_80, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:119  store float 0.000000e+00, float* %mapHLS_data_second_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:120  store float 0.000000e+00, float* %mapHLS_data_second_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:121  store i32 0, i32* %mapHLS_data_second_32, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:122  store i32 0, i32* %mapHLS_data_second_48, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:123  store i1 false, i1* %mapHLS_data_second_64, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:124  store float 0.000000e+00, float* %mapHLS_data_second_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:125  store float 0.000000e+00, float* %mapHLS_data_second_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:126  store i32 0, i32* %mapHLS_data_second_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:127  store i32 0, i32* %mapHLS_data_second_49, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:128  store i1 false, i1* %mapHLS_data_second_65, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:9  %or_ln196_1 = or i36 %tmp, 2

]]></Node>
<StgValue><ssdm name="or_ln196_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:10  %tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %mapHLS_data_second_2 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:12  %or_ln196_2 = or i36 %tmp, 3

]]></Node>
<StgValue><ssdm name="or_ln196_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:13  %tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_2)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %mapHLS_data_second_3 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %mapHLS_data_second_18 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_18"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %mapHLS_data_second_19 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_19"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %mapHLS_data_second_34 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_34"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %mapHLS_data_second_35 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_35"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %mapHLS_data_second_50 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_50"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %mapHLS_data_second_51 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_51"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %mapHLS_data_second_66 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_66"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %mapHLS_data_second_67 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_67"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:129  store float 0.000000e+00, float* %mapHLS_data_second_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:130  store float 0.000000e+00, float* %mapHLS_data_second_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:131  store i32 0, i32* %mapHLS_data_second_34, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:132  store i32 0, i32* %mapHLS_data_second_50, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:133  store i1 false, i1* %mapHLS_data_second_66, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:134  store float 0.000000e+00, float* %mapHLS_data_second_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:135  store float 0.000000e+00, float* %mapHLS_data_second_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:136  store i32 0, i32* %mapHLS_data_second_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:137  store i32 0, i32* %mapHLS_data_second_51, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:138  store i1 false, i1* %mapHLS_data_second_67, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:15  %or_ln196_3 = or i36 %tmp, 4

]]></Node>
<StgValue><ssdm name="or_ln196_3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:16  %tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %mapHLS_data_second_4 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_4"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:18  %or_ln196_4 = or i36 %tmp, 5

]]></Node>
<StgValue><ssdm name="or_ln196_4"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:19  %tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_4)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %mapHLS_data_second_5 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_5"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %mapHLS_data_second_20 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_20"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %mapHLS_data_second_21 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_21"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %mapHLS_data_second_36 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_36"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %mapHLS_data_second_37 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_37"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %mapHLS_data_second_52 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_52"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %mapHLS_data_second_53 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_53"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %mapHLS_data_second_68 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_68"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %mapHLS_data_second_69 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_69"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:139  store float 0.000000e+00, float* %mapHLS_data_second_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:140  store float 0.000000e+00, float* %mapHLS_data_second_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:141  store i32 0, i32* %mapHLS_data_second_36, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:142  store i32 0, i32* %mapHLS_data_second_52, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:143  store i1 false, i1* %mapHLS_data_second_68, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:144  store float 0.000000e+00, float* %mapHLS_data_second_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:145  store float 0.000000e+00, float* %mapHLS_data_second_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:146  store i32 0, i32* %mapHLS_data_second_37, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:147  store i32 0, i32* %mapHLS_data_second_53, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:148  store i1 false, i1* %mapHLS_data_second_69, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:21  %or_ln196_5 = or i36 %tmp, 6

]]></Node>
<StgValue><ssdm name="or_ln196_5"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:22  %tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_5)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %mapHLS_data_second_6 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_6"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:24  %or_ln196_6 = or i36 %tmp, 7

]]></Node>
<StgValue><ssdm name="or_ln196_6"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:25  %tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_6)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %mapHLS_data_second_7 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_7"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %mapHLS_data_second_22 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_22"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %mapHLS_data_second_23 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_23"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %mapHLS_data_second_38 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_38"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %mapHLS_data_second_39 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_39"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %mapHLS_data_second_54 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_54"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %mapHLS_data_second_55 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_55"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %mapHLS_data_second_70 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_70"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %mapHLS_data_second_71 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_71"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:149  store float 0.000000e+00, float* %mapHLS_data_second_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:150  store float 0.000000e+00, float* %mapHLS_data_second_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:151  store i32 0, i32* %mapHLS_data_second_38, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:152  store i32 0, i32* %mapHLS_data_second_54, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:153  store i1 false, i1* %mapHLS_data_second_70, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:154  store float 0.000000e+00, float* %mapHLS_data_second_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:155  store float 0.000000e+00, float* %mapHLS_data_second_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:156  store i32 0, i32* %mapHLS_data_second_39, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:157  store i32 0, i32* %mapHLS_data_second_55, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:158  store i1 false, i1* %mapHLS_data_second_71, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:27  %or_ln196_7 = or i36 %tmp, 8

]]></Node>
<StgValue><ssdm name="or_ln196_7"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:28  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_7)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %mapHLS_data_second_8 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_8"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:30  %or_ln196_8 = or i36 %tmp, 9

]]></Node>
<StgValue><ssdm name="or_ln196_8"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:31  %tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %mapHLS_data_second_9 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_9"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %mapHLS_data_second_24 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_24"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %mapHLS_data_second_25 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_25"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %mapHLS_data_second_40 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_40"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %mapHLS_data_second_41 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_41"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %mapHLS_data_second_56 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_56"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %mapHLS_data_second_57 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_57"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %mapHLS_data_second_72 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_72"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %mapHLS_data_second_73 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_73"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:159  store float 0.000000e+00, float* %mapHLS_data_second_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:160  store float 0.000000e+00, float* %mapHLS_data_second_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:161  store i32 0, i32* %mapHLS_data_second_40, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:162  store i32 0, i32* %mapHLS_data_second_56, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:163  store i1 false, i1* %mapHLS_data_second_72, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:164  store float 0.000000e+00, float* %mapHLS_data_second_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:165  store float 0.000000e+00, float* %mapHLS_data_second_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:166  store i32 0, i32* %mapHLS_data_second_41, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:167  store i32 0, i32* %mapHLS_data_second_57, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:168  store i1 false, i1* %mapHLS_data_second_73, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:33  %or_ln196_9 = or i36 %tmp, 10

]]></Node>
<StgValue><ssdm name="or_ln196_9"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:34  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_9)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %mapHLS_data_second_10 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_10"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:36  %or_ln196_10 = or i36 %tmp, 11

]]></Node>
<StgValue><ssdm name="or_ln196_10"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:37  %tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_10)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %mapHLS_data_second_11 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_11"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %mapHLS_data_second_26 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_26"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %mapHLS_data_second_27 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_27"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %mapHLS_data_second_42 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_42"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %mapHLS_data_second_43 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_43"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %mapHLS_data_second_58 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_58"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %mapHLS_data_second_59 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_59"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %mapHLS_data_second_74 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_74"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %mapHLS_data_second_75 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_75"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:169  store float 0.000000e+00, float* %mapHLS_data_second_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:170  store float 0.000000e+00, float* %mapHLS_data_second_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:171  store i32 0, i32* %mapHLS_data_second_42, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:172  store i32 0, i32* %mapHLS_data_second_58, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:173  store i1 false, i1* %mapHLS_data_second_74, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:174  store float 0.000000e+00, float* %mapHLS_data_second_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:175  store float 0.000000e+00, float* %mapHLS_data_second_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:176  store i32 0, i32* %mapHLS_data_second_43, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:177  store i32 0, i32* %mapHLS_data_second_59, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:178  store i1 false, i1* %mapHLS_data_second_75, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:39  %or_ln196_11 = or i36 %tmp, 12

]]></Node>
<StgValue><ssdm name="or_ln196_11"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:40  %tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_11)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %mapHLS_data_second_12 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_12"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:42  %or_ln196_12 = or i36 %tmp, 13

]]></Node>
<StgValue><ssdm name="or_ln196_12"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:43  %tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_12)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %mapHLS_data_second_13 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_13"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %mapHLS_data_second_28 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_28"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %mapHLS_data_second_29 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_29"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %mapHLS_data_second_44 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_44"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %mapHLS_data_second_45 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_45"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %mapHLS_data_second_60 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_60"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %mapHLS_data_second_61 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_61"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %mapHLS_data_second_76 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_76"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %mapHLS_data_second_77 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_77"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:179  store float 0.000000e+00, float* %mapHLS_data_second_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:180  store float 0.000000e+00, float* %mapHLS_data_second_28, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:181  store i32 0, i32* %mapHLS_data_second_44, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:182  store i32 0, i32* %mapHLS_data_second_60, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:183  store i1 false, i1* %mapHLS_data_second_76, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:184  store float 0.000000e+00, float* %mapHLS_data_second_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:185  store float 0.000000e+00, float* %mapHLS_data_second_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:186  store i32 0, i32* %mapHLS_data_second_45, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:187  store i32 0, i32* %mapHLS_data_second_61, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:188  store i1 false, i1* %mapHLS_data_second_77, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:45  %or_ln196_13 = or i36 %tmp, 14

]]></Node>
<StgValue><ssdm name="or_ln196_13"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:46  %tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_13)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %mapHLS_data_second_14 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_14"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:48  %or_ln196_14 = or i36 %tmp, 15

]]></Node>
<StgValue><ssdm name="or_ln196_14"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:49  %tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_14)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %mapHLS_data_second_15 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_15"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %mapHLS_data_second_30 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_30"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %mapHLS_data_second_31 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_31"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %mapHLS_data_second_46 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_46"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %mapHLS_data_second_47 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_47"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %mapHLS_data_second_62 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_62"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %mapHLS_data_second_63 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_63"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %mapHLS_data_second_78 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_78"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %mapHLS_data_second_79 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mapHLS_data_second_79"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:189  store float 0.000000e+00, float* %mapHLS_data_second_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:190  store float 0.000000e+00, float* %mapHLS_data_second_30, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:191  store i32 0, i32* %mapHLS_data_second_46, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:192  store i32 0, i32* %mapHLS_data_second_62, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:193  store i1 false, i1* %mapHLS_data_second_78, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:194  store float 0.000000e+00, float* %mapHLS_data_second_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:195  store float 0.000000e+00, float* %mapHLS_data_second_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:196  store i32 0, i32* %mapHLS_data_second_47, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:197  store i32 0, i32* %mapHLS_data_second_63, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:198  store i1 false, i1* %mapHLS_data_second_79, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:199  %add_ln197 = add i32 %mapHLS_size_read, 1

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32">
<![CDATA[
:200  ret i32 %add_ln197

]]></Node>
<StgValue><ssdm name="ret_ln198"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
