#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001967a497e10 .scope module, "m2Sim" "m2Sim" 2 1;
 .timescale 0 0;
v000001967a4edc30_0 .var "a", 0 0;
v000001967a4ec5b0_0 .net "b", 0 0, L_000001967a4eeec0;  1 drivers
v000001967a4ec150_0 .net "ck", 0 0, v000001967a489e30_0;  1 drivers
S_000001967a497fa0 .scope module, "clk1" "clk" 2 4, 3 1 0, S_000001967a497e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ck";
v000001967a489e30_0 .var "ck", 0 0;
S_000001967a498130 .scope module, "m2_1" "m2" 2 5, 3 14 0, S_000001967a497e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "b";
    .port_info 2 /INPUT 1 "ck";
L_000001967a4856c0 .functor NOT 1, v000001967a4899d0_0, C4<0>, C4<0>, C4<0>;
L_000001967a4853b0 .functor NOT 1, v000001967a489b10_0, C4<0>, C4<0>, C4<0>;
L_000001967a485730 .functor NOT 1, v000001967a4edc30_0, C4<0>, C4<0>, C4<0>;
L_000001967a485180 .functor AND 1, v000001967a489b10_0, L_000001967a485730, C4<1>, C4<1>;
L_000001967a4850a0 .functor AND 1, L_000001967a4853b0, v000001967a4edc30_0, C4<1>, C4<1>;
L_000001967a4ee130 .functor OR 1, L_000001967a485180, L_000001967a4850a0, C4<0>, C4<0>;
L_000001967a4ee3d0 .functor AND 1, v000001967a4899d0_0, L_000001967a485730, C4<1>, C4<1>;
L_000001967a4ee830 .functor AND 1, v000001967a4899d0_0, L_000001967a4853b0, C4<1>, C4<1>;
L_000001967a4ee1a0 .functor AND 1, v000001967a4edc30_0, v000001967a489b10_0, C4<1>, C4<1>;
L_000001967a4ee600 .functor AND 1, L_000001967a4ee1a0, L_000001967a4856c0, C4<1>, C4<1>;
L_000001967a4ee520 .functor OR 1, L_000001967a4ee3d0, L_000001967a4ee830, C4<0>, C4<0>;
L_000001967a4eec90 .functor OR 1, L_000001967a4ee520, L_000001967a4ee600, C4<0>, C4<0>;
L_000001967a4eee50 .functor AND 1, v000001967a4edc30_0, v000001967a4899d0_0, C4<1>, C4<1>;
L_000001967a4eeec0 .functor AND 1, L_000001967a4eee50, v000001967a489b10_0, C4<1>, C4<1>;
v000001967a4894d0_0 .net *"_ivl_16", 0 0, L_000001967a4ee1a0;  1 drivers
v000001967a48a0b0_0 .net *"_ivl_20", 0 0, L_000001967a4ee520;  1 drivers
v000001967a489bb0_0 .net *"_ivl_24", 0 0, L_000001967a4eee50;  1 drivers
v000001967a489d90_0 .net "a", 0 0, v000001967a4edc30_0;  1 drivers
v000001967a489ed0_0 .net "b", 0 0, L_000001967a4eeec0;  alias, 1 drivers
v000001967a489f70_0 .net "c1", 0 0, L_000001967a485180;  1 drivers
v000001967a48a010_0 .net "c2", 0 0, L_000001967a4850a0;  1 drivers
v000001967a48a150_0 .net "c3", 0 0, L_000001967a4ee3d0;  1 drivers
v000001967a4ecb50_0 .net "c4", 0 0, L_000001967a4ee830;  1 drivers
v000001967a4ec330_0 .net "c5", 0 0, L_000001967a4ee600;  1 drivers
v000001967a4ed730_0 .net "ck", 0 0, v000001967a489e30_0;  alias, 1 drivers
v000001967a4edf50_0 .net "d0", 0 0, L_000001967a4ee130;  1 drivers
v000001967a4ec650_0 .net "d1", 0 0, L_000001967a4eec90;  1 drivers
v000001967a4ed370_0 .net "na", 0 0, L_000001967a485730;  1 drivers
v000001967a4ed7d0_0 .net "ns0", 0 0, L_000001967a4853b0;  1 drivers
v000001967a4edeb0_0 .net "ns1", 0 0, L_000001967a4856c0;  1 drivers
v000001967a4ecdd0_0 .net "s0", 0 0, v000001967a489b10_0;  1 drivers
v000001967a4ed2d0_0 .net "s1", 0 0, v000001967a4899d0_0;  1 drivers
S_000001967a462ce0 .scope module, "f1" "dffn" 3 18, 3 7 0, S_000001967a498130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "ck";
v000001967a48a290_0 .net "D", 0 0, L_000001967a4eec90;  alias, 1 drivers
v000001967a4899d0_0 .var "Q", 0 0;
v000001967a489a70_0 .net "ck", 0 0, v000001967a489e30_0;  alias, 1 drivers
E_000001967a48a420 .event negedge, v000001967a489e30_0;
S_000001967a462e70 .scope module, "f2" "dffn" 3 19, 3 7 0, S_000001967a498130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "ck";
v000001967a489610_0 .net "D", 0 0, L_000001967a4ee130;  alias, 1 drivers
v000001967a489b10_0 .var "Q", 0 0;
v000001967a489390_0 .net "ck", 0 0, v000001967a489e30_0;  alias, 1 drivers
    .scope S_000001967a497fa0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001967a489e30_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001967a497fa0;
T_1 ;
    %delay 50, 0;
    %load/vec4 v000001967a489e30_0;
    %inv;
    %store/vec4 v000001967a489e30_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001967a462ce0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001967a4899d0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001967a462ce0;
T_3 ;
    %wait E_000001967a48a420;
    %load/vec4 v000001967a48a290_0;
    %assign/vec4 v000001967a4899d0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001967a462e70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001967a489b10_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001967a462e70;
T_5 ;
    %wait E_000001967a48a420;
    %load/vec4 v000001967a489610_0;
    %assign/vec4 v000001967a489b10_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000001967a497e10;
T_6 ;
    %vpi_call 2 8 "$monitor", "%b %b %b %b %b %0d", v000001967a4ec150_0, v000001967a4edc30_0, v000001967a4ec5b0_0, v000001967a4ecdd0_0, v000001967a4ed2d0_0, $time {0 0 0};
    %vpi_call 2 9 "$display", "ck a b s0 s1 time" {0 0 0};
    %vpi_call 2 10 "$dumpfile", "m2_re.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001967a497e10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001967a4edc30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001967a4edc30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001967a4edc30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001967a4edc30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001967a4edc30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001967a4edc30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001967a4edc30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001967a4edc30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001967a4edc30_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "m2Sim.v";
    "m2.v";
