
BareMetalDrivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ac4  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000c88  08000c90  00001c90  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000c88  08000c88  00001c90  2**0
                  CONTENTS
  4 .ARM          00000000  08000c88  08000c88  00001c90  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000c88  08000c90  00001c90  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000c88  08000c88  00001c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000c8c  08000c8c  00001c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001c90  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000c90  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000c90  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001c90  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001296  00000000  00000000  00001cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000452  00000000  00000000  00002f56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000158  00000000  00000000  000033a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000f6  00000000  00000000  00003500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000221e  00000000  00000000  000035f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000018c6  00000000  00000000  00005814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000093e7  00000000  00000000  000070da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000104c1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000004c4  00000000  00000000  00010504  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000109c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000c70 	.word	0x08000c70

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000c70 	.word	0x08000c70

08000204 <GPIO_PeriClockControl>:
 * @return						- none
 *
 * @note						- none
 *************************************************************************************************************************************************/
void GPIO_PeriClockControl (GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
 800020c:	460b      	mov	r3, r1
 800020e:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE)
 8000210:	78fb      	ldrb	r3, [r7, #3]
 8000212:	2b01      	cmp	r3, #1
 8000214:	d157      	bne.n	80002c6 <GPIO_PeriClockControl+0xc2>
    {
        if (pGPIOx == GPIOA)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	4a59      	ldr	r2, [pc, #356]	@ (8000380 <GPIO_PeriClockControl+0x17c>)
 800021a:	4293      	cmp	r3, r2
 800021c:	d106      	bne.n	800022c <GPIO_PeriClockControl+0x28>
        {
        	GPIOA_PCLK_EN();
 800021e:	4b59      	ldr	r3, [pc, #356]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000222:	4a58      	ldr	r2, [pc, #352]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000224:	f043 0301 	orr.w	r3, r3, #1
 8000228:	6313      	str	r3, [r2, #48]	@ 0x30
		else if (pGPIOx == GPIOH)
		{
			GPIOH_PCLK_DI();
		}
    }
}
 800022a:	e0a3      	b.n	8000374 <GPIO_PeriClockControl+0x170>
        else if (pGPIOx == GPIOB)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	4a56      	ldr	r2, [pc, #344]	@ (8000388 <GPIO_PeriClockControl+0x184>)
 8000230:	4293      	cmp	r3, r2
 8000232:	d106      	bne.n	8000242 <GPIO_PeriClockControl+0x3e>
        	GPIOB_PCLK_EN();
 8000234:	4b53      	ldr	r3, [pc, #332]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000238:	4a52      	ldr	r2, [pc, #328]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 800023a:	f043 0302 	orr.w	r3, r3, #2
 800023e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000240:	e098      	b.n	8000374 <GPIO_PeriClockControl+0x170>
        else if (pGPIOx == GPIOC)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	4a51      	ldr	r2, [pc, #324]	@ (800038c <GPIO_PeriClockControl+0x188>)
 8000246:	4293      	cmp	r3, r2
 8000248:	d106      	bne.n	8000258 <GPIO_PeriClockControl+0x54>
        	GPIOC_PCLK_EN();
 800024a:	4b4e      	ldr	r3, [pc, #312]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 800024c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800024e:	4a4d      	ldr	r2, [pc, #308]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000250:	f043 0304 	orr.w	r3, r3, #4
 8000254:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000256:	e08d      	b.n	8000374 <GPIO_PeriClockControl+0x170>
        else if (pGPIOx == GPIOD)
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	4a4d      	ldr	r2, [pc, #308]	@ (8000390 <GPIO_PeriClockControl+0x18c>)
 800025c:	4293      	cmp	r3, r2
 800025e:	d106      	bne.n	800026e <GPIO_PeriClockControl+0x6a>
        	GPIOD_PCLK_EN();
 8000260:	4b48      	ldr	r3, [pc, #288]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000264:	4a47      	ldr	r2, [pc, #284]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000266:	f043 0308 	orr.w	r3, r3, #8
 800026a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800026c:	e082      	b.n	8000374 <GPIO_PeriClockControl+0x170>
        else if (pGPIOx == GPIOE)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	4a48      	ldr	r2, [pc, #288]	@ (8000394 <GPIO_PeriClockControl+0x190>)
 8000272:	4293      	cmp	r3, r2
 8000274:	d106      	bne.n	8000284 <GPIO_PeriClockControl+0x80>
        	GPIOE_PCLK_EN();
 8000276:	4b43      	ldr	r3, [pc, #268]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800027a:	4a42      	ldr	r2, [pc, #264]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 800027c:	f043 0310 	orr.w	r3, r3, #16
 8000280:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000282:	e077      	b.n	8000374 <GPIO_PeriClockControl+0x170>
        else if (pGPIOx == GPIOF)
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	4a44      	ldr	r2, [pc, #272]	@ (8000398 <GPIO_PeriClockControl+0x194>)
 8000288:	4293      	cmp	r3, r2
 800028a:	d106      	bne.n	800029a <GPIO_PeriClockControl+0x96>
        	GPIOF_PCLK_EN();
 800028c:	4b3d      	ldr	r3, [pc, #244]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 800028e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000290:	4a3c      	ldr	r2, [pc, #240]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000292:	f043 0320 	orr.w	r3, r3, #32
 8000296:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000298:	e06c      	b.n	8000374 <GPIO_PeriClockControl+0x170>
        else if (pGPIOx == GPIOG)
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	4a3f      	ldr	r2, [pc, #252]	@ (800039c <GPIO_PeriClockControl+0x198>)
 800029e:	4293      	cmp	r3, r2
 80002a0:	d106      	bne.n	80002b0 <GPIO_PeriClockControl+0xac>
        	GPIOG_PCLK_EN();
 80002a2:	4b38      	ldr	r3, [pc, #224]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002a6:	4a37      	ldr	r2, [pc, #220]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80002ac:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80002ae:	e061      	b.n	8000374 <GPIO_PeriClockControl+0x170>
        else if (pGPIOx == GPIOH)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	4a3b      	ldr	r2, [pc, #236]	@ (80003a0 <GPIO_PeriClockControl+0x19c>)
 80002b4:	4293      	cmp	r3, r2
 80002b6:	d15d      	bne.n	8000374 <GPIO_PeriClockControl+0x170>
        	GPIOH_PCLK_EN();
 80002b8:	4b32      	ldr	r3, [pc, #200]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002bc:	4a31      	ldr	r2, [pc, #196]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80002c2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80002c4:	e056      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		if (pGPIOx == GPIOA)
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	4a2d      	ldr	r2, [pc, #180]	@ (8000380 <GPIO_PeriClockControl+0x17c>)
 80002ca:	4293      	cmp	r3, r2
 80002cc:	d106      	bne.n	80002dc <GPIO_PeriClockControl+0xd8>
			GPIOA_PCLK_DI();
 80002ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002d2:	4a2c      	ldr	r2, [pc, #176]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002d4:	f023 0301 	bic.w	r3, r3, #1
 80002d8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80002da:	e04b      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOB)
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	4a2a      	ldr	r2, [pc, #168]	@ (8000388 <GPIO_PeriClockControl+0x184>)
 80002e0:	4293      	cmp	r3, r2
 80002e2:	d106      	bne.n	80002f2 <GPIO_PeriClockControl+0xee>
			GPIOB_PCLK_DI();
 80002e4:	4b27      	ldr	r3, [pc, #156]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002e8:	4a26      	ldr	r2, [pc, #152]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002ea:	f023 0302 	bic.w	r3, r3, #2
 80002ee:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80002f0:	e040      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOC)
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	4a25      	ldr	r2, [pc, #148]	@ (800038c <GPIO_PeriClockControl+0x188>)
 80002f6:	4293      	cmp	r3, r2
 80002f8:	d106      	bne.n	8000308 <GPIO_PeriClockControl+0x104>
			GPIOC_PCLK_DI();
 80002fa:	4b22      	ldr	r3, [pc, #136]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002fe:	4a21      	ldr	r2, [pc, #132]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000300:	f023 0304 	bic.w	r3, r3, #4
 8000304:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000306:	e035      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOD)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	4a21      	ldr	r2, [pc, #132]	@ (8000390 <GPIO_PeriClockControl+0x18c>)
 800030c:	4293      	cmp	r3, r2
 800030e:	d106      	bne.n	800031e <GPIO_PeriClockControl+0x11a>
			GPIOD_PCLK_DI();
 8000310:	4b1c      	ldr	r3, [pc, #112]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000314:	4a1b      	ldr	r2, [pc, #108]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000316:	f023 0308 	bic.w	r3, r3, #8
 800031a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800031c:	e02a      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOE)
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	4a1c      	ldr	r2, [pc, #112]	@ (8000394 <GPIO_PeriClockControl+0x190>)
 8000322:	4293      	cmp	r3, r2
 8000324:	d106      	bne.n	8000334 <GPIO_PeriClockControl+0x130>
			GPIOE_PCLK_DI();
 8000326:	4b17      	ldr	r3, [pc, #92]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800032a:	4a16      	ldr	r2, [pc, #88]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 800032c:	f023 0310 	bic.w	r3, r3, #16
 8000330:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000332:	e01f      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOF)
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	4a18      	ldr	r2, [pc, #96]	@ (8000398 <GPIO_PeriClockControl+0x194>)
 8000338:	4293      	cmp	r3, r2
 800033a:	d106      	bne.n	800034a <GPIO_PeriClockControl+0x146>
			GPIOF_PCLK_DI();
 800033c:	4b11      	ldr	r3, [pc, #68]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 800033e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000340:	4a10      	ldr	r2, [pc, #64]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000342:	f023 0320 	bic.w	r3, r3, #32
 8000346:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000348:	e014      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOG)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	4a13      	ldr	r2, [pc, #76]	@ (800039c <GPIO_PeriClockControl+0x198>)
 800034e:	4293      	cmp	r3, r2
 8000350:	d106      	bne.n	8000360 <GPIO_PeriClockControl+0x15c>
			GPIOG_PCLK_DI();
 8000352:	4b0c      	ldr	r3, [pc, #48]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000356:	4a0b      	ldr	r2, [pc, #44]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000358:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800035c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800035e:	e009      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOH)
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	4a0f      	ldr	r2, [pc, #60]	@ (80003a0 <GPIO_PeriClockControl+0x19c>)
 8000364:	4293      	cmp	r3, r2
 8000366:	d105      	bne.n	8000374 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_DI();
 8000368:	4b06      	ldr	r3, [pc, #24]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 800036a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800036c:	4a05      	ldr	r2, [pc, #20]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 800036e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000372:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000374:	bf00      	nop
 8000376:	370c      	adds	r7, #12
 8000378:	46bd      	mov	sp, r7
 800037a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037e:	4770      	bx	lr
 8000380:	40020000 	.word	0x40020000
 8000384:	40023800 	.word	0x40023800
 8000388:	40020400 	.word	0x40020400
 800038c:	40020800 	.word	0x40020800
 8000390:	40020c00 	.word	0x40020c00
 8000394:	40021000 	.word	0x40021000
 8000398:	40021400 	.word	0x40021400
 800039c:	40021800 	.word	0x40021800
 80003a0:	40021c00 	.word	0x40021c00

080003a4 <GPIO_Init>:
 * @return						- none
 *
 * @note						- none
 *************************************************************************************************************************************************/
void GPIO_Init (GPIO_Handle_t *pGPIOHandle)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b086      	sub	sp, #24
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0; //temp. register
 80003ac:	2300      	movs	r3, #0
 80003ae:	617b      	str	r3, [r7, #20]
	uint8_t temp1 = 0;
 80003b0:	2300      	movs	r3, #0
 80003b2:	74fb      	strb	r3, [r7, #19]
	uint8_t temp2 = 0;
 80003b4:	2300      	movs	r3, #0
 80003b6:	74bb      	strb	r3, [r7, #18]
	uint8_t portcode = 0;
 80003b8:	2300      	movs	r3, #0
 80003ba:	747b      	strb	r3, [r7, #17]

	/* Enable the peripheral clock */
	GPIO_PeriClockControl((pGPIOHandle->pGPIOx), ENABLE);
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	2101      	movs	r1, #1
 80003c2:	4618      	mov	r0, r3
 80003c4:	f7ff ff1e 	bl	8000204 <GPIO_PeriClockControl>
	/* configure the mode of gpio pin*/
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	795b      	ldrb	r3, [r3, #5]
 80003cc:	2b03      	cmp	r3, #3
 80003ce:	d81f      	bhi.n	8000410 <GPIO_Init+0x6c>
    {
		/* The non interrupt mode */
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	795b      	ldrb	r3, [r3, #5]
 80003d4:	461a      	mov	r2, r3
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	791b      	ldrb	r3, [r3, #4]
 80003da:	005b      	lsls	r3, r3, #1
 80003dc:	fa02 f303 	lsl.w	r3, r2, r3
 80003e0:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); /* clearing bits before setting it*/
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	681a      	ldr	r2, [r3, #0]
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	791b      	ldrb	r3, [r3, #4]
 80003ec:	4619      	mov	r1, r3
 80003ee:	2303      	movs	r3, #3
 80003f0:	408b      	lsls	r3, r1
 80003f2:	43db      	mvns	r3, r3
 80003f4:	4619      	mov	r1, r3
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	400a      	ands	r2, r1
 80003fc:	601a      	str	r2, [r3, #0]
      	pGPIOHandle->pGPIOx->MODER |= temp; /* setting the bit*/
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	6819      	ldr	r1, [r3, #0]
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	697a      	ldr	r2, [r7, #20]
 800040a:	430a      	orrs	r2, r1
 800040c:	601a      	str	r2, [r3, #0]
 800040e:	e0c2      	b.n	8000596 <GPIO_Init+0x1f2>
    }
	else
    {

		/* The interrupt mode */
		if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	795b      	ldrb	r3, [r3, #5]
 8000414:	2b04      	cmp	r3, #4
 8000416:	d117      	bne.n	8000448 <GPIO_Init+0xa4>
		{
			/* Configure the FTSR */
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000418:	4b47      	ldr	r3, [pc, #284]	@ (8000538 <GPIO_Init+0x194>)
 800041a:	68db      	ldr	r3, [r3, #12]
 800041c:	687a      	ldr	r2, [r7, #4]
 800041e:	7912      	ldrb	r2, [r2, #4]
 8000420:	4611      	mov	r1, r2
 8000422:	2201      	movs	r2, #1
 8000424:	408a      	lsls	r2, r1
 8000426:	4611      	mov	r1, r2
 8000428:	4a43      	ldr	r2, [pc, #268]	@ (8000538 <GPIO_Init+0x194>)
 800042a:	430b      	orrs	r3, r1
 800042c:	60d3      	str	r3, [r2, #12]
			/* Clear the coresponding RTSR bit*/
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800042e:	4b42      	ldr	r3, [pc, #264]	@ (8000538 <GPIO_Init+0x194>)
 8000430:	689b      	ldr	r3, [r3, #8]
 8000432:	687a      	ldr	r2, [r7, #4]
 8000434:	7912      	ldrb	r2, [r2, #4]
 8000436:	4611      	mov	r1, r2
 8000438:	2201      	movs	r2, #1
 800043a:	408a      	lsls	r2, r1
 800043c:	43d2      	mvns	r2, r2
 800043e:	4611      	mov	r1, r2
 8000440:	4a3d      	ldr	r2, [pc, #244]	@ (8000538 <GPIO_Init+0x194>)
 8000442:	400b      	ands	r3, r1
 8000444:	6093      	str	r3, [r2, #8]
 8000446:	e035      	b.n	80004b4 <GPIO_Init+0x110>
		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	795b      	ldrb	r3, [r3, #5]
 800044c:	2b05      	cmp	r3, #5
 800044e:	d117      	bne.n	8000480 <GPIO_Init+0xdc>
		{
			/* Configure the RTSR */
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000450:	4b39      	ldr	r3, [pc, #228]	@ (8000538 <GPIO_Init+0x194>)
 8000452:	689b      	ldr	r3, [r3, #8]
 8000454:	687a      	ldr	r2, [r7, #4]
 8000456:	7912      	ldrb	r2, [r2, #4]
 8000458:	4611      	mov	r1, r2
 800045a:	2201      	movs	r2, #1
 800045c:	408a      	lsls	r2, r1
 800045e:	4611      	mov	r1, r2
 8000460:	4a35      	ldr	r2, [pc, #212]	@ (8000538 <GPIO_Init+0x194>)
 8000462:	430b      	orrs	r3, r1
 8000464:	6093      	str	r3, [r2, #8]
			/* Clear the coresponding RTSR bit*/
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000466:	4b34      	ldr	r3, [pc, #208]	@ (8000538 <GPIO_Init+0x194>)
 8000468:	68db      	ldr	r3, [r3, #12]
 800046a:	687a      	ldr	r2, [r7, #4]
 800046c:	7912      	ldrb	r2, [r2, #4]
 800046e:	4611      	mov	r1, r2
 8000470:	2201      	movs	r2, #1
 8000472:	408a      	lsls	r2, r1
 8000474:	43d2      	mvns	r2, r2
 8000476:	4611      	mov	r1, r2
 8000478:	4a2f      	ldr	r2, [pc, #188]	@ (8000538 <GPIO_Init+0x194>)
 800047a:	400b      	ands	r3, r1
 800047c:	60d3      	str	r3, [r2, #12]
 800047e:	e019      	b.n	80004b4 <GPIO_Init+0x110>
		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	795b      	ldrb	r3, [r3, #5]
 8000484:	2b06      	cmp	r3, #6
 8000486:	d115      	bne.n	80004b4 <GPIO_Init+0x110>
		{
			/* Configure both RFSR and RTSR */
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000488:	4b2b      	ldr	r3, [pc, #172]	@ (8000538 <GPIO_Init+0x194>)
 800048a:	68db      	ldr	r3, [r3, #12]
 800048c:	687a      	ldr	r2, [r7, #4]
 800048e:	7912      	ldrb	r2, [r2, #4]
 8000490:	4611      	mov	r1, r2
 8000492:	2201      	movs	r2, #1
 8000494:	408a      	lsls	r2, r1
 8000496:	4611      	mov	r1, r2
 8000498:	4a27      	ldr	r2, [pc, #156]	@ (8000538 <GPIO_Init+0x194>)
 800049a:	430b      	orrs	r3, r1
 800049c:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800049e:	4b26      	ldr	r3, [pc, #152]	@ (8000538 <GPIO_Init+0x194>)
 80004a0:	689b      	ldr	r3, [r3, #8]
 80004a2:	687a      	ldr	r2, [r7, #4]
 80004a4:	7912      	ldrb	r2, [r2, #4]
 80004a6:	4611      	mov	r1, r2
 80004a8:	2201      	movs	r2, #1
 80004aa:	408a      	lsls	r2, r1
 80004ac:	4611      	mov	r1, r2
 80004ae:	4a22      	ldr	r2, [pc, #136]	@ (8000538 <GPIO_Init+0x194>)
 80004b0:	430b      	orrs	r3, r1
 80004b2:	6093      	str	r3, [r2, #8]
		}
		/* configure the GPIO port selection in SYSCFG_EXTICR */
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	791b      	ldrb	r3, [r3, #4]
 80004b8:	089b      	lsrs	r3, r3, #2
 80004ba:	74fb      	strb	r3, [r7, #19]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	791b      	ldrb	r3, [r3, #4]
 80004c0:	f003 0303 	and.w	r3, r3, #3
 80004c4:	74bb      	strb	r3, [r7, #18]
		portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	4a1c      	ldr	r2, [pc, #112]	@ (800053c <GPIO_Init+0x198>)
 80004cc:	4293      	cmp	r3, r2
 80004ce:	d045      	beq.n	800055c <GPIO_Init+0x1b8>
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a1a      	ldr	r2, [pc, #104]	@ (8000540 <GPIO_Init+0x19c>)
 80004d6:	4293      	cmp	r3, r2
 80004d8:	d02b      	beq.n	8000532 <GPIO_Init+0x18e>
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	4a19      	ldr	r2, [pc, #100]	@ (8000544 <GPIO_Init+0x1a0>)
 80004e0:	4293      	cmp	r3, r2
 80004e2:	d024      	beq.n	800052e <GPIO_Init+0x18a>
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a17      	ldr	r2, [pc, #92]	@ (8000548 <GPIO_Init+0x1a4>)
 80004ea:	4293      	cmp	r3, r2
 80004ec:	d01d      	beq.n	800052a <GPIO_Init+0x186>
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	4a16      	ldr	r2, [pc, #88]	@ (800054c <GPIO_Init+0x1a8>)
 80004f4:	4293      	cmp	r3, r2
 80004f6:	d016      	beq.n	8000526 <GPIO_Init+0x182>
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a14      	ldr	r2, [pc, #80]	@ (8000550 <GPIO_Init+0x1ac>)
 80004fe:	4293      	cmp	r3, r2
 8000500:	d00f      	beq.n	8000522 <GPIO_Init+0x17e>
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	4a13      	ldr	r2, [pc, #76]	@ (8000554 <GPIO_Init+0x1b0>)
 8000508:	4293      	cmp	r3, r2
 800050a:	d008      	beq.n	800051e <GPIO_Init+0x17a>
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	4a11      	ldr	r2, [pc, #68]	@ (8000558 <GPIO_Init+0x1b4>)
 8000512:	4293      	cmp	r3, r2
 8000514:	d101      	bne.n	800051a <GPIO_Init+0x176>
 8000516:	2307      	movs	r3, #7
 8000518:	e021      	b.n	800055e <GPIO_Init+0x1ba>
 800051a:	2300      	movs	r3, #0
 800051c:	e01f      	b.n	800055e <GPIO_Init+0x1ba>
 800051e:	2306      	movs	r3, #6
 8000520:	e01d      	b.n	800055e <GPIO_Init+0x1ba>
 8000522:	2305      	movs	r3, #5
 8000524:	e01b      	b.n	800055e <GPIO_Init+0x1ba>
 8000526:	2304      	movs	r3, #4
 8000528:	e019      	b.n	800055e <GPIO_Init+0x1ba>
 800052a:	2303      	movs	r3, #3
 800052c:	e017      	b.n	800055e <GPIO_Init+0x1ba>
 800052e:	2302      	movs	r3, #2
 8000530:	e015      	b.n	800055e <GPIO_Init+0x1ba>
 8000532:	2301      	movs	r3, #1
 8000534:	e013      	b.n	800055e <GPIO_Init+0x1ba>
 8000536:	bf00      	nop
 8000538:	40013c00 	.word	0x40013c00
 800053c:	40020000 	.word	0x40020000
 8000540:	40020400 	.word	0x40020400
 8000544:	40020800 	.word	0x40020800
 8000548:	40020c00 	.word	0x40020c00
 800054c:	40021000 	.word	0x40021000
 8000550:	40021400 	.word	0x40021400
 8000554:	40021800 	.word	0x40021800
 8000558:	40021c00 	.word	0x40021c00
 800055c:	2300      	movs	r3, #0
 800055e:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000560:	4b5b      	ldr	r3, [pc, #364]	@ (80006d0 <GPIO_Init+0x32c>)
 8000562:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000564:	4a5a      	ldr	r2, [pc, #360]	@ (80006d0 <GPIO_Init+0x32c>)
 8000566:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800056a:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode << temp2 * 4;
 800056c:	7c7a      	ldrb	r2, [r7, #17]
 800056e:	7cbb      	ldrb	r3, [r7, #18]
 8000570:	009b      	lsls	r3, r3, #2
 8000572:	fa02 f103 	lsl.w	r1, r2, r3
 8000576:	4a57      	ldr	r2, [pc, #348]	@ (80006d4 <GPIO_Init+0x330>)
 8000578:	7cfb      	ldrb	r3, [r7, #19]
 800057a:	3302      	adds	r3, #2
 800057c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		/* enable the exti interrupt delivery using IMR */
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000580:	4b55      	ldr	r3, [pc, #340]	@ (80006d8 <GPIO_Init+0x334>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	687a      	ldr	r2, [r7, #4]
 8000586:	7912      	ldrb	r2, [r2, #4]
 8000588:	4611      	mov	r1, r2
 800058a:	2201      	movs	r2, #1
 800058c:	408a      	lsls	r2, r1
 800058e:	4611      	mov	r1, r2
 8000590:	4a51      	ldr	r2, [pc, #324]	@ (80006d8 <GPIO_Init+0x334>)
 8000592:	430b      	orrs	r3, r1
 8000594:	6013      	str	r3, [r2, #0]
    }
	/* configure the speed*/
	temp = 0;
 8000596:	2300      	movs	r3, #0
 8000598:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	799b      	ldrb	r3, [r3, #6]
 800059e:	461a      	mov	r2, r3
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	791b      	ldrb	r3, [r3, #4]
 80005a4:	005b      	lsls	r3, r3, #1
 80005a6:	fa02 f303 	lsl.w	r3, r2, r3
 80005aa:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDER &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	689a      	ldr	r2, [r3, #8]
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	791b      	ldrb	r3, [r3, #4]
 80005b6:	4619      	mov	r1, r3
 80005b8:	2303      	movs	r3, #3
 80005ba:	408b      	lsls	r3, r1
 80005bc:	43db      	mvns	r3, r3
 80005be:	4619      	mov	r1, r3
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	400a      	ands	r2, r1
 80005c6:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDER |= temp;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	6899      	ldr	r1, [r3, #8]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	697a      	ldr	r2, [r7, #20]
 80005d4:	430a      	orrs	r2, r1
 80005d6:	609a      	str	r2, [r3, #8]
	/* configure the pupd settings*/
	temp = 0;
 80005d8:	2300      	movs	r3, #0
 80005da:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	79db      	ldrb	r3, [r3, #7]
 80005e0:	461a      	mov	r2, r3
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	791b      	ldrb	r3, [r3, #4]
 80005e6:	005b      	lsls	r3, r3, #1
 80005e8:	fa02 f303 	lsl.w	r3, r2, r3
 80005ec:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	68da      	ldr	r2, [r3, #12]
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	791b      	ldrb	r3, [r3, #4]
 80005f8:	4619      	mov	r1, r3
 80005fa:	2303      	movs	r3, #3
 80005fc:	408b      	lsls	r3, r1
 80005fe:	43db      	mvns	r3, r3
 8000600:	4619      	mov	r1, r3
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	400a      	ands	r2, r1
 8000608:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	68d9      	ldr	r1, [r3, #12]
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	697a      	ldr	r2, [r7, #20]
 8000616:	430a      	orrs	r2, r1
 8000618:	60da      	str	r2, [r3, #12]
	/* configure the optype*/ //TODO: configure only in output mode
	temp = 0;
 800061a:	2300      	movs	r3, #0
 800061c:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	7a1b      	ldrb	r3, [r3, #8]
 8000622:	461a      	mov	r2, r3
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	791b      	ldrb	r3, [r3, #4]
 8000628:	005b      	lsls	r3, r3, #1
 800062a:	fa02 f303 	lsl.w	r3, r2, r3
 800062e:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	685a      	ldr	r2, [r3, #4]
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	791b      	ldrb	r3, [r3, #4]
 800063a:	4619      	mov	r1, r3
 800063c:	2303      	movs	r3, #3
 800063e:	408b      	lsls	r3, r1
 8000640:	43db      	mvns	r3, r3
 8000642:	4619      	mov	r1, r3
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	400a      	ands	r2, r1
 800064a:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	6859      	ldr	r1, [r3, #4]
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	697a      	ldr	r2, [r7, #20]
 8000658:	430a      	orrs	r2, r1
 800065a:	605a      	str	r2, [r3, #4]
	/* configure the alt functionality*/
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	795b      	ldrb	r3, [r3, #5]
 8000660:	2b02      	cmp	r3, #2
 8000662:	d131      	bne.n	80006c8 <GPIO_Init+0x324>
    {
		uint8_t temp1;
		uint8_t temp2;
		/* selecting the register AFR[0] (AFRL) or AFR[1] (AFRH) */
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	791b      	ldrb	r3, [r3, #4]
 8000668:	08db      	lsrs	r3, r3, #3
 800066a:	743b      	strb	r3, [r7, #16]
		/* selecting the bit position*/
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	791b      	ldrb	r3, [r3, #4]
 8000670:	f003 0307 	and.w	r3, r3, #7
 8000674:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	7c3a      	ldrb	r2, [r7, #16]
 800067c:	3208      	adds	r2, #8
 800067e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000682:	7bfb      	ldrb	r3, [r7, #15]
 8000684:	009b      	lsls	r3, r3, #2
 8000686:	220f      	movs	r2, #15
 8000688:	fa02 f303 	lsl.w	r3, r2, r3
 800068c:	43db      	mvns	r3, r3
 800068e:	4618      	mov	r0, r3
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	7c3a      	ldrb	r2, [r7, #16]
 8000696:	4001      	ands	r1, r0
 8000698:	3208      	adds	r2, #8
 800069a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	7c3a      	ldrb	r2, [r7, #16]
 80006a4:	3208      	adds	r2, #8
 80006a6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	7a5b      	ldrb	r3, [r3, #9]
 80006ae:	461a      	mov	r2, r3
 80006b0:	7bfb      	ldrb	r3, [r7, #15]
 80006b2:	009b      	lsls	r3, r3, #2
 80006b4:	fa02 f303 	lsl.w	r3, r2, r3
 80006b8:	4618      	mov	r0, r3
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	7c3a      	ldrb	r2, [r7, #16]
 80006c0:	4301      	orrs	r1, r0
 80006c2:	3208      	adds	r2, #8
 80006c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
 80006c8:	bf00      	nop
 80006ca:	3718      	adds	r7, #24
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	40023800 	.word	0x40023800
 80006d4:	40013800 	.word	0x40013800
 80006d8:	40013c00 	.word	0x40013c00

080006dc <GPIO_ReadFromInputPin>:
 * @return						- 0 or 1
 *
 * @note						- none
 *************************************************************************************************************************************************/
uint8_t GPIO_ReadFromInputPin (GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80006dc:	b480      	push	{r7}
 80006de:	b085      	sub	sp, #20
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
 80006e4:	460b      	mov	r3, r1
 80006e6:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t) ((pGPIOx->IDR >> PinNumber) & 0x00000001);
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	691a      	ldr	r2, [r3, #16]
 80006ec:	78fb      	ldrb	r3, [r7, #3]
 80006ee:	fa22 f303 	lsr.w	r3, r2, r3
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	f003 0301 	and.w	r3, r3, #1
 80006f8:	73fb      	strb	r3, [r7, #15]
	return value;
 80006fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3714      	adds	r7, #20
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr

08000708 <SPI_PeriClockControl>:
 * @return						- none
 *
 * @note						- none
 *************************************************************************************************************************************************/
void SPI_PeriClockControl (SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
 8000710:	460b      	mov	r3, r1
 8000712:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE)
 8000714:	78fb      	ldrb	r3, [r7, #3]
 8000716:	2b01      	cmp	r3, #1
 8000718:	d12b      	bne.n	8000772 <SPI_PeriClockControl+0x6a>
    {
		if (pSPIx == SPI1)
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	4a2d      	ldr	r2, [pc, #180]	@ (80007d4 <SPI_PeriClockControl+0xcc>)
 800071e:	4293      	cmp	r3, r2
 8000720:	d106      	bne.n	8000730 <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN();
 8000722:	4b2d      	ldr	r3, [pc, #180]	@ (80007d8 <SPI_PeriClockControl+0xd0>)
 8000724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000726:	4a2c      	ldr	r2, [pc, #176]	@ (80007d8 <SPI_PeriClockControl+0xd0>)
 8000728:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800072c:	6453      	str	r3, [r2, #68]	@ 0x44
		else if (pSPIx == SPI4)
		{
			SPI4_PCLK_DI();
		}
    }
}
 800072e:	e04b      	b.n	80007c8 <SPI_PeriClockControl+0xc0>
		else if (pSPIx == SPI2)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	4a2a      	ldr	r2, [pc, #168]	@ (80007dc <SPI_PeriClockControl+0xd4>)
 8000734:	4293      	cmp	r3, r2
 8000736:	d106      	bne.n	8000746 <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 8000738:	4b27      	ldr	r3, [pc, #156]	@ (80007d8 <SPI_PeriClockControl+0xd0>)
 800073a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800073c:	4a26      	ldr	r2, [pc, #152]	@ (80007d8 <SPI_PeriClockControl+0xd0>)
 800073e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000742:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000744:	e040      	b.n	80007c8 <SPI_PeriClockControl+0xc0>
		else if (pSPIx == SPI3)
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	4a25      	ldr	r2, [pc, #148]	@ (80007e0 <SPI_PeriClockControl+0xd8>)
 800074a:	4293      	cmp	r3, r2
 800074c:	d106      	bne.n	800075c <SPI_PeriClockControl+0x54>
			SPI3_PCLK_EN();
 800074e:	4b22      	ldr	r3, [pc, #136]	@ (80007d8 <SPI_PeriClockControl+0xd0>)
 8000750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000752:	4a21      	ldr	r2, [pc, #132]	@ (80007d8 <SPI_PeriClockControl+0xd0>)
 8000754:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000758:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800075a:	e035      	b.n	80007c8 <SPI_PeriClockControl+0xc0>
		else if (pSPIx == SPI4)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	4a21      	ldr	r2, [pc, #132]	@ (80007e4 <SPI_PeriClockControl+0xdc>)
 8000760:	4293      	cmp	r3, r2
 8000762:	d131      	bne.n	80007c8 <SPI_PeriClockControl+0xc0>
			SPI4_PCLK_EN();
 8000764:	4b1c      	ldr	r3, [pc, #112]	@ (80007d8 <SPI_PeriClockControl+0xd0>)
 8000766:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000768:	4a1b      	ldr	r2, [pc, #108]	@ (80007d8 <SPI_PeriClockControl+0xd0>)
 800076a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800076e:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000770:	e02a      	b.n	80007c8 <SPI_PeriClockControl+0xc0>
		if (pSPIx == SPI1)
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	4a17      	ldr	r2, [pc, #92]	@ (80007d4 <SPI_PeriClockControl+0xcc>)
 8000776:	4293      	cmp	r3, r2
 8000778:	d106      	bne.n	8000788 <SPI_PeriClockControl+0x80>
			SPI1_PCLK_DI();
 800077a:	4b17      	ldr	r3, [pc, #92]	@ (80007d8 <SPI_PeriClockControl+0xd0>)
 800077c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800077e:	4a16      	ldr	r2, [pc, #88]	@ (80007d8 <SPI_PeriClockControl+0xd0>)
 8000780:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000784:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000786:	e01f      	b.n	80007c8 <SPI_PeriClockControl+0xc0>
		else if (pSPIx == SPI2)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	4a14      	ldr	r2, [pc, #80]	@ (80007dc <SPI_PeriClockControl+0xd4>)
 800078c:	4293      	cmp	r3, r2
 800078e:	d106      	bne.n	800079e <SPI_PeriClockControl+0x96>
			SPI2_PCLK_DI();
 8000790:	4b11      	ldr	r3, [pc, #68]	@ (80007d8 <SPI_PeriClockControl+0xd0>)
 8000792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000794:	4a10      	ldr	r2, [pc, #64]	@ (80007d8 <SPI_PeriClockControl+0xd0>)
 8000796:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800079a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800079c:	e014      	b.n	80007c8 <SPI_PeriClockControl+0xc0>
		else if (pSPIx == SPI3)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	4a0f      	ldr	r2, [pc, #60]	@ (80007e0 <SPI_PeriClockControl+0xd8>)
 80007a2:	4293      	cmp	r3, r2
 80007a4:	d106      	bne.n	80007b4 <SPI_PeriClockControl+0xac>
			SPI3_PCLK_DI();
 80007a6:	4b0c      	ldr	r3, [pc, #48]	@ (80007d8 <SPI_PeriClockControl+0xd0>)
 80007a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007aa:	4a0b      	ldr	r2, [pc, #44]	@ (80007d8 <SPI_PeriClockControl+0xd0>)
 80007ac:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80007b0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80007b2:	e009      	b.n	80007c8 <SPI_PeriClockControl+0xc0>
		else if (pSPIx == SPI4)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	4a0b      	ldr	r2, [pc, #44]	@ (80007e4 <SPI_PeriClockControl+0xdc>)
 80007b8:	4293      	cmp	r3, r2
 80007ba:	d105      	bne.n	80007c8 <SPI_PeriClockControl+0xc0>
			SPI4_PCLK_DI();
 80007bc:	4b06      	ldr	r3, [pc, #24]	@ (80007d8 <SPI_PeriClockControl+0xd0>)
 80007be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007c0:	4a05      	ldr	r2, [pc, #20]	@ (80007d8 <SPI_PeriClockControl+0xd0>)
 80007c2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80007c6:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80007c8:	bf00      	nop
 80007ca:	370c      	adds	r7, #12
 80007cc:	46bd      	mov	sp, r7
 80007ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d2:	4770      	bx	lr
 80007d4:	40013000 	.word	0x40013000
 80007d8:	40023800 	.word	0x40023800
 80007dc:	40003800 	.word	0x40003800
 80007e0:	40003c00 	.word	0x40003c00
 80007e4:	40013400 	.word	0x40013400

080007e8 <SPI_Init>:
 * @return						- none
 *
 * @note						- none
 *************************************************************************************************************************************************/
void SPI_Init (SPI_Handle_t *pSPIHandle)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b084      	sub	sp, #16
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
	/* Configure the SPI_CR1 register */
	uint32_t tempreg = 0;
 80007f0:	2300      	movs	r3, #0
 80007f2:	60fb      	str	r3, [r7, #12]
	/* Enable the peripheral clock */
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	2101      	movs	r1, #1
 80007fa:	4618      	mov	r0, r3
 80007fc:	f7ff ff84 	bl	8000708 <SPI_PeriClockControl>
	/* Configure the device mode */
	tempreg |= pSPIHandle->SPI_Config.SPI_DeviceMode << SPI_CR1_MSTR;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	791b      	ldrb	r3, [r3, #4]
 8000804:	009b      	lsls	r3, r3, #2
 8000806:	68fa      	ldr	r2, [r7, #12]
 8000808:	4313      	orrs	r3, r2
 800080a:	60fb      	str	r3, [r7, #12]
	/* Configure the bus config */
	if ( pSPIHandle->SPI_Config.SPI_BusConfig == SPI_BUS_CONFIG_FD )
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	795b      	ldrb	r3, [r3, #5]
 8000810:	2b01      	cmp	r3, #1
 8000812:	d104      	bne.n	800081e <SPI_Init+0x36>
	{
		/* bidi mode should be cleared */
		tempreg &= ~( 1 << SPI_CR1_BIDIMODE );
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	e014      	b.n	8000848 <SPI_Init+0x60>
	}
	else if ( pSPIHandle->SPI_Config.SPI_BusConfig == SPI_BUS_CONFIG_HD )
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	795b      	ldrb	r3, [r3, #5]
 8000822:	2b02      	cmp	r3, #2
 8000824:	d104      	bne.n	8000830 <SPI_Init+0x48>
	{
		/* bidi mode should be set */
		tempreg |= ( 1 << SPI_CR1_BIDIMODE );
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800082c:	60fb      	str	r3, [r7, #12]
 800082e:	e00b      	b.n	8000848 <SPI_Init+0x60>
	}
	else if ( pSPIHandle->SPI_Config.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY )
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	795b      	ldrb	r3, [r3, #5]
 8000834:	2b03      	cmp	r3, #3
 8000836:	d107      	bne.n	8000848 <SPI_Init+0x60>
	{
		/* bidi mode should be cleared */
		tempreg &= ~( 1 << SPI_CR1_BIDIMODE );
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800083e:	60fb      	str	r3, [r7, #12]
		/* and rxonly bit must be set */
		tempreg |= ( 1 << SPI_CR1_RXONLY );
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000846:	60fb      	str	r3, [r7, #12]
	}
	/* Configure the spi serial clock speed (baud rate) */
	tempreg |= pSPIHandle->SPI_Config.SPI_SclkSpeed << SPI_CR1_BR;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	799b      	ldrb	r3, [r3, #6]
 800084c:	00db      	lsls	r3, r3, #3
 800084e:	68fa      	ldr	r2, [r7, #12]
 8000850:	4313      	orrs	r3, r2
 8000852:	60fb      	str	r3, [r7, #12]

	/* Configure the DFF */
	tempreg |=pSPIHandle->SPI_Config.SPI_DFF << SPI_CR1_DFF;
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	79db      	ldrb	r3, [r3, #7]
 8000858:	02db      	lsls	r3, r3, #11
 800085a:	68fa      	ldr	r2, [r7, #12]
 800085c:	4313      	orrs	r3, r2
 800085e:	60fb      	str	r3, [r7, #12]

	/* Configure the CPOL */
	tempreg |=pSPIHandle->SPI_Config.SPI_CPOL << SPI_CR1_CPOL;
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	7a1b      	ldrb	r3, [r3, #8]
 8000864:	005b      	lsls	r3, r3, #1
 8000866:	68fa      	ldr	r2, [r7, #12]
 8000868:	4313      	orrs	r3, r2
 800086a:	60fb      	str	r3, [r7, #12]

	/* Configure the CPHA */
	tempreg |=pSPIHandle->SPI_Config.SPI_CPHA << SPI_CR1_CPHA;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	7a5b      	ldrb	r3, [r3, #9]
 8000870:	461a      	mov	r2, r3
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	4313      	orrs	r3, r2
 8000876:	60fb      	str	r3, [r7, #12]

	/* Save values in CR1 register */
	pSPIHandle->pSPIx->CR1 = tempreg;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	68fa      	ldr	r2, [r7, #12]
 800087e:	601a      	str	r2, [r3, #0]
}
 8000880:	bf00      	nop
 8000882:	3710      	adds	r7, #16
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}

08000888 <SPI_SendData>:
 * @return						- none
 *
 * @note						- This is a blocking call
 *************************************************************************************************************************************************/
void SPI_SendData (SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Length)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0
 800088e:	60f8      	str	r0, [r7, #12]
 8000890:	60b9      	str	r1, [r7, #8]
 8000892:	607a      	str	r2, [r7, #4]
	while( Length > 0 )
 8000894:	e027      	b.n	80008e6 <SPI_SendData+0x5e>
	{
		/* Wait until TXE is set */
		while( SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET);
 8000896:	bf00      	nop
 8000898:	2102      	movs	r1, #2
 800089a:	68f8      	ldr	r0, [r7, #12]
 800089c:	f000 f862 	bl	8000964 <SPI_GetFlagStatus>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d0f8      	beq.n	8000898 <SPI_SendData+0x10>
		/* Check the DFF bit in CR1 */
		if(pSPIx->CR1 & ( 1 << SPI_CR1_DFF ) )
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d00e      	beq.n	80008d0 <SPI_SendData+0x48>
		{
			/* 16 bit DFF*/
			/* load the data into the DR */
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 80008b2:	68bb      	ldr	r3, [r7, #8]
 80008b4:	881b      	ldrh	r3, [r3, #0]
 80008b6:	461a      	mov	r2, r3
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	60da      	str	r2, [r3, #12]
			Length--;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	3b01      	subs	r3, #1
 80008c0:	607b      	str	r3, [r7, #4]
			Length--;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	3b01      	subs	r3, #1
 80008c6:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 80008c8:	68bb      	ldr	r3, [r7, #8]
 80008ca:	3301      	adds	r3, #1
 80008cc:	60bb      	str	r3, [r7, #8]
 80008ce:	e00a      	b.n	80008e6 <SPI_SendData+0x5e>
		}
		else
		{
			/* 8 bit DFF */
			pSPIx->DR = *pTxBuffer;
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	461a      	mov	r2, r3
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	60da      	str	r2, [r3, #12]
			Length--;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	3b01      	subs	r3, #1
 80008de:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	3301      	adds	r3, #1
 80008e4:	60bb      	str	r3, [r7, #8]
	while( Length > 0 )
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d1d4      	bne.n	8000896 <SPI_SendData+0xe>
		}

	}
}
 80008ec:	bf00      	nop
 80008ee:	bf00      	nop
 80008f0:	3710      	adds	r7, #16
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}

080008f6 <SPI_ReceiveData>:
 * @return						- none
 *
 * @note						- none
 *************************************************************************************************************************************************/
void SPI_ReceiveData (SPI_RegDef_t *pSPIx, uint8_t *pRxBuffer, uint32_t Length)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	b084      	sub	sp, #16
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	60f8      	str	r0, [r7, #12]
 80008fe:	60b9      	str	r1, [r7, #8]
 8000900:	607a      	str	r2, [r7, #4]
	while( Length > 0 )
 8000902:	e027      	b.n	8000954 <SPI_ReceiveData+0x5e>
	{
		/* Wait until RXNE is set */
		while( SPI_GetFlagStatus(pSPIx, SPI_RXNE_FLAG) == FLAG_RESET);
 8000904:	bf00      	nop
 8000906:	2101      	movs	r1, #1
 8000908:	68f8      	ldr	r0, [r7, #12]
 800090a:	f000 f82b 	bl	8000964 <SPI_GetFlagStatus>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d0f8      	beq.n	8000906 <SPI_ReceiveData+0x10>
		/* Check the DFF bit in CR1 */
		if(pSPIx->CR1 & ( 1 << SPI_CR1_DFF ) )
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800091c:	2b00      	cmp	r3, #0
 800091e:	d00e      	beq.n	800093e <SPI_ReceiveData+0x48>
		{
			/* 16 bit DFF*/
			/* load the data from DR to RxBuffer address */
			*((uint16_t*)pRxBuffer) = pSPIx->DR;
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	68db      	ldr	r3, [r3, #12]
 8000924:	b29a      	uxth	r2, r3
 8000926:	68bb      	ldr	r3, [r7, #8]
 8000928:	801a      	strh	r2, [r3, #0]
			Length--;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	3b01      	subs	r3, #1
 800092e:	607b      	str	r3, [r7, #4]
			Length--;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	3b01      	subs	r3, #1
 8000934:	607b      	str	r3, [r7, #4]
			(uint16_t*)pRxBuffer++;
 8000936:	68bb      	ldr	r3, [r7, #8]
 8000938:	3301      	adds	r3, #1
 800093a:	60bb      	str	r3, [r7, #8]
 800093c:	e00a      	b.n	8000954 <SPI_ReceiveData+0x5e>
		}
		else
		{
			/* 8 bit DFF */
			*pRxBuffer = pSPIx->DR;
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	68db      	ldr	r3, [r3, #12]
 8000942:	b2da      	uxtb	r2, r3
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	701a      	strb	r2, [r3, #0]
			Length--;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	3b01      	subs	r3, #1
 800094c:	607b      	str	r3, [r7, #4]
			pRxBuffer++;
 800094e:	68bb      	ldr	r3, [r7, #8]
 8000950:	3301      	adds	r3, #1
 8000952:	60bb      	str	r3, [r7, #8]
	while( Length > 0 )
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d1d4      	bne.n	8000904 <SPI_ReceiveData+0xe>
		}
	}
}
 800095a:	bf00      	nop
 800095c:	bf00      	nop
 800095e:	3710      	adds	r7, #16
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}

08000964 <SPI_GetFlagStatus>:
 * @return						- none
 *
 * @note						- local function
 *************************************************************************************************************************************************/
uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName)
{
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	6039      	str	r1, [r7, #0]
	if( pSPIx->SR & FlagName)
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	689a      	ldr	r2, [r3, #8]
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	4013      	ands	r3, r2
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 800097a:	2301      	movs	r3, #1
 800097c:	e000      	b.n	8000980 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 800097e:	2300      	movs	r3, #0


}
 8000980:	4618      	mov	r0, r3
 8000982:	370c      	adds	r7, #12
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr

0800098c <SPI_PeripheralControl>:
 * @return						- none
 *
 * @note						-
 *************************************************************************************************************************************************/
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 800098c:	b480      	push	{r7}
 800098e:	b083      	sub	sp, #12
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
 8000994:	460b      	mov	r3, r1
 8000996:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000998:	78fb      	ldrb	r3, [r7, #3]
 800099a:	2b01      	cmp	r3, #1
 800099c:	d106      	bne.n	80009ac <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |= ( 1 << SPI_CR1_SPE );
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIx->CR1 &= ~( 1 << SPI_CR1_SPE );
	}
}
 80009aa:	e005      	b.n	80009b8 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~( 1 << SPI_CR1_SPE );
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	601a      	str	r2, [r3, #0]
}
 80009b8:	bf00      	nop
 80009ba:	370c      	adds	r7, #12
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr

080009c4 <SPI_SSOEConfig>:
 * @return						- none
 *
 * @note						-
 *************************************************************************************************************************************************/
void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	460b      	mov	r3, r1
 80009ce:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 80009d0:	78fb      	ldrb	r3, [r7, #3]
 80009d2:	2b01      	cmp	r3, #1
 80009d4:	d106      	bne.n	80009e4 <SPI_SSOEConfig+0x20>
	{
		pSPIx->CR2 |= ( 1 << SPI_CR2_SSOE );
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	f043 0204 	orr.w	r2, r3, #4
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	605a      	str	r2, [r3, #4]
	}
	else
	{
		pSPIx->CR2 &= ~( 1 << SPI_CR2_SSOE );
	}
}
 80009e2:	e005      	b.n	80009f0 <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~( 1 << SPI_CR2_SSOE );
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	f023 0204 	bic.w	r2, r3, #4
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	605a      	str	r2, [r3, #4]
}
 80009f0:	bf00      	nop
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr

080009fc <main>:
	SPI2_SCK  -> PB13
	SPI2_MISO -> PB14
	SPI2_MOSI -> PB15 */

int main(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
	//char user_data[]= "Hello World";
	//uint8_t dataLength = strlen(user_data);
	uint8_t dummy_write = 0xff;
 8000a02:	23ff      	movs	r3, #255	@ 0xff
 8000a04:	73fb      	strb	r3, [r7, #15]
	uint8_t cmd_code = COMMAND_LED_CTRL;
 8000a06:	2350      	movs	r3, #80	@ 0x50
 8000a08:	73bb      	strb	r3, [r7, #14]
	uint8_t ackbyte;
	uint8_t args[2];
	uint8_t dummy_read;

	GPIO_ButtonInit();
 8000a0a:	f000 f8b9 	bl	8000b80 <GPIO_ButtonInit>

	SPI2_GPIOInits();	/* This function is used to initialize the GPIO pins to behave as SPI2 pins*/
 8000a0e:	f000 f86b 	bl	8000ae8 <SPI2_GPIOInits>

	SPI2_Inits();		/* This function is used to initialize the SPI2 peripheral parameters */
 8000a12:	f000 f897 	bl	8000b44 <SPI2_Inits>

	SPI_SSOEConfig(SPI2,  ENABLE);
 8000a16:	2101      	movs	r1, #1
 8000a18:	4826      	ldr	r0, [pc, #152]	@ (8000ab4 <main+0xb8>)
 8000a1a:	f7ff ffd3 	bl	80009c4 <SPI_SSOEConfig>

	while(1)
	{
		while( GPIO_ReadFromInputPin(GPIOC,GPIO_PIN_NO_13) );
 8000a1e:	bf00      	nop
 8000a20:	210d      	movs	r1, #13
 8000a22:	4825      	ldr	r0, [pc, #148]	@ (8000ab8 <main+0xbc>)
 8000a24:	f7ff fe5a 	bl	80006dc <GPIO_ReadFromInputPin>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d1f8      	bne.n	8000a20 <main+0x24>

		delay();
 8000a2e:	f000 f845 	bl	8000abc <delay>

		/* enable the SPI2 peripheral */
		SPI_PeripheralControl(SPI2, ENABLE);
 8000a32:	2101      	movs	r1, #1
 8000a34:	481f      	ldr	r0, [pc, #124]	@ (8000ab4 <main+0xb8>)
 8000a36:	f7ff ffa9 	bl	800098c <SPI_PeripheralControl>

		/* CMD_LED_CTRL <pin no(1)> <value(1)> */
		SPI_SendData(SPI2, &cmd_code, 1);
 8000a3a:	f107 030e 	add.w	r3, r7, #14
 8000a3e:	2201      	movs	r2, #1
 8000a40:	4619      	mov	r1, r3
 8000a42:	481c      	ldr	r0, [pc, #112]	@ (8000ab4 <main+0xb8>)
 8000a44:	f7ff ff20 	bl	8000888 <SPI_SendData>

		/* do dummy read to clear off the RXNE*/
		SPI_ReceiveData(SPI2, &dummy_read, 1);
 8000a48:	1dfb      	adds	r3, r7, #7
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4819      	ldr	r0, [pc, #100]	@ (8000ab4 <main+0xb8>)
 8000a50:	f7ff ff51 	bl	80008f6 <SPI_ReceiveData>

		/* insert some delay */
		delay();
 8000a54:	f000 f832 	bl	8000abc <delay>

		/* send some dummy bits (1byte) to fetch the response from the slave. */
		SPI_SendData(SPI2, &dummy_write, 1);
 8000a58:	f107 030f 	add.w	r3, r7, #15
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4814      	ldr	r0, [pc, #80]	@ (8000ab4 <main+0xb8>)
 8000a62:	f7ff ff11 	bl	8000888 <SPI_SendData>

		/* read the ack byte received */
		SPI_ReceiveData(SPI2, &ackbyte, 1);
 8000a66:	f107 030d 	add.w	r3, r7, #13
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4811      	ldr	r0, [pc, #68]	@ (8000ab4 <main+0xb8>)
 8000a70:	f7ff ff41 	bl	80008f6 <SPI_ReceiveData>

		if ( SPI_VerifyResponse(ackbyte) )
 8000a74:	7b7b      	ldrb	r3, [r7, #13]
 8000a76:	4618      	mov	r0, r3
 8000a78:	f000 f89a 	bl	8000bb0 <SPI_VerifyResponse>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d00a      	beq.n	8000a98 <main+0x9c>
		{
			/* send arguments */
			args[0] = LED_PIN;
 8000a82:	2309      	movs	r3, #9
 8000a84:	723b      	strb	r3, [r7, #8]
			args[1] = LED_ON;
 8000a86:	2301      	movs	r3, #1
 8000a88:	727b      	strb	r3, [r7, #9]
			SPI_SendData(SPI2, args, 2);
 8000a8a:	f107 0308 	add.w	r3, r7, #8
 8000a8e:	2202      	movs	r2, #2
 8000a90:	4619      	mov	r1, r3
 8000a92:	4808      	ldr	r0, [pc, #32]	@ (8000ab4 <main+0xb8>)
 8000a94:	f7ff fef8 	bl	8000888 <SPI_SendData>
		}

		while( SPI_GetFlagStatus(SPI2, SPI_BUSY_FLAG) );
 8000a98:	bf00      	nop
 8000a9a:	2180      	movs	r1, #128	@ 0x80
 8000a9c:	4805      	ldr	r0, [pc, #20]	@ (8000ab4 <main+0xb8>)
 8000a9e:	f7ff ff61 	bl	8000964 <SPI_GetFlagStatus>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d1f8      	bne.n	8000a9a <main+0x9e>

		/* disable the SPI2 peripheral */
		SPI_PeripheralControl(SPI2, DISABLE);
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	4802      	ldr	r0, [pc, #8]	@ (8000ab4 <main+0xb8>)
 8000aac:	f7ff ff6e 	bl	800098c <SPI_PeripheralControl>
		while( GPIO_ReadFromInputPin(GPIOC,GPIO_PIN_NO_13) );
 8000ab0:	e7b5      	b.n	8000a1e <main+0x22>
 8000ab2:	bf00      	nop
 8000ab4:	40003800 	.word	0x40003800
 8000ab8:	40020800 	.word	0x40020800

08000abc <delay>:
	return 0;
}
/*************************************************************************************************************************************************/

void delay(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
	for(uint32_t count = 0 ; count < 500000/2; count++);
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	607b      	str	r3, [r7, #4]
 8000ac6:	e002      	b.n	8000ace <delay+0x12>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	3301      	adds	r3, #1
 8000acc:	607b      	str	r3, [r7, #4]
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	4a04      	ldr	r2, [pc, #16]	@ (8000ae4 <delay+0x28>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d9f8      	bls.n	8000ac8 <delay+0xc>
}
 8000ad6:	bf00      	nop
 8000ad8:	bf00      	nop
 8000ada:	370c      	adds	r7, #12
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr
 8000ae4:	0003d08f 	.word	0x0003d08f

08000ae8 <SPI2_GPIOInits>:

/*************************************************************************************************************************************************/

void SPI2_GPIOInits(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;
	SPIPins.pGPIOx = GPIOB;
 8000aee:	4b14      	ldr	r3, [pc, #80]	@ (8000b40 <SPI2_GPIOInits+0x58>)
 8000af0:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode	= GPIO_MODE_ALTFN;
 8000af2:	2302      	movs	r3, #2
 8000af4:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 8000af6:	2305      	movs	r3, #5
 8000af8:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000afa:	2300      	movs	r3, #0
 8000afc:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000afe:	2300      	movs	r3, #0
 8000b00:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000b02:	2302      	movs	r3, #2
 8000b04:	72bb      	strb	r3, [r7, #10]

	/* SCLK */
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 8000b06:	230d      	movs	r3, #13
 8000b08:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000b0a:	1d3b      	adds	r3, r7, #4
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f7ff fc49 	bl	80003a4 <GPIO_Init>

	/* MOSI */
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 8000b12:	230f      	movs	r3, #15
 8000b14:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000b16:	1d3b      	adds	r3, r7, #4
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f7ff fc43 	bl	80003a4 <GPIO_Init>

	/* MISO */
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
 8000b1e:	230e      	movs	r3, #14
 8000b20:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000b22:	1d3b      	adds	r3, r7, #4
 8000b24:	4618      	mov	r0, r3
 8000b26:	f7ff fc3d 	bl	80003a4 <GPIO_Init>

	/* NSS */
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 8000b2a:	230c      	movs	r3, #12
 8000b2c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000b2e:	1d3b      	adds	r3, r7, #4
 8000b30:	4618      	mov	r0, r3
 8000b32:	f7ff fc37 	bl	80003a4 <GPIO_Init>

}
 8000b36:	bf00      	nop
 8000b38:	3710      	adds	r7, #16
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40020400 	.word	0x40020400

08000b44 <SPI2_Inits>:
/*************************************************************************************************************************************************/

void SPI2_Inits()
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b084      	sub	sp, #16
 8000b48:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2handle;
	SPI2handle.pSPIx = SPI2;
 8000b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <SPI2_Inits+0x38>)
 8000b4c:	607b      	str	r3, [r7, #4]
	SPI2handle.SPI_Config.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	727b      	strb	r3, [r7, #9]
	SPI2handle.SPI_Config.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000b52:	2301      	movs	r3, #1
 8000b54:	723b      	strb	r3, [r7, #8]
	SPI2handle.SPI_Config.SPI_SclkSpeed = SPI_SCLCK_SPEED_DIV8; /* generates sclk of 2MHz, fclk= 16MHz */
 8000b56:	2302      	movs	r3, #2
 8000b58:	72bb      	strb	r3, [r7, #10]
	SPI2handle.SPI_Config.SPI_DFF = SPI_DFF_8BITS;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	72fb      	strb	r3, [r7, #11]
	SPI2handle.SPI_Config.SPI_CPOL = SPI_CPOL_LOW;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	733b      	strb	r3, [r7, #12]
	SPI2handle.SPI_Config.SPI_CPHA = SPI_CPHA_LOW;
 8000b62:	2300      	movs	r3, #0
 8000b64:	737b      	strb	r3, [r7, #13]
	SPI2handle.SPI_Config.SPI_SSM = SPI_SSM_DI; /* hardware slave management enabled for NSS pin */
 8000b66:	2300      	movs	r3, #0
 8000b68:	73bb      	strb	r3, [r7, #14]

	SPI_Init(&SPI2handle);
 8000b6a:	1d3b      	adds	r3, r7, #4
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f7ff fe3b 	bl	80007e8 <SPI_Init>

}
 8000b72:	bf00      	nop
 8000b74:	3710      	adds	r7, #16
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40003800 	.word	0x40003800

08000b80 <GPIO_ButtonInit>:

/*************************************************************************************************************************************************/
void GPIO_ButtonInit(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b084      	sub	sp, #16
 8000b84:	af00      	add	r7, sp, #0
	GPIO_Handle_t GpioBtn;
	/* button gpio configuration */
		GpioBtn.pGPIOx = GPIOC;
 8000b86:	4b09      	ldr	r3, [pc, #36]	@ (8000bac <GPIO_ButtonInit+0x2c>)
 8000b88:	607b      	str	r3, [r7, #4]
		GpioBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 8000b8a:	230d      	movs	r3, #13
 8000b8c:	723b      	strb	r3, [r7, #8]
		GpioBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	727b      	strb	r3, [r7, #9]
		GpioBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000b92:	2302      	movs	r3, #2
 8000b94:	72bb      	strb	r3, [r7, #10]
		GpioBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000b96:	2300      	movs	r3, #0
 8000b98:	72fb      	strb	r3, [r7, #11]

		GPIO_Init(&GpioBtn);
 8000b9a:	1d3b      	adds	r3, r7, #4
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f7ff fc01 	bl	80003a4 <GPIO_Init>
}
 8000ba2:	bf00      	nop
 8000ba4:	3710      	adds	r7, #16
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	40020800 	.word	0x40020800

08000bb0 <SPI_VerifyResponse>:

/*************************************************************************************************************************************************/
uint8_t SPI_VerifyResponse(uint8_t ackbyte)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b083      	sub	sp, #12
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	71fb      	strb	r3, [r7, #7]
	if( ackbyte == 0xF5)
 8000bba:	79fb      	ldrb	r3, [r7, #7]
 8000bbc:	2bf5      	cmp	r3, #245	@ 0xf5
 8000bbe:	d101      	bne.n	8000bc4 <SPI_VerifyResponse+0x14>
	{
		/* ack */
		return 1;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	e000      	b.n	8000bc6 <SPI_VerifyResponse+0x16>
	}
	return 0;
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	370c      	adds	r7, #12
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
	...

08000bd4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bd4:	480d      	ldr	r0, [pc, #52]	@ (8000c0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bd6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bd8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bdc:	480c      	ldr	r0, [pc, #48]	@ (8000c10 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bde:	490d      	ldr	r1, [pc, #52]	@ (8000c14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000be0:	4a0d      	ldr	r2, [pc, #52]	@ (8000c18 <LoopForever+0xe>)
  movs r3, #0
 8000be2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000be4:	e002      	b.n	8000bec <LoopCopyDataInit>

08000be6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000be6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000be8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bea:	3304      	adds	r3, #4

08000bec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bf0:	d3f9      	bcc.n	8000be6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000c1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bf4:	4c0a      	ldr	r4, [pc, #40]	@ (8000c20 <LoopForever+0x16>)
  movs r3, #0
 8000bf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bf8:	e001      	b.n	8000bfe <LoopFillZerobss>

08000bfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bfc:	3204      	adds	r2, #4

08000bfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c00:	d3fb      	bcc.n	8000bfa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c02:	f000 f811 	bl	8000c28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c06:	f7ff fef9 	bl	80009fc <main>

08000c0a <LoopForever>:

LoopForever:
  b LoopForever
 8000c0a:	e7fe      	b.n	8000c0a <LoopForever>
  ldr   r0, =_estack
 8000c0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c14:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000c18:	08000c90 	.word	0x08000c90
  ldr r2, =_sbss
 8000c1c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000c20:	2000001c 	.word	0x2000001c

08000c24 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c24:	e7fe      	b.n	8000c24 <ADC_IRQHandler>
	...

08000c28 <__libc_init_array>:
 8000c28:	b570      	push	{r4, r5, r6, lr}
 8000c2a:	4d0d      	ldr	r5, [pc, #52]	@ (8000c60 <__libc_init_array+0x38>)
 8000c2c:	4c0d      	ldr	r4, [pc, #52]	@ (8000c64 <__libc_init_array+0x3c>)
 8000c2e:	1b64      	subs	r4, r4, r5
 8000c30:	10a4      	asrs	r4, r4, #2
 8000c32:	2600      	movs	r6, #0
 8000c34:	42a6      	cmp	r6, r4
 8000c36:	d109      	bne.n	8000c4c <__libc_init_array+0x24>
 8000c38:	4d0b      	ldr	r5, [pc, #44]	@ (8000c68 <__libc_init_array+0x40>)
 8000c3a:	4c0c      	ldr	r4, [pc, #48]	@ (8000c6c <__libc_init_array+0x44>)
 8000c3c:	f000 f818 	bl	8000c70 <_init>
 8000c40:	1b64      	subs	r4, r4, r5
 8000c42:	10a4      	asrs	r4, r4, #2
 8000c44:	2600      	movs	r6, #0
 8000c46:	42a6      	cmp	r6, r4
 8000c48:	d105      	bne.n	8000c56 <__libc_init_array+0x2e>
 8000c4a:	bd70      	pop	{r4, r5, r6, pc}
 8000c4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c50:	4798      	blx	r3
 8000c52:	3601      	adds	r6, #1
 8000c54:	e7ee      	b.n	8000c34 <__libc_init_array+0xc>
 8000c56:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c5a:	4798      	blx	r3
 8000c5c:	3601      	adds	r6, #1
 8000c5e:	e7f2      	b.n	8000c46 <__libc_init_array+0x1e>
 8000c60:	08000c88 	.word	0x08000c88
 8000c64:	08000c88 	.word	0x08000c88
 8000c68:	08000c88 	.word	0x08000c88
 8000c6c:	08000c8c 	.word	0x08000c8c

08000c70 <_init>:
 8000c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c72:	bf00      	nop
 8000c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c76:	bc08      	pop	{r3}
 8000c78:	469e      	mov	lr, r3
 8000c7a:	4770      	bx	lr

08000c7c <_fini>:
 8000c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c7e:	bf00      	nop
 8000c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c82:	bc08      	pop	{r3}
 8000c84:	469e      	mov	lr, r3
 8000c86:	4770      	bx	lr
