$date
	Wed Jul 14 19:00:21 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab5_multireg_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # I [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % ld $end
$var reg 1 & rst $end
$var reg 1 ' shin $end
$var reg 1 ( shl $end
$var reg 1 ) shr $end
$scope module uut $end
$var wire 4 * I [3:0] $end
$var wire 4 + Q [3:0] $end
$var wire 1 $ clk $end
$var wire 1 % ld $end
$var wire 1 & rst $end
$var wire 1 ' shin $end
$var wire 1 ( shl $end
$var wire 1 ) shr $end
$var reg 4 , R [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
b1010 *
0)
0(
0'
0&
1%
0$
b1010 #
b1010 "
bx !
$end
#5
b1010 !
b1010 +
b1010 ,
1$
#10
0$
1&
0%
#15
b0 !
b0 +
b0 ,
1$
#20
0$
0&
1%
#25
b1010 !
b1010 +
b1010 ,
1$
#30
0$
#35
1$
#40
0$
#45
b1101 !
b1101 +
b1101 ,
1$
1'
1)
0%
#50
0$
#55
b1110 !
b1110 +
b1110 ,
1$
#60
0$
#65
b1111 !
b1111 +
b1111 ,
1$
#70
0$
#75
b111 !
b111 +
b111 ,
1$
0'
#80
0$
#85
b1111 !
b1111 +
b1111 ,
1$
1'
1(
0)
#90
0$
#95
1$
#100
0$
#105
1$
#110
0$
#115
b1110 !
b1110 +
b1110 ,
1$
0'
#120
0$
#125
b1100 !
b1100 +
b1100 ,
1$
