Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: ExtremaPoint.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ExtremaPoint.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ExtremaPoint"
Output Format                      : NGC
Target Device                      : xc7v2000t-2-flg1925

---- Source Options
Top Module Name                    : ExtremaPoint
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Xilinx\ISE_Workspace\SIFT\ExtremaPoint.v" into library work
Parsing module <ExtremaPoint>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ExtremaPoint>.
WARNING:HDLCompiler:413 - "C:\Xilinx\ISE_Workspace\SIFT\ExtremaPoint.v" Line 159: Result of 4-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ExtremaPoint>.
    Related source file is "C:\Xilinx\ISE_Workspace\SIFT\ExtremaPoint.v".
        DoGwidth = 251
WARNING:Xst:647 - Input <Yin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Directionin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit register for signal <DoG_1_1>.
    Found 17-bit register for signal <DoG_1_2>.
    Found 17-bit register for signal <DoG_1_3>.
    Found 17-bit register for signal <DoG_2_1>.
    Found 17-bit register for signal <DoG_2_2>.
    Found 17-bit register for signal <DoG_2_3>.
    Found 17-bit register for signal <DoG_3_1>.
    Found 17-bit register for signal <DoG_3_2>.
    Found 17-bit register for signal <DoG_3_3>.
    Found 3-bit register for signal <row1>.
    Found 8-bit adder for signal <Xin[7]_GND_1_o_add_4_OUT> created at line 77.
    Found 8-bit adder for signal <Xin[7]_GND_1_o_add_6_OUT> created at line 78.
    Found 3-bit adder for signal <row1[2]_GND_1_o_add_103_OUT> created at line 159.
    Found 8-bit subtractor for signal <GND_1_o_GND_1_o_sub_19_OUT<7:0>> created at line 90.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAM0>, simulation mismatch.
    Found 252x17-bit dual-port RAM <Mram_RAM0> for signal <RAM0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAM1>, simulation mismatch.
    Found 252x17-bit dual-port RAM <Mram_RAM1> for signal <RAM1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAM2>, simulation mismatch.
    Found 252x17-bit dual-port RAM <Mram_RAM2> for signal <RAM2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAM3>, simulation mismatch.
    Found 252x17-bit dual-port RAM <Mram_RAM3> for signal <RAM3>.
    Found 17-bit 4-to-1 multiplexer for signal <_n0210> created at line 72.
    Found 17-bit 4-to-1 multiplexer for signal <_n0219> created at line 72.
    Found 17-bit 4-to-1 multiplexer for signal <_n0228> created at line 72.
    Found 17-bit 4-to-1 multiplexer for signal <_n0237> created at line 72.
    Found 17-bit 4-to-1 multiplexer for signal <_n0246> created at line 72.
    Found 17-bit 4-to-1 multiplexer for signal <_n0255> created at line 72.
    Found 17-bit 4-to-1 multiplexer for signal <_n0264> created at line 72.
    Found 17-bit 4-to-1 multiplexer for signal <_n0273> created at line 72.
    Found 17-bit 4-to-1 multiplexer for signal <_n0282> created at line 72.
    Found 8-bit comparator greater for signal <Xin[7]_PWR_1_o_LessThan_2_o> created at line 70
    Found 3-bit comparator greater for signal <row1[2]_GND_1_o_LessThan_103_o> created at line 158
    Summary:
	inferred  10 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 156 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  35 Multiplexer(s).
Unit <ExtremaPoint> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 252x17-bit dual-port RAM                              : 10
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 10
 17-bit register                                       : 9
 3-bit register                                        : 1
# Comparators                                          : 2
 3-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 35
 1-bit 2-to-1 multiplexer                              : 8
 17-bit 2-to-1 multiplexer                             : 17
 17-bit 4-to-1 multiplexer                             : 9
 3-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ExtremaPoint>.
The following registers are absorbed into counter <row1>: 1 register on signal <row1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Xin>           |          |
    |     diA            | connected to signal <_n0328>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     addrB          | connected to signal <Xin[7]_GND_1_o_add_4_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM01> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Xin>           |          |
    |     diA            | connected to signal <_n0328>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     addrB          | connected to signal <Xin[7]_GND_1_o_add_6_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <GND_1_o_GND_1_o_sub_19_OUT> |          |
    |     diA            | connected to signal <_n0332>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     addrB          | connected to signal <Xin>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Xin>           |          |
    |     diA            | connected to signal <_n0336>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     addrB          | connected to signal <Xin[7]_GND_1_o_add_4_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM21> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Xin>           |          |
    |     diA            | connected to signal <_n0336>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     addrB          | connected to signal <Xin[7]_GND_1_o_add_6_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <GND_1_o_GND_1_o_sub_19_OUT> |          |
    |     diA            | connected to signal <_n0340>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     addrB          | connected to signal <Xin>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <GND_1_o_GND_1_o_sub_19_OUT> |          |
    |     diA            | connected to signal <_n0332>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     addrB          | connected to signal <Xin[7]_GND_1_o_add_4_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <GND_1_o_GND_1_o_sub_19_OUT> |          |
    |     diA            | connected to signal <_n0332>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     addrB          | connected to signal <Xin[7]_GND_1_o_add_6_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM31> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <GND_1_o_GND_1_o_sub_19_OUT> |          |
    |     diA            | connected to signal <_n0340>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     addrB          | connected to signal <Xin[7]_GND_1_o_add_4_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM32> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <GND_1_o_GND_1_o_sub_19_OUT> |          |
    |     diA            | connected to signal <_n0340>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 252-word x 17-bit                   |          |
    |     addrB          | connected to signal <Xin[7]_GND_1_o_add_6_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ExtremaPoint> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 252x17-bit dual-port distributed RAM                  : 10
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 153
 Flip-Flops                                            : 153
# Comparators                                          : 2
 3-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 8
 17-bit 2-to-1 multiplexer                             : 17
 17-bit 4-to-1 multiplexer                             : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ExtremaPoint> ...
WARNING:Xst:1710 - FF/Latch <row1_2> (without init value) has a constant value of 0 in block <ExtremaPoint>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ExtremaPoint, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 155
 Flip-Flops                                            : 155

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ExtremaPoint.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 563
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 6
#      LUT3                        : 78
#      LUT4                        : 19
#      LUT5                        : 15
#      LUT6                        : 407
#      MUXF7                       : 34
# FlipFlops/Latches                : 155
#      FDC                         : 153
#      FDCE                        : 2
# RAMS                             : 292
#      RAM128X1D                   : 68
#      RAM64M                      : 160
#      RAM64X1D                    : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 179
#      IBUF                        : 26
#      OBUF                        : 153

Device utilization summary:
---------------------------

Selected Device : 7v2000tflg1925-2 


Slice Logic Utilization: 
 Number of Slice Registers:             155  out of  2443200     0%  
 Number of Slice LUTs:                 1568  out of  1221600     0%  
    Number used as Logic:               528  out of  1221600     0%  
    Number used as Memory:             1040  out of  344800     0%  
       Number used as RAM:             1040

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1568
   Number with an unused Flip Flop:    1413  out of   1568    90%  
   Number with an unused LUT:             0  out of   1568     0%  
   Number of fully used LUT-FF pairs:   155  out of   1568     9%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         189
 Number of bonded IOBs:                 180  out of   1200    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of    128     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 447   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.516ns (Maximum Frequency: 397.535MHz)
   Minimum input arrival time before clock: 2.896ns
   Maximum output required time after clock: 0.575ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.516ns (frequency: 397.535MHz)
  Total number of paths / destination ports: 4106 / 1059
-------------------------------------------------------------------------
Delay:               2.516ns (Levels of Logic = 3)
  Source:            Mram_RAM2111 (RAM)
  Destination:       DoG_1_3_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Mram_RAM2111 to DoG_1_3_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM64M:WCLK->DOC      2   1.369   0.527  Mram_RAM2111 (N437)
     LUT6:I2->O            1   0.043   0.000  row1<0>2921_G (N1490)
     MUXF7:I1->O           2   0.178   0.355  row1<0>2921 (row1<0>_mmx_out52)
     LUT6:I5->O            1   0.043   0.000  Mmux_GND_1_o_row1[2]_mux_108_OUT1341 (GND_1_o_row1[2]_mux_114_OUT<2>)
     FDC:D                    -0.000          DoG_3_3_2
    ----------------------------------------
    Total                      2.516ns (1.633ns logic, 0.883ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 14847 / 3418
-------------------------------------------------------------------------
Offset:              2.896ns (Levels of Logic = 6)
  Source:            Xin<5> (PAD)
  Destination:       DoG_1_2_15 (FF)
  Destination Clock: clk rising

  Data Path: Xin<5> to DoG_1_2_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           152   0.000   0.765  Xin_5_IBUF (Madd_Xin[7]_GND_1_o_add_4_OUT_lut<5>)
     LUT6:I0->O            2   0.043   0.410  Madd_Xin[7]_GND_1_o_add_4_OUT_cy<5>11 (Madd_Xin[7]_GND_1_o_add_4_OUT_cy<5>)
     LUT3:I1->O           70   0.043   0.740  Madd_Xin[7]_GND_1_o_add_4_OUT_xor<7>11 (Xin[7]_GND_1_o_add_4_OUT<7>)
     LUT6:I1->O            2   0.043   0.355  Xin[7]_GND_1_o_add_4_OUT<7>441 (Xin[7]_GND_1_o_add_4_OUT<7>_mmx_out49)
     LUT5:I4->O            2   0.043   0.410  row1<0>1711 (row1<0>_mmx_out241)
     LUT4:I2->O            1   0.043   0.000  Mmux_GND_1_o_row1[2]_mux_107_OUT71 (GND_1_o_row1[2]_mux_107_OUT<15>)
     FDC:D                    -0.000          DoG_1_2_15
    ----------------------------------------
    Total                      2.896ns (0.215ns logic, 2.681ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 153 / 153
-------------------------------------------------------------------------
Offset:              0.575ns (Levels of Logic = 1)
  Source:            DoG_1_1_16 (FF)
  Destination:       DoG_1_1<16> (PAD)
  Source Clock:      clk rising

  Data Path: DoG_1_1_16 to DoG_1_1<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.236   0.339  DoG_1_1_16 (DoG_1_1_16)
     OBUF:I->O                 0.000          DoG_1_1_16_OBUF (DoG_1_1<16>)
    ----------------------------------------
    Total                      0.575ns (0.236ns logic, 0.339ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.516|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.18 secs
 
--> 

Total memory usage is 431340 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :   10 (   0 filtered)

