ALIGN,FUNC_0
CHIP_CAYMAN,VAR_0
CS_PRIO,FUNC_1
ES_PRIO,FUNC_2
EXPORT_SRC_C,VAR_1
GS_PRIO,FUNC_3
HS_PRIO,FUNC_4
LS_PRIO,FUNC_5
NUM_CLAUSE_TEMP_GPRS,FUNC_6
NUM_ES_GPRS,FUNC_7
NUM_ES_STACK_ENTRIES,FUNC_8
NUM_ES_THREADS,FUNC_9
NUM_GS_GPRS,FUNC_10
NUM_GS_STACK_ENTRIES,FUNC_11
NUM_GS_THREADS,FUNC_12
NUM_HS_GPRS,FUNC_13
NUM_HS_STACK_ENTRIES,FUNC_14
NUM_HS_THREADS,FUNC_15
NUM_LS_GPRS,FUNC_16
NUM_LS_STACK_ENTRIES,FUNC_17
NUM_LS_THREADS,FUNC_18
NUM_PS_GPRS,FUNC_19
NUM_PS_STACK_ENTRIES,FUNC_20
NUM_PS_THREADS,FUNC_21
NUM_VS_GPRS,FUNC_22
NUM_VS_STACK_ENTRIES,FUNC_23
NUM_VS_THREADS,FUNC_24
PACKET3,FUNC_25
PACKET3_CLEAR_STATE,VAR_2
PACKET3_INDIRECT_BUFFER,VAR_3
PACKET3_MODE_CONTROL,VAR_4
PACKET3_SET_CONFIG_REG,VAR_5
PACKET3_SET_CONFIG_REG_START,VAR_6
PS_PRIO,FUNC_26
RADEON_RING_TYPE_GFX_INDEX,VAR_7
SQ_CONFIG,VAR_8
SQ_DYN_GPR_CNTL_PS_FLUSH_REQ,VAR_9
SQ_LDS_RESOURCE_MGMT,VAR_10
VC_ENABLE,VAR_11
VS_PRIO,FUNC_27
radeon_ring_write,FUNC_28
upper_32_bits,FUNC_29
set_default_state,FUNC_30
rdev,VAR_12
ring,VAR_13
sq_config,VAR_14
sq_gpr_resource_mgmt_1,VAR_15
sq_gpr_resource_mgmt_2,VAR_16
sq_gpr_resource_mgmt_3,VAR_17
sq_thread_resource_mgmt,VAR_18
sq_thread_resource_mgmt_2,VAR_19
sq_stack_resource_mgmt_1,VAR_20
sq_stack_resource_mgmt_2,VAR_21
sq_stack_resource_mgmt_3,VAR_22
num_ps_gprs,VAR_23
num_vs_gprs,VAR_24
num_temp_gprs,VAR_25
num_gs_gprs,VAR_26
num_es_gprs,VAR_27
num_hs_gprs,VAR_28
num_ls_gprs,VAR_29
num_ps_threads,VAR_30
num_vs_threads,VAR_31
num_gs_threads,VAR_32
num_es_threads,VAR_33
num_hs_threads,VAR_34
num_ls_threads,VAR_35
num_ps_stack_entries,VAR_36
num_vs_stack_entries,VAR_37
num_gs_stack_entries,VAR_38
num_es_stack_entries,VAR_39
num_hs_stack_entries,VAR_40
num_ls_stack_entries,VAR_41
gpu_addr,VAR_42
dwords,VAR_43
