{
  "package": "hardcaml_of_verilog",
  "embedding_dimension": 1024,
  "generation_time": 1753118353.287051
}