{"vcs1":{"timestamp_begin":1680533548.003396978, "rt":1.98, "ut":0.30, "st":0.21}}
{"vcselab":{"timestamp_begin":1680533550.057607959, "rt":1.65, "ut":0.30, "st":0.14}}
{"link":{"timestamp_begin":1680533551.895122738, "rt":1.12, "ut":0.11, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680533547.581744908}
{"VCS_COMP_START_TIME": 1680533547.581744908}
{"VCS_COMP_END_TIME": 1680542390.767458123}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338320}}
{"stitch_vcselab": {"peak_mem": 238972}}
