HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LIU_GPIO_SB_1.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/49||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LIU_GPIO_SB_1.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/51||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LIU_GPIO_SB_1.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/53||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LIU_GPIO_SB_1.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/55||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LIU_GPIO_SB_1.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/57||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LIU_GPIO_SB_1.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/59||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LIU_GPIO_SB_1.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/63||LIU_GPIO_SB_1_sb_MSS_syn.v(436);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb_MSS\LIU_GPIO_SB_1_sb_MSS_syn.v'/linenumber/436
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||LIU_GPIO_SB_1.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/82||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||LIU_GPIO_SB_1.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/181||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/371||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/372||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/373||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/374||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/375||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/376||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/377||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/378||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/379||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/380||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/381||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/382||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/383||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/384||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/385||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/386||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/387||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/388||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/389||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/390||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||LIU_GPIO_SB_1.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/391||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||LIU_GPIO_SB_1.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/392||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||LIU_GPIO_SB_1.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/393||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||LIU_GPIO_SB_1.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/394||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||LIU_GPIO_SB_1.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/395||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LIU_GPIO_SB_1.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/396||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/397||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/398||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/399||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/400||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/401||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||LIU_GPIO_SB_1.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/420||Tx_async.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/261
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||LIU_GPIO_SB_1.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/421||Tx_async.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/261
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||LIU_GPIO_SB_1.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/424||Tx_async.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/112
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/425||Tx_async.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/112
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||LIU_GPIO_SB_1.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/436||Rx_async.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/459
Implementation;Synthesis||CG184||@W:Removing wire tx_dout_reg, as it has the load but no drivers.||LIU_GPIO_SB_1.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/447||CoreUART.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/111
Implementation;Synthesis||CG184||@W:Removing wire rx_dout, as it has the load but no drivers.||LIU_GPIO_SB_1.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/448||CoreUART.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/112
Implementation;Synthesis||CG184||@W:Removing wire fifo_empty_tx, as it has the load but no drivers.||LIU_GPIO_SB_1.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/449||CoreUART.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/118
Implementation;Synthesis||CG184||@W:Removing wire fifo_empty_rx, as it has the load but no drivers.||LIU_GPIO_SB_1.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/450||CoreUART.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/119
Implementation;Synthesis||CG184||@W:Removing wire fifo_full_tx, as it has the load but no drivers.||LIU_GPIO_SB_1.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/451||CoreUART.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/123
Implementation;Synthesis||CG184||@W:Removing wire fifo_full_rx, as it has the load but no drivers.||LIU_GPIO_SB_1.srr(452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/452||CoreUART.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/124
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||LIU_GPIO_SB_1.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/453||CoreUART.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/135
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/455||CoreUART.v(360);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/360
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/456||CoreUART.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/335
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/457||CoreUART.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/335
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/458||CoreUART.v(320);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/320
Implementation;Synthesis||CL169||@W:Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/459||CoreUART.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/287
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/460||CoreUART.v(272);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/272
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/461||CoreUART.v(272);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/272
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/462||CoreUART.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/257
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/463||CoreUART.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/257
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.||LIU_GPIO_SB_1.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/464||CoreUART.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/154
Implementation;Synthesis||CG133||@W:Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.||LIU_GPIO_SB_1.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/481||CoreUARTapb.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/157
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||LIU_GPIO_SB_1.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/495||LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\FABOSC_0\LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||LIU_GPIO_SB_1.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/496||LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\FABOSC_0\LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||LIU_GPIO_SB_1.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/497||LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\FABOSC_0\LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||LIU_GPIO_SB_1.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/498||LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\FABOSC_0\LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||LIU_GPIO_SB_1.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/499||LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\FABOSC_0\LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||LIU_GPIO_SB_1.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/527||LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\FABOSC_0\LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||LIU_GPIO_SB_1.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/536||CoreUARTapb.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/103
Implementation;Synthesis||CL156||@W:*Input tx_dout_reg[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||LIU_GPIO_SB_1.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/540||CoreUART.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/111
Implementation;Synthesis||CL156||@W:*Input fifo_empty_tx to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||LIU_GPIO_SB_1.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/541||CoreUART.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/118
Implementation;Synthesis||CL156||@W:*Input fifo_full_tx to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||LIU_GPIO_SB_1.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/542||CoreUART.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/123
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||LIU_GPIO_SB_1.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/545||Rx_async.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/255
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||LIU_GPIO_SB_1.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/553||Tx_async.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||LIU_GPIO_SB_1.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/562||Tx_async.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||LIU_GPIO_SB_1.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/563||Tx_async.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||LIU_GPIO_SB_1.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/564||Tx_async.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||LIU_GPIO_SB_1.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/567||Clock_gen.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\Clock_gen.v'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||LIU_GPIO_SB_1.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/570||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||LIU_GPIO_SB_1.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/571||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||LIU_GPIO_SB_1.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/572||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||LIU_GPIO_SB_1.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/573||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||LIU_GPIO_SB_1.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/574||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||LIU_GPIO_SB_1.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/581||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||LIU_GPIO_SB_1.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/588||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||LIU_GPIO_SB_1.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/595||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||LIU_GPIO_SB_1.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/602||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||LIU_GPIO_SB_1.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/612||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||LIU_GPIO_SB_1.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/613||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||LIU_GPIO_SB_1.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/614||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||LIU_GPIO_SB_1.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/615||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||LIU_GPIO_SB_1.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/616||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||LIU_GPIO_SB_1.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/617||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||LIU_GPIO_SB_1.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/618||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||LIU_GPIO_SB_1.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/619||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||LIU_GPIO_SB_1.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/620||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||LIU_GPIO_SB_1.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/621||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||LIU_GPIO_SB_1.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/622||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||LIU_GPIO_SB_1.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/623||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||LIU_GPIO_SB_1.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/624||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||LIU_GPIO_SB_1.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/625||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||LIU_GPIO_SB_1.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/626||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||LIU_GPIO_SB_1.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/627||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||LIU_GPIO_SB_1.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/628||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||LIU_GPIO_SB_1.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/629||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||LIU_GPIO_SB_1.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/630||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||LIU_GPIO_SB_1.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/631||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||LIU_GPIO_SB_1.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/632||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||LIU_GPIO_SB_1.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/633||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||LIU_GPIO_SB_1.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/634||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||LIU_GPIO_SB_1.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/635||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||LIU_GPIO_SB_1.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/636||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||LIU_GPIO_SB_1.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/637||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||LIU_GPIO_SB_1.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/638||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||LIU_GPIO_SB_1.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/639||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||LIU_GPIO_SB_1.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/640||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||LIU_GPIO_SB_1.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/641||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||LIU_GPIO_SB_1.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/642||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||LIU_GPIO_SB_1.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/643||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||LIU_GPIO_SB_1.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/644||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||LIU_GPIO_SB_1.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/649||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||LIU_GPIO_SB_1.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/650||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||LIU_GPIO_SB_1.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/651||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||LIU_GPIO_SB_1.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/652||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||LIU_GPIO_SB_1.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/653||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||LIU_GPIO_SB_1.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/654||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||LIU_GPIO_SB_1.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/655||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||LIU_GPIO_SB_1.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/656||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||LIU_GPIO_SB_1.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/657||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||LIU_GPIO_SB_1.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/658||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||LIU_GPIO_SB_1.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/659||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||LIU_GPIO_SB_1.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/660||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||LIU_GPIO_SB_1.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/661||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||LIU_GPIO_SB_1.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/662||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||LIU_GPIO_SB_1.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/663||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||LIU_GPIO_SB_1.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/664||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||LIU_GPIO_SB_1.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/665||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||LIU_GPIO_SB_1.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/666||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||LIU_GPIO_SB_1.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/667||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||LIU_GPIO_SB_1.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/668||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||LIU_GPIO_SB_1.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/669||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||LIU_GPIO_SB_1.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/670||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||LIU_GPIO_SB_1.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/671||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||LIU_GPIO_SB_1.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/672||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||LIU_GPIO_SB_1.srr(673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/673||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||LIU_GPIO_SB_1.srr(674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/674||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||LIU_GPIO_SB_1.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/675||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||LIU_GPIO_SB_1.srr(676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/676||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||LIU_GPIO_SB_1.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/677||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||LIU_GPIO_SB_1.srr(678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/678||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||LIU_GPIO_SB_1.srr(679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/679||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||LIU_GPIO_SB_1.srr(680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/680||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||LIU_GPIO_SB_1.srr(681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/681||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||LIU_GPIO_SB_1.srr(682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/682||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||LIU_GPIO_SB_1.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/683||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||LIU_GPIO_SB_1.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/684||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||LIU_GPIO_SB_1.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/685||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||LIU_GPIO_SB_1.srr(686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/686||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||LIU_GPIO_SB_1.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/687||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||LIU_GPIO_SB_1.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/688||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||LIU_GPIO_SB_1.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/689||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||LIU_GPIO_SB_1.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/690||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||LIU_GPIO_SB_1.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/691||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||LIU_GPIO_SB_1.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/692||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||LIU_GPIO_SB_1.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/693||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||BN132||@W:Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||LIU_GPIO_SB_1.srr(837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/837||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver tx_dout_reg[7] (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) on net tx_dout_reg[7] (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) has its enable tied to GND.||LIU_GPIO_SB_1.srr(844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/844||coreuart.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/111
Implementation;Synthesis||MO111||@N: Tristate driver tx_dout_reg[6] (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) on net tx_dout_reg[6] (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) has its enable tied to GND.||LIU_GPIO_SB_1.srr(845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/845||coreuart.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/111
Implementation;Synthesis||MO111||@N: Tristate driver tx_dout_reg[5] (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) on net tx_dout_reg[5] (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) has its enable tied to GND.||LIU_GPIO_SB_1.srr(846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/846||coreuart.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/111
Implementation;Synthesis||MO111||@N: Tristate driver tx_dout_reg[4] (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) on net tx_dout_reg[4] (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) has its enable tied to GND.||LIU_GPIO_SB_1.srr(847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/847||coreuart.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/111
Implementation;Synthesis||MO111||@N: Tristate driver tx_dout_reg[3] (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) on net tx_dout_reg[3] (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) has its enable tied to GND.||LIU_GPIO_SB_1.srr(848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/848||coreuart.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/111
Implementation;Synthesis||MO111||@N: Tristate driver tx_dout_reg[2] (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) on net tx_dout_reg[2] (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) has its enable tied to GND.||LIU_GPIO_SB_1.srr(849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/849||coreuart.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/111
Implementation;Synthesis||MO111||@N: Tristate driver tx_dout_reg[1] (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) on net tx_dout_reg[1] (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) has its enable tied to GND.||LIU_GPIO_SB_1.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/850||coreuart.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/111
Implementation;Synthesis||MO111||@N: Tristate driver tx_dout_reg[0] (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) on net tx_dout_reg[0] (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) has its enable tied to GND.||LIU_GPIO_SB_1.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/851||coreuart.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/111
Implementation;Synthesis||MO111||@N: Tristate driver fifo_empty_tx (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) on net fifo_empty_tx (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) has its enable tied to GND.||LIU_GPIO_SB_1.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/852||coreuart.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/118
Implementation;Synthesis||MO111||@N: Tristate driver fifo_full_tx (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) on net fifo_full_tx (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s(verilog)) has its enable tied to GND.||LIU_GPIO_SB_1.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/853||coreuart.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/123
Implementation;Synthesis||MO129||@W:Sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||LIU_GPIO_SB_1.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/854||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||LIU_GPIO_SB_1.srr(855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/855||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||LIU_GPIO_SB_1.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/856||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||LIU_GPIO_SB_1.srr(857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/857||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||LIU_GPIO_SB_1.srr(858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/858||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||LIU_GPIO_SB_1.srr(859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/859||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_Rx_async_0s_0s_1s_2s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/866||rx_async.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/459
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en (in view: work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_Rx_async_0s_0s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/867||rx_async.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/459
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/868||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/869||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/870||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/871||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/872||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/873||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/874||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/875||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/876||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/877||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/878||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/879||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/880||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/881||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/882||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/883||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/884||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/885||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/886||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/887||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/888||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/889||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/890||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LIU_GPIO_SB_1.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/891||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist LIU_GPIO_SB_1 ||LIU_GPIO_SB_1.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/892||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock LIU_GPIO_SB_1_sb_0/CCC_0/GL0 due to black box LIU_GPIO_SB_1_sb_0.CCC_0.CCC_INST ||LIU_GPIO_SB_1.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/896||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\liu_gpio_sb_1\synthesis.fdc'/linenumber/9
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||LIU_GPIO_SB_1.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/925||null;null
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "D:\libero_tests\LIU_GPIO_1\synthesis\LIU_GPIO_SB_1_cck.rpt" .||LIU_GPIO_SB_1.srr(956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/956||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.LIU_GPIO_SB_1_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.LIU_GPIO_SB_1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||LIU_GPIO_SB_1.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1011||liu_gpio_sb_1_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\FABOSC_0\LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.LIU_GPIO_SB_1_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.LIU_GPIO_SB_1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||LIU_GPIO_SB_1.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1012||liu_gpio_sb_1_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\FABOSC_0\LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.LIU_GPIO_SB_1_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.LIU_GPIO_SB_1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||LIU_GPIO_SB_1.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1013||liu_gpio_sb_1_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\FABOSC_0\LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.LIU_GPIO_SB_1_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.LIU_GPIO_SB_1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||LIU_GPIO_SB_1.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1014||liu_gpio_sb_1_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\FABOSC_0\LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.LIU_GPIO_SB_1_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.LIU_GPIO_SB_1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||LIU_GPIO_SB_1.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1015||liu_gpio_sb_1_sb_fabosc_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\FABOSC_0\LIU_GPIO_SB_1_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||LIU_GPIO_SB_1.srr(1016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1016||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||LIU_GPIO_SB_1.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1017||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||LIU_GPIO_SB_1.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1018||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||LIU_GPIO_SB_1.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1019||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_0.iPSELS_raw_2[1:0] (in view: work.LIU_GPIO_SB_1_sb(verilog)) mapped in logic.||LIU_GPIO_SB_1.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1020||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_0.iPSELS_raw_2[1:0] (in view: work.LIU_GPIO_SB_1_sb(verilog)) mapped in logic.||LIU_GPIO_SB_1.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1021||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_0.iPSELS_raw_2[1:0] (in view: work.LIU_GPIO_SB_1_sb(verilog)) with 2 words by 2 bits.||LIU_GPIO_SB_1.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1022||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO231||@N: Found counter in view:work.LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_Clock_gen_0s(verilog) instance genblk1\.baud_cntr[12:0] ||LIU_GPIO_SB_1.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1035||clock_gen.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\LIU_GPIO_SB_1_sb\CoreUARTapb_0_0\rtl\vlog\core\Clock_gen.v'/linenumber/275
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1052||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sm0_state[6] (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1053||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.release_sdif2_core (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1074||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.release_sdif1_core (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1075||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.release_sdif0_core (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1076||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1077||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1078||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1079||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1080||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1081||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1082||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1083||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1084||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1085||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1086||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1087||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1088||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1089||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1090||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1091||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1092||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.ddr_settled (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1093||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.release_sdif3_core (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1094||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1095||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1096||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1097||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1098||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1099||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1100||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1101||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1102||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sm0_state[5] (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1103||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sm0_state[4] (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1104||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sm0_state[3] (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1105||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sm0_state[2] (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1106||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sm0_state[1] (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1107||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance LIU_GPIO_SB_1_sb_0.CORERESETP_0.sm0_state[0] (in view: work.LIU_GPIO_SB_1(verilog)) because it does not drive other instances.||LIU_GPIO_SB_1.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1108||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||FP130||@N: Promoting Net LIU_GPIO_SB_1_sb_0.CORERESETP_0.MSS_HPMS_READY_int on CLKINT  I_228 ||LIU_GPIO_SB_1.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1118||null;null
Implementation;Synthesis||MT615||@N: Found clock CLK0_PAD with period 10.00ns ||LIU_GPIO_SB_1.srr(1156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1156||null;null
Implementation;Synthesis||MT615||@N: Found clock LIU_GPIO_SB_1_sb_0/CCC_0/GL0 with period 320.00ns ||LIU_GPIO_SB_1.srr(1157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1157||null;null
Implementation;Synthesis||MT548||@W:Source for clock LIU_GPIO_SB_1_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT not found in netlist.||LIU_GPIO_SB_1.srr(1190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1190||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\liu_gpio_sb_1\synthesis.fdc'/linenumber/8
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { LIU_GPIO_SB_1_sb_0.CORERESETP_0.ddr_settled LIU_GPIO_SB_1_sb_0.CORERESETP_0.count_ddr_enable LIU_GPIO_SB_1_sb_0.CORERESETP_0.release_sdif*_core LIU_GPIO_SB_1_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||LIU_GPIO_SB_1.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1317||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\liu_gpio_sb_1\synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { LIU_GPIO_SB_1_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { LIU_GPIO_SB_1_sb_0.CORERESETP_0.sm0_areset_n_rcosc LIU_GPIO_SB_1_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||LIU_GPIO_SB_1.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1318||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\liu_gpio_sb_1\synthesis.fdc'/linenumber/11
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { LIU_GPIO_SB_1_sb_0.CORERESETP_0.MSS_HPMS_READY_int LIU_GPIO_SB_1_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { LIU_GPIO_SB_1_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||LIU_GPIO_SB_1.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1319||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\liu_gpio_sb_1\synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { LIU_GPIO_SB_1_sb_0.CORERESETP_0.CONFIG1_DONE LIU_GPIO_SB_1_sb_0.CORERESETP_0.CONFIG2_DONE LIU_GPIO_SB_1_sb_0.CORERESETP_0.SDIF*_PERST_N LIU_GPIO_SB_1_sb_0.CORERESETP_0.SDIF*_PSEL LIU_GPIO_SB_1_sb_0.CORERESETP_0.SDIF*_PWRITE LIU_GPIO_SB_1_sb_0.CORERESETP_0.SDIF*_PRDATA[*] LIU_GPIO_SB_1_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT LIU_GPIO_SB_1_sb_0.CORERESETP_0.SOFT_RESET_F2M LIU_GPIO_SB_1_sb_0.CORERESETP_0.SOFT_M3_RESET LIU_GPIO_SB_1_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET LIU_GPIO_SB_1_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET LIU_GPIO_SB_1_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET LIU_GPIO_SB_1_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET LIU_GPIO_SB_1_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET LIU_GPIO_SB_1_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||LIU_GPIO_SB_1.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1320||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\liu_gpio_sb_1\synthesis.fdc'/linenumber/13
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { LIU_GPIO_SB_1_sb_0.LIU_GPIO_SB_1_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||LIU_GPIO_SB_1.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LIU_GPIO_SB_1.srr'/linenumber/1321||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\liu_gpio_sb_1\synthesis.fdc'/linenumber/14
