{"by":"matt_d","descendants":32,"id":18077005,"kids":[18077146,18086053,18078020,18077096],"score":79,"time":1537976184,"title":"Designing a RISC-V CPU in VHDL: Arty S7 RPU SoC","type":"story","url":"http://labs.domipheus.com/blog/designing-a-risc-v-cpu-in-vhdl-part-16-arty-s7-rpu-soc-block-rams-720p-hdmi/"}