<profile>

<section name = "Vivado HLS Report for 'get_result'" level="0">
<item name = "Date">Mon Apr  9 09:45:20 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">exact_dot_product</item>
<item name = "Solution">base</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.06, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 26, 3, 26, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- GetMantissa">10, 10, 1, -, -, 10, no</column>
<column name="- FlipMantissa">10, 10, 1, -, -, 10, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 292, 585</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 137</column>
<column name="Register">-, -, 353, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_391_p2">+, 0, 0, 13, 4, 1</column>
<column name="i_fu_315_p2">+, 0, 0, 13, 4, 1</column>
<column name="tmp_13_fu_223_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_5_fu_269_p2">+, 0, 0, 15, 8, 8</column>
<column name="addconv_fu_299_p2">-, 0, 0, 16, 7, 9</column>
<column name="bvh_d_index_fu_340_p2">-, 0, 0, 13, 4, 4</column>
<column name="r_V_fu_321_p2">-, 0, 0, 16, 9, 9</column>
<column name="tmp_6_fu_283_p2">-, 0, 0, 15, 1, 5</column>
<column name="tmp_18_fu_361_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_10_fu_169_p3">ctlz, 0, 73, 71, 64, 0</column>
<column name="tmp_1_fu_241_p3">ctlz, 0, 73, 71, 64, 0</column>
<column name="tmp_2_fu_187_p3">ctlz, 0, 73, 71, 64, 0</column>
<column name="tmp_s_fu_254_p3">ctlz, 0, 73, 71, 64, 0</column>
<column name="exitcond1_fu_309_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="exitcond_fu_385_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="tmp_11_fu_177_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_3_fu_249_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_4_fu_233_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="leading_signs_V_1_fu_227_p3">select, 0, 0, 8, 1, 8</column>
<column name="leading_signs_V_fu_273_p3">select, 0, 0, 8, 1, 8</column>
<column name="exponent_V_fu_289_p2">xor, 0, 0, 13, 5, 6</column>
<column name="flipped_V_fu_203_p2">xor, 0, 0, 79, 2, 72</column>
<column name="rev_fu_334_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_12_fu_405_p2">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="agg_result_V_reg_132">9, 2, 16, 32</column>
<column name="ap_NS_fsm">47, 10, 1, 10</column>
<column name="ap_phi_mux_agg_result_V_phi_fu_136_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_p_Repl2_s_phi_fu_124_p4">9, 2, 10, 20</column>
<column name="ap_return">9, 2, 16, 32</column>
<column name="bvh_d_index_2_reg_110">9, 2, 4, 8</column>
<column name="i_op_assign_reg_89">9, 2, 4, 8</column>
<column name="p_Repl2_s_reg_121">9, 2, 10, 20</column>
<column name="p_Val2_1_reg_100">9, 2, 10, 20</column>
<column name="p_Val2_2_reg_77">9, 2, 10, 20</column>
<column name="p_s_reg_68">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CompleteRegister_m_c_reg_434">128, 0, 128, 0</column>
<column name="addconv_reg_507">9, 0, 9, 0</column>
<column name="agg_result_V_reg_132">16, 0, 16, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_return_preg">16, 0, 16, 0</column>
<column name="bvh_d_index_2_reg_110">4, 0, 4, 0</column>
<column name="exponent_V_reg_502">5, 0, 5, 0</column>
<column name="i_op_assign_reg_89">4, 0, 4, 0</column>
<column name="leading_signs_V_1_reg_471">8, 0, 8, 0</column>
<column name="leading_signs_V_reg_497">8, 0, 8, 0</column>
<column name="p_Repl2_4_reg_439">1, 0, 1, 0</column>
<column name="p_Repl2_s_reg_121">10, 0, 10, 0</column>
<column name="p_Result_s_7_reg_466">64, 0, 64, 0</column>
<column name="p_Val2_1_reg_100">10, 0, 10, 0</column>
<column name="p_Val2_2_reg_77">10, 0, 10, 0</column>
<column name="p_s_reg_68">8, 0, 8, 0</column>
<column name="tmp_11_reg_444">1, 0, 1, 0</column>
<column name="tmp_14_reg_449">8, 0, 8, 0</column>
<column name="tmp_15_reg_454">8, 0, 8, 0</column>
<column name="tmp_3_reg_481">1, 0, 1, 0</column>
<column name="tmp_4_reg_477">1, 0, 1, 0</column>
<column name="tmp_8_reg_486">8, 0, 8, 0</column>
<column name="tmp_9_reg_491">8, 0, 8, 0</column>
<column name="tmp_reg_460">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, get_result, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, get_result, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, get_result, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, get_result, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, get_result, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, get_result, return value</column>
<column name="ap_return">out, 16, ap_ctrl_hs, get_result, return value</column>
<column name="CompleteRegister_m_cr_V_read">in, 72, ap_none, CompleteRegister_m_cr_V_read, scalar</column>
</table>
</item>
</section>
</profile>
