# 0 "arch/arm64/boot/dts/qcom/msm8956-sony-xperia-loire-kugo.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/msm8956-sony-xperia-loire-kugo.dts"
# 9 "arch/arm64/boot/dts/qcom/msm8956-sony-xperia-loire-kugo.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/msm8956-sony-xperia-loire.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/msm8956-sony-xperia-loire.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8956.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/msm8956.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8976.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/msm8976.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-msm8976.h" 1
# 10 "arch/arm64/boot/dts/qcom/msm8976.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 11 "arch/arm64/boot/dts/qcom/msm8976.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm64/boot/dts/qcom/msm8976.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 13 "arch/arm64/boot/dts/qcom/msm8976.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 15 "arch/arm64/boot/dts/qcom/msm8976.dtsi" 2

/ {
 interrupt-parent = <&intc>;
 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   enable-method = "psci";
   cpu-idle-states = <&little_cpu_sleep_0>;
   capacity-dmips-mhz = <573>;
   next-level-cache = <&l2_0>;
   #cooling-cells = <2>;
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   enable-method = "psci";
   cpu-idle-states = <&little_cpu_sleep_0>;
   capacity-dmips-mhz = <573>;
   next-level-cache = <&l2_0>;
   #cooling-cells = <2>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   enable-method = "psci";
   cpu-idle-states = <&little_cpu_sleep_0>;
   capacity-dmips-mhz = <573>;
   next-level-cache = <&l2_0>;
   #cooling-cells = <2>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   enable-method = "psci";
   cpu-idle-states = <&little_cpu_sleep_0>;
   capacity-dmips-mhz = <573>;
   next-level-cache = <&l2_0>;
   #cooling-cells = <2>;
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x100>;
   enable-method = "psci";
   cpu-idle-states = <&big_cpu_sleep_0 &big_cpu_sleep_1>;
   capacity-dmips-mhz = <1024>;
   next-level-cache = <&l2_1>;
   #cooling-cells = <2>;
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x101>;
   enable-method = "psci";
   cpu-idle-states = <&big_cpu_sleep_0 &big_cpu_sleep_1>;
   capacity-dmips-mhz = <1024>;
   next-level-cache = <&l2_1>;
   #cooling-cells = <2>;
  };

  CPU6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x102>;
   enable-method = "psci";
   cpu-idle-states = <&big_cpu_sleep_0 &big_cpu_sleep_1>;
   capacity-dmips-mhz = <1024>;
   next-level-cache = <&l2_1>;
   #cooling-cells = <2>;
  };

  CPU7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x103>;
   enable-method = "psci";
   cpu-idle-states = <&big_cpu_sleep_0 &big_cpu_sleep_1>;
   capacity-dmips-mhz = <1024>;
   next-level-cache = <&l2_1>;
   #cooling-cells = <2>;
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };

    core2 {
     cpu = <&CPU6>;
    };

    core3 {
     cpu = <&CPU7>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   little_cpu_sleep_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "little-power-collapse";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <181>;
    exit-latency-us = <149>;
    min-residency-us = <703>;
    local-timer-stop;
   };

   big_cpu_sleep_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "big-retention";
    arm,psci-suspend-param = <0x00000002>;
    entry-latency-us = <142>;
    exit-latency-us = <99>;
    min-residency-us = <242>;
   };

   big_cpu_sleep_1: cpu-sleep-1-1 {
    compatible = "arm,idle-state";
    idle-state-name = "big-power-collapse";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <158>;
    exit-latency-us = <144>;
    min-residency-us = <863>;
    local-timer-stop;
   };
  };

  l2_0: l2-cache0 {
   compatible = "cache";
   cache-level = <2>;
   cache-unified;
  };

  l2_1: l2-cache1 {
   compatible = "cache";
   cache-level = <2>;
   cache-unified;
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-msm8976", "qcom,scm";
   clocks = <&gcc 115>,
     <&gcc 114>,
     <&gcc 113>;
   clock-names = "core", "bus", "iface";
   #reset-cells = <1>;

   qcom,dload-mode = <&tcsr 0x6100>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 pmu: pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 ((((1 << (8)) - 1) << 8) | 4)>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  ext-region@85b00000 {
   reg = <0x0 0x85b00000 0x0 0x500000>;
   no-map;
  };

  smem@86300000 {
   compatible = "qcom,smem";
   reg = <0x0 0x86300000 0x0 0x100000>;
   no-map;

   hwlocks = <&tcsr_mutex 3>;
   qcom,rpm-msg-ram = <&rpm_msg_ram>;
  };

  reserved@86400000 {
   reg = <0x0 0x86400000 0x0 0x800000>;
   no-map;
  };

  mpss_mem: mpss@86c00000 {
   reg = <0x0 0x86c00000 0x0 0x5600000>;
   no-map;
  };

  lpass_mem: lpass@8c200000 {
   reg = <0x0 0x8c200000 0x0 0x1800000>;
   no-map;
  };

  venus_mem: memory@8da00000 {
   reg = <0x0 0x8da00000 0x0 0x2600000>;
   no-map;
  };

  tz-apps@8dd00000 {
   reg = <0x0 0x8dd00000 0x0 0x1400000>;
   no-map;
  };
 };

 smp2p-hexagon {
  compatible = "qcom,smp2p";
  interrupts = <0 291 1>;
  qcom,ipc = <&apcs 8 10>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;
  qcom,smem = <443>, <429>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";

   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-modem {
  compatible = "qcom,smp2p";
  interrupts = <0 27 1>;
  qcom,ipc = <&apcs 8 13>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;
  qcom,smem = <435>, <428>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";

   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-wcnss {
  compatible = "qcom,smp2p";
  interrupts = <0 143 1>;
  qcom,ipc = <&apcs 8 17>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <4>;
  qcom,smem = <451>, <431>;

  wcnss_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";

   #qcom,smem-state-cells = <1>;
  };

  wcnss_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smd {
  compatible = "qcom,smd";

  rpm {
   interrupts = <0 168 1>;
   qcom,ipc = <&apcs 8 0>;
   qcom,smd-edge = <15>;

   rpm_requests: rpm-requests {
    compatible = "qcom,rpm-msm8976";
    qcom,smd-channels = "rpm_requests";

    rpmcc: clock-controller {
     compatible = "qcom,rpmcc-msm8976", "qcom,rpmcc";
     clocks = <&xo_board>;
     clock-names = "xo";
     #clock-cells = <1>;
    };

    rpmpd: power-controller {
     compatible = "qcom,msm8976-rpmpd";
     #power-domain-cells = <1>;
     operating-points-v2 = <&rpmpd_opp_table>;

     rpmpd_opp_table: opp-table {
      compatible = "operating-points-v2";

      rpmpd_opp_ret: opp1 {
       opp-level = <16>;
      };

      rpmpd_opp_ret_plus: opp2 {
       opp-level = <32>;
      };

      rpmpd_opp_min_svs: opp3 {
       opp-level = <48>;
      };

      rpmpd_opp_low_svs: opp4 {
       opp-level = <64>;
      };

      rpmpd_opp_svs: opp5 {
       opp-level = <128>;
      };

      rpmpd_opp_svs_plus: opp6 {
       opp-level = <192>;
      };

      rpmpd_opp_nom: opp7 {
       opp-level = <256>;
      };

      rpmpd_opp_nom_plus: opp8 {
       opp-level = <320>;
      };

      rpmpd_opp_turbo: opp9 {
       opp-level = <384>;
      };

      rpmpd_opp_turbo_no_cpr: opp10 {
       opp-level = <416>;
      };

      rpmpd_opp_turbo_high: opp111 {
       opp-level = <448>;
      };
     };
    };
   };
  };
 };

 smsm {
  compatible = "qcom,smsm";

  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ipc-1 = <&apcs 8 12>;
  qcom,ipc-2 = <&apcs 8 9>;
  qcom,ipc-3 = <&apcs 8 18>;

  apps_smsm: apps@0 {
   reg = <0>;
   #qcom,smem-state-cells = <1>;
  };

  hexagon_smsm: hexagon@1 {
   reg = <1>;
   interrupts = <0 290 1>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  wcnss_smsm: wcnss@6 {
   reg = <6>;
   interrupts = <0 144 1>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  rng@22000 {
   compatible = "qcom,prng";
   reg = <0x00022000 0x140>;
   clocks = <&gcc 85>;
   clock-names = "core";
  };

  rpm_msg_ram: sram@60000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x00060000 0x8000>;
  };

  usb_hs_phy: phy@6c000 {
   compatible = "qcom,usb-hs-28nm-femtophy";
   reg = <0x0006c000 0x200>;
   #phy-cells = <0>;
   clocks = <&rpmcc 0>,
     <&gcc 97>,
     <&gcc 96>;
   clock-names = "ref", "ahb", "sleep";
   resets = <&gcc 2>,
     <&gcc 3>;
   reset-names = "phy", "por";
   status = "disabled";
  };

  qfprom: qfprom@a4000 {
   compatible = "qcom,msm8976-qfprom", "qcom,qfprom";
   reg = <0x000a4000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;

   tsens_base1: base1@218 {
    reg = <0x218 1>;
    bits = <0 8>;
   };

   tsens_s0_p1: s0-p1@219 {
    reg = <0x219 0x1>;
    bits = <0 6>;
   };

   tsens_s0_p2: s0-p2@219 {
    reg = <0x219 0x2>;
    bits = <6 6>;
   };

   tsens_s1_p1: s1-p1@21a {
    reg = <0x21a 0x2>;
    bits = <4 6>;
   };

   tsens_s1_p2: s1-p2@21b {
    reg = <0x21b 0x1>;
    bits = <2 6>;
   };

   tsens_s2_p1: s2-p1@21c {
    reg = <0x21c 0x1>;
    bits = <0 6>;
   };

   tsens_s2_p2: s2-p2@21c {
    reg = <0x21c 0x2>;
    bits = <6 6>;
   };

   tsens_s3_p1: s3-p1@21d {
    reg = <0x21d 0x2>;
    bits = <4 6>;
   };

   tsens_s3_p2: s3-p2@21e {
    reg = <0x21e 0x1>;
    bits = <2 6>;
   };

   tsens_base2: base2@220 {
    reg = <0x220 1>;
    bits = <0 8>;
   };

   tsens_s4_p1: s4-p1@221 {
    reg = <0x221 0x1>;
    bits = <0 6>;
   };

   tsens_s4_p2: s4-p2@221 {
    reg = <0x221 0x2>;
    bits = <6 6>;
   };

   tsens_s5_p1: s5-p1@222 {
    reg = <0x222 0x2>;
    bits = <4 6>;
   };

   tsens_s5_p2: s5-p2@223 {
    reg = <0x224 0x1>;
    bits = <2 6>;
   };

   tsens_s6_p1: s6-p1@224 {
    reg = <0x224 0x1>;
    bits = <0 6>;
   };

   tsens_s6_p2: s6-p2@224 {
    reg = <0x224 0x2>;
    bits = <6 6>;
   };

   tsens_s7_p1: s7-p1@225 {
    reg = <0x225 0x2>;
    bits = <4 6>;
   };

   tsens_s7_p2: s7-p2@226 {
    reg = <0x226 0x2>;
    bits = <2 6>;
   };

   tsens_mode: mode@228 {
    reg = <0x228 1>;
    bits = <0 3>;
   };

   tsens_s8_p1: s8-p1@228 {
    reg = <0x228 0x2>;
    bits = <3 6>;
   };

   tsens_s8_p2: s8-p2@229 {
    reg = <0x229 0x1>;
    bits = <1 6>;
   };

   tsens_s9_p1: s9-p1@229 {
    reg = <0x229 0x2>;
    bits = <7 6>;
   };

   tsens_s9_p2: s9-p2@22a {
    reg = <0x22a 0x2>;
    bits = <5 6>;
   };

   tsens_s10_p1: s10-p1@22b {
    reg = <0x22b 0x2>;
    bits = <3 6>;
   };

   tsens_s10_p2: s10-p2@22c {
    reg = <0x22c 0x1>;
    bits = <1 6>;
   };
  };

  tsens: thermal-sensor@4a9000 {
   compatible = "qcom,msm8976-tsens", "qcom,tsens-v1";
   reg = <0x004a9000 0x1000>,
         <0x004a8000 0x1000>;
   interrupts = <0 184 4>;
   interrupt-names = "uplow";
   nvmem-cells = <&tsens_mode>,
          <&tsens_base1>, <&tsens_base2>,
          <&tsens_s0_p1>, <&tsens_s0_p2>,
          <&tsens_s1_p1>, <&tsens_s1_p2>,
          <&tsens_s2_p1>, <&tsens_s2_p2>,
          <&tsens_s3_p1>, <&tsens_s3_p2>,
          <&tsens_s4_p1>, <&tsens_s4_p2>,
          <&tsens_s5_p1>, <&tsens_s5_p2>,
          <&tsens_s6_p1>, <&tsens_s6_p2>,
          <&tsens_s7_p1>, <&tsens_s7_p2>,
          <&tsens_s8_p1>, <&tsens_s8_p2>,
          <&tsens_s9_p1>, <&tsens_s9_p2>,
          <&tsens_s10_p1>, <&tsens_s10_p2>;
   nvmem-cell-names = "mode",
        "base1", "base2",
        "s0_p1", "s0_p2",
        "s1_p1", "s1_p2",
        "s2_p1", "s2_p2",
        "s3_p1", "s3_p2",
        "s4_p1", "s4_p2",
        "s5_p1", "s5_p2",
        "s6_p1", "s6_p2",
        "s7_p1", "s7_p2",
        "s8_p1", "s8_p2",
        "s9_p1", "s9_p2",
        "s10_p1", "s10_p2";
   #qcom,sensors = <11>;
   #thermal-sensor-cells = <1>;
  };

  tlmm: pinctrl@1000000 {
   compatible = "qcom,msm8976-pinctrl";
   reg = <0x01000000 0x300000>;
   interrupts = <0 208 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&tlmm 0 0 145>;
   interrupt-controller;
   #interrupt-cells = <2>;

   spi1_default: spi0-default-state {
    spi-pins {
     pins = "gpio0", "gpio1", "gpio3";
     function = "blsp_spi1";
     drive-strength = <12>;
     bias-disable;
    };

    cs-pins {
     pins = "gpio2";
     function = "blsp_spi1";
     drive-strength = <2>;
     bias-disable;
    };
   };

   spi1_sleep: spi0-sleep-state {
    spi-pins {
     pins = "gpio0", "gpio1", "gpio3";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };

    cs-pins {
     pins = "gpio2";
     function = "gpio";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp1_i2c2_default: blsp1-i2c2-default-state {
    pins = "gpio6", "gpio7";
    function = "blsp_i2c2";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c2_sleep: blsp1-i2c2-sleep-state {
    pins = "gpio6", "gpio7";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c4_default: blsp1-i2c4-default-state {
    pins = "gpio14", "gpio15";
    function = "blsp_i2c4";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c4_sleep: blsp1-i2c4-sleep-state {
    pins = "gpio14", "gpio15";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_uart2_active: blsp2-uart2-active-state {
    pins = "gpio20", "gpio21";
    function = "blsp_uart6";
    drive-strength = <4>;
    bias-disable;
   };

   blsp2_uart2_sleep: blsp2-uart2-sleep-state {
    pins = "gpio20", "gpio21";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };


   blsp2_i2c2_default: blsp2-i2c2-default-state {
    pins = "gpio22", "gpio23";
    function = "blsp_i2c6";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_i2c2_sleep: blsp2-i2c2-sleep-state {
    pins = "gpio22", "gpio23";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_i2c4_default: blsp2-i2c4-default-state {
    pins = "gpio18", "gpio19";
    function = "blsp_i2c8";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_i2c4_sleep: blsp2-i2c4-sleep-state {
    pins = "gpio18", "gpio19";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };
  };

  gcc: clock-controller@1800000 {
   compatible = "qcom,gcc-msm8976";
   reg = <0x01800000 0x80000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;

   assigned-clocks = <&gcc 2>;
   assigned-clock-rates = <1100000000>;

   clocks = <&rpmcc 0>,
     <&rpmcc 1>,
     <0>,
     <0>,
     <0>,
     <0>;
   clock-names = "xo",
          "xo_a",
          "dsi0pll",
          "dsi0pllbyte",
          "dsi1pll",
          "dsi1pllbyte";
  };

  tcsr_mutex: hwlock@1905000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x01905000 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr: syscon@1937000 {
   compatible = "qcom,msm8976-tcsr", "syscon";
   reg = <0x01937000 0x30000>;
  };

  spmi_bus: spmi@200f000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0200f000 0x1000>,
         <0x02400000 0x800000>,
         <0x02c00000 0x800000>,
         <0x03800000 0x200000>,
         <0x0200a000 0x2100>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupts = <0 190 4>;
   interrupt-names = "periph_irq";
   qcom,channel = <0>;
   qcom,ee = <0>;

   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  sdhc_1: mmc@7824900 {
   compatible = "qcom,msm8976-sdhci", "qcom,sdhci-msm-v4";
   reg = <0x07824900 0x500>, <0x07824000 0x800>;
   reg-names = "hc", "core";

   interrupts = <0 123 4>,
         <0 138 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 89>,
     <&gcc 90>,
     <&rpmcc 0>;
   clock-names = "iface", "core", "xo";
   status = "disabled";
  };

  sdhc_2: mmc@7864900 {
   compatible = "qcom,msm8976-sdhci", "qcom,sdhci-msm-v4";
   reg = <0x07864900 0x11c>, <0x07864000 0x800>;
   reg-names = "hc", "core";

   interrupts = <0 125 4>,
         <0 221 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 92>,
     <&gcc 93>,
     <&rpmcc 0>;
   clock-names = "iface", "core", "xo";
   status = "disabled";
  };

  blsp1_dma: dma-controller@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07884000 0x1f000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 110>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
  };

  blsp1_uart1: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078af000 0x200>;
   interrupts = <0 107 4>;
   clocks = <&gcc 18>, <&gcc 110>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 0>, <&blsp1_dma 1>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_uart2: serial@78b0000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078b0000 0x200>;
   interrupts = <0 108 4>;
   clocks = <&gcc 19>, <&gcc 110>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 2>, <&blsp1_dma 3>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_spi1: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b5000 0x500>;
   interrupts = <0 95 4>;
   clocks = <&gcc 10>, <&gcc 110>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 4>, <&blsp1_dma 5>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi1_default>;
   pinctrl-1 = <&spi1_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp1_i2c2: i2c@78b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b6000 0x500>;
   interrupts = <0 96 4>;
   clocks = <&gcc 12>, <&gcc 110>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   dmas = <&blsp1_dma 6>, <&blsp1_dma 7>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_i2c2_default>;
   pinctrl-1 = <&blsp1_i2c2_default>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp1_i2c4: i2c@78b8000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b8000 0x500>;
   interrupts = <0 98 4>;
   clocks = <&gcc 16>, <&gcc 110>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   dmas = <&blsp1_dma 10>, <&blsp1_dma 11>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_i2c4_default>;
   pinctrl-1 = <&blsp1_i2c4_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  otg: usb@78db000 {
   compatible = "qcom,ci-hdrc";
   reg = <0x078db000 0x200>,
         <0x078db200 0x200>;
   interrupts = <0 134 4>,
         <0 140 4>;
   clocks = <&gcc 101>, <&gcc 102>;
   clock-names = "iface", "core";
   assigned-clocks = <&gcc 102>;
   assigned-clock-rates = <80000000>;
   resets = <&gcc 1>;
   reset-names = "core";
   ahb-burst-config = <0>;
   dr_mode = "peripheral";
   phy_type = "ulpi";
   phy-names = "usb-phy";
   phys = <&usb_hs_phy>;
   status = "disabled";
   #reset-cells = <1>;
  };

  sdhc_3: mmc@7a24900 {
   compatible = "qcom,msm8976-sdhci", "qcom,sdhci-msm-v4";
   reg = <0x07a24900 0x11c>, <0x07a24000 0x800>;
   reg-names = "hc", "core";

   interrupts = <0 295 4>,
         <0 297 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 94>,
     <&gcc 95>,
     <&rpmcc 0>;
   clock-names = "iface", "core", "xo";

   status = "disabled";
  };

  blsp2_dma: dma-controller@7ac4000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07ac4000 0x1f000>;
   interrupts = <0 239 4>;
   clocks = <&gcc 111>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
  };

  blsp2_uart2: serial@7af0000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x07af0000 0x200>;
   interrupts = <0 307 4>;
   clocks = <&gcc 29>, <&gcc 111>;
   clock-names = "core", "iface";
   dmas = <&blsp2_dma 0>, <&blsp2_dma 1>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp2_i2c2: i2c@7af6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x07af6000 0x600>;
   interrupts = <0 300 4>;
   clocks = <&gcc 22>, <&gcc 111>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   dmas = <&blsp2_dma 6>, <&blsp2_dma 7>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_i2c2_default>;
   pinctrl-1 = <&blsp2_i2c2_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_i2c4: i2c@7af8000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x07af8000 0x600>;
   interrupts = <0 302 4>;
   clocks = <&gcc 26>, <&gcc 111>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   dmas = <&blsp2_dma 10>, <&blsp2_dma 11>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_i2c4_default>;
   pinctrl-1 = <&blsp2_i2c4_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   reg = <0x0b000000 0x1000>, <0x0b002000 0x1000>;
   interrupt-controller;
   #interrupt-cells = <3>;
  };

  apcs: mailbox@b011000 {
   compatible = "qcom,msm8976-apcs-kpss-global",
         "qcom,msm8994-apcs-kpss-global", "syscon";
   reg = <0x0b011000 0x1000>;
   #mbox-cells = <1>;
  };

  timer@b120000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0b120000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   clock-frequency = <19200000>;

   frame@b121000 {
    reg = <0x0b121000 0x1000>, <0x0b122000 0x1000>;
    interrupts = <0 8 4>,
          <0 7 4>;
    frame-number = <0>;
   };

   frame@b123000 {
    reg = <0x0b123000 0x1000>;
    interrupts = <0 9 4>;
    frame-number = <1>;
    status = "disabled";
   };

   frame@b124000 {
    reg = <0x0b124000 0x1000>;
    interrupts = <0 10 4>;
    frame-number = <2>;
    status = "disabled";
   };

   frame@b125000 {
    reg = <0x0b125000 0x1000>;
    interrupts = <0 11 4>;
    frame-number = <3>;
    status = "disabled";
   };

   frame@b126000 {
    reg = <0x0b126000 0x1000>;
    interrupts = <0 12 4>;
    frame-number = <4>;
    status = "disabled";
   };

   frame@b127000 {
    reg = <0x0b127000 0x1000>;
    interrupts = <0 13 4>;
    frame-number = <5>;
    status = "disabled";
   };

   frame@b128000 {
    reg = <0x0b128000 0x1000>;
    interrupts = <0 14 4>;
    frame-number = <6>;
    status = "disabled";
   };
  };

  imem: sram@8600000 {
   compatible = "qcom,msm8976-imem", "syscon", "simple-mfd";
   reg = <0x08600000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;

   ranges = <0 0x08600000 0x1000>;

   pil-reloc@94c {
    compatible = "qcom,pil-reloc-info";
    reg = <0x94c 0xc8>;
   };
  };
 };

 thermal-zones {
  aoss0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 0>;

   trips {
    aoss0_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  modem-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 1>;
   trips {
    modem_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  qdsp-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 2>;
   trips {
    qdsp_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  cam-isp-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 3>;
   trips {
    cam_isp_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  cpu4-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&tsens 4>;

   trips {
    cpu4_alert0: trip-point0 {
     temperature = <50000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cpu4_alert1: trip-point1 {
     temperature = <55000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu4_crit: cpu-crit {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu5-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&tsens 5>;

   trips {
    cpu5_alert0: trip-point0 {
     temperature = <50000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cpu5_alert1: trip-point1 {
     temperature = <55000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu5_crit: cpu-crit {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu6-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&tsens 6>;

   trips {
    cpu6_alert0: trip-point0 {
     temperature = <50000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cpu6_alert1: trip-point1 {
     temperature = <55000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu6_crit: cpu-crit {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu7-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&tsens 7>;

   trips {
    cpu7_alert0: trip-point0 {
     temperature = <50000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cpu7_alert1: trip-point1 {
     temperature = <55000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu7_crit: cpu-crit {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  big-l2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&tsens 8>;

   trips {
    l2_alert0: trip-point0 {
     temperature = <50000>;
     hysteresis = <2000>;
     type = "hot";
    };
    l2_alert1: trip-point1 {
     temperature = <55000>;
     hysteresis = <2000>;
     type = "passive";
    };
    l2_crit: l2-crit {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&tsens 9>;

   trips {
    cpu0_alert0: trip-point0 {
     temperature = <50000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cpu0_alert1: trip-point1 {
     temperature = <55000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu0_crit: cpu-crit {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  gpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&tsens 10>;

   trips {
    gpu_alert0: trip-point0 {
     temperature = <50000>;
     hysteresis = <2000>;
     type = "hot";
    };
    gpu_alert1: trip-point1 {
     temperature = <55000>;
     hysteresis = <2000>;
     type = "passive";
    };
    gpu_crit: gpu-crit {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 4 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 1 ((((1 << (8)) - 1) << 8) | 8)>;
  clock-frequency = <19200000>;
 };
};
# 10 "arch/arm64/boot/dts/qcom/msm8956.dtsi" 2

&pmu {
 interrupts = <1 7 ((((1 << (6)) - 1) << 8) | 4)>;
};

&tsens {
 compatible = "qcom,msm8956-tsens", "qcom,tsens-v1";
};
# 10 "arch/arm64/boot/dts/qcom/msm8956-sony-xperia-loire.dtsi" 2

# 1 "arch/arm64/boot/dts/qcom/pm8004.dtsi" 1


# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 4 "arch/arm64/boot/dts/qcom/pm8004.dtsi" 2

&spmi_bus {

 pm8004_lsid4: pmic@4 {
  compatible = "qcom,pm8004", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };

 pm8004_lsid5: pmic@5 {
  compatible = "qcom,pm8004", "qcom,spmi-pmic";
  reg = <0x5 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8004_spmi_regulators: regulators {
   compatible = "qcom,pm8004-regulators";
  };
 };
};
# 12 "arch/arm64/boot/dts/qcom/msm8956-sony-xperia-loire.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm8950.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 9 "arch/arm64/boot/dts/qcom/pm8950.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 10 "arch/arm64/boot/dts/qcom/pm8950.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/qcom,pmic-mpp.h" 1
# 12 "arch/arm64/boot/dts/qcom/pm8950.dtsi" 2


&spmi_bus {
 pmic@0 {
  compatible = "qcom,pm8950", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon@800 {
   compatible = "qcom,pm8916-pon";
   reg = <0x0800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;
   };
  };

  pm8950_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0 0x24 0 1>;
   io-channels = <&pm8950_vadc 0x08>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8950_vadc: adc@3100 {
   compatible = "qcom,spmi-vadc";
   reg = <0x3100>;
   interrupts = <0x0 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   vcoin@5 {
    reg = <0x05>;
    qcom,pre-scaling = <1 1>;
   };

   vph-pwr@7 {
    reg = <0x07>;
    qcom,pre-scaling = <1 1>;
   };

   die-temp@8 {
    reg = <0x08>;
    qcom,pre-scaling = <1 1>;
   };

   ref-625mv@9 {
    reg = <0x09>;
    qcom,pre-scaling = <1 1>;
   };

   ref-1250mv@a {
    reg = <0x0a>;
    qcom,pre-scaling = <1 1>;
   };

   ref-buf-625mv@c {
    reg = <0x0c>;
    qcom,pre-scaling = <1 1>;
   };

   ref-gnd@e {
    reg = <0x0e>;
   };

   ref-vdd@f {
    reg = <0x0f>;
   };

   pa-therm1@11 {
    reg = <0x11>;
    qcom,pre-scaling = <1 1>;
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
   };

   case-therm@13 {
    reg = <0x13>;
    qcom,pre-scaling = <1 1>;
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
   };

   xo-therm@32 {
    reg = <0x32>;
    qcom,pre-scaling = <1 1>;
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
   };

   pa-therm0@36 {
    reg = <0x36>;
    qcom,pre-scaling = <1 1>;
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
   };

   xo-therm-buf@3c {
    reg = <0x3c>;
    qcom,pre-scaling = <1 1>;
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
   };
  };

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 0>;
  };

  pm8950_mpps: mpps@a000 {
   compatible = "qcom,pm8950-mpp", "qcom,spmi-mpp";
   reg = <0xa000>;
   gpio-controller;
   gpio-ranges = <&pm8950_mpps 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pm8950_gpios: gpio@c000 {
   compatible = "qcom,pm8950-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8950_gpios 0 0 8>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm8950", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8950_spmi_regulators: regulators {
   compatible = "qcom,pm8950-regulators";
  };
 };
};
# 13 "arch/arm64/boot/dts/qcom/msm8956-sony-xperia-loire.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pmi8950.dtsi" 1







&spmi_bus {
 pmic@2 {
  compatible = "qcom,pmi8950", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmi8950_vadc: adc@3100 {
   compatible = "qcom,spmi-vadc";
   reg = <0x3100>;
   interrupts = <0x2 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   adc-chan@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 4>;
    label = "usbin";
   };

   adc-chan@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 4>;
    label = "dcin";
   };

   adc-chan@2 {
    reg = <0x02>;
    qcom,pre-scaling = <1 1>;
    label = "vchg_sns";
   };

   adc-chan@9 {
    reg = <0x09>;
    qcom,pre-scaling = <1 1>;
    label = "ref_625mv";
   };

   adc-chan@a {
    reg = <0x0a>;
    qcom,pre-scaling = <1 1>;
    label = "ref_1250mv";
   };

   adc-chan@d {
    reg = <0x0d>;
    qcom,pre-scaling = <1 1>;
    label = "chg_temp";
   };
  };

  pmi8950_mpps: mpps@a000 {
   compatible = "qcom,pmi8950-mpp", "qcom,spmi-mpp";
   reg = <0xa000>;
   gpio-controller;
   gpio-ranges = <&pmi8950_mpps 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pmi8950_gpios: gpio@c000 {
   compatible = "qcom,pmi8950-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pmi8950_gpios 0 0 2>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@3 {
  compatible = "qcom,pmi8950", "qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmi8950_wled: leds@d800 {
   compatible = "qcom,pmi8950-wled";
   reg = <0xd800>, <0xd900>;
   interrupts = <0x3 0xd8 0x02 1>;
   interrupt-names = "short";
   label = "backlight";

   status = "disabled";
  };
 };
};
# 14 "arch/arm64/boot/dts/qcom/msm8956-sony-xperia-loire.dtsi" 2

/ {
 qcom,msm-id = <266 0x10001>;
 qcom,board-id = <8 0>;

 aliases {
  mmc0 = &sdhc_1;
  mmc1 = &sdhc_2;
  mmc2 = &sdhc_3;
  serial0 = &blsp2_uart2;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 reserved-memory {
  cont-splash@83000000 {
   reg = <0x0 0x83000000 0x0 0x2800000>;
  };

  ramoops@57f00000 {
   compatible = "ramoops";
   reg = <0 0x57f00000 0 0x100000>;
   record-size = <0x20000>;
   console-size = <0x40000>;
   ftrace-size = <0x20000>;
   pmsg-size = <0x20000>;
   ecc-size = <16>;
  };
 };

 usbphy_1p2: regulator-usbphy-1p2 {
  compatible = "regulator-fixed";
  regulator-name = "usbphy-1p2";
  regulator-always-on;
  regulator-boot-on;
  regulator-min-microvolt = <1200000>;
  regulator-max-microvolt = <1200000>;
  vin-supply = <&vph_pwr>;
 };

 vph_pwr: regulator-vph-pwr {
  compatible = "regulator-fixed";
  regulator-name = "vph-pwr";
  regulator-always-on;
  regulator-boot-on;
 };
};

&blsp1_i2c4 {
 status = "okay";


};

&blsp2_uart2 {
 status = "okay";
};

&gcc {
 vdd_gfx-supply = <&pm8004_s5>;
};

&otg {
 status = "okay";
};

&pm8004_spmi_regulators {
 vdd_s2-supply = <&vph_pwr>;
 vdd_s5-supply = <&vph_pwr>;


 pm8004_s2: s2 {


  regulator-min-microvolt = <950000>;
  regulator-max-microvolt = <1165000>;
  regulator-name = "vdd_apc1";

  regulator-always-on;
  regulator-boot-on;
 };

 pm8004_s5: s5 {
  regulator-min-microvolt = <950000>;
  regulator-max-microvolt = <1165000>;
  regulator-enable-ramp-delay = <500>;
  regulator-name = "vdd_gfx";

  regulator-always-on;
 };
};

&pm8950_spmi_regulators {
 vdd_s5-supply = <&vph_pwr>;


 pm8950_spmi_s5: s5 {


  regulator-min-microvolt = <950000>;
  regulator-max-microvolt = <1165000>;
  regulator-name = "vdd_apc0";

  regulator-always-on;
  regulator-boot-on;
 };
};

&rpm_requests {
 pm8950_regulators: regulators {
  compatible = "qcom,rpm-pm8950-regulators";

  vdd_s1-supply = <&vph_pwr>;
  vdd_s2-supply = <&vph_pwr>;
  vdd_s3-supply = <&vph_pwr>;
  vdd_s4-supply = <&vph_pwr>;
  vdd_s6-supply = <&vph_pwr>;
  vdd_l1_l19-supply = <&pm8950_s3>;
  vdd_l2_l23-supply = <&pm8950_s3>;
  vdd_l3-supply = <&pm8950_s3>;
  vdd_l5_l6_l7_l16-supply = <&pm8950_s4>;
  vdd_l8_l11_l12_l17_l22-supply = <&vph_pwr>;

  pm8950_s1: s1 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1162500>;
  };

  pm8950_s3: s3 {
   regulator-min-microvolt = <1325000>;
   regulator-max-microvolt = <1325000>;
   regulator-always-on;
  };

  pm8950_s4: s4 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-always-on;
  };

  pm8950_l1: l1 {
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <1100000>;
  };

  pm8950_l2: l2 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
  };

  pm8950_l3: l3 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1200000>;
  };

  pm8950_l5: l5 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-system-load = <290000>;
   regulator-allow-set-load;
  };

  pm8950_l6: l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8950_l7: l7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8950_l8: l8 {
   regulator-min-microvolt = <2900000>;
   regulator-max-microvolt = <2900000>;
   regulator-system-load = <130000>;
   regulator-allow-set-load;
  };

  pm8950_l9: l9 {
   regulator-min-microvolt = <2000000>;
   regulator-max-microvolt = <2400000>;
  };

  pm8950_l10: l10 {
   regulator-min-microvolt = <2500000>;
   regulator-max-microvolt = <2900000>;
  };

  pm8950_l11: l11 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   regulator-system-load = <60000>;
   regulator-allow-set-load;
  };

  pm8950_l12: l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   regulator-system-load = <100000>;
   regulator-allow-set-load;
  };

  pm8950_l13: l13 {
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3075000>;
  };

  pm8950_l14: l14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
  };

  pm8950_l15: l15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
  };

  pm8950_l16: l16 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8950_l17: l17 {
   regulator-min-microvolt = <2500000>;
   regulator-max-microvolt = <2900000>;
  };

  pm8950_l22: l22 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
  };

  pm8950_l23: l23 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
  };
 };
};

&sdhc_1 {

 bus-width = <8>;
 non-removable;
 vmmc-supply = <&pm8950_l8>;
 vqmmc-supply = <&pm8950_l5>;
 status = "okay";
};

&sdhc_2 {
 bus-width = <4>;
 cd-gpios = <&tlmm 100 0>;
 vmmc-supply = <&pm8950_l11>;
 vqmmc-supply = <&pm8950_l12>;
 status = "okay";
};

&tlmm {
 gpio-reserved-ranges = <0 4>;
};

&usb_hs_phy {
 vdd-supply = <&usbphy_1p2>;
 vdda1p8-supply = <&pm8950_l7>;
 vdda3p3-supply = <&pm8950_l13>;
 status = "okay";
};

&xo_board {
 clock-frequency = <19200000>;
};
# 12 "arch/arm64/boot/dts/qcom/msm8956-sony-xperia-loire-kugo.dts" 2

/ {
 model = "Sony Xperia X Compact";
 compatible = "sony,kugo-row", "qcom,msm8956";
 chassis-type = "handset";
};

&blsp2_i2c2 {
 status = "okay";


};

&blsp2_i2c4 {
 status = "okay";



};

&pm8950_l1 {
 regulator-min-microvolt = <1100000>;
 regulator-max-microvolt = <1300000>;
};
