###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sat Aug 20 17:14:37 2022
#  Design:            SYS_TOP
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
###############################################################
Path 1: MET Recovery Check with Pin U1_RST_SYNC/meta_flop_reg/CK 
Endpoint:   U1_RST_SYNC/meta_flop_reg/RN (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: RST_N                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.571
- Recovery                      0.314
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.057
- Arrival Time                  0.369
= Slack Time                   19.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                              |      |              |           |       |  Time   |   Time   | 
     |------------------------------+------+--------------+-----------+-------+---------+----------| 
     | RST_N                        |  ^   | RST_N        |           |       |   0.000 |   19.688 | 
     | U3_mux2X1/U1/A               |  ^   | RST_N        | MX2X2M    | 0.000 |   0.000 |   19.688 | 
     | U3_mux2X1/U1/Y               |  ^   | RST_SCAN_RST | MX2X2M    | 0.367 |   0.367 |   20.055 | 
     | U1_RST_SYNC/meta_flop_reg/RN |  ^   | RST_SCAN_RST | SDFFRQX2M | 0.002 |   0.369 |   20.057 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                              |      |                     |            |       |  Time   |   Time   | 
     |------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                      |  ^   | REF_CLK             |            |       |   0.000 |  -19.688 | 
     | REF_CLK__L1_I0/A             |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -19.688 | 
     | REF_CLK__L1_I0/Y             |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -19.651 | 
     | REF_CLK__L2_I0/A             |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -19.649 | 
     | REF_CLK__L2_I0/Y             |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -19.619 | 
     | U0_mux2X1/U1/A               |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -19.619 | 
     | U0_mux2X1/U1/Y               |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -19.455 | 
     | REF_SCAN_CLK__L1_I0/A        |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -19.455 | 
     | REF_SCAN_CLK__L1_I0/Y        |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -19.316 | 
     | REF_SCAN_CLK__L2_I0/A        |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -19.315 | 
     | REF_SCAN_CLK__L2_I0/Y        |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -19.246 | 
     | REF_SCAN_CLK__L3_I1/A        |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -19.244 | 
     | REF_SCAN_CLK__L3_I1/Y        |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -19.122 | 
     | U1_RST_SYNC/meta_flop_reg/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.004 |   0.571 |  -19.118 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin U1_RST_SYNC/sync_flop_reg/CK 
Endpoint:   U1_RST_SYNC/sync_flop_reg/RN (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: RST_N                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.571
- Recovery                      0.314
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.057
- Arrival Time                  0.369
= Slack Time                   19.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                              |      |              |           |       |  Time   |   Time   | 
     |------------------------------+------+--------------+-----------+-------+---------+----------| 
     | RST_N                        |  ^   | RST_N        |           |       |   0.000 |   19.688 | 
     | U3_mux2X1/U1/A               |  ^   | RST_N        | MX2X2M    | 0.000 |   0.000 |   19.688 | 
     | U3_mux2X1/U1/Y               |  ^   | RST_SCAN_RST | MX2X2M    | 0.367 |   0.367 |   20.055 | 
     | U1_RST_SYNC/sync_flop_reg/RN |  ^   | RST_SCAN_RST | SDFFRQX2M | 0.002 |   0.369 |   20.057 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                              |      |                     |            |       |  Time   |   Time   | 
     |------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                      |  ^   | REF_CLK             |            |       |   0.000 |  -19.688 | 
     | REF_CLK__L1_I0/A             |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -19.688 | 
     | REF_CLK__L1_I0/Y             |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -19.651 | 
     | REF_CLK__L2_I0/A             |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -19.649 | 
     | REF_CLK__L2_I0/Y             |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -19.619 | 
     | U0_mux2X1/U1/A               |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -19.619 | 
     | U0_mux2X1/U1/Y               |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -19.455 | 
     | REF_SCAN_CLK__L1_I0/A        |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -19.455 | 
     | REF_SCAN_CLK__L1_I0/Y        |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -19.316 | 
     | REF_SCAN_CLK__L2_I0/A        |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -19.315 | 
     | REF_SCAN_CLK__L2_I0/Y        |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -19.246 | 
     | REF_SCAN_CLK__L3_I1/A        |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -19.244 | 
     | REF_SCAN_CLK__L3_I1/Y        |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -19.122 | 
     | U1_RST_SYNC/sync_flop_reg/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.004 |   0.571 |  -19.118 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   parity_error                                (v) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- External Delay              217.000
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               867.800
- Arrival Time                  1.762
= Slack Time                  866.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                     |  ^   | UART_CLK           |            |       |   0.000 |  866.039 | 
     | UART_CLK__L1_I0/A                            |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 |  866.040 | 
     | UART_CLK__L1_I0/Y                            |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 |  866.077 | 
     | UART_CLK__L2_I0/A                            |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 |  866.078 | 
     | UART_CLK__L2_I0/Y                            |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 |  866.108 | 
     | U1_mux2X1/U1/A                               |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.070 |  866.108 | 
     | U1_mux2X1/U1/Y                               |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 |  866.316 | 
     | RX_SCAN_CLK__L1_I0/A                         |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 |  866.317 | 
     | RX_SCAN_CLK__L1_I0/Y                         |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.414 |  866.452 | 
     | RX_SCAN_CLK__L2_I0/A                         |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.415 |  866.453 | 
     | RX_SCAN_CLK__L2_I0/Y                         |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 |  866.572 | 
     | RX_SCAN_CLK__L3_I0/A                         |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 |  866.573 | 
     | RX_SCAN_CLK__L3_I0/Y                         |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 |  866.685 | 
     | RX_SCAN_CLK__L4_I0/A                         |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 |  866.685 | 
     | RX_SCAN_CLK__L4_I0/Y                         |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 |  866.795 | 
     | RX_SCAN_CLK__L5_I0/A                         |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 |  866.795 | 
     | RX_SCAN_CLK__L5_I0/Y                         |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 |  866.902 | 
     | RX_SCAN_CLK__L6_I0/A                         |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.864 |  866.902 | 
     | RX_SCAN_CLK__L6_I0/Y                         |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 |  867.004 | 
     | RX_SCAN_CLK__L7_I0/A                         |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 |  867.004 | 
     | RX_SCAN_CLK__L7_I0/Y                         |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 |  867.106 | 
     | RX_SCAN_CLK__L8_I0/A                         |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 |  867.106 | 
     | RX_SCAN_CLK__L8_I0/Y                         |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 |  867.270 | 
     | U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.003 |   1.235 |  867.273 | 
     | U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q  |  v   | parity_error       | SDFFRQX2M  | 0.527 |   1.761 |  867.800 | 
     | parity_error                                 |  v   | parity_error       | SYS_TOP    | 0.000 |   1.762 |  867.800 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   framing_error                               (v) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/Q (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- External Delay              217.000
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               867.800
- Arrival Time                  1.749
= Slack Time                  866.051
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                     |  ^   | UART_CLK           |            |       |   0.000 |  866.051 | 
     | UART_CLK__L1_I0/A                            |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 |  866.052 | 
     | UART_CLK__L1_I0/Y                            |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 |  866.090 | 
     | UART_CLK__L2_I0/A                            |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 |  866.091 | 
     | UART_CLK__L2_I0/Y                            |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 |  866.120 | 
     | U1_mux2X1/U1/A                               |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.070 |  866.121 | 
     | U1_mux2X1/U1/Y                               |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 |  866.329 | 
     | RX_SCAN_CLK__L1_I0/A                         |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 |  866.330 | 
     | RX_SCAN_CLK__L1_I0/Y                         |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.414 |  866.465 | 
     | RX_SCAN_CLK__L2_I0/A                         |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.415 |  866.466 | 
     | RX_SCAN_CLK__L2_I0/Y                         |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 |  866.584 | 
     | RX_SCAN_CLK__L3_I0/A                         |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 |  866.586 | 
     | RX_SCAN_CLK__L3_I0/Y                         |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 |  866.697 | 
     | RX_SCAN_CLK__L4_I0/A                         |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 |  866.698 | 
     | RX_SCAN_CLK__L4_I0/Y                         |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 |  866.807 | 
     | RX_SCAN_CLK__L5_I0/A                         |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 |  866.808 | 
     | RX_SCAN_CLK__L5_I0/Y                         |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 |  866.915 | 
     | RX_SCAN_CLK__L6_I0/A                         |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.864 |  866.915 | 
     | RX_SCAN_CLK__L6_I0/Y                         |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 |  867.017 | 
     | RX_SCAN_CLK__L7_I0/A                         |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 |  867.017 | 
     | RX_SCAN_CLK__L7_I0/Y                         |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 |  867.119 | 
     | RX_SCAN_CLK__L8_I0/A                         |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 |  867.119 | 
     | RX_SCAN_CLK__L8_I0/Y                         |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 |  867.283 | 
     | U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.003 |   1.235 |  867.286 | 
     | U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/Q  |  v   | framing_error      | SDFFRQX2M  | 0.514 |   1.749 |  867.800 | 
     | framing_error                                |  v   | framing_error      | SYS_TOP    | 0.000 |   1.749 |  867.800 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_
count_reg[3]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (v) 
checked with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                                (^) 
triggered by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.234
- Setup                         0.411
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.623
- Arrival Time                218.747
= Slack Time                  866.876
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.275
     = Beginpoint Arrival Time          217.275
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                            |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                                 |          |       | 217.275 | 1084.151 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                                 | INVX2M   | 0.003 | 217.278 | 1084.154 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | INVX2M   | 0.116 | 217.394 | 1084.270 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | OAI21X2M | 0.000 | 217.394 | 1084.270 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | OAI21X2M | 0.283 | 217.677 | 1084.553 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | NAND2X2M | 0.000 | 217.677 | 1084.553 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y                |  v   | U0_UART/U0_UART_RX/edge_bit_en             | NAND2X2M | 0.164 | 217.841 | 1084.716 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/A       |  v   | U0_UART/U0_UART_RX/edge_bit_en             | INVX2M   | 0.000 | 217.841 | 1084.717 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | INVX2M   | 0.152 | 217.992 | 1084.868 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | AOI31X2M | 0.000 | 217.993 | 1084.868 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI31X2M | 0.125 | 218.118 | 1084.994 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U13/B0      |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI21X2M | 0.000 | 218.118 | 1084.994 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U13/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n21 | AOI21X2M | 0.254 | 218.372 | 1085.248 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n21 | OAI21X2M | 0.000 | 218.372 | 1085.248 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n19 | OAI21X2M | 0.138 | 218.510 | 1085.386 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U24/B0      |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n19 | AOI21X2M | 0.000 | 218.510 | 1085.386 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U24/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n16 | AOI21X2M | 0.149 | 218.659 | 1085.535 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U22/A0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n16 | OAI21X2M | 0.000 | 218.659 | 1085.535 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U22/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n25 | OAI21X2M | 0.088 | 218.747 | 1085.623 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n25 | SDFFRX1M | 0.000 | 218.747 | 1085.623 | 
     | eg[3]/D                                            |      |                                            |          |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -866.876 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -866.875 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -866.838 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -866.837 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 | -866.807 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.070 | -866.806 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 | -866.598 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 | -866.598 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.413 | -866.462 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.414 | -866.461 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 | -866.343 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 | -866.342 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 | -866.230 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 | -866.229 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 | -866.120 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 | -866.119 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 | -866.013 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.863 | -866.012 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 | -865.911 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 | -865.910 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 | -865.809 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 | -865.809 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 | -865.644 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRX1M   | 0.002 |   1.234 | -865.642 | 
     | eg[3]/CK                                           |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_
count_reg[2]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (v) 
checked with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                                (^) 
triggered by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.234
- Setup                         0.383
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.651
- Arrival Time                218.760
= Slack Time                  866.891
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.275
     = Beginpoint Arrival Time          217.275
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                                 |           |       | 217.275 | 1084.166 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                                 | INVX2M    | 0.003 | 217.278 | 1084.169 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | INVX2M    | 0.116 | 217.394 | 1084.285 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | OAI21X2M  | 0.000 | 217.394 | 1084.285 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | OAI21X2M  | 0.283 | 217.677 | 1084.568 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | NAND2X2M  | 0.000 | 217.677 | 1084.568 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y                |  v   | U0_UART/U0_UART_RX/edge_bit_en             | NAND2X2M  | 0.164 | 217.841 | 1084.732 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/A       |  v   | U0_UART/U0_UART_RX/edge_bit_en             | INVX2M    | 0.000 | 217.841 | 1084.732 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | INVX2M    | 0.152 | 217.992 | 1084.884 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | AOI31X2M  | 0.000 | 217.993 | 1084.884 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI31X2M  | 0.125 | 218.118 | 1085.009 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U13/B0      |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI21X2M  | 0.000 | 218.118 | 1085.009 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U13/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n21 | AOI21X2M  | 0.254 | 218.372 | 1085.264 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n21 | OAI21X2M  | 0.000 | 218.372 | 1085.264 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n19 | OAI21X2M  | 0.138 | 218.510 | 1085.402 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/B0      |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n19 | AOI32X1M  | 0.000 | 218.510 | 1085.402 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n20 | AOI32X1M  | 0.189 | 218.700 | 1085.591 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U28/A       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n20 | INVX2M    | 0.000 | 218.700 | 1085.591 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U28/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n12 | INVX2M    | 0.060 | 218.760 | 1085.651 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n12 | SDFFRQX2M | 0.000 | 218.760 | 1085.651 | 
     | eg[2]/D                                            |      |                                            |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -866.891 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -866.890 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -866.853 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -866.852 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 | -866.822 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.070 | -866.822 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 | -866.613 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 | -866.613 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.413 | -866.478 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.414 | -866.477 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 | -866.358 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 | -866.357 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 | -866.245 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 | -866.245 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 | -866.135 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 | -866.135 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 | -866.028 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.863 | -866.028 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 | -865.926 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 | -865.925 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 | -865.824 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 | -865.824 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 | -865.659 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.002 |   1.234 | -865.657 | 
     | eg[2]/CK                                           |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_
count_reg[1]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (^) 
checked with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                                (^) 
triggered by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.234
- Setup                         0.274
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.760
- Arrival Time                218.719
= Slack Time                  867.041
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.275
     = Beginpoint Arrival Time          217.275
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+------------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                                 |            |       | 217.275 | 1084.315 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                                 | INVX2M     | 0.003 | 217.278 | 1084.318 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | INVX2M     | 0.116 | 217.394 | 1084.434 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | OAI21X2M   | 0.000 | 217.394 | 1084.434 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | OAI21X2M   | 0.283 | 217.677 | 1084.717 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | NAND2X2M   | 0.000 | 217.677 | 1084.717 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y                |  v   | U0_UART/U0_UART_RX/edge_bit_en             | NAND2X2M   | 0.164 | 217.840 | 1084.881 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/A       |  v   | U0_UART/U0_UART_RX/edge_bit_en             | INVX2M     | 0.000 | 217.841 | 1084.881 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | INVX2M     | 0.152 | 217.992 | 1085.033 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | AOI31X2M   | 0.000 | 217.992 | 1085.033 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI31X2M   | 0.125 | 218.118 | 1085.158 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U12/B       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | NOR3X2M    | 0.000 | 218.118 | 1085.158 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U12/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n18 | NOR3X2M    | 0.383 | 218.500 | 1085.541 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U20/A1N     |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n18 | OAI2BB2X1M | 0.000 | 218.500 | 1085.541 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U20/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n26 | OAI2BB2X1M | 0.219 | 218.719 | 1085.760 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n26 | SDFFRQX2M  | 0.000 | 218.719 | 1085.760 | 
     | eg[1]/D                                            |      |                                            |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -867.040 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.039 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.002 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.001 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 | -866.971 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.070 | -866.971 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 | -866.763 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 | -866.762 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.413 | -866.627 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.414 | -866.626 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 | -866.508 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 | -866.506 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 | -866.395 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 | -866.394 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 | -866.285 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 | -866.284 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 | -866.177 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.863 | -866.177 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 | -866.075 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 | -866.075 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 | -865.973 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 | -865.973 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 | -865.809 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.002 |   1.234 | -865.807 | 
     | eg[1]/CK                                           |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_
count_reg[2]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (v) 
checked with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                                 (^) 
triggered by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.233
- Setup                         0.384
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.649
- Arrival Time                218.467
= Slack Time                  867.181
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.275
     = Beginpoint Arrival Time          217.275
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                                 |           |       | 217.275 | 1084.456 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                                 | INVX2M    | 0.003 | 217.278 | 1084.459 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | INVX2M    | 0.116 | 217.394 | 1084.575 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | OAI21X2M  | 0.000 | 217.394 | 1084.575 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | OAI21X2M  | 0.283 | 217.677 | 1084.858 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | NAND2X2M  | 0.000 | 217.677 | 1084.858 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y                |  v   | U0_UART/U0_UART_RX/edge_bit_en             | NAND2X2M  | 0.164 | 217.840 | 1085.022 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/A       |  v   | U0_UART/U0_UART_RX/edge_bit_en             | INVX2M    | 0.000 | 217.841 | 1085.022 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | INVX2M    | 0.152 | 217.992 | 1085.174 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | AOI31X2M  | 0.000 | 217.992 | 1085.174 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI31X2M  | 0.125 | 218.118 | 1085.299 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U17/A0      |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI32X1M  | 0.000 | 218.118 | 1085.299 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U17/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n23 | AOI32X1M  | 0.282 | 218.400 | 1085.581 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U16/A       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n23 | INVX2M    | 0.000 | 218.400 | 1085.581 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U16/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n10 | INVX2M    | 0.068 | 218.467 | 1085.649 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_ |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n10 | SDFFRQX2M | 0.000 | 218.467 | 1085.649 | 
     | reg[2]/D                                           |      |                                            |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -867.181 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.180 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.143 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.142 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 | -867.112 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.070 | -867.112 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 | -866.904 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 | -866.903 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.413 | -866.768 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.414 | -866.767 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 | -866.648 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 | -866.647 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 | -866.536 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 | -866.535 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 | -866.426 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 | -866.425 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 | -866.318 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.863 | -866.318 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 | -866.216 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 | -866.216 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 | -866.114 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 | -866.114 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 | -865.950 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_ |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.002 |   1.233 | -865.948 | 
     | reg[2]/CK                                          |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_
count_reg[0]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (v) 
checked with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                                (^) 
triggered by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.233
- Setup                         0.408
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.625
- Arrival Time                218.433
= Slack Time                  867.193
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.275
     = Beginpoint Arrival Time          217.275
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                                 |           |       | 217.275 | 1084.467 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                                 | INVX2M    | 0.003 | 217.278 | 1084.470 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | INVX2M    | 0.116 | 217.394 | 1084.586 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | OAI21X2M  | 0.000 | 217.394 | 1084.586 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | OAI21X2M  | 0.283 | 217.677 | 1084.869 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | NAND2X2M  | 0.000 | 217.677 | 1084.869 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y                |  v   | U0_UART/U0_UART_RX/edge_bit_en             | NAND2X2M  | 0.164 | 217.840 | 1085.033 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/A       |  v   | U0_UART/U0_UART_RX/edge_bit_en             | INVX2M    | 0.000 | 217.840 | 1085.033 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | INVX2M    | 0.152 | 217.992 | 1085.185 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | AOI31X2M  | 0.000 | 217.992 | 1085.185 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI31X2M  | 0.125 | 218.118 | 1085.310 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/A       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | INVX2M    | 0.000 | 218.118 | 1085.310 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n9  | INVX2M    | 0.176 | 218.294 | 1085.486 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U18/B1      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n9  | OAI32X1M  | 0.000 | 218.294 | 1085.486 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U18/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n27 | OAI32X1M  | 0.139 | 218.433 | 1085.625 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n27 | SDFFRQX2M | 0.000 | 218.433 | 1085.625 | 
     | eg[0]/D                                            |      |                                            |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -867.193 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.191 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.154 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.153 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 | -867.123 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.070 | -867.123 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 | -866.915 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 | -866.914 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.413 | -866.779 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.414 | -866.778 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 | -866.660 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 | -866.658 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 | -866.547 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 | -866.546 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 | -866.437 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 | -866.436 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 | -866.329 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.863 | -866.329 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 | -866.227 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 | -866.227 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 | -866.125 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 | -866.125 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 | -865.961 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.002 |   1.233 | -865.959 | 
     | eg[0]/CK                                           |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_
count_reg[0]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (v) 
checked with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                                 (^) 
triggered by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.234
- Setup                         0.387
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.647
- Arrival Time                218.360
= Slack Time                  867.287
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.275
     = Beginpoint Arrival Time          217.275
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                                 |           |       | 217.275 | 1084.562 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                                 | INVX2M    | 0.003 | 217.278 | 1084.565 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | INVX2M    | 0.116 | 217.394 | 1084.681 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | OAI21X2M  | 0.000 | 217.394 | 1084.681 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | OAI21X2M  | 0.283 | 217.677 | 1084.964 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | NAND2X2M  | 0.000 | 217.677 | 1084.964 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y                |  v   | U0_UART/U0_UART_RX/edge_bit_en             | NAND2X2M  | 0.164 | 217.841 | 1085.128 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/A       |  v   | U0_UART/U0_UART_RX/edge_bit_en             | INVX2M    | 0.000 | 217.841 | 1085.128 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | INVX2M    | 0.152 | 217.992 | 1085.279 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | AOI31X2M  | 0.000 | 217.992 | 1085.280 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI31X2M  | 0.125 | 218.118 | 1085.405 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/A       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | INVX2M    | 0.000 | 218.118 | 1085.405 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n9  | INVX2M    | 0.176 | 218.294 | 1085.581 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U27/B       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n9  | NOR2X2M   | 0.000 | 218.294 | 1085.581 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U27/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/N13 | NOR2X2M   | 0.066 | 218.360 | 1085.647 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_ |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/N13 | SDFFRQX2M | 0.000 | 218.360 | 1085.647 | 
     | reg[0]/D                                           |      |                                            |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -867.287 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.286 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.249 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.248 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 | -867.218 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.070 | -867.217 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 | -867.009 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 | -867.009 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.413 | -866.874 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.414 | -866.873 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 | -866.754 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 | -866.753 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 | -866.641 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 | -866.640 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 | -866.531 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 | -866.530 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 | -866.424 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.863 | -866.424 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 | -866.322 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 | -866.321 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 | -866.220 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 | -866.220 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 | -866.055 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_ |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.002 |   1.234 | -866.053 | 
     | reg[0]/CK                                          |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_
count_reg[1]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (v) 
checked with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                                 (^) 
triggered by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.234
- Setup                         0.383
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.651
- Arrival Time                218.356
= Slack Time                  867.295
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.275
     = Beginpoint Arrival Time          217.275
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                                 |           |       | 217.275 | 1084.569 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                                 | INVX2M    | 0.003 | 217.278 | 1084.573 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | INVX2M    | 0.116 | 217.394 | 1084.688 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | OAI21X2M  | 0.000 | 217.394 | 1084.688 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | OAI21X2M  | 0.283 | 217.677 | 1084.971 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | NAND2X2M  | 0.000 | 217.677 | 1084.971 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y                |  v   | U0_UART/U0_UART_RX/edge_bit_en             | NAND2X2M  | 0.164 | 217.840 | 1085.135 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/A       |  v   | U0_UART/U0_UART_RX/edge_bit_en             | INVX2M    | 0.000 | 217.841 | 1085.135 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | INVX2M    | 0.152 | 217.992 | 1085.287 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | AOI31X2M  | 0.000 | 217.992 | 1085.287 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI31X2M  | 0.125 | 218.118 | 1085.412 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/A       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | INVX2M    | 0.000 | 218.118 | 1085.412 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n9  | INVX2M    | 0.176 | 218.294 | 1085.589 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U25/B       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n9  | NOR2X2M   | 0.000 | 218.294 | 1085.589 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U25/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/N14 | NOR2X2M   | 0.062 | 218.356 | 1085.651 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_ |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/N14 | SDFFRQX2M | 0.000 | 218.356 | 1085.651 | 
     | reg[1]/D                                           |      |                                            |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -867.295 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.294 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.256 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.255 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 | -867.226 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.070 | -867.225 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 | -867.017 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 | -867.016 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.413 | -866.881 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.414 | -866.880 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 | -866.762 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 | -866.760 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 | -866.649 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 | -866.648 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 | -866.539 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 | -866.538 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 | -866.431 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.863 | -866.431 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 | -866.329 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 | -866.329 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 | -866.228 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 | -866.227 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 | -866.063 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_ |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.002 |   1.234 | -866.061 | 
     | reg[1]/CK                                          |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_data_sampling/Samples_
reg[2]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (v) checked 
with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                           (^) triggered 
by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.233
- Setup                         0.392
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.641
- Arrival Time                218.272
= Slack Time                  867.369
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.275
     = Beginpoint Arrival Time          217.275
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                              |            |       | 217.275 | 1084.644 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                              | INVX2M     | 0.003 | 217.278 | 1084.647 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7       | INVX2M     | 0.116 | 217.394 | 1084.763 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7       | OAI21X2M   | 0.000 | 217.394 | 1084.763 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8       | OAI21X2M   | 0.283 | 217.677 | 1085.046 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U8/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8       | NAND2X2M   | 0.000 | 217.677 | 1085.046 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U8/Y                |  v   | U0_UART/U0_UART_RX/dat_samp_en          | NAND2X2M   | 0.158 | 217.835 | 1085.204 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U29/B          |  v   | U0_UART/U0_UART_RX/dat_samp_en          | AND2X2M    | 0.000 | 217.835 | 1085.204 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U29/Y          |  v   | U0_UART/U0_UART_RX/U0_data_sampling/n31 | AND2X2M    | 0.202 | 218.037 | 1085.406 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U28/A0N        |  v   | U0_UART/U0_UART_RX/U0_data_sampling/n31 | OAI2BB2X1M | 0.000 | 218.037 | 1085.406 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U28/Y          |  v   | U0_UART/U0_UART_RX/U0_data_sampling/n44 | OAI2BB2X1M | 0.234 | 218.272 | 1085.641 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2] |  v   | U0_UART/U0_UART_RX/U0_data_sampling/n44 | SDFFRQX2M  | 0.000 | 218.272 | 1085.641 | 
     | /D                                                 |      |                                         |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -867.369 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.368 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.331 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.330 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 | -867.300 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.070 | -867.299 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 | -867.091 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 | -867.091 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.413 | -866.956 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.414 | -866.955 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 | -866.836 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 | -866.835 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 | -866.723 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 | -866.722 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 | -866.613 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 | -866.612 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 | -866.506 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.863 | -866.506 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 | -866.404 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 | -866.403 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 | -866.302 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 | -866.302 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 | -866.137 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2] |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.001 |   1.233 | -866.136 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_
reg/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (v) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                       (^) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.235
- Setup                         0.387
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.647
- Arrival Time                218.122
= Slack Time                  867.526
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.275
     = Beginpoint Arrival Time          217.275
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |                                   |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                       |  ^   | UART_RX_IN                        |           |       | 217.275 | 1084.801 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A              |  ^   | UART_RX_IN                        | INVX2M    | 0.003 | 217.278 | 1084.804 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7 | INVX2M    | 0.116 | 217.394 | 1084.920 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1            |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7 | OAI21X2M  | 0.000 | 217.394 | 1084.920 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y             |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8 | OAI21X2M  | 0.283 | 217.677 | 1085.203 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U35/B             |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8 | NOR2X2M   | 0.000 | 217.677 | 1085.203 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U35/Y             |  v   | U0_UART/U0_UART_RX/strt_chk_en    | NOR2X2M   | 0.106 | 217.783 | 1085.309 | 
     | U0_UART/U0_UART_RX/U0_strt_chk/U2/B1             |  v   | U0_UART/U0_UART_RX/strt_chk_en    | AO2B2X2M  | 0.000 | 217.783 | 1085.309 | 
     | U0_UART/U0_UART_RX/U0_strt_chk/U2/Y              |  v   | U0_UART/U0_UART_RX/U0_strt_chk/n2 | AO2B2X2M  | 0.339 | 218.122 | 1085.647 | 
     | U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D |  v   | U0_UART/U0_UART_RX/U0_strt_chk/n2 | SDFFRQX2M | 0.000 | 218.122 | 1085.647 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                          |  ^   | UART_CLK           |            |       |   0.000 | -867.526 | 
     | UART_CLK__L1_I0/A                                 |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.525 | 
     | UART_CLK__L1_I0/Y                                 |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.487 | 
     | UART_CLK__L2_I0/A                                 |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.487 | 
     | UART_CLK__L2_I0/Y                                 |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 | -867.457 | 
     | U1_mux2X1/U1/A                                    |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.070 | -867.456 | 
     | U1_mux2X1/U1/Y                                    |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 | -867.248 | 
     | RX_SCAN_CLK__L1_I0/A                              |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 | -867.248 | 
     | RX_SCAN_CLK__L1_I0/Y                              |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.413 | -867.112 | 
     | RX_SCAN_CLK__L2_I0/A                              |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.414 | -867.111 | 
     | RX_SCAN_CLK__L2_I0/Y                              |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 | -866.993 | 
     | RX_SCAN_CLK__L3_I0/A                              |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 | -866.992 | 
     | RX_SCAN_CLK__L3_I0/Y                              |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 | -866.880 | 
     | RX_SCAN_CLK__L4_I0/A                              |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 | -866.879 | 
     | RX_SCAN_CLK__L4_I0/Y                              |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 | -866.770 | 
     | RX_SCAN_CLK__L5_I0/A                              |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 | -866.769 | 
     | RX_SCAN_CLK__L5_I0/Y                              |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 | -866.662 | 
     | RX_SCAN_CLK__L6_I0/A                              |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.863 | -866.662 | 
     | RX_SCAN_CLK__L6_I0/Y                              |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 | -866.561 | 
     | RX_SCAN_CLK__L7_I0/A                              |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 | -866.560 | 
     | RX_SCAN_CLK__L7_I0/Y                              |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 | -866.459 | 
     | RX_SCAN_CLK__L8_I0/A                              |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 | -866.459 | 
     | RX_SCAN_CLK__L8_I0/Y                              |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 | -866.294 | 
     | U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.003 |   1.234 | -866.291 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_data_sampling/Samples_
reg[0]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (v) checked 
with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                           (^) triggered 
by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.233
- Setup                         0.393
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.640
- Arrival Time                218.086
= Slack Time                  867.554
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.275
     = Beginpoint Arrival Time          217.275
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                              |           |       | 217.275 | 1084.829 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                              | INVX2M    | 0.003 | 217.278 | 1084.832 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7       | INVX2M    | 0.116 | 217.394 | 1084.948 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7       | OAI21X2M  | 0.000 | 217.394 | 1084.948 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8       | OAI21X2M  | 0.283 | 217.677 | 1085.231 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U8/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8       | NAND2X2M  | 0.000 | 217.677 | 1085.231 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U8/Y                |  v   | U0_UART/U0_UART_RX/dat_samp_en          | NAND2X2M  | 0.158 | 217.835 | 1085.389 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U7/A           |  v   | U0_UART/U0_UART_RX/dat_samp_en          | INVX2M    | 0.000 | 217.835 | 1085.389 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U7/Y           |  ^   | U0_UART/U0_UART_RX/U0_data_sampling/n5  | INVX2M    | 0.119 | 217.954 | 1085.508 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U13/A2         |  ^   | U0_UART/U0_UART_RX/U0_data_sampling/n5  | OAI32X1M  | 0.000 | 217.954 | 1085.508 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U13/Y          |  v   | U0_UART/U0_UART_RX/U0_data_sampling/n42 | OAI32X1M  | 0.131 | 218.086 | 1085.640 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0] |  v   | U0_UART/U0_UART_RX/U0_data_sampling/n42 | SDFFRQX2M | 0.000 | 218.086 | 1085.640 | 
     | /D                                                 |      |                                         |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -867.554 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.553 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.516 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.515 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 | -867.485 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.070 | -867.485 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 | -867.276 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 | -867.276 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.413 | -867.141 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.414 | -867.140 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 | -867.021 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 | -867.020 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 | -866.908 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 | -866.907 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 | -866.798 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 | -866.797 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 | -866.691 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.863 | -866.691 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 | -866.589 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 | -866.588 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 | -866.487 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 | -866.487 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 | -866.322 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0] |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.001 |   1.233 | -866.321 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_data_sampling/Samples_
reg[1]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (v) checked 
with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                           (^) triggered 
by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.233
- Setup                         0.393
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.640
- Arrival Time                218.085
= Slack Time                  867.555
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.275
     = Beginpoint Arrival Time          217.275
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                              |           |       | 217.275 | 1084.829 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                              | INVX2M    | 0.003 | 217.278 | 1084.833 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7       | INVX2M    | 0.116 | 217.394 | 1084.948 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7       | OAI21X2M  | 0.000 | 217.394 | 1084.948 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8       | OAI21X2M  | 0.283 | 217.677 | 1085.231 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U8/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8       | NAND2X2M  | 0.000 | 217.677 | 1085.231 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U8/Y                |  v   | U0_UART/U0_UART_RX/dat_samp_en          | NAND2X2M  | 0.158 | 217.835 | 1085.390 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U7/A           |  v   | U0_UART/U0_UART_RX/dat_samp_en          | INVX2M    | 0.000 | 217.835 | 1085.390 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U7/Y           |  ^   | U0_UART/U0_UART_RX/U0_data_sampling/n5  | INVX2M    | 0.119 | 217.954 | 1085.509 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U17/A2         |  ^   | U0_UART/U0_UART_RX/U0_data_sampling/n5  | OAI32X1M  | 0.000 | 217.954 | 1085.509 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U17/Y          |  v   | U0_UART/U0_UART_RX/U0_data_sampling/n43 | OAI32X1M  | 0.131 | 218.085 | 1085.640 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1] |  v   | U0_UART/U0_UART_RX/U0_data_sampling/n43 | SDFFRQX2M | 0.000 | 218.085 | 1085.640 | 
     | /D                                                 |      |                                         |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -867.554 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.553 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.516 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.515 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 | -867.485 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.070 | -867.485 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 | -867.277 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 | -867.276 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.413 | -867.141 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.414 | -867.140 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 | -867.021 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 | -867.020 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 | -866.909 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 | -866.908 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 | -866.799 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 | -866.798 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 | -866.691 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.863 | -866.691 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 | -866.589 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 | -866.589 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 | -866.487 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 | -866.487 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 | -866.323 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1] |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.001 |   1.233 | -866.322 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_data_sampling/sampled_
bit_reg/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (v) checked 
with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                            (^) triggered 
by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.233
- Setup                         0.385
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.648
- Arrival Time                218.004
= Slack Time                  867.645
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.275
     = Beginpoint Arrival Time          217.275
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                              |           |       | 217.275 | 1084.919 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                              | INVX2M    | 0.003 | 217.278 | 1084.922 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7       | INVX2M    | 0.116 | 217.394 | 1085.038 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7       | OAI21X2M  | 0.000 | 217.394 | 1085.038 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8       | OAI21X2M  | 0.283 | 217.677 | 1085.321 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U8/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8       | NAND2X2M  | 0.000 | 217.677 | 1085.321 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U8/Y                |  v   | U0_UART/U0_UART_RX/dat_samp_en          | NAND2X2M  | 0.158 | 217.835 | 1085.479 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U7/A           |  v   | U0_UART/U0_UART_RX/dat_samp_en          | INVX2M    | 0.000 | 217.835 | 1085.480 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U7/Y           |  ^   | U0_UART/U0_UART_RX/U0_data_sampling/n5  | INVX2M    | 0.119 | 217.954 | 1085.599 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U37/B0         |  ^   | U0_UART/U0_UART_RX/U0_data_sampling/n5  | AOI21X2M  | 0.000 | 217.954 | 1085.599 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U37/Y          |  v   | U0_UART/U0_UART_RX/U0_data_sampling/N58 | AOI21X2M  | 0.049 | 218.004 | 1085.648 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_re |  v   | U0_UART/U0_UART_RX/U0_data_sampling/N58 | SDFFRQX2M | 0.000 | 218.004 | 1085.648 | 
     | g/D                                                |      |                                         |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -867.645 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.643 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.606 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.605 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 | -867.576 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.070 | -867.575 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 | -867.367 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 | -867.366 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.413 | -867.231 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.414 | -867.230 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 | -867.112 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 | -867.110 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 | -866.999 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 | -866.998 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 | -866.889 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 | -866.888 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 | -866.781 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.863 | -866.781 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 | -866.679 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 | -866.679 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 | -866.578 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 | -866.577 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 | -866.413 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_re |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.001 |   1.233 | -866.412 | 
     | g/CK                                               |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_uart_fsm/current_state_
reg[0]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D (v) checked 
with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                            (^) triggered 
by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.234
- Setup                         0.397
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.638
- Arrival Time                217.823
= Slack Time                  867.814
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.275
     = Beginpoint Arrival Time          217.275
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                                   |           |       | 217.275 | 1085.089 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U12/A1              |  ^   | UART_RX_IN                                   | OAI22X1M  | 0.003 | 217.278 | 1085.092 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U12/Y               |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n19           | OAI22X1M  | 0.203 | 217.481 | 1085.296 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U18/A2              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n19           | AOI31X2M  | 0.000 | 217.481 | 1085.296 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n17           | AOI31X2M  | 0.217 | 217.699 | 1085.513 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U16/B0              |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n17           | OAI211X2M | 0.000 | 217.699 | 1085.513 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U16/Y               |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/next_state[0] | OAI211X2M | 0.124 | 217.823 | 1085.638 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0 |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/next_state[0] | SDFFRQX2M | 0.000 | 217.823 | 1085.638 | 
     | ]/D                                                |      |                                              |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -867.814 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.813 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.776 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.775 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 | -867.745 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.070 | -867.745 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 | -867.537 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 | -867.536 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.413 | -867.401 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.414 | -867.400 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 | -867.281 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 | -867.280 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 | -867.168 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 | -867.168 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 | -867.058 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 | -867.058 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 | -866.951 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.863 | -866.951 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 | -866.849 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 | -866.848 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 | -866.747 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 | -866.747 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 | -866.583 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0 |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.003 |   1.234 | -866.580 | 
     | ]/CK                                               |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin U0_RST_SYNC/meta_flop_reg/CK 
Endpoint:   U0_RST_SYNC/meta_flop_reg/RN (^) checked with  leading edge of 
'UART_RX_CLK'
Beginpoint: RST_N                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.234
- Recovery                      0.321
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.713
- Arrival Time                  0.368
= Slack Time                  1085.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                              |      |              |           |       |  Time   |   Time   | 
     |------------------------------+------+--------------+-----------+-------+---------+----------| 
     | RST_N                        |  ^   | RST_N        |           |       |   0.000 | 1085.345 | 
     | U3_mux2X1/U1/A               |  ^   | RST_N        | MX2X2M    | 0.000 |   0.000 | 1085.345 | 
     | U3_mux2X1/U1/Y               |  ^   | RST_SCAN_RST | MX2X2M    | 0.367 |   0.367 | 1085.712 | 
     | U0_RST_SYNC/meta_flop_reg/RN |  ^   | RST_SCAN_RST | SDFFRQX2M | 0.001 |   0.368 | 1085.713 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |        Net         |    Cell    | Delay | Arrival |  Required | 
     |                              |      |                    |            |       |  Time   |   Time    | 
     |------------------------------+------+--------------------+------------+-------+---------+-----------| 
     | UART_CLK                     |  ^   | UART_CLK           |            |       |  -0.000 | -1085.345 | 
     | UART_CLK__L1_I0/A            |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -1085.344 | 
     | UART_CLK__L1_I0/Y            |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -1085.307 | 
     | UART_CLK__L2_I0/A            |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -1085.306 | 
     | UART_CLK__L2_I0/Y            |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 | -1085.276 | 
     | U1_mux2X1/U1/A               |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.069 | -1085.275 | 
     | U1_mux2X1/U1/Y               |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 | -1085.067 | 
     | RX_SCAN_CLK__L1_I0/A         |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 | -1085.067 | 
     | RX_SCAN_CLK__L1_I0/Y         |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.413 | -1084.931 | 
     | RX_SCAN_CLK__L2_I0/A         |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.414 | -1084.930 | 
     | RX_SCAN_CLK__L2_I0/Y         |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 | -1084.812 | 
     | RX_SCAN_CLK__L3_I0/A         |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 | -1084.810 | 
     | RX_SCAN_CLK__L3_I0/Y         |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 | -1084.699 | 
     | RX_SCAN_CLK__L4_I0/A         |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 | -1084.698 | 
     | RX_SCAN_CLK__L4_I0/Y         |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 | -1084.589 | 
     | RX_SCAN_CLK__L5_I0/A         |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 | -1084.588 | 
     | RX_SCAN_CLK__L5_I0/Y         |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 | -1084.481 | 
     | RX_SCAN_CLK__L6_I0/A         |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.864 | -1084.481 | 
     | RX_SCAN_CLK__L6_I0/Y         |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 | -1084.379 | 
     | RX_SCAN_CLK__L7_I0/A         |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 | -1084.379 | 
     | RX_SCAN_CLK__L7_I0/Y         |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 | -1084.278 | 
     | RX_SCAN_CLK__L8_I0/A         |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 | -1084.277 | 
     | RX_SCAN_CLK__L8_I0/Y         |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 | -1084.113 | 
     | U0_RST_SYNC/meta_flop_reg/CK |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.002 |   1.234 | -1084.111 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin U0_RST_SYNC/sync_flop_reg/CK 
Endpoint:   U0_RST_SYNC/sync_flop_reg/RN (^) checked with  leading edge of 
'UART_RX_CLK'
Beginpoint: RST_N                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.234
- Recovery                      0.321
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.713
- Arrival Time                  0.368
= Slack Time                  1085.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                              |      |              |           |       |  Time   |   Time   | 
     |------------------------------+------+--------------+-----------+-------+---------+----------| 
     | RST_N                        |  ^   | RST_N        |           |       |   0.000 | 1085.345 | 
     | U3_mux2X1/U1/A               |  ^   | RST_N        | MX2X2M    | 0.000 |   0.000 | 1085.345 | 
     | U3_mux2X1/U1/Y               |  ^   | RST_SCAN_RST | MX2X2M    | 0.367 |   0.367 | 1085.712 | 
     | U0_RST_SYNC/sync_flop_reg/RN |  ^   | RST_SCAN_RST | SDFFRQX2M | 0.001 |   0.368 | 1085.713 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |        Net         |    Cell    | Delay | Arrival |  Required | 
     |                              |      |                    |            |       |  Time   |   Time    | 
     |------------------------------+------+--------------------+------------+-------+---------+-----------| 
     | UART_CLK                     |  ^   | UART_CLK           |            |       |  -0.000 | -1085.345 | 
     | UART_CLK__L1_I0/A            |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -1085.344 | 
     | UART_CLK__L1_I0/Y            |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -1085.307 | 
     | UART_CLK__L2_I0/A            |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -1085.306 | 
     | UART_CLK__L2_I0/Y            |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.030 |   0.069 | -1085.276 | 
     | U1_mux2X1/U1/A               |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.069 | -1085.275 | 
     | U1_mux2X1/U1/Y               |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.208 |   0.278 | -1085.067 | 
     | RX_SCAN_CLK__L1_I0/A         |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.278 | -1085.067 | 
     | RX_SCAN_CLK__L1_I0/Y         |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.135 |   0.413 | -1084.931 | 
     | RX_SCAN_CLK__L2_I0/A         |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.414 | -1084.930 | 
     | RX_SCAN_CLK__L2_I0/Y         |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.119 |   0.533 | -1084.812 | 
     | RX_SCAN_CLK__L3_I0/A         |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.534 | -1084.810 | 
     | RX_SCAN_CLK__L3_I0/Y         |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.112 |   0.646 | -1084.699 | 
     | RX_SCAN_CLK__L4_I0/A         |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.647 | -1084.698 | 
     | RX_SCAN_CLK__L4_I0/Y         |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.756 | -1084.589 | 
     | RX_SCAN_CLK__L5_I0/A         |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.757 | -1084.588 | 
     | RX_SCAN_CLK__L5_I0/Y         |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.863 | -1084.481 | 
     | RX_SCAN_CLK__L6_I0/A         |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.864 | -1084.481 | 
     | RX_SCAN_CLK__L6_I0/Y         |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.102 |   0.965 | -1084.379 | 
     | RX_SCAN_CLK__L7_I0/A         |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.966 | -1084.379 | 
     | RX_SCAN_CLK__L7_I0/Y         |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.067 | -1084.278 | 
     | RX_SCAN_CLK__L8_I0/A         |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.067 | -1084.277 | 
     | RX_SCAN_CLK__L8_I0/Y         |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.165 |   1.232 | -1084.113 | 
     | U0_RST_SYNC/sync_flop_reg/CK |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.002 |   1.234 | -1084.111 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   UART_TX_O                           (^) checked with  leading edge 
of 'UART_TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg/Q (^) triggered by  leading edge 
of 'UART_TX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
+ Source Insertion Delay        0.897
- External Delay              217.000
+ Phase Shift                 8680.000
= Required Time               8463.897
- Arrival Time                  2.324
= Slack Time                  8461.573
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |               Net               |     Cell      | Delay | Arrival | Required | 
     |                                      |      |                                 |               |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------------+---------------+-------+---------+----------| 
     | UART_CLK                             |  ^   | UART_CLK                        |               |       |   0.000 | 8461.573 | 
     | UART_CLK__L1_I0/A                    |  ^   | UART_CLK                        | CLKINVX40M    | 0.001 |   0.001 | 8461.574 | 
     | UART_CLK__L1_I0/Y                    |  v   | UART_CLK__L1_N0                 | CLKINVX40M    | 0.037 |   0.038 | 8461.611 | 
     | UART_CLK__L2_I0/A                    |  v   | UART_CLK__L1_N0                 | CLKINVX32M    | 0.001 |   0.039 | 8461.612 | 
     | UART_CLK__L2_I0/Y                    |  ^   | UART_CLK__L2_N0                 | CLKINVX32M    | 0.030 |   0.069 | 8461.643 | 
     | U1_mux2X1/U1/A                       |  ^   | UART_CLK__L2_N0                 | MX2X8M        | 0.000 |   0.069 | 8461.643 | 
     | U1_mux2X1/U1/Y                       |  ^   | RX_SCAN_CLK                     | MX2X8M        | 0.208 |   0.277 | 8461.851 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_I0/A    |  ^   | RX_SCAN_CLK                     | CLKBUFX40M    | 0.000 |   0.278 | 8461.852 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_I0/Y    |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0 | CLKBUFX40M    | 0.134 |   0.413 | 8461.986 | 
     | U0_ClkDiv/div_clk_reg/CK             |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0 | SDFFRHQX8M    | 0.001 |   0.414 | 8461.987 | 
     | U0_ClkDiv/div_clk_reg/Q              |  ^   | U0_ClkDiv/div_clk               | SDFFRHQX8M    | 0.350 |   0.765 | 8462.338 | 
     | U0_ClkDiv/U41/B                      |  ^   | U0_ClkDiv/div_clk               | MX2X3M        | 0.000 |   0.765 | 8462.338 | 
     | U0_ClkDiv/U41/Y                      |  ^   | UART_TX_CLK                     | MX2X3M        | 0.169 |   0.934 | 8462.507 | 
     | U0_ClkDiv/o_div_clk                  |  ^   | UART_TX_CLK                     | ClkDiv_test_1 |       |   0.934 | 8462.507 | 
     | U2_mux2X1/U1/A                       |  ^   | UART_TX_CLK                     | MX2X4M        | 0.000 |   0.934 | 8462.507 | 
     | U2_mux2X1/U1/Y                       |  ^   | TX_SCAN_CLK                     | MX2X4M        | 0.179 |   1.112 | 8462.686 | 
     | TX_SCAN_CLK__L1_I0/A                 |  ^   | TX_SCAN_CLK                     | CLKBUFX32M    | 0.000 |   1.112 | 8462.686 | 
     | TX_SCAN_CLK__L1_I0/Y                 |  ^   | TX_SCAN_CLK__L1_N0              | CLKBUFX32M    | 0.157 |   1.269 | 8462.842 | 
     | U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK |  ^   | TX_SCAN_CLK__L1_N0              | SDFFRQX2M     | 0.004 |   1.272 | 8462.846 | 
     | U0_UART/U0_UART_TX/U0_mux/OUT_reg/Q  |  ^   | FE_OFN15_SO_0_                  | SDFFRQX2M     | 0.402 |   1.674 | 8463.247 | 
     | FE_OFC16_SO_0_/A                     |  ^   | FE_OFN15_SO_0_                  | BUFX10M       | 0.000 |   1.674 | 8463.247 | 
     | FE_OFC16_SO_0_/Y                     |  ^   | SO[0]                           | BUFX10M       | 0.647 |   2.321 | 8463.895 | 
     | UART_TX_O                            |  ^   | SO[0]                           | SYS_TOP       | 0.003 |   2.324 | 8463.897 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                  Net                   |     Cell      | Delay | Arrival |  Required | 
     |                                          |      |                                        |               |       |  Time   |   Time    | 
     |------------------------------------------+------+----------------------------------------+---------------+-------+---------+-----------| 
     | UART_CLK                                 |  ^   | UART_CLK                               |               |       |   0.000 | -8461.573 | 
     | UART_CLK__L1_I0/A                        |  ^   | UART_CLK                               | CLKINVX40M    | 0.001 |   0.001 | -8461.572 | 
     | UART_CLK__L1_I0/Y                        |  v   | UART_CLK__L1_N0                        | CLKINVX40M    | 0.037 |   0.038 | -8461.535 | 
     | UART_CLK__L2_I0/A                        |  v   | UART_CLK__L1_N0                        | CLKINVX32M    | 0.001 |   0.039 | -8461.534 | 
     | UART_CLK__L2_I0/Y                        |  ^   | UART_CLK__L2_N0                        | CLKINVX32M    | 0.030 |   0.069 | -8461.504 | 
     | U1_mux2X1/U1/A                           |  ^   | UART_CLK__L2_N0                        | MX2X8M        | 0.000 |   0.069 | -8461.504 | 
     | U1_mux2X1/U1/Y                           |  ^   | RX_SCAN_CLK                            | MX2X8M        | 0.208 |   0.277 | -8461.296 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_I0/A        |  ^   | RX_SCAN_CLK                            | CLKBUFX40M    | 0.000 |   0.278 | -8461.295 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_I0/Y        |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0        | CLKBUFX40M    | 0.134 |   0.413 | -8461.160 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L1_I0/A |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0        | CLKBUFX24M    | 0.000 |   0.413 | -8461.160 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L1_I0/Y |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L1_N0 | CLKBUFX24M    | 0.112 |   0.524 | -8461.049 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L2_I0/A |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L1_N0 | CLKBUFX24M    | 0.001 |   0.525 | -8461.048 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L2_I0/Y |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L2_N0 | CLKBUFX24M    | 0.110 |   0.636 | -8460.937 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L3_I0/A |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L2_N0 | CLKBUFX24M    | 0.001 |   0.637 | -8460.937 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L3_I0/Y |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L3_N0 | CLKBUFX24M    | 0.108 |   0.744 | -8460.829 | 
     | U0_ClkDiv/U41/A                          |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L3_N0 | MX2X3M        | 0.001 |   0.745 | -8460.828 | 
     | U0_ClkDiv/U41/Y                          |  ^   | UART_TX_CLK                            | MX2X3M        | 0.152 |   0.897 | -8460.676 | 
     | U0_ClkDiv/o_div_clk                      |  ^   | UART_TX_CLK                            | ClkDiv_test_1 |       |   0.897 | -8460.676 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 

