
---------- Begin Simulation Statistics ----------
final_tick                                53315525500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 914612                       # Number of bytes of host memory used
host_seconds                                  1491.10                       # Real time elapsed on the host
host_tick_rate                               35755779                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.053316                       # Number of seconds simulated
sim_ticks                                 53315525500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 160413724                       # number of cc regfile reads
system.cpu.cc_regfile_writes                152280277                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 80149212                       # Number of Instructions Simulated
system.cpu.committedInsts::total            180149212                       # Number of Instructions Simulated
system.cpu.committedOps::0                  163090816                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  167409096                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              330499912                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.066311                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.330407                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.591904                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1555839                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1179752                       # number of floating regfile writes
system.cpu.idleCycles                           45745                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               563957                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              10132283                       # Number of branches executed
system.cpu.iew.exec_branches::1              22847809                       # Number of branches executed
system.cpu.iew.exec_branches::total          32980092                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.153673                       # Inst execution rate
system.cpu.iew.exec_refs::0                  25800341                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  40307801                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              66108142                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 9996935                       # Number of stores executed
system.cpu.iew.exec_stores::1                18616244                       # Number of stores executed
system.cpu.iew.exec_stores::total            28613179                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  897082                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              37931848                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                397                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             28992763                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           339452868                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           15803406                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           21691557                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       37494963                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1137952                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             336279457                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5483                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 53978                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 584769                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 78857                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           2661                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       237672                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         326285                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              190230826                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              154126486                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          344357312                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  165060554                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  170675510                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              335736064                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.658991                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.689907                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.672828                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              125360345                       # num instructions producing a value
system.cpu.iew.wb_producers::1              106332899                       # num instructions producing a value
system.cpu.iew.wb_producers::total          231693244                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.547960                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.600617                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                3.148577                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   165103957                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   171033855                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               336137812                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                541148002                       # number of integer regfile reads
system.cpu.int_regfile_writes               278861269                       # number of integer regfile writes
system.cpu.ipc::0                            0.937813                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.751650                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.689463                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3603558      2.17%      2.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             130246745     78.44%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5583263      3.36%     83.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                184161      0.11%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              108398      0.07%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  106      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  901      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   17      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  504      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              178195      0.11%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                123      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               3      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               8      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16025163      9.65%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9741077      5.87%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27403      0.02%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         342085      0.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              166041712                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           4070774      2.37%      2.37% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             125939838     73.46%     75.83% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               849713      0.50%     76.33% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  5944      0.00%     76.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd               15794      0.01%     76.34% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  752      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 7181      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  252      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               30077      0.02%     76.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  7      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd              12      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           19660      0.01%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              1      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             20814963     12.14%     88.51% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            17742624     10.35%     98.86% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          984353      0.57%     99.44% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         967751      0.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              171449697                       # Type of FU issued
system.cpu.iq.FU_type::total                337491409      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5551791                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             8286455                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2504430                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4125144                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                  8400212                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 16176438                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total             24576650                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.024890                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.047931                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.072822                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                15290604     62.22%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                1388746      5.65%     67.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    5579      0.02%     67.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 42430      0.17%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     81      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   3213      0.01%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     29      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  3083      0.01%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   16      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 1      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt              3108      0.01%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 385672      1.57%     69.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6067282     24.69%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            364685      1.48%     95.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          1022120      4.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              373385911                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          822547468                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    333231634                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         344283258                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  339451122                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 337491409                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1746                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         8952905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            145176                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1040                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      8416786                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     106585308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.166397                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.511272                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6181270      5.80%      5.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9088927      8.53%     14.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            19216845     18.03%     32.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            23428329     21.98%     54.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            28665796     26.89%     81.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            15710634     14.74%     95.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3630744      3.41%     99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              619117      0.58%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               43646      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       106585308                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.165039                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             65753                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           153584                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16103660                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10184704                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            111550                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores           939183                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             21828188                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            18808059                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               117684061                       # number of misc regfile reads
system.cpu.numCycles                        106631053                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   21                       # Number of system calls
system.cpu.workload1.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        21975                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        109505                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       320935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          376                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       643406                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            377                       # Total number of snoops made to the snoop filter.
sim_insts                                   180149212                       # Number of instructions simulated
sim_ops                                     330499912                       # Number of ops (including micro ops) simulated
host_inst_rate                                 120816                       # Simulator instruction rate (inst/s)
host_op_rate                                   221648                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                33900772                       # Number of BP lookups
system.cpu.branchPred.condPredicted          25719610                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            631012                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             24845098                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                24684015                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.351651                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2119063                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                388                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          232767                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             139979                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            92788                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         4786                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7368972                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             706                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            554146                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    106581146                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.100923                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.499753                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        16280092     15.27%     15.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19479776     18.28%     33.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        16645255     15.62%     49.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12857048     12.06%     61.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        12841561     12.05%     73.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         8478523      7.95%     81.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         5298332      4.97%     86.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3994841      3.75%     89.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10705718     10.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    106581146                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          80149212                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     180149212                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           163090816                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           167409096                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       330499912                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 25511179                       # Number of memory references committed
system.cpu.commit.memRefs::1                 38551523                       # Number of memory references committed
system.cpu.commit.memRefs::total             64062702                       # Number of memory references committed
system.cpu.commit.loads::0                   15568310                       # Number of loads committed
system.cpu.commit.loads::1                   20831306                       # Number of loads committed
system.cpu.commit.loads::total               36399616                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      424                       # Number of memory barriers committed
system.cpu.commit.membars::total                  442                       # Number of memory barriers committed
system.cpu.commit.branches::0                10045652                       # Number of branches committed
system.cpu.commit.branches::1                22691482                       # Number of branches committed
system.cpu.commit.branches::total            32737134                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  578907                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                  849717                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             1428624                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                159434446                       # Number of committed integer instructions.
system.cpu.commit.integer::1                163647195                       # Number of committed integer instructions.
system.cpu.commit.integer::total            323081641                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             107667                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            1950318                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        2057985                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3548093      2.18%      2.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    128023985     78.50%     80.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5559775      3.41%     84.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       179990      0.11%     84.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        88439      0.05%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           86      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          623      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          388      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       178114      0.11%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          120      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            3      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15545153      9.53%     93.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      9655261      5.92%     99.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        23157      0.01%     99.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       287608      0.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    163090816                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      3718708      2.22%      2.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    124216766     74.20%     76.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       846600      0.51%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         5772      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd        13706      0.01%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          720      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         6808      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          226      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        29856      0.02%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            7      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd           11      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        18391      0.01%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            1      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     20440325     12.21%     89.18% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     17332774     10.35%     99.54% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       390981      0.23%     99.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       387443      0.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    167409096                       # Class of committed instruction
system.cpu.commit.committedInstType::total    330499912      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10705718                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     62953894                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         62953894                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     63110785                       # number of overall hits
system.cpu.dcache.overall_hits::total        63110785                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       189988                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         189988                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       194624                       # number of overall misses
system.cpu.dcache.overall_misses::total        194624                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3694539994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3694539994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3694539994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3694539994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     63143882                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     63143882                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     63305409                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     63305409                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003074                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003074                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19446.175516                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19446.175516                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18982.961988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18982.961988                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5954                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             617                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.142857                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.649919                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       171506                       # number of writebacks
system.cpu.dcache.writebacks::total            171506                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21999                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21999                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21999                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21999                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       167989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       167989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       172531                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       172531                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3337987496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3337987496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3406719996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3406719996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002660                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002660                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002725                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002725                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19870.274220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19870.274220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19745.552950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19745.552950                       # average overall mshr miss latency
system.cpu.dcache.replacements                 171506                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35397368                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35397368                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        81461                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         81461                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    828587000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    828587000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35478829                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35478829                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10171.579038                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10171.579038                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21862                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21862                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        59599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        59599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    581642000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    581642000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9759.257706                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9759.257706                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     27556526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27556526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       108527                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       108527                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2865952994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2865952994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     27665053                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     27665053                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003923                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003923                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26407.741797                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26407.741797                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          137                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          137                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       108390                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       108390                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2756345496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2756345496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003918                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003918                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25429.887407                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25429.887407                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       156891                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        156891                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         4636                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4636                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       161527                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       161527                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.028701                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.028701                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4542                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4542                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     68732500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     68732500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.028119                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.028119                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 15132.650815                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 15132.650815                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.729017                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            63283316                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            172530                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            366.796012                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.729017                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          605                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          319                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         126783348                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        126783348                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                107862895                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              10021624                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  92243313                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2458015                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 584769                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             24539477                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 77351                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              341861962                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1892683                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    37501281                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    28622843                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14432                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         59580                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             525154                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      187690077                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    33900772                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           26943057                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     105748318                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  661682                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       5209                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                16838                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  59190484                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 28085                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     3266                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          106585308                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.240395                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.880205                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 12304261     11.54%     11.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 14521278     13.62%     25.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 13229057     12.41%     37.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  9772433      9.17%     46.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  8709586      8.17%     54.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 48048693     45.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            106585308                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.317926                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.760182                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     59033844                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59033844                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     59033844                       # number of overall hits
system.cpu.icache.overall_hits::total        59033844                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       156309                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         156309                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       156309                       # number of overall misses
system.cpu.icache.overall_misses::total        156309                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1506849811                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1506849811                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1506849811                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1506849811                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     59190153                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59190153                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     59190153                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59190153                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002641                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002641                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002641                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002641                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  9640.198651                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9640.198651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  9640.198651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9640.198651                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       163704                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          572                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              8162                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              18                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.056849                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    31.777778                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       149428                       # number of writebacks
system.cpu.icache.writebacks::total            149428                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         6368                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6368                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         6368                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6368                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       149941                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       149941                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       149941                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       149941                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1366712356                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1366712356                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1366712356                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1366712356                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002533                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002533                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  9115.000940                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9115.000940                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  9115.000940                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9115.000940                       # average overall mshr miss latency
system.cpu.icache.replacements                 149428                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     59033844                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59033844                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       156309                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        156309                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1506849811                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1506849811                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     59190153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59190153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002641                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002641                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  9640.198651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9640.198651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         6368                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6368                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       149941                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       149941                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1366712356                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1366712356                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  9115.000940                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9115.000940                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.805106                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59183785                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            149941                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            394.713821                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.805106                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999619                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999619                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          279                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         118530247                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        118530247                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59193798                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         23913                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      148143                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  535346                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1516                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 795                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 241835                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1338                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    246                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1701490                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  996882                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1261                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                1866                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1087842                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                 3321                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    336                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  53315525500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 584769                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                110165277                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1948492                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            243                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  92572383                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               7899452                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              340360429                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                654037                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                785141                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  47192                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                6483777                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents          356871                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           438047854                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   831943700                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                548266366                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1679039                       # Number of floating rename lookups
system.cpu.rename.committedMaps             426339989                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 11707758                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5768160                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1062458007                       # The number of ROB reads
system.cpu.rob.writes                       676989794                       # The number of ROB writes
system.cpu.thread0.numInsts                  80149212                       # Number of Instructions committed
system.cpu.thread0.numOps                   167409096                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               146456                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               144467                       # number of demand (read+write) hits
system.l2.demand_hits::total                   290923                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              146456                       # number of overall hits
system.l2.overall_hits::.cpu.data              144467                       # number of overall hits
system.l2.overall_hits::total                  290923                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3482                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              28063                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31545                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3482                       # number of overall misses
system.l2.overall_misses::.cpu.data             28063                       # number of overall misses
system.l2.overall_misses::total                 31545                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    254580500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2205680500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2460261000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    254580500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2205680500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2460261000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           149938                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           172530                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               322468                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          149938                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          172530                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              322468                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.023223                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.162656                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.097824                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.023223                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.162656                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.097824                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73113.296956                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78597.459288                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77992.106515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73113.296956                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78597.459288                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77992.106515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        69                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               19559                       # number of writebacks
system.l2.writebacks::total                     19559                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data              91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  91                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 91                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         27972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31454                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        27972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        56116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            87570                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    233688500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2023187500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2256876000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    233688500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2023187500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3450238269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5707114269                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.023223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.162128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.097541                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.023223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.162128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.271562                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67113.296956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72329.025454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71751.637312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67113.296956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72329.025454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61484.037868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65172.025454                       # average overall mshr miss latency
system.l2.replacements                          22312                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       160402                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           160402                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       160402                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       160402                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       160526                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           160526                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       160526                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       160526                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        56116                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          56116                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3450238269                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3450238269                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61484.037868                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61484.037868                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             82096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 82096                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           26302                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26302                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2058450000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2058450000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        108398                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            108398                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.242643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.242643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78262.109345                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78262.109345                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           87                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               87                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        26215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1886576000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1886576000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.241840                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.241840                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71965.515926                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71965.515926                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         146456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             146456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    254580500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    254580500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       149938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         149938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.023223                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.023223                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73113.296956                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73113.296956                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3482                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3482                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    233688500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    233688500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.023223                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.023223                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67113.296956                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67113.296956                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         62371                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             62371                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    147230500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    147230500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        64132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         64132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.027459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.027459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83606.189665                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83606.189665                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    136611500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    136611500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.027397                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027397                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77752.703472                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77752.703472                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  675533                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              675534                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 58594                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 57875.863992                       # Cycle average of tags in use
system.l2.tags.total_refs                      699382                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     87848                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.961274                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      98.844712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2788.087303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11885.013048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 43103.918928                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.042543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.181351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.657714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.883116                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         40018                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         25518                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        40003                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25517                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.610626                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.389374                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10382200                       # Number of tag accesses
system.l2.tags.data_accesses                 10382200                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     19559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     27967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     56071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.029505590500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1211                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1211                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              202484                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18435                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87530                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19559                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87530                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19559                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.89                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87530                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19559                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      72.269199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.293406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1633.623475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         1210     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1211                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.137077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.128974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.532610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1132     93.48%     93.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.25%     93.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               67      5.53%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.58%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1211                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5601920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1251776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    105.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   53298549000                       # Total gap between requests
system.mem_ctrls.avgGap                     497703.30                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       222848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1789888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      3588544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1250688                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4179795.620695888996                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 33571609.455485902727                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 67307673.821952670813                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 23458232.630568370223                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3482                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        27972                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        56076                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        19559                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    104465322                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    986148704                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1706355606                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 672072592188                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30001.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35254.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30429.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  34361296.19                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       222848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1790208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      3588864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5601920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       222848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       222848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1251776                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1251776                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3482                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        27972                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        56076                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          87530                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        19559                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         19559                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4179796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     33577611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     67313676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        105071083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4179796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4179796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     23478639                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        23478639                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     23478639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4179796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     33577611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     67313676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       128549722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                87520                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               19542                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1055                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1101                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1031                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1251                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1155969632                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             437600000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2796969632                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13208.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31958.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               78024                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              10384                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.15                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.14                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        18654                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   367.318966                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   214.039857                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   373.966456                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5524     29.61%     29.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5114     27.42%     57.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2381     12.76%     69.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          572      3.07%     72.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          362      1.94%     74.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          304      1.63%     76.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          246      1.32%     77.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          332      1.78%     79.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3819     20.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        18654                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5601280                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1250688                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              105.059079                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               23.458233                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        62225100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        33073425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      306327420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      47799540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4208440080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4662129750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  16547158080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   25867153395                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   485.171123                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  42942198018                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1780220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8593107482                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        70964460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        37718505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      318565380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      54209700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4208440080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   5070489150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  16203276480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   25963663755                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   486.981297                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  42043930895                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1780220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   9491374605                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              61315                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19559                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2416                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26215                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26215                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61315                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       197035                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       197035                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 197035                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6853696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      6853696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6853696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87530                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87530    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               87530                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy           229946934                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          459135813                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            214073                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       179961                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       160532                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2753                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            63304                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           108398                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          108398                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        149941                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        64132                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       449307                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       516568                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                965875                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     19159424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     22018304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               41177728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           85619                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1251968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           408088                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000990                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031526                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 407685     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    402      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             408088                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  53315525500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          642637000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         224917488                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         258802486                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
