

module tiny_kws_cnn
(
  input CLK,
  input RESETN,
  output reg irq,
  output reg [32-1:0] maxi_awaddr,
  output reg [8-1:0] maxi_awlen,
  output [3-1:0] maxi_awsize,
  output [2-1:0] maxi_awburst,
  output [1-1:0] maxi_awlock,
  output [4-1:0] maxi_awcache,
  output [3-1:0] maxi_awprot,
  output [4-1:0] maxi_awqos,
  output [2-1:0] maxi_awuser,
  output reg maxi_awvalid,
  input maxi_awready,
  output [32-1:0] maxi_wdata,
  output [4-1:0] maxi_wstrb,
  output maxi_wlast,
  output maxi_wvalid,
  input maxi_wready,
  input [2-1:0] maxi_bresp,
  input maxi_bvalid,
  output maxi_bready,
  output reg [32-1:0] maxi_araddr,
  output reg [8-1:0] maxi_arlen,
  output [3-1:0] maxi_arsize,
  output [2-1:0] maxi_arburst,
  output [1-1:0] maxi_arlock,
  output [4-1:0] maxi_arcache,
  output [3-1:0] maxi_arprot,
  output [4-1:0] maxi_arqos,
  output [2-1:0] maxi_aruser,
  output reg maxi_arvalid,
  input maxi_arready,
  input [32-1:0] maxi_rdata,
  input [2-1:0] maxi_rresp,
  input maxi_rlast,
  input maxi_rvalid,
  output maxi_rready,
  input [32-1:0] saxi_awaddr,
  input [4-1:0] saxi_awcache,
  input [3-1:0] saxi_awprot,
  input saxi_awvalid,
  output saxi_awready,
  input [32-1:0] saxi_wdata,
  input [4-1:0] saxi_wstrb,
  input saxi_wvalid,
  output saxi_wready,
  output [2-1:0] saxi_bresp,
  output reg saxi_bvalid,
  input saxi_bready,
  input [32-1:0] saxi_araddr,
  input [4-1:0] saxi_arcache,
  input [3-1:0] saxi_arprot,
  input saxi_arvalid,
  output saxi_arready,
  output reg [32-1:0] saxi_rdata,
  output [2-1:0] saxi_rresp,
  output reg saxi_rvalid,
  input saxi_rready
);

  wire RESETN_inv;
  assign RESETN_inv = !RESETN;
  wire RESETN_inv_buf;
  reg _RESETN_inv_1;
  reg _RESETN_inv_2;
  assign RESETN_inv_buf = _RESETN_inv_2;
  assign maxi_awsize = 2;
  assign maxi_awburst = 1;
  assign maxi_awlock = 0;
  assign maxi_awcache = 3;
  assign maxi_awprot = 0;
  assign maxi_awqos = 0;
  assign maxi_awuser = 0;
  reg [32-1:0] _maxi_wdata_sb_0;
  reg [4-1:0] _maxi_wstrb_sb_0;
  reg _maxi_wlast_sb_0;
  reg _maxi_wvalid_sb_0;
  wire _maxi_wready_sb_0;
  wire _sb_maxi_writedata_s_value_0;
  assign _sb_maxi_writedata_s_value_0 = _maxi_wlast_sb_0;
  wire [4-1:0] _sb_maxi_writedata_s_value_1;
  assign _sb_maxi_writedata_s_value_1 = _maxi_wstrb_sb_0;
  wire [32-1:0] _sb_maxi_writedata_s_value_2;
  assign _sb_maxi_writedata_s_value_2 = _maxi_wdata_sb_0;
  wire [37-1:0] _sb_maxi_writedata_s_data_3;
  assign _sb_maxi_writedata_s_data_3 = { _sb_maxi_writedata_s_value_0, _sb_maxi_writedata_s_value_1, _sb_maxi_writedata_s_value_2 };
  wire _sb_maxi_writedata_s_valid_4;
  assign _sb_maxi_writedata_s_valid_4 = _maxi_wvalid_sb_0;
  wire _sb_maxi_writedata_m_ready_5;
  assign _sb_maxi_writedata_m_ready_5 = maxi_wready;
  reg [37-1:0] _sb_maxi_writedata_data_6;
  reg _sb_maxi_writedata_valid_7;
  wire _sb_maxi_writedata_ready_8;
  reg [37-1:0] _sb_maxi_writedata_tmp_data_9;
  reg _sb_maxi_writedata_tmp_valid_10;
  wire [37-1:0] _sb_maxi_writedata_next_data_11;
  wire _sb_maxi_writedata_next_valid_12;
  assign _sb_maxi_writedata_ready_8 = !_sb_maxi_writedata_tmp_valid_10;
  assign _sb_maxi_writedata_next_data_11 = (_sb_maxi_writedata_tmp_valid_10)? _sb_maxi_writedata_tmp_data_9 : _sb_maxi_writedata_s_data_3;
  assign _sb_maxi_writedata_next_valid_12 = _sb_maxi_writedata_tmp_valid_10 || _sb_maxi_writedata_s_valid_4;
  wire _sb_maxi_writedata_m_value_13;
  assign _sb_maxi_writedata_m_value_13 = _sb_maxi_writedata_data_6[36:36];
  wire [4-1:0] _sb_maxi_writedata_m_value_14;
  assign _sb_maxi_writedata_m_value_14 = _sb_maxi_writedata_data_6[35:32];
  wire [32-1:0] _sb_maxi_writedata_m_value_15;
  assign _sb_maxi_writedata_m_value_15 = _sb_maxi_writedata_data_6[31:0];
  assign _maxi_wready_sb_0 = _sb_maxi_writedata_ready_8;
  assign maxi_wdata = _sb_maxi_writedata_m_value_15;
  assign maxi_wstrb = _sb_maxi_writedata_m_value_14;
  assign maxi_wlast = _sb_maxi_writedata_m_value_13;
  assign maxi_wvalid = _sb_maxi_writedata_valid_7;
  assign maxi_bready = 1;
  assign maxi_arsize = 2;
  assign maxi_arburst = 1;
  assign maxi_arlock = 0;
  assign maxi_arcache = 3;
  assign maxi_arprot = 0;
  assign maxi_arqos = 0;
  assign maxi_aruser = 0;
  wire [32-1:0] _maxi_rdata_sb_0;
  wire _maxi_rlast_sb_0;
  wire _maxi_rvalid_sb_0;
  wire _maxi_rready_sb_0;
  wire _sb_maxi_readdata_s_value_16;
  assign _sb_maxi_readdata_s_value_16 = maxi_rlast;
  wire [32-1:0] _sb_maxi_readdata_s_value_17;
  assign _sb_maxi_readdata_s_value_17 = maxi_rdata;
  wire [33-1:0] _sb_maxi_readdata_s_data_18;
  assign _sb_maxi_readdata_s_data_18 = { _sb_maxi_readdata_s_value_16, _sb_maxi_readdata_s_value_17 };
  wire _sb_maxi_readdata_s_valid_19;
  assign _sb_maxi_readdata_s_valid_19 = maxi_rvalid;
  wire _sb_maxi_readdata_m_ready_20;
  assign _sb_maxi_readdata_m_ready_20 = _maxi_rready_sb_0;
  reg [33-1:0] _sb_maxi_readdata_data_21;
  reg _sb_maxi_readdata_valid_22;
  wire _sb_maxi_readdata_ready_23;
  reg [33-1:0] _sb_maxi_readdata_tmp_data_24;
  reg _sb_maxi_readdata_tmp_valid_25;
  wire [33-1:0] _sb_maxi_readdata_next_data_26;
  wire _sb_maxi_readdata_next_valid_27;
  assign _sb_maxi_readdata_ready_23 = !_sb_maxi_readdata_tmp_valid_25;
  assign _sb_maxi_readdata_next_data_26 = (_sb_maxi_readdata_tmp_valid_25)? _sb_maxi_readdata_tmp_data_24 : _sb_maxi_readdata_s_data_18;
  assign _sb_maxi_readdata_next_valid_27 = _sb_maxi_readdata_tmp_valid_25 || _sb_maxi_readdata_s_valid_19;
  wire _sb_maxi_readdata_m_value_28;
  assign _sb_maxi_readdata_m_value_28 = _sb_maxi_readdata_data_21[32:32];
  wire [32-1:0] _sb_maxi_readdata_m_value_29;
  assign _sb_maxi_readdata_m_value_29 = _sb_maxi_readdata_data_21[31:0];
  assign _maxi_rdata_sb_0 = _sb_maxi_readdata_m_value_29;
  assign _maxi_rlast_sb_0 = _sb_maxi_readdata_m_value_28;
  assign _maxi_rvalid_sb_0 = _sb_maxi_readdata_valid_22;
  assign maxi_rready = _sb_maxi_readdata_ready_23;
  reg [3-1:0] _maxi_outstanding_wcount;
  wire _maxi_has_outstanding_write;
  assign _maxi_has_outstanding_write = (_maxi_outstanding_wcount > 0) || maxi_awvalid;
  reg _maxi_read_start;
  reg [8-1:0] _maxi_read_op_sel;
  reg [32-1:0] _maxi_read_global_addr;
  reg [33-1:0] _maxi_read_global_size;
  reg [32-1:0] _maxi_read_local_addr;
  reg [32-1:0] _maxi_read_local_stride;
  reg [33-1:0] _maxi_read_local_size;
  reg [32-1:0] _maxi_read_local_blocksize;
  wire _maxi_read_req_fifo_enq;
  wire [137-1:0] _maxi_read_req_fifo_wdata;
  wire _maxi_read_req_fifo_full;
  wire _maxi_read_req_fifo_almost_full;
  wire _maxi_read_req_fifo_deq;
  wire [137-1:0] _maxi_read_req_fifo_rdata;
  wire _maxi_read_req_fifo_empty;
  wire _maxi_read_req_fifo_almost_empty;

  _maxi_read_req_fifo
  inst__maxi_read_req_fifo
  (
    .CLK(CLK),
    .RST(RESETN_inv_buf),
    ._maxi_read_req_fifo_enq(_maxi_read_req_fifo_enq),
    ._maxi_read_req_fifo_wdata(_maxi_read_req_fifo_wdata),
    ._maxi_read_req_fifo_full(_maxi_read_req_fifo_full),
    ._maxi_read_req_fifo_almost_full(_maxi_read_req_fifo_almost_full),
    ._maxi_read_req_fifo_deq(_maxi_read_req_fifo_deq),
    ._maxi_read_req_fifo_rdata(_maxi_read_req_fifo_rdata),
    ._maxi_read_req_fifo_empty(_maxi_read_req_fifo_empty),
    ._maxi_read_req_fifo_almost_empty(_maxi_read_req_fifo_almost_empty)
  );

  reg [4-1:0] count__maxi_read_req_fifo;
  wire [8-1:0] _maxi_read_op_sel_fifo;
  wire [32-1:0] _maxi_read_local_addr_fifo;
  wire [32-1:0] _maxi_read_local_stride_fifo;
  wire [33-1:0] _maxi_read_local_size_fifo;
  wire [32-1:0] _maxi_read_local_blocksize_fifo;
  wire [8-1:0] unpack_read_req_op_sel_30;
  wire [32-1:0] unpack_read_req_local_addr_31;
  wire [32-1:0] unpack_read_req_local_stride_32;
  wire [33-1:0] unpack_read_req_local_size_33;
  wire [32-1:0] unpack_read_req_local_blocksize_34;
  assign unpack_read_req_op_sel_30 = _maxi_read_req_fifo_rdata[136:129];
  assign unpack_read_req_local_addr_31 = _maxi_read_req_fifo_rdata[128:97];
  assign unpack_read_req_local_stride_32 = _maxi_read_req_fifo_rdata[96:65];
  assign unpack_read_req_local_size_33 = _maxi_read_req_fifo_rdata[64:32];
  assign unpack_read_req_local_blocksize_34 = _maxi_read_req_fifo_rdata[31:0];
  assign _maxi_read_op_sel_fifo = unpack_read_req_op_sel_30;
  assign _maxi_read_local_addr_fifo = unpack_read_req_local_addr_31;
  assign _maxi_read_local_stride_fifo = unpack_read_req_local_stride_32;
  assign _maxi_read_local_size_fifo = unpack_read_req_local_size_33;
  assign _maxi_read_local_blocksize_fifo = unpack_read_req_local_blocksize_34;
  reg [8-1:0] _maxi_read_op_sel_buf;
  reg [32-1:0] _maxi_read_local_addr_buf;
  reg [32-1:0] _maxi_read_local_stride_buf;
  reg [33-1:0] _maxi_read_local_size_buf;
  reg [32-1:0] _maxi_read_local_blocksize_buf;
  reg _maxi_read_req_busy;
  reg _maxi_read_data_busy;
  wire _maxi_read_req_idle;
  wire _maxi_read_data_idle;
  wire _maxi_read_idle;
  assign _maxi_read_req_idle = !_maxi_read_start && !_maxi_read_req_busy;
  assign _maxi_read_data_idle = _maxi_read_req_fifo_empty && !_maxi_read_data_busy;
  assign _maxi_read_idle = _maxi_read_req_idle && _maxi_read_data_idle;
  reg _maxi_write_start;
  reg [8-1:0] _maxi_write_op_sel;
  reg [32-1:0] _maxi_write_global_addr;
  reg [33-1:0] _maxi_write_global_size;
  reg [32-1:0] _maxi_write_local_addr;
  reg [32-1:0] _maxi_write_local_stride;
  reg [33-1:0] _maxi_write_local_size;
  reg [32-1:0] _maxi_write_local_blocksize;
  wire _maxi_write_req_fifo_enq;
  wire [137-1:0] _maxi_write_req_fifo_wdata;
  wire _maxi_write_req_fifo_full;
  wire _maxi_write_req_fifo_almost_full;
  wire _maxi_write_req_fifo_deq;
  wire [137-1:0] _maxi_write_req_fifo_rdata;
  wire _maxi_write_req_fifo_empty;
  wire _maxi_write_req_fifo_almost_empty;

  _maxi_write_req_fifo
  inst__maxi_write_req_fifo
  (
    .CLK(CLK),
    .RST(RESETN_inv_buf),
    ._maxi_write_req_fifo_enq(_maxi_write_req_fifo_enq),
    ._maxi_write_req_fifo_wdata(_maxi_write_req_fifo_wdata),
    ._maxi_write_req_fifo_full(_maxi_write_req_fifo_full),
    ._maxi_write_req_fifo_almost_full(_maxi_write_req_fifo_almost_full),
    ._maxi_write_req_fifo_deq(_maxi_write_req_fifo_deq),
    ._maxi_write_req_fifo_rdata(_maxi_write_req_fifo_rdata),
    ._maxi_write_req_fifo_empty(_maxi_write_req_fifo_empty),
    ._maxi_write_req_fifo_almost_empty(_maxi_write_req_fifo_almost_empty)
  );

  reg [4-1:0] count__maxi_write_req_fifo;
  wire [8-1:0] _maxi_write_op_sel_fifo;
  wire [32-1:0] _maxi_write_local_addr_fifo;
  wire [32-1:0] _maxi_write_local_stride_fifo;
  wire [33-1:0] _maxi_write_size_fifo;
  wire [32-1:0] _maxi_write_local_blocksize_fifo;
  wire [8-1:0] unpack_write_req_op_sel_35;
  wire [32-1:0] unpack_write_req_local_addr_36;
  wire [32-1:0] unpack_write_req_local_stride_37;
  wire [33-1:0] unpack_write_req_size_38;
  wire [32-1:0] unpack_write_req_local_blocksize_39;
  assign unpack_write_req_op_sel_35 = _maxi_write_req_fifo_rdata[136:129];
  assign unpack_write_req_local_addr_36 = _maxi_write_req_fifo_rdata[128:97];
  assign unpack_write_req_local_stride_37 = _maxi_write_req_fifo_rdata[96:65];
  assign unpack_write_req_size_38 = _maxi_write_req_fifo_rdata[64:32];
  assign unpack_write_req_local_blocksize_39 = _maxi_write_req_fifo_rdata[31:0];
  assign _maxi_write_op_sel_fifo = unpack_write_req_op_sel_35;
  assign _maxi_write_local_addr_fifo = unpack_write_req_local_addr_36;
  assign _maxi_write_local_stride_fifo = unpack_write_req_local_stride_37;
  assign _maxi_write_size_fifo = unpack_write_req_size_38;
  assign _maxi_write_local_blocksize_fifo = unpack_write_req_local_blocksize_39;
  reg [8-1:0] _maxi_write_op_sel_buf;
  reg [32-1:0] _maxi_write_local_addr_buf;
  reg [32-1:0] _maxi_write_local_stride_buf;
  reg [33-1:0] _maxi_write_size_buf;
  reg [32-1:0] _maxi_write_local_blocksize_buf;
  reg _maxi_write_req_busy;
  reg _maxi_write_data_busy;
  wire _maxi_write_req_idle;
  wire _maxi_write_data_idle;
  wire _maxi_write_idle;
  assign _maxi_write_req_idle = !_maxi_write_start && !_maxi_write_req_busy;
  assign _maxi_write_data_idle = _maxi_write_req_fifo_empty && !_maxi_write_data_busy;
  assign _maxi_write_idle = _maxi_write_req_idle && _maxi_write_data_idle;
  reg [32-1:0] _maxi_global_base_addr;
  assign saxi_bresp = 0;
  assign saxi_rresp = 0;
  reg signed [32-1:0] _saxi_register_0;
  reg signed [32-1:0] _saxi_register_1;
  reg signed [32-1:0] _saxi_register_2;
  reg signed [32-1:0] _saxi_register_3;
  reg signed [32-1:0] _saxi_register_4;
  reg signed [32-1:0] _saxi_register_5;
  reg signed [32-1:0] _saxi_register_6;
  reg signed [32-1:0] _saxi_register_7;
  reg signed [32-1:0] _saxi_register_8;
  reg signed [32-1:0] _saxi_register_9;
  reg signed [32-1:0] _saxi_register_10;
  reg signed [32-1:0] _saxi_register_11;
  reg signed [32-1:0] _saxi_register_12;
  reg signed [32-1:0] _saxi_register_13;
  reg signed [32-1:0] _saxi_register_14;
  reg signed [32-1:0] _saxi_register_15;
  reg signed [32-1:0] _saxi_register_16;
  reg signed [32-1:0] _saxi_register_17;
  reg signed [32-1:0] _saxi_register_18;
  reg signed [32-1:0] _saxi_register_19;
  reg signed [32-1:0] _saxi_register_20;
  reg signed [32-1:0] _saxi_register_21;
  reg signed [32-1:0] _saxi_register_22;
  reg signed [32-1:0] _saxi_register_23;
  reg signed [32-1:0] _saxi_register_24;
  reg signed [32-1:0] _saxi_register_25;
  reg signed [32-1:0] _saxi_register_26;
  reg signed [32-1:0] _saxi_register_27;
  reg signed [32-1:0] _saxi_register_28;
  reg signed [32-1:0] _saxi_register_29;
  reg signed [32-1:0] _saxi_register_30;
  reg signed [32-1:0] _saxi_register_31;
  reg signed [32-1:0] _saxi_register_32;
  reg signed [32-1:0] _saxi_register_33;
  reg signed [32-1:0] _saxi_register_34;
  reg signed [32-1:0] _saxi_register_35;
  reg signed [32-1:0] _saxi_register_36;
  reg _saxi_flag_0;
  reg _saxi_flag_1;
  reg _saxi_flag_2;
  reg _saxi_flag_3;
  reg _saxi_flag_4;
  reg _saxi_flag_5;
  reg _saxi_flag_6;
  reg _saxi_flag_7;
  reg _saxi_flag_8;
  reg _saxi_flag_9;
  reg _saxi_flag_10;
  reg _saxi_flag_11;
  reg _saxi_flag_12;
  reg _saxi_flag_13;
  reg _saxi_flag_14;
  reg _saxi_flag_15;
  reg _saxi_flag_16;
  reg _saxi_flag_17;
  reg _saxi_flag_18;
  reg _saxi_flag_19;
  reg _saxi_flag_20;
  reg _saxi_flag_21;
  reg _saxi_flag_22;
  reg _saxi_flag_23;
  reg _saxi_flag_24;
  reg _saxi_flag_25;
  reg _saxi_flag_26;
  reg _saxi_flag_27;
  reg _saxi_flag_28;
  reg _saxi_flag_29;
  reg _saxi_flag_30;
  reg _saxi_flag_31;
  reg _saxi_flag_32;
  reg _saxi_flag_33;
  reg _saxi_flag_34;
  reg _saxi_flag_35;
  reg _saxi_flag_36;
  reg signed [32-1:0] _saxi_resetval_0;
  reg signed [32-1:0] _saxi_resetval_1;
  reg signed [32-1:0] _saxi_resetval_2;
  reg signed [32-1:0] _saxi_resetval_3;
  reg signed [32-1:0] _saxi_resetval_4;
  reg signed [32-1:0] _saxi_resetval_5;
  reg signed [32-1:0] _saxi_resetval_6;
  reg signed [32-1:0] _saxi_resetval_7;
  reg signed [32-1:0] _saxi_resetval_8;
  reg signed [32-1:0] _saxi_resetval_9;
  reg signed [32-1:0] _saxi_resetval_10;
  reg signed [32-1:0] _saxi_resetval_11;
  reg signed [32-1:0] _saxi_resetval_12;
  reg signed [32-1:0] _saxi_resetval_13;
  reg signed [32-1:0] _saxi_resetval_14;
  reg signed [32-1:0] _saxi_resetval_15;
  reg signed [32-1:0] _saxi_resetval_16;
  reg signed [32-1:0] _saxi_resetval_17;
  reg signed [32-1:0] _saxi_resetval_18;
  reg signed [32-1:0] _saxi_resetval_19;
  reg signed [32-1:0] _saxi_resetval_20;
  reg signed [32-1:0] _saxi_resetval_21;
  reg signed [32-1:0] _saxi_resetval_22;
  reg signed [32-1:0] _saxi_resetval_23;
  reg signed [32-1:0] _saxi_resetval_24;
  reg signed [32-1:0] _saxi_resetval_25;
  reg signed [32-1:0] _saxi_resetval_26;
  reg signed [32-1:0] _saxi_resetval_27;
  reg signed [32-1:0] _saxi_resetval_28;
  reg signed [32-1:0] _saxi_resetval_29;
  reg signed [32-1:0] _saxi_resetval_30;
  reg signed [32-1:0] _saxi_resetval_31;
  reg signed [32-1:0] _saxi_resetval_32;
  reg signed [32-1:0] _saxi_resetval_33;
  reg signed [32-1:0] _saxi_resetval_34;
  reg signed [32-1:0] _saxi_resetval_35;
  reg signed [32-1:0] _saxi_resetval_36;
  localparam _saxi_maskwidth = 6;
  localparam _saxi_mask = { _saxi_maskwidth{ 1'd1 } };
  localparam _saxi_shift = 2;
  reg [32-1:0] _saxi_register_fsm;
  localparam _saxi_register_fsm_init = 0;
  reg [32-1:0] addr_40;
  reg writevalid_41;
  reg readvalid_42;
  reg prev_awvalid_43;
  reg prev_arvalid_44;
  assign saxi_awready = (_saxi_register_fsm == 0) && (!writevalid_41 && !readvalid_42 && !saxi_bvalid && prev_awvalid_43);
  assign saxi_arready = (_saxi_register_fsm == 0) && (!readvalid_42 && !writevalid_41 && prev_arvalid_44 && !prev_awvalid_43);
  reg [_saxi_maskwidth-1:0] axis_maskaddr_45;
  wire signed [32-1:0] axislite_rdata_46;
  assign axislite_rdata_46 = (axis_maskaddr_45 == 0)? _saxi_register_0 : 
                             (axis_maskaddr_45 == 1)? _saxi_register_1 : 
                             (axis_maskaddr_45 == 2)? _saxi_register_2 : 
                             (axis_maskaddr_45 == 3)? _saxi_register_3 : 
                             (axis_maskaddr_45 == 4)? _saxi_register_4 : 
                             (axis_maskaddr_45 == 5)? _saxi_register_5 : 
                             (axis_maskaddr_45 == 6)? _saxi_register_6 : 
                             (axis_maskaddr_45 == 7)? _saxi_register_7 : 
                             (axis_maskaddr_45 == 8)? _saxi_register_8 : 
                             (axis_maskaddr_45 == 9)? _saxi_register_9 : 
                             (axis_maskaddr_45 == 10)? _saxi_register_10 : 
                             (axis_maskaddr_45 == 11)? _saxi_register_11 : 
                             (axis_maskaddr_45 == 12)? _saxi_register_12 : 
                             (axis_maskaddr_45 == 13)? _saxi_register_13 : 
                             (axis_maskaddr_45 == 14)? _saxi_register_14 : 
                             (axis_maskaddr_45 == 15)? _saxi_register_15 : 
                             (axis_maskaddr_45 == 16)? _saxi_register_16 : 
                             (axis_maskaddr_45 == 17)? _saxi_register_17 : 
                             (axis_maskaddr_45 == 18)? _saxi_register_18 : 
                             (axis_maskaddr_45 == 19)? _saxi_register_19 : 
                             (axis_maskaddr_45 == 20)? _saxi_register_20 : 
                             (axis_maskaddr_45 == 21)? _saxi_register_21 : 
                             (axis_maskaddr_45 == 22)? _saxi_register_22 : 
                             (axis_maskaddr_45 == 23)? _saxi_register_23 : 
                             (axis_maskaddr_45 == 24)? _saxi_register_24 : 
                             (axis_maskaddr_45 == 25)? _saxi_register_25 : 
                             (axis_maskaddr_45 == 26)? _saxi_register_26 : 
                             (axis_maskaddr_45 == 27)? _saxi_register_27 : 
                             (axis_maskaddr_45 == 28)? _saxi_register_28 : 
                             (axis_maskaddr_45 == 29)? _saxi_register_29 : 
                             (axis_maskaddr_45 == 30)? _saxi_register_30 : 
                             (axis_maskaddr_45 == 31)? _saxi_register_31 : 
                             (axis_maskaddr_45 == 32)? _saxi_register_32 : 
                             (axis_maskaddr_45 == 33)? _saxi_register_33 : 
                             (axis_maskaddr_45 == 34)? _saxi_register_34 : 
                             (axis_maskaddr_45 == 35)? _saxi_register_35 : 
                             (axis_maskaddr_45 == 36)? _saxi_register_36 : 'hx;
  wire axislite_flag_47;
  assign axislite_flag_47 = (axis_maskaddr_45 == 0)? _saxi_flag_0 : 
                            (axis_maskaddr_45 == 1)? _saxi_flag_1 : 
                            (axis_maskaddr_45 == 2)? _saxi_flag_2 : 
                            (axis_maskaddr_45 == 3)? _saxi_flag_3 : 
                            (axis_maskaddr_45 == 4)? _saxi_flag_4 : 
                            (axis_maskaddr_45 == 5)? _saxi_flag_5 : 
                            (axis_maskaddr_45 == 6)? _saxi_flag_6 : 
                            (axis_maskaddr_45 == 7)? _saxi_flag_7 : 
                            (axis_maskaddr_45 == 8)? _saxi_flag_8 : 
                            (axis_maskaddr_45 == 9)? _saxi_flag_9 : 
                            (axis_maskaddr_45 == 10)? _saxi_flag_10 : 
                            (axis_maskaddr_45 == 11)? _saxi_flag_11 : 
                            (axis_maskaddr_45 == 12)? _saxi_flag_12 : 
                            (axis_maskaddr_45 == 13)? _saxi_flag_13 : 
                            (axis_maskaddr_45 == 14)? _saxi_flag_14 : 
                            (axis_maskaddr_45 == 15)? _saxi_flag_15 : 
                            (axis_maskaddr_45 == 16)? _saxi_flag_16 : 
                            (axis_maskaddr_45 == 17)? _saxi_flag_17 : 
                            (axis_maskaddr_45 == 18)? _saxi_flag_18 : 
                            (axis_maskaddr_45 == 19)? _saxi_flag_19 : 
                            (axis_maskaddr_45 == 20)? _saxi_flag_20 : 
                            (axis_maskaddr_45 == 21)? _saxi_flag_21 : 
                            (axis_maskaddr_45 == 22)? _saxi_flag_22 : 
                            (axis_maskaddr_45 == 23)? _saxi_flag_23 : 
                            (axis_maskaddr_45 == 24)? _saxi_flag_24 : 
                            (axis_maskaddr_45 == 25)? _saxi_flag_25 : 
                            (axis_maskaddr_45 == 26)? _saxi_flag_26 : 
                            (axis_maskaddr_45 == 27)? _saxi_flag_27 : 
                            (axis_maskaddr_45 == 28)? _saxi_flag_28 : 
                            (axis_maskaddr_45 == 29)? _saxi_flag_29 : 
                            (axis_maskaddr_45 == 30)? _saxi_flag_30 : 
                            (axis_maskaddr_45 == 31)? _saxi_flag_31 : 
                            (axis_maskaddr_45 == 32)? _saxi_flag_32 : 
                            (axis_maskaddr_45 == 33)? _saxi_flag_33 : 
                            (axis_maskaddr_45 == 34)? _saxi_flag_34 : 
                            (axis_maskaddr_45 == 35)? _saxi_flag_35 : 
                            (axis_maskaddr_45 == 36)? _saxi_flag_36 : 'hx;
  wire signed [32-1:0] axislite_resetval_48;
  assign axislite_resetval_48 = (axis_maskaddr_45 == 0)? _saxi_resetval_0 : 
                                (axis_maskaddr_45 == 1)? _saxi_resetval_1 : 
                                (axis_maskaddr_45 == 2)? _saxi_resetval_2 : 
                                (axis_maskaddr_45 == 3)? _saxi_resetval_3 : 
                                (axis_maskaddr_45 == 4)? _saxi_resetval_4 : 
                                (axis_maskaddr_45 == 5)? _saxi_resetval_5 : 
                                (axis_maskaddr_45 == 6)? _saxi_resetval_6 : 
                                (axis_maskaddr_45 == 7)? _saxi_resetval_7 : 
                                (axis_maskaddr_45 == 8)? _saxi_resetval_8 : 
                                (axis_maskaddr_45 == 9)? _saxi_resetval_9 : 
                                (axis_maskaddr_45 == 10)? _saxi_resetval_10 : 
                                (axis_maskaddr_45 == 11)? _saxi_resetval_11 : 
                                (axis_maskaddr_45 == 12)? _saxi_resetval_12 : 
                                (axis_maskaddr_45 == 13)? _saxi_resetval_13 : 
                                (axis_maskaddr_45 == 14)? _saxi_resetval_14 : 
                                (axis_maskaddr_45 == 15)? _saxi_resetval_15 : 
                                (axis_maskaddr_45 == 16)? _saxi_resetval_16 : 
                                (axis_maskaddr_45 == 17)? _saxi_resetval_17 : 
                                (axis_maskaddr_45 == 18)? _saxi_resetval_18 : 
                                (axis_maskaddr_45 == 19)? _saxi_resetval_19 : 
                                (axis_maskaddr_45 == 20)? _saxi_resetval_20 : 
                                (axis_maskaddr_45 == 21)? _saxi_resetval_21 : 
                                (axis_maskaddr_45 == 22)? _saxi_resetval_22 : 
                                (axis_maskaddr_45 == 23)? _saxi_resetval_23 : 
                                (axis_maskaddr_45 == 24)? _saxi_resetval_24 : 
                                (axis_maskaddr_45 == 25)? _saxi_resetval_25 : 
                                (axis_maskaddr_45 == 26)? _saxi_resetval_26 : 
                                (axis_maskaddr_45 == 27)? _saxi_resetval_27 : 
                                (axis_maskaddr_45 == 28)? _saxi_resetval_28 : 
                                (axis_maskaddr_45 == 29)? _saxi_resetval_29 : 
                                (axis_maskaddr_45 == 30)? _saxi_resetval_30 : 
                                (axis_maskaddr_45 == 31)? _saxi_resetval_31 : 
                                (axis_maskaddr_45 == 32)? _saxi_resetval_32 : 
                                (axis_maskaddr_45 == 33)? _saxi_resetval_33 : 
                                (axis_maskaddr_45 == 34)? _saxi_resetval_34 : 
                                (axis_maskaddr_45 == 35)? _saxi_resetval_35 : 
                                (axis_maskaddr_45 == 36)? _saxi_resetval_36 : 'hx;
  reg _saxi_rdata_cond_0_1;
  assign saxi_wready = _saxi_register_fsm == 3;
  wire maxi_idle;
  assign maxi_idle = _maxi_write_idle & _maxi_read_idle;
  wire sw_rst_logic;
  assign sw_rst_logic = maxi_idle & _saxi_register_6;
  wire rst_logic;
  assign rst_logic = RESETN_inv_buf | sw_rst_logic;
  reg RST;
  reg _rst_logic_1;
  reg _rst_logic_2;
  wire signed [32-1:0] irq_49;
  assign irq_49 = _saxi_register_9 & _saxi_register_10;
  wire irq_busy;
  assign irq_busy = _saxi_register_5[0];
  reg irq_busy_edge_50;
  wire irq_busy_edge_51;
  assign irq_busy_edge_51 = irq_busy_edge_50 & !irq_busy;
  wire irq_extern;
  assign irq_extern = |_saxi_register_7;
  reg irq_extern_edge_52;
  wire irq_extern_edge_53;
  assign irq_extern_edge_53 = !irq_extern_edge_52 & irq_extern;
  wire [15-1:0] ram_w16_l65536_id0_0_0_addr;
  wire [16-1:0] ram_w16_l65536_id0_0_0_rdata;
  wire [16-1:0] ram_w16_l65536_id0_0_0_wdata;
  wire ram_w16_l65536_id0_0_0_wenable;
  wire ram_w16_l65536_id0_0_0_enable;
  wire [15-1:0] ram_w16_l65536_id0_0_1_addr;
  wire [16-1:0] ram_w16_l65536_id0_0_1_rdata;
  wire [16-1:0] ram_w16_l65536_id0_0_1_wdata;
  wire ram_w16_l65536_id0_0_1_wenable;
  wire ram_w16_l65536_id0_0_1_enable;
  assign ram_w16_l65536_id0_0_0_wdata = 'hx;
  assign ram_w16_l65536_id0_0_0_wenable = 0;

  ram_w16_l65536_id0_0
  inst_ram_w16_l65536_id0_0
  (
    .CLK(CLK),
    .ram_w16_l65536_id0_0_0_addr(ram_w16_l65536_id0_0_0_addr),
    .ram_w16_l65536_id0_0_0_rdata(ram_w16_l65536_id0_0_0_rdata),
    .ram_w16_l65536_id0_0_0_wdata(ram_w16_l65536_id0_0_0_wdata),
    .ram_w16_l65536_id0_0_0_wenable(ram_w16_l65536_id0_0_0_wenable),
    .ram_w16_l65536_id0_0_0_enable(ram_w16_l65536_id0_0_0_enable),
    .ram_w16_l65536_id0_0_1_addr(ram_w16_l65536_id0_0_1_addr),
    .ram_w16_l65536_id0_0_1_rdata(ram_w16_l65536_id0_0_1_rdata),
    .ram_w16_l65536_id0_0_1_wdata(ram_w16_l65536_id0_0_1_wdata),
    .ram_w16_l65536_id0_0_1_wenable(ram_w16_l65536_id0_0_1_wenable),
    .ram_w16_l65536_id0_0_1_enable(ram_w16_l65536_id0_0_1_enable)
  );

  wire [15-1:0] ram_w16_l65536_id0_1_0_addr;
  wire [16-1:0] ram_w16_l65536_id0_1_0_rdata;
  wire [16-1:0] ram_w16_l65536_id0_1_0_wdata;
  wire ram_w16_l65536_id0_1_0_wenable;
  wire ram_w16_l65536_id0_1_0_enable;
  wire [15-1:0] ram_w16_l65536_id0_1_1_addr;
  wire [16-1:0] ram_w16_l65536_id0_1_1_rdata;
  wire [16-1:0] ram_w16_l65536_id0_1_1_wdata;
  wire ram_w16_l65536_id0_1_1_wenable;
  wire ram_w16_l65536_id0_1_1_enable;
  assign ram_w16_l65536_id0_1_0_wdata = 'hx;
  assign ram_w16_l65536_id0_1_0_wenable = 0;

  ram_w16_l65536_id0_1
  inst_ram_w16_l65536_id0_1
  (
    .CLK(CLK),
    .ram_w16_l65536_id0_1_0_addr(ram_w16_l65536_id0_1_0_addr),
    .ram_w16_l65536_id0_1_0_rdata(ram_w16_l65536_id0_1_0_rdata),
    .ram_w16_l65536_id0_1_0_wdata(ram_w16_l65536_id0_1_0_wdata),
    .ram_w16_l65536_id0_1_0_wenable(ram_w16_l65536_id0_1_0_wenable),
    .ram_w16_l65536_id0_1_0_enable(ram_w16_l65536_id0_1_0_enable),
    .ram_w16_l65536_id0_1_1_addr(ram_w16_l65536_id0_1_1_addr),
    .ram_w16_l65536_id0_1_1_rdata(ram_w16_l65536_id0_1_1_rdata),
    .ram_w16_l65536_id0_1_1_wdata(ram_w16_l65536_id0_1_1_wdata),
    .ram_w16_l65536_id0_1_1_wenable(ram_w16_l65536_id0_1_1_wenable),
    .ram_w16_l65536_id0_1_1_enable(ram_w16_l65536_id0_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id0_0_0_addr;
  wire [16-1:0] ram_w16_l512_id0_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id0_0_0_wdata;
  wire ram_w16_l512_id0_0_0_wenable;
  wire ram_w16_l512_id0_0_0_enable;
  wire [8-1:0] ram_w16_l512_id0_0_1_addr;
  wire [16-1:0] ram_w16_l512_id0_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id0_0_1_wdata;
  wire ram_w16_l512_id0_0_1_wenable;
  wire ram_w16_l512_id0_0_1_enable;

  ram_w16_l512_id0_0
  inst_ram_w16_l512_id0_0
  (
    .CLK(CLK),
    .ram_w16_l512_id0_0_0_addr(ram_w16_l512_id0_0_0_addr),
    .ram_w16_l512_id0_0_0_rdata(ram_w16_l512_id0_0_0_rdata),
    .ram_w16_l512_id0_0_0_wdata(ram_w16_l512_id0_0_0_wdata),
    .ram_w16_l512_id0_0_0_wenable(ram_w16_l512_id0_0_0_wenable),
    .ram_w16_l512_id0_0_0_enable(ram_w16_l512_id0_0_0_enable),
    .ram_w16_l512_id0_0_1_addr(ram_w16_l512_id0_0_1_addr),
    .ram_w16_l512_id0_0_1_rdata(ram_w16_l512_id0_0_1_rdata),
    .ram_w16_l512_id0_0_1_wdata(ram_w16_l512_id0_0_1_wdata),
    .ram_w16_l512_id0_0_1_wenable(ram_w16_l512_id0_0_1_wenable),
    .ram_w16_l512_id0_0_1_enable(ram_w16_l512_id0_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id0_1_0_addr;
  wire [16-1:0] ram_w16_l512_id0_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id0_1_0_wdata;
  wire ram_w16_l512_id0_1_0_wenable;
  wire ram_w16_l512_id0_1_0_enable;
  wire [8-1:0] ram_w16_l512_id0_1_1_addr;
  wire [16-1:0] ram_w16_l512_id0_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id0_1_1_wdata;
  wire ram_w16_l512_id0_1_1_wenable;
  wire ram_w16_l512_id0_1_1_enable;

  ram_w16_l512_id0_1
  inst_ram_w16_l512_id0_1
  (
    .CLK(CLK),
    .ram_w16_l512_id0_1_0_addr(ram_w16_l512_id0_1_0_addr),
    .ram_w16_l512_id0_1_0_rdata(ram_w16_l512_id0_1_0_rdata),
    .ram_w16_l512_id0_1_0_wdata(ram_w16_l512_id0_1_0_wdata),
    .ram_w16_l512_id0_1_0_wenable(ram_w16_l512_id0_1_0_wenable),
    .ram_w16_l512_id0_1_0_enable(ram_w16_l512_id0_1_0_enable),
    .ram_w16_l512_id0_1_1_addr(ram_w16_l512_id0_1_1_addr),
    .ram_w16_l512_id0_1_1_rdata(ram_w16_l512_id0_1_1_rdata),
    .ram_w16_l512_id0_1_1_wdata(ram_w16_l512_id0_1_1_wdata),
    .ram_w16_l512_id0_1_1_wenable(ram_w16_l512_id0_1_1_wenable),
    .ram_w16_l512_id0_1_1_enable(ram_w16_l512_id0_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id1_0_0_addr;
  wire [16-1:0] ram_w16_l512_id1_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id1_0_0_wdata;
  wire ram_w16_l512_id1_0_0_wenable;
  wire ram_w16_l512_id1_0_0_enable;
  wire [8-1:0] ram_w16_l512_id1_0_1_addr;
  wire [16-1:0] ram_w16_l512_id1_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id1_0_1_wdata;
  wire ram_w16_l512_id1_0_1_wenable;
  wire ram_w16_l512_id1_0_1_enable;

  ram_w16_l512_id1_0
  inst_ram_w16_l512_id1_0
  (
    .CLK(CLK),
    .ram_w16_l512_id1_0_0_addr(ram_w16_l512_id1_0_0_addr),
    .ram_w16_l512_id1_0_0_rdata(ram_w16_l512_id1_0_0_rdata),
    .ram_w16_l512_id1_0_0_wdata(ram_w16_l512_id1_0_0_wdata),
    .ram_w16_l512_id1_0_0_wenable(ram_w16_l512_id1_0_0_wenable),
    .ram_w16_l512_id1_0_0_enable(ram_w16_l512_id1_0_0_enable),
    .ram_w16_l512_id1_0_1_addr(ram_w16_l512_id1_0_1_addr),
    .ram_w16_l512_id1_0_1_rdata(ram_w16_l512_id1_0_1_rdata),
    .ram_w16_l512_id1_0_1_wdata(ram_w16_l512_id1_0_1_wdata),
    .ram_w16_l512_id1_0_1_wenable(ram_w16_l512_id1_0_1_wenable),
    .ram_w16_l512_id1_0_1_enable(ram_w16_l512_id1_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id1_1_0_addr;
  wire [16-1:0] ram_w16_l512_id1_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id1_1_0_wdata;
  wire ram_w16_l512_id1_1_0_wenable;
  wire ram_w16_l512_id1_1_0_enable;
  wire [8-1:0] ram_w16_l512_id1_1_1_addr;
  wire [16-1:0] ram_w16_l512_id1_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id1_1_1_wdata;
  wire ram_w16_l512_id1_1_1_wenable;
  wire ram_w16_l512_id1_1_1_enable;

  ram_w16_l512_id1_1
  inst_ram_w16_l512_id1_1
  (
    .CLK(CLK),
    .ram_w16_l512_id1_1_0_addr(ram_w16_l512_id1_1_0_addr),
    .ram_w16_l512_id1_1_0_rdata(ram_w16_l512_id1_1_0_rdata),
    .ram_w16_l512_id1_1_0_wdata(ram_w16_l512_id1_1_0_wdata),
    .ram_w16_l512_id1_1_0_wenable(ram_w16_l512_id1_1_0_wenable),
    .ram_w16_l512_id1_1_0_enable(ram_w16_l512_id1_1_0_enable),
    .ram_w16_l512_id1_1_1_addr(ram_w16_l512_id1_1_1_addr),
    .ram_w16_l512_id1_1_1_rdata(ram_w16_l512_id1_1_1_rdata),
    .ram_w16_l512_id1_1_1_wdata(ram_w16_l512_id1_1_1_wdata),
    .ram_w16_l512_id1_1_1_wenable(ram_w16_l512_id1_1_1_wenable),
    .ram_w16_l512_id1_1_1_enable(ram_w16_l512_id1_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id2_0_0_addr;
  wire [16-1:0] ram_w16_l512_id2_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id2_0_0_wdata;
  wire ram_w16_l512_id2_0_0_wenable;
  wire ram_w16_l512_id2_0_0_enable;
  wire [8-1:0] ram_w16_l512_id2_0_1_addr;
  wire [16-1:0] ram_w16_l512_id2_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id2_0_1_wdata;
  wire ram_w16_l512_id2_0_1_wenable;
  wire ram_w16_l512_id2_0_1_enable;
  assign ram_w16_l512_id2_0_0_wdata = 'hx;
  assign ram_w16_l512_id2_0_0_wenable = 0;

  ram_w16_l512_id2_0
  inst_ram_w16_l512_id2_0
  (
    .CLK(CLK),
    .ram_w16_l512_id2_0_0_addr(ram_w16_l512_id2_0_0_addr),
    .ram_w16_l512_id2_0_0_rdata(ram_w16_l512_id2_0_0_rdata),
    .ram_w16_l512_id2_0_0_wdata(ram_w16_l512_id2_0_0_wdata),
    .ram_w16_l512_id2_0_0_wenable(ram_w16_l512_id2_0_0_wenable),
    .ram_w16_l512_id2_0_0_enable(ram_w16_l512_id2_0_0_enable),
    .ram_w16_l512_id2_0_1_addr(ram_w16_l512_id2_0_1_addr),
    .ram_w16_l512_id2_0_1_rdata(ram_w16_l512_id2_0_1_rdata),
    .ram_w16_l512_id2_0_1_wdata(ram_w16_l512_id2_0_1_wdata),
    .ram_w16_l512_id2_0_1_wenable(ram_w16_l512_id2_0_1_wenable),
    .ram_w16_l512_id2_0_1_enable(ram_w16_l512_id2_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id2_1_0_addr;
  wire [16-1:0] ram_w16_l512_id2_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id2_1_0_wdata;
  wire ram_w16_l512_id2_1_0_wenable;
  wire ram_w16_l512_id2_1_0_enable;
  wire [8-1:0] ram_w16_l512_id2_1_1_addr;
  wire [16-1:0] ram_w16_l512_id2_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id2_1_1_wdata;
  wire ram_w16_l512_id2_1_1_wenable;
  wire ram_w16_l512_id2_1_1_enable;
  assign ram_w16_l512_id2_1_0_wdata = 'hx;
  assign ram_w16_l512_id2_1_0_wenable = 0;

  ram_w16_l512_id2_1
  inst_ram_w16_l512_id2_1
  (
    .CLK(CLK),
    .ram_w16_l512_id2_1_0_addr(ram_w16_l512_id2_1_0_addr),
    .ram_w16_l512_id2_1_0_rdata(ram_w16_l512_id2_1_0_rdata),
    .ram_w16_l512_id2_1_0_wdata(ram_w16_l512_id2_1_0_wdata),
    .ram_w16_l512_id2_1_0_wenable(ram_w16_l512_id2_1_0_wenable),
    .ram_w16_l512_id2_1_0_enable(ram_w16_l512_id2_1_0_enable),
    .ram_w16_l512_id2_1_1_addr(ram_w16_l512_id2_1_1_addr),
    .ram_w16_l512_id2_1_1_rdata(ram_w16_l512_id2_1_1_rdata),
    .ram_w16_l512_id2_1_1_wdata(ram_w16_l512_id2_1_1_wdata),
    .ram_w16_l512_id2_1_1_wenable(ram_w16_l512_id2_1_1_wenable),
    .ram_w16_l512_id2_1_1_enable(ram_w16_l512_id2_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id3_0_0_addr;
  wire [16-1:0] ram_w16_l512_id3_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id3_0_0_wdata;
  wire ram_w16_l512_id3_0_0_wenable;
  wire ram_w16_l512_id3_0_0_enable;
  wire [8-1:0] ram_w16_l512_id3_0_1_addr;
  wire [16-1:0] ram_w16_l512_id3_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id3_0_1_wdata;
  wire ram_w16_l512_id3_0_1_wenable;
  wire ram_w16_l512_id3_0_1_enable;
  assign ram_w16_l512_id3_0_0_wdata = 'hx;
  assign ram_w16_l512_id3_0_0_wenable = 0;

  ram_w16_l512_id3_0
  inst_ram_w16_l512_id3_0
  (
    .CLK(CLK),
    .ram_w16_l512_id3_0_0_addr(ram_w16_l512_id3_0_0_addr),
    .ram_w16_l512_id3_0_0_rdata(ram_w16_l512_id3_0_0_rdata),
    .ram_w16_l512_id3_0_0_wdata(ram_w16_l512_id3_0_0_wdata),
    .ram_w16_l512_id3_0_0_wenable(ram_w16_l512_id3_0_0_wenable),
    .ram_w16_l512_id3_0_0_enable(ram_w16_l512_id3_0_0_enable),
    .ram_w16_l512_id3_0_1_addr(ram_w16_l512_id3_0_1_addr),
    .ram_w16_l512_id3_0_1_rdata(ram_w16_l512_id3_0_1_rdata),
    .ram_w16_l512_id3_0_1_wdata(ram_w16_l512_id3_0_1_wdata),
    .ram_w16_l512_id3_0_1_wenable(ram_w16_l512_id3_0_1_wenable),
    .ram_w16_l512_id3_0_1_enable(ram_w16_l512_id3_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id3_1_0_addr;
  wire [16-1:0] ram_w16_l512_id3_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id3_1_0_wdata;
  wire ram_w16_l512_id3_1_0_wenable;
  wire ram_w16_l512_id3_1_0_enable;
  wire [8-1:0] ram_w16_l512_id3_1_1_addr;
  wire [16-1:0] ram_w16_l512_id3_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id3_1_1_wdata;
  wire ram_w16_l512_id3_1_1_wenable;
  wire ram_w16_l512_id3_1_1_enable;
  assign ram_w16_l512_id3_1_0_wdata = 'hx;
  assign ram_w16_l512_id3_1_0_wenable = 0;

  ram_w16_l512_id3_1
  inst_ram_w16_l512_id3_1
  (
    .CLK(CLK),
    .ram_w16_l512_id3_1_0_addr(ram_w16_l512_id3_1_0_addr),
    .ram_w16_l512_id3_1_0_rdata(ram_w16_l512_id3_1_0_rdata),
    .ram_w16_l512_id3_1_0_wdata(ram_w16_l512_id3_1_0_wdata),
    .ram_w16_l512_id3_1_0_wenable(ram_w16_l512_id3_1_0_wenable),
    .ram_w16_l512_id3_1_0_enable(ram_w16_l512_id3_1_0_enable),
    .ram_w16_l512_id3_1_1_addr(ram_w16_l512_id3_1_1_addr),
    .ram_w16_l512_id3_1_1_rdata(ram_w16_l512_id3_1_1_rdata),
    .ram_w16_l512_id3_1_1_wdata(ram_w16_l512_id3_1_1_wdata),
    .ram_w16_l512_id3_1_1_wenable(ram_w16_l512_id3_1_1_wenable),
    .ram_w16_l512_id3_1_1_enable(ram_w16_l512_id3_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id4_0_0_addr;
  wire [16-1:0] ram_w16_l512_id4_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id4_0_0_wdata;
  wire ram_w16_l512_id4_0_0_wenable;
  wire ram_w16_l512_id4_0_0_enable;
  wire [8-1:0] ram_w16_l512_id4_0_1_addr;
  wire [16-1:0] ram_w16_l512_id4_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id4_0_1_wdata;
  wire ram_w16_l512_id4_0_1_wenable;
  wire ram_w16_l512_id4_0_1_enable;
  assign ram_w16_l512_id4_0_0_wdata = 'hx;
  assign ram_w16_l512_id4_0_0_wenable = 0;

  ram_w16_l512_id4_0
  inst_ram_w16_l512_id4_0
  (
    .CLK(CLK),
    .ram_w16_l512_id4_0_0_addr(ram_w16_l512_id4_0_0_addr),
    .ram_w16_l512_id4_0_0_rdata(ram_w16_l512_id4_0_0_rdata),
    .ram_w16_l512_id4_0_0_wdata(ram_w16_l512_id4_0_0_wdata),
    .ram_w16_l512_id4_0_0_wenable(ram_w16_l512_id4_0_0_wenable),
    .ram_w16_l512_id4_0_0_enable(ram_w16_l512_id4_0_0_enable),
    .ram_w16_l512_id4_0_1_addr(ram_w16_l512_id4_0_1_addr),
    .ram_w16_l512_id4_0_1_rdata(ram_w16_l512_id4_0_1_rdata),
    .ram_w16_l512_id4_0_1_wdata(ram_w16_l512_id4_0_1_wdata),
    .ram_w16_l512_id4_0_1_wenable(ram_w16_l512_id4_0_1_wenable),
    .ram_w16_l512_id4_0_1_enable(ram_w16_l512_id4_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id4_1_0_addr;
  wire [16-1:0] ram_w16_l512_id4_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id4_1_0_wdata;
  wire ram_w16_l512_id4_1_0_wenable;
  wire ram_w16_l512_id4_1_0_enable;
  wire [8-1:0] ram_w16_l512_id4_1_1_addr;
  wire [16-1:0] ram_w16_l512_id4_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id4_1_1_wdata;
  wire ram_w16_l512_id4_1_1_wenable;
  wire ram_w16_l512_id4_1_1_enable;
  assign ram_w16_l512_id4_1_0_wdata = 'hx;
  assign ram_w16_l512_id4_1_0_wenable = 0;

  ram_w16_l512_id4_1
  inst_ram_w16_l512_id4_1
  (
    .CLK(CLK),
    .ram_w16_l512_id4_1_0_addr(ram_w16_l512_id4_1_0_addr),
    .ram_w16_l512_id4_1_0_rdata(ram_w16_l512_id4_1_0_rdata),
    .ram_w16_l512_id4_1_0_wdata(ram_w16_l512_id4_1_0_wdata),
    .ram_w16_l512_id4_1_0_wenable(ram_w16_l512_id4_1_0_wenable),
    .ram_w16_l512_id4_1_0_enable(ram_w16_l512_id4_1_0_enable),
    .ram_w16_l512_id4_1_1_addr(ram_w16_l512_id4_1_1_addr),
    .ram_w16_l512_id4_1_1_rdata(ram_w16_l512_id4_1_1_rdata),
    .ram_w16_l512_id4_1_1_wdata(ram_w16_l512_id4_1_1_wdata),
    .ram_w16_l512_id4_1_1_wenable(ram_w16_l512_id4_1_1_wenable),
    .ram_w16_l512_id4_1_1_enable(ram_w16_l512_id4_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id5_0_0_addr;
  wire [16-1:0] ram_w16_l512_id5_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id5_0_0_wdata;
  wire ram_w16_l512_id5_0_0_wenable;
  wire ram_w16_l512_id5_0_0_enable;
  wire [8-1:0] ram_w16_l512_id5_0_1_addr;
  wire [16-1:0] ram_w16_l512_id5_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id5_0_1_wdata;
  wire ram_w16_l512_id5_0_1_wenable;
  wire ram_w16_l512_id5_0_1_enable;
  assign ram_w16_l512_id5_0_0_wdata = 'hx;
  assign ram_w16_l512_id5_0_0_wenable = 0;

  ram_w16_l512_id5_0
  inst_ram_w16_l512_id5_0
  (
    .CLK(CLK),
    .ram_w16_l512_id5_0_0_addr(ram_w16_l512_id5_0_0_addr),
    .ram_w16_l512_id5_0_0_rdata(ram_w16_l512_id5_0_0_rdata),
    .ram_w16_l512_id5_0_0_wdata(ram_w16_l512_id5_0_0_wdata),
    .ram_w16_l512_id5_0_0_wenable(ram_w16_l512_id5_0_0_wenable),
    .ram_w16_l512_id5_0_0_enable(ram_w16_l512_id5_0_0_enable),
    .ram_w16_l512_id5_0_1_addr(ram_w16_l512_id5_0_1_addr),
    .ram_w16_l512_id5_0_1_rdata(ram_w16_l512_id5_0_1_rdata),
    .ram_w16_l512_id5_0_1_wdata(ram_w16_l512_id5_0_1_wdata),
    .ram_w16_l512_id5_0_1_wenable(ram_w16_l512_id5_0_1_wenable),
    .ram_w16_l512_id5_0_1_enable(ram_w16_l512_id5_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id5_1_0_addr;
  wire [16-1:0] ram_w16_l512_id5_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id5_1_0_wdata;
  wire ram_w16_l512_id5_1_0_wenable;
  wire ram_w16_l512_id5_1_0_enable;
  wire [8-1:0] ram_w16_l512_id5_1_1_addr;
  wire [16-1:0] ram_w16_l512_id5_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id5_1_1_wdata;
  wire ram_w16_l512_id5_1_1_wenable;
  wire ram_w16_l512_id5_1_1_enable;
  assign ram_w16_l512_id5_1_0_wdata = 'hx;
  assign ram_w16_l512_id5_1_0_wenable = 0;

  ram_w16_l512_id5_1
  inst_ram_w16_l512_id5_1
  (
    .CLK(CLK),
    .ram_w16_l512_id5_1_0_addr(ram_w16_l512_id5_1_0_addr),
    .ram_w16_l512_id5_1_0_rdata(ram_w16_l512_id5_1_0_rdata),
    .ram_w16_l512_id5_1_0_wdata(ram_w16_l512_id5_1_0_wdata),
    .ram_w16_l512_id5_1_0_wenable(ram_w16_l512_id5_1_0_wenable),
    .ram_w16_l512_id5_1_0_enable(ram_w16_l512_id5_1_0_enable),
    .ram_w16_l512_id5_1_1_addr(ram_w16_l512_id5_1_1_addr),
    .ram_w16_l512_id5_1_1_rdata(ram_w16_l512_id5_1_1_rdata),
    .ram_w16_l512_id5_1_1_wdata(ram_w16_l512_id5_1_1_wdata),
    .ram_w16_l512_id5_1_1_wenable(ram_w16_l512_id5_1_1_wenable),
    .ram_w16_l512_id5_1_1_enable(ram_w16_l512_id5_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id6_0_0_addr;
  wire [16-1:0] ram_w16_l512_id6_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id6_0_0_wdata;
  wire ram_w16_l512_id6_0_0_wenable;
  wire ram_w16_l512_id6_0_0_enable;
  wire [8-1:0] ram_w16_l512_id6_0_1_addr;
  wire [16-1:0] ram_w16_l512_id6_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id6_0_1_wdata;
  wire ram_w16_l512_id6_0_1_wenable;
  wire ram_w16_l512_id6_0_1_enable;
  assign ram_w16_l512_id6_0_0_wdata = 'hx;
  assign ram_w16_l512_id6_0_0_wenable = 0;

  ram_w16_l512_id6_0
  inst_ram_w16_l512_id6_0
  (
    .CLK(CLK),
    .ram_w16_l512_id6_0_0_addr(ram_w16_l512_id6_0_0_addr),
    .ram_w16_l512_id6_0_0_rdata(ram_w16_l512_id6_0_0_rdata),
    .ram_w16_l512_id6_0_0_wdata(ram_w16_l512_id6_0_0_wdata),
    .ram_w16_l512_id6_0_0_wenable(ram_w16_l512_id6_0_0_wenable),
    .ram_w16_l512_id6_0_0_enable(ram_w16_l512_id6_0_0_enable),
    .ram_w16_l512_id6_0_1_addr(ram_w16_l512_id6_0_1_addr),
    .ram_w16_l512_id6_0_1_rdata(ram_w16_l512_id6_0_1_rdata),
    .ram_w16_l512_id6_0_1_wdata(ram_w16_l512_id6_0_1_wdata),
    .ram_w16_l512_id6_0_1_wenable(ram_w16_l512_id6_0_1_wenable),
    .ram_w16_l512_id6_0_1_enable(ram_w16_l512_id6_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id6_1_0_addr;
  wire [16-1:0] ram_w16_l512_id6_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id6_1_0_wdata;
  wire ram_w16_l512_id6_1_0_wenable;
  wire ram_w16_l512_id6_1_0_enable;
  wire [8-1:0] ram_w16_l512_id6_1_1_addr;
  wire [16-1:0] ram_w16_l512_id6_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id6_1_1_wdata;
  wire ram_w16_l512_id6_1_1_wenable;
  wire ram_w16_l512_id6_1_1_enable;
  assign ram_w16_l512_id6_1_0_wdata = 'hx;
  assign ram_w16_l512_id6_1_0_wenable = 0;

  ram_w16_l512_id6_1
  inst_ram_w16_l512_id6_1
  (
    .CLK(CLK),
    .ram_w16_l512_id6_1_0_addr(ram_w16_l512_id6_1_0_addr),
    .ram_w16_l512_id6_1_0_rdata(ram_w16_l512_id6_1_0_rdata),
    .ram_w16_l512_id6_1_0_wdata(ram_w16_l512_id6_1_0_wdata),
    .ram_w16_l512_id6_1_0_wenable(ram_w16_l512_id6_1_0_wenable),
    .ram_w16_l512_id6_1_0_enable(ram_w16_l512_id6_1_0_enable),
    .ram_w16_l512_id6_1_1_addr(ram_w16_l512_id6_1_1_addr),
    .ram_w16_l512_id6_1_1_rdata(ram_w16_l512_id6_1_1_rdata),
    .ram_w16_l512_id6_1_1_wdata(ram_w16_l512_id6_1_1_wdata),
    .ram_w16_l512_id6_1_1_wenable(ram_w16_l512_id6_1_1_wenable),
    .ram_w16_l512_id6_1_1_enable(ram_w16_l512_id6_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id7_0_0_addr;
  wire [16-1:0] ram_w16_l512_id7_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id7_0_0_wdata;
  wire ram_w16_l512_id7_0_0_wenable;
  wire ram_w16_l512_id7_0_0_enable;
  wire [8-1:0] ram_w16_l512_id7_0_1_addr;
  wire [16-1:0] ram_w16_l512_id7_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id7_0_1_wdata;
  wire ram_w16_l512_id7_0_1_wenable;
  wire ram_w16_l512_id7_0_1_enable;
  assign ram_w16_l512_id7_0_0_wdata = 'hx;
  assign ram_w16_l512_id7_0_0_wenable = 0;

  ram_w16_l512_id7_0
  inst_ram_w16_l512_id7_0
  (
    .CLK(CLK),
    .ram_w16_l512_id7_0_0_addr(ram_w16_l512_id7_0_0_addr),
    .ram_w16_l512_id7_0_0_rdata(ram_w16_l512_id7_0_0_rdata),
    .ram_w16_l512_id7_0_0_wdata(ram_w16_l512_id7_0_0_wdata),
    .ram_w16_l512_id7_0_0_wenable(ram_w16_l512_id7_0_0_wenable),
    .ram_w16_l512_id7_0_0_enable(ram_w16_l512_id7_0_0_enable),
    .ram_w16_l512_id7_0_1_addr(ram_w16_l512_id7_0_1_addr),
    .ram_w16_l512_id7_0_1_rdata(ram_w16_l512_id7_0_1_rdata),
    .ram_w16_l512_id7_0_1_wdata(ram_w16_l512_id7_0_1_wdata),
    .ram_w16_l512_id7_0_1_wenable(ram_w16_l512_id7_0_1_wenable),
    .ram_w16_l512_id7_0_1_enable(ram_w16_l512_id7_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id7_1_0_addr;
  wire [16-1:0] ram_w16_l512_id7_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id7_1_0_wdata;
  wire ram_w16_l512_id7_1_0_wenable;
  wire ram_w16_l512_id7_1_0_enable;
  wire [8-1:0] ram_w16_l512_id7_1_1_addr;
  wire [16-1:0] ram_w16_l512_id7_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id7_1_1_wdata;
  wire ram_w16_l512_id7_1_1_wenable;
  wire ram_w16_l512_id7_1_1_enable;
  assign ram_w16_l512_id7_1_0_wdata = 'hx;
  assign ram_w16_l512_id7_1_0_wenable = 0;

  ram_w16_l512_id7_1
  inst_ram_w16_l512_id7_1
  (
    .CLK(CLK),
    .ram_w16_l512_id7_1_0_addr(ram_w16_l512_id7_1_0_addr),
    .ram_w16_l512_id7_1_0_rdata(ram_w16_l512_id7_1_0_rdata),
    .ram_w16_l512_id7_1_0_wdata(ram_w16_l512_id7_1_0_wdata),
    .ram_w16_l512_id7_1_0_wenable(ram_w16_l512_id7_1_0_wenable),
    .ram_w16_l512_id7_1_0_enable(ram_w16_l512_id7_1_0_enable),
    .ram_w16_l512_id7_1_1_addr(ram_w16_l512_id7_1_1_addr),
    .ram_w16_l512_id7_1_1_rdata(ram_w16_l512_id7_1_1_rdata),
    .ram_w16_l512_id7_1_1_wdata(ram_w16_l512_id7_1_1_wdata),
    .ram_w16_l512_id7_1_1_wenable(ram_w16_l512_id7_1_1_wenable),
    .ram_w16_l512_id7_1_1_enable(ram_w16_l512_id7_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id8_0_0_addr;
  wire [16-1:0] ram_w16_l512_id8_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id8_0_0_wdata;
  wire ram_w16_l512_id8_0_0_wenable;
  wire ram_w16_l512_id8_0_0_enable;
  wire [8-1:0] ram_w16_l512_id8_0_1_addr;
  wire [16-1:0] ram_w16_l512_id8_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id8_0_1_wdata;
  wire ram_w16_l512_id8_0_1_wenable;
  wire ram_w16_l512_id8_0_1_enable;
  assign ram_w16_l512_id8_0_0_wdata = 'hx;
  assign ram_w16_l512_id8_0_0_wenable = 0;

  ram_w16_l512_id8_0
  inst_ram_w16_l512_id8_0
  (
    .CLK(CLK),
    .ram_w16_l512_id8_0_0_addr(ram_w16_l512_id8_0_0_addr),
    .ram_w16_l512_id8_0_0_rdata(ram_w16_l512_id8_0_0_rdata),
    .ram_w16_l512_id8_0_0_wdata(ram_w16_l512_id8_0_0_wdata),
    .ram_w16_l512_id8_0_0_wenable(ram_w16_l512_id8_0_0_wenable),
    .ram_w16_l512_id8_0_0_enable(ram_w16_l512_id8_0_0_enable),
    .ram_w16_l512_id8_0_1_addr(ram_w16_l512_id8_0_1_addr),
    .ram_w16_l512_id8_0_1_rdata(ram_w16_l512_id8_0_1_rdata),
    .ram_w16_l512_id8_0_1_wdata(ram_w16_l512_id8_0_1_wdata),
    .ram_w16_l512_id8_0_1_wenable(ram_w16_l512_id8_0_1_wenable),
    .ram_w16_l512_id8_0_1_enable(ram_w16_l512_id8_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id8_1_0_addr;
  wire [16-1:0] ram_w16_l512_id8_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id8_1_0_wdata;
  wire ram_w16_l512_id8_1_0_wenable;
  wire ram_w16_l512_id8_1_0_enable;
  wire [8-1:0] ram_w16_l512_id8_1_1_addr;
  wire [16-1:0] ram_w16_l512_id8_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id8_1_1_wdata;
  wire ram_w16_l512_id8_1_1_wenable;
  wire ram_w16_l512_id8_1_1_enable;
  assign ram_w16_l512_id8_1_0_wdata = 'hx;
  assign ram_w16_l512_id8_1_0_wenable = 0;

  ram_w16_l512_id8_1
  inst_ram_w16_l512_id8_1
  (
    .CLK(CLK),
    .ram_w16_l512_id8_1_0_addr(ram_w16_l512_id8_1_0_addr),
    .ram_w16_l512_id8_1_0_rdata(ram_w16_l512_id8_1_0_rdata),
    .ram_w16_l512_id8_1_0_wdata(ram_w16_l512_id8_1_0_wdata),
    .ram_w16_l512_id8_1_0_wenable(ram_w16_l512_id8_1_0_wenable),
    .ram_w16_l512_id8_1_0_enable(ram_w16_l512_id8_1_0_enable),
    .ram_w16_l512_id8_1_1_addr(ram_w16_l512_id8_1_1_addr),
    .ram_w16_l512_id8_1_1_rdata(ram_w16_l512_id8_1_1_rdata),
    .ram_w16_l512_id8_1_1_wdata(ram_w16_l512_id8_1_1_wdata),
    .ram_w16_l512_id8_1_1_wenable(ram_w16_l512_id8_1_1_wenable),
    .ram_w16_l512_id8_1_1_enable(ram_w16_l512_id8_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id9_0_0_addr;
  wire [16-1:0] ram_w16_l512_id9_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id9_0_0_wdata;
  wire ram_w16_l512_id9_0_0_wenable;
  wire ram_w16_l512_id9_0_0_enable;
  wire [8-1:0] ram_w16_l512_id9_0_1_addr;
  wire [16-1:0] ram_w16_l512_id9_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id9_0_1_wdata;
  wire ram_w16_l512_id9_0_1_wenable;
  wire ram_w16_l512_id9_0_1_enable;
  assign ram_w16_l512_id9_0_0_wdata = 'hx;
  assign ram_w16_l512_id9_0_0_wenable = 0;

  ram_w16_l512_id9_0
  inst_ram_w16_l512_id9_0
  (
    .CLK(CLK),
    .ram_w16_l512_id9_0_0_addr(ram_w16_l512_id9_0_0_addr),
    .ram_w16_l512_id9_0_0_rdata(ram_w16_l512_id9_0_0_rdata),
    .ram_w16_l512_id9_0_0_wdata(ram_w16_l512_id9_0_0_wdata),
    .ram_w16_l512_id9_0_0_wenable(ram_w16_l512_id9_0_0_wenable),
    .ram_w16_l512_id9_0_0_enable(ram_w16_l512_id9_0_0_enable),
    .ram_w16_l512_id9_0_1_addr(ram_w16_l512_id9_0_1_addr),
    .ram_w16_l512_id9_0_1_rdata(ram_w16_l512_id9_0_1_rdata),
    .ram_w16_l512_id9_0_1_wdata(ram_w16_l512_id9_0_1_wdata),
    .ram_w16_l512_id9_0_1_wenable(ram_w16_l512_id9_0_1_wenable),
    .ram_w16_l512_id9_0_1_enable(ram_w16_l512_id9_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id9_1_0_addr;
  wire [16-1:0] ram_w16_l512_id9_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id9_1_0_wdata;
  wire ram_w16_l512_id9_1_0_wenable;
  wire ram_w16_l512_id9_1_0_enable;
  wire [8-1:0] ram_w16_l512_id9_1_1_addr;
  wire [16-1:0] ram_w16_l512_id9_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id9_1_1_wdata;
  wire ram_w16_l512_id9_1_1_wenable;
  wire ram_w16_l512_id9_1_1_enable;
  assign ram_w16_l512_id9_1_0_wdata = 'hx;
  assign ram_w16_l512_id9_1_0_wenable = 0;

  ram_w16_l512_id9_1
  inst_ram_w16_l512_id9_1
  (
    .CLK(CLK),
    .ram_w16_l512_id9_1_0_addr(ram_w16_l512_id9_1_0_addr),
    .ram_w16_l512_id9_1_0_rdata(ram_w16_l512_id9_1_0_rdata),
    .ram_w16_l512_id9_1_0_wdata(ram_w16_l512_id9_1_0_wdata),
    .ram_w16_l512_id9_1_0_wenable(ram_w16_l512_id9_1_0_wenable),
    .ram_w16_l512_id9_1_0_enable(ram_w16_l512_id9_1_0_enable),
    .ram_w16_l512_id9_1_1_addr(ram_w16_l512_id9_1_1_addr),
    .ram_w16_l512_id9_1_1_rdata(ram_w16_l512_id9_1_1_rdata),
    .ram_w16_l512_id9_1_1_wdata(ram_w16_l512_id9_1_1_wdata),
    .ram_w16_l512_id9_1_1_wenable(ram_w16_l512_id9_1_1_wenable),
    .ram_w16_l512_id9_1_1_enable(ram_w16_l512_id9_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id10_0_0_addr;
  wire [16-1:0] ram_w16_l512_id10_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id10_0_0_wdata;
  wire ram_w16_l512_id10_0_0_wenable;
  wire ram_w16_l512_id10_0_0_enable;
  wire [8-1:0] ram_w16_l512_id10_0_1_addr;
  wire [16-1:0] ram_w16_l512_id10_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id10_0_1_wdata;
  wire ram_w16_l512_id10_0_1_wenable;
  wire ram_w16_l512_id10_0_1_enable;
  assign ram_w16_l512_id10_0_0_wdata = 'hx;
  assign ram_w16_l512_id10_0_0_wenable = 0;

  ram_w16_l512_id10_0
  inst_ram_w16_l512_id10_0
  (
    .CLK(CLK),
    .ram_w16_l512_id10_0_0_addr(ram_w16_l512_id10_0_0_addr),
    .ram_w16_l512_id10_0_0_rdata(ram_w16_l512_id10_0_0_rdata),
    .ram_w16_l512_id10_0_0_wdata(ram_w16_l512_id10_0_0_wdata),
    .ram_w16_l512_id10_0_0_wenable(ram_w16_l512_id10_0_0_wenable),
    .ram_w16_l512_id10_0_0_enable(ram_w16_l512_id10_0_0_enable),
    .ram_w16_l512_id10_0_1_addr(ram_w16_l512_id10_0_1_addr),
    .ram_w16_l512_id10_0_1_rdata(ram_w16_l512_id10_0_1_rdata),
    .ram_w16_l512_id10_0_1_wdata(ram_w16_l512_id10_0_1_wdata),
    .ram_w16_l512_id10_0_1_wenable(ram_w16_l512_id10_0_1_wenable),
    .ram_w16_l512_id10_0_1_enable(ram_w16_l512_id10_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id10_1_0_addr;
  wire [16-1:0] ram_w16_l512_id10_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id10_1_0_wdata;
  wire ram_w16_l512_id10_1_0_wenable;
  wire ram_w16_l512_id10_1_0_enable;
  wire [8-1:0] ram_w16_l512_id10_1_1_addr;
  wire [16-1:0] ram_w16_l512_id10_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id10_1_1_wdata;
  wire ram_w16_l512_id10_1_1_wenable;
  wire ram_w16_l512_id10_1_1_enable;
  assign ram_w16_l512_id10_1_0_wdata = 'hx;
  assign ram_w16_l512_id10_1_0_wenable = 0;

  ram_w16_l512_id10_1
  inst_ram_w16_l512_id10_1
  (
    .CLK(CLK),
    .ram_w16_l512_id10_1_0_addr(ram_w16_l512_id10_1_0_addr),
    .ram_w16_l512_id10_1_0_rdata(ram_w16_l512_id10_1_0_rdata),
    .ram_w16_l512_id10_1_0_wdata(ram_w16_l512_id10_1_0_wdata),
    .ram_w16_l512_id10_1_0_wenable(ram_w16_l512_id10_1_0_wenable),
    .ram_w16_l512_id10_1_0_enable(ram_w16_l512_id10_1_0_enable),
    .ram_w16_l512_id10_1_1_addr(ram_w16_l512_id10_1_1_addr),
    .ram_w16_l512_id10_1_1_rdata(ram_w16_l512_id10_1_1_rdata),
    .ram_w16_l512_id10_1_1_wdata(ram_w16_l512_id10_1_1_wdata),
    .ram_w16_l512_id10_1_1_wenable(ram_w16_l512_id10_1_1_wenable),
    .ram_w16_l512_id10_1_1_enable(ram_w16_l512_id10_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id11_0_0_addr;
  wire [16-1:0] ram_w16_l512_id11_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id11_0_0_wdata;
  wire ram_w16_l512_id11_0_0_wenable;
  wire ram_w16_l512_id11_0_0_enable;
  wire [8-1:0] ram_w16_l512_id11_0_1_addr;
  wire [16-1:0] ram_w16_l512_id11_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id11_0_1_wdata;
  wire ram_w16_l512_id11_0_1_wenable;
  wire ram_w16_l512_id11_0_1_enable;
  assign ram_w16_l512_id11_0_0_wdata = 'hx;
  assign ram_w16_l512_id11_0_0_wenable = 0;

  ram_w16_l512_id11_0
  inst_ram_w16_l512_id11_0
  (
    .CLK(CLK),
    .ram_w16_l512_id11_0_0_addr(ram_w16_l512_id11_0_0_addr),
    .ram_w16_l512_id11_0_0_rdata(ram_w16_l512_id11_0_0_rdata),
    .ram_w16_l512_id11_0_0_wdata(ram_w16_l512_id11_0_0_wdata),
    .ram_w16_l512_id11_0_0_wenable(ram_w16_l512_id11_0_0_wenable),
    .ram_w16_l512_id11_0_0_enable(ram_w16_l512_id11_0_0_enable),
    .ram_w16_l512_id11_0_1_addr(ram_w16_l512_id11_0_1_addr),
    .ram_w16_l512_id11_0_1_rdata(ram_w16_l512_id11_0_1_rdata),
    .ram_w16_l512_id11_0_1_wdata(ram_w16_l512_id11_0_1_wdata),
    .ram_w16_l512_id11_0_1_wenable(ram_w16_l512_id11_0_1_wenable),
    .ram_w16_l512_id11_0_1_enable(ram_w16_l512_id11_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id11_1_0_addr;
  wire [16-1:0] ram_w16_l512_id11_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id11_1_0_wdata;
  wire ram_w16_l512_id11_1_0_wenable;
  wire ram_w16_l512_id11_1_0_enable;
  wire [8-1:0] ram_w16_l512_id11_1_1_addr;
  wire [16-1:0] ram_w16_l512_id11_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id11_1_1_wdata;
  wire ram_w16_l512_id11_1_1_wenable;
  wire ram_w16_l512_id11_1_1_enable;
  assign ram_w16_l512_id11_1_0_wdata = 'hx;
  assign ram_w16_l512_id11_1_0_wenable = 0;

  ram_w16_l512_id11_1
  inst_ram_w16_l512_id11_1
  (
    .CLK(CLK),
    .ram_w16_l512_id11_1_0_addr(ram_w16_l512_id11_1_0_addr),
    .ram_w16_l512_id11_1_0_rdata(ram_w16_l512_id11_1_0_rdata),
    .ram_w16_l512_id11_1_0_wdata(ram_w16_l512_id11_1_0_wdata),
    .ram_w16_l512_id11_1_0_wenable(ram_w16_l512_id11_1_0_wenable),
    .ram_w16_l512_id11_1_0_enable(ram_w16_l512_id11_1_0_enable),
    .ram_w16_l512_id11_1_1_addr(ram_w16_l512_id11_1_1_addr),
    .ram_w16_l512_id11_1_1_rdata(ram_w16_l512_id11_1_1_rdata),
    .ram_w16_l512_id11_1_1_wdata(ram_w16_l512_id11_1_1_wdata),
    .ram_w16_l512_id11_1_1_wenable(ram_w16_l512_id11_1_1_wenable),
    .ram_w16_l512_id11_1_1_enable(ram_w16_l512_id11_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id12_0_0_addr;
  wire [16-1:0] ram_w16_l512_id12_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id12_0_0_wdata;
  wire ram_w16_l512_id12_0_0_wenable;
  wire ram_w16_l512_id12_0_0_enable;
  wire [8-1:0] ram_w16_l512_id12_0_1_addr;
  wire [16-1:0] ram_w16_l512_id12_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id12_0_1_wdata;
  wire ram_w16_l512_id12_0_1_wenable;
  wire ram_w16_l512_id12_0_1_enable;
  assign ram_w16_l512_id12_0_0_wdata = 'hx;
  assign ram_w16_l512_id12_0_0_wenable = 0;

  ram_w16_l512_id12_0
  inst_ram_w16_l512_id12_0
  (
    .CLK(CLK),
    .ram_w16_l512_id12_0_0_addr(ram_w16_l512_id12_0_0_addr),
    .ram_w16_l512_id12_0_0_rdata(ram_w16_l512_id12_0_0_rdata),
    .ram_w16_l512_id12_0_0_wdata(ram_w16_l512_id12_0_0_wdata),
    .ram_w16_l512_id12_0_0_wenable(ram_w16_l512_id12_0_0_wenable),
    .ram_w16_l512_id12_0_0_enable(ram_w16_l512_id12_0_0_enable),
    .ram_w16_l512_id12_0_1_addr(ram_w16_l512_id12_0_1_addr),
    .ram_w16_l512_id12_0_1_rdata(ram_w16_l512_id12_0_1_rdata),
    .ram_w16_l512_id12_0_1_wdata(ram_w16_l512_id12_0_1_wdata),
    .ram_w16_l512_id12_0_1_wenable(ram_w16_l512_id12_0_1_wenable),
    .ram_w16_l512_id12_0_1_enable(ram_w16_l512_id12_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id12_1_0_addr;
  wire [16-1:0] ram_w16_l512_id12_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id12_1_0_wdata;
  wire ram_w16_l512_id12_1_0_wenable;
  wire ram_w16_l512_id12_1_0_enable;
  wire [8-1:0] ram_w16_l512_id12_1_1_addr;
  wire [16-1:0] ram_w16_l512_id12_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id12_1_1_wdata;
  wire ram_w16_l512_id12_1_1_wenable;
  wire ram_w16_l512_id12_1_1_enable;
  assign ram_w16_l512_id12_1_0_wdata = 'hx;
  assign ram_w16_l512_id12_1_0_wenable = 0;

  ram_w16_l512_id12_1
  inst_ram_w16_l512_id12_1
  (
    .CLK(CLK),
    .ram_w16_l512_id12_1_0_addr(ram_w16_l512_id12_1_0_addr),
    .ram_w16_l512_id12_1_0_rdata(ram_w16_l512_id12_1_0_rdata),
    .ram_w16_l512_id12_1_0_wdata(ram_w16_l512_id12_1_0_wdata),
    .ram_w16_l512_id12_1_0_wenable(ram_w16_l512_id12_1_0_wenable),
    .ram_w16_l512_id12_1_0_enable(ram_w16_l512_id12_1_0_enable),
    .ram_w16_l512_id12_1_1_addr(ram_w16_l512_id12_1_1_addr),
    .ram_w16_l512_id12_1_1_rdata(ram_w16_l512_id12_1_1_rdata),
    .ram_w16_l512_id12_1_1_wdata(ram_w16_l512_id12_1_1_wdata),
    .ram_w16_l512_id12_1_1_wenable(ram_w16_l512_id12_1_1_wenable),
    .ram_w16_l512_id12_1_1_enable(ram_w16_l512_id12_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id13_0_0_addr;
  wire [16-1:0] ram_w16_l512_id13_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id13_0_0_wdata;
  wire ram_w16_l512_id13_0_0_wenable;
  wire ram_w16_l512_id13_0_0_enable;
  wire [8-1:0] ram_w16_l512_id13_0_1_addr;
  wire [16-1:0] ram_w16_l512_id13_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id13_0_1_wdata;
  wire ram_w16_l512_id13_0_1_wenable;
  wire ram_w16_l512_id13_0_1_enable;
  assign ram_w16_l512_id13_0_0_wdata = 'hx;
  assign ram_w16_l512_id13_0_0_wenable = 0;

  ram_w16_l512_id13_0
  inst_ram_w16_l512_id13_0
  (
    .CLK(CLK),
    .ram_w16_l512_id13_0_0_addr(ram_w16_l512_id13_0_0_addr),
    .ram_w16_l512_id13_0_0_rdata(ram_w16_l512_id13_0_0_rdata),
    .ram_w16_l512_id13_0_0_wdata(ram_w16_l512_id13_0_0_wdata),
    .ram_w16_l512_id13_0_0_wenable(ram_w16_l512_id13_0_0_wenable),
    .ram_w16_l512_id13_0_0_enable(ram_w16_l512_id13_0_0_enable),
    .ram_w16_l512_id13_0_1_addr(ram_w16_l512_id13_0_1_addr),
    .ram_w16_l512_id13_0_1_rdata(ram_w16_l512_id13_0_1_rdata),
    .ram_w16_l512_id13_0_1_wdata(ram_w16_l512_id13_0_1_wdata),
    .ram_w16_l512_id13_0_1_wenable(ram_w16_l512_id13_0_1_wenable),
    .ram_w16_l512_id13_0_1_enable(ram_w16_l512_id13_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id13_1_0_addr;
  wire [16-1:0] ram_w16_l512_id13_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id13_1_0_wdata;
  wire ram_w16_l512_id13_1_0_wenable;
  wire ram_w16_l512_id13_1_0_enable;
  wire [8-1:0] ram_w16_l512_id13_1_1_addr;
  wire [16-1:0] ram_w16_l512_id13_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id13_1_1_wdata;
  wire ram_w16_l512_id13_1_1_wenable;
  wire ram_w16_l512_id13_1_1_enable;
  assign ram_w16_l512_id13_1_0_wdata = 'hx;
  assign ram_w16_l512_id13_1_0_wenable = 0;

  ram_w16_l512_id13_1
  inst_ram_w16_l512_id13_1
  (
    .CLK(CLK),
    .ram_w16_l512_id13_1_0_addr(ram_w16_l512_id13_1_0_addr),
    .ram_w16_l512_id13_1_0_rdata(ram_w16_l512_id13_1_0_rdata),
    .ram_w16_l512_id13_1_0_wdata(ram_w16_l512_id13_1_0_wdata),
    .ram_w16_l512_id13_1_0_wenable(ram_w16_l512_id13_1_0_wenable),
    .ram_w16_l512_id13_1_0_enable(ram_w16_l512_id13_1_0_enable),
    .ram_w16_l512_id13_1_1_addr(ram_w16_l512_id13_1_1_addr),
    .ram_w16_l512_id13_1_1_rdata(ram_w16_l512_id13_1_1_rdata),
    .ram_w16_l512_id13_1_1_wdata(ram_w16_l512_id13_1_1_wdata),
    .ram_w16_l512_id13_1_1_wenable(ram_w16_l512_id13_1_1_wenable),
    .ram_w16_l512_id13_1_1_enable(ram_w16_l512_id13_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id14_0_0_addr;
  wire [16-1:0] ram_w16_l512_id14_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id14_0_0_wdata;
  wire ram_w16_l512_id14_0_0_wenable;
  wire ram_w16_l512_id14_0_0_enable;
  wire [8-1:0] ram_w16_l512_id14_0_1_addr;
  wire [16-1:0] ram_w16_l512_id14_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id14_0_1_wdata;
  wire ram_w16_l512_id14_0_1_wenable;
  wire ram_w16_l512_id14_0_1_enable;
  assign ram_w16_l512_id14_0_0_wdata = 'hx;
  assign ram_w16_l512_id14_0_0_wenable = 0;

  ram_w16_l512_id14_0
  inst_ram_w16_l512_id14_0
  (
    .CLK(CLK),
    .ram_w16_l512_id14_0_0_addr(ram_w16_l512_id14_0_0_addr),
    .ram_w16_l512_id14_0_0_rdata(ram_w16_l512_id14_0_0_rdata),
    .ram_w16_l512_id14_0_0_wdata(ram_w16_l512_id14_0_0_wdata),
    .ram_w16_l512_id14_0_0_wenable(ram_w16_l512_id14_0_0_wenable),
    .ram_w16_l512_id14_0_0_enable(ram_w16_l512_id14_0_0_enable),
    .ram_w16_l512_id14_0_1_addr(ram_w16_l512_id14_0_1_addr),
    .ram_w16_l512_id14_0_1_rdata(ram_w16_l512_id14_0_1_rdata),
    .ram_w16_l512_id14_0_1_wdata(ram_w16_l512_id14_0_1_wdata),
    .ram_w16_l512_id14_0_1_wenable(ram_w16_l512_id14_0_1_wenable),
    .ram_w16_l512_id14_0_1_enable(ram_w16_l512_id14_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id14_1_0_addr;
  wire [16-1:0] ram_w16_l512_id14_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id14_1_0_wdata;
  wire ram_w16_l512_id14_1_0_wenable;
  wire ram_w16_l512_id14_1_0_enable;
  wire [8-1:0] ram_w16_l512_id14_1_1_addr;
  wire [16-1:0] ram_w16_l512_id14_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id14_1_1_wdata;
  wire ram_w16_l512_id14_1_1_wenable;
  wire ram_w16_l512_id14_1_1_enable;
  assign ram_w16_l512_id14_1_0_wdata = 'hx;
  assign ram_w16_l512_id14_1_0_wenable = 0;

  ram_w16_l512_id14_1
  inst_ram_w16_l512_id14_1
  (
    .CLK(CLK),
    .ram_w16_l512_id14_1_0_addr(ram_w16_l512_id14_1_0_addr),
    .ram_w16_l512_id14_1_0_rdata(ram_w16_l512_id14_1_0_rdata),
    .ram_w16_l512_id14_1_0_wdata(ram_w16_l512_id14_1_0_wdata),
    .ram_w16_l512_id14_1_0_wenable(ram_w16_l512_id14_1_0_wenable),
    .ram_w16_l512_id14_1_0_enable(ram_w16_l512_id14_1_0_enable),
    .ram_w16_l512_id14_1_1_addr(ram_w16_l512_id14_1_1_addr),
    .ram_w16_l512_id14_1_1_rdata(ram_w16_l512_id14_1_1_rdata),
    .ram_w16_l512_id14_1_1_wdata(ram_w16_l512_id14_1_1_wdata),
    .ram_w16_l512_id14_1_1_wenable(ram_w16_l512_id14_1_1_wenable),
    .ram_w16_l512_id14_1_1_enable(ram_w16_l512_id14_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id15_0_0_addr;
  wire [16-1:0] ram_w16_l512_id15_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id15_0_0_wdata;
  wire ram_w16_l512_id15_0_0_wenable;
  wire ram_w16_l512_id15_0_0_enable;
  wire [8-1:0] ram_w16_l512_id15_0_1_addr;
  wire [16-1:0] ram_w16_l512_id15_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id15_0_1_wdata;
  wire ram_w16_l512_id15_0_1_wenable;
  wire ram_w16_l512_id15_0_1_enable;
  assign ram_w16_l512_id15_0_0_wdata = 'hx;
  assign ram_w16_l512_id15_0_0_wenable = 0;

  ram_w16_l512_id15_0
  inst_ram_w16_l512_id15_0
  (
    .CLK(CLK),
    .ram_w16_l512_id15_0_0_addr(ram_w16_l512_id15_0_0_addr),
    .ram_w16_l512_id15_0_0_rdata(ram_w16_l512_id15_0_0_rdata),
    .ram_w16_l512_id15_0_0_wdata(ram_w16_l512_id15_0_0_wdata),
    .ram_w16_l512_id15_0_0_wenable(ram_w16_l512_id15_0_0_wenable),
    .ram_w16_l512_id15_0_0_enable(ram_w16_l512_id15_0_0_enable),
    .ram_w16_l512_id15_0_1_addr(ram_w16_l512_id15_0_1_addr),
    .ram_w16_l512_id15_0_1_rdata(ram_w16_l512_id15_0_1_rdata),
    .ram_w16_l512_id15_0_1_wdata(ram_w16_l512_id15_0_1_wdata),
    .ram_w16_l512_id15_0_1_wenable(ram_w16_l512_id15_0_1_wenable),
    .ram_w16_l512_id15_0_1_enable(ram_w16_l512_id15_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id15_1_0_addr;
  wire [16-1:0] ram_w16_l512_id15_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id15_1_0_wdata;
  wire ram_w16_l512_id15_1_0_wenable;
  wire ram_w16_l512_id15_1_0_enable;
  wire [8-1:0] ram_w16_l512_id15_1_1_addr;
  wire [16-1:0] ram_w16_l512_id15_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id15_1_1_wdata;
  wire ram_w16_l512_id15_1_1_wenable;
  wire ram_w16_l512_id15_1_1_enable;
  assign ram_w16_l512_id15_1_0_wdata = 'hx;
  assign ram_w16_l512_id15_1_0_wenable = 0;

  ram_w16_l512_id15_1
  inst_ram_w16_l512_id15_1
  (
    .CLK(CLK),
    .ram_w16_l512_id15_1_0_addr(ram_w16_l512_id15_1_0_addr),
    .ram_w16_l512_id15_1_0_rdata(ram_w16_l512_id15_1_0_rdata),
    .ram_w16_l512_id15_1_0_wdata(ram_w16_l512_id15_1_0_wdata),
    .ram_w16_l512_id15_1_0_wenable(ram_w16_l512_id15_1_0_wenable),
    .ram_w16_l512_id15_1_0_enable(ram_w16_l512_id15_1_0_enable),
    .ram_w16_l512_id15_1_1_addr(ram_w16_l512_id15_1_1_addr),
    .ram_w16_l512_id15_1_1_rdata(ram_w16_l512_id15_1_1_rdata),
    .ram_w16_l512_id15_1_1_wdata(ram_w16_l512_id15_1_1_wdata),
    .ram_w16_l512_id15_1_1_wenable(ram_w16_l512_id15_1_1_wenable),
    .ram_w16_l512_id15_1_1_enable(ram_w16_l512_id15_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id16_0_0_addr;
  wire [16-1:0] ram_w16_l512_id16_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id16_0_0_wdata;
  wire ram_w16_l512_id16_0_0_wenable;
  wire ram_w16_l512_id16_0_0_enable;
  wire [8-1:0] ram_w16_l512_id16_0_1_addr;
  wire [16-1:0] ram_w16_l512_id16_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id16_0_1_wdata;
  wire ram_w16_l512_id16_0_1_wenable;
  wire ram_w16_l512_id16_0_1_enable;
  assign ram_w16_l512_id16_0_0_wdata = 'hx;
  assign ram_w16_l512_id16_0_0_wenable = 0;

  ram_w16_l512_id16_0
  inst_ram_w16_l512_id16_0
  (
    .CLK(CLK),
    .ram_w16_l512_id16_0_0_addr(ram_w16_l512_id16_0_0_addr),
    .ram_w16_l512_id16_0_0_rdata(ram_w16_l512_id16_0_0_rdata),
    .ram_w16_l512_id16_0_0_wdata(ram_w16_l512_id16_0_0_wdata),
    .ram_w16_l512_id16_0_0_wenable(ram_w16_l512_id16_0_0_wenable),
    .ram_w16_l512_id16_0_0_enable(ram_w16_l512_id16_0_0_enable),
    .ram_w16_l512_id16_0_1_addr(ram_w16_l512_id16_0_1_addr),
    .ram_w16_l512_id16_0_1_rdata(ram_w16_l512_id16_0_1_rdata),
    .ram_w16_l512_id16_0_1_wdata(ram_w16_l512_id16_0_1_wdata),
    .ram_w16_l512_id16_0_1_wenable(ram_w16_l512_id16_0_1_wenable),
    .ram_w16_l512_id16_0_1_enable(ram_w16_l512_id16_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id16_1_0_addr;
  wire [16-1:0] ram_w16_l512_id16_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id16_1_0_wdata;
  wire ram_w16_l512_id16_1_0_wenable;
  wire ram_w16_l512_id16_1_0_enable;
  wire [8-1:0] ram_w16_l512_id16_1_1_addr;
  wire [16-1:0] ram_w16_l512_id16_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id16_1_1_wdata;
  wire ram_w16_l512_id16_1_1_wenable;
  wire ram_w16_l512_id16_1_1_enable;
  assign ram_w16_l512_id16_1_0_wdata = 'hx;
  assign ram_w16_l512_id16_1_0_wenable = 0;

  ram_w16_l512_id16_1
  inst_ram_w16_l512_id16_1
  (
    .CLK(CLK),
    .ram_w16_l512_id16_1_0_addr(ram_w16_l512_id16_1_0_addr),
    .ram_w16_l512_id16_1_0_rdata(ram_w16_l512_id16_1_0_rdata),
    .ram_w16_l512_id16_1_0_wdata(ram_w16_l512_id16_1_0_wdata),
    .ram_w16_l512_id16_1_0_wenable(ram_w16_l512_id16_1_0_wenable),
    .ram_w16_l512_id16_1_0_enable(ram_w16_l512_id16_1_0_enable),
    .ram_w16_l512_id16_1_1_addr(ram_w16_l512_id16_1_1_addr),
    .ram_w16_l512_id16_1_1_rdata(ram_w16_l512_id16_1_1_rdata),
    .ram_w16_l512_id16_1_1_wdata(ram_w16_l512_id16_1_1_wdata),
    .ram_w16_l512_id16_1_1_wenable(ram_w16_l512_id16_1_1_wenable),
    .ram_w16_l512_id16_1_1_enable(ram_w16_l512_id16_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id17_0_0_addr;
  wire [16-1:0] ram_w16_l512_id17_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id17_0_0_wdata;
  wire ram_w16_l512_id17_0_0_wenable;
  wire ram_w16_l512_id17_0_0_enable;
  wire [8-1:0] ram_w16_l512_id17_0_1_addr;
  wire [16-1:0] ram_w16_l512_id17_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id17_0_1_wdata;
  wire ram_w16_l512_id17_0_1_wenable;
  wire ram_w16_l512_id17_0_1_enable;
  assign ram_w16_l512_id17_0_0_wdata = 'hx;
  assign ram_w16_l512_id17_0_0_wenable = 0;

  ram_w16_l512_id17_0
  inst_ram_w16_l512_id17_0
  (
    .CLK(CLK),
    .ram_w16_l512_id17_0_0_addr(ram_w16_l512_id17_0_0_addr),
    .ram_w16_l512_id17_0_0_rdata(ram_w16_l512_id17_0_0_rdata),
    .ram_w16_l512_id17_0_0_wdata(ram_w16_l512_id17_0_0_wdata),
    .ram_w16_l512_id17_0_0_wenable(ram_w16_l512_id17_0_0_wenable),
    .ram_w16_l512_id17_0_0_enable(ram_w16_l512_id17_0_0_enable),
    .ram_w16_l512_id17_0_1_addr(ram_w16_l512_id17_0_1_addr),
    .ram_w16_l512_id17_0_1_rdata(ram_w16_l512_id17_0_1_rdata),
    .ram_w16_l512_id17_0_1_wdata(ram_w16_l512_id17_0_1_wdata),
    .ram_w16_l512_id17_0_1_wenable(ram_w16_l512_id17_0_1_wenable),
    .ram_w16_l512_id17_0_1_enable(ram_w16_l512_id17_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id17_1_0_addr;
  wire [16-1:0] ram_w16_l512_id17_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id17_1_0_wdata;
  wire ram_w16_l512_id17_1_0_wenable;
  wire ram_w16_l512_id17_1_0_enable;
  wire [8-1:0] ram_w16_l512_id17_1_1_addr;
  wire [16-1:0] ram_w16_l512_id17_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id17_1_1_wdata;
  wire ram_w16_l512_id17_1_1_wenable;
  wire ram_w16_l512_id17_1_1_enable;
  assign ram_w16_l512_id17_1_0_wdata = 'hx;
  assign ram_w16_l512_id17_1_0_wenable = 0;

  ram_w16_l512_id17_1
  inst_ram_w16_l512_id17_1
  (
    .CLK(CLK),
    .ram_w16_l512_id17_1_0_addr(ram_w16_l512_id17_1_0_addr),
    .ram_w16_l512_id17_1_0_rdata(ram_w16_l512_id17_1_0_rdata),
    .ram_w16_l512_id17_1_0_wdata(ram_w16_l512_id17_1_0_wdata),
    .ram_w16_l512_id17_1_0_wenable(ram_w16_l512_id17_1_0_wenable),
    .ram_w16_l512_id17_1_0_enable(ram_w16_l512_id17_1_0_enable),
    .ram_w16_l512_id17_1_1_addr(ram_w16_l512_id17_1_1_addr),
    .ram_w16_l512_id17_1_1_rdata(ram_w16_l512_id17_1_1_rdata),
    .ram_w16_l512_id17_1_1_wdata(ram_w16_l512_id17_1_1_wdata),
    .ram_w16_l512_id17_1_1_wenable(ram_w16_l512_id17_1_1_wenable),
    .ram_w16_l512_id17_1_1_enable(ram_w16_l512_id17_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id18_0_0_addr;
  wire [16-1:0] ram_w16_l512_id18_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id18_0_0_wdata;
  wire ram_w16_l512_id18_0_0_wenable;
  wire ram_w16_l512_id18_0_0_enable;
  wire [8-1:0] ram_w16_l512_id18_0_1_addr;
  wire [16-1:0] ram_w16_l512_id18_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id18_0_1_wdata;
  wire ram_w16_l512_id18_0_1_wenable;
  wire ram_w16_l512_id18_0_1_enable;
  assign ram_w16_l512_id18_0_0_wdata = 'hx;
  assign ram_w16_l512_id18_0_0_wenable = 0;

  ram_w16_l512_id18_0
  inst_ram_w16_l512_id18_0
  (
    .CLK(CLK),
    .ram_w16_l512_id18_0_0_addr(ram_w16_l512_id18_0_0_addr),
    .ram_w16_l512_id18_0_0_rdata(ram_w16_l512_id18_0_0_rdata),
    .ram_w16_l512_id18_0_0_wdata(ram_w16_l512_id18_0_0_wdata),
    .ram_w16_l512_id18_0_0_wenable(ram_w16_l512_id18_0_0_wenable),
    .ram_w16_l512_id18_0_0_enable(ram_w16_l512_id18_0_0_enable),
    .ram_w16_l512_id18_0_1_addr(ram_w16_l512_id18_0_1_addr),
    .ram_w16_l512_id18_0_1_rdata(ram_w16_l512_id18_0_1_rdata),
    .ram_w16_l512_id18_0_1_wdata(ram_w16_l512_id18_0_1_wdata),
    .ram_w16_l512_id18_0_1_wenable(ram_w16_l512_id18_0_1_wenable),
    .ram_w16_l512_id18_0_1_enable(ram_w16_l512_id18_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id18_1_0_addr;
  wire [16-1:0] ram_w16_l512_id18_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id18_1_0_wdata;
  wire ram_w16_l512_id18_1_0_wenable;
  wire ram_w16_l512_id18_1_0_enable;
  wire [8-1:0] ram_w16_l512_id18_1_1_addr;
  wire [16-1:0] ram_w16_l512_id18_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id18_1_1_wdata;
  wire ram_w16_l512_id18_1_1_wenable;
  wire ram_w16_l512_id18_1_1_enable;
  assign ram_w16_l512_id18_1_0_wdata = 'hx;
  assign ram_w16_l512_id18_1_0_wenable = 0;

  ram_w16_l512_id18_1
  inst_ram_w16_l512_id18_1
  (
    .CLK(CLK),
    .ram_w16_l512_id18_1_0_addr(ram_w16_l512_id18_1_0_addr),
    .ram_w16_l512_id18_1_0_rdata(ram_w16_l512_id18_1_0_rdata),
    .ram_w16_l512_id18_1_0_wdata(ram_w16_l512_id18_1_0_wdata),
    .ram_w16_l512_id18_1_0_wenable(ram_w16_l512_id18_1_0_wenable),
    .ram_w16_l512_id18_1_0_enable(ram_w16_l512_id18_1_0_enable),
    .ram_w16_l512_id18_1_1_addr(ram_w16_l512_id18_1_1_addr),
    .ram_w16_l512_id18_1_1_rdata(ram_w16_l512_id18_1_1_rdata),
    .ram_w16_l512_id18_1_1_wdata(ram_w16_l512_id18_1_1_wdata),
    .ram_w16_l512_id18_1_1_wenable(ram_w16_l512_id18_1_1_wenable),
    .ram_w16_l512_id18_1_1_enable(ram_w16_l512_id18_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id19_0_0_addr;
  wire [16-1:0] ram_w16_l512_id19_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id19_0_0_wdata;
  wire ram_w16_l512_id19_0_0_wenable;
  wire ram_w16_l512_id19_0_0_enable;
  wire [8-1:0] ram_w16_l512_id19_0_1_addr;
  wire [16-1:0] ram_w16_l512_id19_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id19_0_1_wdata;
  wire ram_w16_l512_id19_0_1_wenable;
  wire ram_w16_l512_id19_0_1_enable;
  assign ram_w16_l512_id19_0_0_wdata = 'hx;
  assign ram_w16_l512_id19_0_0_wenable = 0;

  ram_w16_l512_id19_0
  inst_ram_w16_l512_id19_0
  (
    .CLK(CLK),
    .ram_w16_l512_id19_0_0_addr(ram_w16_l512_id19_0_0_addr),
    .ram_w16_l512_id19_0_0_rdata(ram_w16_l512_id19_0_0_rdata),
    .ram_w16_l512_id19_0_0_wdata(ram_w16_l512_id19_0_0_wdata),
    .ram_w16_l512_id19_0_0_wenable(ram_w16_l512_id19_0_0_wenable),
    .ram_w16_l512_id19_0_0_enable(ram_w16_l512_id19_0_0_enable),
    .ram_w16_l512_id19_0_1_addr(ram_w16_l512_id19_0_1_addr),
    .ram_w16_l512_id19_0_1_rdata(ram_w16_l512_id19_0_1_rdata),
    .ram_w16_l512_id19_0_1_wdata(ram_w16_l512_id19_0_1_wdata),
    .ram_w16_l512_id19_0_1_wenable(ram_w16_l512_id19_0_1_wenable),
    .ram_w16_l512_id19_0_1_enable(ram_w16_l512_id19_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id19_1_0_addr;
  wire [16-1:0] ram_w16_l512_id19_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id19_1_0_wdata;
  wire ram_w16_l512_id19_1_0_wenable;
  wire ram_w16_l512_id19_1_0_enable;
  wire [8-1:0] ram_w16_l512_id19_1_1_addr;
  wire [16-1:0] ram_w16_l512_id19_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id19_1_1_wdata;
  wire ram_w16_l512_id19_1_1_wenable;
  wire ram_w16_l512_id19_1_1_enable;
  assign ram_w16_l512_id19_1_0_wdata = 'hx;
  assign ram_w16_l512_id19_1_0_wenable = 0;

  ram_w16_l512_id19_1
  inst_ram_w16_l512_id19_1
  (
    .CLK(CLK),
    .ram_w16_l512_id19_1_0_addr(ram_w16_l512_id19_1_0_addr),
    .ram_w16_l512_id19_1_0_rdata(ram_w16_l512_id19_1_0_rdata),
    .ram_w16_l512_id19_1_0_wdata(ram_w16_l512_id19_1_0_wdata),
    .ram_w16_l512_id19_1_0_wenable(ram_w16_l512_id19_1_0_wenable),
    .ram_w16_l512_id19_1_0_enable(ram_w16_l512_id19_1_0_enable),
    .ram_w16_l512_id19_1_1_addr(ram_w16_l512_id19_1_1_addr),
    .ram_w16_l512_id19_1_1_rdata(ram_w16_l512_id19_1_1_rdata),
    .ram_w16_l512_id19_1_1_wdata(ram_w16_l512_id19_1_1_wdata),
    .ram_w16_l512_id19_1_1_wenable(ram_w16_l512_id19_1_1_wenable),
    .ram_w16_l512_id19_1_1_enable(ram_w16_l512_id19_1_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id20_0_0_addr;
  wire [16-1:0] ram_w16_l512_id20_0_0_rdata;
  wire [16-1:0] ram_w16_l512_id20_0_0_wdata;
  wire ram_w16_l512_id20_0_0_wenable;
  wire ram_w16_l512_id20_0_0_enable;
  wire [8-1:0] ram_w16_l512_id20_0_1_addr;
  wire [16-1:0] ram_w16_l512_id20_0_1_rdata;
  wire [16-1:0] ram_w16_l512_id20_0_1_wdata;
  wire ram_w16_l512_id20_0_1_wenable;
  wire ram_w16_l512_id20_0_1_enable;
  assign ram_w16_l512_id20_0_0_addr = 'hx;
  assign ram_w16_l512_id20_0_0_wdata = 'hx;
  assign ram_w16_l512_id20_0_0_wenable = 0;
  assign ram_w16_l512_id20_0_0_enable = 0;
  assign ram_w16_l512_id20_0_1_addr = 'hx;
  assign ram_w16_l512_id20_0_1_wdata = 'hx;
  assign ram_w16_l512_id20_0_1_wenable = 0;
  assign ram_w16_l512_id20_0_1_enable = 0;

  ram_w16_l512_id20_0
  inst_ram_w16_l512_id20_0
  (
    .CLK(CLK),
    .ram_w16_l512_id20_0_0_addr(ram_w16_l512_id20_0_0_addr),
    .ram_w16_l512_id20_0_0_rdata(ram_w16_l512_id20_0_0_rdata),
    .ram_w16_l512_id20_0_0_wdata(ram_w16_l512_id20_0_0_wdata),
    .ram_w16_l512_id20_0_0_wenable(ram_w16_l512_id20_0_0_wenable),
    .ram_w16_l512_id20_0_0_enable(ram_w16_l512_id20_0_0_enable),
    .ram_w16_l512_id20_0_1_addr(ram_w16_l512_id20_0_1_addr),
    .ram_w16_l512_id20_0_1_rdata(ram_w16_l512_id20_0_1_rdata),
    .ram_w16_l512_id20_0_1_wdata(ram_w16_l512_id20_0_1_wdata),
    .ram_w16_l512_id20_0_1_wenable(ram_w16_l512_id20_0_1_wenable),
    .ram_w16_l512_id20_0_1_enable(ram_w16_l512_id20_0_1_enable)
  );

  wire [8-1:0] ram_w16_l512_id20_1_0_addr;
  wire [16-1:0] ram_w16_l512_id20_1_0_rdata;
  wire [16-1:0] ram_w16_l512_id20_1_0_wdata;
  wire ram_w16_l512_id20_1_0_wenable;
  wire ram_w16_l512_id20_1_0_enable;
  wire [8-1:0] ram_w16_l512_id20_1_1_addr;
  wire [16-1:0] ram_w16_l512_id20_1_1_rdata;
  wire [16-1:0] ram_w16_l512_id20_1_1_wdata;
  wire ram_w16_l512_id20_1_1_wenable;
  wire ram_w16_l512_id20_1_1_enable;
  assign ram_w16_l512_id20_1_0_addr = 'hx;
  assign ram_w16_l512_id20_1_0_wdata = 'hx;
  assign ram_w16_l512_id20_1_0_wenable = 0;
  assign ram_w16_l512_id20_1_0_enable = 0;
  assign ram_w16_l512_id20_1_1_addr = 'hx;
  assign ram_w16_l512_id20_1_1_wdata = 'hx;
  assign ram_w16_l512_id20_1_1_wenable = 0;
  assign ram_w16_l512_id20_1_1_enable = 0;

  ram_w16_l512_id20_1
  inst_ram_w16_l512_id20_1
  (
    .CLK(CLK),
    .ram_w16_l512_id20_1_0_addr(ram_w16_l512_id20_1_0_addr),
    .ram_w16_l512_id20_1_0_rdata(ram_w16_l512_id20_1_0_rdata),
    .ram_w16_l512_id20_1_0_wdata(ram_w16_l512_id20_1_0_wdata),
    .ram_w16_l512_id20_1_0_wenable(ram_w16_l512_id20_1_0_wenable),
    .ram_w16_l512_id20_1_0_enable(ram_w16_l512_id20_1_0_enable),
    .ram_w16_l512_id20_1_1_addr(ram_w16_l512_id20_1_1_addr),
    .ram_w16_l512_id20_1_1_rdata(ram_w16_l512_id20_1_1_rdata),
    .ram_w16_l512_id20_1_1_wdata(ram_w16_l512_id20_1_1_wdata),
    .ram_w16_l512_id20_1_1_wenable(ram_w16_l512_id20_1_1_wenable),
    .ram_w16_l512_id20_1_1_enable(ram_w16_l512_id20_1_1_enable)
  );

  wire [7-1:0] ram_w32_l128_id0_0_addr;
  wire [32-1:0] ram_w32_l128_id0_0_rdata;
  wire [32-1:0] ram_w32_l128_id0_0_wdata;
  wire ram_w32_l128_id0_0_wenable;
  wire ram_w32_l128_id0_0_enable;
  wire [7-1:0] ram_w32_l128_id0_1_addr;
  wire [32-1:0] ram_w32_l128_id0_1_rdata;
  wire [32-1:0] ram_w32_l128_id0_1_wdata;
  wire ram_w32_l128_id0_1_wenable;
  wire ram_w32_l128_id0_1_enable;
  assign ram_w32_l128_id0_0_wdata = 'hx;
  assign ram_w32_l128_id0_0_wenable = 0;

  ram_w32_l128_id0
  inst_ram_w32_l128_id0
  (
    .CLK(CLK),
    .ram_w32_l128_id0_0_addr(ram_w32_l128_id0_0_addr),
    .ram_w32_l128_id0_0_rdata(ram_w32_l128_id0_0_rdata),
    .ram_w32_l128_id0_0_wdata(ram_w32_l128_id0_0_wdata),
    .ram_w32_l128_id0_0_wenable(ram_w32_l128_id0_0_wenable),
    .ram_w32_l128_id0_0_enable(ram_w32_l128_id0_0_enable),
    .ram_w32_l128_id0_1_addr(ram_w32_l128_id0_1_addr),
    .ram_w32_l128_id0_1_rdata(ram_w32_l128_id0_1_rdata),
    .ram_w32_l128_id0_1_wdata(ram_w32_l128_id0_1_wdata),
    .ram_w32_l128_id0_1_wenable(ram_w32_l128_id0_1_wenable),
    .ram_w32_l128_id0_1_enable(ram_w32_l128_id0_1_enable)
  );

  reg [2-1:0] transpose_9_control_param_index;
  wire [4-1:0] cparam_conv2d_12_act_num_col;
  wire [6-1:0] cparam_conv2d_12_act_num_row;
  wire [7-1:0] cparam_conv2d_12_filter_num_och;
  wire [1-1:0] cparam_conv2d_12_bias_scala;
  wire [7-1:0] cparam_conv2d_12_bias_num;
  wire [1-1:0] cparam_conv2d_12_scale_scala;
  wire [1-1:0] cparam_conv2d_12_scale_num;
  wire [1-1:0] cparam_conv2d_12_vshamt_mul_scala;
  wire [1-1:0] cparam_conv2d_12_vshamt_mul_num;
  wire [1-1:0] cparam_conv2d_12_vshamt_sum_scala;
  wire [1-1:0] cparam_conv2d_12_vshamt_sum_num;
  wire [1-1:0] cparam_conv2d_12_vshamt_out_scala;
  wire [1-1:0] cparam_conv2d_12_vshamt_out_num;
  wire [1-1:0] cparam_conv2d_12_cshamt_mul_value;
  wire [1-1:0] cparam_conv2d_12_cshamt_sum_value;
  wire [1-1:0] cparam_conv2d_12_cshamt_out_value;
  wire [1-1:0] cparam_conv2d_12_act_func_index;
  wire [4-1:0] cparam_conv2d_12_out_num_col;
  wire [6-1:0] cparam_conv2d_12_out_num_row;
  wire [1-1:0] cparam_conv2d_12_pad_col_left;
  wire [1-1:0] cparam_conv2d_12_pad_row_top;
  wire [4-1:0] cparam_conv2d_12_max_col_count;
  wire [6-1:0] cparam_conv2d_12_max_row_count;
  wire [1-1:0] cparam_conv2d_12_max_bat_count;
  wire [6-1:0] cparam_conv2d_12_max_och_count;
  wire [5-1:0] cparam_conv2d_12_och_count_step;
  wire [1-1:0] cparam_conv2d_12_dma_flag_conds_0;
  wire [1-1:0] cparam_conv2d_12_dma_flag_conds_1;
  wire [1-1:0] cparam_conv2d_12_dma_flag_conds_2;
  wire signed [32-1:0] cparam_conv2d_12_act_offset_values_0;
  wire signed [32-1:0] cparam_conv2d_12_act_offset_values_1;
  wire signed [32-1:0] cparam_conv2d_12_act_offset_values_2;
  wire [10-1:0] cparam_conv2d_12_act_row_step;
  wire [15-1:0] cparam_conv2d_12_act_bat_step;
  wire [9-1:0] cparam_conv2d_12_act_read_size;
  wire [6-1:0] cparam_conv2d_12_act_read_block;
  wire [8-1:0] cparam_conv2d_12_act_read_step;
  wire [13-1:0] cparam_conv2d_12_filter_base_step;
  wire [12-1:0] cparam_conv2d_12_filter_read_size;
  wire [6-1:0] cparam_conv2d_12_filter_read_block;
  wire [9-1:0] cparam_conv2d_12_filter_read_step;
  wire [1-1:0] cparam_conv2d_12_out_offset_values_0;
  wire [8-1:0] cparam_conv2d_12_out_col_step;
  wire [11-1:0] cparam_conv2d_12_out_row_step;
  wire [16-1:0] cparam_conv2d_12_out_bat_step;
  wire [6-1:0] cparam_conv2d_12_out_och_step;
  wire [8-1:0] cparam_conv2d_12_out_write_size;
  wire [8-1:0] cparam_conv2d_12_out_write_size_res;
  wire [5-1:0] cparam_conv2d_12_out_write_block;
  wire [1-1:0] cparam_conv2d_12_keep_filter;
  wire [1-1:0] cparam_conv2d_12_keep_input;
  wire [1-1:0] cparam_conv2d_12_data_stationary;
  wire [5-1:0] cparam_conv2d_12_stream_num_ops;
  wire [5-1:0] cparam_conv2d_12_stream_num_ops_res;
  wire [5-1:0] cparam_conv2d_12_stream_num_ops_par;
  wire [5-1:0] cparam_conv2d_12_stream_num_ops_res_par;
  wire [6-1:0] cparam_conv2d_12_stream_reduce_size;
  wire [6-1:0] cparam_conv2d_12_stream_aligned_reduce_size;
  wire [1-1:0] cparam_conv2d_12_stream_omit_mask;
  wire [2-1:0] cparam_conv2d_12_col_select_initval;
  wire [1-1:0] cparam_conv2d_12_stride_col_par_col;
  wire [1-1:0] cparam_conv2d_12_stride_row_par_row;
  wire [1-1:0] cparam_conv2d_12_stride_col_mod_filter_num;
  wire [2-1:0] cparam_conv2d_12_filter_num_col_minus_stride_col_mod;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_0;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_1;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_2;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_3;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_4;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_5;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_6;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_7;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_8;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_9;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_10;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_11;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_12;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_13;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_14;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_15;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_16;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_17;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_18;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_19;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_20;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_21;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_22;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_23;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_24;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_25;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_conds_26;
  wire [1-1:0] cparam_conv2d_12_inc_act_laddr_small;
  wire [6-1:0] cparam_conv2d_12_inc_act_laddr_large;
  wire [7-1:0] cparam_conv2d_12_inc_out_laddr_col;
  wire [1-1:0] cparam_conv2d_12_stream_act_local_small_offset;
  wire signed [7-1:0] cparam_conv2d_12_stream_act_local_large_offset;
  wire [1-1:0] cparam_conv2d_12_stream_act_local_small_flags_0;
  wire [1-1:0] cparam_conv2d_12_stream_act_local_small_flags_1;
  wire [1-1:0] cparam_conv2d_12_stream_act_local_small_flags_2;
  wire [1-1:0] cparam_conv2d_12_stream_act_local_large_flags_0;
  wire [1-1:0] cparam_conv2d_12_stream_act_local_large_flags_1;
  wire [1-1:0] cparam_conv2d_12_stream_act_local_large_flags_2;
  wire [4-1:0] cparam_conv2d_12_inc_sync_out;
  wire [1-1:0] cparam_conv2d_12_inc_sync_out_res;
  reg [2-1:0] conv2d_12_control_param_index;
  assign cparam_conv2d_12_act_num_col = (conv2d_12_control_param_index == 0)? 32'ha : 
                                        (conv2d_12_control_param_index == 1)? 32'ha : 32'ha;
  assign cparam_conv2d_12_act_num_row = (conv2d_12_control_param_index == 0)? 32'h31 : 
                                        (conv2d_12_control_param_index == 1)? 32'h31 : 32'h31;
  assign cparam_conv2d_12_filter_num_och = (conv2d_12_control_param_index == 0)? 32'h10 : 
                                           (conv2d_12_control_param_index == 1)? 32'h20 : 32'h40;
  assign cparam_conv2d_12_bias_scala = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                       (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_bias_num = (conv2d_12_control_param_index == 0)? 32'h10 : 
                                     (conv2d_12_control_param_index == 1)? 32'h20 : 32'h40;
  assign cparam_conv2d_12_scale_scala = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                        (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_scale_num = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                      (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_vshamt_mul_scala = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                             (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_vshamt_mul_num = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                           (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_vshamt_sum_scala = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                             (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_vshamt_sum_num = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                           (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_vshamt_out_scala = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                             (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_vshamt_out_num = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                           (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_cshamt_mul_value = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                             (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_cshamt_sum_value = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                             (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_cshamt_out_value = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                             (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_act_func_index = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                           (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_out_num_col = (conv2d_12_control_param_index == 0)? 32'ha : 
                                        (conv2d_12_control_param_index == 1)? 32'ha : 32'ha;
  assign cparam_conv2d_12_out_num_row = (conv2d_12_control_param_index == 0)? 32'h31 : 
                                        (conv2d_12_control_param_index == 1)? 32'h31 : 32'h31;
  assign cparam_conv2d_12_pad_col_left = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                         (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_pad_row_top = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                        (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_max_col_count = (conv2d_12_control_param_index == 0)? 32'h9 : 
                                          (conv2d_12_control_param_index == 1)? 32'h9 : 32'h9;
  assign cparam_conv2d_12_max_row_count = (conv2d_12_control_param_index == 0)? 32'h30 : 
                                          (conv2d_12_control_param_index == 1)? 32'h30 : 32'h30;
  assign cparam_conv2d_12_max_bat_count = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                          (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_max_och_count = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                          (conv2d_12_control_param_index == 1)? 32'h10 : 32'h38;
  assign cparam_conv2d_12_och_count_step = (conv2d_12_control_param_index == 0)? 32'h18 : 
                                           (conv2d_12_control_param_index == 1)? 32'h10 : 32'h8;
  assign cparam_conv2d_12_dma_flag_conds_0 = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                             (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_dma_flag_conds_1 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                             (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_dma_flag_conds_2 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                             (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_act_offset_values_0 = (conv2d_12_control_param_index == 0)? -32'sh28 : 
                                                (conv2d_12_control_param_index == 1)? -32'sh140 : -32'sh280;
  assign cparam_conv2d_12_act_offset_values_1 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_act_offset_values_2 = (conv2d_12_control_param_index == 0)? 32'h28 : 
                                                (conv2d_12_control_param_index == 1)? 32'h140 : 32'h280;
  assign cparam_conv2d_12_act_row_step = (conv2d_12_control_param_index == 0)? 32'h28 : 
                                         (conv2d_12_control_param_index == 1)? 32'h140 : 32'h280;
  assign cparam_conv2d_12_act_bat_step = (conv2d_12_control_param_index == 0)? 32'h7a8 : 
                                         (conv2d_12_control_param_index == 1)? 32'h3d40 : 32'h7a80;
  assign cparam_conv2d_12_act_read_size = (conv2d_12_control_param_index == 0)? 32'h14 : 
                                          (conv2d_12_control_param_index == 1)? 32'ha0 : 32'h140;
  assign cparam_conv2d_12_act_read_block = (conv2d_12_control_param_index == 0)? 32'h2 : 
                                           (conv2d_12_control_param_index == 1)? 32'h10 : 32'h20;
  assign cparam_conv2d_12_act_read_step = (conv2d_12_control_param_index == 0)? 32'h8 : 
                                          (conv2d_12_control_param_index == 1)? 32'h40 : 32'h80;
  assign cparam_conv2d_12_filter_base_step = (conv2d_12_control_param_index == 0)? 32'h240 : 
                                             (conv2d_12_control_param_index == 1)? 32'h1200 : 32'h1200;
  assign cparam_conv2d_12_filter_read_size = (conv2d_12_control_param_index == 0)? 32'h120 : 
                                             (conv2d_12_control_param_index == 1)? 32'h900 : 32'h900;
  assign cparam_conv2d_12_filter_read_block = (conv2d_12_control_param_index == 0)? 32'h2 : 
                                              (conv2d_12_control_param_index == 1)? 32'h10 : 32'h20;
  assign cparam_conv2d_12_filter_read_step = (conv2d_12_control_param_index == 0)? 32'h20 : 
                                             (conv2d_12_control_param_index == 1)? 32'h100 : 32'h100;
  assign cparam_conv2d_12_out_offset_values_0 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_out_col_step = (conv2d_12_control_param_index == 0)? 32'h20 : 
                                         (conv2d_12_control_param_index == 1)? 32'h40 : 32'h80;
  assign cparam_conv2d_12_out_row_step = (conv2d_12_control_param_index == 0)? 32'h140 : 
                                         (conv2d_12_control_param_index == 1)? 32'h280 : 32'h500;
  assign cparam_conv2d_12_out_bat_step = (conv2d_12_control_param_index == 0)? 32'h3d40 : 
                                         (conv2d_12_control_param_index == 1)? 32'h7a80 : 32'hf500;
  assign cparam_conv2d_12_out_och_step = (conv2d_12_control_param_index == 0)? 32'h20 : 
                                         (conv2d_12_control_param_index == 1)? 32'h20 : 32'h10;
  assign cparam_conv2d_12_out_write_size = (conv2d_12_control_param_index == 0)? 32'ha0 : 
                                           (conv2d_12_control_param_index == 1)? 32'h10 : 32'h8;
  assign cparam_conv2d_12_out_write_size_res = (conv2d_12_control_param_index == 0)? 32'ha0 : 
                                               (conv2d_12_control_param_index == 1)? 32'h10 : 32'h8;
  assign cparam_conv2d_12_out_write_block = (conv2d_12_control_param_index == 0)? 32'h10 : 
                                            (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_keep_filter = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                        (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_keep_input = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                       (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_data_stationary = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                            (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_stream_num_ops = (conv2d_12_control_param_index == 0)? 32'h10 : 
                                           (conv2d_12_control_param_index == 1)? 32'h10 : 32'h8;
  assign cparam_conv2d_12_stream_num_ops_res = (conv2d_12_control_param_index == 0)? 32'h10 : 
                                               (conv2d_12_control_param_index == 1)? 32'h10 : 32'h8;
  assign cparam_conv2d_12_stream_num_ops_par = (conv2d_12_control_param_index == 0)? 32'h10 : 
                                               (conv2d_12_control_param_index == 1)? 32'h10 : 32'h8;
  assign cparam_conv2d_12_stream_num_ops_res_par = (conv2d_12_control_param_index == 0)? 32'h10 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h10 : 32'h8;
  assign cparam_conv2d_12_stream_reduce_size = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                               (conv2d_12_control_param_index == 1)? 32'h10 : 32'h20;
  assign cparam_conv2d_12_stream_aligned_reduce_size = (conv2d_12_control_param_index == 0)? 32'h2 : 
                                                       (conv2d_12_control_param_index == 1)? 32'h10 : 32'h20;
  assign cparam_conv2d_12_stream_omit_mask = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                             (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_col_select_initval = (conv2d_12_control_param_index == 0)? 32'h2 : 
                                               (conv2d_12_control_param_index == 1)? 32'h2 : 32'h2;
  assign cparam_conv2d_12_stride_col_par_col = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                               (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_stride_row_par_row = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                               (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_stride_col_mod_filter_num = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                                      (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_filter_num_col_minus_stride_col_mod = (conv2d_12_control_param_index == 0)? 32'h2 : 
                                                                (conv2d_12_control_param_index == 1)? 32'h2 : 32'h2;
  assign cparam_conv2d_12_inc_act_laddr_conds_0 = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                                  (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_inc_act_laddr_conds_1 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                  (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_2 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                  (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_3 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                  (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_4 = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                                  (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_inc_act_laddr_conds_5 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                  (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_6 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                  (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_7 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                  (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_8 = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                                  (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_inc_act_laddr_conds_9 = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                                  (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_inc_act_laddr_conds_10 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_11 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_12 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_13 = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_inc_act_laddr_conds_14 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_15 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_16 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_17 = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_inc_act_laddr_conds_18 = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_inc_act_laddr_conds_19 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_20 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_21 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_22 = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_inc_act_laddr_conds_23 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_24 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_25 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_conds_26 = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                                   (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_inc_act_laddr_small = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_inc_act_laddr_large = (conv2d_12_control_param_index == 0)? 32'h2 : 
                                                (conv2d_12_control_param_index == 1)? 32'h10 : 32'h20;
  assign cparam_conv2d_12_inc_out_laddr_col = (conv2d_12_control_param_index == 0)? 32'h10 : 
                                              (conv2d_12_control_param_index == 1)? 32'h20 : 32'h40;
  assign cparam_conv2d_12_stream_act_local_small_offset = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                          (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_stream_act_local_large_offset = (conv2d_12_control_param_index == 0)? -32'sh2 : 
                                                          (conv2d_12_control_param_index == 1)? -32'sh10 : -32'sh20;
  assign cparam_conv2d_12_stream_act_local_small_flags_0 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                           (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_stream_act_local_small_flags_1 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                           (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_stream_act_local_small_flags_2 = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                                           (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_stream_act_local_large_flags_0 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                           (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_stream_act_local_large_flags_1 = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                                           (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  assign cparam_conv2d_12_stream_act_local_large_flags_2 = (conv2d_12_control_param_index == 0)? 32'h1 : 
                                                           (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_inc_sync_out = (conv2d_12_control_param_index == 0)? 32'ha : 
                                         (conv2d_12_control_param_index == 1)? 32'h1 : 32'h1;
  assign cparam_conv2d_12_inc_sync_out_res = (conv2d_12_control_param_index == 0)? 32'h0 : 
                                             (conv2d_12_control_param_index == 1)? 32'h0 : 32'h0;
  wire [4-1:0] cparam_avg_pool_serial_20_act_num_col;
  wire [6-1:0] cparam_avg_pool_serial_20_act_num_row;
  wire [4-1:0] cparam_avg_pool_serial_20_stride_col;
  wire [6-1:0] cparam_avg_pool_serial_20_stride_row;
  wire [1-1:0] cparam_avg_pool_serial_20_out_num_col;
  wire [1-1:0] cparam_avg_pool_serial_20_out_num_row;
  wire [1-1:0] cparam_avg_pool_serial_20_pad_col_left;
  wire [1-1:0] cparam_avg_pool_serial_20_pad_row_top;
  wire [1-1:0] cparam_avg_pool_serial_20_max_col_count;
  wire [1-1:0] cparam_avg_pool_serial_20_max_row_count;
  wire [1-1:0] cparam_avg_pool_serial_20_max_bat_count;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_0;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_1;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_2;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_3;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_4;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_5;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_6;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_7;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_8;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_9;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_10;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_11;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_12;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_13;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_14;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_15;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_16;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_17;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_18;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_19;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_20;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_21;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_22;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_23;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_24;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_25;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_26;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_27;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_28;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_29;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_30;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_31;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_32;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_33;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_34;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_35;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_36;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_37;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_38;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_39;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_40;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_41;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_42;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_43;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_44;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_45;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_46;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_47;
  wire signed [32-1:0] cparam_avg_pool_serial_20_act_offset_values_48;
  wire [16-1:0] cparam_avg_pool_serial_20_act_row_step;
  wire [16-1:0] cparam_avg_pool_serial_20_act_bat_step;
  wire [10-1:0] cparam_avg_pool_serial_20_act_read_size;
  wire [7-1:0] cparam_avg_pool_serial_20_act_read_block;
  wire [8-1:0] cparam_avg_pool_serial_20_out_row_step;
  wire [8-1:0] cparam_avg_pool_serial_20_out_bat_step;
  wire [7-1:0] cparam_avg_pool_serial_20_out_write_size;
  wire [7-1:0] cparam_avg_pool_serial_20_stream_size;
  wire [1-1:0] cparam_avg_pool_serial_20_col_select_initval;
  wire [1-1:0] cparam_avg_pool_serial_20_stride_col_mod_ksize;
  wire [4-1:0] cparam_avg_pool_serial_20_ksize_col_minus_stride_col_mod;
  wire [1-1:0] cparam_avg_pool_serial_20_local_pad_offset;
  wire [10-1:0] cparam_avg_pool_serial_20_inc_act_laddr;
  wire [7-1:0] cparam_avg_pool_serial_20_inc_out_laddr;
  assign cparam_avg_pool_serial_20_act_num_col = 10;
  assign cparam_avg_pool_serial_20_act_num_row = 49;
  assign cparam_avg_pool_serial_20_stride_col = 10;
  assign cparam_avg_pool_serial_20_stride_row = 49;
  assign cparam_avg_pool_serial_20_out_num_col = 1;
  assign cparam_avg_pool_serial_20_out_num_row = 1;
  assign cparam_avg_pool_serial_20_pad_col_left = 0;
  assign cparam_avg_pool_serial_20_pad_row_top = 0;
  assign cparam_avg_pool_serial_20_max_col_count = 0;
  assign cparam_avg_pool_serial_20_max_row_count = 0;
  assign cparam_avg_pool_serial_20_max_bat_count = 0;
  assign cparam_avg_pool_serial_20_act_offset_values_0 = 0;
  assign cparam_avg_pool_serial_20_act_offset_values_1 = 1280;
  assign cparam_avg_pool_serial_20_act_offset_values_2 = 2560;
  assign cparam_avg_pool_serial_20_act_offset_values_3 = 3840;
  assign cparam_avg_pool_serial_20_act_offset_values_4 = 5120;
  assign cparam_avg_pool_serial_20_act_offset_values_5 = 6400;
  assign cparam_avg_pool_serial_20_act_offset_values_6 = 7680;
  assign cparam_avg_pool_serial_20_act_offset_values_7 = 8960;
  assign cparam_avg_pool_serial_20_act_offset_values_8 = 10240;
  assign cparam_avg_pool_serial_20_act_offset_values_9 = 11520;
  assign cparam_avg_pool_serial_20_act_offset_values_10 = 12800;
  assign cparam_avg_pool_serial_20_act_offset_values_11 = 14080;
  assign cparam_avg_pool_serial_20_act_offset_values_12 = 15360;
  assign cparam_avg_pool_serial_20_act_offset_values_13 = 16640;
  assign cparam_avg_pool_serial_20_act_offset_values_14 = 17920;
  assign cparam_avg_pool_serial_20_act_offset_values_15 = 19200;
  assign cparam_avg_pool_serial_20_act_offset_values_16 = 20480;
  assign cparam_avg_pool_serial_20_act_offset_values_17 = 21760;
  assign cparam_avg_pool_serial_20_act_offset_values_18 = 23040;
  assign cparam_avg_pool_serial_20_act_offset_values_19 = 24320;
  assign cparam_avg_pool_serial_20_act_offset_values_20 = 25600;
  assign cparam_avg_pool_serial_20_act_offset_values_21 = 26880;
  assign cparam_avg_pool_serial_20_act_offset_values_22 = 28160;
  assign cparam_avg_pool_serial_20_act_offset_values_23 = 29440;
  assign cparam_avg_pool_serial_20_act_offset_values_24 = 30720;
  assign cparam_avg_pool_serial_20_act_offset_values_25 = 32000;
  assign cparam_avg_pool_serial_20_act_offset_values_26 = 33280;
  assign cparam_avg_pool_serial_20_act_offset_values_27 = 34560;
  assign cparam_avg_pool_serial_20_act_offset_values_28 = 35840;
  assign cparam_avg_pool_serial_20_act_offset_values_29 = 37120;
  assign cparam_avg_pool_serial_20_act_offset_values_30 = 38400;
  assign cparam_avg_pool_serial_20_act_offset_values_31 = 39680;
  assign cparam_avg_pool_serial_20_act_offset_values_32 = 40960;
  assign cparam_avg_pool_serial_20_act_offset_values_33 = 42240;
  assign cparam_avg_pool_serial_20_act_offset_values_34 = 43520;
  assign cparam_avg_pool_serial_20_act_offset_values_35 = 44800;
  assign cparam_avg_pool_serial_20_act_offset_values_36 = 46080;
  assign cparam_avg_pool_serial_20_act_offset_values_37 = 47360;
  assign cparam_avg_pool_serial_20_act_offset_values_38 = 48640;
  assign cparam_avg_pool_serial_20_act_offset_values_39 = 49920;
  assign cparam_avg_pool_serial_20_act_offset_values_40 = 51200;
  assign cparam_avg_pool_serial_20_act_offset_values_41 = 52480;
  assign cparam_avg_pool_serial_20_act_offset_values_42 = 53760;
  assign cparam_avg_pool_serial_20_act_offset_values_43 = 55040;
  assign cparam_avg_pool_serial_20_act_offset_values_44 = 56320;
  assign cparam_avg_pool_serial_20_act_offset_values_45 = 57600;
  assign cparam_avg_pool_serial_20_act_offset_values_46 = 58880;
  assign cparam_avg_pool_serial_20_act_offset_values_47 = 60160;
  assign cparam_avg_pool_serial_20_act_offset_values_48 = 61440;
  assign cparam_avg_pool_serial_20_act_row_step = 62720;
  assign cparam_avg_pool_serial_20_act_bat_step = 62720;
  assign cparam_avg_pool_serial_20_act_read_size = 640;
  assign cparam_avg_pool_serial_20_act_read_block = 64;
  assign cparam_avg_pool_serial_20_out_row_step = 128;
  assign cparam_avg_pool_serial_20_out_bat_step = 128;
  assign cparam_avg_pool_serial_20_out_write_size = 64;
  assign cparam_avg_pool_serial_20_stream_size = 64;
  assign cparam_avg_pool_serial_20_col_select_initval = 0;
  assign cparam_avg_pool_serial_20_stride_col_mod_ksize = 0;
  assign cparam_avg_pool_serial_20_ksize_col_minus_stride_col_mod = 10;
  assign cparam_avg_pool_serial_20_local_pad_offset = 0;
  assign cparam_avg_pool_serial_20_inc_act_laddr = 640;
  assign cparam_avg_pool_serial_20_inc_out_laddr = 64;
  wire [1-1:0] cparam_conv2d_22_act_num_col;
  wire [1-1:0] cparam_conv2d_22_act_num_row;
  wire [4-1:0] cparam_conv2d_22_filter_num_och;
  wire [1-1:0] cparam_conv2d_22_bias_scala;
  wire [4-1:0] cparam_conv2d_22_bias_num;
  wire [1-1:0] cparam_conv2d_22_scale_scala;
  wire [1-1:0] cparam_conv2d_22_scale_num;
  wire [1-1:0] cparam_conv2d_22_vshamt_mul_scala;
  wire [1-1:0] cparam_conv2d_22_vshamt_mul_num;
  wire [1-1:0] cparam_conv2d_22_vshamt_sum_scala;
  wire [1-1:0] cparam_conv2d_22_vshamt_sum_num;
  wire [1-1:0] cparam_conv2d_22_vshamt_out_scala;
  wire [1-1:0] cparam_conv2d_22_vshamt_out_num;
  wire [1-1:0] cparam_conv2d_22_cshamt_mul_value;
  wire [1-1:0] cparam_conv2d_22_cshamt_sum_value;
  wire [1-1:0] cparam_conv2d_22_cshamt_out_value;
  wire [1-1:0] cparam_conv2d_22_act_func_index;
  wire [1-1:0] cparam_conv2d_22_out_num_col;
  wire [1-1:0] cparam_conv2d_22_out_num_row;
  wire [1-1:0] cparam_conv2d_22_pad_col_left;
  wire [1-1:0] cparam_conv2d_22_pad_row_top;
  wire [1-1:0] cparam_conv2d_22_max_col_count;
  wire [1-1:0] cparam_conv2d_22_max_row_count;
  wire [1-1:0] cparam_conv2d_22_max_bat_count;
  wire [4-1:0] cparam_conv2d_22_max_och_count;
  wire [3-1:0] cparam_conv2d_22_och_count_step;
  wire [1-1:0] cparam_conv2d_22_dma_flag_conds_0;
  wire signed [32-1:0] cparam_conv2d_22_act_offset_values_0;
  wire [8-1:0] cparam_conv2d_22_act_row_step;
  wire [8-1:0] cparam_conv2d_22_act_bat_step;
  wire [7-1:0] cparam_conv2d_22_act_read_size;
  wire [7-1:0] cparam_conv2d_22_act_read_block;
  wire [7-1:0] cparam_conv2d_22_act_read_step;
  wire [10-1:0] cparam_conv2d_22_filter_base_step;
  wire [9-1:0] cparam_conv2d_22_filter_read_size;
  wire [7-1:0] cparam_conv2d_22_filter_read_block;
  wire [9-1:0] cparam_conv2d_22_filter_read_step;
  wire [1-1:0] cparam_conv2d_22_out_offset_values_0;
  wire [5-1:0] cparam_conv2d_22_out_col_step;
  wire [5-1:0] cparam_conv2d_22_out_row_step;
  wire [5-1:0] cparam_conv2d_22_out_bat_step;
  wire [4-1:0] cparam_conv2d_22_out_och_step;
  wire [3-1:0] cparam_conv2d_22_out_write_size;
  wire [3-1:0] cparam_conv2d_22_out_write_size_res;
  wire [1-1:0] cparam_conv2d_22_out_write_block;
  wire [1-1:0] cparam_conv2d_22_keep_filter;
  wire [1-1:0] cparam_conv2d_22_keep_input;
  wire [1-1:0] cparam_conv2d_22_data_stationary;
  wire [3-1:0] cparam_conv2d_22_stream_num_ops;
  wire [3-1:0] cparam_conv2d_22_stream_num_ops_res;
  wire [3-1:0] cparam_conv2d_22_stream_num_ops_par;
  wire [3-1:0] cparam_conv2d_22_stream_num_ops_res_par;
  wire [7-1:0] cparam_conv2d_22_stream_reduce_size;
  wire [7-1:0] cparam_conv2d_22_stream_aligned_reduce_size;
  wire [1-1:0] cparam_conv2d_22_stream_omit_mask;
  wire [1-1:0] cparam_conv2d_22_col_select_initval;
  wire [1-1:0] cparam_conv2d_22_stride_col_par_col;
  wire [1-1:0] cparam_conv2d_22_stride_row_par_row;
  wire [1-1:0] cparam_conv2d_22_stride_col_mod_filter_num;
  wire [1-1:0] cparam_conv2d_22_filter_num_col_minus_stride_col_mod;
  wire [1-1:0] cparam_conv2d_22_inc_act_laddr_conds_0;
  wire [7-1:0] cparam_conv2d_22_inc_act_laddr_small;
  wire [7-1:0] cparam_conv2d_22_inc_act_laddr_large;
  wire [4-1:0] cparam_conv2d_22_inc_out_laddr_col;
  wire [1-1:0] cparam_conv2d_22_stream_act_local_small_offset;
  wire [1-1:0] cparam_conv2d_22_stream_act_local_large_offset;
  wire [1-1:0] cparam_conv2d_22_stream_act_local_small_flags_0;
  wire [1-1:0] cparam_conv2d_22_stream_act_local_large_flags_0;
  wire [1-1:0] cparam_conv2d_22_inc_sync_out;
  wire [1-1:0] cparam_conv2d_22_inc_sync_out_res;
  assign cparam_conv2d_22_act_num_col = 1;
  assign cparam_conv2d_22_act_num_row = 1;
  assign cparam_conv2d_22_filter_num_och = 12;
  assign cparam_conv2d_22_bias_scala = 0;
  assign cparam_conv2d_22_bias_num = 12;
  assign cparam_conv2d_22_scale_scala = 1;
  assign cparam_conv2d_22_scale_num = 1;
  assign cparam_conv2d_22_vshamt_mul_scala = 0;
  assign cparam_conv2d_22_vshamt_mul_num = 0;
  assign cparam_conv2d_22_vshamt_sum_scala = 0;
  assign cparam_conv2d_22_vshamt_sum_num = 0;
  assign cparam_conv2d_22_vshamt_out_scala = 0;
  assign cparam_conv2d_22_vshamt_out_num = 0;
  assign cparam_conv2d_22_cshamt_mul_value = 0;
  assign cparam_conv2d_22_cshamt_sum_value = 0;
  assign cparam_conv2d_22_cshamt_out_value = 0;
  assign cparam_conv2d_22_act_func_index = 0;
  assign cparam_conv2d_22_out_num_col = 1;
  assign cparam_conv2d_22_out_num_row = 1;
  assign cparam_conv2d_22_pad_col_left = 0;
  assign cparam_conv2d_22_pad_row_top = 0;
  assign cparam_conv2d_22_max_col_count = 0;
  assign cparam_conv2d_22_max_row_count = 0;
  assign cparam_conv2d_22_max_bat_count = 0;
  assign cparam_conv2d_22_max_och_count = 8;
  assign cparam_conv2d_22_och_count_step = 4;
  assign cparam_conv2d_22_dma_flag_conds_0 = 1;
  assign cparam_conv2d_22_act_offset_values_0 = 0;
  assign cparam_conv2d_22_act_row_step = 128;
  assign cparam_conv2d_22_act_bat_step = 128;
  assign cparam_conv2d_22_act_read_size = 64;
  assign cparam_conv2d_22_act_read_block = 64;
  assign cparam_conv2d_22_act_read_step = 64;
  assign cparam_conv2d_22_filter_base_step = 512;
  assign cparam_conv2d_22_filter_read_size = 256;
  assign cparam_conv2d_22_filter_read_block = 64;
  assign cparam_conv2d_22_filter_read_step = 256;
  assign cparam_conv2d_22_out_offset_values_0 = 0;
  assign cparam_conv2d_22_out_col_step = 24;
  assign cparam_conv2d_22_out_row_step = 24;
  assign cparam_conv2d_22_out_bat_step = 24;
  assign cparam_conv2d_22_out_och_step = 8;
  assign cparam_conv2d_22_out_write_size = 4;
  assign cparam_conv2d_22_out_write_size_res = 4;
  assign cparam_conv2d_22_out_write_block = 0;
  assign cparam_conv2d_22_keep_filter = 0;
  assign cparam_conv2d_22_keep_input = 1;
  assign cparam_conv2d_22_data_stationary = 0;
  assign cparam_conv2d_22_stream_num_ops = 4;
  assign cparam_conv2d_22_stream_num_ops_res = 4;
  assign cparam_conv2d_22_stream_num_ops_par = 4;
  assign cparam_conv2d_22_stream_num_ops_res_par = 4;
  assign cparam_conv2d_22_stream_reduce_size = 64;
  assign cparam_conv2d_22_stream_aligned_reduce_size = 64;
  assign cparam_conv2d_22_stream_omit_mask = 0;
  assign cparam_conv2d_22_col_select_initval = 0;
  assign cparam_conv2d_22_stride_col_par_col = 1;
  assign cparam_conv2d_22_stride_row_par_row = 1;
  assign cparam_conv2d_22_stride_col_mod_filter_num = 0;
  assign cparam_conv2d_22_filter_num_col_minus_stride_col_mod = 1;
  assign cparam_conv2d_22_inc_act_laddr_conds_0 = 0;
  assign cparam_conv2d_22_inc_act_laddr_small = 64;
  assign cparam_conv2d_22_inc_act_laddr_large = 64;
  assign cparam_conv2d_22_inc_out_laddr_col = 12;
  assign cparam_conv2d_22_stream_act_local_small_offset = 0;
  assign cparam_conv2d_22_stream_act_local_large_offset = 0;
  assign cparam_conv2d_22_stream_act_local_small_flags_0 = 0;
  assign cparam_conv2d_22_stream_act_local_large_flags_0 = 0;
  assign cparam_conv2d_22_inc_sync_out = 1;
  assign cparam_conv2d_22_inc_sync_out_res = 0;
  wire [4-1:0] cparam__lazy_reshape_24_total_size;
  wire [1-1:0] cparam__lazy_reshape_24_read_size;
  wire [3-1:0] cparam__lazy_reshape_24_in_offset_inc;
  wire [4-1:0] cparam__lazy_reshape_24_write_size;
  wire [5-1:0] cparam__lazy_reshape_24_out_offset_inc;
  assign cparam__lazy_reshape_24_total_size = 12;
  assign cparam__lazy_reshape_24_read_size = 1;
  assign cparam__lazy_reshape_24_in_offset_inc = 4;
  assign cparam__lazy_reshape_24_write_size = 12;
  assign cparam__lazy_reshape_24_out_offset_inc = 24;
  reg _acc_0_stream_ivalid;
  wire _acc_0_stream_oready;
  wire _acc_0_stream_internal_oready;
  assign _acc_0_stream_internal_oready = 1;
  reg [32-1:0] _acc_0_fsm;
  localparam _acc_0_fsm_init = 0;
  wire _acc_0_run_flag;
  assign _acc_0_run_flag = 0;
  reg _acc_0_source_start;
  wire _acc_0_source_stop;
  reg _acc_0_source_busy;
  wire _acc_0_sink_start;
  wire _acc_0_sink_stop;
  wire _acc_0_sink_busy;
  wire _acc_0_busy;
  reg _acc_0_busy_reg;
  wire _acc_0_is_root;
  reg _acc_0_x_idle;
  reg [33-1:0] _acc_0_x_source_count;
  reg [5-1:0] _acc_0_x_source_mode;
  reg [16-1:0] _acc_0_x_source_generator_id;
  reg [32-1:0] _acc_0_x_source_offset;
  reg [33-1:0] _acc_0_x_source_size;
  reg [32-1:0] _acc_0_x_source_stride;
  reg [32-1:0] _acc_0_x_source_offset_buf;
  reg [33-1:0] _acc_0_x_source_size_buf;
  reg [32-1:0] _acc_0_x_source_stride_buf;
  reg [8-1:0] _acc_0_x_source_sel;
  reg [32-1:0] _acc_0_x_source_ram_raddr;
  reg _acc_0_x_source_ram_renable;
  wire [16-1:0] _acc_0_x_source_ram_rdata;
  reg _acc_0_x_source_fifo_deq;
  wire [16-1:0] _acc_0_x_source_fifo_rdata;
  reg [16-1:0] _acc_0_x_source_empty_data;
  reg _acc_0_rshift_idle;
  reg [33-1:0] _acc_0_rshift_source_count;
  reg [5-1:0] _acc_0_rshift_source_mode;
  reg [16-1:0] _acc_0_rshift_source_generator_id;
  reg [32-1:0] _acc_0_rshift_source_offset;
  reg [33-1:0] _acc_0_rshift_source_size;
  reg [32-1:0] _acc_0_rshift_source_stride;
  reg [32-1:0] _acc_0_rshift_source_offset_buf;
  reg [33-1:0] _acc_0_rshift_source_size_buf;
  reg [32-1:0] _acc_0_rshift_source_stride_buf;
  reg [8-1:0] _acc_0_rshift_source_sel;
  reg [32-1:0] _acc_0_rshift_source_ram_raddr;
  reg _acc_0_rshift_source_ram_renable;
  wire [32-1:0] _acc_0_rshift_source_ram_rdata;
  reg _acc_0_rshift_source_fifo_deq;
  wire [32-1:0] _acc_0_rshift_source_fifo_rdata;
  reg [32-1:0] _acc_0_rshift_source_empty_data;
  reg [32-1:0] _acc_0_size_next_parameter_data;
  reg [33-1:0] _acc_0_sum_sink_count;
  reg [5-1:0] _acc_0_sum_sink_mode;
  reg [16-1:0] _acc_0_sum_sink_generator_id;
  reg [32-1:0] _acc_0_sum_sink_offset;
  reg [33-1:0] _acc_0_sum_sink_size;
  reg [32-1:0] _acc_0_sum_sink_stride;
  reg [32-1:0] _acc_0_sum_sink_offset_buf;
  reg [33-1:0] _acc_0_sum_sink_size_buf;
  reg [32-1:0] _acc_0_sum_sink_stride_buf;
  reg [8-1:0] _acc_0_sum_sink_sel;
  reg [32-1:0] _acc_0_sum_sink_waddr;
  reg _acc_0_sum_sink_wenable;
  reg [16-1:0] _acc_0_sum_sink_wdata;
  reg _acc_0_sum_sink_fifo_enq;
  reg [16-1:0] _acc_0_sum_sink_fifo_wdata;
  reg [16-1:0] _acc_0_sum_sink_immediate;
  reg [33-1:0] _acc_0_valid_sink_count;
  reg [5-1:0] _acc_0_valid_sink_mode;
  reg [16-1:0] _acc_0_valid_sink_generator_id;
  reg [32-1:0] _acc_0_valid_sink_offset;
  reg [33-1:0] _acc_0_valid_sink_size;
  reg [32-1:0] _acc_0_valid_sink_stride;
  reg [32-1:0] _acc_0_valid_sink_offset_buf;
  reg [33-1:0] _acc_0_valid_sink_size_buf;
  reg [32-1:0] _acc_0_valid_sink_stride_buf;
  reg [8-1:0] _acc_0_valid_sink_sel;
  reg [32-1:0] _acc_0_valid_sink_waddr;
  reg _acc_0_valid_sink_wenable;
  reg [1-1:0] _acc_0_valid_sink_wdata;
  reg _acc_0_valid_sink_fifo_enq;
  reg [1-1:0] _acc_0_valid_sink_fifo_wdata;
  reg [1-1:0] _acc_0_valid_sink_immediate;
  reg _acc_1_stream_ivalid;
  wire _acc_1_stream_oready;
  wire _acc_1_stream_internal_oready;
  assign _acc_1_stream_internal_oready = 1;
  reg [32-1:0] _acc_1_fsm;
  localparam _acc_1_fsm_init = 0;
  wire _acc_1_run_flag;
  assign _acc_1_run_flag = 0;
  reg _acc_1_source_start;
  wire _acc_1_source_stop;
  reg _acc_1_source_busy;
  wire _acc_1_sink_start;
  wire _acc_1_sink_stop;
  wire _acc_1_sink_busy;
  wire _acc_1_busy;
  reg _acc_1_busy_reg;
  wire _acc_1_is_root;
  reg _acc_1_x_idle;
  reg [33-1:0] _acc_1_x_source_count;
  reg [5-1:0] _acc_1_x_source_mode;
  reg [16-1:0] _acc_1_x_source_generator_id;
  reg [32-1:0] _acc_1_x_source_offset;
  reg [33-1:0] _acc_1_x_source_size;
  reg [32-1:0] _acc_1_x_source_stride;
  reg [32-1:0] _acc_1_x_source_offset_buf;
  reg [33-1:0] _acc_1_x_source_size_buf;
  reg [32-1:0] _acc_1_x_source_stride_buf;
  reg [8-1:0] _acc_1_x_source_sel;
  reg [32-1:0] _acc_1_x_source_ram_raddr;
  reg _acc_1_x_source_ram_renable;
  wire [64-1:0] _acc_1_x_source_ram_rdata;
  reg _acc_1_x_source_fifo_deq;
  wire [64-1:0] _acc_1_x_source_fifo_rdata;
  reg [64-1:0] _acc_1_x_source_empty_data;
  reg _acc_1_rshift_idle;
  reg [33-1:0] _acc_1_rshift_source_count;
  reg [5-1:0] _acc_1_rshift_source_mode;
  reg [16-1:0] _acc_1_rshift_source_generator_id;
  reg [32-1:0] _acc_1_rshift_source_offset;
  reg [33-1:0] _acc_1_rshift_source_size;
  reg [32-1:0] _acc_1_rshift_source_stride;
  reg [32-1:0] _acc_1_rshift_source_offset_buf;
  reg [33-1:0] _acc_1_rshift_source_size_buf;
  reg [32-1:0] _acc_1_rshift_source_stride_buf;
  reg [8-1:0] _acc_1_rshift_source_sel;
  reg [32-1:0] _acc_1_rshift_source_ram_raddr;
  reg _acc_1_rshift_source_ram_renable;
  wire [32-1:0] _acc_1_rshift_source_ram_rdata;
  reg _acc_1_rshift_source_fifo_deq;
  wire [32-1:0] _acc_1_rshift_source_fifo_rdata;
  reg [32-1:0] _acc_1_rshift_source_empty_data;
  reg [32-1:0] _acc_1_size_next_parameter_data;
  reg [33-1:0] _acc_1_sum_sink_count;
  reg [5-1:0] _acc_1_sum_sink_mode;
  reg [16-1:0] _acc_1_sum_sink_generator_id;
  reg [32-1:0] _acc_1_sum_sink_offset;
  reg [33-1:0] _acc_1_sum_sink_size;
  reg [32-1:0] _acc_1_sum_sink_stride;
  reg [32-1:0] _acc_1_sum_sink_offset_buf;
  reg [33-1:0] _acc_1_sum_sink_size_buf;
  reg [32-1:0] _acc_1_sum_sink_stride_buf;
  reg [8-1:0] _acc_1_sum_sink_sel;
  reg [32-1:0] _acc_1_sum_sink_waddr;
  reg _acc_1_sum_sink_wenable;
  reg [64-1:0] _acc_1_sum_sink_wdata;
  reg _acc_1_sum_sink_fifo_enq;
  reg [64-1:0] _acc_1_sum_sink_fifo_wdata;
  reg [64-1:0] _acc_1_sum_sink_immediate;
  reg [33-1:0] _acc_1_valid_sink_count;
  reg [5-1:0] _acc_1_valid_sink_mode;
  reg [16-1:0] _acc_1_valid_sink_generator_id;
  reg [32-1:0] _acc_1_valid_sink_offset;
  reg [33-1:0] _acc_1_valid_sink_size;
  reg [32-1:0] _acc_1_valid_sink_stride;
  reg [32-1:0] _acc_1_valid_sink_offset_buf;
  reg [33-1:0] _acc_1_valid_sink_size_buf;
  reg [32-1:0] _acc_1_valid_sink_stride_buf;
  reg [8-1:0] _acc_1_valid_sink_sel;
  reg [32-1:0] _acc_1_valid_sink_waddr;
  reg _acc_1_valid_sink_wenable;
  reg [1-1:0] _acc_1_valid_sink_wdata;
  reg _acc_1_valid_sink_fifo_enq;
  reg [1-1:0] _acc_1_valid_sink_fifo_wdata;
  reg [1-1:0] _acc_1_valid_sink_immediate;
  reg _add_tree_2_stream_ivalid;
  wire _add_tree_2_stream_oready;
  wire _add_tree_2_stream_internal_oready;
  assign _add_tree_2_stream_internal_oready = 1;
  reg [32-1:0] _add_tree_2_fsm;
  localparam _add_tree_2_fsm_init = 0;
  wire _add_tree_2_run_flag;
  assign _add_tree_2_run_flag = 0;
  reg _add_tree_2_source_start;
  wire _add_tree_2_source_stop;
  reg _add_tree_2_source_busy;
  wire _add_tree_2_sink_start;
  wire _add_tree_2_sink_stop;
  wire _add_tree_2_sink_busy;
  wire _add_tree_2_busy;
  reg _add_tree_2_busy_reg;
  wire _add_tree_2_is_root;
  reg _add_tree_2_var0_idle;
  reg [33-1:0] _add_tree_2_var0_source_count;
  reg [5-1:0] _add_tree_2_var0_source_mode;
  reg [16-1:0] _add_tree_2_var0_source_generator_id;
  reg [32-1:0] _add_tree_2_var0_source_offset;
  reg [33-1:0] _add_tree_2_var0_source_size;
  reg [32-1:0] _add_tree_2_var0_source_stride;
  reg [32-1:0] _add_tree_2_var0_source_offset_buf;
  reg [33-1:0] _add_tree_2_var0_source_size_buf;
  reg [32-1:0] _add_tree_2_var0_source_stride_buf;
  reg [8-1:0] _add_tree_2_var0_source_sel;
  reg [32-1:0] _add_tree_2_var0_source_ram_raddr;
  reg _add_tree_2_var0_source_ram_renable;
  wire [64-1:0] _add_tree_2_var0_source_ram_rdata;
  reg _add_tree_2_var0_source_fifo_deq;
  wire [64-1:0] _add_tree_2_var0_source_fifo_rdata;
  reg [64-1:0] _add_tree_2_var0_source_empty_data;
  reg [33-1:0] _add_tree_2_sum_sink_count;
  reg [5-1:0] _add_tree_2_sum_sink_mode;
  reg [16-1:0] _add_tree_2_sum_sink_generator_id;
  reg [32-1:0] _add_tree_2_sum_sink_offset;
  reg [33-1:0] _add_tree_2_sum_sink_size;
  reg [32-1:0] _add_tree_2_sum_sink_stride;
  reg [32-1:0] _add_tree_2_sum_sink_offset_buf;
  reg [33-1:0] _add_tree_2_sum_sink_size_buf;
  reg [32-1:0] _add_tree_2_sum_sink_stride_buf;
  reg [8-1:0] _add_tree_2_sum_sink_sel;
  reg [32-1:0] _add_tree_2_sum_sink_waddr;
  reg _add_tree_2_sum_sink_wenable;
  reg [64-1:0] _add_tree_2_sum_sink_wdata;
  reg _add_tree_2_sum_sink_fifo_enq;
  reg [64-1:0] _add_tree_2_sum_sink_fifo_wdata;
  reg [64-1:0] _add_tree_2_sum_sink_immediate;
  reg _add_tree_3_stream_ivalid;
  wire _add_tree_3_stream_oready;
  wire _add_tree_3_stream_internal_oready;
  assign _add_tree_3_stream_internal_oready = 1;
  reg [32-1:0] _add_tree_3_fsm;
  localparam _add_tree_3_fsm_init = 0;
  wire _add_tree_3_run_flag;
  assign _add_tree_3_run_flag = 0;
  reg _add_tree_3_source_start;
  wire _add_tree_3_source_stop;
  reg _add_tree_3_source_busy;
  wire _add_tree_3_sink_start;
  wire _add_tree_3_sink_stop;
  wire _add_tree_3_sink_busy;
  wire _add_tree_3_busy;
  reg _add_tree_3_busy_reg;
  wire _add_tree_3_is_root;
  reg _add_tree_3_var0_idle;
  reg [33-1:0] _add_tree_3_var0_source_count;
  reg [5-1:0] _add_tree_3_var0_source_mode;
  reg [16-1:0] _add_tree_3_var0_source_generator_id;
  reg [32-1:0] _add_tree_3_var0_source_offset;
  reg [33-1:0] _add_tree_3_var0_source_size;
  reg [32-1:0] _add_tree_3_var0_source_stride;
  reg [32-1:0] _add_tree_3_var0_source_offset_buf;
  reg [33-1:0] _add_tree_3_var0_source_size_buf;
  reg [32-1:0] _add_tree_3_var0_source_stride_buf;
  reg [8-1:0] _add_tree_3_var0_source_sel;
  reg [32-1:0] _add_tree_3_var0_source_ram_raddr;
  reg _add_tree_3_var0_source_ram_renable;
  wire [64-1:0] _add_tree_3_var0_source_ram_rdata;
  reg _add_tree_3_var0_source_fifo_deq;
  wire [64-1:0] _add_tree_3_var0_source_fifo_rdata;
  reg [64-1:0] _add_tree_3_var0_source_empty_data;
  reg _add_tree_3_var1_idle;
  reg [33-1:0] _add_tree_3_var1_source_count;
  reg [5-1:0] _add_tree_3_var1_source_mode;
  reg [16-1:0] _add_tree_3_var1_source_generator_id;
  reg [32-1:0] _add_tree_3_var1_source_offset;
  reg [33-1:0] _add_tree_3_var1_source_size;
  reg [32-1:0] _add_tree_3_var1_source_stride;
  reg [32-1:0] _add_tree_3_var1_source_offset_buf;
  reg [33-1:0] _add_tree_3_var1_source_size_buf;
  reg [32-1:0] _add_tree_3_var1_source_stride_buf;
  reg [8-1:0] _add_tree_3_var1_source_sel;
  reg [32-1:0] _add_tree_3_var1_source_ram_raddr;
  reg _add_tree_3_var1_source_ram_renable;
  wire [64-1:0] _add_tree_3_var1_source_ram_rdata;
  reg _add_tree_3_var1_source_fifo_deq;
  wire [64-1:0] _add_tree_3_var1_source_fifo_rdata;
  reg [64-1:0] _add_tree_3_var1_source_empty_data;
  reg _add_tree_3_var2_idle;
  reg [33-1:0] _add_tree_3_var2_source_count;
  reg [5-1:0] _add_tree_3_var2_source_mode;
  reg [16-1:0] _add_tree_3_var2_source_generator_id;
  reg [32-1:0] _add_tree_3_var2_source_offset;
  reg [33-1:0] _add_tree_3_var2_source_size;
  reg [32-1:0] _add_tree_3_var2_source_stride;
  reg [32-1:0] _add_tree_3_var2_source_offset_buf;
  reg [33-1:0] _add_tree_3_var2_source_size_buf;
  reg [32-1:0] _add_tree_3_var2_source_stride_buf;
  reg [8-1:0] _add_tree_3_var2_source_sel;
  reg [32-1:0] _add_tree_3_var2_source_ram_raddr;
  reg _add_tree_3_var2_source_ram_renable;
  wire [64-1:0] _add_tree_3_var2_source_ram_rdata;
  reg _add_tree_3_var2_source_fifo_deq;
  wire [64-1:0] _add_tree_3_var2_source_fifo_rdata;
  reg [64-1:0] _add_tree_3_var2_source_empty_data;
  reg _add_tree_3_var3_idle;
  reg [33-1:0] _add_tree_3_var3_source_count;
  reg [5-1:0] _add_tree_3_var3_source_mode;
  reg [16-1:0] _add_tree_3_var3_source_generator_id;
  reg [32-1:0] _add_tree_3_var3_source_offset;
  reg [33-1:0] _add_tree_3_var3_source_size;
  reg [32-1:0] _add_tree_3_var3_source_stride;
  reg [32-1:0] _add_tree_3_var3_source_offset_buf;
  reg [33-1:0] _add_tree_3_var3_source_size_buf;
  reg [32-1:0] _add_tree_3_var3_source_stride_buf;
  reg [8-1:0] _add_tree_3_var3_source_sel;
  reg [32-1:0] _add_tree_3_var3_source_ram_raddr;
  reg _add_tree_3_var3_source_ram_renable;
  wire [64-1:0] _add_tree_3_var3_source_ram_rdata;
  reg _add_tree_3_var3_source_fifo_deq;
  wire [64-1:0] _add_tree_3_var3_source_fifo_rdata;
  reg [64-1:0] _add_tree_3_var3_source_empty_data;
  reg _add_tree_3_var4_idle;
  reg [33-1:0] _add_tree_3_var4_source_count;
  reg [5-1:0] _add_tree_3_var4_source_mode;
  reg [16-1:0] _add_tree_3_var4_source_generator_id;
  reg [32-1:0] _add_tree_3_var4_source_offset;
  reg [33-1:0] _add_tree_3_var4_source_size;
  reg [32-1:0] _add_tree_3_var4_source_stride;
  reg [32-1:0] _add_tree_3_var4_source_offset_buf;
  reg [33-1:0] _add_tree_3_var4_source_size_buf;
  reg [32-1:0] _add_tree_3_var4_source_stride_buf;
  reg [8-1:0] _add_tree_3_var4_source_sel;
  reg [32-1:0] _add_tree_3_var4_source_ram_raddr;
  reg _add_tree_3_var4_source_ram_renable;
  wire [64-1:0] _add_tree_3_var4_source_ram_rdata;
  reg _add_tree_3_var4_source_fifo_deq;
  wire [64-1:0] _add_tree_3_var4_source_fifo_rdata;
  reg [64-1:0] _add_tree_3_var4_source_empty_data;
  reg _add_tree_3_var5_idle;
  reg [33-1:0] _add_tree_3_var5_source_count;
  reg [5-1:0] _add_tree_3_var5_source_mode;
  reg [16-1:0] _add_tree_3_var5_source_generator_id;
  reg [32-1:0] _add_tree_3_var5_source_offset;
  reg [33-1:0] _add_tree_3_var5_source_size;
  reg [32-1:0] _add_tree_3_var5_source_stride;
  reg [32-1:0] _add_tree_3_var5_source_offset_buf;
  reg [33-1:0] _add_tree_3_var5_source_size_buf;
  reg [32-1:0] _add_tree_3_var5_source_stride_buf;
  reg [8-1:0] _add_tree_3_var5_source_sel;
  reg [32-1:0] _add_tree_3_var5_source_ram_raddr;
  reg _add_tree_3_var5_source_ram_renable;
  wire [64-1:0] _add_tree_3_var5_source_ram_rdata;
  reg _add_tree_3_var5_source_fifo_deq;
  wire [64-1:0] _add_tree_3_var5_source_fifo_rdata;
  reg [64-1:0] _add_tree_3_var5_source_empty_data;
  reg _add_tree_3_var6_idle;
  reg [33-1:0] _add_tree_3_var6_source_count;
  reg [5-1:0] _add_tree_3_var6_source_mode;
  reg [16-1:0] _add_tree_3_var6_source_generator_id;
  reg [32-1:0] _add_tree_3_var6_source_offset;
  reg [33-1:0] _add_tree_3_var6_source_size;
  reg [32-1:0] _add_tree_3_var6_source_stride;
  reg [32-1:0] _add_tree_3_var6_source_offset_buf;
  reg [33-1:0] _add_tree_3_var6_source_size_buf;
  reg [32-1:0] _add_tree_3_var6_source_stride_buf;
  reg [8-1:0] _add_tree_3_var6_source_sel;
  reg [32-1:0] _add_tree_3_var6_source_ram_raddr;
  reg _add_tree_3_var6_source_ram_renable;
  wire [64-1:0] _add_tree_3_var6_source_ram_rdata;
  reg _add_tree_3_var6_source_fifo_deq;
  wire [64-1:0] _add_tree_3_var6_source_fifo_rdata;
  reg [64-1:0] _add_tree_3_var6_source_empty_data;
  reg _add_tree_3_var7_idle;
  reg [33-1:0] _add_tree_3_var7_source_count;
  reg [5-1:0] _add_tree_3_var7_source_mode;
  reg [16-1:0] _add_tree_3_var7_source_generator_id;
  reg [32-1:0] _add_tree_3_var7_source_offset;
  reg [33-1:0] _add_tree_3_var7_source_size;
  reg [32-1:0] _add_tree_3_var7_source_stride;
  reg [32-1:0] _add_tree_3_var7_source_offset_buf;
  reg [33-1:0] _add_tree_3_var7_source_size_buf;
  reg [32-1:0] _add_tree_3_var7_source_stride_buf;
  reg [8-1:0] _add_tree_3_var7_source_sel;
  reg [32-1:0] _add_tree_3_var7_source_ram_raddr;
  reg _add_tree_3_var7_source_ram_renable;
  wire [64-1:0] _add_tree_3_var7_source_ram_rdata;
  reg _add_tree_3_var7_source_fifo_deq;
  wire [64-1:0] _add_tree_3_var7_source_fifo_rdata;
  reg [64-1:0] _add_tree_3_var7_source_empty_data;
  reg _add_tree_3_var8_idle;
  reg [33-1:0] _add_tree_3_var8_source_count;
  reg [5-1:0] _add_tree_3_var8_source_mode;
  reg [16-1:0] _add_tree_3_var8_source_generator_id;
  reg [32-1:0] _add_tree_3_var8_source_offset;
  reg [33-1:0] _add_tree_3_var8_source_size;
  reg [32-1:0] _add_tree_3_var8_source_stride;
  reg [32-1:0] _add_tree_3_var8_source_offset_buf;
  reg [33-1:0] _add_tree_3_var8_source_size_buf;
  reg [32-1:0] _add_tree_3_var8_source_stride_buf;
  reg [8-1:0] _add_tree_3_var8_source_sel;
  reg [32-1:0] _add_tree_3_var8_source_ram_raddr;
  reg _add_tree_3_var8_source_ram_renable;
  wire [64-1:0] _add_tree_3_var8_source_ram_rdata;
  reg _add_tree_3_var8_source_fifo_deq;
  wire [64-1:0] _add_tree_3_var8_source_fifo_rdata;
  reg [64-1:0] _add_tree_3_var8_source_empty_data;
  reg [33-1:0] _add_tree_3_sum_sink_count;
  reg [5-1:0] _add_tree_3_sum_sink_mode;
  reg [16-1:0] _add_tree_3_sum_sink_generator_id;
  reg [32-1:0] _add_tree_3_sum_sink_offset;
  reg [33-1:0] _add_tree_3_sum_sink_size;
  reg [32-1:0] _add_tree_3_sum_sink_stride;
  reg [32-1:0] _add_tree_3_sum_sink_offset_buf;
  reg [33-1:0] _add_tree_3_sum_sink_size_buf;
  reg [32-1:0] _add_tree_3_sum_sink_stride_buf;
  reg [8-1:0] _add_tree_3_sum_sink_sel;
  reg [32-1:0] _add_tree_3_sum_sink_waddr;
  reg _add_tree_3_sum_sink_wenable;
  reg [64-1:0] _add_tree_3_sum_sink_wdata;
  reg _add_tree_3_sum_sink_fifo_enq;
  reg [64-1:0] _add_tree_3_sum_sink_fifo_wdata;
  reg [64-1:0] _add_tree_3_sum_sink_immediate;
  reg _div_const_frac_4_stream_ivalid;
  wire _div_const_frac_4_stream_oready;
  wire _div_const_frac_4_stream_internal_oready;
  assign _div_const_frac_4_stream_internal_oready = 1;
  reg [32-1:0] _div_const_frac_4_fsm;
  localparam _div_const_frac_4_fsm_init = 0;
  wire _div_const_frac_4_run_flag;
  assign _div_const_frac_4_run_flag = 0;
  reg _div_const_frac_4_source_start;
  wire _div_const_frac_4_source_stop;
  reg _div_const_frac_4_source_busy;
  wire _div_const_frac_4_sink_start;
  wire _div_const_frac_4_sink_stop;
  wire _div_const_frac_4_sink_busy;
  wire _div_const_frac_4_busy;
  reg _div_const_frac_4_busy_reg;
  wire _div_const_frac_4_is_root;
  reg _div_const_frac_4_x_idle;
  reg [33-1:0] _div_const_frac_4_x_source_count;
  reg [5-1:0] _div_const_frac_4_x_source_mode;
  reg [16-1:0] _div_const_frac_4_x_source_generator_id;
  reg [32-1:0] _div_const_frac_4_x_source_offset;
  reg [33-1:0] _div_const_frac_4_x_source_size;
  reg [32-1:0] _div_const_frac_4_x_source_stride;
  reg [32-1:0] _div_const_frac_4_x_source_offset_buf;
  reg [33-1:0] _div_const_frac_4_x_source_size_buf;
  reg [32-1:0] _div_const_frac_4_x_source_stride_buf;
  reg [8-1:0] _div_const_frac_4_x_source_sel;
  reg [32-1:0] _div_const_frac_4_x_source_ram_raddr;
  reg _div_const_frac_4_x_source_ram_renable;
  wire [16-1:0] _div_const_frac_4_x_source_ram_rdata;
  reg _div_const_frac_4_x_source_fifo_deq;
  wire [16-1:0] _div_const_frac_4_x_source_fifo_rdata;
  reg [16-1:0] _div_const_frac_4_x_source_empty_data;
  reg _div_const_frac_4_y_idle;
  reg [33-1:0] _div_const_frac_4_y_source_count;
  reg [5-1:0] _div_const_frac_4_y_source_mode;
  reg [16-1:0] _div_const_frac_4_y_source_generator_id;
  reg [32-1:0] _div_const_frac_4_y_source_offset;
  reg [33-1:0] _div_const_frac_4_y_source_size;
  reg [32-1:0] _div_const_frac_4_y_source_stride;
  reg [32-1:0] _div_const_frac_4_y_source_offset_buf;
  reg [33-1:0] _div_const_frac_4_y_source_size_buf;
  reg [32-1:0] _div_const_frac_4_y_source_stride_buf;
  reg [8-1:0] _div_const_frac_4_y_source_sel;
  reg [32-1:0] _div_const_frac_4_y_source_ram_raddr;
  reg _div_const_frac_4_y_source_ram_renable;
  wire [10-1:0] _div_const_frac_4_y_source_ram_rdata;
  reg _div_const_frac_4_y_source_fifo_deq;
  wire [10-1:0] _div_const_frac_4_y_source_fifo_rdata;
  reg [10-1:0] _div_const_frac_4_y_source_empty_data;
  reg _div_const_frac_4_frac_idle;
  reg [33-1:0] _div_const_frac_4_frac_source_count;
  reg [5-1:0] _div_const_frac_4_frac_source_mode;
  reg [16-1:0] _div_const_frac_4_frac_source_generator_id;
  reg [32-1:0] _div_const_frac_4_frac_source_offset;
  reg [33-1:0] _div_const_frac_4_frac_source_size;
  reg [32-1:0] _div_const_frac_4_frac_source_stride;
  reg [32-1:0] _div_const_frac_4_frac_source_offset_buf;
  reg [33-1:0] _div_const_frac_4_frac_source_size_buf;
  reg [32-1:0] _div_const_frac_4_frac_source_stride_buf;
  reg [8-1:0] _div_const_frac_4_frac_source_sel;
  reg [32-1:0] _div_const_frac_4_frac_source_ram_raddr;
  reg _div_const_frac_4_frac_source_ram_renable;
  wire [32-1:0] _div_const_frac_4_frac_source_ram_rdata;
  reg _div_const_frac_4_frac_source_fifo_deq;
  wire [32-1:0] _div_const_frac_4_frac_source_fifo_rdata;
  reg [32-1:0] _div_const_frac_4_frac_source_empty_data;
  reg [33-1:0] _div_const_frac_4_z_sink_count;
  reg [5-1:0] _div_const_frac_4_z_sink_mode;
  reg [16-1:0] _div_const_frac_4_z_sink_generator_id;
  reg [32-1:0] _div_const_frac_4_z_sink_offset;
  reg [33-1:0] _div_const_frac_4_z_sink_size;
  reg [32-1:0] _div_const_frac_4_z_sink_stride;
  reg [32-1:0] _div_const_frac_4_z_sink_offset_buf;
  reg [33-1:0] _div_const_frac_4_z_sink_size_buf;
  reg [32-1:0] _div_const_frac_4_z_sink_stride_buf;
  reg [8-1:0] _div_const_frac_4_z_sink_sel;
  reg [32-1:0] _div_const_frac_4_z_sink_waddr;
  reg _div_const_frac_4_z_sink_wenable;
  reg [24-1:0] _div_const_frac_4_z_sink_wdata;
  reg _div_const_frac_4_z_sink_fifo_enq;
  reg [24-1:0] _div_const_frac_4_z_sink_fifo_wdata;
  reg [24-1:0] _div_const_frac_4_z_sink_immediate;
  reg _mul_5_stream_ivalid;
  wire _mul_5_stream_oready;
  wire _mul_5_stream_internal_oready;
  assign _mul_5_stream_internal_oready = 1;
  reg [32-1:0] _mul_5_fsm;
  localparam _mul_5_fsm_init = 0;
  wire _mul_5_run_flag;
  assign _mul_5_run_flag = 0;
  reg _mul_5_source_start;
  wire _mul_5_source_stop;
  reg _mul_5_source_busy;
  wire _mul_5_sink_start;
  wire _mul_5_sink_stop;
  wire _mul_5_sink_busy;
  wire _mul_5_busy;
  reg _mul_5_busy_reg;
  wire _mul_5_is_root;
  reg _mul_5_x_idle;
  reg [33-1:0] _mul_5_x_source_count;
  reg [5-1:0] _mul_5_x_source_mode;
  reg [16-1:0] _mul_5_x_source_generator_id;
  reg [32-1:0] _mul_5_x_source_offset;
  reg [33-1:0] _mul_5_x_source_size;
  reg [32-1:0] _mul_5_x_source_stride;
  reg [32-1:0] _mul_5_x_source_offset_buf;
  reg [33-1:0] _mul_5_x_source_size_buf;
  reg [32-1:0] _mul_5_x_source_stride_buf;
  reg [8-1:0] _mul_5_x_source_sel;
  reg [32-1:0] _mul_5_x_source_ram_raddr;
  reg _mul_5_x_source_ram_renable;
  wire [16-1:0] _mul_5_x_source_ram_rdata;
  reg _mul_5_x_source_fifo_deq;
  wire [16-1:0] _mul_5_x_source_fifo_rdata;
  reg [16-1:0] _mul_5_x_source_empty_data;
  reg _mul_5_y_idle;
  reg [33-1:0] _mul_5_y_source_count;
  reg [5-1:0] _mul_5_y_source_mode;
  reg [16-1:0] _mul_5_y_source_generator_id;
  reg [32-1:0] _mul_5_y_source_offset;
  reg [33-1:0] _mul_5_y_source_size;
  reg [32-1:0] _mul_5_y_source_stride;
  reg [32-1:0] _mul_5_y_source_offset_buf;
  reg [33-1:0] _mul_5_y_source_size_buf;
  reg [32-1:0] _mul_5_y_source_stride_buf;
  reg [8-1:0] _mul_5_y_source_sel;
  reg [32-1:0] _mul_5_y_source_ram_raddr;
  reg _mul_5_y_source_ram_renable;
  wire [16-1:0] _mul_5_y_source_ram_rdata;
  reg _mul_5_y_source_fifo_deq;
  wire [16-1:0] _mul_5_y_source_fifo_rdata;
  reg [16-1:0] _mul_5_y_source_empty_data;
  reg _mul_5_rshift_idle;
  reg [33-1:0] _mul_5_rshift_source_count;
  reg [5-1:0] _mul_5_rshift_source_mode;
  reg [16-1:0] _mul_5_rshift_source_generator_id;
  reg [32-1:0] _mul_5_rshift_source_offset;
  reg [33-1:0] _mul_5_rshift_source_size;
  reg [32-1:0] _mul_5_rshift_source_stride;
  reg [32-1:0] _mul_5_rshift_source_offset_buf;
  reg [33-1:0] _mul_5_rshift_source_size_buf;
  reg [32-1:0] _mul_5_rshift_source_stride_buf;
  reg [8-1:0] _mul_5_rshift_source_sel;
  reg [32-1:0] _mul_5_rshift_source_ram_raddr;
  reg _mul_5_rshift_source_ram_renable;
  wire [32-1:0] _mul_5_rshift_source_ram_rdata;
  reg _mul_5_rshift_source_fifo_deq;
  wire [32-1:0] _mul_5_rshift_source_fifo_rdata;
  reg [32-1:0] _mul_5_rshift_source_empty_data;
  reg [33-1:0] _mul_5_z_sink_count;
  reg [5-1:0] _mul_5_z_sink_mode;
  reg [16-1:0] _mul_5_z_sink_generator_id;
  reg [32-1:0] _mul_5_z_sink_offset;
  reg [33-1:0] _mul_5_z_sink_size;
  reg [32-1:0] _mul_5_z_sink_stride;
  reg [32-1:0] _mul_5_z_sink_offset_buf;
  reg [33-1:0] _mul_5_z_sink_size_buf;
  reg [32-1:0] _mul_5_z_sink_stride_buf;
  reg [8-1:0] _mul_5_z_sink_sel;
  reg [32-1:0] _mul_5_z_sink_waddr;
  reg _mul_5_z_sink_wenable;
  reg [32-1:0] _mul_5_z_sink_wdata;
  reg _mul_5_z_sink_fifo_enq;
  reg [32-1:0] _mul_5_z_sink_fifo_wdata;
  reg [32-1:0] _mul_5_z_sink_immediate;
  reg _mul_6_stream_ivalid;
  wire _mul_6_stream_oready;
  wire _mul_6_stream_internal_oready;
  assign _mul_6_stream_internal_oready = 1;
  reg [32-1:0] _mul_6_fsm;
  localparam _mul_6_fsm_init = 0;
  wire _mul_6_run_flag;
  assign _mul_6_run_flag = 0;
  reg _mul_6_source_start;
  wire _mul_6_source_stop;
  reg _mul_6_source_busy;
  wire _mul_6_sink_start;
  wire _mul_6_sink_stop;
  wire _mul_6_sink_busy;
  wire _mul_6_busy;
  reg _mul_6_busy_reg;
  wire _mul_6_is_root;
  reg _mul_6_x_idle;
  reg [33-1:0] _mul_6_x_source_count;
  reg [5-1:0] _mul_6_x_source_mode;
  reg [16-1:0] _mul_6_x_source_generator_id;
  reg [32-1:0] _mul_6_x_source_offset;
  reg [33-1:0] _mul_6_x_source_size;
  reg [32-1:0] _mul_6_x_source_stride;
  reg [32-1:0] _mul_6_x_source_offset_buf;
  reg [33-1:0] _mul_6_x_source_size_buf;
  reg [32-1:0] _mul_6_x_source_stride_buf;
  reg [8-1:0] _mul_6_x_source_sel;
  reg [32-1:0] _mul_6_x_source_ram_raddr;
  reg _mul_6_x_source_ram_renable;
  wire [16-1:0] _mul_6_x_source_ram_rdata;
  reg _mul_6_x_source_fifo_deq;
  wire [16-1:0] _mul_6_x_source_fifo_rdata;
  reg [16-1:0] _mul_6_x_source_empty_data;
  reg _mul_6_y_idle;
  reg [33-1:0] _mul_6_y_source_count;
  reg [5-1:0] _mul_6_y_source_mode;
  reg [16-1:0] _mul_6_y_source_generator_id;
  reg [32-1:0] _mul_6_y_source_offset;
  reg [33-1:0] _mul_6_y_source_size;
  reg [32-1:0] _mul_6_y_source_stride;
  reg [32-1:0] _mul_6_y_source_offset_buf;
  reg [33-1:0] _mul_6_y_source_size_buf;
  reg [32-1:0] _mul_6_y_source_stride_buf;
  reg [8-1:0] _mul_6_y_source_sel;
  reg [32-1:0] _mul_6_y_source_ram_raddr;
  reg _mul_6_y_source_ram_renable;
  wire [16-1:0] _mul_6_y_source_ram_rdata;
  reg _mul_6_y_source_fifo_deq;
  wire [16-1:0] _mul_6_y_source_fifo_rdata;
  reg [16-1:0] _mul_6_y_source_empty_data;
  reg _mul_6_rshift_idle;
  reg [33-1:0] _mul_6_rshift_source_count;
  reg [5-1:0] _mul_6_rshift_source_mode;
  reg [16-1:0] _mul_6_rshift_source_generator_id;
  reg [32-1:0] _mul_6_rshift_source_offset;
  reg [33-1:0] _mul_6_rshift_source_size;
  reg [32-1:0] _mul_6_rshift_source_stride;
  reg [32-1:0] _mul_6_rshift_source_offset_buf;
  reg [33-1:0] _mul_6_rshift_source_size_buf;
  reg [32-1:0] _mul_6_rshift_source_stride_buf;
  reg [8-1:0] _mul_6_rshift_source_sel;
  reg [32-1:0] _mul_6_rshift_source_ram_raddr;
  reg _mul_6_rshift_source_ram_renable;
  wire [32-1:0] _mul_6_rshift_source_ram_rdata;
  reg _mul_6_rshift_source_fifo_deq;
  wire [32-1:0] _mul_6_rshift_source_fifo_rdata;
  reg [32-1:0] _mul_6_rshift_source_empty_data;
  reg [33-1:0] _mul_6_z_sink_count;
  reg [5-1:0] _mul_6_z_sink_mode;
  reg [16-1:0] _mul_6_z_sink_generator_id;
  reg [32-1:0] _mul_6_z_sink_offset;
  reg [33-1:0] _mul_6_z_sink_size;
  reg [32-1:0] _mul_6_z_sink_stride;
  reg [32-1:0] _mul_6_z_sink_offset_buf;
  reg [33-1:0] _mul_6_z_sink_size_buf;
  reg [32-1:0] _mul_6_z_sink_stride_buf;
  reg [8-1:0] _mul_6_z_sink_sel;
  reg [32-1:0] _mul_6_z_sink_waddr;
  reg _mul_6_z_sink_wenable;
  reg [32-1:0] _mul_6_z_sink_wdata;
  reg _mul_6_z_sink_fifo_enq;
  reg [32-1:0] _mul_6_z_sink_fifo_wdata;
  reg [32-1:0] _mul_6_z_sink_immediate;
  reg _mul_7_stream_ivalid;
  wire _mul_7_stream_oready;
  wire _mul_7_stream_internal_oready;
  assign _mul_7_stream_internal_oready = 1;
  reg [32-1:0] _mul_7_fsm;
  localparam _mul_7_fsm_init = 0;
  wire _mul_7_run_flag;
  assign _mul_7_run_flag = 0;
  reg _mul_7_source_start;
  wire _mul_7_source_stop;
  reg _mul_7_source_busy;
  wire _mul_7_sink_start;
  wire _mul_7_sink_stop;
  wire _mul_7_sink_busy;
  wire _mul_7_busy;
  reg _mul_7_busy_reg;
  wire _mul_7_is_root;
  reg _mul_7_x_idle;
  reg [33-1:0] _mul_7_x_source_count;
  reg [5-1:0] _mul_7_x_source_mode;
  reg [16-1:0] _mul_7_x_source_generator_id;
  reg [32-1:0] _mul_7_x_source_offset;
  reg [33-1:0] _mul_7_x_source_size;
  reg [32-1:0] _mul_7_x_source_stride;
  reg [32-1:0] _mul_7_x_source_offset_buf;
  reg [33-1:0] _mul_7_x_source_size_buf;
  reg [32-1:0] _mul_7_x_source_stride_buf;
  reg [8-1:0] _mul_7_x_source_sel;
  reg [32-1:0] _mul_7_x_source_ram_raddr;
  reg _mul_7_x_source_ram_renable;
  wire [16-1:0] _mul_7_x_source_ram_rdata;
  reg _mul_7_x_source_fifo_deq;
  wire [16-1:0] _mul_7_x_source_fifo_rdata;
  reg [16-1:0] _mul_7_x_source_empty_data;
  reg _mul_7_y_idle;
  reg [33-1:0] _mul_7_y_source_count;
  reg [5-1:0] _mul_7_y_source_mode;
  reg [16-1:0] _mul_7_y_source_generator_id;
  reg [32-1:0] _mul_7_y_source_offset;
  reg [33-1:0] _mul_7_y_source_size;
  reg [32-1:0] _mul_7_y_source_stride;
  reg [32-1:0] _mul_7_y_source_offset_buf;
  reg [33-1:0] _mul_7_y_source_size_buf;
  reg [32-1:0] _mul_7_y_source_stride_buf;
  reg [8-1:0] _mul_7_y_source_sel;
  reg [32-1:0] _mul_7_y_source_ram_raddr;
  reg _mul_7_y_source_ram_renable;
  wire [16-1:0] _mul_7_y_source_ram_rdata;
  reg _mul_7_y_source_fifo_deq;
  wire [16-1:0] _mul_7_y_source_fifo_rdata;
  reg [16-1:0] _mul_7_y_source_empty_data;
  reg _mul_7_rshift_idle;
  reg [33-1:0] _mul_7_rshift_source_count;
  reg [5-1:0] _mul_7_rshift_source_mode;
  reg [16-1:0] _mul_7_rshift_source_generator_id;
  reg [32-1:0] _mul_7_rshift_source_offset;
  reg [33-1:0] _mul_7_rshift_source_size;
  reg [32-1:0] _mul_7_rshift_source_stride;
  reg [32-1:0] _mul_7_rshift_source_offset_buf;
  reg [33-1:0] _mul_7_rshift_source_size_buf;
  reg [32-1:0] _mul_7_rshift_source_stride_buf;
  reg [8-1:0] _mul_7_rshift_source_sel;
  reg [32-1:0] _mul_7_rshift_source_ram_raddr;
  reg _mul_7_rshift_source_ram_renable;
  wire [32-1:0] _mul_7_rshift_source_ram_rdata;
  reg _mul_7_rshift_source_fifo_deq;
  wire [32-1:0] _mul_7_rshift_source_fifo_rdata;
  reg [32-1:0] _mul_7_rshift_source_empty_data;
  reg [33-1:0] _mul_7_z_sink_count;
  reg [5-1:0] _mul_7_z_sink_mode;
  reg [16-1:0] _mul_7_z_sink_generator_id;
  reg [32-1:0] _mul_7_z_sink_offset;
  reg [33-1:0] _mul_7_z_sink_size;
  reg [32-1:0] _mul_7_z_sink_stride;
  reg [32-1:0] _mul_7_z_sink_offset_buf;
  reg [33-1:0] _mul_7_z_sink_size_buf;
  reg [32-1:0] _mul_7_z_sink_stride_buf;
  reg [8-1:0] _mul_7_z_sink_sel;
  reg [32-1:0] _mul_7_z_sink_waddr;
  reg _mul_7_z_sink_wenable;
  reg [32-1:0] _mul_7_z_sink_wdata;
  reg _mul_7_z_sink_fifo_enq;
  reg [32-1:0] _mul_7_z_sink_fifo_wdata;
  reg [32-1:0] _mul_7_z_sink_immediate;
  reg _mul_8_stream_ivalid;
  wire _mul_8_stream_oready;
  wire _mul_8_stream_internal_oready;
  assign _mul_8_stream_internal_oready = 1;
  reg [32-1:0] _mul_8_fsm;
  localparam _mul_8_fsm_init = 0;
  wire _mul_8_run_flag;
  assign _mul_8_run_flag = 0;
  reg _mul_8_source_start;
  wire _mul_8_source_stop;
  reg _mul_8_source_busy;
  wire _mul_8_sink_start;
  wire _mul_8_sink_stop;
  wire _mul_8_sink_busy;
  wire _mul_8_busy;
  reg _mul_8_busy_reg;
  wire _mul_8_is_root;
  reg _mul_8_x_idle;
  reg [33-1:0] _mul_8_x_source_count;
  reg [5-1:0] _mul_8_x_source_mode;
  reg [16-1:0] _mul_8_x_source_generator_id;
  reg [32-1:0] _mul_8_x_source_offset;
  reg [33-1:0] _mul_8_x_source_size;
  reg [32-1:0] _mul_8_x_source_stride;
  reg [32-1:0] _mul_8_x_source_offset_buf;
  reg [33-1:0] _mul_8_x_source_size_buf;
  reg [32-1:0] _mul_8_x_source_stride_buf;
  reg [8-1:0] _mul_8_x_source_sel;
  reg [32-1:0] _mul_8_x_source_ram_raddr;
  reg _mul_8_x_source_ram_renable;
  wire [16-1:0] _mul_8_x_source_ram_rdata;
  reg _mul_8_x_source_fifo_deq;
  wire [16-1:0] _mul_8_x_source_fifo_rdata;
  reg [16-1:0] _mul_8_x_source_empty_data;
  reg _mul_8_y_idle;
  reg [33-1:0] _mul_8_y_source_count;
  reg [5-1:0] _mul_8_y_source_mode;
  reg [16-1:0] _mul_8_y_source_generator_id;
  reg [32-1:0] _mul_8_y_source_offset;
  reg [33-1:0] _mul_8_y_source_size;
  reg [32-1:0] _mul_8_y_source_stride;
  reg [32-1:0] _mul_8_y_source_offset_buf;
  reg [33-1:0] _mul_8_y_source_size_buf;
  reg [32-1:0] _mul_8_y_source_stride_buf;
  reg [8-1:0] _mul_8_y_source_sel;
  reg [32-1:0] _mul_8_y_source_ram_raddr;
  reg _mul_8_y_source_ram_renable;
  wire [16-1:0] _mul_8_y_source_ram_rdata;
  reg _mul_8_y_source_fifo_deq;
  wire [16-1:0] _mul_8_y_source_fifo_rdata;
  reg [16-1:0] _mul_8_y_source_empty_data;
  reg _mul_8_rshift_idle;
  reg [33-1:0] _mul_8_rshift_source_count;
  reg [5-1:0] _mul_8_rshift_source_mode;
  reg [16-1:0] _mul_8_rshift_source_generator_id;
  reg [32-1:0] _mul_8_rshift_source_offset;
  reg [33-1:0] _mul_8_rshift_source_size;
  reg [32-1:0] _mul_8_rshift_source_stride;
  reg [32-1:0] _mul_8_rshift_source_offset_buf;
  reg [33-1:0] _mul_8_rshift_source_size_buf;
  reg [32-1:0] _mul_8_rshift_source_stride_buf;
  reg [8-1:0] _mul_8_rshift_source_sel;
  reg [32-1:0] _mul_8_rshift_source_ram_raddr;
  reg _mul_8_rshift_source_ram_renable;
  wire [32-1:0] _mul_8_rshift_source_ram_rdata;
  reg _mul_8_rshift_source_fifo_deq;
  wire [32-1:0] _mul_8_rshift_source_fifo_rdata;
  reg [32-1:0] _mul_8_rshift_source_empty_data;
  reg [33-1:0] _mul_8_z_sink_count;
  reg [5-1:0] _mul_8_z_sink_mode;
  reg [16-1:0] _mul_8_z_sink_generator_id;
  reg [32-1:0] _mul_8_z_sink_offset;
  reg [33-1:0] _mul_8_z_sink_size;
  reg [32-1:0] _mul_8_z_sink_stride;
  reg [32-1:0] _mul_8_z_sink_offset_buf;
  reg [33-1:0] _mul_8_z_sink_size_buf;
  reg [32-1:0] _mul_8_z_sink_stride_buf;
  reg [8-1:0] _mul_8_z_sink_sel;
  reg [32-1:0] _mul_8_z_sink_waddr;
  reg _mul_8_z_sink_wenable;
  reg [32-1:0] _mul_8_z_sink_wdata;
  reg _mul_8_z_sink_fifo_enq;
  reg [32-1:0] _mul_8_z_sink_fifo_wdata;
  reg [32-1:0] _mul_8_z_sink_immediate;
  reg _mul_9_stream_ivalid;
  wire _mul_9_stream_oready;
  wire _mul_9_stream_internal_oready;
  assign _mul_9_stream_internal_oready = 1;
  reg [32-1:0] _mul_9_fsm;
  localparam _mul_9_fsm_init = 0;
  wire _mul_9_run_flag;
  assign _mul_9_run_flag = 0;
  reg _mul_9_source_start;
  wire _mul_9_source_stop;
  reg _mul_9_source_busy;
  wire _mul_9_sink_start;
  wire _mul_9_sink_stop;
  wire _mul_9_sink_busy;
  wire _mul_9_busy;
  reg _mul_9_busy_reg;
  wire _mul_9_is_root;
  reg _mul_9_x_idle;
  reg [33-1:0] _mul_9_x_source_count;
  reg [5-1:0] _mul_9_x_source_mode;
  reg [16-1:0] _mul_9_x_source_generator_id;
  reg [32-1:0] _mul_9_x_source_offset;
  reg [33-1:0] _mul_9_x_source_size;
  reg [32-1:0] _mul_9_x_source_stride;
  reg [32-1:0] _mul_9_x_source_offset_buf;
  reg [33-1:0] _mul_9_x_source_size_buf;
  reg [32-1:0] _mul_9_x_source_stride_buf;
  reg [8-1:0] _mul_9_x_source_sel;
  reg [32-1:0] _mul_9_x_source_ram_raddr;
  reg _mul_9_x_source_ram_renable;
  wire [16-1:0] _mul_9_x_source_ram_rdata;
  reg _mul_9_x_source_fifo_deq;
  wire [16-1:0] _mul_9_x_source_fifo_rdata;
  reg [16-1:0] _mul_9_x_source_empty_data;
  reg _mul_9_y_idle;
  reg [33-1:0] _mul_9_y_source_count;
  reg [5-1:0] _mul_9_y_source_mode;
  reg [16-1:0] _mul_9_y_source_generator_id;
  reg [32-1:0] _mul_9_y_source_offset;
  reg [33-1:0] _mul_9_y_source_size;
  reg [32-1:0] _mul_9_y_source_stride;
  reg [32-1:0] _mul_9_y_source_offset_buf;
  reg [33-1:0] _mul_9_y_source_size_buf;
  reg [32-1:0] _mul_9_y_source_stride_buf;
  reg [8-1:0] _mul_9_y_source_sel;
  reg [32-1:0] _mul_9_y_source_ram_raddr;
  reg _mul_9_y_source_ram_renable;
  wire [16-1:0] _mul_9_y_source_ram_rdata;
  reg _mul_9_y_source_fifo_deq;
  wire [16-1:0] _mul_9_y_source_fifo_rdata;
  reg [16-1:0] _mul_9_y_source_empty_data;
  reg _mul_9_rshift_idle;
  reg [33-1:0] _mul_9_rshift_source_count;
  reg [5-1:0] _mul_9_rshift_source_mode;
  reg [16-1:0] _mul_9_rshift_source_generator_id;
  reg [32-1:0] _mul_9_rshift_source_offset;
  reg [33-1:0] _mul_9_rshift_source_size;
  reg [32-1:0] _mul_9_rshift_source_stride;
  reg [32-1:0] _mul_9_rshift_source_offset_buf;
  reg [33-1:0] _mul_9_rshift_source_size_buf;
  reg [32-1:0] _mul_9_rshift_source_stride_buf;
  reg [8-1:0] _mul_9_rshift_source_sel;
  reg [32-1:0] _mul_9_rshift_source_ram_raddr;
  reg _mul_9_rshift_source_ram_renable;
  wire [32-1:0] _mul_9_rshift_source_ram_rdata;
  reg _mul_9_rshift_source_fifo_deq;
  wire [32-1:0] _mul_9_rshift_source_fifo_rdata;
  reg [32-1:0] _mul_9_rshift_source_empty_data;
  reg [33-1:0] _mul_9_z_sink_count;
  reg [5-1:0] _mul_9_z_sink_mode;
  reg [16-1:0] _mul_9_z_sink_generator_id;
  reg [32-1:0] _mul_9_z_sink_offset;
  reg [33-1:0] _mul_9_z_sink_size;
  reg [32-1:0] _mul_9_z_sink_stride;
  reg [32-1:0] _mul_9_z_sink_offset_buf;
  reg [33-1:0] _mul_9_z_sink_size_buf;
  reg [32-1:0] _mul_9_z_sink_stride_buf;
  reg [8-1:0] _mul_9_z_sink_sel;
  reg [32-1:0] _mul_9_z_sink_waddr;
  reg _mul_9_z_sink_wenable;
  reg [32-1:0] _mul_9_z_sink_wdata;
  reg _mul_9_z_sink_fifo_enq;
  reg [32-1:0] _mul_9_z_sink_fifo_wdata;
  reg [32-1:0] _mul_9_z_sink_immediate;
  reg _mul_10_stream_ivalid;
  wire _mul_10_stream_oready;
  wire _mul_10_stream_internal_oready;
  assign _mul_10_stream_internal_oready = 1;
  reg [32-1:0] _mul_10_fsm;
  localparam _mul_10_fsm_init = 0;
  wire _mul_10_run_flag;
  assign _mul_10_run_flag = 0;
  reg _mul_10_source_start;
  wire _mul_10_source_stop;
  reg _mul_10_source_busy;
  wire _mul_10_sink_start;
  wire _mul_10_sink_stop;
  wire _mul_10_sink_busy;
  wire _mul_10_busy;
  reg _mul_10_busy_reg;
  wire _mul_10_is_root;
  reg _mul_10_x_idle;
  reg [33-1:0] _mul_10_x_source_count;
  reg [5-1:0] _mul_10_x_source_mode;
  reg [16-1:0] _mul_10_x_source_generator_id;
  reg [32-1:0] _mul_10_x_source_offset;
  reg [33-1:0] _mul_10_x_source_size;
  reg [32-1:0] _mul_10_x_source_stride;
  reg [32-1:0] _mul_10_x_source_offset_buf;
  reg [33-1:0] _mul_10_x_source_size_buf;
  reg [32-1:0] _mul_10_x_source_stride_buf;
  reg [8-1:0] _mul_10_x_source_sel;
  reg [32-1:0] _mul_10_x_source_ram_raddr;
  reg _mul_10_x_source_ram_renable;
  wire [16-1:0] _mul_10_x_source_ram_rdata;
  reg _mul_10_x_source_fifo_deq;
  wire [16-1:0] _mul_10_x_source_fifo_rdata;
  reg [16-1:0] _mul_10_x_source_empty_data;
  reg _mul_10_y_idle;
  reg [33-1:0] _mul_10_y_source_count;
  reg [5-1:0] _mul_10_y_source_mode;
  reg [16-1:0] _mul_10_y_source_generator_id;
  reg [32-1:0] _mul_10_y_source_offset;
  reg [33-1:0] _mul_10_y_source_size;
  reg [32-1:0] _mul_10_y_source_stride;
  reg [32-1:0] _mul_10_y_source_offset_buf;
  reg [33-1:0] _mul_10_y_source_size_buf;
  reg [32-1:0] _mul_10_y_source_stride_buf;
  reg [8-1:0] _mul_10_y_source_sel;
  reg [32-1:0] _mul_10_y_source_ram_raddr;
  reg _mul_10_y_source_ram_renable;
  wire [16-1:0] _mul_10_y_source_ram_rdata;
  reg _mul_10_y_source_fifo_deq;
  wire [16-1:0] _mul_10_y_source_fifo_rdata;
  reg [16-1:0] _mul_10_y_source_empty_data;
  reg _mul_10_rshift_idle;
  reg [33-1:0] _mul_10_rshift_source_count;
  reg [5-1:0] _mul_10_rshift_source_mode;
  reg [16-1:0] _mul_10_rshift_source_generator_id;
  reg [32-1:0] _mul_10_rshift_source_offset;
  reg [33-1:0] _mul_10_rshift_source_size;
  reg [32-1:0] _mul_10_rshift_source_stride;
  reg [32-1:0] _mul_10_rshift_source_offset_buf;
  reg [33-1:0] _mul_10_rshift_source_size_buf;
  reg [32-1:0] _mul_10_rshift_source_stride_buf;
  reg [8-1:0] _mul_10_rshift_source_sel;
  reg [32-1:0] _mul_10_rshift_source_ram_raddr;
  reg _mul_10_rshift_source_ram_renable;
  wire [32-1:0] _mul_10_rshift_source_ram_rdata;
  reg _mul_10_rshift_source_fifo_deq;
  wire [32-1:0] _mul_10_rshift_source_fifo_rdata;
  reg [32-1:0] _mul_10_rshift_source_empty_data;
  reg [33-1:0] _mul_10_z_sink_count;
  reg [5-1:0] _mul_10_z_sink_mode;
  reg [16-1:0] _mul_10_z_sink_generator_id;
  reg [32-1:0] _mul_10_z_sink_offset;
  reg [33-1:0] _mul_10_z_sink_size;
  reg [32-1:0] _mul_10_z_sink_stride;
  reg [32-1:0] _mul_10_z_sink_offset_buf;
  reg [33-1:0] _mul_10_z_sink_size_buf;
  reg [32-1:0] _mul_10_z_sink_stride_buf;
  reg [8-1:0] _mul_10_z_sink_sel;
  reg [32-1:0] _mul_10_z_sink_waddr;
  reg _mul_10_z_sink_wenable;
  reg [32-1:0] _mul_10_z_sink_wdata;
  reg _mul_10_z_sink_fifo_enq;
  reg [32-1:0] _mul_10_z_sink_fifo_wdata;
  reg [32-1:0] _mul_10_z_sink_immediate;
  reg _mul_11_stream_ivalid;
  wire _mul_11_stream_oready;
  wire _mul_11_stream_internal_oready;
  assign _mul_11_stream_internal_oready = 1;
  reg [32-1:0] _mul_11_fsm;
  localparam _mul_11_fsm_init = 0;
  wire _mul_11_run_flag;
  assign _mul_11_run_flag = 0;
  reg _mul_11_source_start;
  wire _mul_11_source_stop;
  reg _mul_11_source_busy;
  wire _mul_11_sink_start;
  wire _mul_11_sink_stop;
  wire _mul_11_sink_busy;
  wire _mul_11_busy;
  reg _mul_11_busy_reg;
  wire _mul_11_is_root;
  reg _mul_11_x_idle;
  reg [33-1:0] _mul_11_x_source_count;
  reg [5-1:0] _mul_11_x_source_mode;
  reg [16-1:0] _mul_11_x_source_generator_id;
  reg [32-1:0] _mul_11_x_source_offset;
  reg [33-1:0] _mul_11_x_source_size;
  reg [32-1:0] _mul_11_x_source_stride;
  reg [32-1:0] _mul_11_x_source_offset_buf;
  reg [33-1:0] _mul_11_x_source_size_buf;
  reg [32-1:0] _mul_11_x_source_stride_buf;
  reg [8-1:0] _mul_11_x_source_sel;
  reg [32-1:0] _mul_11_x_source_ram_raddr;
  reg _mul_11_x_source_ram_renable;
  wire [16-1:0] _mul_11_x_source_ram_rdata;
  reg _mul_11_x_source_fifo_deq;
  wire [16-1:0] _mul_11_x_source_fifo_rdata;
  reg [16-1:0] _mul_11_x_source_empty_data;
  reg _mul_11_y_idle;
  reg [33-1:0] _mul_11_y_source_count;
  reg [5-1:0] _mul_11_y_source_mode;
  reg [16-1:0] _mul_11_y_source_generator_id;
  reg [32-1:0] _mul_11_y_source_offset;
  reg [33-1:0] _mul_11_y_source_size;
  reg [32-1:0] _mul_11_y_source_stride;
  reg [32-1:0] _mul_11_y_source_offset_buf;
  reg [33-1:0] _mul_11_y_source_size_buf;
  reg [32-1:0] _mul_11_y_source_stride_buf;
  reg [8-1:0] _mul_11_y_source_sel;
  reg [32-1:0] _mul_11_y_source_ram_raddr;
  reg _mul_11_y_source_ram_renable;
  wire [16-1:0] _mul_11_y_source_ram_rdata;
  reg _mul_11_y_source_fifo_deq;
  wire [16-1:0] _mul_11_y_source_fifo_rdata;
  reg [16-1:0] _mul_11_y_source_empty_data;
  reg _mul_11_rshift_idle;
  reg [33-1:0] _mul_11_rshift_source_count;
  reg [5-1:0] _mul_11_rshift_source_mode;
  reg [16-1:0] _mul_11_rshift_source_generator_id;
  reg [32-1:0] _mul_11_rshift_source_offset;
  reg [33-1:0] _mul_11_rshift_source_size;
  reg [32-1:0] _mul_11_rshift_source_stride;
  reg [32-1:0] _mul_11_rshift_source_offset_buf;
  reg [33-1:0] _mul_11_rshift_source_size_buf;
  reg [32-1:0] _mul_11_rshift_source_stride_buf;
  reg [8-1:0] _mul_11_rshift_source_sel;
  reg [32-1:0] _mul_11_rshift_source_ram_raddr;
  reg _mul_11_rshift_source_ram_renable;
  wire [32-1:0] _mul_11_rshift_source_ram_rdata;
  reg _mul_11_rshift_source_fifo_deq;
  wire [32-1:0] _mul_11_rshift_source_fifo_rdata;
  reg [32-1:0] _mul_11_rshift_source_empty_data;
  reg [33-1:0] _mul_11_z_sink_count;
  reg [5-1:0] _mul_11_z_sink_mode;
  reg [16-1:0] _mul_11_z_sink_generator_id;
  reg [32-1:0] _mul_11_z_sink_offset;
  reg [33-1:0] _mul_11_z_sink_size;
  reg [32-1:0] _mul_11_z_sink_stride;
  reg [32-1:0] _mul_11_z_sink_offset_buf;
  reg [33-1:0] _mul_11_z_sink_size_buf;
  reg [32-1:0] _mul_11_z_sink_stride_buf;
  reg [8-1:0] _mul_11_z_sink_sel;
  reg [32-1:0] _mul_11_z_sink_waddr;
  reg _mul_11_z_sink_wenable;
  reg [32-1:0] _mul_11_z_sink_wdata;
  reg _mul_11_z_sink_fifo_enq;
  reg [32-1:0] _mul_11_z_sink_fifo_wdata;
  reg [32-1:0] _mul_11_z_sink_immediate;
  reg _mul_12_stream_ivalid;
  wire _mul_12_stream_oready;
  wire _mul_12_stream_internal_oready;
  assign _mul_12_stream_internal_oready = 1;
  reg [32-1:0] _mul_12_fsm;
  localparam _mul_12_fsm_init = 0;
  wire _mul_12_run_flag;
  assign _mul_12_run_flag = 0;
  reg _mul_12_source_start;
  wire _mul_12_source_stop;
  reg _mul_12_source_busy;
  wire _mul_12_sink_start;
  wire _mul_12_sink_stop;
  wire _mul_12_sink_busy;
  wire _mul_12_busy;
  reg _mul_12_busy_reg;
  wire _mul_12_is_root;
  reg _mul_12_x_idle;
  reg [33-1:0] _mul_12_x_source_count;
  reg [5-1:0] _mul_12_x_source_mode;
  reg [16-1:0] _mul_12_x_source_generator_id;
  reg [32-1:0] _mul_12_x_source_offset;
  reg [33-1:0] _mul_12_x_source_size;
  reg [32-1:0] _mul_12_x_source_stride;
  reg [32-1:0] _mul_12_x_source_offset_buf;
  reg [33-1:0] _mul_12_x_source_size_buf;
  reg [32-1:0] _mul_12_x_source_stride_buf;
  reg [8-1:0] _mul_12_x_source_sel;
  reg [32-1:0] _mul_12_x_source_ram_raddr;
  reg _mul_12_x_source_ram_renable;
  wire [16-1:0] _mul_12_x_source_ram_rdata;
  reg _mul_12_x_source_fifo_deq;
  wire [16-1:0] _mul_12_x_source_fifo_rdata;
  reg [16-1:0] _mul_12_x_source_empty_data;
  reg _mul_12_y_idle;
  reg [33-1:0] _mul_12_y_source_count;
  reg [5-1:0] _mul_12_y_source_mode;
  reg [16-1:0] _mul_12_y_source_generator_id;
  reg [32-1:0] _mul_12_y_source_offset;
  reg [33-1:0] _mul_12_y_source_size;
  reg [32-1:0] _mul_12_y_source_stride;
  reg [32-1:0] _mul_12_y_source_offset_buf;
  reg [33-1:0] _mul_12_y_source_size_buf;
  reg [32-1:0] _mul_12_y_source_stride_buf;
  reg [8-1:0] _mul_12_y_source_sel;
  reg [32-1:0] _mul_12_y_source_ram_raddr;
  reg _mul_12_y_source_ram_renable;
  wire [16-1:0] _mul_12_y_source_ram_rdata;
  reg _mul_12_y_source_fifo_deq;
  wire [16-1:0] _mul_12_y_source_fifo_rdata;
  reg [16-1:0] _mul_12_y_source_empty_data;
  reg _mul_12_rshift_idle;
  reg [33-1:0] _mul_12_rshift_source_count;
  reg [5-1:0] _mul_12_rshift_source_mode;
  reg [16-1:0] _mul_12_rshift_source_generator_id;
  reg [32-1:0] _mul_12_rshift_source_offset;
  reg [33-1:0] _mul_12_rshift_source_size;
  reg [32-1:0] _mul_12_rshift_source_stride;
  reg [32-1:0] _mul_12_rshift_source_offset_buf;
  reg [33-1:0] _mul_12_rshift_source_size_buf;
  reg [32-1:0] _mul_12_rshift_source_stride_buf;
  reg [8-1:0] _mul_12_rshift_source_sel;
  reg [32-1:0] _mul_12_rshift_source_ram_raddr;
  reg _mul_12_rshift_source_ram_renable;
  wire [32-1:0] _mul_12_rshift_source_ram_rdata;
  reg _mul_12_rshift_source_fifo_deq;
  wire [32-1:0] _mul_12_rshift_source_fifo_rdata;
  reg [32-1:0] _mul_12_rshift_source_empty_data;
  reg [33-1:0] _mul_12_z_sink_count;
  reg [5-1:0] _mul_12_z_sink_mode;
  reg [16-1:0] _mul_12_z_sink_generator_id;
  reg [32-1:0] _mul_12_z_sink_offset;
  reg [33-1:0] _mul_12_z_sink_size;
  reg [32-1:0] _mul_12_z_sink_stride;
  reg [32-1:0] _mul_12_z_sink_offset_buf;
  reg [33-1:0] _mul_12_z_sink_size_buf;
  reg [32-1:0] _mul_12_z_sink_stride_buf;
  reg [8-1:0] _mul_12_z_sink_sel;
  reg [32-1:0] _mul_12_z_sink_waddr;
  reg _mul_12_z_sink_wenable;
  reg [32-1:0] _mul_12_z_sink_wdata;
  reg _mul_12_z_sink_fifo_enq;
  reg [32-1:0] _mul_12_z_sink_fifo_wdata;
  reg [32-1:0] _mul_12_z_sink_immediate;
  reg _mul_13_stream_ivalid;
  wire _mul_13_stream_oready;
  wire _mul_13_stream_internal_oready;
  assign _mul_13_stream_internal_oready = 1;
  reg [32-1:0] _mul_13_fsm;
  localparam _mul_13_fsm_init = 0;
  wire _mul_13_run_flag;
  assign _mul_13_run_flag = 0;
  reg _mul_13_source_start;
  wire _mul_13_source_stop;
  reg _mul_13_source_busy;
  wire _mul_13_sink_start;
  wire _mul_13_sink_stop;
  wire _mul_13_sink_busy;
  wire _mul_13_busy;
  reg _mul_13_busy_reg;
  wire _mul_13_is_root;
  reg _mul_13_x_idle;
  reg [33-1:0] _mul_13_x_source_count;
  reg [5-1:0] _mul_13_x_source_mode;
  reg [16-1:0] _mul_13_x_source_generator_id;
  reg [32-1:0] _mul_13_x_source_offset;
  reg [33-1:0] _mul_13_x_source_size;
  reg [32-1:0] _mul_13_x_source_stride;
  reg [32-1:0] _mul_13_x_source_offset_buf;
  reg [33-1:0] _mul_13_x_source_size_buf;
  reg [32-1:0] _mul_13_x_source_stride_buf;
  reg [8-1:0] _mul_13_x_source_sel;
  reg [32-1:0] _mul_13_x_source_ram_raddr;
  reg _mul_13_x_source_ram_renable;
  wire [16-1:0] _mul_13_x_source_ram_rdata;
  reg _mul_13_x_source_fifo_deq;
  wire [16-1:0] _mul_13_x_source_fifo_rdata;
  reg [16-1:0] _mul_13_x_source_empty_data;
  reg _mul_13_y_idle;
  reg [33-1:0] _mul_13_y_source_count;
  reg [5-1:0] _mul_13_y_source_mode;
  reg [16-1:0] _mul_13_y_source_generator_id;
  reg [32-1:0] _mul_13_y_source_offset;
  reg [33-1:0] _mul_13_y_source_size;
  reg [32-1:0] _mul_13_y_source_stride;
  reg [32-1:0] _mul_13_y_source_offset_buf;
  reg [33-1:0] _mul_13_y_source_size_buf;
  reg [32-1:0] _mul_13_y_source_stride_buf;
  reg [8-1:0] _mul_13_y_source_sel;
  reg [32-1:0] _mul_13_y_source_ram_raddr;
  reg _mul_13_y_source_ram_renable;
  wire [16-1:0] _mul_13_y_source_ram_rdata;
  reg _mul_13_y_source_fifo_deq;
  wire [16-1:0] _mul_13_y_source_fifo_rdata;
  reg [16-1:0] _mul_13_y_source_empty_data;
  reg _mul_13_rshift_idle;
  reg [33-1:0] _mul_13_rshift_source_count;
  reg [5-1:0] _mul_13_rshift_source_mode;
  reg [16-1:0] _mul_13_rshift_source_generator_id;
  reg [32-1:0] _mul_13_rshift_source_offset;
  reg [33-1:0] _mul_13_rshift_source_size;
  reg [32-1:0] _mul_13_rshift_source_stride;
  reg [32-1:0] _mul_13_rshift_source_offset_buf;
  reg [33-1:0] _mul_13_rshift_source_size_buf;
  reg [32-1:0] _mul_13_rshift_source_stride_buf;
  reg [8-1:0] _mul_13_rshift_source_sel;
  reg [32-1:0] _mul_13_rshift_source_ram_raddr;
  reg _mul_13_rshift_source_ram_renable;
  wire [32-1:0] _mul_13_rshift_source_ram_rdata;
  reg _mul_13_rshift_source_fifo_deq;
  wire [32-1:0] _mul_13_rshift_source_fifo_rdata;
  reg [32-1:0] _mul_13_rshift_source_empty_data;
  reg [33-1:0] _mul_13_z_sink_count;
  reg [5-1:0] _mul_13_z_sink_mode;
  reg [16-1:0] _mul_13_z_sink_generator_id;
  reg [32-1:0] _mul_13_z_sink_offset;
  reg [33-1:0] _mul_13_z_sink_size;
  reg [32-1:0] _mul_13_z_sink_stride;
  reg [32-1:0] _mul_13_z_sink_offset_buf;
  reg [33-1:0] _mul_13_z_sink_size_buf;
  reg [32-1:0] _mul_13_z_sink_stride_buf;
  reg [8-1:0] _mul_13_z_sink_sel;
  reg [32-1:0] _mul_13_z_sink_waddr;
  reg _mul_13_z_sink_wenable;
  reg [32-1:0] _mul_13_z_sink_wdata;
  reg _mul_13_z_sink_fifo_enq;
  reg [32-1:0] _mul_13_z_sink_fifo_wdata;
  reg [32-1:0] _mul_13_z_sink_immediate;
  reg _mul_rshift_round_clip_14_stream_ivalid;
  wire _mul_rshift_round_clip_14_stream_oready;
  wire _mul_rshift_round_clip_14_stream_internal_oready;
  assign _mul_rshift_round_clip_14_stream_internal_oready = 1;
  reg [32-1:0] _mul_rshift_round_clip_14_fsm;
  localparam _mul_rshift_round_clip_14_fsm_init = 0;
  wire _mul_rshift_round_clip_14_run_flag;
  assign _mul_rshift_round_clip_14_run_flag = 0;
  reg _mul_rshift_round_clip_14_source_start;
  wire _mul_rshift_round_clip_14_source_stop;
  reg _mul_rshift_round_clip_14_source_busy;
  wire _mul_rshift_round_clip_14_sink_start;
  wire _mul_rshift_round_clip_14_sink_stop;
  wire _mul_rshift_round_clip_14_sink_busy;
  wire _mul_rshift_round_clip_14_busy;
  reg _mul_rshift_round_clip_14_busy_reg;
  wire _mul_rshift_round_clip_14_is_root;
  reg _mul_rshift_round_clip_14_x_idle;
  reg [33-1:0] _mul_rshift_round_clip_14_x_source_count;
  reg [5-1:0] _mul_rshift_round_clip_14_x_source_mode;
  reg [16-1:0] _mul_rshift_round_clip_14_x_source_generator_id;
  reg [32-1:0] _mul_rshift_round_clip_14_x_source_offset;
  reg [33-1:0] _mul_rshift_round_clip_14_x_source_size;
  reg [32-1:0] _mul_rshift_round_clip_14_x_source_stride;
  reg [32-1:0] _mul_rshift_round_clip_14_x_source_offset_buf;
  reg [33-1:0] _mul_rshift_round_clip_14_x_source_size_buf;
  reg [32-1:0] _mul_rshift_round_clip_14_x_source_stride_buf;
  reg [8-1:0] _mul_rshift_round_clip_14_x_source_sel;
  reg [32-1:0] _mul_rshift_round_clip_14_x_source_ram_raddr;
  reg _mul_rshift_round_clip_14_x_source_ram_renable;
  wire [64-1:0] _mul_rshift_round_clip_14_x_source_ram_rdata;
  reg _mul_rshift_round_clip_14_x_source_fifo_deq;
  wire [64-1:0] _mul_rshift_round_clip_14_x_source_fifo_rdata;
  reg [64-1:0] _mul_rshift_round_clip_14_x_source_empty_data;
  reg _mul_rshift_round_clip_14_y_idle;
  reg [33-1:0] _mul_rshift_round_clip_14_y_source_count;
  reg [5-1:0] _mul_rshift_round_clip_14_y_source_mode;
  reg [16-1:0] _mul_rshift_round_clip_14_y_source_generator_id;
  reg [32-1:0] _mul_rshift_round_clip_14_y_source_offset;
  reg [33-1:0] _mul_rshift_round_clip_14_y_source_size;
  reg [32-1:0] _mul_rshift_round_clip_14_y_source_stride;
  reg [32-1:0] _mul_rshift_round_clip_14_y_source_offset_buf;
  reg [33-1:0] _mul_rshift_round_clip_14_y_source_size_buf;
  reg [32-1:0] _mul_rshift_round_clip_14_y_source_stride_buf;
  reg [8-1:0] _mul_rshift_round_clip_14_y_source_sel;
  reg [32-1:0] _mul_rshift_round_clip_14_y_source_ram_raddr;
  reg _mul_rshift_round_clip_14_y_source_ram_renable;
  wire [16-1:0] _mul_rshift_round_clip_14_y_source_ram_rdata;
  reg _mul_rshift_round_clip_14_y_source_fifo_deq;
  wire [16-1:0] _mul_rshift_round_clip_14_y_source_fifo_rdata;
  reg [16-1:0] _mul_rshift_round_clip_14_y_source_empty_data;
  reg _mul_rshift_round_clip_14_rshift_idle;
  reg [33-1:0] _mul_rshift_round_clip_14_rshift_source_count;
  reg [5-1:0] _mul_rshift_round_clip_14_rshift_source_mode;
  reg [16-1:0] _mul_rshift_round_clip_14_rshift_source_generator_id;
  reg [32-1:0] _mul_rshift_round_clip_14_rshift_source_offset;
  reg [33-1:0] _mul_rshift_round_clip_14_rshift_source_size;
  reg [32-1:0] _mul_rshift_round_clip_14_rshift_source_stride;
  reg [32-1:0] _mul_rshift_round_clip_14_rshift_source_offset_buf;
  reg [33-1:0] _mul_rshift_round_clip_14_rshift_source_size_buf;
  reg [32-1:0] _mul_rshift_round_clip_14_rshift_source_stride_buf;
  reg [8-1:0] _mul_rshift_round_clip_14_rshift_source_sel;
  reg [32-1:0] _mul_rshift_round_clip_14_rshift_source_ram_raddr;
  reg _mul_rshift_round_clip_14_rshift_source_ram_renable;
  wire [32-1:0] _mul_rshift_round_clip_14_rshift_source_ram_rdata;
  reg _mul_rshift_round_clip_14_rshift_source_fifo_deq;
  wire [32-1:0] _mul_rshift_round_clip_14_rshift_source_fifo_rdata;
  reg [32-1:0] _mul_rshift_round_clip_14_rshift_source_empty_data;
  reg [33-1:0] _mul_rshift_round_clip_14_z_sink_count;
  reg [5-1:0] _mul_rshift_round_clip_14_z_sink_mode;
  reg [16-1:0] _mul_rshift_round_clip_14_z_sink_generator_id;
  reg [32-1:0] _mul_rshift_round_clip_14_z_sink_offset;
  reg [33-1:0] _mul_rshift_round_clip_14_z_sink_size;
  reg [32-1:0] _mul_rshift_round_clip_14_z_sink_stride;
  reg [32-1:0] _mul_rshift_round_clip_14_z_sink_offset_buf;
  reg [33-1:0] _mul_rshift_round_clip_14_z_sink_size_buf;
  reg [32-1:0] _mul_rshift_round_clip_14_z_sink_stride_buf;
  reg [8-1:0] _mul_rshift_round_clip_14_z_sink_sel;
  reg [32-1:0] _mul_rshift_round_clip_14_z_sink_waddr;
  reg _mul_rshift_round_clip_14_z_sink_wenable;
  reg [16-1:0] _mul_rshift_round_clip_14_z_sink_wdata;
  reg _mul_rshift_round_clip_14_z_sink_fifo_enq;
  reg [16-1:0] _mul_rshift_round_clip_14_z_sink_fifo_wdata;
  reg [16-1:0] _mul_rshift_round_clip_14_z_sink_immediate;
  reg _stream_conv2d_12_stream_ivalid;
  wire _stream_conv2d_12_stream_oready;
  wire _stream_conv2d_12_stream_internal_oready;
  assign _stream_conv2d_12_stream_oready = _stream_conv2d_12_stream_internal_oready;
  reg [32-1:0] _stream_conv2d_12_fsm;
  localparam _stream_conv2d_12_fsm_init = 0;
  wire _stream_conv2d_12_run_flag;
  reg _stream_conv2d_12_source_start;
  wire _stream_conv2d_12_source_stop;
  reg _stream_conv2d_12_source_busy;
  wire _stream_conv2d_12_sink_start;
  wire _stream_conv2d_12_sink_stop;
  wire _stream_conv2d_12_sink_busy;
  wire _stream_conv2d_12_busy;
  reg _stream_conv2d_12_busy_reg;
  wire _stream_conv2d_12_is_root;
  assign _stream_conv2d_12_is_root = 1;
  reg [6-1:0] _stream_conv2d_12_parameter_0_next_parameter_data;
  reg [2-1:0] _stream_conv2d_12_parameter_1_next_parameter_data;
  reg [2-1:0] _stream_conv2d_12_parameter_2_next_parameter_data;
  reg [9-1:0] _stream_conv2d_12_parameter_3_next_parameter_data;
  reg [1-1:0] _stream_conv2d_12_parameter_4_next_parameter_data;
  reg [1-1:0] _stream_conv2d_12_parameter_6_next_parameter_data;
  reg _stream_conv2d_12_source_7_idle;
  reg [33-1:0] _stream_conv2d_12_source_7_source_count;
  reg [5-1:0] _stream_conv2d_12_source_7_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_7_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_7_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_7_source_size;
  reg [32-1:0] _stream_conv2d_12_source_7_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_7_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_7_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_7_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_7_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_7_source_ram_raddr;
  reg _stream_conv2d_12_source_7_source_ram_renable;
  wire [32-1:0] _stream_conv2d_12_source_7_source_ram_rdata;
  reg _stream_conv2d_12_source_7_source_fifo_deq;
  wire [32-1:0] _stream_conv2d_12_source_7_source_fifo_rdata;
  reg [32-1:0] _stream_conv2d_12_source_7_source_empty_data;
  reg [1-1:0] _stream_conv2d_12_parameter_8_next_parameter_data;
  reg _stream_conv2d_12_source_9_idle;
  reg [33-1:0] _stream_conv2d_12_source_9_source_count;
  reg [5-1:0] _stream_conv2d_12_source_9_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_9_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_9_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_9_source_size;
  reg [32-1:0] _stream_conv2d_12_source_9_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_9_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_9_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_9_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_9_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_9_source_ram_raddr;
  reg _stream_conv2d_12_source_9_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_9_source_ram_rdata;
  reg _stream_conv2d_12_source_9_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_9_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_9_source_empty_data;
  reg [1-1:0] _stream_conv2d_12_parameter_10_next_parameter_data;
  reg _stream_conv2d_12_source_11_idle;
  reg [33-1:0] _stream_conv2d_12_source_11_source_count;
  reg [5-1:0] _stream_conv2d_12_source_11_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_11_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_11_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_11_source_size;
  reg [32-1:0] _stream_conv2d_12_source_11_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_11_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_11_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_11_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_11_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_11_source_ram_raddr;
  reg _stream_conv2d_12_source_11_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_11_source_ram_rdata;
  reg _stream_conv2d_12_source_11_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_11_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_11_source_empty_data;
  reg [1-1:0] _stream_conv2d_12_parameter_12_next_parameter_data;
  reg _stream_conv2d_12_source_13_idle;
  reg [33-1:0] _stream_conv2d_12_source_13_source_count;
  reg [5-1:0] _stream_conv2d_12_source_13_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_13_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_13_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_13_source_size;
  reg [32-1:0] _stream_conv2d_12_source_13_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_13_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_13_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_13_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_13_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_13_source_ram_raddr;
  reg _stream_conv2d_12_source_13_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_13_source_ram_rdata;
  reg _stream_conv2d_12_source_13_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_13_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_13_source_empty_data;
  reg [1-1:0] _stream_conv2d_12_parameter_14_next_parameter_data;
  reg _stream_conv2d_12_source_15_idle;
  reg [33-1:0] _stream_conv2d_12_source_15_source_count;
  reg [5-1:0] _stream_conv2d_12_source_15_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_15_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_15_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_15_source_size;
  reg [32-1:0] _stream_conv2d_12_source_15_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_15_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_15_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_15_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_15_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_15_source_ram_raddr;
  reg _stream_conv2d_12_source_15_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_15_source_ram_rdata;
  reg _stream_conv2d_12_source_15_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_15_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_15_source_empty_data;
  reg [1-1:0] _stream_conv2d_12_parameter_16_next_parameter_data;
  reg [1-1:0] _stream_conv2d_12_parameter_17_next_parameter_data;
  reg [1-1:0] _stream_conv2d_12_parameter_18_next_parameter_data;
  reg [1-1:0] _stream_conv2d_12_parameter_19_next_parameter_data;
  reg _stream_conv2d_12_source_20_idle;
  reg [33-1:0] _stream_conv2d_12_source_20_source_count;
  reg [5-1:0] _stream_conv2d_12_source_20_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_20_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_20_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_20_source_size;
  reg [32-1:0] _stream_conv2d_12_source_20_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_20_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_20_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_20_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_20_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_20_source_ram_raddr;
  reg _stream_conv2d_12_source_20_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_20_source_ram_rdata;
  reg _stream_conv2d_12_source_20_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_20_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_20_source_empty_data;
  reg _stream_conv2d_12_source_21_idle;
  reg [33-1:0] _stream_conv2d_12_source_21_source_count;
  reg [5-1:0] _stream_conv2d_12_source_21_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_21_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_21_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_21_source_size;
  reg [32-1:0] _stream_conv2d_12_source_21_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_21_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_21_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_21_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_21_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_21_source_ram_raddr;
  reg _stream_conv2d_12_source_21_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_21_source_ram_rdata;
  reg _stream_conv2d_12_source_21_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_21_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_21_source_empty_data;
  reg _stream_conv2d_12_source_22_idle;
  reg [33-1:0] _stream_conv2d_12_source_22_source_count;
  reg [5-1:0] _stream_conv2d_12_source_22_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_22_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_22_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_22_source_size;
  reg [32-1:0] _stream_conv2d_12_source_22_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_22_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_22_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_22_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_22_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_22_source_ram_raddr;
  reg _stream_conv2d_12_source_22_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_22_source_ram_rdata;
  reg _stream_conv2d_12_source_22_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_22_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_22_source_empty_data;
  reg _stream_conv2d_12_source_23_idle;
  reg [33-1:0] _stream_conv2d_12_source_23_source_count;
  reg [5-1:0] _stream_conv2d_12_source_23_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_23_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_23_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_23_source_size;
  reg [32-1:0] _stream_conv2d_12_source_23_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_23_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_23_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_23_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_23_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_23_source_ram_raddr;
  reg _stream_conv2d_12_source_23_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_23_source_ram_rdata;
  reg _stream_conv2d_12_source_23_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_23_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_23_source_empty_data;
  reg _stream_conv2d_12_source_24_idle;
  reg [33-1:0] _stream_conv2d_12_source_24_source_count;
  reg [5-1:0] _stream_conv2d_12_source_24_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_24_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_24_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_24_source_size;
  reg [32-1:0] _stream_conv2d_12_source_24_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_24_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_24_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_24_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_24_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_24_source_ram_raddr;
  reg _stream_conv2d_12_source_24_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_24_source_ram_rdata;
  reg _stream_conv2d_12_source_24_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_24_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_24_source_empty_data;
  reg _stream_conv2d_12_source_25_idle;
  reg [33-1:0] _stream_conv2d_12_source_25_source_count;
  reg [5-1:0] _stream_conv2d_12_source_25_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_25_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_25_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_25_source_size;
  reg [32-1:0] _stream_conv2d_12_source_25_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_25_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_25_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_25_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_25_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_25_source_ram_raddr;
  reg _stream_conv2d_12_source_25_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_25_source_ram_rdata;
  reg _stream_conv2d_12_source_25_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_25_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_25_source_empty_data;
  reg _stream_conv2d_12_source_26_idle;
  reg [33-1:0] _stream_conv2d_12_source_26_source_count;
  reg [5-1:0] _stream_conv2d_12_source_26_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_26_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_26_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_26_source_size;
  reg [32-1:0] _stream_conv2d_12_source_26_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_26_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_26_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_26_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_26_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_26_source_ram_raddr;
  reg _stream_conv2d_12_source_26_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_26_source_ram_rdata;
  reg _stream_conv2d_12_source_26_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_26_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_26_source_empty_data;
  reg _stream_conv2d_12_source_27_idle;
  reg [33-1:0] _stream_conv2d_12_source_27_source_count;
  reg [5-1:0] _stream_conv2d_12_source_27_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_27_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_27_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_27_source_size;
  reg [32-1:0] _stream_conv2d_12_source_27_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_27_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_27_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_27_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_27_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_27_source_ram_raddr;
  reg _stream_conv2d_12_source_27_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_27_source_ram_rdata;
  reg _stream_conv2d_12_source_27_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_27_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_27_source_empty_data;
  reg _stream_conv2d_12_source_28_idle;
  reg [33-1:0] _stream_conv2d_12_source_28_source_count;
  reg [5-1:0] _stream_conv2d_12_source_28_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_28_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_28_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_28_source_size;
  reg [32-1:0] _stream_conv2d_12_source_28_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_28_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_28_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_28_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_28_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_28_source_ram_raddr;
  reg _stream_conv2d_12_source_28_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_28_source_ram_rdata;
  reg _stream_conv2d_12_source_28_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_28_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_28_source_empty_data;
  reg _stream_conv2d_12_source_29_idle;
  reg [33-1:0] _stream_conv2d_12_source_29_source_count;
  reg [5-1:0] _stream_conv2d_12_source_29_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_29_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_29_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_29_source_size;
  reg [32-1:0] _stream_conv2d_12_source_29_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_29_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_29_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_29_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_29_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_29_source_ram_raddr;
  reg _stream_conv2d_12_source_29_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_29_source_ram_rdata;
  reg _stream_conv2d_12_source_29_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_29_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_29_source_empty_data;
  reg _stream_conv2d_12_source_30_idle;
  reg [33-1:0] _stream_conv2d_12_source_30_source_count;
  reg [5-1:0] _stream_conv2d_12_source_30_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_30_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_30_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_30_source_size;
  reg [32-1:0] _stream_conv2d_12_source_30_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_30_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_30_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_30_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_30_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_30_source_ram_raddr;
  reg _stream_conv2d_12_source_30_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_30_source_ram_rdata;
  reg _stream_conv2d_12_source_30_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_30_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_30_source_empty_data;
  reg _stream_conv2d_12_source_31_idle;
  reg [33-1:0] _stream_conv2d_12_source_31_source_count;
  reg [5-1:0] _stream_conv2d_12_source_31_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_31_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_31_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_31_source_size;
  reg [32-1:0] _stream_conv2d_12_source_31_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_31_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_31_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_31_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_31_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_31_source_ram_raddr;
  reg _stream_conv2d_12_source_31_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_31_source_ram_rdata;
  reg _stream_conv2d_12_source_31_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_31_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_31_source_empty_data;
  reg _stream_conv2d_12_source_32_idle;
  reg [33-1:0] _stream_conv2d_12_source_32_source_count;
  reg [5-1:0] _stream_conv2d_12_source_32_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_32_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_32_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_32_source_size;
  reg [32-1:0] _stream_conv2d_12_source_32_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_32_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_32_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_32_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_32_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_32_source_ram_raddr;
  reg _stream_conv2d_12_source_32_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_32_source_ram_rdata;
  reg _stream_conv2d_12_source_32_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_32_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_32_source_empty_data;
  reg _stream_conv2d_12_source_33_idle;
  reg [33-1:0] _stream_conv2d_12_source_33_source_count;
  reg [5-1:0] _stream_conv2d_12_source_33_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_33_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_33_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_33_source_size;
  reg [32-1:0] _stream_conv2d_12_source_33_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_33_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_33_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_33_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_33_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_33_source_ram_raddr;
  reg _stream_conv2d_12_source_33_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_33_source_ram_rdata;
  reg _stream_conv2d_12_source_33_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_33_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_33_source_empty_data;
  reg _stream_conv2d_12_source_34_idle;
  reg [33-1:0] _stream_conv2d_12_source_34_source_count;
  reg [5-1:0] _stream_conv2d_12_source_34_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_34_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_34_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_34_source_size;
  reg [32-1:0] _stream_conv2d_12_source_34_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_34_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_34_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_34_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_34_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_34_source_ram_raddr;
  reg _stream_conv2d_12_source_34_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_34_source_ram_rdata;
  reg _stream_conv2d_12_source_34_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_34_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_34_source_empty_data;
  reg _stream_conv2d_12_source_35_idle;
  reg [33-1:0] _stream_conv2d_12_source_35_source_count;
  reg [5-1:0] _stream_conv2d_12_source_35_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_35_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_35_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_35_source_size;
  reg [32-1:0] _stream_conv2d_12_source_35_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_35_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_35_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_35_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_35_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_35_source_ram_raddr;
  reg _stream_conv2d_12_source_35_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_35_source_ram_rdata;
  reg _stream_conv2d_12_source_35_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_35_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_35_source_empty_data;
  reg _stream_conv2d_12_source_36_idle;
  reg [33-1:0] _stream_conv2d_12_source_36_source_count;
  reg [5-1:0] _stream_conv2d_12_source_36_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_36_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_36_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_36_source_size;
  reg [32-1:0] _stream_conv2d_12_source_36_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_36_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_36_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_36_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_36_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_36_source_ram_raddr;
  reg _stream_conv2d_12_source_36_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_36_source_ram_rdata;
  reg _stream_conv2d_12_source_36_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_36_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_36_source_empty_data;
  reg _stream_conv2d_12_source_37_idle;
  reg [33-1:0] _stream_conv2d_12_source_37_source_count;
  reg [5-1:0] _stream_conv2d_12_source_37_source_mode;
  reg [16-1:0] _stream_conv2d_12_source_37_source_generator_id;
  reg [32-1:0] _stream_conv2d_12_source_37_source_offset;
  reg [33-1:0] _stream_conv2d_12_source_37_source_size;
  reg [32-1:0] _stream_conv2d_12_source_37_source_stride;
  reg [32-1:0] _stream_conv2d_12_source_37_source_offset_buf;
  reg [33-1:0] _stream_conv2d_12_source_37_source_size_buf;
  reg [32-1:0] _stream_conv2d_12_source_37_source_stride_buf;
  reg [8-1:0] _stream_conv2d_12_source_37_source_sel;
  reg [32-1:0] _stream_conv2d_12_source_37_source_ram_raddr;
  reg _stream_conv2d_12_source_37_source_ram_renable;
  wire [16-1:0] _stream_conv2d_12_source_37_source_ram_rdata;
  reg _stream_conv2d_12_source_37_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_12_source_37_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_12_source_37_source_empty_data;
  wire signed [16-1:0] mul_5_x_data;
  wire signed [16-1:0] mul_5_y_data;
  wire [5-1:0] mul_5_rshift_data;
  reg __mul_5_stream_ivalid_1;
  reg __mul_5_stream_ivalid_2;
  reg __mul_5_stream_ivalid_3;
  reg __mul_5_stream_ivalid_4;
  reg __mul_5_stream_ivalid_5;
  wire signed [32-1:0] _times_mul_odata_86;
  reg signed [32-1:0] _times_mul_odata_reg_86;
  wire signed [32-1:0] _times_data_86;
  assign _times_data_86 = _times_mul_odata_reg_86;
  wire _times_mul_update_86;
  assign _times_mul_update_86 = _mul_5_stream_oready;

  multiplier_0
  _times_mul_86
  (
    .CLK(CLK),
    .update(_times_mul_update_86),
    .a(mul_5_x_data),
    .b(mul_5_y_data),
    .c(_times_mul_odata_86)
  );

  wire [5-1:0] _minus_data_89;
  assign _minus_data_89 = mul_5_rshift_data - 2'sd1;
  wire signed [34-1:0] _sll_data_92;
  assign _sll_data_92 = 2'sd1 << _minus_data_89;
  wire [1-1:0] _eq_data_104;
  assign _eq_data_104 = mul_5_rshift_data == 1'sd0;
  reg signed [34-1:0] __delay_data_703_sll_92;
  reg [5-1:0] __delay_data_707__variable_85;
  reg [1-1:0] __delay_data_711_eq_104;
  reg signed [34-1:0] __delay_data_704__delay_703_sll_92;
  reg [5-1:0] __delay_data_708__delay_707__variable_85;
  reg [1-1:0] __delay_data_712__delay_711_eq_104;
  reg signed [34-1:0] __delay_data_705__delay_704__delay_703_sll_92;
  reg [5-1:0] __delay_data_709__delay_708__delay_707__variable_85;
  reg [1-1:0] __delay_data_713__delay_712__delay_711_eq_104;
  reg signed [34-1:0] __delay_data_706__delay_705__delay_704__delay_703_sll_92;
  reg [5-1:0] __delay_data_710__delay_709__delay_708__delay_707__variable_85;
  reg [1-1:0] __delay_data_714__delay_713__delay_712__delay_711_eq_104;
  wire [1-1:0] _pointer_data_87;
  assign _pointer_data_87 = _times_data_86[6'sd31];
  wire signed [2-1:0] _cond_data_99;
  assign _cond_data_99 = (_pointer_data_87)? -2'sd1 : 1'sd0;
  wire signed [33-1:0] _plus_data_100;
  assign _plus_data_100 = _times_data_86 + (__delay_data_706__delay_705__delay_704__delay_703_sll_92 << 8);
  wire signed [33-1:0] _plus_data_101;
  assign _plus_data_101 = _plus_data_100 + (_cond_data_99 << 8);
  wire signed [32-1:0] _sra_data_102;
  assign _sra_data_102 = _plus_data_101 >>> __delay_data_710__delay_709__delay_708__delay_707__variable_85;
  reg signed [32-1:0] _cond_data_105;
  wire signed [32-1:0] mul_5_z_data;
  assign mul_5_z_data = _cond_data_105;
  wire signed [16-1:0] mul_6_x_data;
  wire signed [16-1:0] mul_6_y_data;
  wire [5-1:0] mul_6_rshift_data;
  reg __mul_6_stream_ivalid_1;
  reg __mul_6_stream_ivalid_2;
  reg __mul_6_stream_ivalid_3;
  reg __mul_6_stream_ivalid_4;
  reg __mul_6_stream_ivalid_5;
  wire signed [32-1:0] _times_mul_odata_109;
  reg signed [32-1:0] _times_mul_odata_reg_109;
  wire signed [32-1:0] _times_data_109;
  assign _times_data_109 = _times_mul_odata_reg_109;
  wire _times_mul_update_109;
  assign _times_mul_update_109 = _mul_6_stream_oready;

  multiplier_1
  _times_mul_109
  (
    .CLK(CLK),
    .update(_times_mul_update_109),
    .a(mul_6_x_data),
    .b(mul_6_y_data),
    .c(_times_mul_odata_109)
  );

  wire [5-1:0] _minus_data_112;
  assign _minus_data_112 = mul_6_rshift_data - 2'sd1;
  wire signed [34-1:0] _sll_data_115;
  assign _sll_data_115 = 2'sd1 << _minus_data_112;
  wire [1-1:0] _eq_data_127;
  assign _eq_data_127 = mul_6_rshift_data == 1'sd0;
  reg signed [34-1:0] __delay_data_718_sll_115;
  reg [5-1:0] __delay_data_722__variable_108;
  reg [1-1:0] __delay_data_726_eq_127;
  reg signed [34-1:0] __delay_data_719__delay_718_sll_115;
  reg [5-1:0] __delay_data_723__delay_722__variable_108;
  reg [1-1:0] __delay_data_727__delay_726_eq_127;
  reg signed [34-1:0] __delay_data_720__delay_719__delay_718_sll_115;
  reg [5-1:0] __delay_data_724__delay_723__delay_722__variable_108;
  reg [1-1:0] __delay_data_728__delay_727__delay_726_eq_127;
  reg signed [34-1:0] __delay_data_721__delay_720__delay_719__delay_718_sll_115;
  reg [5-1:0] __delay_data_725__delay_724__delay_723____variable_108;
  reg [1-1:0] __delay_data_729__delay_728__delay_727__delay_726_eq_127;
  wire [1-1:0] _pointer_data_110;
  assign _pointer_data_110 = _times_data_109[6'sd31];
  wire signed [2-1:0] _cond_data_122;
  assign _cond_data_122 = (_pointer_data_110)? -2'sd1 : 1'sd0;
  wire signed [33-1:0] _plus_data_123;
  assign _plus_data_123 = _times_data_109 + (__delay_data_721__delay_720__delay_719__delay_718_sll_115 << 8);
  wire signed [33-1:0] _plus_data_124;
  assign _plus_data_124 = _plus_data_123 + (_cond_data_122 << 8);
  wire signed [32-1:0] _sra_data_125;
  assign _sra_data_125 = _plus_data_124 >>> __delay_data_725__delay_724__delay_723____variable_108;
  reg signed [32-1:0] _cond_data_128;
  wire signed [32-1:0] mul_6_z_data;
  assign mul_6_z_data = _cond_data_128;
  wire signed [16-1:0] mul_7_x_data;
  wire signed [16-1:0] mul_7_y_data;
  wire [5-1:0] mul_7_rshift_data;
  reg __mul_7_stream_ivalid_1;
  reg __mul_7_stream_ivalid_2;
  reg __mul_7_stream_ivalid_3;
  reg __mul_7_stream_ivalid_4;
  reg __mul_7_stream_ivalid_5;
  wire signed [32-1:0] _times_mul_odata_132;
  reg signed [32-1:0] _times_mul_odata_reg_132;
  wire signed [32-1:0] _times_data_132;
  assign _times_data_132 = _times_mul_odata_reg_132;
  wire _times_mul_update_132;
  assign _times_mul_update_132 = _mul_7_stream_oready;

  multiplier_2
  _times_mul_132
  (
    .CLK(CLK),
    .update(_times_mul_update_132),
    .a(mul_7_x_data),
    .b(mul_7_y_data),
    .c(_times_mul_odata_132)
  );

  wire [5-1:0] _minus_data_135;
  assign _minus_data_135 = mul_7_rshift_data - 2'sd1;
  wire signed [34-1:0] _sll_data_138;
  assign _sll_data_138 = 2'sd1 << _minus_data_135;
  wire [1-1:0] _eq_data_150;
  assign _eq_data_150 = mul_7_rshift_data == 1'sd0;
  reg signed [34-1:0] __delay_data_733_sll_138;
  reg [5-1:0] __delay_data_737__variable_131;
  reg [1-1:0] __delay_data_741_eq_150;
  reg signed [34-1:0] __delay_data_734__delay_733_sll_138;
  reg [5-1:0] __delay_data_738__delay_737__variable_131;
  reg [1-1:0] __delay_data_742__delay_741_eq_150;
  reg signed [34-1:0] __delay_data_735__delay_734__delay_733_sll_138;
  reg [5-1:0] __delay_data_739__delay_738__delay_737__variable_131;
  reg [1-1:0] __delay_data_743__delay_742__delay_741_eq_150;
  reg signed [34-1:0] __delay_data_736__delay_735__delay_734__delay_733_sll_138;
  reg [5-1:0] __delay_data_740__delay_739__delay_738____variable_131;
  reg [1-1:0] __delay_data_744__delay_743__delay_742__delay_741_eq_150;
  wire [1-1:0] _pointer_data_133;
  assign _pointer_data_133 = _times_data_132[6'sd31];
  wire signed [2-1:0] _cond_data_145;
  assign _cond_data_145 = (_pointer_data_133)? -2'sd1 : 1'sd0;
  wire signed [33-1:0] _plus_data_146;
  assign _plus_data_146 = _times_data_132 + (__delay_data_736__delay_735__delay_734__delay_733_sll_138 << 8);
  wire signed [33-1:0] _plus_data_147;
  assign _plus_data_147 = _plus_data_146 + (_cond_data_145 << 8);
  wire signed [32-1:0] _sra_data_148;
  assign _sra_data_148 = _plus_data_147 >>> __delay_data_740__delay_739__delay_738____variable_131;
  reg signed [32-1:0] _cond_data_151;
  wire signed [32-1:0] mul_7_z_data;
  assign mul_7_z_data = _cond_data_151;
  wire signed [16-1:0] mul_8_x_data;
  wire signed [16-1:0] mul_8_y_data;
  wire [5-1:0] mul_8_rshift_data;
  reg __mul_8_stream_ivalid_1;
  reg __mul_8_stream_ivalid_2;
  reg __mul_8_stream_ivalid_3;
  reg __mul_8_stream_ivalid_4;
  reg __mul_8_stream_ivalid_5;
  wire signed [32-1:0] _times_mul_odata_155;
  reg signed [32-1:0] _times_mul_odata_reg_155;
  wire signed [32-1:0] _times_data_155;
  assign _times_data_155 = _times_mul_odata_reg_155;
  wire _times_mul_update_155;
  assign _times_mul_update_155 = _mul_8_stream_oready;

  multiplier_3
  _times_mul_155
  (
    .CLK(CLK),
    .update(_times_mul_update_155),
    .a(mul_8_x_data),
    .b(mul_8_y_data),
    .c(_times_mul_odata_155)
  );

  wire [5-1:0] _minus_data_158;
  assign _minus_data_158 = mul_8_rshift_data - 2'sd1;
  wire signed [34-1:0] _sll_data_161;
  assign _sll_data_161 = 2'sd1 << _minus_data_158;
  wire [1-1:0] _eq_data_173;
  assign _eq_data_173 = mul_8_rshift_data == 1'sd0;
  reg signed [34-1:0] __delay_data_748_sll_161;
  reg [5-1:0] __delay_data_752__variable_154;
  reg [1-1:0] __delay_data_756_eq_173;
  reg signed [34-1:0] __delay_data_749__delay_748_sll_161;
  reg [5-1:0] __delay_data_753__delay_752__variable_154;
  reg [1-1:0] __delay_data_757__delay_756_eq_173;
  reg signed [34-1:0] __delay_data_750__delay_749__delay_748_sll_161;
  reg [5-1:0] __delay_data_754__delay_753__delay_752__variable_154;
  reg [1-1:0] __delay_data_758__delay_757__delay_756_eq_173;
  reg signed [34-1:0] __delay_data_751__delay_750__delay_749__delay_748_sll_161;
  reg [5-1:0] __delay_data_755__delay_754__delay_753____variable_154;
  reg [1-1:0] __delay_data_759__delay_758__delay_757__delay_756_eq_173;
  wire [1-1:0] _pointer_data_156;
  assign _pointer_data_156 = _times_data_155[6'sd31];
  wire signed [2-1:0] _cond_data_168;
  assign _cond_data_168 = (_pointer_data_156)? -2'sd1 : 1'sd0;
  wire signed [33-1:0] _plus_data_169;
  assign _plus_data_169 = _times_data_155 + (__delay_data_751__delay_750__delay_749__delay_748_sll_161 << 8);
  wire signed [33-1:0] _plus_data_170;
  assign _plus_data_170 = _plus_data_169 + (_cond_data_168 << 8);
  wire signed [32-1:0] _sra_data_171;
  assign _sra_data_171 = _plus_data_170 >>> __delay_data_755__delay_754__delay_753____variable_154;
  reg signed [32-1:0] _cond_data_174;
  wire signed [32-1:0] mul_8_z_data;
  assign mul_8_z_data = _cond_data_174;
  wire signed [16-1:0] mul_9_x_data;
  wire signed [16-1:0] mul_9_y_data;
  wire [5-1:0] mul_9_rshift_data;
  reg __mul_9_stream_ivalid_1;
  reg __mul_9_stream_ivalid_2;
  reg __mul_9_stream_ivalid_3;
  reg __mul_9_stream_ivalid_4;
  reg __mul_9_stream_ivalid_5;
  wire signed [32-1:0] _times_mul_odata_178;
  reg signed [32-1:0] _times_mul_odata_reg_178;
  wire signed [32-1:0] _times_data_178;
  assign _times_data_178 = _times_mul_odata_reg_178;
  wire _times_mul_update_178;
  assign _times_mul_update_178 = _mul_9_stream_oready;

  multiplier_4
  _times_mul_178
  (
    .CLK(CLK),
    .update(_times_mul_update_178),
    .a(mul_9_x_data),
    .b(mul_9_y_data),
    .c(_times_mul_odata_178)
  );

  wire [5-1:0] _minus_data_181;
  assign _minus_data_181 = mul_9_rshift_data - 2'sd1;
  wire signed [34-1:0] _sll_data_184;
  assign _sll_data_184 = 2'sd1 << _minus_data_181;
  wire [1-1:0] _eq_data_196;
  assign _eq_data_196 = mul_9_rshift_data == 1'sd0;
  reg signed [34-1:0] __delay_data_763_sll_184;
  reg [5-1:0] __delay_data_767__variable_177;
  reg [1-1:0] __delay_data_771_eq_196;
  reg signed [34-1:0] __delay_data_764__delay_763_sll_184;
  reg [5-1:0] __delay_data_768__delay_767__variable_177;
  reg [1-1:0] __delay_data_772__delay_771_eq_196;
  reg signed [34-1:0] __delay_data_765__delay_764__delay_763_sll_184;
  reg [5-1:0] __delay_data_769__delay_768__delay_767__variable_177;
  reg [1-1:0] __delay_data_773__delay_772__delay_771_eq_196;
  reg signed [34-1:0] __delay_data_766__delay_765__delay_764__delay_763_sll_184;
  reg [5-1:0] __delay_data_770__delay_769__delay_768____variable_177;
  reg [1-1:0] __delay_data_774__delay_773__delay_772__delay_771_eq_196;
  wire [1-1:0] _pointer_data_179;
  assign _pointer_data_179 = _times_data_178[6'sd31];
  wire signed [2-1:0] _cond_data_191;
  assign _cond_data_191 = (_pointer_data_179)? -2'sd1 : 1'sd0;
  wire signed [33-1:0] _plus_data_192;
  assign _plus_data_192 = _times_data_178 + (__delay_data_766__delay_765__delay_764__delay_763_sll_184 << 8);
  wire signed [33-1:0] _plus_data_193;
  assign _plus_data_193 = _plus_data_192 + (_cond_data_191 << 8);
  wire signed [32-1:0] _sra_data_194;
  assign _sra_data_194 = _plus_data_193 >>> __delay_data_770__delay_769__delay_768____variable_177;
  reg signed [32-1:0] _cond_data_197;
  wire signed [32-1:0] mul_9_z_data;
  assign mul_9_z_data = _cond_data_197;
  wire signed [16-1:0] mul_10_x_data;
  wire signed [16-1:0] mul_10_y_data;
  wire [5-1:0] mul_10_rshift_data;
  reg __mul_10_stream_ivalid_1;
  reg __mul_10_stream_ivalid_2;
  reg __mul_10_stream_ivalid_3;
  reg __mul_10_stream_ivalid_4;
  reg __mul_10_stream_ivalid_5;
  wire signed [32-1:0] _times_mul_odata_201;
  reg signed [32-1:0] _times_mul_odata_reg_201;
  wire signed [32-1:0] _times_data_201;
  assign _times_data_201 = _times_mul_odata_reg_201;
  wire _times_mul_update_201;
  assign _times_mul_update_201 = _mul_10_stream_oready;

  multiplier_5
  _times_mul_201
  (
    .CLK(CLK),
    .update(_times_mul_update_201),
    .a(mul_10_x_data),
    .b(mul_10_y_data),
    .c(_times_mul_odata_201)
  );

  wire [5-1:0] _minus_data_204;
  assign _minus_data_204 = mul_10_rshift_data - 2'sd1;
  wire signed [34-1:0] _sll_data_207;
  assign _sll_data_207 = 2'sd1 << _minus_data_204;
  wire [1-1:0] _eq_data_219;
  assign _eq_data_219 = mul_10_rshift_data == 1'sd0;
  reg signed [34-1:0] __delay_data_778_sll_207;
  reg [5-1:0] __delay_data_782__variable_200;
  reg [1-1:0] __delay_data_786_eq_219;
  reg signed [34-1:0] __delay_data_779__delay_778_sll_207;
  reg [5-1:0] __delay_data_783__delay_782__variable_200;
  reg [1-1:0] __delay_data_787__delay_786_eq_219;
  reg signed [34-1:0] __delay_data_780__delay_779__delay_778_sll_207;
  reg [5-1:0] __delay_data_784__delay_783__delay_782__variable_200;
  reg [1-1:0] __delay_data_788__delay_787__delay_786_eq_219;
  reg signed [34-1:0] __delay_data_781__delay_780__delay_779__delay_778_sll_207;
  reg [5-1:0] __delay_data_785__delay_784__delay_783____variable_200;
  reg [1-1:0] __delay_data_789__delay_788__delay_787__delay_786_eq_219;
  wire [1-1:0] _pointer_data_202;
  assign _pointer_data_202 = _times_data_201[6'sd31];
  wire signed [2-1:0] _cond_data_214;
  assign _cond_data_214 = (_pointer_data_202)? -2'sd1 : 1'sd0;
  wire signed [33-1:0] _plus_data_215;
  assign _plus_data_215 = _times_data_201 + (__delay_data_781__delay_780__delay_779__delay_778_sll_207 << 8);
  wire signed [33-1:0] _plus_data_216;
  assign _plus_data_216 = _plus_data_215 + (_cond_data_214 << 8);
  wire signed [32-1:0] _sra_data_217;
  assign _sra_data_217 = _plus_data_216 >>> __delay_data_785__delay_784__delay_783____variable_200;
  reg signed [32-1:0] _cond_data_220;
  wire signed [32-1:0] mul_10_z_data;
  assign mul_10_z_data = _cond_data_220;
  wire signed [16-1:0] mul_11_x_data;
  wire signed [16-1:0] mul_11_y_data;
  wire [5-1:0] mul_11_rshift_data;
  reg __mul_11_stream_ivalid_1;
  reg __mul_11_stream_ivalid_2;
  reg __mul_11_stream_ivalid_3;
  reg __mul_11_stream_ivalid_4;
  reg __mul_11_stream_ivalid_5;
  wire signed [32-1:0] _times_mul_odata_224;
  reg signed [32-1:0] _times_mul_odata_reg_224;
  wire signed [32-1:0] _times_data_224;
  assign _times_data_224 = _times_mul_odata_reg_224;
  wire _times_mul_update_224;
  assign _times_mul_update_224 = _mul_11_stream_oready;

  multiplier_6
  _times_mul_224
  (
    .CLK(CLK),
    .update(_times_mul_update_224),
    .a(mul_11_x_data),
    .b(mul_11_y_data),
    .c(_times_mul_odata_224)
  );

  wire [5-1:0] _minus_data_227;
  assign _minus_data_227 = mul_11_rshift_data - 2'sd1;
  wire signed [34-1:0] _sll_data_230;
  assign _sll_data_230 = 2'sd1 << _minus_data_227;
  wire [1-1:0] _eq_data_242;
  assign _eq_data_242 = mul_11_rshift_data == 1'sd0;
  reg signed [34-1:0] __delay_data_793_sll_230;
  reg [5-1:0] __delay_data_797__variable_223;
  reg [1-1:0] __delay_data_801_eq_242;
  reg signed [34-1:0] __delay_data_794__delay_793_sll_230;
  reg [5-1:0] __delay_data_798__delay_797__variable_223;
  reg [1-1:0] __delay_data_802__delay_801_eq_242;
  reg signed [34-1:0] __delay_data_795__delay_794__delay_793_sll_230;
  reg [5-1:0] __delay_data_799__delay_798__delay_797__variable_223;
  reg [1-1:0] __delay_data_803__delay_802__delay_801_eq_242;
  reg signed [34-1:0] __delay_data_796__delay_795__delay_794__delay_793_sll_230;
  reg [5-1:0] __delay_data_800__delay_799__delay_798____variable_223;
  reg [1-1:0] __delay_data_804__delay_803__delay_802__delay_801_eq_242;
  wire [1-1:0] _pointer_data_225;
  assign _pointer_data_225 = _times_data_224[6'sd31];
  wire signed [2-1:0] _cond_data_237;
  assign _cond_data_237 = (_pointer_data_225)? -2'sd1 : 1'sd0;
  wire signed [33-1:0] _plus_data_238;
  assign _plus_data_238 = _times_data_224 + (__delay_data_796__delay_795__delay_794__delay_793_sll_230 << 8);
  wire signed [33-1:0] _plus_data_239;
  assign _plus_data_239 = _plus_data_238 + (_cond_data_237 << 8);
  wire signed [32-1:0] _sra_data_240;
  assign _sra_data_240 = _plus_data_239 >>> __delay_data_800__delay_799__delay_798____variable_223;
  reg signed [32-1:0] _cond_data_243;
  wire signed [32-1:0] mul_11_z_data;
  assign mul_11_z_data = _cond_data_243;
  wire signed [16-1:0] mul_12_x_data;
  wire signed [16-1:0] mul_12_y_data;
  wire [5-1:0] mul_12_rshift_data;
  reg __mul_12_stream_ivalid_1;
  reg __mul_12_stream_ivalid_2;
  reg __mul_12_stream_ivalid_3;
  reg __mul_12_stream_ivalid_4;
  reg __mul_12_stream_ivalid_5;
  wire signed [32-1:0] _times_mul_odata_247;
  reg signed [32-1:0] _times_mul_odata_reg_247;
  wire signed [32-1:0] _times_data_247;
  assign _times_data_247 = _times_mul_odata_reg_247;
  wire _times_mul_update_247;
  assign _times_mul_update_247 = _mul_12_stream_oready;

  multiplier_7
  _times_mul_247
  (
    .CLK(CLK),
    .update(_times_mul_update_247),
    .a(mul_12_x_data),
    .b(mul_12_y_data),
    .c(_times_mul_odata_247)
  );

  wire [5-1:0] _minus_data_250;
  assign _minus_data_250 = mul_12_rshift_data - 2'sd1;
  wire signed [34-1:0] _sll_data_253;
  assign _sll_data_253 = 2'sd1 << _minus_data_250;
  wire [1-1:0] _eq_data_265;
  assign _eq_data_265 = mul_12_rshift_data == 1'sd0;
  reg signed [34-1:0] __delay_data_808_sll_253;
  reg [5-1:0] __delay_data_812__variable_246;
  reg [1-1:0] __delay_data_816_eq_265;
  reg signed [34-1:0] __delay_data_809__delay_808_sll_253;
  reg [5-1:0] __delay_data_813__delay_812__variable_246;
  reg [1-1:0] __delay_data_817__delay_816_eq_265;
  reg signed [34-1:0] __delay_data_810__delay_809__delay_808_sll_253;
  reg [5-1:0] __delay_data_814__delay_813__delay_812__variable_246;
  reg [1-1:0] __delay_data_818__delay_817__delay_816_eq_265;
  reg signed [34-1:0] __delay_data_811__delay_810__delay_809__delay_808_sll_253;
  reg [5-1:0] __delay_data_815__delay_814__delay_813____variable_246;
  reg [1-1:0] __delay_data_819__delay_818__delay_817__delay_816_eq_265;
  wire [1-1:0] _pointer_data_248;
  assign _pointer_data_248 = _times_data_247[6'sd31];
  wire signed [2-1:0] _cond_data_260;
  assign _cond_data_260 = (_pointer_data_248)? -2'sd1 : 1'sd0;
  wire signed [33-1:0] _plus_data_261;
  assign _plus_data_261 = _times_data_247 + (__delay_data_811__delay_810__delay_809__delay_808_sll_253 << 8);
  wire signed [33-1:0] _plus_data_262;
  assign _plus_data_262 = _plus_data_261 + (_cond_data_260 << 8);
  wire signed [32-1:0] _sra_data_263;
  assign _sra_data_263 = _plus_data_262 >>> __delay_data_815__delay_814__delay_813____variable_246;
  reg signed [32-1:0] _cond_data_266;
  wire signed [32-1:0] mul_12_z_data;
  assign mul_12_z_data = _cond_data_266;
  wire signed [16-1:0] mul_13_x_data;
  wire signed [16-1:0] mul_13_y_data;
  wire [5-1:0] mul_13_rshift_data;
  reg __mul_13_stream_ivalid_1;
  reg __mul_13_stream_ivalid_2;
  reg __mul_13_stream_ivalid_3;
  reg __mul_13_stream_ivalid_4;
  reg __mul_13_stream_ivalid_5;
  wire signed [32-1:0] _times_mul_odata_270;
  reg signed [32-1:0] _times_mul_odata_reg_270;
  wire signed [32-1:0] _times_data_270;
  assign _times_data_270 = _times_mul_odata_reg_270;
  wire _times_mul_update_270;
  assign _times_mul_update_270 = _mul_13_stream_oready;

  multiplier_8
  _times_mul_270
  (
    .CLK(CLK),
    .update(_times_mul_update_270),
    .a(mul_13_x_data),
    .b(mul_13_y_data),
    .c(_times_mul_odata_270)
  );

  wire [5-1:0] _minus_data_273;
  assign _minus_data_273 = mul_13_rshift_data - 2'sd1;
  wire signed [34-1:0] _sll_data_276;
  assign _sll_data_276 = 2'sd1 << _minus_data_273;
  wire [1-1:0] _eq_data_288;
  assign _eq_data_288 = mul_13_rshift_data == 1'sd0;
  reg signed [34-1:0] __delay_data_823_sll_276;
  reg [5-1:0] __delay_data_827__variable_269;
  reg [1-1:0] __delay_data_831_eq_288;
  reg signed [34-1:0] __delay_data_824__delay_823_sll_276;
  reg [5-1:0] __delay_data_828__delay_827__variable_269;
  reg [1-1:0] __delay_data_832__delay_831_eq_288;
  reg signed [34-1:0] __delay_data_825__delay_824__delay_823_sll_276;
  reg [5-1:0] __delay_data_829__delay_828__delay_827__variable_269;
  reg [1-1:0] __delay_data_833__delay_832__delay_831_eq_288;
  reg signed [34-1:0] __delay_data_826__delay_825__delay_824__delay_823_sll_276;
  reg [5-1:0] __delay_data_830__delay_829__delay_828____variable_269;
  reg [1-1:0] __delay_data_834__delay_833__delay_832__delay_831_eq_288;
  wire [1-1:0] _pointer_data_271;
  assign _pointer_data_271 = _times_data_270[6'sd31];
  wire signed [2-1:0] _cond_data_283;
  assign _cond_data_283 = (_pointer_data_271)? -2'sd1 : 1'sd0;
  wire signed [33-1:0] _plus_data_284;
  assign _plus_data_284 = _times_data_270 + (__delay_data_826__delay_825__delay_824__delay_823_sll_276 << 8);
  wire signed [33-1:0] _plus_data_285;
  assign _plus_data_285 = _plus_data_284 + (_cond_data_283 << 8);
  wire signed [32-1:0] _sra_data_286;
  assign _sra_data_286 = _plus_data_285 >>> __delay_data_830__delay_829__delay_828____variable_269;
  reg signed [32-1:0] _cond_data_289;
  wire signed [32-1:0] mul_13_z_data;
  assign mul_13_z_data = _cond_data_289;
  wire signed [64-1:0] add_tree_3_var0_data;
  wire signed [64-1:0] add_tree_3_var1_data;
  wire signed [64-1:0] add_tree_3_var2_data;
  wire signed [64-1:0] add_tree_3_var3_data;
  wire signed [64-1:0] add_tree_3_var4_data;
  wire signed [64-1:0] add_tree_3_var5_data;
  wire signed [64-1:0] add_tree_3_var6_data;
  wire signed [64-1:0] add_tree_3_var7_data;
  wire signed [64-1:0] add_tree_3_var8_data;
  reg __add_tree_3_stream_ivalid_1;
  reg __add_tree_3_stream_ivalid_2;
  reg signed [64-1:0] __plusn_data_70;
  reg signed [64-1:0] __plusn_data_71;
  reg signed [64-1:0] __plusn_data_72;
  reg signed [64-1:0] __plusn_data_73;
  wire signed [64-1:0] add_tree_3_sum_data;
  assign add_tree_3_sum_data = __plusn_data_73;
  wire signed [64-1:0] acc_1_x_data;
  wire [7-1:0] acc_1_rshift_data;
  wire [32-1:0] acc_1_size_data;
  wire [1-1:0] acc_1__reduce_reset_data;
  reg __acc_1_stream_ivalid_1;
  reg __acc_1_stream_ivalid_2;
  reg __acc_1_stream_ivalid_3;
  reg __acc_1_stream_ivalid_4;
  reg __acc_1_stream_ivalid_5;
  reg [1-1:0] _greaterthan_data_39;
  reg [7-1:0] _minus_data_41;
  reg signed [64-1:0] _reduceadd_data_52;
  reg [33-1:0] _reduceadd_count_52;
  reg _reduceadd_prev_count_max_52;
  wire _reduceadd_reset_cond_52;
  assign _reduceadd_reset_cond_52 = acc_1__reduce_reset_data || _reduceadd_prev_count_max_52;
  wire [33-1:0] _reduceadd_current_count_52;
  assign _reduceadd_current_count_52 = (_reduceadd_reset_cond_52)? 0 : _reduceadd_count_52;
  wire signed [64-1:0] _reduceadd_current_data_52;
  assign _reduceadd_current_data_52 = (_reduceadd_reset_cond_52)? 1'sd0 : _reduceadd_data_52;
  reg [1-1:0] _pulse_data_54;
  reg [33-1:0] _pulse_count_54;
  reg _pulse_prev_count_max_54;
  wire _pulse_reset_cond_54;
  assign _pulse_reset_cond_54 = acc_1__reduce_reset_data || _pulse_prev_count_max_54;
  wire [33-1:0] _pulse_current_count_54;
  assign _pulse_current_count_54 = (_pulse_reset_cond_54)? 0 : _pulse_count_54;
  wire [1-1:0] _pulse_current_data_54;
  assign _pulse_current_data_54 = (_pulse_reset_cond_54)? 1'sd0 : _pulse_data_54;
  reg [7-1:0] __delay_data_843__variable_37;
  reg signed [130-1:0] _sll_data_43;
  reg [1-1:0] __delay_data_840_greaterthan_39;
  reg signed [64-1:0] __delay_data_841_reduceadd_52;
  reg [7-1:0] __delay_data_844__delay_843__variable_37;
  reg [1-1:0] __delay_data_847_pulse_54;
  reg signed [64-1:0] _cond_data_49;
  reg signed [64-1:0] __delay_data_842__delay_841_reduceadd_52;
  reg [7-1:0] __delay_data_845__delay_844__delay_843__variable_37;
  reg [1-1:0] __delay_data_848__delay_847_pulse_54;
  reg signed [64-1:0] _plus_data_56;
  reg [7-1:0] __delay_data_846__delay_845__delay_844__delay_843__variable_37;
  reg [1-1:0] __delay_data_849__delay_848__delay_847_pulse_54;
  reg signed [64-1:0] _sra_data_57;
  reg [1-1:0] __delay_data_850__delay_849__delay_848__delay_847_pulse_54;
  wire signed [64-1:0] acc_1_sum_data;
  assign acc_1_sum_data = _sra_data_57;
  wire [1-1:0] acc_1_valid_data;
  assign acc_1_valid_data = __delay_data_850__delay_849__delay_848__delay_847_pulse_54;
  wire signed [64-1:0] mul_rshift_round_clip_14_x_data;
  wire signed [16-1:0] mul_rshift_round_clip_14_y_data;
  wire [7-1:0] mul_rshift_round_clip_14_rshift_data;
  reg __mul_rshift_round_clip_14_stream_ivalid_1;
  reg __mul_rshift_round_clip_14_stream_ivalid_2;
  reg __mul_rshift_round_clip_14_stream_ivalid_3;
  reg __mul_rshift_round_clip_14_stream_ivalid_4;
  reg __mul_rshift_round_clip_14_stream_ivalid_5;
  reg __mul_rshift_round_clip_14_stream_ivalid_6;
  reg __mul_rshift_round_clip_14_stream_ivalid_7;
  reg __mul_rshift_round_clip_14_stream_ivalid_8;
  wire signed [80-1:0] _times_mul_odata_293;
  reg signed [80-1:0] _times_mul_odata_reg_293;
  wire signed [80-1:0] _times_data_293;
  assign _times_data_293 = _times_mul_odata_reg_293;
  wire _times_mul_update_293;
  assign _times_mul_update_293 = _mul_rshift_round_clip_14_stream_oready;

  multiplier_9
  _times_mul_293
  (
    .CLK(CLK),
    .update(_times_mul_update_293),
    .a(mul_rshift_round_clip_14_x_data),
    .b(mul_rshift_round_clip_14_y_data),
    .c(_times_mul_odata_293)
  );

  wire [7-1:0] _minus_data_296;
  assign _minus_data_296 = mul_rshift_round_clip_14_rshift_data - 2'sd1;
  wire signed [130-1:0] _sll_data_299;
  assign _sll_data_299 = 2'sd1 << _minus_data_296;
  wire [1-1:0] _eq_data_311;
  assign _eq_data_311 = mul_rshift_round_clip_14_rshift_data == 1'sd0;
  reg signed [130-1:0] __delay_data_856_sll_299;
  reg [7-1:0] __delay_data_860__variable_292;
  reg [1-1:0] __delay_data_864_eq_311;
  reg signed [130-1:0] __delay_data_857__delay_856_sll_299;
  reg [7-1:0] __delay_data_861__delay_860__variable_292;
  reg [1-1:0] __delay_data_865__delay_864_eq_311;
  reg signed [130-1:0] __delay_data_858__delay_857__delay_856_sll_299;
  reg [7-1:0] __delay_data_862__delay_861__delay_860__variable_292;
  reg [1-1:0] __delay_data_866__delay_865__delay_864_eq_311;
  reg signed [130-1:0] __delay_data_859__delay_858__delay_857__delay_856_sll_299;
  reg [7-1:0] __delay_data_863__delay_862__delay_861____variable_292;
  reg [1-1:0] __delay_data_867__delay_866__delay_865__delay_864_eq_311;
  wire [1-1:0] _pointer_data_294;
  assign _pointer_data_294 = _times_data_293[8'sd79];
  wire signed [2-1:0] _cond_data_306;
  assign _cond_data_306 = (_pointer_data_294)? -2'sd1 : 1'sd0;
  wire signed [81-1:0] _plus_data_307;
  assign _plus_data_307 = _times_data_293 + (__delay_data_859__delay_858__delay_857__delay_856_sll_299 << 8);
  wire signed [81-1:0] _plus_data_308;
  assign _plus_data_308 = _plus_data_307 + (_cond_data_306 << 8);
  wire signed [80-1:0] _sra_data_309;
  assign _sra_data_309 = _plus_data_308 >>> __delay_data_863__delay_862__delay_861____variable_292;
  reg signed [80-1:0] _cond_data_312;
  reg [1-1:0] _greaterthan_data_313;
  reg [1-1:0] _lessthan_data_317;
  reg [1-1:0] _greatereq_data_321;
  reg signed [80-1:0] __delay_data_868_cond_312;
  reg signed [80-1:0] _cond_data_315;
  reg signed [80-1:0] _cond_data_319;
  reg [1-1:0] __delay_data_869_greatereq_321;
  reg signed [16-1:0] _cond_data_323;
  wire signed [16-1:0] mul_rshift_round_clip_14_z_data;
  assign mul_rshift_round_clip_14_z_data = _cond_data_323;
  reg [33-1:0] _stream_conv2d_12_sink_50_sink_count;
  reg [5-1:0] _stream_conv2d_12_sink_50_sink_mode;
  reg [16-1:0] _stream_conv2d_12_sink_50_sink_generator_id;
  reg [32-1:0] _stream_conv2d_12_sink_50_sink_offset;
  reg [33-1:0] _stream_conv2d_12_sink_50_sink_size;
  reg [32-1:0] _stream_conv2d_12_sink_50_sink_stride;
  reg [32-1:0] _stream_conv2d_12_sink_50_sink_offset_buf;
  reg [33-1:0] _stream_conv2d_12_sink_50_sink_size_buf;
  reg [32-1:0] _stream_conv2d_12_sink_50_sink_stride_buf;
  reg [8-1:0] _stream_conv2d_12_sink_50_sink_sel;
  reg [32-1:0] _stream_conv2d_12_sink_50_sink_waddr;
  reg _stream_conv2d_12_sink_50_sink_wenable;
  reg [16-1:0] _stream_conv2d_12_sink_50_sink_wdata;
  reg _stream_conv2d_12_sink_50_sink_fifo_enq;
  reg [16-1:0] _stream_conv2d_12_sink_50_sink_fifo_wdata;
  reg [16-1:0] _stream_conv2d_12_sink_50_sink_immediate;
  reg [33-1:0] _stream_conv2d_12_sink_51_sink_count;
  reg [5-1:0] _stream_conv2d_12_sink_51_sink_mode;
  reg [16-1:0] _stream_conv2d_12_sink_51_sink_generator_id;
  reg [32-1:0] _stream_conv2d_12_sink_51_sink_offset;
  reg [33-1:0] _stream_conv2d_12_sink_51_sink_size;
  reg [32-1:0] _stream_conv2d_12_sink_51_sink_stride;
  reg [32-1:0] _stream_conv2d_12_sink_51_sink_offset_buf;
  reg [33-1:0] _stream_conv2d_12_sink_51_sink_size_buf;
  reg [32-1:0] _stream_conv2d_12_sink_51_sink_stride_buf;
  reg [8-1:0] _stream_conv2d_12_sink_51_sink_sel;
  reg [32-1:0] _stream_conv2d_12_sink_51_sink_waddr;
  reg _stream_conv2d_12_sink_51_sink_wenable;
  reg [1-1:0] _stream_conv2d_12_sink_51_sink_wdata;
  reg _stream_conv2d_12_sink_51_sink_fifo_enq;
  reg [1-1:0] _stream_conv2d_12_sink_51_sink_fifo_wdata;
  reg [1-1:0] _stream_conv2d_12_sink_51_sink_immediate;
  reg _stream_avg_pool_serial_20_stream_ivalid;
  wire _stream_avg_pool_serial_20_stream_oready;
  wire _stream_avg_pool_serial_20_stream_internal_oready;
  assign _stream_avg_pool_serial_20_stream_oready = _stream_avg_pool_serial_20_stream_internal_oready;
  reg [32-1:0] _stream_avg_pool_serial_20_fsm;
  localparam _stream_avg_pool_serial_20_fsm_init = 0;
  wire _stream_avg_pool_serial_20_run_flag;
  reg _stream_avg_pool_serial_20_source_start;
  wire _stream_avg_pool_serial_20_source_stop;
  reg _stream_avg_pool_serial_20_source_busy;
  wire _stream_avg_pool_serial_20_sink_start;
  wire _stream_avg_pool_serial_20_sink_stop;
  wire _stream_avg_pool_serial_20_sink_busy;
  wire _stream_avg_pool_serial_20_busy;
  reg _stream_avg_pool_serial_20_busy_reg;
  wire _stream_avg_pool_serial_20_is_root;
  assign _stream_avg_pool_serial_20_is_root = 1;
  reg [9-1:0] _stream_avg_pool_serial_20_parameter_0_next_parameter_data;
  reg _stream_avg_pool_serial_20_source_1_idle;
  reg [33-1:0] _stream_avg_pool_serial_20_source_1_source_count;
  reg [5-1:0] _stream_avg_pool_serial_20_source_1_source_mode;
  reg [16-1:0] _stream_avg_pool_serial_20_source_1_source_generator_id;
  reg [32-1:0] _stream_avg_pool_serial_20_source_1_source_offset;
  reg [33-1:0] _stream_avg_pool_serial_20_source_1_source_size;
  reg [32-1:0] _stream_avg_pool_serial_20_source_1_source_stride;
  reg [32-1:0] _stream_avg_pool_serial_20_source_1_source_offset_buf;
  reg [33-1:0] _stream_avg_pool_serial_20_source_1_source_size_buf;
  reg [32-1:0] _stream_avg_pool_serial_20_source_1_source_stride_buf;
  reg [8-1:0] _stream_avg_pool_serial_20_source_1_source_sel;
  reg [32-1:0] _stream_avg_pool_serial_20_source_1_source_ram_raddr;
  reg _stream_avg_pool_serial_20_source_1_source_ram_renable;
  wire [16-1:0] _stream_avg_pool_serial_20_source_1_source_ram_rdata;
  reg _stream_avg_pool_serial_20_source_1_source_fifo_deq;
  wire [16-1:0] _stream_avg_pool_serial_20_source_1_source_fifo_rdata;
  reg [16-1:0] _stream_avg_pool_serial_20_source_1_source_empty_data;
  reg [490-1:0] _stream_avg_pool_serial_20_parameter_2_next_parameter_data;
  wire signed [16-1:0] acc_0_x_data;
  wire [5-1:0] acc_0_rshift_data;
  wire [32-1:0] acc_0_size_data;
  wire [1-1:0] acc_0__reduce_reset_data;
  reg __acc_0_stream_ivalid_1;
  reg __acc_0_stream_ivalid_2;
  reg signed [16-1:0] _reduceadd_data_4;
  reg [33-1:0] _reduceadd_count_4;
  reg _reduceadd_prev_count_max_4;
  wire _reduceadd_reset_cond_4;
  assign _reduceadd_reset_cond_4 = acc_0__reduce_reset_data || _reduceadd_prev_count_max_4;
  wire [33-1:0] _reduceadd_current_count_4;
  assign _reduceadd_current_count_4 = (_reduceadd_reset_cond_4)? 0 : _reduceadd_count_4;
  wire signed [16-1:0] _reduceadd_current_data_4;
  assign _reduceadd_current_data_4 = (_reduceadd_reset_cond_4)? 1'sd0 : _reduceadd_data_4;
  reg [1-1:0] _pulse_data_6;
  reg [33-1:0] _pulse_count_6;
  reg _pulse_prev_count_max_6;
  wire _pulse_reset_cond_6;
  assign _pulse_reset_cond_6 = acc_0__reduce_reset_data || _pulse_prev_count_max_6;
  wire [33-1:0] _pulse_current_count_6;
  assign _pulse_current_count_6 = (_pulse_reset_cond_6)? 0 : _pulse_count_6;
  wire [1-1:0] _pulse_current_data_6;
  assign _pulse_current_data_6 = (_pulse_reset_cond_6)? 1'sd0 : _pulse_data_6;
  wire [4-1:0] _slice_data_12;
  assign _slice_data_12 = acc_0_rshift_data[3'd3:1'd0];
  wire [4-1:0] _minus_data_13;
  assign _minus_data_13 = _slice_data_12 - 2'sd1;
  wire signed [18-1:0] _sll_data_16;
  assign _sll_data_16 = 2'sd1 << _minus_data_13;
  wire [1-1:0] _eq_data_34;
  assign _eq_data_34 = acc_0_rshift_data == 1'sd0;
  reg signed [18-1:0] __delay_data_893_sll_16;
  reg [5-1:0] __delay_data_894__variable_1;
  reg [1-1:0] __delay_data_895_eq_34;
  wire [1-1:0] _pointer_data_8;
  assign _pointer_data_8 = _reduceadd_data_4[5'sd15];
  wire signed [2-1:0] _cond_data_29;
  assign _cond_data_29 = (_pointer_data_8)? -2'sd1 : 1'sd0;
  wire signed [17-1:0] _plus_data_30;
  assign _plus_data_30 = _reduceadd_data_4 + (__delay_data_893_sll_16 << 8);
  wire signed [17-1:0] _plus_data_31;
  assign _plus_data_31 = _plus_data_30 + (_cond_data_29 << 8);
  wire signed [16-1:0] _sra_data_32;
  assign _sra_data_32 = _plus_data_31 >>> __delay_data_894__variable_1;
  reg signed [16-1:0] _cond_data_35;
  reg [1-1:0] __delay_data_896_pulse_6;
  wire signed [16-1:0] acc_0_sum_data;
  assign acc_0_sum_data = _cond_data_35;
  wire [1-1:0] acc_0_valid_data;
  assign acc_0_valid_data = __delay_data_896_pulse_6;
  wire signed [16-1:0] div_const_frac_4_x_data;
  wire signed [10-1:0] div_const_frac_4_y_data;
  wire signed [16-1:0] div_const_frac_4_frac_data;
  reg __div_const_frac_4_stream_ivalid_1;
  reg __div_const_frac_4_stream_ivalid_2;
  reg __div_const_frac_4_stream_ivalid_3;
  reg __div_const_frac_4_stream_ivalid_4;
  reg __div_const_frac_4_stream_ivalid_5;
  reg __div_const_frac_4_stream_ivalid_6;
  reg __div_const_frac_4_stream_ivalid_7;
  reg __div_const_frac_4_stream_ivalid_8;
  reg __div_const_frac_4_stream_ivalid_9;
  reg __div_const_frac_4_stream_ivalid_10;
  reg __div_const_frac_4_stream_ivalid_11;
  reg __div_const_frac_4_stream_ivalid_12;
  reg __div_const_frac_4_stream_ivalid_13;
  reg __div_const_frac_4_stream_ivalid_14;
  reg __div_const_frac_4_stream_ivalid_15;
  reg __div_const_frac_4_stream_ivalid_16;
  reg __div_const_frac_4_stream_ivalid_17;
  reg __div_const_frac_4_stream_ivalid_18;
  reg __div_const_frac_4_stream_ivalid_19;
  reg __div_const_frac_4_stream_ivalid_20;
  reg __div_const_frac_4_stream_ivalid_21;
  reg __div_const_frac_4_stream_ivalid_22;
  reg __div_const_frac_4_stream_ivalid_23;
  reg __div_const_frac_4_stream_ivalid_24;
  reg __div_const_frac_4_stream_ivalid_25;
  reg __div_const_frac_4_stream_ivalid_26;
  reg __div_const_frac_4_stream_ivalid_27;
  wire signed [16-1:0] _uminus_data_77;
  assign _uminus_data_77 = -div_const_frac_4_frac_data;
  reg [1-1:0] _greatereq_data_78;
  reg signed [16-1:0] __delay_data_901__variable_76;
  reg signed [16-1:0] __delay_data_902_uminus_77;
  reg signed [16-1:0] __delay_data_903__variable_74;
  reg signed [10-1:0] __delay_data_904__variable_75;
  wire signed [16-1:0] _cond_data_80;
  assign _cond_data_80 = (_greatereq_data_78)? __delay_data_901__variable_76 : __delay_data_902_uminus_77;
  wire signed [24-1:0] _plus_data_81;
  assign _plus_data_81 = __delay_data_903__variable_74 + (_cond_data_80 << 8);
  wire signed [24-1:0] _divide_div_ldata_82;
  wire signed [24-1:0] _divide_div_rdata_82;
  assign _divide_div_ldata_82 = $signed(_plus_data_81);
  assign _divide_div_rdata_82 = $signed((__delay_data_904__variable_75 << 8));
  wire signed [24-1:0] _divide_div_odata_82;
  wire signed [24-1:0] _divide_data_82;
  assign _divide_data_82 = _divide_div_odata_82;
  wire _divide_div_update_82;
  assign _divide_div_update_82 = _div_const_frac_4_stream_oready;

  Divider
  #(
    .W_D(24),
    .A_SIGNED(1),
    .B_SIGNED(1),
    .O_SIGNED(1)
  )
  _divide_div_82
  (
    .CLK(CLK),
    .RST(RST),
    .update(_divide_div_update_82),
    .enable(1'd1),
    .in_a(_divide_div_ldata_82),
    .in_b(_divide_div_rdata_82),
    .rslt(_divide_div_odata_82)
  );

  wire signed [24-1:0] div_const_frac_4_z_data;
  assign div_const_frac_4_z_data = _divide_data_82;
  reg [33-1:0] _stream_avg_pool_serial_20_sink_6_sink_count;
  reg [5-1:0] _stream_avg_pool_serial_20_sink_6_sink_mode;
  reg [16-1:0] _stream_avg_pool_serial_20_sink_6_sink_generator_id;
  reg [32-1:0] _stream_avg_pool_serial_20_sink_6_sink_offset;
  reg [33-1:0] _stream_avg_pool_serial_20_sink_6_sink_size;
  reg [32-1:0] _stream_avg_pool_serial_20_sink_6_sink_stride;
  reg [32-1:0] _stream_avg_pool_serial_20_sink_6_sink_offset_buf;
  reg [33-1:0] _stream_avg_pool_serial_20_sink_6_sink_size_buf;
  reg [32-1:0] _stream_avg_pool_serial_20_sink_6_sink_stride_buf;
  reg [8-1:0] _stream_avg_pool_serial_20_sink_6_sink_sel;
  reg [32-1:0] _stream_avg_pool_serial_20_sink_6_sink_waddr;
  reg _stream_avg_pool_serial_20_sink_6_sink_wenable;
  reg [16-1:0] _stream_avg_pool_serial_20_sink_6_sink_wdata;
  reg _stream_avg_pool_serial_20_sink_6_sink_fifo_enq;
  reg [16-1:0] _stream_avg_pool_serial_20_sink_6_sink_fifo_wdata;
  reg [16-1:0] _stream_avg_pool_serial_20_sink_6_sink_immediate;
  reg [33-1:0] _stream_avg_pool_serial_20_sink_7_sink_count;
  reg [5-1:0] _stream_avg_pool_serial_20_sink_7_sink_mode;
  reg [16-1:0] _stream_avg_pool_serial_20_sink_7_sink_generator_id;
  reg [32-1:0] _stream_avg_pool_serial_20_sink_7_sink_offset;
  reg [33-1:0] _stream_avg_pool_serial_20_sink_7_sink_size;
  reg [32-1:0] _stream_avg_pool_serial_20_sink_7_sink_stride;
  reg [32-1:0] _stream_avg_pool_serial_20_sink_7_sink_offset_buf;
  reg [33-1:0] _stream_avg_pool_serial_20_sink_7_sink_size_buf;
  reg [32-1:0] _stream_avg_pool_serial_20_sink_7_sink_stride_buf;
  reg [8-1:0] _stream_avg_pool_serial_20_sink_7_sink_sel;
  reg [32-1:0] _stream_avg_pool_serial_20_sink_7_sink_waddr;
  reg _stream_avg_pool_serial_20_sink_7_sink_wenable;
  reg [1-1:0] _stream_avg_pool_serial_20_sink_7_sink_wdata;
  reg _stream_avg_pool_serial_20_sink_7_sink_fifo_enq;
  reg [1-1:0] _stream_avg_pool_serial_20_sink_7_sink_fifo_wdata;
  reg [1-1:0] _stream_avg_pool_serial_20_sink_7_sink_immediate;
  reg _stream_conv2d_22_stream_ivalid;
  wire _stream_conv2d_22_stream_oready;
  wire _stream_conv2d_22_stream_internal_oready;
  assign _stream_conv2d_22_stream_oready = _stream_conv2d_22_stream_internal_oready;
  reg [32-1:0] _stream_conv2d_22_fsm;
  localparam _stream_conv2d_22_fsm_init = 0;
  wire _stream_conv2d_22_run_flag;
  reg _stream_conv2d_22_source_start;
  wire _stream_conv2d_22_source_stop;
  reg _stream_conv2d_22_source_busy;
  wire _stream_conv2d_22_sink_start;
  wire _stream_conv2d_22_sink_stop;
  wire _stream_conv2d_22_sink_busy;
  wire _stream_conv2d_22_busy;
  reg _stream_conv2d_22_busy_reg;
  wire _stream_conv2d_22_is_root;
  assign _stream_conv2d_22_is_root = 1;
  reg [7-1:0] _stream_conv2d_22_parameter_0_next_parameter_data;
  reg [1-1:0] _stream_conv2d_22_parameter_1_next_parameter_data;
  reg [1-1:0] _stream_conv2d_22_parameter_2_next_parameter_data;
  reg [1-1:0] _stream_conv2d_22_parameter_3_next_parameter_data;
  reg [1-1:0] _stream_conv2d_22_parameter_4_next_parameter_data;
  reg [1-1:0] _stream_conv2d_22_parameter_6_next_parameter_data;
  reg _stream_conv2d_22_source_7_idle;
  reg [33-1:0] _stream_conv2d_22_source_7_source_count;
  reg [5-1:0] _stream_conv2d_22_source_7_source_mode;
  reg [16-1:0] _stream_conv2d_22_source_7_source_generator_id;
  reg [32-1:0] _stream_conv2d_22_source_7_source_offset;
  reg [33-1:0] _stream_conv2d_22_source_7_source_size;
  reg [32-1:0] _stream_conv2d_22_source_7_source_stride;
  reg [32-1:0] _stream_conv2d_22_source_7_source_offset_buf;
  reg [33-1:0] _stream_conv2d_22_source_7_source_size_buf;
  reg [32-1:0] _stream_conv2d_22_source_7_source_stride_buf;
  reg [8-1:0] _stream_conv2d_22_source_7_source_sel;
  reg [32-1:0] _stream_conv2d_22_source_7_source_ram_raddr;
  reg _stream_conv2d_22_source_7_source_ram_renable;
  wire [32-1:0] _stream_conv2d_22_source_7_source_ram_rdata;
  reg _stream_conv2d_22_source_7_source_fifo_deq;
  wire [32-1:0] _stream_conv2d_22_source_7_source_fifo_rdata;
  reg [32-1:0] _stream_conv2d_22_source_7_source_empty_data;
  reg [1-1:0] _stream_conv2d_22_parameter_8_next_parameter_data;
  reg _stream_conv2d_22_source_9_idle;
  reg [33-1:0] _stream_conv2d_22_source_9_source_count;
  reg [5-1:0] _stream_conv2d_22_source_9_source_mode;
  reg [16-1:0] _stream_conv2d_22_source_9_source_generator_id;
  reg [32-1:0] _stream_conv2d_22_source_9_source_offset;
  reg [33-1:0] _stream_conv2d_22_source_9_source_size;
  reg [32-1:0] _stream_conv2d_22_source_9_source_stride;
  reg [32-1:0] _stream_conv2d_22_source_9_source_offset_buf;
  reg [33-1:0] _stream_conv2d_22_source_9_source_size_buf;
  reg [32-1:0] _stream_conv2d_22_source_9_source_stride_buf;
  reg [8-1:0] _stream_conv2d_22_source_9_source_sel;
  reg [32-1:0] _stream_conv2d_22_source_9_source_ram_raddr;
  reg _stream_conv2d_22_source_9_source_ram_renable;
  wire [16-1:0] _stream_conv2d_22_source_9_source_ram_rdata;
  reg _stream_conv2d_22_source_9_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_22_source_9_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_22_source_9_source_empty_data;
  reg [1-1:0] _stream_conv2d_22_parameter_10_next_parameter_data;
  reg _stream_conv2d_22_source_11_idle;
  reg [33-1:0] _stream_conv2d_22_source_11_source_count;
  reg [5-1:0] _stream_conv2d_22_source_11_source_mode;
  reg [16-1:0] _stream_conv2d_22_source_11_source_generator_id;
  reg [32-1:0] _stream_conv2d_22_source_11_source_offset;
  reg [33-1:0] _stream_conv2d_22_source_11_source_size;
  reg [32-1:0] _stream_conv2d_22_source_11_source_stride;
  reg [32-1:0] _stream_conv2d_22_source_11_source_offset_buf;
  reg [33-1:0] _stream_conv2d_22_source_11_source_size_buf;
  reg [32-1:0] _stream_conv2d_22_source_11_source_stride_buf;
  reg [8-1:0] _stream_conv2d_22_source_11_source_sel;
  reg [32-1:0] _stream_conv2d_22_source_11_source_ram_raddr;
  reg _stream_conv2d_22_source_11_source_ram_renable;
  wire [16-1:0] _stream_conv2d_22_source_11_source_ram_rdata;
  reg _stream_conv2d_22_source_11_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_22_source_11_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_22_source_11_source_empty_data;
  reg [1-1:0] _stream_conv2d_22_parameter_12_next_parameter_data;
  reg _stream_conv2d_22_source_13_idle;
  reg [33-1:0] _stream_conv2d_22_source_13_source_count;
  reg [5-1:0] _stream_conv2d_22_source_13_source_mode;
  reg [16-1:0] _stream_conv2d_22_source_13_source_generator_id;
  reg [32-1:0] _stream_conv2d_22_source_13_source_offset;
  reg [33-1:0] _stream_conv2d_22_source_13_source_size;
  reg [32-1:0] _stream_conv2d_22_source_13_source_stride;
  reg [32-1:0] _stream_conv2d_22_source_13_source_offset_buf;
  reg [33-1:0] _stream_conv2d_22_source_13_source_size_buf;
  reg [32-1:0] _stream_conv2d_22_source_13_source_stride_buf;
  reg [8-1:0] _stream_conv2d_22_source_13_source_sel;
  reg [32-1:0] _stream_conv2d_22_source_13_source_ram_raddr;
  reg _stream_conv2d_22_source_13_source_ram_renable;
  wire [16-1:0] _stream_conv2d_22_source_13_source_ram_rdata;
  reg _stream_conv2d_22_source_13_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_22_source_13_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_22_source_13_source_empty_data;
  reg [1-1:0] _stream_conv2d_22_parameter_14_next_parameter_data;
  reg _stream_conv2d_22_source_15_idle;
  reg [33-1:0] _stream_conv2d_22_source_15_source_count;
  reg [5-1:0] _stream_conv2d_22_source_15_source_mode;
  reg [16-1:0] _stream_conv2d_22_source_15_source_generator_id;
  reg [32-1:0] _stream_conv2d_22_source_15_source_offset;
  reg [33-1:0] _stream_conv2d_22_source_15_source_size;
  reg [32-1:0] _stream_conv2d_22_source_15_source_stride;
  reg [32-1:0] _stream_conv2d_22_source_15_source_offset_buf;
  reg [33-1:0] _stream_conv2d_22_source_15_source_size_buf;
  reg [32-1:0] _stream_conv2d_22_source_15_source_stride_buf;
  reg [8-1:0] _stream_conv2d_22_source_15_source_sel;
  reg [32-1:0] _stream_conv2d_22_source_15_source_ram_raddr;
  reg _stream_conv2d_22_source_15_source_ram_renable;
  wire [16-1:0] _stream_conv2d_22_source_15_source_ram_rdata;
  reg _stream_conv2d_22_source_15_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_22_source_15_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_22_source_15_source_empty_data;
  reg [1-1:0] _stream_conv2d_22_parameter_16_next_parameter_data;
  reg [1-1:0] _stream_conv2d_22_parameter_17_next_parameter_data;
  reg [1-1:0] _stream_conv2d_22_parameter_18_next_parameter_data;
  reg [1-1:0] _stream_conv2d_22_parameter_19_next_parameter_data;
  reg _stream_conv2d_22_source_20_idle;
  reg [33-1:0] _stream_conv2d_22_source_20_source_count;
  reg [5-1:0] _stream_conv2d_22_source_20_source_mode;
  reg [16-1:0] _stream_conv2d_22_source_20_source_generator_id;
  reg [32-1:0] _stream_conv2d_22_source_20_source_offset;
  reg [33-1:0] _stream_conv2d_22_source_20_source_size;
  reg [32-1:0] _stream_conv2d_22_source_20_source_stride;
  reg [32-1:0] _stream_conv2d_22_source_20_source_offset_buf;
  reg [33-1:0] _stream_conv2d_22_source_20_source_size_buf;
  reg [32-1:0] _stream_conv2d_22_source_20_source_stride_buf;
  reg [8-1:0] _stream_conv2d_22_source_20_source_sel;
  reg [32-1:0] _stream_conv2d_22_source_20_source_ram_raddr;
  reg _stream_conv2d_22_source_20_source_ram_renable;
  wire [16-1:0] _stream_conv2d_22_source_20_source_ram_rdata;
  reg _stream_conv2d_22_source_20_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_22_source_20_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_22_source_20_source_empty_data;
  reg _stream_conv2d_22_source_21_idle;
  reg [33-1:0] _stream_conv2d_22_source_21_source_count;
  reg [5-1:0] _stream_conv2d_22_source_21_source_mode;
  reg [16-1:0] _stream_conv2d_22_source_21_source_generator_id;
  reg [32-1:0] _stream_conv2d_22_source_21_source_offset;
  reg [33-1:0] _stream_conv2d_22_source_21_source_size;
  reg [32-1:0] _stream_conv2d_22_source_21_source_stride;
  reg [32-1:0] _stream_conv2d_22_source_21_source_offset_buf;
  reg [33-1:0] _stream_conv2d_22_source_21_source_size_buf;
  reg [32-1:0] _stream_conv2d_22_source_21_source_stride_buf;
  reg [8-1:0] _stream_conv2d_22_source_21_source_sel;
  reg [32-1:0] _stream_conv2d_22_source_21_source_ram_raddr;
  reg _stream_conv2d_22_source_21_source_ram_renable;
  wire [16-1:0] _stream_conv2d_22_source_21_source_ram_rdata;
  reg _stream_conv2d_22_source_21_source_fifo_deq;
  wire [16-1:0] _stream_conv2d_22_source_21_source_fifo_rdata;
  reg [16-1:0] _stream_conv2d_22_source_21_source_empty_data;
  wire signed [64-1:0] add_tree_2_var0_data;
  wire signed [64-1:0] _cast_src_59;
  assign _cast_src_59 = add_tree_2_var0_data;
  wire signed [64-1:0] _cast_data_59;
  assign _cast_data_59 = _cast_src_59;
  wire signed [64-1:0] add_tree_2_sum_data;
  assign add_tree_2_sum_data = _cast_data_59;
  reg [33-1:0] _stream_conv2d_22_sink_26_sink_count;
  reg [5-1:0] _stream_conv2d_22_sink_26_sink_mode;
  reg [16-1:0] _stream_conv2d_22_sink_26_sink_generator_id;
  reg [32-1:0] _stream_conv2d_22_sink_26_sink_offset;
  reg [33-1:0] _stream_conv2d_22_sink_26_sink_size;
  reg [32-1:0] _stream_conv2d_22_sink_26_sink_stride;
  reg [32-1:0] _stream_conv2d_22_sink_26_sink_offset_buf;
  reg [33-1:0] _stream_conv2d_22_sink_26_sink_size_buf;
  reg [32-1:0] _stream_conv2d_22_sink_26_sink_stride_buf;
  reg [8-1:0] _stream_conv2d_22_sink_26_sink_sel;
  reg [32-1:0] _stream_conv2d_22_sink_26_sink_waddr;
  reg _stream_conv2d_22_sink_26_sink_wenable;
  reg [16-1:0] _stream_conv2d_22_sink_26_sink_wdata;
  reg _stream_conv2d_22_sink_26_sink_fifo_enq;
  reg [16-1:0] _stream_conv2d_22_sink_26_sink_fifo_wdata;
  reg [16-1:0] _stream_conv2d_22_sink_26_sink_immediate;
  reg [33-1:0] _stream_conv2d_22_sink_27_sink_count;
  reg [5-1:0] _stream_conv2d_22_sink_27_sink_mode;
  reg [16-1:0] _stream_conv2d_22_sink_27_sink_generator_id;
  reg [32-1:0] _stream_conv2d_22_sink_27_sink_offset;
  reg [33-1:0] _stream_conv2d_22_sink_27_sink_size;
  reg [32-1:0] _stream_conv2d_22_sink_27_sink_stride;
  reg [32-1:0] _stream_conv2d_22_sink_27_sink_offset_buf;
  reg [33-1:0] _stream_conv2d_22_sink_27_sink_size_buf;
  reg [32-1:0] _stream_conv2d_22_sink_27_sink_stride_buf;
  reg [8-1:0] _stream_conv2d_22_sink_27_sink_sel;
  reg [32-1:0] _stream_conv2d_22_sink_27_sink_waddr;
  reg _stream_conv2d_22_sink_27_sink_wenable;
  reg [1-1:0] _stream_conv2d_22_sink_27_sink_wdata;
  reg _stream_conv2d_22_sink_27_sink_fifo_enq;
  reg [1-1:0] _stream_conv2d_22_sink_27_sink_fifo_wdata;
  reg [1-1:0] _stream_conv2d_22_sink_27_sink_immediate;
  reg _stream__lazy_reshape_24_stream_ivalid;
  wire _stream__lazy_reshape_24_stream_oready;
  wire _stream__lazy_reshape_24_stream_internal_oready;
  assign _stream__lazy_reshape_24_stream_internal_oready = 1;
  assign _stream__lazy_reshape_24_stream_oready = _stream__lazy_reshape_24_stream_internal_oready;
  reg [32-1:0] _stream__lazy_reshape_24_fsm;
  localparam _stream__lazy_reshape_24_fsm_init = 0;
  wire _stream__lazy_reshape_24_run_flag;
  reg _stream__lazy_reshape_24_source_start;
  wire _stream__lazy_reshape_24_source_stop;
  reg _stream__lazy_reshape_24_source_busy;
  wire _stream__lazy_reshape_24_sink_start;
  wire _stream__lazy_reshape_24_sink_stop;
  wire _stream__lazy_reshape_24_sink_busy;
  wire _stream__lazy_reshape_24_busy;
  reg _stream__lazy_reshape_24_busy_reg;
  wire _stream__lazy_reshape_24_is_root;
  assign _stream__lazy_reshape_24_is_root = 1;
  reg _stream__lazy_reshape_24_source_0_idle;
  reg [33-1:0] _stream__lazy_reshape_24_source_0_source_count;
  reg [5-1:0] _stream__lazy_reshape_24_source_0_source_mode;
  reg [16-1:0] _stream__lazy_reshape_24_source_0_source_generator_id;
  reg [32-1:0] _stream__lazy_reshape_24_source_0_source_offset;
  reg [33-1:0] _stream__lazy_reshape_24_source_0_source_size;
  reg [32-1:0] _stream__lazy_reshape_24_source_0_source_stride;
  reg [32-1:0] _stream__lazy_reshape_24_source_0_source_offset_buf;
  reg [33-1:0] _stream__lazy_reshape_24_source_0_source_size_buf;
  reg [32-1:0] _stream__lazy_reshape_24_source_0_source_stride_buf;
  reg [8-1:0] _stream__lazy_reshape_24_source_0_source_sel;
  reg [32-1:0] _stream__lazy_reshape_24_source_0_source_ram_raddr;
  reg _stream__lazy_reshape_24_source_0_source_ram_renable;
  wire [16-1:0] _stream__lazy_reshape_24_source_0_source_ram_rdata;
  reg _stream__lazy_reshape_24_source_0_source_fifo_deq;
  wire [16-1:0] _stream__lazy_reshape_24_source_0_source_fifo_rdata;
  reg [16-1:0] _stream__lazy_reshape_24_source_0_source_empty_data;
  reg [33-1:0] _stream__lazy_reshape_24_sink_1_sink_count;
  reg [5-1:0] _stream__lazy_reshape_24_sink_1_sink_mode;
  reg [16-1:0] _stream__lazy_reshape_24_sink_1_sink_generator_id;
  reg [32-1:0] _stream__lazy_reshape_24_sink_1_sink_offset;
  reg [33-1:0] _stream__lazy_reshape_24_sink_1_sink_size;
  reg [32-1:0] _stream__lazy_reshape_24_sink_1_sink_stride;
  reg [32-1:0] _stream__lazy_reshape_24_sink_1_sink_offset_buf;
  reg [33-1:0] _stream__lazy_reshape_24_sink_1_sink_size_buf;
  reg [32-1:0] _stream__lazy_reshape_24_sink_1_sink_stride_buf;
  reg [8-1:0] _stream__lazy_reshape_24_sink_1_sink_sel;
  reg [32-1:0] _stream__lazy_reshape_24_sink_1_sink_waddr;
  reg _stream__lazy_reshape_24_sink_1_sink_wenable;
  reg [16-1:0] _stream__lazy_reshape_24_sink_1_sink_wdata;
  reg _stream__lazy_reshape_24_sink_1_sink_fifo_enq;
  reg [16-1:0] _stream__lazy_reshape_24_sink_1_sink_fifo_wdata;
  reg [16-1:0] _stream__lazy_reshape_24_sink_1_sink_immediate;
  reg [32-1:0] main_fsm;
  localparam main_fsm_init = 0;
  reg [32-1:0] internal_state_counter;
  reg [32-1:0] transpose_9_objaddr;
  reg [32-1:0] transpose_9_arg_objaddr_0;
  reg [32-1:0] control_transpose_9;
  localparam control_transpose_9_init = 0;
  reg _control_transpose_9_called;
  reg [32-1:0] _tmp_54;
  reg [32-1:0] _tmp_55;
  reg [32-1:0] _tmp_56;
  reg [32-1:0] _tmp_57;
  reg [32-1:0] _tmp_58;
  reg [32-1:0] _tmp_59;
  reg [32-1:0] _tmp_60;
  reg [32-1:0] _tmp_61;
  reg [32-1:0] _tmp_62;
  wire [3-1:0] _dma_read_packed_high_local_size_63;
  assign _dma_read_packed_high_local_size_63 = 1;
  wire [1-1:0] _dma_read_packed_low_local_size_64;
  assign _dma_read_packed_low_local_size_64 = 2 & { 1{ 1'd1 } };
  wire [3-1:0] _dma_read_packed_local_packed_size_65;
  assign _dma_read_packed_local_packed_size_65 = (_dma_read_packed_low_local_size_64 > 0)? _dma_read_packed_high_local_size_63 + 1 : _dma_read_packed_high_local_size_63;
  wire [32-1:0] mask_addr_shifted_66;
  assign mask_addr_shifted_66 = transpose_9_arg_objaddr_0 + _tmp_54 + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_67;
  assign mask_addr_masked_67 = mask_addr_shifted_66 << 2;
  reg [32-1:0] _maxi_read_req_fsm;
  localparam _maxi_read_req_fsm_init = 0;
  reg [33-1:0] _maxi_read_cur_global_size;
  reg _maxi_read_cont;
  wire [8-1:0] pack_read_req_op_sel_68;
  wire [32-1:0] pack_read_req_local_addr_69;
  wire [32-1:0] pack_read_req_local_stride_70;
  wire [33-1:0] pack_read_req_local_size_71;
  wire [32-1:0] pack_read_req_local_blocksize_72;
  assign pack_read_req_op_sel_68 = _maxi_read_op_sel;
  assign pack_read_req_local_addr_69 = _maxi_read_local_addr;
  assign pack_read_req_local_stride_70 = _maxi_read_local_stride;
  assign pack_read_req_local_size_71 = _maxi_read_local_size;
  assign pack_read_req_local_blocksize_72 = _maxi_read_local_blocksize;
  wire [137-1:0] pack_read_req_packed_73;
  assign pack_read_req_packed_73 = { pack_read_req_op_sel_68, pack_read_req_local_addr_69, pack_read_req_local_stride_70, pack_read_req_local_size_71, pack_read_req_local_blocksize_72 };
  assign _maxi_read_req_fifo_wdata = ((_maxi_read_req_fsm == 0) && _maxi_read_start && !_maxi_read_req_fifo_almost_full)? pack_read_req_packed_73 : 'hx;
  assign _maxi_read_req_fifo_enq = ((_maxi_read_req_fsm == 0) && _maxi_read_start && !_maxi_read_req_fifo_almost_full)? (_maxi_read_req_fsm == 0) && _maxi_read_start && !_maxi_read_req_fifo_almost_full && !_maxi_read_req_fifo_almost_full : 0;
  localparam _tmp_74 = 1;
  wire [_tmp_74-1:0] _tmp_75;
  assign _tmp_75 = !_maxi_read_req_fifo_almost_full;
  reg [_tmp_74-1:0] __tmp_75_1;
  wire [32-1:0] mask_addr_shifted_76;
  assign mask_addr_shifted_76 = _maxi_read_global_addr >> 2;
  wire [32-1:0] mask_addr_masked_77;
  assign mask_addr_masked_77 = mask_addr_shifted_76 << 2;
  wire [32-1:0] mask_addr_shifted_78;
  assign mask_addr_shifted_78 = _maxi_read_global_addr >> 2;
  wire [32-1:0] mask_addr_masked_79;
  assign mask_addr_masked_79 = mask_addr_shifted_78 << 2;
  wire [32-1:0] mask_addr_shifted_80;
  assign mask_addr_shifted_80 = _maxi_read_global_addr >> 2;
  wire [32-1:0] mask_addr_masked_81;
  assign mask_addr_masked_81 = mask_addr_shifted_80 << 2;
  wire [32-1:0] mask_addr_shifted_82;
  assign mask_addr_shifted_82 = _maxi_read_global_addr >> 2;
  wire [32-1:0] mask_addr_masked_83;
  assign mask_addr_masked_83 = mask_addr_shifted_82 << 2;
  wire [32-1:0] mask_addr_shifted_84;
  assign mask_addr_shifted_84 = _maxi_read_global_addr >> 2;
  wire [32-1:0] mask_addr_masked_85;
  assign mask_addr_masked_85 = mask_addr_shifted_84 << 2;
  wire [32-1:0] mask_addr_shifted_86;
  assign mask_addr_shifted_86 = _maxi_read_global_addr >> 2;
  wire [32-1:0] mask_addr_masked_87;
  assign mask_addr_masked_87 = mask_addr_shifted_86 << 2;
  reg _maxi_raddr_cond_0_1;
  reg [32-1:0] _maxi_read_data_fsm;
  localparam _maxi_read_data_fsm_init = 0;
  reg [32-1:0] write_burst_packed_fsm_0;
  localparam write_burst_packed_fsm_0_init = 0;
  reg [9-1:0] write_burst_packed_addr_88;
  reg [9-1:0] write_burst_packed_stride_89;
  reg [33-1:0] write_burst_packed_length_90;
  reg write_burst_packed_done_91;
  wire [8-1:0] write_burst_packed_ram_addr_92;
  assign write_burst_packed_ram_addr_92 = write_burst_packed_addr_88 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_93;
  assign write_burst_packed_ram_wdata_93 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id0_0_1_wdata = ((write_burst_packed_fsm_0 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_wdata_93 : 'hx;
  assign ram_w16_l512_id0_0_1_wenable = ((write_burst_packed_fsm_0 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_94;
  assign write_burst_packed_ram_addr_94 = write_burst_packed_addr_88 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_95;
  assign write_burst_packed_ram_wdata_95 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id0_1_1_wdata = ((write_burst_packed_fsm_0 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_wdata_95 : 'hx;
  assign ram_w16_l512_id0_1_1_wenable = ((write_burst_packed_fsm_0 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 0;
  wire [32-1:0] _dma_read_packed_high_local_size_96;
  assign _dma_read_packed_high_local_size_96 = 1 >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_97;
  assign _dma_read_packed_low_local_size_97 = 1 & { 1{ 1'd1 } };
  wire [32-1:0] _dma_read_packed_local_packed_size_98;
  assign _dma_read_packed_local_packed_size_98 = (_dma_read_packed_low_local_size_97 > 0)? _dma_read_packed_high_local_size_96 + 1 : _dma_read_packed_high_local_size_96;
  wire [32-1:0] mask_addr_shifted_99;
  assign mask_addr_shifted_99 = transpose_9_objaddr + _tmp_55 + _tmp_56 + _tmp_57 + _tmp_58 + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_100;
  assign mask_addr_masked_100 = mask_addr_shifted_99 << 2;
  reg [32-1:0] write_burst_packed_fsm_1;
  localparam write_burst_packed_fsm_1_init = 0;
  reg [9-1:0] write_burst_packed_addr_101;
  reg [9-1:0] write_burst_packed_stride_102;
  reg [33-1:0] write_burst_packed_length_103;
  reg write_burst_packed_done_104;
  wire [8-1:0] write_burst_packed_ram_addr_105;
  assign write_burst_packed_ram_addr_105 = write_burst_packed_addr_101 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_106;
  assign write_burst_packed_ram_wdata_106 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id1_0_1_wdata = ((write_burst_packed_fsm_1 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_wdata_106 : 'hx;
  assign ram_w16_l512_id1_0_1_wenable = ((write_burst_packed_fsm_1 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_107;
  assign write_burst_packed_ram_addr_107 = write_burst_packed_addr_101 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_108;
  assign write_burst_packed_ram_wdata_108 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id1_1_1_wdata = ((write_burst_packed_fsm_1 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_wdata_108 : 'hx;
  assign ram_w16_l512_id1_1_1_wenable = ((write_burst_packed_fsm_1 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 0;
  wire [1-1:0] read_rtl_bank_109;
  assign read_rtl_bank_109 = _tmp_59;
  reg [1-1:0] _tmp_110;
  localparam _tmp_111 = 1;
  wire [_tmp_111-1:0] _tmp_112;
  assign _tmp_112 = control_transpose_9 == 7;
  reg [_tmp_111-1:0] __tmp_112_1;
  localparam _tmp_113 = 1;
  wire [_tmp_113-1:0] _tmp_114;
  assign _tmp_114 = control_transpose_9 == 7;
  reg [_tmp_113-1:0] __tmp_114_1;
  wire signed [16-1:0] read_rtl_rdata_115;
  wire read_rtl_rvalid_116;
  assign read_rtl_rdata_115 = (_tmp_110 == 0)? ram_w16_l512_id0_0_0_rdata : 
                              (_tmp_110 == 1)? ram_w16_l512_id0_1_0_rdata : 0;
  assign read_rtl_rvalid_116 = __tmp_112_1;
  reg signed [16-1:0] read_rdata_117;
  wire [1-1:0] _tmp_118;
  assign _tmp_118 = transpose_9_objaddr + _tmp_55 + _tmp_56 + _tmp_57 + _tmp_58 >> 1;
  wire [1-1:0] write_rtl_bank_119;
  assign write_rtl_bank_119 = _tmp_118;
  wire [32-1:0] _dma_write_packed_high_local_size_120;
  assign _dma_write_packed_high_local_size_120 = 1 >> 1;
  wire [1-1:0] _dma_write_packed_low_local_size_121;
  assign _dma_write_packed_low_local_size_121 = 1 & { 1{ 1'd1 } };
  wire [32-1:0] _dma_write_packed_local_packed_size_122;
  assign _dma_write_packed_local_packed_size_122 = (_dma_write_packed_low_local_size_121 > 0)? _dma_write_packed_high_local_size_120 + 1 : _dma_write_packed_high_local_size_120;
  wire [32-1:0] mask_addr_shifted_123;
  assign mask_addr_shifted_123 = transpose_9_objaddr + _tmp_55 + _tmp_56 + _tmp_57 + _tmp_58 + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_124;
  assign mask_addr_masked_124 = mask_addr_shifted_123 << 2;
  reg [32-1:0] _maxi_write_req_fsm;
  localparam _maxi_write_req_fsm_init = 0;
  reg [33-1:0] _maxi_write_cur_global_size;
  reg _maxi_write_cont;
  wire [8-1:0] pack_write_req_op_sel_125;
  wire [32-1:0] pack_write_req_local_addr_126;
  wire [32-1:0] pack_write_req_local_stride_127;
  wire [33-1:0] pack_write_req_size_128;
  wire [32-1:0] pack_write_req_local_blocksize_129;
  assign pack_write_req_op_sel_125 = _maxi_write_op_sel;
  assign pack_write_req_local_addr_126 = _maxi_write_local_addr;
  assign pack_write_req_local_stride_127 = _maxi_write_local_stride;
  assign pack_write_req_size_128 = _maxi_write_local_size;
  assign pack_write_req_local_blocksize_129 = _maxi_write_local_blocksize;
  wire [137-1:0] pack_write_req_packed_130;
  assign pack_write_req_packed_130 = { pack_write_req_op_sel_125, pack_write_req_local_addr_126, pack_write_req_local_stride_127, pack_write_req_size_128, pack_write_req_local_blocksize_129 };
  localparam _tmp_131 = 1;
  wire [_tmp_131-1:0] _tmp_132;
  assign _tmp_132 = !_maxi_write_req_fifo_almost_full;
  reg [_tmp_131-1:0] __tmp_132_1;
  wire [32-1:0] mask_addr_shifted_133;
  assign mask_addr_shifted_133 = _maxi_write_global_addr >> 2;
  wire [32-1:0] mask_addr_masked_134;
  assign mask_addr_masked_134 = mask_addr_shifted_133 << 2;
  wire [32-1:0] mask_addr_shifted_135;
  assign mask_addr_shifted_135 = _maxi_write_global_addr >> 2;
  wire [32-1:0] mask_addr_masked_136;
  assign mask_addr_masked_136 = mask_addr_shifted_135 << 2;
  wire [32-1:0] mask_addr_shifted_137;
  assign mask_addr_shifted_137 = _maxi_write_global_addr >> 2;
  wire [32-1:0] mask_addr_masked_138;
  assign mask_addr_masked_138 = mask_addr_shifted_137 << 2;
  wire [32-1:0] mask_addr_shifted_139;
  assign mask_addr_shifted_139 = _maxi_write_global_addr >> 2;
  wire [32-1:0] mask_addr_masked_140;
  assign mask_addr_masked_140 = mask_addr_shifted_139 << 2;
  wire [32-1:0] mask_addr_shifted_141;
  assign mask_addr_shifted_141 = _maxi_write_global_addr >> 2;
  wire [32-1:0] mask_addr_masked_142;
  assign mask_addr_masked_142 = mask_addr_shifted_141 << 2;
  wire [32-1:0] mask_addr_shifted_143;
  assign mask_addr_shifted_143 = _maxi_write_global_addr >> 2;
  wire [32-1:0] mask_addr_masked_144;
  assign mask_addr_masked_144 = mask_addr_shifted_143 << 2;
  wire [8-1:0] pack_write_req_op_sel_145;
  wire [32-1:0] pack_write_req_local_addr_146;
  wire [32-1:0] pack_write_req_local_stride_147;
  wire [33-1:0] pack_write_req_size_148;
  wire [32-1:0] pack_write_req_local_blocksize_149;
  assign pack_write_req_op_sel_145 = _maxi_write_op_sel;
  assign pack_write_req_local_addr_146 = _maxi_write_local_addr;
  assign pack_write_req_local_stride_147 = _maxi_write_local_stride;
  assign pack_write_req_size_148 = _maxi_write_cur_global_size;
  assign pack_write_req_local_blocksize_149 = _maxi_write_local_blocksize;
  wire [137-1:0] pack_write_req_packed_150;
  assign pack_write_req_packed_150 = { pack_write_req_op_sel_145, pack_write_req_local_addr_146, pack_write_req_local_stride_147, pack_write_req_size_148, pack_write_req_local_blocksize_149 };
  assign _maxi_write_req_fifo_wdata = ((_maxi_write_req_fsm == 1) && !_maxi_write_req_fifo_almost_full && (maxi_awready || !maxi_awvalid) && (_maxi_outstanding_wcount < 6))? pack_write_req_packed_150 : 
                                      ((_maxi_write_req_fsm == 0) && _maxi_write_start && !_maxi_write_req_fifo_almost_full)? pack_write_req_packed_130 : 'hx;
  assign _maxi_write_req_fifo_enq = ((_maxi_write_req_fsm == 1) && !_maxi_write_req_fifo_almost_full && (maxi_awready || !maxi_awvalid) && (_maxi_outstanding_wcount < 6))? (_maxi_write_req_fsm == 1) && !_maxi_write_req_fifo_almost_full && (maxi_awready || !maxi_awvalid) && (_maxi_outstanding_wcount < 6) && !_maxi_write_req_fifo_almost_full : 
                                    ((_maxi_write_req_fsm == 0) && _maxi_write_start && !_maxi_write_req_fifo_almost_full)? (_maxi_write_req_fsm == 0) && _maxi_write_start && !_maxi_write_req_fifo_almost_full && !_maxi_write_req_fifo_almost_full : 0;
  localparam _tmp_151 = 1;
  wire [_tmp_151-1:0] _tmp_152;
  assign _tmp_152 = !_maxi_write_req_fifo_almost_full;
  reg [_tmp_151-1:0] __tmp_152_1;
  reg _maxi_waddr_cond_0_1;
  reg [32-1:0] _maxi_write_data_fsm;
  localparam _maxi_write_data_fsm_init = 0;
  reg [32-1:0] read_burst_packed_fsm_2;
  localparam read_burst_packed_fsm_2_init = 0;
  reg [9-1:0] read_burst_packed_addr_153;
  reg [9-1:0] read_burst_packed_stride_154;
  reg [33-1:0] read_burst_packed_length_155;
  reg read_burst_packed_rvalid_156;
  reg read_burst_packed_rlast_157;
  wire [8-1:0] read_burst_packed_ram_addr_158;
  assign read_burst_packed_ram_addr_158 = read_burst_packed_addr_153 >> 1;
  assign ram_w16_l512_id1_0_1_addr = ((read_burst_packed_fsm_2 == 1) && (!read_burst_packed_rvalid_156 || (_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0)))? read_burst_packed_ram_addr_158 : 
                                     ((write_burst_packed_fsm_1 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_addr_105 : 'hx;
  assign ram_w16_l512_id1_0_1_enable = ((read_burst_packed_fsm_2 == 1) && (!read_burst_packed_rvalid_156 || (_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0)))? 1'd1 : 
                                       ((write_burst_packed_fsm_1 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 0;
  localparam _tmp_159 = 1;
  wire [_tmp_159-1:0] _tmp_160;
  assign _tmp_160 = (read_burst_packed_fsm_2 == 1) && (!read_burst_packed_rvalid_156 || (_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0));
  reg [_tmp_159-1:0] __tmp_160_1;
  wire [16-1:0] read_burst_packed_ram_rdata_161;
  assign read_burst_packed_ram_rdata_161 = ram_w16_l512_id1_0_1_rdata;
  wire [8-1:0] read_burst_packed_ram_addr_162;
  assign read_burst_packed_ram_addr_162 = read_burst_packed_addr_153 >> 1;
  assign ram_w16_l512_id1_1_1_addr = ((read_burst_packed_fsm_2 == 1) && (!read_burst_packed_rvalid_156 || (_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0)))? read_burst_packed_ram_addr_162 : 
                                     ((write_burst_packed_fsm_1 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_addr_107 : 'hx;
  assign ram_w16_l512_id1_1_1_enable = ((read_burst_packed_fsm_2 == 1) && (!read_burst_packed_rvalid_156 || (_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0)))? 1'd1 : 
                                       ((write_burst_packed_fsm_1 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 0;
  localparam _tmp_163 = 1;
  wire [_tmp_163-1:0] _tmp_164;
  assign _tmp_164 = (read_burst_packed_fsm_2 == 1) && (!read_burst_packed_rvalid_156 || (_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0));
  reg [_tmp_163-1:0] __tmp_164_1;
  wire [16-1:0] read_burst_packed_ram_rdata_165;
  assign read_burst_packed_ram_rdata_165 = ram_w16_l512_id1_1_1_rdata;
  wire [32-1:0] read_burst_packed_rdata_166;
  assign read_burst_packed_rdata_166 = { read_burst_packed_ram_rdata_165, read_burst_packed_ram_rdata_161 };
  reg _maxi_wdata_cond_0_1;
  reg [32-1:0] conv2d_12_objaddr;
  reg [32-1:0] conv2d_12_arg_objaddr_0;
  reg [32-1:0] conv2d_12_arg_objaddr_1;
  reg [32-1:0] conv2d_12_arg_objaddr_2;
  reg [32-1:0] conv2d_12_arg_objaddr_3;
  reg [32-1:0] control_conv2d_12;
  localparam control_conv2d_12_init = 0;
  reg _control_conv2d_12_called;
  wire signed [32-1:0] conv2d_12_act_base_offset;
  reg signed [32-1:0] conv2d_12_act_base_offset_row;
  reg signed [32-1:0] conv2d_12_act_base_offset_bat;
  assign conv2d_12_act_base_offset = conv2d_12_act_base_offset_row + conv2d_12_act_base_offset_bat;
  reg signed [32-1:0] conv2d_12_filter_base_offset;
  reg [32-1:0] conv2d_12_next_stream_num_ops;
  wire signed [32-1:0] conv2d_12_out_base_offset;
  reg signed [32-1:0] conv2d_12_out_base_offset_val;
  reg signed [32-1:0] conv2d_12_out_base_offset_col;
  reg signed [32-1:0] conv2d_12_out_base_offset_row;
  reg signed [32-1:0] conv2d_12_out_base_offset_bat;
  reg signed [32-1:0] conv2d_12_out_base_offset_och;
  assign conv2d_12_out_base_offset = conv2d_12_out_base_offset_val + conv2d_12_out_base_offset_col + conv2d_12_out_base_offset_row + conv2d_12_out_base_offset_bat + conv2d_12_out_base_offset_och;
  reg conv2d_12_dma_flag_0;
  reg conv2d_12_dma_flag_1;
  reg conv2d_12_dma_flag_2;
  reg [32-1:0] conv2d_12_sync_comp_count;
  reg [32-1:0] conv2d_12_sync_out_count;
  reg [32-1:0] conv2d_12_write_count;
  reg [32-1:0] conv2d_12_next_out_write_size;
  reg [32-1:0] conv2d_12_col_count;
  reg [32-1:0] conv2d_12_row_count;
  reg [32-1:0] conv2d_12_bat_count;
  reg [32-1:0] conv2d_12_och_count;
  reg [2-1:0] conv2d_12_col_select;
  reg [2-1:0] conv2d_12_row_select;
  reg [32-1:0] conv2d_12_out_col_count;
  reg [32-1:0] conv2d_12_out_row_count;
  reg [32-1:0] conv2d_12_out_ram_select;
  reg [32-1:0] conv2d_12_prev_col_count;
  reg [32-1:0] conv2d_12_prev_row_count;
  reg [32-1:0] conv2d_12_prev_bat_count;
  reg [32-1:0] conv2d_12_prev_och_count;
  reg [2-1:0] conv2d_12_prev_row_select;
  reg [32-1:0] conv2d_12_stream_act_local_0;
  reg [32-1:0] conv2d_12_stream_act_local_1;
  reg [32-1:0] conv2d_12_stream_act_local_2;
  reg [32-1:0] conv2d_12_stream_act_local_3;
  reg [32-1:0] conv2d_12_stream_act_local_4;
  reg [32-1:0] conv2d_12_stream_act_local_5;
  reg [32-1:0] conv2d_12_stream_act_local_6;
  reg [32-1:0] conv2d_12_stream_act_local_7;
  reg [32-1:0] conv2d_12_stream_act_local_8;
  reg [32-1:0] conv2d_12_stream_out_local_val;
  reg [32-1:0] conv2d_12_stream_out_local_col;
  wire [32-1:0] conv2d_12_stream_out_local;
  assign conv2d_12_stream_out_local = conv2d_12_stream_out_local_val + conv2d_12_stream_out_local_col;
  reg [32-1:0] conv2d_12_act_page_comp_offset_0;
  reg [32-1:0] conv2d_12_act_page_comp_offset_1;
  reg [32-1:0] conv2d_12_act_page_comp_offset_2;
  reg [32-1:0] conv2d_12_act_page_dma_offset_0;
  reg [32-1:0] conv2d_12_act_page_dma_offset_1;
  reg [32-1:0] conv2d_12_act_page_dma_offset_2;
  reg [32-1:0] conv2d_12_filter_page_comp_offset;
  reg [32-1:0] conv2d_12_filter_page_dma_offset;
  reg conv2d_12_out_page;
  reg [32-1:0] conv2d_12_out_page_comp_offset;
  reg [32-1:0] conv2d_12_out_page_dma_offset;
  reg [32-1:0] conv2d_12_out_laddr_offset;
  reg conv2d_12_skip_read_filter;
  reg conv2d_12_skip_read_act;
  reg conv2d_12_skip_comp;
  reg conv2d_12_skip_write_out;
  wire [32-1:0] mask_addr_shifted_167;
  assign mask_addr_shifted_167 = conv2d_12_arg_objaddr_2 + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_168;
  assign mask_addr_masked_168 = mask_addr_shifted_167 << 2;
  reg [32-1:0] write_burst_fsm_3;
  localparam write_burst_fsm_3_init = 0;
  reg [7-1:0] write_burst_addr_169;
  reg [7-1:0] write_burst_stride_170;
  reg [33-1:0] write_burst_length_171;
  reg write_burst_done_172;
  assign ram_w32_l128_id0_1_addr = ((write_burst_fsm_3 == 1) && _maxi_rvalid_sb_0)? write_burst_addr_169 : 'hx;
  assign ram_w32_l128_id0_1_wdata = ((write_burst_fsm_3 == 1) && _maxi_rvalid_sb_0)? _maxi_rdata_sb_0 : 'hx;
  assign ram_w32_l128_id0_1_wenable = ((write_burst_fsm_3 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 0;
  assign ram_w32_l128_id0_1_enable = ((write_burst_fsm_3 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 0;
  wire [1-1:0] _dma_read_packed_high_local_size_173;
  assign _dma_read_packed_high_local_size_173 = cparam_conv2d_12_scale_num >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_174;
  assign _dma_read_packed_low_local_size_174 = cparam_conv2d_12_scale_num & { 1{ 1'd1 } };
  wire [1-1:0] _dma_read_packed_local_packed_size_175;
  assign _dma_read_packed_local_packed_size_175 = (_dma_read_packed_low_local_size_174 > 0)? _dma_read_packed_high_local_size_173 + 1 : _dma_read_packed_high_local_size_173;
  wire [32-1:0] mask_addr_shifted_176;
  assign mask_addr_shifted_176 = conv2d_12_arg_objaddr_3 + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_177;
  assign mask_addr_masked_177 = mask_addr_shifted_176 << 2;
  wire [12-1:0] _dma_write_block_high_local_size_178;
  assign _dma_write_block_high_local_size_178 = cparam_conv2d_12_filter_read_size >> 1;
  wire [1-1:0] _dma_write_block_low_local_size_179;
  assign _dma_write_block_low_local_size_179 = cparam_conv2d_12_filter_read_size & { 1{ 1'd1 } };
  wire [12-1:0] _dma_write_block_local_size_180;
  assign _dma_write_block_local_size_180 = (_dma_write_block_low_local_size_179 > 0)? _dma_write_block_high_local_size_178 + 1 : _dma_write_block_high_local_size_178;
  wire [6-1:0] _dma_read_block_high_local_blocksize_181;
  assign _dma_read_block_high_local_blocksize_181 = cparam_conv2d_12_filter_read_block >> 1;
  wire [2-1:0] _dma_read_block_low_local_blocksize_182;
  assign _dma_read_block_low_local_blocksize_182 = cparam_conv2d_12_filter_read_block & { 1{ 1'd1 } };
  wire [6-1:0] _dma_read_block_local_blocksize_183;
  assign _dma_read_block_local_blocksize_183 = (_dma_read_block_low_local_blocksize_182 > 0)? _dma_read_block_high_local_blocksize_181 + 1 : _dma_read_block_high_local_blocksize_181;
  wire [32-1:0] mask_addr_shifted_184;
  assign mask_addr_shifted_184 = conv2d_12_arg_objaddr_1 + conv2d_12_filter_base_offset + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_185;
  assign mask_addr_masked_185 = mask_addr_shifted_184 << 2;
  wire write_burst_block_ram_wvalid_186;
  wire write_burst_block_ram_wquit_187;
  reg [32-1:0] write_burst_packed_fsm_4;
  localparam write_burst_packed_fsm_4_init = 0;
  reg [9-1:0] write_burst_packed_addr_188;
  reg [9-1:0] write_burst_packed_stride_189;
  reg [33-1:0] write_burst_packed_length_190;
  reg write_burst_packed_done_191;
  wire [8-1:0] write_burst_packed_ram_addr_192;
  assign write_burst_packed_ram_addr_192 = write_burst_packed_addr_188 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_193;
  assign write_burst_packed_ram_wdata_193 = _maxi_rdata_sb_0 >> 0;
  wire [8-1:0] write_burst_packed_ram_addr_194;
  assign write_burst_packed_ram_addr_194 = write_burst_packed_addr_188 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_195;
  assign write_burst_packed_ram_wdata_195 = _maxi_rdata_sb_0 >> 16;
  wire write_burst_block_ram_wvalid_196;
  wire write_burst_block_ram_wquit_197;
  reg [32-1:0] write_burst_packed_fsm_5;
  localparam write_burst_packed_fsm_5_init = 0;
  reg [9-1:0] write_burst_packed_addr_198;
  reg [9-1:0] write_burst_packed_stride_199;
  reg [33-1:0] write_burst_packed_length_200;
  reg write_burst_packed_done_201;
  wire [8-1:0] write_burst_packed_ram_addr_202;
  assign write_burst_packed_ram_addr_202 = write_burst_packed_addr_198 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_203;
  assign write_burst_packed_ram_wdata_203 = _maxi_rdata_sb_0 >> 0;
  wire [8-1:0] write_burst_packed_ram_addr_204;
  assign write_burst_packed_ram_addr_204 = write_burst_packed_addr_198 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_205;
  assign write_burst_packed_ram_wdata_205 = _maxi_rdata_sb_0 >> 16;
  wire write_burst_block_ram_wvalid_206;
  wire write_burst_block_ram_wquit_207;
  reg [32-1:0] write_burst_packed_fsm_6;
  localparam write_burst_packed_fsm_6_init = 0;
  reg [9-1:0] write_burst_packed_addr_208;
  reg [9-1:0] write_burst_packed_stride_209;
  reg [33-1:0] write_burst_packed_length_210;
  reg write_burst_packed_done_211;
  wire [8-1:0] write_burst_packed_ram_addr_212;
  assign write_burst_packed_ram_addr_212 = write_burst_packed_addr_208 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_213;
  assign write_burst_packed_ram_wdata_213 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id4_0_1_addr = ((write_burst_packed_fsm_6 == 1) && write_burst_block_ram_wvalid_206)? write_burst_packed_ram_addr_212 : 'hx;
  assign ram_w16_l512_id4_0_1_wdata = ((write_burst_packed_fsm_6 == 1) && write_burst_block_ram_wvalid_206)? write_burst_packed_ram_wdata_213 : 'hx;
  assign ram_w16_l512_id4_0_1_wenable = ((write_burst_packed_fsm_6 == 1) && write_burst_block_ram_wvalid_206)? 1'd1 : 0;
  assign ram_w16_l512_id4_0_1_enable = ((write_burst_packed_fsm_6 == 1) && write_burst_block_ram_wvalid_206)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_214;
  assign write_burst_packed_ram_addr_214 = write_burst_packed_addr_208 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_215;
  assign write_burst_packed_ram_wdata_215 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id4_1_1_addr = ((write_burst_packed_fsm_6 == 1) && write_burst_block_ram_wvalid_206)? write_burst_packed_ram_addr_214 : 'hx;
  assign ram_w16_l512_id4_1_1_wdata = ((write_burst_packed_fsm_6 == 1) && write_burst_block_ram_wvalid_206)? write_burst_packed_ram_wdata_215 : 'hx;
  assign ram_w16_l512_id4_1_1_wenable = ((write_burst_packed_fsm_6 == 1) && write_burst_block_ram_wvalid_206)? 1'd1 : 0;
  assign ram_w16_l512_id4_1_1_enable = ((write_burst_packed_fsm_6 == 1) && write_burst_block_ram_wvalid_206)? 1'd1 : 0;
  wire write_burst_block_ram_wvalid_216;
  wire write_burst_block_ram_wquit_217;
  reg [32-1:0] write_burst_packed_fsm_7;
  localparam write_burst_packed_fsm_7_init = 0;
  reg [9-1:0] write_burst_packed_addr_218;
  reg [9-1:0] write_burst_packed_stride_219;
  reg [33-1:0] write_burst_packed_length_220;
  reg write_burst_packed_done_221;
  wire [8-1:0] write_burst_packed_ram_addr_222;
  assign write_burst_packed_ram_addr_222 = write_burst_packed_addr_218 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_223;
  assign write_burst_packed_ram_wdata_223 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id5_0_1_addr = ((write_burst_packed_fsm_7 == 1) && write_burst_block_ram_wvalid_216)? write_burst_packed_ram_addr_222 : 'hx;
  assign ram_w16_l512_id5_0_1_wdata = ((write_burst_packed_fsm_7 == 1) && write_burst_block_ram_wvalid_216)? write_burst_packed_ram_wdata_223 : 'hx;
  assign ram_w16_l512_id5_0_1_wenable = ((write_burst_packed_fsm_7 == 1) && write_burst_block_ram_wvalid_216)? 1'd1 : 0;
  assign ram_w16_l512_id5_0_1_enable = ((write_burst_packed_fsm_7 == 1) && write_burst_block_ram_wvalid_216)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_224;
  assign write_burst_packed_ram_addr_224 = write_burst_packed_addr_218 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_225;
  assign write_burst_packed_ram_wdata_225 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id5_1_1_addr = ((write_burst_packed_fsm_7 == 1) && write_burst_block_ram_wvalid_216)? write_burst_packed_ram_addr_224 : 'hx;
  assign ram_w16_l512_id5_1_1_wdata = ((write_burst_packed_fsm_7 == 1) && write_burst_block_ram_wvalid_216)? write_burst_packed_ram_wdata_225 : 'hx;
  assign ram_w16_l512_id5_1_1_wenable = ((write_burst_packed_fsm_7 == 1) && write_burst_block_ram_wvalid_216)? 1'd1 : 0;
  assign ram_w16_l512_id5_1_1_enable = ((write_burst_packed_fsm_7 == 1) && write_burst_block_ram_wvalid_216)? 1'd1 : 0;
  wire write_burst_block_ram_wvalid_226;
  wire write_burst_block_ram_wquit_227;
  reg [32-1:0] write_burst_packed_fsm_8;
  localparam write_burst_packed_fsm_8_init = 0;
  reg [9-1:0] write_burst_packed_addr_228;
  reg [9-1:0] write_burst_packed_stride_229;
  reg [33-1:0] write_burst_packed_length_230;
  reg write_burst_packed_done_231;
  wire [8-1:0] write_burst_packed_ram_addr_232;
  assign write_burst_packed_ram_addr_232 = write_burst_packed_addr_228 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_233;
  assign write_burst_packed_ram_wdata_233 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id6_0_1_addr = ((write_burst_packed_fsm_8 == 1) && write_burst_block_ram_wvalid_226)? write_burst_packed_ram_addr_232 : 'hx;
  assign ram_w16_l512_id6_0_1_wdata = ((write_burst_packed_fsm_8 == 1) && write_burst_block_ram_wvalid_226)? write_burst_packed_ram_wdata_233 : 'hx;
  assign ram_w16_l512_id6_0_1_wenable = ((write_burst_packed_fsm_8 == 1) && write_burst_block_ram_wvalid_226)? 1'd1 : 0;
  assign ram_w16_l512_id6_0_1_enable = ((write_burst_packed_fsm_8 == 1) && write_burst_block_ram_wvalid_226)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_234;
  assign write_burst_packed_ram_addr_234 = write_burst_packed_addr_228 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_235;
  assign write_burst_packed_ram_wdata_235 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id6_1_1_addr = ((write_burst_packed_fsm_8 == 1) && write_burst_block_ram_wvalid_226)? write_burst_packed_ram_addr_234 : 'hx;
  assign ram_w16_l512_id6_1_1_wdata = ((write_burst_packed_fsm_8 == 1) && write_burst_block_ram_wvalid_226)? write_burst_packed_ram_wdata_235 : 'hx;
  assign ram_w16_l512_id6_1_1_wenable = ((write_burst_packed_fsm_8 == 1) && write_burst_block_ram_wvalid_226)? 1'd1 : 0;
  assign ram_w16_l512_id6_1_1_enable = ((write_burst_packed_fsm_8 == 1) && write_burst_block_ram_wvalid_226)? 1'd1 : 0;
  wire write_burst_block_ram_wvalid_236;
  wire write_burst_block_ram_wquit_237;
  reg [32-1:0] write_burst_packed_fsm_9;
  localparam write_burst_packed_fsm_9_init = 0;
  reg [9-1:0] write_burst_packed_addr_238;
  reg [9-1:0] write_burst_packed_stride_239;
  reg [33-1:0] write_burst_packed_length_240;
  reg write_burst_packed_done_241;
  wire [8-1:0] write_burst_packed_ram_addr_242;
  assign write_burst_packed_ram_addr_242 = write_burst_packed_addr_238 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_243;
  assign write_burst_packed_ram_wdata_243 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id7_0_1_addr = ((write_burst_packed_fsm_9 == 1) && write_burst_block_ram_wvalid_236)? write_burst_packed_ram_addr_242 : 'hx;
  assign ram_w16_l512_id7_0_1_wdata = ((write_burst_packed_fsm_9 == 1) && write_burst_block_ram_wvalid_236)? write_burst_packed_ram_wdata_243 : 'hx;
  assign ram_w16_l512_id7_0_1_wenable = ((write_burst_packed_fsm_9 == 1) && write_burst_block_ram_wvalid_236)? 1'd1 : 0;
  assign ram_w16_l512_id7_0_1_enable = ((write_burst_packed_fsm_9 == 1) && write_burst_block_ram_wvalid_236)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_244;
  assign write_burst_packed_ram_addr_244 = write_burst_packed_addr_238 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_245;
  assign write_burst_packed_ram_wdata_245 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id7_1_1_addr = ((write_burst_packed_fsm_9 == 1) && write_burst_block_ram_wvalid_236)? write_burst_packed_ram_addr_244 : 'hx;
  assign ram_w16_l512_id7_1_1_wdata = ((write_burst_packed_fsm_9 == 1) && write_burst_block_ram_wvalid_236)? write_burst_packed_ram_wdata_245 : 'hx;
  assign ram_w16_l512_id7_1_1_wenable = ((write_burst_packed_fsm_9 == 1) && write_burst_block_ram_wvalid_236)? 1'd1 : 0;
  assign ram_w16_l512_id7_1_1_enable = ((write_burst_packed_fsm_9 == 1) && write_burst_block_ram_wvalid_236)? 1'd1 : 0;
  wire write_burst_block_ram_wvalid_246;
  wire write_burst_block_ram_wquit_247;
  reg [32-1:0] write_burst_packed_fsm_10;
  localparam write_burst_packed_fsm_10_init = 0;
  reg [9-1:0] write_burst_packed_addr_248;
  reg [9-1:0] write_burst_packed_stride_249;
  reg [33-1:0] write_burst_packed_length_250;
  reg write_burst_packed_done_251;
  wire [8-1:0] write_burst_packed_ram_addr_252;
  assign write_burst_packed_ram_addr_252 = write_burst_packed_addr_248 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_253;
  assign write_burst_packed_ram_wdata_253 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id8_0_1_addr = ((write_burst_packed_fsm_10 == 1) && write_burst_block_ram_wvalid_246)? write_burst_packed_ram_addr_252 : 'hx;
  assign ram_w16_l512_id8_0_1_wdata = ((write_burst_packed_fsm_10 == 1) && write_burst_block_ram_wvalid_246)? write_burst_packed_ram_wdata_253 : 'hx;
  assign ram_w16_l512_id8_0_1_wenable = ((write_burst_packed_fsm_10 == 1) && write_burst_block_ram_wvalid_246)? 1'd1 : 0;
  assign ram_w16_l512_id8_0_1_enable = ((write_burst_packed_fsm_10 == 1) && write_burst_block_ram_wvalid_246)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_254;
  assign write_burst_packed_ram_addr_254 = write_burst_packed_addr_248 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_255;
  assign write_burst_packed_ram_wdata_255 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id8_1_1_addr = ((write_burst_packed_fsm_10 == 1) && write_burst_block_ram_wvalid_246)? write_burst_packed_ram_addr_254 : 'hx;
  assign ram_w16_l512_id8_1_1_wdata = ((write_burst_packed_fsm_10 == 1) && write_burst_block_ram_wvalid_246)? write_burst_packed_ram_wdata_255 : 'hx;
  assign ram_w16_l512_id8_1_1_wenable = ((write_burst_packed_fsm_10 == 1) && write_burst_block_ram_wvalid_246)? 1'd1 : 0;
  assign ram_w16_l512_id8_1_1_enable = ((write_burst_packed_fsm_10 == 1) && write_burst_block_ram_wvalid_246)? 1'd1 : 0;
  wire write_burst_block_ram_wvalid_256;
  wire write_burst_block_ram_wquit_257;
  reg [32-1:0] write_burst_packed_fsm_11;
  localparam write_burst_packed_fsm_11_init = 0;
  reg [9-1:0] write_burst_packed_addr_258;
  reg [9-1:0] write_burst_packed_stride_259;
  reg [33-1:0] write_burst_packed_length_260;
  reg write_burst_packed_done_261;
  wire [8-1:0] write_burst_packed_ram_addr_262;
  assign write_burst_packed_ram_addr_262 = write_burst_packed_addr_258 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_263;
  assign write_burst_packed_ram_wdata_263 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id9_0_1_addr = ((write_burst_packed_fsm_11 == 1) && write_burst_block_ram_wvalid_256)? write_burst_packed_ram_addr_262 : 'hx;
  assign ram_w16_l512_id9_0_1_wdata = ((write_burst_packed_fsm_11 == 1) && write_burst_block_ram_wvalid_256)? write_burst_packed_ram_wdata_263 : 'hx;
  assign ram_w16_l512_id9_0_1_wenable = ((write_burst_packed_fsm_11 == 1) && write_burst_block_ram_wvalid_256)? 1'd1 : 0;
  assign ram_w16_l512_id9_0_1_enable = ((write_burst_packed_fsm_11 == 1) && write_burst_block_ram_wvalid_256)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_264;
  assign write_burst_packed_ram_addr_264 = write_burst_packed_addr_258 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_265;
  assign write_burst_packed_ram_wdata_265 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id9_1_1_addr = ((write_burst_packed_fsm_11 == 1) && write_burst_block_ram_wvalid_256)? write_burst_packed_ram_addr_264 : 'hx;
  assign ram_w16_l512_id9_1_1_wdata = ((write_burst_packed_fsm_11 == 1) && write_burst_block_ram_wvalid_256)? write_burst_packed_ram_wdata_265 : 'hx;
  assign ram_w16_l512_id9_1_1_wenable = ((write_burst_packed_fsm_11 == 1) && write_burst_block_ram_wvalid_256)? 1'd1 : 0;
  assign ram_w16_l512_id9_1_1_enable = ((write_burst_packed_fsm_11 == 1) && write_burst_block_ram_wvalid_256)? 1'd1 : 0;
  wire write_burst_block_ram_wvalid_266;
  wire write_burst_block_ram_wquit_267;
  reg [32-1:0] write_burst_packed_fsm_12;
  localparam write_burst_packed_fsm_12_init = 0;
  reg [9-1:0] write_burst_packed_addr_268;
  reg [9-1:0] write_burst_packed_stride_269;
  reg [33-1:0] write_burst_packed_length_270;
  reg write_burst_packed_done_271;
  wire [8-1:0] write_burst_packed_ram_addr_272;
  assign write_burst_packed_ram_addr_272 = write_burst_packed_addr_268 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_273;
  assign write_burst_packed_ram_wdata_273 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id10_0_1_addr = ((write_burst_packed_fsm_12 == 1) && write_burst_block_ram_wvalid_266)? write_burst_packed_ram_addr_272 : 'hx;
  assign ram_w16_l512_id10_0_1_wdata = ((write_burst_packed_fsm_12 == 1) && write_burst_block_ram_wvalid_266)? write_burst_packed_ram_wdata_273 : 'hx;
  assign ram_w16_l512_id10_0_1_wenable = ((write_burst_packed_fsm_12 == 1) && write_burst_block_ram_wvalid_266)? 1'd1 : 0;
  assign ram_w16_l512_id10_0_1_enable = ((write_burst_packed_fsm_12 == 1) && write_burst_block_ram_wvalid_266)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_274;
  assign write_burst_packed_ram_addr_274 = write_burst_packed_addr_268 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_275;
  assign write_burst_packed_ram_wdata_275 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id10_1_1_addr = ((write_burst_packed_fsm_12 == 1) && write_burst_block_ram_wvalid_266)? write_burst_packed_ram_addr_274 : 'hx;
  assign ram_w16_l512_id10_1_1_wdata = ((write_burst_packed_fsm_12 == 1) && write_burst_block_ram_wvalid_266)? write_burst_packed_ram_wdata_275 : 'hx;
  assign ram_w16_l512_id10_1_1_wenable = ((write_burst_packed_fsm_12 == 1) && write_burst_block_ram_wvalid_266)? 1'd1 : 0;
  assign ram_w16_l512_id10_1_1_enable = ((write_burst_packed_fsm_12 == 1) && write_burst_block_ram_wvalid_266)? 1'd1 : 0;
  reg [32-1:0] write_burst_block_fsm_13;
  localparam write_burst_block_fsm_13_init = 0;
  reg [33-1:0] write_burst_block_length_276;
  reg [32-1:0] write_burst_block_blocksize_277;
  reg write_burst_block_done_278;
  reg [32-1:0] write_burst_block_count_279;
  assign write_burst_block_ram_wvalid_186 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_13 == 1);
  assign write_burst_block_ram_wquit_187 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1);
  assign write_burst_block_ram_wvalid_196 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_13 == 2);
  assign write_burst_block_ram_wquit_197 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1);
  assign write_burst_block_ram_wvalid_206 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_13 == 3);
  assign write_burst_block_ram_wquit_207 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1);
  assign write_burst_block_ram_wvalid_216 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_13 == 4);
  assign write_burst_block_ram_wquit_217 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1);
  assign write_burst_block_ram_wvalid_226 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_13 == 5);
  assign write_burst_block_ram_wquit_227 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1);
  assign write_burst_block_ram_wvalid_236 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_13 == 6);
  assign write_burst_block_ram_wquit_237 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1);
  assign write_burst_block_ram_wvalid_246 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_13 == 7);
  assign write_burst_block_ram_wquit_247 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1);
  assign write_burst_block_ram_wvalid_256 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_13 == 8);
  assign write_burst_block_ram_wquit_257 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1);
  assign write_burst_block_ram_wvalid_266 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_13 == 9);
  assign write_burst_block_ram_wquit_267 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1);
  wire [32-1:0] conv2d_12_mux_act_gaddr_0;
  assign conv2d_12_mux_act_gaddr_0 = (conv2d_12_row_select == 0)? conv2d_12_arg_objaddr_0 + (conv2d_12_act_base_offset + cparam_conv2d_12_act_offset_values_0) : 
                                     (conv2d_12_row_select == 1)? conv2d_12_arg_objaddr_0 + (conv2d_12_act_base_offset + cparam_conv2d_12_act_offset_values_2) : 
                                     (conv2d_12_row_select == 2)? conv2d_12_arg_objaddr_0 + (conv2d_12_act_base_offset + cparam_conv2d_12_act_offset_values_1) : 1'd0;
  wire [32-1:0] conv2d_12_mux_act_gaddr_1;
  assign conv2d_12_mux_act_gaddr_1 = (conv2d_12_row_select == 0)? conv2d_12_arg_objaddr_0 + (conv2d_12_act_base_offset + cparam_conv2d_12_act_offset_values_1) : 
                                     (conv2d_12_row_select == 1)? conv2d_12_arg_objaddr_0 + (conv2d_12_act_base_offset + cparam_conv2d_12_act_offset_values_0) : 
                                     (conv2d_12_row_select == 2)? conv2d_12_arg_objaddr_0 + (conv2d_12_act_base_offset + cparam_conv2d_12_act_offset_values_2) : 1'd0;
  wire [32-1:0] conv2d_12_mux_act_gaddr_2;
  assign conv2d_12_mux_act_gaddr_2 = (conv2d_12_row_select == 0)? conv2d_12_arg_objaddr_0 + (conv2d_12_act_base_offset + cparam_conv2d_12_act_offset_values_2) : 
                                     (conv2d_12_row_select == 1)? conv2d_12_arg_objaddr_0 + (conv2d_12_act_base_offset + cparam_conv2d_12_act_offset_values_1) : 
                                     (conv2d_12_row_select == 2)? conv2d_12_arg_objaddr_0 + (conv2d_12_act_base_offset + cparam_conv2d_12_act_offset_values_0) : 1'd0;
  wire conv2d_12_dma_pad_mask_0;
  assign conv2d_12_dma_pad_mask_0 = (conv2d_12_row_count + 0 < cparam_conv2d_12_pad_row_top) || (conv2d_12_row_count + 0 >= cparam_conv2d_12_act_num_row + cparam_conv2d_12_pad_row_top);
  wire conv2d_12_dma_pad_mask_1;
  assign conv2d_12_dma_pad_mask_1 = (conv2d_12_row_count + 1 < cparam_conv2d_12_pad_row_top) || (conv2d_12_row_count + 1 >= cparam_conv2d_12_act_num_row + cparam_conv2d_12_pad_row_top);
  wire conv2d_12_dma_pad_mask_2;
  assign conv2d_12_dma_pad_mask_2 = (conv2d_12_row_count + 2 < cparam_conv2d_12_pad_row_top) || (conv2d_12_row_count + 2 >= cparam_conv2d_12_act_num_row + cparam_conv2d_12_pad_row_top);
  wire conv2d_12_mux_dma_pad_mask_0;
  assign conv2d_12_mux_dma_pad_mask_0 = (conv2d_12_row_select == 0)? conv2d_12_dma_pad_mask_0 : 
                                        (conv2d_12_row_select == 1)? conv2d_12_dma_pad_mask_2 : 
                                        (conv2d_12_row_select == 2)? conv2d_12_dma_pad_mask_1 : 1'd0;
  wire conv2d_12_mux_dma_pad_mask_1;
  assign conv2d_12_mux_dma_pad_mask_1 = (conv2d_12_row_select == 0)? conv2d_12_dma_pad_mask_1 : 
                                        (conv2d_12_row_select == 1)? conv2d_12_dma_pad_mask_0 : 
                                        (conv2d_12_row_select == 2)? conv2d_12_dma_pad_mask_2 : 1'd0;
  wire conv2d_12_mux_dma_pad_mask_2;
  assign conv2d_12_mux_dma_pad_mask_2 = (conv2d_12_row_select == 0)? conv2d_12_dma_pad_mask_2 : 
                                        (conv2d_12_row_select == 1)? conv2d_12_dma_pad_mask_1 : 
                                        (conv2d_12_row_select == 2)? conv2d_12_dma_pad_mask_0 : 1'd0;
  wire conv2d_12_mux_dma_flag_0;
  assign conv2d_12_mux_dma_flag_0 = (conv2d_12_prev_row_select == 0)? conv2d_12_dma_flag_0 : 
                                    (conv2d_12_prev_row_select == 1)? conv2d_12_dma_flag_2 : 
                                    (conv2d_12_prev_row_select == 2)? conv2d_12_dma_flag_1 : 1'd0;
  wire conv2d_12_mux_dma_flag_1;
  assign conv2d_12_mux_dma_flag_1 = (conv2d_12_prev_row_select == 0)? conv2d_12_dma_flag_1 : 
                                    (conv2d_12_prev_row_select == 1)? conv2d_12_dma_flag_0 : 
                                    (conv2d_12_prev_row_select == 2)? conv2d_12_dma_flag_2 : 1'd0;
  wire conv2d_12_mux_dma_flag_2;
  assign conv2d_12_mux_dma_flag_2 = (conv2d_12_prev_row_select == 0)? conv2d_12_dma_flag_2 : 
                                    (conv2d_12_prev_row_select == 1)? conv2d_12_dma_flag_1 : 
                                    (conv2d_12_prev_row_select == 2)? conv2d_12_dma_flag_0 : 1'd0;
  wire [9-1:0] _dma_write_block_high_local_size_280;
  assign _dma_write_block_high_local_size_280 = cparam_conv2d_12_act_read_size >> 1;
  wire [1-1:0] _dma_write_block_low_local_size_281;
  assign _dma_write_block_low_local_size_281 = cparam_conv2d_12_act_read_size & { 1{ 1'd1 } };
  wire [9-1:0] _dma_write_block_local_size_282;
  assign _dma_write_block_local_size_282 = (_dma_write_block_low_local_size_281 > 0)? _dma_write_block_high_local_size_280 + 1 : _dma_write_block_high_local_size_280;
  wire [6-1:0] _dma_read_block_high_local_blocksize_283;
  assign _dma_read_block_high_local_blocksize_283 = cparam_conv2d_12_act_read_block >> 1;
  wire [2-1:0] _dma_read_block_low_local_blocksize_284;
  assign _dma_read_block_low_local_blocksize_284 = cparam_conv2d_12_act_read_block & { 1{ 1'd1 } };
  wire [6-1:0] _dma_read_block_local_blocksize_285;
  assign _dma_read_block_local_blocksize_285 = (_dma_read_block_low_local_blocksize_284 > 0)? _dma_read_block_high_local_blocksize_283 + 1 : _dma_read_block_high_local_blocksize_283;
  wire [32-1:0] mask_addr_shifted_286;
  assign mask_addr_shifted_286 = conv2d_12_mux_act_gaddr_0 + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_287;
  assign mask_addr_masked_287 = mask_addr_shifted_286 << 2;
  wire write_burst_block_ram_wvalid_288;
  wire write_burst_block_ram_wquit_289;
  reg [32-1:0] write_burst_packed_fsm_14;
  localparam write_burst_packed_fsm_14_init = 0;
  reg [9-1:0] write_burst_packed_addr_290;
  reg [9-1:0] write_burst_packed_stride_291;
  reg [33-1:0] write_burst_packed_length_292;
  reg write_burst_packed_done_293;
  wire [8-1:0] write_burst_packed_ram_addr_294;
  assign write_burst_packed_ram_addr_294 = write_burst_packed_addr_290 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_295;
  assign write_burst_packed_ram_wdata_295 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id11_0_1_addr = ((write_burst_packed_fsm_14 == 1) && write_burst_block_ram_wvalid_288)? write_burst_packed_ram_addr_294 : 'hx;
  assign ram_w16_l512_id11_0_1_wdata = ((write_burst_packed_fsm_14 == 1) && write_burst_block_ram_wvalid_288)? write_burst_packed_ram_wdata_295 : 'hx;
  assign ram_w16_l512_id11_0_1_wenable = ((write_burst_packed_fsm_14 == 1) && write_burst_block_ram_wvalid_288)? 1'd1 : 0;
  assign ram_w16_l512_id11_0_1_enable = ((write_burst_packed_fsm_14 == 1) && write_burst_block_ram_wvalid_288)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_296;
  assign write_burst_packed_ram_addr_296 = write_burst_packed_addr_290 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_297;
  assign write_burst_packed_ram_wdata_297 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id11_1_1_addr = ((write_burst_packed_fsm_14 == 1) && write_burst_block_ram_wvalid_288)? write_burst_packed_ram_addr_296 : 'hx;
  assign ram_w16_l512_id11_1_1_wdata = ((write_burst_packed_fsm_14 == 1) && write_burst_block_ram_wvalid_288)? write_burst_packed_ram_wdata_297 : 'hx;
  assign ram_w16_l512_id11_1_1_wenable = ((write_burst_packed_fsm_14 == 1) && write_burst_block_ram_wvalid_288)? 1'd1 : 0;
  assign ram_w16_l512_id11_1_1_enable = ((write_burst_packed_fsm_14 == 1) && write_burst_block_ram_wvalid_288)? 1'd1 : 0;
  wire write_burst_block_ram_wvalid_298;
  wire write_burst_block_ram_wquit_299;
  reg [32-1:0] write_burst_packed_fsm_15;
  localparam write_burst_packed_fsm_15_init = 0;
  reg [9-1:0] write_burst_packed_addr_300;
  reg [9-1:0] write_burst_packed_stride_301;
  reg [33-1:0] write_burst_packed_length_302;
  reg write_burst_packed_done_303;
  wire [8-1:0] write_burst_packed_ram_addr_304;
  assign write_burst_packed_ram_addr_304 = write_burst_packed_addr_300 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_305;
  assign write_burst_packed_ram_wdata_305 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id12_0_1_addr = ((write_burst_packed_fsm_15 == 1) && write_burst_block_ram_wvalid_298)? write_burst_packed_ram_addr_304 : 'hx;
  assign ram_w16_l512_id12_0_1_wdata = ((write_burst_packed_fsm_15 == 1) && write_burst_block_ram_wvalid_298)? write_burst_packed_ram_wdata_305 : 'hx;
  assign ram_w16_l512_id12_0_1_wenable = ((write_burst_packed_fsm_15 == 1) && write_burst_block_ram_wvalid_298)? 1'd1 : 0;
  assign ram_w16_l512_id12_0_1_enable = ((write_burst_packed_fsm_15 == 1) && write_burst_block_ram_wvalid_298)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_306;
  assign write_burst_packed_ram_addr_306 = write_burst_packed_addr_300 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_307;
  assign write_burst_packed_ram_wdata_307 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id12_1_1_addr = ((write_burst_packed_fsm_15 == 1) && write_burst_block_ram_wvalid_298)? write_burst_packed_ram_addr_306 : 'hx;
  assign ram_w16_l512_id12_1_1_wdata = ((write_burst_packed_fsm_15 == 1) && write_burst_block_ram_wvalid_298)? write_burst_packed_ram_wdata_307 : 'hx;
  assign ram_w16_l512_id12_1_1_wenable = ((write_burst_packed_fsm_15 == 1) && write_burst_block_ram_wvalid_298)? 1'd1 : 0;
  assign ram_w16_l512_id12_1_1_enable = ((write_burst_packed_fsm_15 == 1) && write_burst_block_ram_wvalid_298)? 1'd1 : 0;
  wire write_burst_block_ram_wvalid_308;
  wire write_burst_block_ram_wquit_309;
  reg [32-1:0] write_burst_packed_fsm_16;
  localparam write_burst_packed_fsm_16_init = 0;
  reg [9-1:0] write_burst_packed_addr_310;
  reg [9-1:0] write_burst_packed_stride_311;
  reg [33-1:0] write_burst_packed_length_312;
  reg write_burst_packed_done_313;
  wire [8-1:0] write_burst_packed_ram_addr_314;
  assign write_burst_packed_ram_addr_314 = write_burst_packed_addr_310 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_315;
  assign write_burst_packed_ram_wdata_315 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id13_0_1_addr = ((write_burst_packed_fsm_16 == 1) && write_burst_block_ram_wvalid_308)? write_burst_packed_ram_addr_314 : 'hx;
  assign ram_w16_l512_id13_0_1_wdata = ((write_burst_packed_fsm_16 == 1) && write_burst_block_ram_wvalid_308)? write_burst_packed_ram_wdata_315 : 'hx;
  assign ram_w16_l512_id13_0_1_wenable = ((write_burst_packed_fsm_16 == 1) && write_burst_block_ram_wvalid_308)? 1'd1 : 0;
  assign ram_w16_l512_id13_0_1_enable = ((write_burst_packed_fsm_16 == 1) && write_burst_block_ram_wvalid_308)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_316;
  assign write_burst_packed_ram_addr_316 = write_burst_packed_addr_310 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_317;
  assign write_burst_packed_ram_wdata_317 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id13_1_1_addr = ((write_burst_packed_fsm_16 == 1) && write_burst_block_ram_wvalid_308)? write_burst_packed_ram_addr_316 : 'hx;
  assign ram_w16_l512_id13_1_1_wdata = ((write_burst_packed_fsm_16 == 1) && write_burst_block_ram_wvalid_308)? write_burst_packed_ram_wdata_317 : 'hx;
  assign ram_w16_l512_id13_1_1_wenable = ((write_burst_packed_fsm_16 == 1) && write_burst_block_ram_wvalid_308)? 1'd1 : 0;
  assign ram_w16_l512_id13_1_1_enable = ((write_burst_packed_fsm_16 == 1) && write_burst_block_ram_wvalid_308)? 1'd1 : 0;
  reg [32-1:0] write_burst_block_fsm_17;
  localparam write_burst_block_fsm_17_init = 0;
  reg [33-1:0] write_burst_block_length_318;
  reg [32-1:0] write_burst_block_blocksize_319;
  reg write_burst_block_done_320;
  reg [32-1:0] write_burst_block_count_321;
  assign write_burst_block_ram_wvalid_288 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_17 == 1);
  assign write_burst_block_ram_wquit_289 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_318 <= 1);
  assign write_burst_block_ram_wvalid_298 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_17 == 2);
  assign write_burst_block_ram_wquit_299 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_318 <= 1);
  assign write_burst_block_ram_wvalid_308 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_17 == 3);
  assign write_burst_block_ram_wquit_309 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_318 <= 1);
  wire [9-1:0] _dma_write_block_high_local_size_322;
  assign _dma_write_block_high_local_size_322 = cparam_conv2d_12_act_read_size >> 1;
  wire [1-1:0] _dma_write_block_low_local_size_323;
  assign _dma_write_block_low_local_size_323 = cparam_conv2d_12_act_read_size & { 1{ 1'd1 } };
  wire [9-1:0] _dma_write_block_local_size_324;
  assign _dma_write_block_local_size_324 = (_dma_write_block_low_local_size_323 > 0)? _dma_write_block_high_local_size_322 + 1 : _dma_write_block_high_local_size_322;
  wire [6-1:0] _dma_read_block_high_local_blocksize_325;
  assign _dma_read_block_high_local_blocksize_325 = cparam_conv2d_12_act_read_block >> 1;
  wire [2-1:0] _dma_read_block_low_local_blocksize_326;
  assign _dma_read_block_low_local_blocksize_326 = cparam_conv2d_12_act_read_block & { 1{ 1'd1 } };
  wire [6-1:0] _dma_read_block_local_blocksize_327;
  assign _dma_read_block_local_blocksize_327 = (_dma_read_block_low_local_blocksize_326 > 0)? _dma_read_block_high_local_blocksize_325 + 1 : _dma_read_block_high_local_blocksize_325;
  wire [32-1:0] mask_addr_shifted_328;
  assign mask_addr_shifted_328 = conv2d_12_mux_act_gaddr_1 + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_329;
  assign mask_addr_masked_329 = mask_addr_shifted_328 << 2;
  wire write_burst_block_ram_wvalid_330;
  wire write_burst_block_ram_wquit_331;
  reg [32-1:0] write_burst_packed_fsm_18;
  localparam write_burst_packed_fsm_18_init = 0;
  reg [9-1:0] write_burst_packed_addr_332;
  reg [9-1:0] write_burst_packed_stride_333;
  reg [33-1:0] write_burst_packed_length_334;
  reg write_burst_packed_done_335;
  wire [8-1:0] write_burst_packed_ram_addr_336;
  assign write_burst_packed_ram_addr_336 = write_burst_packed_addr_332 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_337;
  assign write_burst_packed_ram_wdata_337 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id14_0_1_addr = ((write_burst_packed_fsm_18 == 1) && write_burst_block_ram_wvalid_330)? write_burst_packed_ram_addr_336 : 'hx;
  assign ram_w16_l512_id14_0_1_wdata = ((write_burst_packed_fsm_18 == 1) && write_burst_block_ram_wvalid_330)? write_burst_packed_ram_wdata_337 : 'hx;
  assign ram_w16_l512_id14_0_1_wenable = ((write_burst_packed_fsm_18 == 1) && write_burst_block_ram_wvalid_330)? 1'd1 : 0;
  assign ram_w16_l512_id14_0_1_enable = ((write_burst_packed_fsm_18 == 1) && write_burst_block_ram_wvalid_330)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_338;
  assign write_burst_packed_ram_addr_338 = write_burst_packed_addr_332 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_339;
  assign write_burst_packed_ram_wdata_339 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id14_1_1_addr = ((write_burst_packed_fsm_18 == 1) && write_burst_block_ram_wvalid_330)? write_burst_packed_ram_addr_338 : 'hx;
  assign ram_w16_l512_id14_1_1_wdata = ((write_burst_packed_fsm_18 == 1) && write_burst_block_ram_wvalid_330)? write_burst_packed_ram_wdata_339 : 'hx;
  assign ram_w16_l512_id14_1_1_wenable = ((write_burst_packed_fsm_18 == 1) && write_burst_block_ram_wvalid_330)? 1'd1 : 0;
  assign ram_w16_l512_id14_1_1_enable = ((write_burst_packed_fsm_18 == 1) && write_burst_block_ram_wvalid_330)? 1'd1 : 0;
  wire write_burst_block_ram_wvalid_340;
  wire write_burst_block_ram_wquit_341;
  reg [32-1:0] write_burst_packed_fsm_19;
  localparam write_burst_packed_fsm_19_init = 0;
  reg [9-1:0] write_burst_packed_addr_342;
  reg [9-1:0] write_burst_packed_stride_343;
  reg [33-1:0] write_burst_packed_length_344;
  reg write_burst_packed_done_345;
  wire [8-1:0] write_burst_packed_ram_addr_346;
  assign write_burst_packed_ram_addr_346 = write_burst_packed_addr_342 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_347;
  assign write_burst_packed_ram_wdata_347 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id15_0_1_addr = ((write_burst_packed_fsm_19 == 1) && write_burst_block_ram_wvalid_340)? write_burst_packed_ram_addr_346 : 'hx;
  assign ram_w16_l512_id15_0_1_wdata = ((write_burst_packed_fsm_19 == 1) && write_burst_block_ram_wvalid_340)? write_burst_packed_ram_wdata_347 : 'hx;
  assign ram_w16_l512_id15_0_1_wenable = ((write_burst_packed_fsm_19 == 1) && write_burst_block_ram_wvalid_340)? 1'd1 : 0;
  assign ram_w16_l512_id15_0_1_enable = ((write_burst_packed_fsm_19 == 1) && write_burst_block_ram_wvalid_340)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_348;
  assign write_burst_packed_ram_addr_348 = write_burst_packed_addr_342 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_349;
  assign write_burst_packed_ram_wdata_349 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id15_1_1_addr = ((write_burst_packed_fsm_19 == 1) && write_burst_block_ram_wvalid_340)? write_burst_packed_ram_addr_348 : 'hx;
  assign ram_w16_l512_id15_1_1_wdata = ((write_burst_packed_fsm_19 == 1) && write_burst_block_ram_wvalid_340)? write_burst_packed_ram_wdata_349 : 'hx;
  assign ram_w16_l512_id15_1_1_wenable = ((write_burst_packed_fsm_19 == 1) && write_burst_block_ram_wvalid_340)? 1'd1 : 0;
  assign ram_w16_l512_id15_1_1_enable = ((write_burst_packed_fsm_19 == 1) && write_burst_block_ram_wvalid_340)? 1'd1 : 0;
  wire write_burst_block_ram_wvalid_350;
  wire write_burst_block_ram_wquit_351;
  reg [32-1:0] write_burst_packed_fsm_20;
  localparam write_burst_packed_fsm_20_init = 0;
  reg [9-1:0] write_burst_packed_addr_352;
  reg [9-1:0] write_burst_packed_stride_353;
  reg [33-1:0] write_burst_packed_length_354;
  reg write_burst_packed_done_355;
  wire [8-1:0] write_burst_packed_ram_addr_356;
  assign write_burst_packed_ram_addr_356 = write_burst_packed_addr_352 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_357;
  assign write_burst_packed_ram_wdata_357 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id16_0_1_addr = ((write_burst_packed_fsm_20 == 1) && write_burst_block_ram_wvalid_350)? write_burst_packed_ram_addr_356 : 'hx;
  assign ram_w16_l512_id16_0_1_wdata = ((write_burst_packed_fsm_20 == 1) && write_burst_block_ram_wvalid_350)? write_burst_packed_ram_wdata_357 : 'hx;
  assign ram_w16_l512_id16_0_1_wenable = ((write_burst_packed_fsm_20 == 1) && write_burst_block_ram_wvalid_350)? 1'd1 : 0;
  assign ram_w16_l512_id16_0_1_enable = ((write_burst_packed_fsm_20 == 1) && write_burst_block_ram_wvalid_350)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_358;
  assign write_burst_packed_ram_addr_358 = write_burst_packed_addr_352 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_359;
  assign write_burst_packed_ram_wdata_359 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id16_1_1_addr = ((write_burst_packed_fsm_20 == 1) && write_burst_block_ram_wvalid_350)? write_burst_packed_ram_addr_358 : 'hx;
  assign ram_w16_l512_id16_1_1_wdata = ((write_burst_packed_fsm_20 == 1) && write_burst_block_ram_wvalid_350)? write_burst_packed_ram_wdata_359 : 'hx;
  assign ram_w16_l512_id16_1_1_wenable = ((write_burst_packed_fsm_20 == 1) && write_burst_block_ram_wvalid_350)? 1'd1 : 0;
  assign ram_w16_l512_id16_1_1_enable = ((write_burst_packed_fsm_20 == 1) && write_burst_block_ram_wvalid_350)? 1'd1 : 0;
  reg [32-1:0] write_burst_block_fsm_21;
  localparam write_burst_block_fsm_21_init = 0;
  reg [33-1:0] write_burst_block_length_360;
  reg [32-1:0] write_burst_block_blocksize_361;
  reg write_burst_block_done_362;
  reg [32-1:0] write_burst_block_count_363;
  assign write_burst_block_ram_wvalid_330 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_21 == 1);
  assign write_burst_block_ram_wquit_331 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_360 <= 1);
  assign write_burst_block_ram_wvalid_340 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_21 == 2);
  assign write_burst_block_ram_wquit_341 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_360 <= 1);
  assign write_burst_block_ram_wvalid_350 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_21 == 3);
  assign write_burst_block_ram_wquit_351 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_360 <= 1);
  wire [9-1:0] _dma_write_block_high_local_size_364;
  assign _dma_write_block_high_local_size_364 = cparam_conv2d_12_act_read_size >> 1;
  wire [1-1:0] _dma_write_block_low_local_size_365;
  assign _dma_write_block_low_local_size_365 = cparam_conv2d_12_act_read_size & { 1{ 1'd1 } };
  wire [9-1:0] _dma_write_block_local_size_366;
  assign _dma_write_block_local_size_366 = (_dma_write_block_low_local_size_365 > 0)? _dma_write_block_high_local_size_364 + 1 : _dma_write_block_high_local_size_364;
  wire [6-1:0] _dma_read_block_high_local_blocksize_367;
  assign _dma_read_block_high_local_blocksize_367 = cparam_conv2d_12_act_read_block >> 1;
  wire [2-1:0] _dma_read_block_low_local_blocksize_368;
  assign _dma_read_block_low_local_blocksize_368 = cparam_conv2d_12_act_read_block & { 1{ 1'd1 } };
  wire [6-1:0] _dma_read_block_local_blocksize_369;
  assign _dma_read_block_local_blocksize_369 = (_dma_read_block_low_local_blocksize_368 > 0)? _dma_read_block_high_local_blocksize_367 + 1 : _dma_read_block_high_local_blocksize_367;
  wire [32-1:0] mask_addr_shifted_370;
  assign mask_addr_shifted_370 = conv2d_12_mux_act_gaddr_2 + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_371;
  assign mask_addr_masked_371 = mask_addr_shifted_370 << 2;
  wire write_burst_block_ram_wvalid_372;
  wire write_burst_block_ram_wquit_373;
  reg [32-1:0] write_burst_packed_fsm_22;
  localparam write_burst_packed_fsm_22_init = 0;
  reg [9-1:0] write_burst_packed_addr_374;
  reg [9-1:0] write_burst_packed_stride_375;
  reg [33-1:0] write_burst_packed_length_376;
  reg write_burst_packed_done_377;
  wire [8-1:0] write_burst_packed_ram_addr_378;
  assign write_burst_packed_ram_addr_378 = write_burst_packed_addr_374 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_379;
  assign write_burst_packed_ram_wdata_379 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id17_0_1_addr = ((write_burst_packed_fsm_22 == 1) && write_burst_block_ram_wvalid_372)? write_burst_packed_ram_addr_378 : 'hx;
  assign ram_w16_l512_id17_0_1_wdata = ((write_burst_packed_fsm_22 == 1) && write_burst_block_ram_wvalid_372)? write_burst_packed_ram_wdata_379 : 'hx;
  assign ram_w16_l512_id17_0_1_wenable = ((write_burst_packed_fsm_22 == 1) && write_burst_block_ram_wvalid_372)? 1'd1 : 0;
  assign ram_w16_l512_id17_0_1_enable = ((write_burst_packed_fsm_22 == 1) && write_burst_block_ram_wvalid_372)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_380;
  assign write_burst_packed_ram_addr_380 = write_burst_packed_addr_374 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_381;
  assign write_burst_packed_ram_wdata_381 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id17_1_1_addr = ((write_burst_packed_fsm_22 == 1) && write_burst_block_ram_wvalid_372)? write_burst_packed_ram_addr_380 : 'hx;
  assign ram_w16_l512_id17_1_1_wdata = ((write_burst_packed_fsm_22 == 1) && write_burst_block_ram_wvalid_372)? write_burst_packed_ram_wdata_381 : 'hx;
  assign ram_w16_l512_id17_1_1_wenable = ((write_burst_packed_fsm_22 == 1) && write_burst_block_ram_wvalid_372)? 1'd1 : 0;
  assign ram_w16_l512_id17_1_1_enable = ((write_burst_packed_fsm_22 == 1) && write_burst_block_ram_wvalid_372)? 1'd1 : 0;
  wire write_burst_block_ram_wvalid_382;
  wire write_burst_block_ram_wquit_383;
  reg [32-1:0] write_burst_packed_fsm_23;
  localparam write_burst_packed_fsm_23_init = 0;
  reg [9-1:0] write_burst_packed_addr_384;
  reg [9-1:0] write_burst_packed_stride_385;
  reg [33-1:0] write_burst_packed_length_386;
  reg write_burst_packed_done_387;
  wire [8-1:0] write_burst_packed_ram_addr_388;
  assign write_burst_packed_ram_addr_388 = write_burst_packed_addr_384 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_389;
  assign write_burst_packed_ram_wdata_389 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id18_0_1_addr = ((write_burst_packed_fsm_23 == 1) && write_burst_block_ram_wvalid_382)? write_burst_packed_ram_addr_388 : 'hx;
  assign ram_w16_l512_id18_0_1_wdata = ((write_burst_packed_fsm_23 == 1) && write_burst_block_ram_wvalid_382)? write_burst_packed_ram_wdata_389 : 'hx;
  assign ram_w16_l512_id18_0_1_wenable = ((write_burst_packed_fsm_23 == 1) && write_burst_block_ram_wvalid_382)? 1'd1 : 0;
  assign ram_w16_l512_id18_0_1_enable = ((write_burst_packed_fsm_23 == 1) && write_burst_block_ram_wvalid_382)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_390;
  assign write_burst_packed_ram_addr_390 = write_burst_packed_addr_384 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_391;
  assign write_burst_packed_ram_wdata_391 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id18_1_1_addr = ((write_burst_packed_fsm_23 == 1) && write_burst_block_ram_wvalid_382)? write_burst_packed_ram_addr_390 : 'hx;
  assign ram_w16_l512_id18_1_1_wdata = ((write_burst_packed_fsm_23 == 1) && write_burst_block_ram_wvalid_382)? write_burst_packed_ram_wdata_391 : 'hx;
  assign ram_w16_l512_id18_1_1_wenable = ((write_burst_packed_fsm_23 == 1) && write_burst_block_ram_wvalid_382)? 1'd1 : 0;
  assign ram_w16_l512_id18_1_1_enable = ((write_burst_packed_fsm_23 == 1) && write_burst_block_ram_wvalid_382)? 1'd1 : 0;
  wire write_burst_block_ram_wvalid_392;
  wire write_burst_block_ram_wquit_393;
  reg [32-1:0] write_burst_packed_fsm_24;
  localparam write_burst_packed_fsm_24_init = 0;
  reg [9-1:0] write_burst_packed_addr_394;
  reg [9-1:0] write_burst_packed_stride_395;
  reg [33-1:0] write_burst_packed_length_396;
  reg write_burst_packed_done_397;
  wire [8-1:0] write_burst_packed_ram_addr_398;
  assign write_burst_packed_ram_addr_398 = write_burst_packed_addr_394 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_399;
  assign write_burst_packed_ram_wdata_399 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id19_0_1_addr = ((write_burst_packed_fsm_24 == 1) && write_burst_block_ram_wvalid_392)? write_burst_packed_ram_addr_398 : 'hx;
  assign ram_w16_l512_id19_0_1_wdata = ((write_burst_packed_fsm_24 == 1) && write_burst_block_ram_wvalid_392)? write_burst_packed_ram_wdata_399 : 'hx;
  assign ram_w16_l512_id19_0_1_wenable = ((write_burst_packed_fsm_24 == 1) && write_burst_block_ram_wvalid_392)? 1'd1 : 0;
  assign ram_w16_l512_id19_0_1_enable = ((write_burst_packed_fsm_24 == 1) && write_burst_block_ram_wvalid_392)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_400;
  assign write_burst_packed_ram_addr_400 = write_burst_packed_addr_394 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_401;
  assign write_burst_packed_ram_wdata_401 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id19_1_1_addr = ((write_burst_packed_fsm_24 == 1) && write_burst_block_ram_wvalid_392)? write_burst_packed_ram_addr_400 : 'hx;
  assign ram_w16_l512_id19_1_1_wdata = ((write_burst_packed_fsm_24 == 1) && write_burst_block_ram_wvalid_392)? write_burst_packed_ram_wdata_401 : 'hx;
  assign ram_w16_l512_id19_1_1_wenable = ((write_burst_packed_fsm_24 == 1) && write_burst_block_ram_wvalid_392)? 1'd1 : 0;
  assign ram_w16_l512_id19_1_1_enable = ((write_burst_packed_fsm_24 == 1) && write_burst_block_ram_wvalid_392)? 1'd1 : 0;
  reg [32-1:0] write_burst_block_fsm_25;
  localparam write_burst_block_fsm_25_init = 0;
  reg [33-1:0] write_burst_block_length_402;
  reg [32-1:0] write_burst_block_blocksize_403;
  reg write_burst_block_done_404;
  reg [32-1:0] write_burst_block_count_405;
  assign write_burst_block_ram_wvalid_372 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_25 == 1);
  assign write_burst_block_ram_wquit_373 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_402 <= 1);
  assign write_burst_block_ram_wvalid_382 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_25 == 2);
  assign write_burst_block_ram_wquit_383 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_402 <= 1);
  assign write_burst_block_ram_wvalid_392 = _maxi_rvalid_sb_0 && (write_burst_block_fsm_25 == 3);
  assign write_burst_block_ram_wquit_393 = 0 || _maxi_rvalid_sb_0 && 0 || _maxi_rvalid_sb_0 && (write_burst_block_length_402 <= 1);
  reg [32-1:0] conv2d_12_comp_fsm;
  localparam conv2d_12_comp_fsm_init = 0;
  reg [32-1:0] conv2d_12_filter_page_comp_offset_buf;
  reg [32-1:0] conv2d_12_act_page_comp_offset_buf_0;
  reg [32-1:0] conv2d_12_act_page_comp_offset_buf_1;
  reg [32-1:0] conv2d_12_act_page_comp_offset_buf_2;
  reg [32-1:0] conv2d_12_out_page_comp_offset_buf;
  reg [32-1:0] conv2d_12_row_count_buf;
  reg [2-1:0] conv2d_12_row_select_buf;
  reg [32-1:0] conv2d_12_och_count_buf;
  wire conv2d_12_stream_pad_mask_0_0;
  assign conv2d_12_stream_pad_mask_0_0 = (conv2d_12_col_count + 0 < cparam_conv2d_12_pad_col_left) || (conv2d_12_col_count + 0 >= cparam_conv2d_12_act_num_col + cparam_conv2d_12_pad_col_left) || (conv2d_12_row_count_buf + 0 < cparam_conv2d_12_pad_row_top) || (conv2d_12_row_count_buf + 0 >= cparam_conv2d_12_act_num_row + cparam_conv2d_12_pad_row_top);
  wire conv2d_12_stream_pad_mask_0_1;
  assign conv2d_12_stream_pad_mask_0_1 = (conv2d_12_col_count + 1 < cparam_conv2d_12_pad_col_left) || (conv2d_12_col_count + 1 >= cparam_conv2d_12_act_num_col + cparam_conv2d_12_pad_col_left) || (conv2d_12_row_count_buf + 0 < cparam_conv2d_12_pad_row_top) || (conv2d_12_row_count_buf + 0 >= cparam_conv2d_12_act_num_row + cparam_conv2d_12_pad_row_top);
  wire conv2d_12_stream_pad_mask_0_2;
  assign conv2d_12_stream_pad_mask_0_2 = (conv2d_12_col_count + 2 < cparam_conv2d_12_pad_col_left) || (conv2d_12_col_count + 2 >= cparam_conv2d_12_act_num_col + cparam_conv2d_12_pad_col_left) || (conv2d_12_row_count_buf + 0 < cparam_conv2d_12_pad_row_top) || (conv2d_12_row_count_buf + 0 >= cparam_conv2d_12_act_num_row + cparam_conv2d_12_pad_row_top);
  wire conv2d_12_stream_pad_mask_1_0;
  assign conv2d_12_stream_pad_mask_1_0 = (conv2d_12_col_count + 0 < cparam_conv2d_12_pad_col_left) || (conv2d_12_col_count + 0 >= cparam_conv2d_12_act_num_col + cparam_conv2d_12_pad_col_left) || (conv2d_12_row_count_buf + 1 < cparam_conv2d_12_pad_row_top) || (conv2d_12_row_count_buf + 1 >= cparam_conv2d_12_act_num_row + cparam_conv2d_12_pad_row_top);
  wire conv2d_12_stream_pad_mask_1_1;
  assign conv2d_12_stream_pad_mask_1_1 = (conv2d_12_col_count + 1 < cparam_conv2d_12_pad_col_left) || (conv2d_12_col_count + 1 >= cparam_conv2d_12_act_num_col + cparam_conv2d_12_pad_col_left) || (conv2d_12_row_count_buf + 1 < cparam_conv2d_12_pad_row_top) || (conv2d_12_row_count_buf + 1 >= cparam_conv2d_12_act_num_row + cparam_conv2d_12_pad_row_top);
  wire conv2d_12_stream_pad_mask_1_2;
  assign conv2d_12_stream_pad_mask_1_2 = (conv2d_12_col_count + 2 < cparam_conv2d_12_pad_col_left) || (conv2d_12_col_count + 2 >= cparam_conv2d_12_act_num_col + cparam_conv2d_12_pad_col_left) || (conv2d_12_row_count_buf + 1 < cparam_conv2d_12_pad_row_top) || (conv2d_12_row_count_buf + 1 >= cparam_conv2d_12_act_num_row + cparam_conv2d_12_pad_row_top);
  wire conv2d_12_stream_pad_mask_2_0;
  assign conv2d_12_stream_pad_mask_2_0 = (conv2d_12_col_count + 0 < cparam_conv2d_12_pad_col_left) || (conv2d_12_col_count + 0 >= cparam_conv2d_12_act_num_col + cparam_conv2d_12_pad_col_left) || (conv2d_12_row_count_buf + 2 < cparam_conv2d_12_pad_row_top) || (conv2d_12_row_count_buf + 2 >= cparam_conv2d_12_act_num_row + cparam_conv2d_12_pad_row_top);
  wire conv2d_12_stream_pad_mask_2_1;
  assign conv2d_12_stream_pad_mask_2_1 = (conv2d_12_col_count + 1 < cparam_conv2d_12_pad_col_left) || (conv2d_12_col_count + 1 >= cparam_conv2d_12_act_num_col + cparam_conv2d_12_pad_col_left) || (conv2d_12_row_count_buf + 2 < cparam_conv2d_12_pad_row_top) || (conv2d_12_row_count_buf + 2 >= cparam_conv2d_12_act_num_row + cparam_conv2d_12_pad_row_top);
  wire conv2d_12_stream_pad_mask_2_2;
  assign conv2d_12_stream_pad_mask_2_2 = (conv2d_12_col_count + 2 < cparam_conv2d_12_pad_col_left) || (conv2d_12_col_count + 2 >= cparam_conv2d_12_act_num_col + cparam_conv2d_12_pad_col_left) || (conv2d_12_row_count_buf + 2 < cparam_conv2d_12_pad_row_top) || (conv2d_12_row_count_buf + 2 >= cparam_conv2d_12_act_num_row + cparam_conv2d_12_pad_row_top);
  reg [9-1:0] conv2d_12_stream_pad_masks;
  wire [6-1:0] stream_conv2d_12_parameter_0_data;
  wire [2-1:0] stream_conv2d_12_parameter_1_data;
  wire [2-1:0] stream_conv2d_12_parameter_2_data;
  wire [9-1:0] stream_conv2d_12_parameter_3_data;
  wire [1-1:0] stream_conv2d_12_parameter_4_data;
  wire [1-1:0] stream_conv2d_12__reduce_reset_data;
  wire [1-1:0] stream_conv2d_12_parameter_6_data;
  wire [32-1:0] stream_conv2d_12_source_7_data;
  wire [1-1:0] stream_conv2d_12_parameter_8_data;
  wire [16-1:0] stream_conv2d_12_source_9_data;
  wire [1-1:0] stream_conv2d_12_parameter_10_data;
  wire [16-1:0] stream_conv2d_12_source_11_data;
  wire [1-1:0] stream_conv2d_12_parameter_12_data;
  wire [16-1:0] stream_conv2d_12_source_13_data;
  wire [1-1:0] stream_conv2d_12_parameter_14_data;
  wire [16-1:0] stream_conv2d_12_source_15_data;
  wire [1-1:0] stream_conv2d_12_parameter_16_data;
  wire [1-1:0] stream_conv2d_12_parameter_17_data;
  wire [1-1:0] stream_conv2d_12_parameter_18_data;
  wire [1-1:0] stream_conv2d_12_parameter_19_data;
  wire [16-1:0] stream_conv2d_12_source_20_data;
  wire [16-1:0] stream_conv2d_12_source_21_data;
  wire [16-1:0] stream_conv2d_12_source_22_data;
  wire [16-1:0] stream_conv2d_12_source_23_data;
  wire [16-1:0] stream_conv2d_12_source_24_data;
  wire [16-1:0] stream_conv2d_12_source_25_data;
  wire [16-1:0] stream_conv2d_12_source_26_data;
  wire [16-1:0] stream_conv2d_12_source_27_data;
  wire [16-1:0] stream_conv2d_12_source_28_data;
  wire [16-1:0] stream_conv2d_12_source_29_data;
  wire [16-1:0] stream_conv2d_12_source_30_data;
  wire [16-1:0] stream_conv2d_12_source_31_data;
  wire [16-1:0] stream_conv2d_12_source_32_data;
  wire [16-1:0] stream_conv2d_12_source_33_data;
  wire [16-1:0] stream_conv2d_12_source_34_data;
  wire [16-1:0] stream_conv2d_12_source_35_data;
  wire [16-1:0] stream_conv2d_12_source_36_data;
  wire [16-1:0] stream_conv2d_12_source_37_data;
  reg __stream_conv2d_12_stream_ivalid_1;
  reg __stream_conv2d_12_stream_ivalid_2;
  reg __stream_conv2d_12_stream_ivalid_3;
  reg __stream_conv2d_12_stream_ivalid_4;
  reg __stream_conv2d_12_stream_ivalid_5;
  reg __stream_conv2d_12_stream_ivalid_6;
  reg __stream_conv2d_12_stream_ivalid_7;
  reg __stream_conv2d_12_stream_ivalid_8;
  reg __stream_conv2d_12_stream_ivalid_9;
  reg __stream_conv2d_12_stream_ivalid_10;
  reg __stream_conv2d_12_stream_ivalid_11;
  reg __stream_conv2d_12_stream_ivalid_12;
  reg __stream_conv2d_12_stream_ivalid_13;
  reg __stream_conv2d_12_stream_ivalid_14;
  reg __stream_conv2d_12_stream_ivalid_15;
  reg __stream_conv2d_12_stream_ivalid_16;
  reg __stream_conv2d_12_stream_ivalid_17;
  reg __stream_conv2d_12_stream_ivalid_18;
  reg __stream_conv2d_12_stream_ivalid_19;
  reg __stream_conv2d_12_stream_ivalid_20;
  reg __stream_conv2d_12_stream_ivalid_21;
  reg __stream_conv2d_12_stream_ivalid_22;
  reg __stream_conv2d_12_stream_ivalid_23;
  reg __stream_conv2d_12_stream_ivalid_24;
  reg __stream_conv2d_12_stream_ivalid_25;
  reg __stream_conv2d_12_stream_ivalid_26;
  reg __stream_conv2d_12_stream_ivalid_27;
  reg __stream_conv2d_12_stream_ivalid_28;
  wire [32-1:0] _slice_data_343;
  assign _slice_data_343 = stream_conv2d_12_source_7_data[6'd31:1'd0];
  wire [32-1:0] _reinterpretcast_src_344;
  assign _reinterpretcast_src_344 = _slice_data_343;
  wire signed [32-1:0] _reinterpretcast_data_344;
  assign _reinterpretcast_data_344 = _reinterpretcast_src_344;
  wire signed [32-1:0] _cond_data_345;
  assign _cond_data_345 = (stream_conv2d_12_parameter_6_data)? _reinterpretcast_data_344 : _reinterpretcast_data_344;
  wire [16-1:0] _slice_data_350;
  assign _slice_data_350 = stream_conv2d_12_source_9_data[5'd15:1'd0];
  wire [16-1:0] _reinterpretcast_src_351;
  assign _reinterpretcast_src_351 = _slice_data_350;
  wire signed [16-1:0] _reinterpretcast_data_351;
  assign _reinterpretcast_data_351 = _reinterpretcast_src_351;
  wire signed [16-1:0] _cond_data_352;
  assign _cond_data_352 = (stream_conv2d_12_parameter_8_data)? _reinterpretcast_data_351 : _reinterpretcast_data_351;
  wire [16-1:0] _slice_data_357;
  assign _slice_data_357 = stream_conv2d_12_source_11_data[5'd15:1'd0];
  wire [16-1:0] _reinterpretcast_src_358;
  assign _reinterpretcast_src_358 = _slice_data_357;
  wire [16-1:0] _reinterpretcast_data_358;
  assign _reinterpretcast_data_358 = _reinterpretcast_src_358;
  wire [16-1:0] _cond_data_359;
  assign _cond_data_359 = (stream_conv2d_12_parameter_10_data)? _reinterpretcast_data_358 : _reinterpretcast_data_358;
  wire [16-1:0] _slice_data_364;
  assign _slice_data_364 = stream_conv2d_12_source_13_data[5'd15:1'd0];
  wire [16-1:0] _reinterpretcast_src_365;
  assign _reinterpretcast_src_365 = _slice_data_364;
  wire [16-1:0] _reinterpretcast_data_365;
  assign _reinterpretcast_data_365 = _reinterpretcast_src_365;
  wire [16-1:0] _cond_data_366;
  assign _cond_data_366 = (stream_conv2d_12_parameter_12_data)? _reinterpretcast_data_365 : _reinterpretcast_data_365;
  wire [16-1:0] _slice_data_371;
  assign _slice_data_371 = stream_conv2d_12_source_15_data[5'd15:1'd0];
  wire [16-1:0] _reinterpretcast_src_372;
  assign _reinterpretcast_src_372 = _slice_data_371;
  wire [16-1:0] _reinterpretcast_data_372;
  assign _reinterpretcast_data_372 = _reinterpretcast_src_372;
  wire [16-1:0] _cond_data_373;
  assign _cond_data_373 = (stream_conv2d_12_parameter_14_data)? _reinterpretcast_data_372 : _reinterpretcast_data_372;
  reg [1-1:0] _eq_data_387;
  reg [1-1:0] _eq_data_391;
  reg [1-1:0] _eq_data_394;
  reg [1-1:0] _eq_data_397;
  reg [1-1:0] _eq_data_401;
  reg [1-1:0] _eq_data_404;
  reg [1-1:0] _eq_data_407;
  reg [1-1:0] _eq_data_411;
  reg [1-1:0] _eq_data_414;
  reg [1-1:0] _eq_data_417;
  reg [1-1:0] _eq_data_421;
  reg [1-1:0] _eq_data_424;
  reg [1-1:0] _eq_data_427;
  reg [1-1:0] _eq_data_431;
  reg [1-1:0] _eq_data_434;
  reg [1-1:0] _eq_data_437;
  reg [1-1:0] _eq_data_441;
  reg [1-1:0] _eq_data_444;
  reg [1-1:0] _eq_data_447;
  reg [1-1:0] _eq_data_451;
  reg [1-1:0] _eq_data_454;
  reg [1-1:0] _eq_data_457;
  reg [1-1:0] _eq_data_461;
  reg [1-1:0] _eq_data_464;
  reg [1-1:0] _eq_data_467;
  reg [1-1:0] _eq_data_471;
  reg [1-1:0] _eq_data_474;
  reg [1-1:0] _eq_data_477;
  reg [1-1:0] _eq_data_481;
  reg [1-1:0] _eq_data_484;
  reg [1-1:0] _eq_data_487;
  reg [1-1:0] _eq_data_491;
  reg [1-1:0] _eq_data_494;
  reg [1-1:0] _eq_data_497;
  reg [1-1:0] _eq_data_501;
  reg [1-1:0] _eq_data_504;
  reg [1-1:0] _eq_data_507;
  reg [1-1:0] _eq_data_511;
  reg [1-1:0] _eq_data_514;
  reg [1-1:0] _eq_data_517;
  reg [1-1:0] _eq_data_521;
  reg [1-1:0] _eq_data_524;
  reg [1-1:0] _eq_data_527;
  reg [1-1:0] _eq_data_531;
  reg [1-1:0] _eq_data_534;
  reg [1-1:0] _eq_data_537;
  reg [1-1:0] _eq_data_541;
  reg [1-1:0] _eq_data_544;
  reg [1-1:0] _eq_data_547;
  reg [1-1:0] _eq_data_551;
  reg [1-1:0] _eq_data_554;
  reg [1-1:0] _eq_data_557;
  reg [1-1:0] _eq_data_561;
  reg [1-1:0] _eq_data_564;
  wire [16-1:0] _reinterpretcast_src_657;
  assign _reinterpretcast_src_657 = stream_conv2d_12_source_29_data;
  wire signed [16-1:0] _reinterpretcast_data_657;
  assign _reinterpretcast_data_657 = _reinterpretcast_src_657;
  wire [16-1:0] _reinterpretcast_src_658;
  assign _reinterpretcast_src_658 = stream_conv2d_12_source_30_data;
  wire signed [16-1:0] _reinterpretcast_data_658;
  assign _reinterpretcast_data_658 = _reinterpretcast_src_658;
  wire [16-1:0] _reinterpretcast_src_659;
  assign _reinterpretcast_src_659 = stream_conv2d_12_source_31_data;
  wire signed [16-1:0] _reinterpretcast_data_659;
  assign _reinterpretcast_data_659 = _reinterpretcast_src_659;
  wire [16-1:0] _reinterpretcast_src_660;
  assign _reinterpretcast_src_660 = stream_conv2d_12_source_32_data;
  wire signed [16-1:0] _reinterpretcast_data_660;
  assign _reinterpretcast_data_660 = _reinterpretcast_src_660;
  wire [16-1:0] _reinterpretcast_src_661;
  assign _reinterpretcast_src_661 = stream_conv2d_12_source_33_data;
  wire signed [16-1:0] _reinterpretcast_data_661;
  assign _reinterpretcast_data_661 = _reinterpretcast_src_661;
  wire [16-1:0] _reinterpretcast_src_662;
  assign _reinterpretcast_src_662 = stream_conv2d_12_source_34_data;
  wire signed [16-1:0] _reinterpretcast_data_662;
  assign _reinterpretcast_data_662 = _reinterpretcast_src_662;
  wire [16-1:0] _reinterpretcast_src_663;
  assign _reinterpretcast_src_663 = stream_conv2d_12_source_35_data;
  wire signed [16-1:0] _reinterpretcast_data_663;
  assign _reinterpretcast_data_663 = _reinterpretcast_src_663;
  wire [16-1:0] _reinterpretcast_src_664;
  assign _reinterpretcast_src_664 = stream_conv2d_12_source_36_data;
  wire signed [16-1:0] _reinterpretcast_data_664;
  assign _reinterpretcast_data_664 = _reinterpretcast_src_664;
  wire [16-1:0] _reinterpretcast_src_665;
  assign _reinterpretcast_src_665 = stream_conv2d_12_source_37_data;
  wire signed [16-1:0] _reinterpretcast_data_665;
  assign _reinterpretcast_data_665 = _reinterpretcast_src_665;
  wire [1-1:0] _pointer_data_666;
  assign _pointer_data_666 = stream_conv2d_12_parameter_3_data[1'sd0];
  wire [1-1:0] _pointer_data_668;
  assign _pointer_data_668 = stream_conv2d_12_parameter_3_data[2'sd1];
  wire [1-1:0] _pointer_data_670;
  assign _pointer_data_670 = stream_conv2d_12_parameter_3_data[3'sd2];
  wire [1-1:0] _pointer_data_672;
  assign _pointer_data_672 = stream_conv2d_12_parameter_3_data[3'sd3];
  wire [1-1:0] _pointer_data_674;
  assign _pointer_data_674 = stream_conv2d_12_parameter_3_data[4'sd4];
  wire [1-1:0] _pointer_data_676;
  assign _pointer_data_676 = stream_conv2d_12_parameter_3_data[4'sd5];
  wire [1-1:0] _pointer_data_678;
  assign _pointer_data_678 = stream_conv2d_12_parameter_3_data[4'sd6];
  wire [1-1:0] _pointer_data_680;
  assign _pointer_data_680 = stream_conv2d_12_parameter_3_data[4'sd7];
  wire [1-1:0] _pointer_data_682;
  assign _pointer_data_682 = stream_conv2d_12_parameter_3_data[5'sd8];
  reg [16-1:0] _plus_data_715;
  reg [16-1:0] _plus_data_730;
  reg [16-1:0] _plus_data_745;
  reg [16-1:0] _plus_data_760;
  reg [16-1:0] _plus_data_775;
  reg [16-1:0] _plus_data_790;
  reg [16-1:0] _plus_data_805;
  reg [16-1:0] _plus_data_820;
  reg [16-1:0] _plus_data_835;
  reg [16-1:0] _plus_data_851;
  reg [16-1:0] _plus_data_870;
  reg [16-1:0] __delay_data_1002__variable_380;
  reg [16-1:0] __delay_data_1003__variable_379;
  reg [16-1:0] __delay_data_1004__variable_378;
  reg [16-1:0] __delay_data_1005__variable_383;
  reg [16-1:0] __delay_data_1006__variable_382;
  reg [16-1:0] __delay_data_1007__variable_381;
  reg [16-1:0] __delay_data_1008__variable_386;
  reg [16-1:0] __delay_data_1009__variable_385;
  reg [16-1:0] __delay_data_1010__variable_384;
  reg [1-1:0] __delay_data_1011_pointer_666;
  reg signed [16-1:0] __delay_data_1012_reinterpretcast_657;
  reg [1-1:0] __delay_data_1013_pointer_668;
  reg signed [16-1:0] __delay_data_1014_reinterpretcast_658;
  reg [1-1:0] __delay_data_1015_pointer_670;
  reg signed [16-1:0] __delay_data_1016_reinterpretcast_659;
  reg [1-1:0] __delay_data_1017_pointer_672;
  reg signed [16-1:0] __delay_data_1018_reinterpretcast_660;
  reg [1-1:0] __delay_data_1019_pointer_674;
  reg signed [16-1:0] __delay_data_1020_reinterpretcast_661;
  reg [1-1:0] __delay_data_1021_pointer_676;
  reg signed [16-1:0] __delay_data_1022_reinterpretcast_662;
  reg [1-1:0] __delay_data_1023_pointer_678;
  reg signed [16-1:0] __delay_data_1024_reinterpretcast_663;
  reg [1-1:0] __delay_data_1025_pointer_680;
  reg signed [16-1:0] __delay_data_1026_reinterpretcast_664;
  reg [1-1:0] __delay_data_1027_pointer_682;
  reg signed [16-1:0] __delay_data_1028_reinterpretcast_665;
  reg [1-1:0] __delay_data_1029__variable_329;
  reg [6-1:0] __delay_data_1048__variable_324;
  reg signed [32-1:0] __delay_data_1058_cond_345;
  reg signed [16-1:0] __delay_data_1074_cond_352;
  wire signed [16-1:0] _cond_data_389;
  assign _cond_data_389 = (_eq_data_387)? __delay_data_1002__variable_380 : 1'sd0;
  wire signed [16-1:0] _cond_data_393;
  assign _cond_data_393 = (_eq_data_391)? __delay_data_1003__variable_379 : _cond_data_389;
  wire signed [16-1:0] _cond_data_396;
  assign _cond_data_396 = (_eq_data_394)? __delay_data_1004__variable_378 : _cond_data_393;
  wire signed [16-1:0] _cond_data_399;
  assign _cond_data_399 = (_eq_data_397)? __delay_data_1004__variable_378 : 1'sd0;
  wire signed [16-1:0] _cond_data_403;
  assign _cond_data_403 = (_eq_data_401)? __delay_data_1002__variable_380 : _cond_data_399;
  wire signed [16-1:0] _cond_data_406;
  assign _cond_data_406 = (_eq_data_404)? __delay_data_1003__variable_379 : _cond_data_403;
  wire signed [16-1:0] _cond_data_409;
  assign _cond_data_409 = (_eq_data_407)? __delay_data_1003__variable_379 : 1'sd0;
  wire signed [16-1:0] _cond_data_413;
  assign _cond_data_413 = (_eq_data_411)? __delay_data_1004__variable_378 : _cond_data_409;
  wire signed [16-1:0] _cond_data_416;
  assign _cond_data_416 = (_eq_data_414)? __delay_data_1002__variable_380 : _cond_data_413;
  wire signed [16-1:0] _cond_data_419;
  assign _cond_data_419 = (_eq_data_417)? __delay_data_1005__variable_383 : 1'sd0;
  wire signed [16-1:0] _cond_data_423;
  assign _cond_data_423 = (_eq_data_421)? __delay_data_1006__variable_382 : _cond_data_419;
  wire signed [16-1:0] _cond_data_426;
  assign _cond_data_426 = (_eq_data_424)? __delay_data_1007__variable_381 : _cond_data_423;
  wire signed [16-1:0] _cond_data_429;
  assign _cond_data_429 = (_eq_data_427)? __delay_data_1007__variable_381 : 1'sd0;
  wire signed [16-1:0] _cond_data_433;
  assign _cond_data_433 = (_eq_data_431)? __delay_data_1005__variable_383 : _cond_data_429;
  wire signed [16-1:0] _cond_data_436;
  assign _cond_data_436 = (_eq_data_434)? __delay_data_1006__variable_382 : _cond_data_433;
  wire signed [16-1:0] _cond_data_439;
  assign _cond_data_439 = (_eq_data_437)? __delay_data_1006__variable_382 : 1'sd0;
  wire signed [16-1:0] _cond_data_443;
  assign _cond_data_443 = (_eq_data_441)? __delay_data_1007__variable_381 : _cond_data_439;
  wire signed [16-1:0] _cond_data_446;
  assign _cond_data_446 = (_eq_data_444)? __delay_data_1005__variable_383 : _cond_data_443;
  wire signed [16-1:0] _cond_data_449;
  assign _cond_data_449 = (_eq_data_447)? __delay_data_1008__variable_386 : 1'sd0;
  wire signed [16-1:0] _cond_data_453;
  assign _cond_data_453 = (_eq_data_451)? __delay_data_1009__variable_385 : _cond_data_449;
  wire signed [16-1:0] _cond_data_456;
  assign _cond_data_456 = (_eq_data_454)? __delay_data_1010__variable_384 : _cond_data_453;
  wire signed [16-1:0] _cond_data_459;
  assign _cond_data_459 = (_eq_data_457)? __delay_data_1010__variable_384 : 1'sd0;
  wire signed [16-1:0] _cond_data_463;
  assign _cond_data_463 = (_eq_data_461)? __delay_data_1008__variable_386 : _cond_data_459;
  wire signed [16-1:0] _cond_data_466;
  assign _cond_data_466 = (_eq_data_464)? __delay_data_1009__variable_385 : _cond_data_463;
  wire signed [16-1:0] _cond_data_469;
  assign _cond_data_469 = (_eq_data_467)? __delay_data_1009__variable_385 : 1'sd0;
  wire signed [16-1:0] _cond_data_473;
  assign _cond_data_473 = (_eq_data_471)? __delay_data_1010__variable_384 : _cond_data_469;
  wire signed [16-1:0] _cond_data_476;
  assign _cond_data_476 = (_eq_data_474)? __delay_data_1008__variable_386 : _cond_data_473;
  wire signed [16-1:0] _cond_data_479;
  assign _cond_data_479 = (_eq_data_477)? _cond_data_456 : 1'sd0;
  wire signed [16-1:0] _cond_data_483;
  assign _cond_data_483 = (_eq_data_481)? _cond_data_426 : _cond_data_479;
  wire signed [16-1:0] _cond_data_486;
  assign _cond_data_486 = (_eq_data_484)? _cond_data_396 : _cond_data_483;
  wire signed [16-1:0] _cond_data_489;
  assign _cond_data_489 = (_eq_data_487)? _cond_data_396 : 1'sd0;
  wire signed [16-1:0] _cond_data_493;
  assign _cond_data_493 = (_eq_data_491)? _cond_data_456 : _cond_data_489;
  wire signed [16-1:0] _cond_data_496;
  assign _cond_data_496 = (_eq_data_494)? _cond_data_426 : _cond_data_493;
  wire signed [16-1:0] _cond_data_499;
  assign _cond_data_499 = (_eq_data_497)? _cond_data_426 : 1'sd0;
  wire signed [16-1:0] _cond_data_503;
  assign _cond_data_503 = (_eq_data_501)? _cond_data_396 : _cond_data_499;
  wire signed [16-1:0] _cond_data_506;
  assign _cond_data_506 = (_eq_data_504)? _cond_data_456 : _cond_data_503;
  wire signed [16-1:0] _cond_data_509;
  assign _cond_data_509 = (_eq_data_507)? _cond_data_466 : 1'sd0;
  wire signed [16-1:0] _cond_data_513;
  assign _cond_data_513 = (_eq_data_511)? _cond_data_436 : _cond_data_509;
  wire signed [16-1:0] _cond_data_516;
  assign _cond_data_516 = (_eq_data_514)? _cond_data_406 : _cond_data_513;
  wire signed [16-1:0] _cond_data_519;
  assign _cond_data_519 = (_eq_data_517)? _cond_data_406 : 1'sd0;
  wire signed [16-1:0] _cond_data_523;
  assign _cond_data_523 = (_eq_data_521)? _cond_data_466 : _cond_data_519;
  wire signed [16-1:0] _cond_data_526;
  assign _cond_data_526 = (_eq_data_524)? _cond_data_436 : _cond_data_523;
  wire signed [16-1:0] _cond_data_529;
  assign _cond_data_529 = (_eq_data_527)? _cond_data_436 : 1'sd0;
  wire signed [16-1:0] _cond_data_533;
  assign _cond_data_533 = (_eq_data_531)? _cond_data_406 : _cond_data_529;
  wire signed [16-1:0] _cond_data_536;
  assign _cond_data_536 = (_eq_data_534)? _cond_data_466 : _cond_data_533;
  wire signed [16-1:0] _cond_data_539;
  assign _cond_data_539 = (_eq_data_537)? _cond_data_476 : 1'sd0;
  wire signed [16-1:0] _cond_data_543;
  assign _cond_data_543 = (_eq_data_541)? _cond_data_446 : _cond_data_539;
  wire signed [16-1:0] _cond_data_546;
  assign _cond_data_546 = (_eq_data_544)? _cond_data_416 : _cond_data_543;
  wire signed [16-1:0] _cond_data_549;
  assign _cond_data_549 = (_eq_data_547)? _cond_data_416 : 1'sd0;
  wire signed [16-1:0] _cond_data_553;
  assign _cond_data_553 = (_eq_data_551)? _cond_data_476 : _cond_data_549;
  wire signed [16-1:0] _cond_data_556;
  assign _cond_data_556 = (_eq_data_554)? _cond_data_446 : _cond_data_553;
  wire signed [16-1:0] _cond_data_559;
  assign _cond_data_559 = (_eq_data_557)? _cond_data_446 : 1'sd0;
  wire signed [16-1:0] _cond_data_563;
  assign _cond_data_563 = (_eq_data_561)? _cond_data_416 : _cond_data_559;
  wire signed [16-1:0] _cond_data_566;
  assign _cond_data_566 = (_eq_data_564)? _cond_data_476 : _cond_data_563;
  wire signed [16-1:0] _reinterpretcast_src_603;
  assign _reinterpretcast_src_603 = _cond_data_486;
  wire signed [16-1:0] _reinterpretcast_data_603;
  assign _reinterpretcast_data_603 = _reinterpretcast_src_603;
  wire signed [16-1:0] _reinterpretcast_src_604;
  assign _reinterpretcast_src_604 = _cond_data_516;
  wire signed [16-1:0] _reinterpretcast_data_604;
  assign _reinterpretcast_data_604 = _reinterpretcast_src_604;
  wire signed [16-1:0] _reinterpretcast_src_605;
  assign _reinterpretcast_src_605 = _cond_data_546;
  wire signed [16-1:0] _reinterpretcast_data_605;
  assign _reinterpretcast_data_605 = _reinterpretcast_src_605;
  wire signed [16-1:0] _reinterpretcast_src_606;
  assign _reinterpretcast_src_606 = _cond_data_496;
  wire signed [16-1:0] _reinterpretcast_data_606;
  assign _reinterpretcast_data_606 = _reinterpretcast_src_606;
  wire signed [16-1:0] _reinterpretcast_src_607;
  assign _reinterpretcast_src_607 = _cond_data_526;
  wire signed [16-1:0] _reinterpretcast_data_607;
  assign _reinterpretcast_data_607 = _reinterpretcast_src_607;
  wire signed [16-1:0] _reinterpretcast_src_608;
  assign _reinterpretcast_src_608 = _cond_data_556;
  wire signed [16-1:0] _reinterpretcast_data_608;
  assign _reinterpretcast_data_608 = _reinterpretcast_src_608;
  wire signed [16-1:0] _reinterpretcast_src_609;
  assign _reinterpretcast_src_609 = _cond_data_506;
  wire signed [16-1:0] _reinterpretcast_data_609;
  assign _reinterpretcast_data_609 = _reinterpretcast_src_609;
  wire signed [16-1:0] _reinterpretcast_src_610;
  assign _reinterpretcast_src_610 = _cond_data_536;
  wire signed [16-1:0] _reinterpretcast_data_610;
  assign _reinterpretcast_data_610 = _reinterpretcast_src_610;
  wire signed [16-1:0] _reinterpretcast_src_611;
  assign _reinterpretcast_src_611 = _cond_data_566;
  wire signed [16-1:0] _reinterpretcast_data_611;
  assign _reinterpretcast_data_611 = _reinterpretcast_src_611;
  wire signed [16-1:0] _cond_data_685;
  assign _cond_data_685 = (__delay_data_1011_pointer_666)? 1'sd0 : _reinterpretcast_data_603;
  wire signed [16-1:0] _cond_data_687;
  assign _cond_data_687 = (__delay_data_1013_pointer_668)? 1'sd0 : _reinterpretcast_data_604;
  wire signed [16-1:0] _cond_data_689;
  assign _cond_data_689 = (__delay_data_1015_pointer_670)? 1'sd0 : _reinterpretcast_data_605;
  wire signed [16-1:0] _cond_data_691;
  assign _cond_data_691 = (__delay_data_1017_pointer_672)? 1'sd0 : _reinterpretcast_data_606;
  wire signed [16-1:0] _cond_data_693;
  assign _cond_data_693 = (__delay_data_1019_pointer_674)? 1'sd0 : _reinterpretcast_data_607;
  wire signed [16-1:0] _cond_data_695;
  assign _cond_data_695 = (__delay_data_1021_pointer_676)? 1'sd0 : _reinterpretcast_data_608;
  wire signed [16-1:0] _cond_data_697;
  assign _cond_data_697 = (__delay_data_1023_pointer_678)? 1'sd0 : _reinterpretcast_data_609;
  wire signed [16-1:0] _cond_data_699;
  assign _cond_data_699 = (__delay_data_1025_pointer_680)? 1'sd0 : _reinterpretcast_data_610;
  wire signed [16-1:0] _cond_data_701;
  assign _cond_data_701 = (__delay_data_1027_pointer_682)? 1'sd0 : _reinterpretcast_data_611;
  reg signed [16-1:0] __variable_wdata_83;
  assign mul_5_x_data = __variable_wdata_83;
  reg signed [16-1:0] __variable_wdata_84;
  assign mul_5_y_data = __variable_wdata_84;
  reg [5-1:0] __variable_wdata_85;
  assign mul_5_rshift_data = __variable_wdata_85;
  reg signed [16-1:0] __variable_wdata_106;
  assign mul_6_x_data = __variable_wdata_106;
  reg signed [16-1:0] __variable_wdata_107;
  assign mul_6_y_data = __variable_wdata_107;
  reg [5-1:0] __variable_wdata_108;
  assign mul_6_rshift_data = __variable_wdata_108;
  assign _mul_6_is_root = ((_stream_conv2d_12_busy)? 0 : 1) && 1;
  assign _mul_6_stream_oready = ((_stream_conv2d_12_busy)? _stream_conv2d_12_stream_oready : 1) && _mul_6_stream_internal_oready;
  reg signed [16-1:0] __variable_wdata_129;
  assign mul_7_x_data = __variable_wdata_129;
  reg signed [16-1:0] __variable_wdata_130;
  assign mul_7_y_data = __variable_wdata_130;
  reg [5-1:0] __variable_wdata_131;
  assign mul_7_rshift_data = __variable_wdata_131;
  assign _mul_7_is_root = ((_stream_conv2d_12_busy)? 0 : 1) && 1;
  assign _mul_7_stream_oready = ((_stream_conv2d_12_busy)? _stream_conv2d_12_stream_oready : 1) && _mul_7_stream_internal_oready;
  reg signed [16-1:0] __variable_wdata_152;
  assign mul_8_x_data = __variable_wdata_152;
  reg signed [16-1:0] __variable_wdata_153;
  assign mul_8_y_data = __variable_wdata_153;
  reg [5-1:0] __variable_wdata_154;
  assign mul_8_rshift_data = __variable_wdata_154;
  assign _mul_8_is_root = ((_stream_conv2d_12_busy)? 0 : 1) && 1;
  assign _mul_8_stream_oready = ((_stream_conv2d_12_busy)? _stream_conv2d_12_stream_oready : 1) && _mul_8_stream_internal_oready;
  reg signed [16-1:0] __variable_wdata_175;
  assign mul_9_x_data = __variable_wdata_175;
  reg signed [16-1:0] __variable_wdata_176;
  assign mul_9_y_data = __variable_wdata_176;
  reg [5-1:0] __variable_wdata_177;
  assign mul_9_rshift_data = __variable_wdata_177;
  assign _mul_9_is_root = ((_stream_conv2d_12_busy)? 0 : 1) && 1;
  assign _mul_9_stream_oready = ((_stream_conv2d_12_busy)? _stream_conv2d_12_stream_oready : 1) && _mul_9_stream_internal_oready;
  reg signed [16-1:0] __variable_wdata_198;
  assign mul_10_x_data = __variable_wdata_198;
  reg signed [16-1:0] __variable_wdata_199;
  assign mul_10_y_data = __variable_wdata_199;
  reg [5-1:0] __variable_wdata_200;
  assign mul_10_rshift_data = __variable_wdata_200;
  assign _mul_10_is_root = ((_stream_conv2d_12_busy)? 0 : 1) && 1;
  assign _mul_10_stream_oready = ((_stream_conv2d_12_busy)? _stream_conv2d_12_stream_oready : 1) && _mul_10_stream_internal_oready;
  reg signed [16-1:0] __variable_wdata_221;
  assign mul_11_x_data = __variable_wdata_221;
  reg signed [16-1:0] __variable_wdata_222;
  assign mul_11_y_data = __variable_wdata_222;
  reg [5-1:0] __variable_wdata_223;
  assign mul_11_rshift_data = __variable_wdata_223;
  assign _mul_11_is_root = ((_stream_conv2d_12_busy)? 0 : 1) && 1;
  assign _mul_11_stream_oready = ((_stream_conv2d_12_busy)? _stream_conv2d_12_stream_oready : 1) && _mul_11_stream_internal_oready;
  reg signed [16-1:0] __variable_wdata_244;
  assign mul_12_x_data = __variable_wdata_244;
  reg signed [16-1:0] __variable_wdata_245;
  assign mul_12_y_data = __variable_wdata_245;
  reg [5-1:0] __variable_wdata_246;
  assign mul_12_rshift_data = __variable_wdata_246;
  assign _mul_12_is_root = ((_stream_conv2d_12_busy)? 0 : 1) && 1;
  assign _mul_12_stream_oready = ((_stream_conv2d_12_busy)? _stream_conv2d_12_stream_oready : 1) && _mul_12_stream_internal_oready;
  reg signed [16-1:0] __variable_wdata_267;
  assign mul_13_x_data = __variable_wdata_267;
  reg signed [16-1:0] __variable_wdata_268;
  assign mul_13_y_data = __variable_wdata_268;
  reg [5-1:0] __variable_wdata_269;
  assign mul_13_rshift_data = __variable_wdata_269;
  assign _mul_13_is_root = ((_stream_conv2d_12_busy)? 0 : 1) && 1;
  assign _mul_13_stream_oready = ((_stream_conv2d_12_busy)? _stream_conv2d_12_stream_oready : 1) && _mul_13_stream_internal_oready;
  reg [1-1:0] __delay_data_1030__delay_1029__variable_329;
  reg [16-1:0] __delay_data_1039_plus_851;
  reg [6-1:0] __delay_data_1049__delay_1048__variable_324;
  reg signed [32-1:0] __delay_data_1059__delay_1058_cond_345;
  reg signed [16-1:0] __delay_data_1075__delay_1074_cond_352;
  reg [16-1:0] __delay_data_1091_plus_870;
  reg [1-1:0] __delay_data_1031__delay_1030__delay_1029__variable_329;
  reg [16-1:0] __delay_data_1040__delay_1039_plus_851;
  reg [6-1:0] __delay_data_1050__delay_1049__delay_1048__variable_324;
  reg signed [32-1:0] __delay_data_1060__delay_1059__delay_1058_cond_345;
  reg signed [16-1:0] __delay_data_1076__delay_1075__delay_1074_cond_352;
  reg [16-1:0] __delay_data_1092__delay_1091_plus_870;
  reg [1-1:0] __delay_data_1032__delay_1031__delay_1030____variable_329;
  reg [16-1:0] __delay_data_1041__delay_1040__delay_1039_plus_851;
  reg [6-1:0] __delay_data_1051__delay_1050__delay_1049____variable_324;
  reg signed [32-1:0] __delay_data_1061__delay_1060__delay_1059__delay_1058_cond_345;
  reg signed [16-1:0] __delay_data_1077__delay_1076__delay_1075__delay_1074_cond_352;
  reg [16-1:0] __delay_data_1093__delay_1092__delay_1091_plus_870;
  reg [1-1:0] __delay_data_1033__delay_1032__delay_1031____variable_329;
  reg [16-1:0] __delay_data_1042__delay_1041__delay_1040__delay_1039_plus_851;
  reg [6-1:0] __delay_data_1052__delay_1051__delay_1050____variable_324;
  reg signed [32-1:0] __delay_data_1062__delay_1061__delay_1060__delay_1059___cond_345;
  reg signed [16-1:0] __delay_data_1078__delay_1077__delay_1076__delay_1075___cond_352;
  reg [16-1:0] __delay_data_1094__delay_1093__delay_1092__delay_1091_plus_870;
  reg [1-1:0] __delay_data_1034__delay_1033__delay_1032____variable_329;
  reg [16-1:0] __delay_data_1043__delay_1042__delay_1041__delay_1040___plus_851;
  reg [6-1:0] __delay_data_1053__delay_1052__delay_1051____variable_324;
  reg signed [32-1:0] __delay_data_1063__delay_1062__delay_1061__delay_1060___cond_345;
  reg signed [16-1:0] __delay_data_1079__delay_1078__delay_1077__delay_1076___cond_352;
  reg [16-1:0] __delay_data_1095__delay_1094__delay_1093__delay_1092___plus_870;
  reg [1-1:0] __delay_data_1035__delay_1034__delay_1033____variable_329;
  reg [16-1:0] __delay_data_1044__delay_1043__delay_1042__delay_1041___plus_851;
  reg [6-1:0] __delay_data_1054__delay_1053__delay_1052____variable_324;
  reg signed [32-1:0] __delay_data_1064__delay_1063__delay_1062__delay_1061___cond_345;
  reg signed [16-1:0] __delay_data_1080__delay_1079__delay_1078__delay_1077___cond_352;
  reg [16-1:0] __delay_data_1096__delay_1095__delay_1094__delay_1093___plus_870;
  wire signed [32-1:0] __substreamoutput_data_716;
  assign __substreamoutput_data_716 = mul_5_z_data;
  wire signed [32-1:0] __substreamoutput_data_731;
  assign __substreamoutput_data_731 = mul_6_z_data;
  wire signed [32-1:0] __substreamoutput_data_746;
  assign __substreamoutput_data_746 = mul_7_z_data;
  wire signed [32-1:0] __substreamoutput_data_761;
  assign __substreamoutput_data_761 = mul_8_z_data;
  wire signed [32-1:0] __substreamoutput_data_776;
  assign __substreamoutput_data_776 = mul_9_z_data;
  wire signed [32-1:0] __substreamoutput_data_791;
  assign __substreamoutput_data_791 = mul_10_z_data;
  wire signed [32-1:0] __substreamoutput_data_806;
  assign __substreamoutput_data_806 = mul_11_z_data;
  wire signed [32-1:0] __substreamoutput_data_821;
  assign __substreamoutput_data_821 = mul_12_z_data;
  wire signed [32-1:0] __substreamoutput_data_836;
  assign __substreamoutput_data_836 = mul_13_z_data;
  reg signed [64-1:0] __variable_wdata_60;
  assign add_tree_3_var0_data = __variable_wdata_60;
  reg signed [64-1:0] __variable_wdata_61;
  assign add_tree_3_var1_data = __variable_wdata_61;
  reg signed [64-1:0] __variable_wdata_62;
  assign add_tree_3_var2_data = __variable_wdata_62;
  reg signed [64-1:0] __variable_wdata_63;
  assign add_tree_3_var3_data = __variable_wdata_63;
  reg signed [64-1:0] __variable_wdata_64;
  assign add_tree_3_var4_data = __variable_wdata_64;
  reg signed [64-1:0] __variable_wdata_65;
  assign add_tree_3_var5_data = __variable_wdata_65;
  reg signed [64-1:0] __variable_wdata_66;
  assign add_tree_3_var6_data = __variable_wdata_66;
  reg signed [64-1:0] __variable_wdata_67;
  assign add_tree_3_var7_data = __variable_wdata_67;
  reg signed [64-1:0] __variable_wdata_68;
  assign add_tree_3_var8_data = __variable_wdata_68;
  assign _add_tree_3_is_root = ((_stream_conv2d_12_busy)? 0 : 1) && 1;
  assign _add_tree_3_stream_oready = ((_stream_conv2d_12_busy)? _stream_conv2d_12_stream_oready : 1) && _add_tree_3_stream_internal_oready;
  reg [1-1:0] __delay_data_1036__delay_1035__delay_1034____variable_329;
  reg [16-1:0] __delay_data_1045__delay_1044__delay_1043__delay_1042___plus_851;
  reg [6-1:0] __delay_data_1055__delay_1054__delay_1053____variable_324;
  reg signed [32-1:0] __delay_data_1065__delay_1064__delay_1063__delay_1062___cond_345;
  reg signed [16-1:0] __delay_data_1081__delay_1080__delay_1079__delay_1078___cond_352;
  reg [16-1:0] __delay_data_1097__delay_1096__delay_1095__delay_1094___plus_870;
  reg [1-1:0] __delay_data_1037__delay_1036__delay_1035____variable_329;
  reg [16-1:0] __delay_data_1046__delay_1045__delay_1044__delay_1043___plus_851;
  reg [6-1:0] __delay_data_1056__delay_1055__delay_1054____variable_324;
  reg signed [32-1:0] __delay_data_1066__delay_1065__delay_1064__delay_1063___cond_345;
  reg signed [16-1:0] __delay_data_1082__delay_1081__delay_1080__delay_1079___cond_352;
  reg [16-1:0] __delay_data_1098__delay_1097__delay_1096__delay_1095___plus_870;
  reg [1-1:0] __delay_data_1038__delay_1037__delay_1036____variable_329;
  reg [16-1:0] __delay_data_1047__delay_1046__delay_1045__delay_1044___plus_851;
  reg [6-1:0] __delay_data_1057__delay_1056__delay_1055____variable_324;
  reg signed [32-1:0] __delay_data_1067__delay_1066__delay_1065__delay_1064___cond_345;
  reg signed [16-1:0] __delay_data_1083__delay_1082__delay_1081__delay_1080___cond_352;
  reg [16-1:0] __delay_data_1099__delay_1098__delay_1097__delay_1096___plus_870;
  wire signed [64-1:0] __substreamoutput_data_838;
  assign __substreamoutput_data_838 = add_tree_3_sum_data;
  reg [1-1:0] __variable_wdata_51;
  assign acc_1__reduce_reset_data = __variable_wdata_51;
  reg signed [64-1:0] __variable_wdata_36;
  assign acc_1_x_data = __variable_wdata_36;
  reg [7-1:0] __variable_wdata_37;
  assign acc_1_rshift_data = __variable_wdata_37;
  reg [32-1:0] __variable_wdata_38;
  assign acc_1_size_data = __variable_wdata_38;
  reg signed [32-1:0] __delay_data_1068__delay_1067__delay_1066__delay_1065___cond_345;
  reg signed [16-1:0] __delay_data_1084__delay_1083__delay_1082__delay_1081___cond_352;
  reg [16-1:0] __delay_data_1100__delay_1099__delay_1098__delay_1097___plus_870;
  reg signed [32-1:0] __delay_data_1069__delay_1068__delay_1067__delay_1066___cond_345;
  reg signed [16-1:0] __delay_data_1085__delay_1084__delay_1083__delay_1082___cond_352;
  reg [16-1:0] __delay_data_1101__delay_1100__delay_1099__delay_1098___plus_870;
  reg signed [32-1:0] __delay_data_1070__delay_1069__delay_1068__delay_1067___cond_345;
  reg signed [16-1:0] __delay_data_1086__delay_1085__delay_1084__delay_1083___cond_352;
  reg [16-1:0] __delay_data_1102__delay_1101__delay_1100__delay_1099___plus_870;
  reg signed [32-1:0] __delay_data_1071__delay_1070__delay_1069__delay_1068___cond_345;
  reg signed [16-1:0] __delay_data_1087__delay_1086__delay_1085__delay_1084___cond_352;
  reg [16-1:0] __delay_data_1103__delay_1102__delay_1101__delay_1100___plus_870;
  reg signed [32-1:0] __delay_data_1072__delay_1071__delay_1070__delay_1069___cond_345;
  reg signed [16-1:0] __delay_data_1088__delay_1087__delay_1086__delay_1085___cond_352;
  reg [16-1:0] __delay_data_1104__delay_1103__delay_1102__delay_1101___plus_870;
  reg signed [32-1:0] __delay_data_1073__delay_1072__delay_1071__delay_1070___cond_345;
  reg signed [16-1:0] __delay_data_1089__delay_1088__delay_1087__delay_1086___cond_352;
  reg [16-1:0] __delay_data_1105__delay_1104__delay_1103__delay_1102___plus_870;
  wire signed [64-1:0] __substreamoutput_data_852;
  assign __substreamoutput_data_852 = acc_1_sum_data;
  wire [1-1:0] __substreamoutput_data_853;
  assign __substreamoutput_data_853 = acc_1_valid_data;
  reg signed [80-1:0] _plus_data_854;
  reg signed [16-1:0] __delay_data_1090__delay_1089__delay_1088__delay_1087___cond_352;
  reg [16-1:0] __delay_data_1106__delay_1105__delay_1104__delay_1103___plus_870;
  reg [1-1:0] __delay_data_1108__substreamoutput_853;
  reg signed [64-1:0] __variable_wdata_290;
  assign mul_rshift_round_clip_14_x_data = __variable_wdata_290;
  reg signed [16-1:0] __variable_wdata_291;
  assign mul_rshift_round_clip_14_y_data = __variable_wdata_291;
  reg [7-1:0] __variable_wdata_292;
  assign mul_rshift_round_clip_14_rshift_data = __variable_wdata_292;
  assign _stream_conv2d_12_stream_internal_oready = ((_stream_conv2d_12_busy)? _mul_rshift_round_clip_14_stream_internal_oready : 1) && (((_stream_conv2d_12_busy)? _acc_1_stream_internal_oready : 1) && (((_stream_conv2d_12_busy)? _add_tree_3_stream_internal_oready : 1) && (((_stream_conv2d_12_busy)? _mul_13_stream_internal_oready : 1) && (((_stream_conv2d_12_busy)? _mul_12_stream_internal_oready : 1) && (((_stream_conv2d_12_busy)? _mul_11_stream_internal_oready : 1) && (((_stream_conv2d_12_busy)? _mul_10_stream_internal_oready : 1) && (((_stream_conv2d_12_busy)? _mul_9_stream_internal_oready : 1) && (((_stream_conv2d_12_busy)? _mul_8_stream_internal_oready : 1) && (((_stream_conv2d_12_busy)? _mul_7_stream_internal_oready : 1) && (((_stream_conv2d_12_busy)? _mul_6_stream_internal_oready : 1) && (((_stream_conv2d_12_busy)? _mul_5_stream_internal_oready : 1) && 1)))))))))));
  reg [1-1:0] __delay_data_1109__delay_1108__substreamoutput_853;
  reg [1-1:0] __delay_data_1110__delay_1109__delay_1108__substreamoutput_853;
  reg [1-1:0] __delay_data_1111__delay_1110__delay_1109____substreamoutput_853;
  reg [1-1:0] __delay_data_1112__delay_1111__delay_1110____substreamoutput_853;
  reg [1-1:0] __delay_data_1113__delay_1112__delay_1111____substreamoutput_853;
  reg [1-1:0] __delay_data_1114__delay_1113__delay_1112____substreamoutput_853;
  reg [1-1:0] __delay_data_1115__delay_1114__delay_1113____substreamoutput_853;
  reg [1-1:0] __delay_data_1116__delay_1115__delay_1114____substreamoutput_853;
  reg [1-1:0] __delay_data_1117__delay_1116__delay_1115____substreamoutput_853;
  wire signed [16-1:0] __substreamoutput_data_871;
  assign __substreamoutput_data_871 = mul_rshift_round_clip_14_z_data;
  reg [1-1:0] _greaterthan_data_873;
  reg signed [16-1:0] __delay_data_1107__substreamoutput_871;
  reg [1-1:0] __delay_data_1118__delay_1117__delay_1116____substreamoutput_853;
  reg signed [16-1:0] _cond_data_875;
  reg [1-1:0] __delay_data_1119__delay_1118__delay_1117____substreamoutput_853;
  wire signed [16-1:0] _reinterpretcast_src_876;
  assign _reinterpretcast_src_876 = _cond_data_875;
  wire signed [16-1:0] _reinterpretcast_data_876;
  assign _reinterpretcast_data_876 = _reinterpretcast_src_876;
  wire signed [16-1:0] stream_conv2d_12_sink_50_data;
  assign stream_conv2d_12_sink_50_data = _reinterpretcast_data_876;
  wire [1-1:0] stream_conv2d_12_sink_51_data;
  assign stream_conv2d_12_sink_51_data = __delay_data_1119__delay_1118__delay_1117____substreamoutput_853;
  wire _set_flag_406;
  assign _set_flag_406 = conv2d_12_comp_fsm == 3;
  reg [6-1:0] __variable_wdata_324;
  assign stream_conv2d_12_parameter_0_data = __variable_wdata_324;
  wire _set_flag_407;
  assign _set_flag_407 = conv2d_12_comp_fsm == 3;
  reg [2-1:0] __variable_wdata_325;
  assign stream_conv2d_12_parameter_1_data = __variable_wdata_325;
  wire _set_flag_408;
  assign _set_flag_408 = conv2d_12_comp_fsm == 3;
  reg [2-1:0] __variable_wdata_326;
  assign stream_conv2d_12_parameter_2_data = __variable_wdata_326;
  wire _set_flag_409;
  assign _set_flag_409 = conv2d_12_comp_fsm == 3;
  reg [9-1:0] __variable_wdata_327;
  assign stream_conv2d_12_parameter_3_data = __variable_wdata_327;
  wire _set_flag_410;
  assign _set_flag_410 = conv2d_12_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_328;
  assign stream_conv2d_12_parameter_4_data = __variable_wdata_328;
  wire _set_flag_411;
  assign _set_flag_411 = conv2d_12_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_339;
  assign stream_conv2d_12_parameter_6_data = __variable_wdata_339;
  reg [32-1:0] _source_stream_conv2d_12_source_7_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_7_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_7_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_7_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_7_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_7_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_7_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_7_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_7_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_7_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_7_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_7_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_7_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_7_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_7_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_7_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_7_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_7_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_7_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_7_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_7_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_7_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_7_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_7_pat_stride_buf_3;
  wire _set_flag_412;
  assign _set_flag_412 = conv2d_12_comp_fsm == 3;
  localparam _tmp_413 = 1;
  wire [_tmp_413-1:0] _tmp_414;
  assign _tmp_414 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_7_source_ram_renable && (_stream_conv2d_12_source_7_source_sel == 1);
  reg [_tmp_413-1:0] __tmp_414_1;
  assign _stream_conv2d_12_source_7_source_ram_rdata = (_stream_conv2d_12_source_7_source_sel == 1)? ram_w32_l128_id0_0_rdata : 'hx;
  reg [32-1:0] __variable_wdata_340;
  assign stream_conv2d_12_source_7_data = __variable_wdata_340;
  reg [32-1:0] _stream_conv2d_12_source_7_source_pat_fsm_0;
  localparam _stream_conv2d_12_source_7_source_pat_fsm_0_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_7_source_pat_all_offset;
  assign _stream_conv2d_12_source_7_source_pat_all_offset = _stream_conv2d_12_source_7_source_offset_buf + _source_stream_conv2d_12_source_7_pat_cur_offset_0 + _source_stream_conv2d_12_source_7_pat_cur_offset_1 + _source_stream_conv2d_12_source_7_pat_cur_offset_2 + _source_stream_conv2d_12_source_7_pat_cur_offset_3;
  wire _set_flag_415;
  assign _set_flag_415 = conv2d_12_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_346;
  assign stream_conv2d_12_parameter_8_data = __variable_wdata_346;
  reg [32-1:0] _source_stream_conv2d_12_source_9_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_9_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_9_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_9_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_9_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_9_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_9_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_9_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_9_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_9_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_9_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_9_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_9_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_9_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_9_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_9_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_9_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_9_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_9_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_9_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_9_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_9_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_9_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_9_pat_stride_buf_3;
  wire _set_flag_416;
  assign _set_flag_416 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_417;
  assign read_rtl_bank_417 = _stream_conv2d_12_source_9_source_ram_raddr;
  reg [1-1:0] _tmp_418;
  localparam _tmp_419 = 1;
  wire [_tmp_419-1:0] _tmp_420;
  assign _tmp_420 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_9_source_ram_renable && (_stream_conv2d_12_source_9_source_sel == 2);
  reg [_tmp_419-1:0] __tmp_420_1;
  localparam _tmp_421 = 1;
  wire [_tmp_421-1:0] _tmp_422;
  assign _tmp_422 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_9_source_ram_renable && (_stream_conv2d_12_source_9_source_sel == 2);
  reg [_tmp_421-1:0] __tmp_422_1;
  wire signed [16-1:0] read_rtl_rdata_423;
  wire read_rtl_rvalid_424;
  assign read_rtl_rdata_423 = (_tmp_418 == 0)? ram_w16_l512_id0_0_0_rdata : 
                              (_tmp_418 == 1)? ram_w16_l512_id0_1_0_rdata : 0;
  assign read_rtl_rvalid_424 = __tmp_420_1;
  assign _stream_conv2d_12_source_9_source_ram_rdata = (_stream_conv2d_12_source_9_source_sel == 2)? read_rtl_rdata_423 : 'hx;
  reg [16-1:0] __variable_wdata_347;
  assign stream_conv2d_12_source_9_data = __variable_wdata_347;
  reg [32-1:0] _stream_conv2d_12_source_9_source_pat_fsm_1;
  localparam _stream_conv2d_12_source_9_source_pat_fsm_1_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_9_source_pat_all_offset;
  assign _stream_conv2d_12_source_9_source_pat_all_offset = _stream_conv2d_12_source_9_source_offset_buf + _source_stream_conv2d_12_source_9_pat_cur_offset_0 + _source_stream_conv2d_12_source_9_pat_cur_offset_1 + _source_stream_conv2d_12_source_9_pat_cur_offset_2 + _source_stream_conv2d_12_source_9_pat_cur_offset_3;
  wire _set_flag_425;
  assign _set_flag_425 = conv2d_12_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_353;
  assign stream_conv2d_12_parameter_10_data = __variable_wdata_353;
  wire _set_flag_426;
  assign _set_flag_426 = conv2d_12_comp_fsm == 3;
  reg [16-1:0] __variable_wdata_354;
  assign stream_conv2d_12_source_11_data = __variable_wdata_354;
  wire _set_flag_427;
  assign _set_flag_427 = conv2d_12_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_360;
  assign stream_conv2d_12_parameter_12_data = __variable_wdata_360;
  wire _set_flag_428;
  assign _set_flag_428 = conv2d_12_comp_fsm == 3;
  reg [16-1:0] __variable_wdata_361;
  assign stream_conv2d_12_source_13_data = __variable_wdata_361;
  wire _set_flag_429;
  assign _set_flag_429 = conv2d_12_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_367;
  assign stream_conv2d_12_parameter_14_data = __variable_wdata_367;
  wire _set_flag_430;
  assign _set_flag_430 = conv2d_12_comp_fsm == 3;
  reg [16-1:0] __variable_wdata_368;
  assign stream_conv2d_12_source_15_data = __variable_wdata_368;
  wire _set_flag_431;
  assign _set_flag_431 = conv2d_12_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_374;
  assign stream_conv2d_12_parameter_16_data = __variable_wdata_374;
  wire _set_flag_432;
  assign _set_flag_432 = conv2d_12_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_375;
  assign stream_conv2d_12_parameter_17_data = __variable_wdata_375;
  wire _set_flag_433;
  assign _set_flag_433 = conv2d_12_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_376;
  assign stream_conv2d_12_parameter_18_data = __variable_wdata_376;
  wire _set_flag_434;
  assign _set_flag_434 = conv2d_12_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_377;
  assign stream_conv2d_12_parameter_19_data = __variable_wdata_377;
  reg [32-1:0] _source_stream_conv2d_12_source_20_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_20_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_20_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_20_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_20_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_20_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_20_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_20_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_20_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_20_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_20_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_20_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_20_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_20_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_20_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_20_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_20_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_20_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_20_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_20_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_20_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_20_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_20_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_20_pat_stride_buf_3;
  wire _set_flag_435;
  assign _set_flag_435 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_436;
  assign read_rtl_bank_436 = _stream_conv2d_12_source_20_source_ram_raddr;
  reg [1-1:0] _tmp_437;
  assign ram_w16_l512_id11_0_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_20_source_ram_renable && (_stream_conv2d_12_source_20_source_sel == 3))? _stream_conv2d_12_source_20_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id11_0_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_20_source_ram_renable && (_stream_conv2d_12_source_20_source_sel == 3))? 1'd1 : 0;
  localparam _tmp_438 = 1;
  wire [_tmp_438-1:0] _tmp_439;
  assign _tmp_439 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_20_source_ram_renable && (_stream_conv2d_12_source_20_source_sel == 3);
  reg [_tmp_438-1:0] __tmp_439_1;
  assign ram_w16_l512_id11_1_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_20_source_ram_renable && (_stream_conv2d_12_source_20_source_sel == 3))? _stream_conv2d_12_source_20_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id11_1_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_20_source_ram_renable && (_stream_conv2d_12_source_20_source_sel == 3))? 1'd1 : 0;
  localparam _tmp_440 = 1;
  wire [_tmp_440-1:0] _tmp_441;
  assign _tmp_441 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_20_source_ram_renable && (_stream_conv2d_12_source_20_source_sel == 3);
  reg [_tmp_440-1:0] __tmp_441_1;
  wire signed [16-1:0] read_rtl_rdata_442;
  wire read_rtl_rvalid_443;
  assign read_rtl_rdata_442 = (_tmp_437 == 0)? ram_w16_l512_id11_0_0_rdata : 
                              (_tmp_437 == 1)? ram_w16_l512_id11_1_0_rdata : 0;
  assign read_rtl_rvalid_443 = __tmp_439_1;
  assign _stream_conv2d_12_source_20_source_ram_rdata = (_stream_conv2d_12_source_20_source_sel == 3)? read_rtl_rdata_442 : 'hx;
  reg [16-1:0] __variable_wdata_378;
  assign stream_conv2d_12_source_20_data = __variable_wdata_378;
  reg [32-1:0] _stream_conv2d_12_source_20_source_pat_fsm_2;
  localparam _stream_conv2d_12_source_20_source_pat_fsm_2_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_20_source_pat_all_offset;
  assign _stream_conv2d_12_source_20_source_pat_all_offset = _stream_conv2d_12_source_20_source_offset_buf + _source_stream_conv2d_12_source_20_pat_cur_offset_0 + _source_stream_conv2d_12_source_20_pat_cur_offset_1 + _source_stream_conv2d_12_source_20_pat_cur_offset_2 + _source_stream_conv2d_12_source_20_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_21_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_21_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_21_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_21_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_21_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_21_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_21_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_21_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_21_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_21_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_21_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_21_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_21_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_21_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_21_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_21_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_21_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_21_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_21_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_21_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_21_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_21_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_21_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_21_pat_stride_buf_3;
  wire _set_flag_444;
  assign _set_flag_444 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_445;
  assign read_rtl_bank_445 = _stream_conv2d_12_source_21_source_ram_raddr;
  reg [1-1:0] _tmp_446;
  assign ram_w16_l512_id12_0_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_21_source_ram_renable && (_stream_conv2d_12_source_21_source_sel == 4))? _stream_conv2d_12_source_21_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id12_0_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_21_source_ram_renable && (_stream_conv2d_12_source_21_source_sel == 4))? 1'd1 : 0;
  localparam _tmp_447 = 1;
  wire [_tmp_447-1:0] _tmp_448;
  assign _tmp_448 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_21_source_ram_renable && (_stream_conv2d_12_source_21_source_sel == 4);
  reg [_tmp_447-1:0] __tmp_448_1;
  assign ram_w16_l512_id12_1_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_21_source_ram_renable && (_stream_conv2d_12_source_21_source_sel == 4))? _stream_conv2d_12_source_21_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id12_1_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_21_source_ram_renable && (_stream_conv2d_12_source_21_source_sel == 4))? 1'd1 : 0;
  localparam _tmp_449 = 1;
  wire [_tmp_449-1:0] _tmp_450;
  assign _tmp_450 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_21_source_ram_renable && (_stream_conv2d_12_source_21_source_sel == 4);
  reg [_tmp_449-1:0] __tmp_450_1;
  wire signed [16-1:0] read_rtl_rdata_451;
  wire read_rtl_rvalid_452;
  assign read_rtl_rdata_451 = (_tmp_446 == 0)? ram_w16_l512_id12_0_0_rdata : 
                              (_tmp_446 == 1)? ram_w16_l512_id12_1_0_rdata : 0;
  assign read_rtl_rvalid_452 = __tmp_448_1;
  assign _stream_conv2d_12_source_21_source_ram_rdata = (_stream_conv2d_12_source_21_source_sel == 4)? read_rtl_rdata_451 : 'hx;
  reg [16-1:0] __variable_wdata_379;
  assign stream_conv2d_12_source_21_data = __variable_wdata_379;
  reg [32-1:0] _stream_conv2d_12_source_21_source_pat_fsm_3;
  localparam _stream_conv2d_12_source_21_source_pat_fsm_3_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_21_source_pat_all_offset;
  assign _stream_conv2d_12_source_21_source_pat_all_offset = _stream_conv2d_12_source_21_source_offset_buf + _source_stream_conv2d_12_source_21_pat_cur_offset_0 + _source_stream_conv2d_12_source_21_pat_cur_offset_1 + _source_stream_conv2d_12_source_21_pat_cur_offset_2 + _source_stream_conv2d_12_source_21_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_22_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_22_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_22_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_22_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_22_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_22_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_22_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_22_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_22_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_22_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_22_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_22_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_22_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_22_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_22_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_22_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_22_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_22_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_22_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_22_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_22_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_22_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_22_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_22_pat_stride_buf_3;
  wire _set_flag_453;
  assign _set_flag_453 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_454;
  assign read_rtl_bank_454 = _stream_conv2d_12_source_22_source_ram_raddr;
  reg [1-1:0] _tmp_455;
  assign ram_w16_l512_id13_0_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_22_source_ram_renable && (_stream_conv2d_12_source_22_source_sel == 5))? _stream_conv2d_12_source_22_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id13_0_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_22_source_ram_renable && (_stream_conv2d_12_source_22_source_sel == 5))? 1'd1 : 0;
  localparam _tmp_456 = 1;
  wire [_tmp_456-1:0] _tmp_457;
  assign _tmp_457 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_22_source_ram_renable && (_stream_conv2d_12_source_22_source_sel == 5);
  reg [_tmp_456-1:0] __tmp_457_1;
  assign ram_w16_l512_id13_1_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_22_source_ram_renable && (_stream_conv2d_12_source_22_source_sel == 5))? _stream_conv2d_12_source_22_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id13_1_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_22_source_ram_renable && (_stream_conv2d_12_source_22_source_sel == 5))? 1'd1 : 0;
  localparam _tmp_458 = 1;
  wire [_tmp_458-1:0] _tmp_459;
  assign _tmp_459 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_22_source_ram_renable && (_stream_conv2d_12_source_22_source_sel == 5);
  reg [_tmp_458-1:0] __tmp_459_1;
  wire signed [16-1:0] read_rtl_rdata_460;
  wire read_rtl_rvalid_461;
  assign read_rtl_rdata_460 = (_tmp_455 == 0)? ram_w16_l512_id13_0_0_rdata : 
                              (_tmp_455 == 1)? ram_w16_l512_id13_1_0_rdata : 0;
  assign read_rtl_rvalid_461 = __tmp_457_1;
  assign _stream_conv2d_12_source_22_source_ram_rdata = (_stream_conv2d_12_source_22_source_sel == 5)? read_rtl_rdata_460 : 'hx;
  reg [16-1:0] __variable_wdata_380;
  assign stream_conv2d_12_source_22_data = __variable_wdata_380;
  reg [32-1:0] _stream_conv2d_12_source_22_source_pat_fsm_4;
  localparam _stream_conv2d_12_source_22_source_pat_fsm_4_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_22_source_pat_all_offset;
  assign _stream_conv2d_12_source_22_source_pat_all_offset = _stream_conv2d_12_source_22_source_offset_buf + _source_stream_conv2d_12_source_22_pat_cur_offset_0 + _source_stream_conv2d_12_source_22_pat_cur_offset_1 + _source_stream_conv2d_12_source_22_pat_cur_offset_2 + _source_stream_conv2d_12_source_22_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_23_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_23_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_23_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_23_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_23_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_23_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_23_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_23_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_23_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_23_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_23_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_23_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_23_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_23_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_23_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_23_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_23_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_23_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_23_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_23_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_23_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_23_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_23_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_23_pat_stride_buf_3;
  wire _set_flag_462;
  assign _set_flag_462 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_463;
  assign read_rtl_bank_463 = _stream_conv2d_12_source_23_source_ram_raddr;
  reg [1-1:0] _tmp_464;
  assign ram_w16_l512_id14_0_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_23_source_ram_renable && (_stream_conv2d_12_source_23_source_sel == 6))? _stream_conv2d_12_source_23_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id14_0_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_23_source_ram_renable && (_stream_conv2d_12_source_23_source_sel == 6))? 1'd1 : 0;
  localparam _tmp_465 = 1;
  wire [_tmp_465-1:0] _tmp_466;
  assign _tmp_466 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_23_source_ram_renable && (_stream_conv2d_12_source_23_source_sel == 6);
  reg [_tmp_465-1:0] __tmp_466_1;
  assign ram_w16_l512_id14_1_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_23_source_ram_renable && (_stream_conv2d_12_source_23_source_sel == 6))? _stream_conv2d_12_source_23_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id14_1_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_23_source_ram_renable && (_stream_conv2d_12_source_23_source_sel == 6))? 1'd1 : 0;
  localparam _tmp_467 = 1;
  wire [_tmp_467-1:0] _tmp_468;
  assign _tmp_468 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_23_source_ram_renable && (_stream_conv2d_12_source_23_source_sel == 6);
  reg [_tmp_467-1:0] __tmp_468_1;
  wire signed [16-1:0] read_rtl_rdata_469;
  wire read_rtl_rvalid_470;
  assign read_rtl_rdata_469 = (_tmp_464 == 0)? ram_w16_l512_id14_0_0_rdata : 
                              (_tmp_464 == 1)? ram_w16_l512_id14_1_0_rdata : 0;
  assign read_rtl_rvalid_470 = __tmp_466_1;
  assign _stream_conv2d_12_source_23_source_ram_rdata = (_stream_conv2d_12_source_23_source_sel == 6)? read_rtl_rdata_469 : 'hx;
  reg [16-1:0] __variable_wdata_381;
  assign stream_conv2d_12_source_23_data = __variable_wdata_381;
  reg [32-1:0] _stream_conv2d_12_source_23_source_pat_fsm_5;
  localparam _stream_conv2d_12_source_23_source_pat_fsm_5_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_23_source_pat_all_offset;
  assign _stream_conv2d_12_source_23_source_pat_all_offset = _stream_conv2d_12_source_23_source_offset_buf + _source_stream_conv2d_12_source_23_pat_cur_offset_0 + _source_stream_conv2d_12_source_23_pat_cur_offset_1 + _source_stream_conv2d_12_source_23_pat_cur_offset_2 + _source_stream_conv2d_12_source_23_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_24_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_24_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_24_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_24_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_24_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_24_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_24_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_24_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_24_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_24_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_24_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_24_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_24_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_24_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_24_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_24_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_24_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_24_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_24_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_24_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_24_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_24_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_24_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_24_pat_stride_buf_3;
  wire _set_flag_471;
  assign _set_flag_471 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_472;
  assign read_rtl_bank_472 = _stream_conv2d_12_source_24_source_ram_raddr;
  reg [1-1:0] _tmp_473;
  assign ram_w16_l512_id15_0_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_24_source_ram_renable && (_stream_conv2d_12_source_24_source_sel == 7))? _stream_conv2d_12_source_24_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id15_0_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_24_source_ram_renable && (_stream_conv2d_12_source_24_source_sel == 7))? 1'd1 : 0;
  localparam _tmp_474 = 1;
  wire [_tmp_474-1:0] _tmp_475;
  assign _tmp_475 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_24_source_ram_renable && (_stream_conv2d_12_source_24_source_sel == 7);
  reg [_tmp_474-1:0] __tmp_475_1;
  assign ram_w16_l512_id15_1_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_24_source_ram_renable && (_stream_conv2d_12_source_24_source_sel == 7))? _stream_conv2d_12_source_24_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id15_1_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_24_source_ram_renable && (_stream_conv2d_12_source_24_source_sel == 7))? 1'd1 : 0;
  localparam _tmp_476 = 1;
  wire [_tmp_476-1:0] _tmp_477;
  assign _tmp_477 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_24_source_ram_renable && (_stream_conv2d_12_source_24_source_sel == 7);
  reg [_tmp_476-1:0] __tmp_477_1;
  wire signed [16-1:0] read_rtl_rdata_478;
  wire read_rtl_rvalid_479;
  assign read_rtl_rdata_478 = (_tmp_473 == 0)? ram_w16_l512_id15_0_0_rdata : 
                              (_tmp_473 == 1)? ram_w16_l512_id15_1_0_rdata : 0;
  assign read_rtl_rvalid_479 = __tmp_475_1;
  assign _stream_conv2d_12_source_24_source_ram_rdata = (_stream_conv2d_12_source_24_source_sel == 7)? read_rtl_rdata_478 : 'hx;
  reg [16-1:0] __variable_wdata_382;
  assign stream_conv2d_12_source_24_data = __variable_wdata_382;
  reg [32-1:0] _stream_conv2d_12_source_24_source_pat_fsm_6;
  localparam _stream_conv2d_12_source_24_source_pat_fsm_6_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_24_source_pat_all_offset;
  assign _stream_conv2d_12_source_24_source_pat_all_offset = _stream_conv2d_12_source_24_source_offset_buf + _source_stream_conv2d_12_source_24_pat_cur_offset_0 + _source_stream_conv2d_12_source_24_pat_cur_offset_1 + _source_stream_conv2d_12_source_24_pat_cur_offset_2 + _source_stream_conv2d_12_source_24_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_25_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_25_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_25_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_25_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_25_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_25_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_25_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_25_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_25_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_25_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_25_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_25_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_25_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_25_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_25_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_25_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_25_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_25_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_25_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_25_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_25_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_25_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_25_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_25_pat_stride_buf_3;
  wire _set_flag_480;
  assign _set_flag_480 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_481;
  assign read_rtl_bank_481 = _stream_conv2d_12_source_25_source_ram_raddr;
  reg [1-1:0] _tmp_482;
  assign ram_w16_l512_id16_0_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_25_source_ram_renable && (_stream_conv2d_12_source_25_source_sel == 8))? _stream_conv2d_12_source_25_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id16_0_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_25_source_ram_renable && (_stream_conv2d_12_source_25_source_sel == 8))? 1'd1 : 0;
  localparam _tmp_483 = 1;
  wire [_tmp_483-1:0] _tmp_484;
  assign _tmp_484 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_25_source_ram_renable && (_stream_conv2d_12_source_25_source_sel == 8);
  reg [_tmp_483-1:0] __tmp_484_1;
  assign ram_w16_l512_id16_1_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_25_source_ram_renable && (_stream_conv2d_12_source_25_source_sel == 8))? _stream_conv2d_12_source_25_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id16_1_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_25_source_ram_renable && (_stream_conv2d_12_source_25_source_sel == 8))? 1'd1 : 0;
  localparam _tmp_485 = 1;
  wire [_tmp_485-1:0] _tmp_486;
  assign _tmp_486 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_25_source_ram_renable && (_stream_conv2d_12_source_25_source_sel == 8);
  reg [_tmp_485-1:0] __tmp_486_1;
  wire signed [16-1:0] read_rtl_rdata_487;
  wire read_rtl_rvalid_488;
  assign read_rtl_rdata_487 = (_tmp_482 == 0)? ram_w16_l512_id16_0_0_rdata : 
                              (_tmp_482 == 1)? ram_w16_l512_id16_1_0_rdata : 0;
  assign read_rtl_rvalid_488 = __tmp_484_1;
  assign _stream_conv2d_12_source_25_source_ram_rdata = (_stream_conv2d_12_source_25_source_sel == 8)? read_rtl_rdata_487 : 'hx;
  reg [16-1:0] __variable_wdata_383;
  assign stream_conv2d_12_source_25_data = __variable_wdata_383;
  reg [32-1:0] _stream_conv2d_12_source_25_source_pat_fsm_7;
  localparam _stream_conv2d_12_source_25_source_pat_fsm_7_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_25_source_pat_all_offset;
  assign _stream_conv2d_12_source_25_source_pat_all_offset = _stream_conv2d_12_source_25_source_offset_buf + _source_stream_conv2d_12_source_25_pat_cur_offset_0 + _source_stream_conv2d_12_source_25_pat_cur_offset_1 + _source_stream_conv2d_12_source_25_pat_cur_offset_2 + _source_stream_conv2d_12_source_25_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_26_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_26_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_26_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_26_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_26_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_26_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_26_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_26_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_26_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_26_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_26_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_26_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_26_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_26_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_26_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_26_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_26_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_26_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_26_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_26_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_26_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_26_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_26_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_26_pat_stride_buf_3;
  wire _set_flag_489;
  assign _set_flag_489 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_490;
  assign read_rtl_bank_490 = _stream_conv2d_12_source_26_source_ram_raddr;
  reg [1-1:0] _tmp_491;
  assign ram_w16_l512_id17_0_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_26_source_ram_renable && (_stream_conv2d_12_source_26_source_sel == 9))? _stream_conv2d_12_source_26_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id17_0_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_26_source_ram_renable && (_stream_conv2d_12_source_26_source_sel == 9))? 1'd1 : 0;
  localparam _tmp_492 = 1;
  wire [_tmp_492-1:0] _tmp_493;
  assign _tmp_493 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_26_source_ram_renable && (_stream_conv2d_12_source_26_source_sel == 9);
  reg [_tmp_492-1:0] __tmp_493_1;
  assign ram_w16_l512_id17_1_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_26_source_ram_renable && (_stream_conv2d_12_source_26_source_sel == 9))? _stream_conv2d_12_source_26_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id17_1_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_26_source_ram_renable && (_stream_conv2d_12_source_26_source_sel == 9))? 1'd1 : 0;
  localparam _tmp_494 = 1;
  wire [_tmp_494-1:0] _tmp_495;
  assign _tmp_495 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_26_source_ram_renable && (_stream_conv2d_12_source_26_source_sel == 9);
  reg [_tmp_494-1:0] __tmp_495_1;
  wire signed [16-1:0] read_rtl_rdata_496;
  wire read_rtl_rvalid_497;
  assign read_rtl_rdata_496 = (_tmp_491 == 0)? ram_w16_l512_id17_0_0_rdata : 
                              (_tmp_491 == 1)? ram_w16_l512_id17_1_0_rdata : 0;
  assign read_rtl_rvalid_497 = __tmp_493_1;
  assign _stream_conv2d_12_source_26_source_ram_rdata = (_stream_conv2d_12_source_26_source_sel == 9)? read_rtl_rdata_496 : 'hx;
  reg [16-1:0] __variable_wdata_384;
  assign stream_conv2d_12_source_26_data = __variable_wdata_384;
  reg [32-1:0] _stream_conv2d_12_source_26_source_pat_fsm_8;
  localparam _stream_conv2d_12_source_26_source_pat_fsm_8_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_26_source_pat_all_offset;
  assign _stream_conv2d_12_source_26_source_pat_all_offset = _stream_conv2d_12_source_26_source_offset_buf + _source_stream_conv2d_12_source_26_pat_cur_offset_0 + _source_stream_conv2d_12_source_26_pat_cur_offset_1 + _source_stream_conv2d_12_source_26_pat_cur_offset_2 + _source_stream_conv2d_12_source_26_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_27_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_27_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_27_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_27_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_27_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_27_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_27_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_27_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_27_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_27_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_27_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_27_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_27_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_27_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_27_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_27_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_27_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_27_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_27_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_27_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_27_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_27_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_27_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_27_pat_stride_buf_3;
  wire _set_flag_498;
  assign _set_flag_498 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_499;
  assign read_rtl_bank_499 = _stream_conv2d_12_source_27_source_ram_raddr;
  reg [1-1:0] _tmp_500;
  assign ram_w16_l512_id18_0_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_27_source_ram_renable && (_stream_conv2d_12_source_27_source_sel == 10))? _stream_conv2d_12_source_27_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id18_0_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_27_source_ram_renable && (_stream_conv2d_12_source_27_source_sel == 10))? 1'd1 : 0;
  localparam _tmp_501 = 1;
  wire [_tmp_501-1:0] _tmp_502;
  assign _tmp_502 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_27_source_ram_renable && (_stream_conv2d_12_source_27_source_sel == 10);
  reg [_tmp_501-1:0] __tmp_502_1;
  assign ram_w16_l512_id18_1_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_27_source_ram_renable && (_stream_conv2d_12_source_27_source_sel == 10))? _stream_conv2d_12_source_27_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id18_1_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_27_source_ram_renable && (_stream_conv2d_12_source_27_source_sel == 10))? 1'd1 : 0;
  localparam _tmp_503 = 1;
  wire [_tmp_503-1:0] _tmp_504;
  assign _tmp_504 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_27_source_ram_renable && (_stream_conv2d_12_source_27_source_sel == 10);
  reg [_tmp_503-1:0] __tmp_504_1;
  wire signed [16-1:0] read_rtl_rdata_505;
  wire read_rtl_rvalid_506;
  assign read_rtl_rdata_505 = (_tmp_500 == 0)? ram_w16_l512_id18_0_0_rdata : 
                              (_tmp_500 == 1)? ram_w16_l512_id18_1_0_rdata : 0;
  assign read_rtl_rvalid_506 = __tmp_502_1;
  assign _stream_conv2d_12_source_27_source_ram_rdata = (_stream_conv2d_12_source_27_source_sel == 10)? read_rtl_rdata_505 : 'hx;
  reg [16-1:0] __variable_wdata_385;
  assign stream_conv2d_12_source_27_data = __variable_wdata_385;
  reg [32-1:0] _stream_conv2d_12_source_27_source_pat_fsm_9;
  localparam _stream_conv2d_12_source_27_source_pat_fsm_9_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_27_source_pat_all_offset;
  assign _stream_conv2d_12_source_27_source_pat_all_offset = _stream_conv2d_12_source_27_source_offset_buf + _source_stream_conv2d_12_source_27_pat_cur_offset_0 + _source_stream_conv2d_12_source_27_pat_cur_offset_1 + _source_stream_conv2d_12_source_27_pat_cur_offset_2 + _source_stream_conv2d_12_source_27_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_28_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_28_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_28_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_28_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_28_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_28_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_28_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_28_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_28_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_28_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_28_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_28_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_28_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_28_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_28_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_28_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_28_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_28_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_28_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_28_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_28_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_28_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_28_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_28_pat_stride_buf_3;
  wire _set_flag_507;
  assign _set_flag_507 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_508;
  assign read_rtl_bank_508 = _stream_conv2d_12_source_28_source_ram_raddr;
  reg [1-1:0] _tmp_509;
  assign ram_w16_l512_id19_0_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_28_source_ram_renable && (_stream_conv2d_12_source_28_source_sel == 11))? _stream_conv2d_12_source_28_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id19_0_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_28_source_ram_renable && (_stream_conv2d_12_source_28_source_sel == 11))? 1'd1 : 0;
  localparam _tmp_510 = 1;
  wire [_tmp_510-1:0] _tmp_511;
  assign _tmp_511 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_28_source_ram_renable && (_stream_conv2d_12_source_28_source_sel == 11);
  reg [_tmp_510-1:0] __tmp_511_1;
  assign ram_w16_l512_id19_1_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_28_source_ram_renable && (_stream_conv2d_12_source_28_source_sel == 11))? _stream_conv2d_12_source_28_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id19_1_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_28_source_ram_renable && (_stream_conv2d_12_source_28_source_sel == 11))? 1'd1 : 0;
  localparam _tmp_512 = 1;
  wire [_tmp_512-1:0] _tmp_513;
  assign _tmp_513 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_28_source_ram_renable && (_stream_conv2d_12_source_28_source_sel == 11);
  reg [_tmp_512-1:0] __tmp_513_1;
  wire signed [16-1:0] read_rtl_rdata_514;
  wire read_rtl_rvalid_515;
  assign read_rtl_rdata_514 = (_tmp_509 == 0)? ram_w16_l512_id19_0_0_rdata : 
                              (_tmp_509 == 1)? ram_w16_l512_id19_1_0_rdata : 0;
  assign read_rtl_rvalid_515 = __tmp_511_1;
  assign _stream_conv2d_12_source_28_source_ram_rdata = (_stream_conv2d_12_source_28_source_sel == 11)? read_rtl_rdata_514 : 'hx;
  reg [16-1:0] __variable_wdata_386;
  assign stream_conv2d_12_source_28_data = __variable_wdata_386;
  reg [32-1:0] _stream_conv2d_12_source_28_source_pat_fsm_10;
  localparam _stream_conv2d_12_source_28_source_pat_fsm_10_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_28_source_pat_all_offset;
  assign _stream_conv2d_12_source_28_source_pat_all_offset = _stream_conv2d_12_source_28_source_offset_buf + _source_stream_conv2d_12_source_28_pat_cur_offset_0 + _source_stream_conv2d_12_source_28_pat_cur_offset_1 + _source_stream_conv2d_12_source_28_pat_cur_offset_2 + _source_stream_conv2d_12_source_28_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_29_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_29_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_29_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_29_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_29_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_29_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_29_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_29_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_29_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_29_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_29_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_29_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_29_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_29_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_29_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_29_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_29_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_29_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_29_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_29_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_29_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_29_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_29_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_29_pat_stride_buf_3;
  wire _set_flag_516;
  assign _set_flag_516 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_517;
  assign read_rtl_bank_517 = _stream_conv2d_12_source_29_source_ram_raddr;
  reg [1-1:0] _tmp_518;
  localparam _tmp_519 = 1;
  wire [_tmp_519-1:0] _tmp_520;
  assign _tmp_520 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_29_source_ram_renable && (_stream_conv2d_12_source_29_source_sel == 12);
  reg [_tmp_519-1:0] __tmp_520_1;
  localparam _tmp_521 = 1;
  wire [_tmp_521-1:0] _tmp_522;
  assign _tmp_522 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_29_source_ram_renable && (_stream_conv2d_12_source_29_source_sel == 12);
  reg [_tmp_521-1:0] __tmp_522_1;
  wire signed [16-1:0] read_rtl_rdata_523;
  wire read_rtl_rvalid_524;
  assign read_rtl_rdata_523 = (_tmp_518 == 0)? ram_w16_l512_id2_0_0_rdata : 
                              (_tmp_518 == 1)? ram_w16_l512_id2_1_0_rdata : 0;
  assign read_rtl_rvalid_524 = __tmp_520_1;
  assign _stream_conv2d_12_source_29_source_ram_rdata = (_stream_conv2d_12_source_29_source_sel == 12)? read_rtl_rdata_523 : 'hx;
  reg [16-1:0] __variable_wdata_612;
  assign stream_conv2d_12_source_29_data = __variable_wdata_612;
  reg [32-1:0] _stream_conv2d_12_source_29_source_pat_fsm_11;
  localparam _stream_conv2d_12_source_29_source_pat_fsm_11_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_29_source_pat_all_offset;
  assign _stream_conv2d_12_source_29_source_pat_all_offset = _stream_conv2d_12_source_29_source_offset_buf + _source_stream_conv2d_12_source_29_pat_cur_offset_0 + _source_stream_conv2d_12_source_29_pat_cur_offset_1 + _source_stream_conv2d_12_source_29_pat_cur_offset_2 + _source_stream_conv2d_12_source_29_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_30_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_30_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_30_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_30_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_30_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_30_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_30_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_30_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_30_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_30_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_30_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_30_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_30_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_30_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_30_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_30_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_30_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_30_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_30_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_30_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_30_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_30_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_30_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_30_pat_stride_buf_3;
  wire _set_flag_525;
  assign _set_flag_525 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_526;
  assign read_rtl_bank_526 = _stream_conv2d_12_source_30_source_ram_raddr;
  reg [1-1:0] _tmp_527;
  localparam _tmp_528 = 1;
  wire [_tmp_528-1:0] _tmp_529;
  assign _tmp_529 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_30_source_ram_renable && (_stream_conv2d_12_source_30_source_sel == 13);
  reg [_tmp_528-1:0] __tmp_529_1;
  localparam _tmp_530 = 1;
  wire [_tmp_530-1:0] _tmp_531;
  assign _tmp_531 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_30_source_ram_renable && (_stream_conv2d_12_source_30_source_sel == 13);
  reg [_tmp_530-1:0] __tmp_531_1;
  wire signed [16-1:0] read_rtl_rdata_532;
  wire read_rtl_rvalid_533;
  assign read_rtl_rdata_532 = (_tmp_527 == 0)? ram_w16_l512_id3_0_0_rdata : 
                              (_tmp_527 == 1)? ram_w16_l512_id3_1_0_rdata : 0;
  assign read_rtl_rvalid_533 = __tmp_529_1;
  assign _stream_conv2d_12_source_30_source_ram_rdata = (_stream_conv2d_12_source_30_source_sel == 13)? read_rtl_rdata_532 : 'hx;
  reg [16-1:0] __variable_wdata_613;
  assign stream_conv2d_12_source_30_data = __variable_wdata_613;
  reg [32-1:0] _stream_conv2d_12_source_30_source_pat_fsm_12;
  localparam _stream_conv2d_12_source_30_source_pat_fsm_12_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_30_source_pat_all_offset;
  assign _stream_conv2d_12_source_30_source_pat_all_offset = _stream_conv2d_12_source_30_source_offset_buf + _source_stream_conv2d_12_source_30_pat_cur_offset_0 + _source_stream_conv2d_12_source_30_pat_cur_offset_1 + _source_stream_conv2d_12_source_30_pat_cur_offset_2 + _source_stream_conv2d_12_source_30_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_31_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_31_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_31_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_31_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_31_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_31_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_31_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_31_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_31_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_31_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_31_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_31_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_31_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_31_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_31_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_31_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_31_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_31_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_31_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_31_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_31_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_31_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_31_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_31_pat_stride_buf_3;
  wire _set_flag_534;
  assign _set_flag_534 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_535;
  assign read_rtl_bank_535 = _stream_conv2d_12_source_31_source_ram_raddr;
  reg [1-1:0] _tmp_536;
  assign ram_w16_l512_id4_0_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_31_source_ram_renable && (_stream_conv2d_12_source_31_source_sel == 14))? _stream_conv2d_12_source_31_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id4_0_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_31_source_ram_renable && (_stream_conv2d_12_source_31_source_sel == 14))? 1'd1 : 0;
  localparam _tmp_537 = 1;
  wire [_tmp_537-1:0] _tmp_538;
  assign _tmp_538 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_31_source_ram_renable && (_stream_conv2d_12_source_31_source_sel == 14);
  reg [_tmp_537-1:0] __tmp_538_1;
  assign ram_w16_l512_id4_1_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_31_source_ram_renable && (_stream_conv2d_12_source_31_source_sel == 14))? _stream_conv2d_12_source_31_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id4_1_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_31_source_ram_renable && (_stream_conv2d_12_source_31_source_sel == 14))? 1'd1 : 0;
  localparam _tmp_539 = 1;
  wire [_tmp_539-1:0] _tmp_540;
  assign _tmp_540 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_31_source_ram_renable && (_stream_conv2d_12_source_31_source_sel == 14);
  reg [_tmp_539-1:0] __tmp_540_1;
  wire signed [16-1:0] read_rtl_rdata_541;
  wire read_rtl_rvalid_542;
  assign read_rtl_rdata_541 = (_tmp_536 == 0)? ram_w16_l512_id4_0_0_rdata : 
                              (_tmp_536 == 1)? ram_w16_l512_id4_1_0_rdata : 0;
  assign read_rtl_rvalid_542 = __tmp_538_1;
  assign _stream_conv2d_12_source_31_source_ram_rdata = (_stream_conv2d_12_source_31_source_sel == 14)? read_rtl_rdata_541 : 'hx;
  reg [16-1:0] __variable_wdata_614;
  assign stream_conv2d_12_source_31_data = __variable_wdata_614;
  reg [32-1:0] _stream_conv2d_12_source_31_source_pat_fsm_13;
  localparam _stream_conv2d_12_source_31_source_pat_fsm_13_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_31_source_pat_all_offset;
  assign _stream_conv2d_12_source_31_source_pat_all_offset = _stream_conv2d_12_source_31_source_offset_buf + _source_stream_conv2d_12_source_31_pat_cur_offset_0 + _source_stream_conv2d_12_source_31_pat_cur_offset_1 + _source_stream_conv2d_12_source_31_pat_cur_offset_2 + _source_stream_conv2d_12_source_31_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_32_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_32_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_32_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_32_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_32_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_32_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_32_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_32_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_32_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_32_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_32_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_32_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_32_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_32_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_32_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_32_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_32_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_32_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_32_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_32_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_32_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_32_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_32_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_32_pat_stride_buf_3;
  wire _set_flag_543;
  assign _set_flag_543 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_544;
  assign read_rtl_bank_544 = _stream_conv2d_12_source_32_source_ram_raddr;
  reg [1-1:0] _tmp_545;
  assign ram_w16_l512_id5_0_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_32_source_ram_renable && (_stream_conv2d_12_source_32_source_sel == 15))? _stream_conv2d_12_source_32_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id5_0_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_32_source_ram_renable && (_stream_conv2d_12_source_32_source_sel == 15))? 1'd1 : 0;
  localparam _tmp_546 = 1;
  wire [_tmp_546-1:0] _tmp_547;
  assign _tmp_547 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_32_source_ram_renable && (_stream_conv2d_12_source_32_source_sel == 15);
  reg [_tmp_546-1:0] __tmp_547_1;
  assign ram_w16_l512_id5_1_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_32_source_ram_renable && (_stream_conv2d_12_source_32_source_sel == 15))? _stream_conv2d_12_source_32_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id5_1_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_32_source_ram_renable && (_stream_conv2d_12_source_32_source_sel == 15))? 1'd1 : 0;
  localparam _tmp_548 = 1;
  wire [_tmp_548-1:0] _tmp_549;
  assign _tmp_549 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_32_source_ram_renable && (_stream_conv2d_12_source_32_source_sel == 15);
  reg [_tmp_548-1:0] __tmp_549_1;
  wire signed [16-1:0] read_rtl_rdata_550;
  wire read_rtl_rvalid_551;
  assign read_rtl_rdata_550 = (_tmp_545 == 0)? ram_w16_l512_id5_0_0_rdata : 
                              (_tmp_545 == 1)? ram_w16_l512_id5_1_0_rdata : 0;
  assign read_rtl_rvalid_551 = __tmp_547_1;
  assign _stream_conv2d_12_source_32_source_ram_rdata = (_stream_conv2d_12_source_32_source_sel == 15)? read_rtl_rdata_550 : 'hx;
  reg [16-1:0] __variable_wdata_615;
  assign stream_conv2d_12_source_32_data = __variable_wdata_615;
  reg [32-1:0] _stream_conv2d_12_source_32_source_pat_fsm_14;
  localparam _stream_conv2d_12_source_32_source_pat_fsm_14_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_32_source_pat_all_offset;
  assign _stream_conv2d_12_source_32_source_pat_all_offset = _stream_conv2d_12_source_32_source_offset_buf + _source_stream_conv2d_12_source_32_pat_cur_offset_0 + _source_stream_conv2d_12_source_32_pat_cur_offset_1 + _source_stream_conv2d_12_source_32_pat_cur_offset_2 + _source_stream_conv2d_12_source_32_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_33_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_33_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_33_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_33_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_33_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_33_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_33_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_33_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_33_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_33_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_33_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_33_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_33_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_33_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_33_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_33_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_33_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_33_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_33_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_33_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_33_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_33_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_33_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_33_pat_stride_buf_3;
  wire _set_flag_552;
  assign _set_flag_552 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_553;
  assign read_rtl_bank_553 = _stream_conv2d_12_source_33_source_ram_raddr;
  reg [1-1:0] _tmp_554;
  assign ram_w16_l512_id6_0_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_33_source_ram_renable && (_stream_conv2d_12_source_33_source_sel == 16))? _stream_conv2d_12_source_33_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id6_0_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_33_source_ram_renable && (_stream_conv2d_12_source_33_source_sel == 16))? 1'd1 : 0;
  localparam _tmp_555 = 1;
  wire [_tmp_555-1:0] _tmp_556;
  assign _tmp_556 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_33_source_ram_renable && (_stream_conv2d_12_source_33_source_sel == 16);
  reg [_tmp_555-1:0] __tmp_556_1;
  assign ram_w16_l512_id6_1_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_33_source_ram_renable && (_stream_conv2d_12_source_33_source_sel == 16))? _stream_conv2d_12_source_33_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id6_1_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_33_source_ram_renable && (_stream_conv2d_12_source_33_source_sel == 16))? 1'd1 : 0;
  localparam _tmp_557 = 1;
  wire [_tmp_557-1:0] _tmp_558;
  assign _tmp_558 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_33_source_ram_renable && (_stream_conv2d_12_source_33_source_sel == 16);
  reg [_tmp_557-1:0] __tmp_558_1;
  wire signed [16-1:0] read_rtl_rdata_559;
  wire read_rtl_rvalid_560;
  assign read_rtl_rdata_559 = (_tmp_554 == 0)? ram_w16_l512_id6_0_0_rdata : 
                              (_tmp_554 == 1)? ram_w16_l512_id6_1_0_rdata : 0;
  assign read_rtl_rvalid_560 = __tmp_556_1;
  assign _stream_conv2d_12_source_33_source_ram_rdata = (_stream_conv2d_12_source_33_source_sel == 16)? read_rtl_rdata_559 : 'hx;
  reg [16-1:0] __variable_wdata_616;
  assign stream_conv2d_12_source_33_data = __variable_wdata_616;
  reg [32-1:0] _stream_conv2d_12_source_33_source_pat_fsm_15;
  localparam _stream_conv2d_12_source_33_source_pat_fsm_15_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_33_source_pat_all_offset;
  assign _stream_conv2d_12_source_33_source_pat_all_offset = _stream_conv2d_12_source_33_source_offset_buf + _source_stream_conv2d_12_source_33_pat_cur_offset_0 + _source_stream_conv2d_12_source_33_pat_cur_offset_1 + _source_stream_conv2d_12_source_33_pat_cur_offset_2 + _source_stream_conv2d_12_source_33_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_34_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_34_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_34_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_34_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_34_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_34_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_34_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_34_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_34_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_34_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_34_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_34_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_34_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_34_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_34_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_34_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_34_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_34_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_34_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_34_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_34_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_34_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_34_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_34_pat_stride_buf_3;
  wire _set_flag_561;
  assign _set_flag_561 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_562;
  assign read_rtl_bank_562 = _stream_conv2d_12_source_34_source_ram_raddr;
  reg [1-1:0] _tmp_563;
  assign ram_w16_l512_id7_0_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_34_source_ram_renable && (_stream_conv2d_12_source_34_source_sel == 17))? _stream_conv2d_12_source_34_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id7_0_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_34_source_ram_renable && (_stream_conv2d_12_source_34_source_sel == 17))? 1'd1 : 0;
  localparam _tmp_564 = 1;
  wire [_tmp_564-1:0] _tmp_565;
  assign _tmp_565 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_34_source_ram_renable && (_stream_conv2d_12_source_34_source_sel == 17);
  reg [_tmp_564-1:0] __tmp_565_1;
  assign ram_w16_l512_id7_1_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_34_source_ram_renable && (_stream_conv2d_12_source_34_source_sel == 17))? _stream_conv2d_12_source_34_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id7_1_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_34_source_ram_renable && (_stream_conv2d_12_source_34_source_sel == 17))? 1'd1 : 0;
  localparam _tmp_566 = 1;
  wire [_tmp_566-1:0] _tmp_567;
  assign _tmp_567 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_34_source_ram_renable && (_stream_conv2d_12_source_34_source_sel == 17);
  reg [_tmp_566-1:0] __tmp_567_1;
  wire signed [16-1:0] read_rtl_rdata_568;
  wire read_rtl_rvalid_569;
  assign read_rtl_rdata_568 = (_tmp_563 == 0)? ram_w16_l512_id7_0_0_rdata : 
                              (_tmp_563 == 1)? ram_w16_l512_id7_1_0_rdata : 0;
  assign read_rtl_rvalid_569 = __tmp_565_1;
  assign _stream_conv2d_12_source_34_source_ram_rdata = (_stream_conv2d_12_source_34_source_sel == 17)? read_rtl_rdata_568 : 'hx;
  reg [16-1:0] __variable_wdata_617;
  assign stream_conv2d_12_source_34_data = __variable_wdata_617;
  reg [32-1:0] _stream_conv2d_12_source_34_source_pat_fsm_16;
  localparam _stream_conv2d_12_source_34_source_pat_fsm_16_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_34_source_pat_all_offset;
  assign _stream_conv2d_12_source_34_source_pat_all_offset = _stream_conv2d_12_source_34_source_offset_buf + _source_stream_conv2d_12_source_34_pat_cur_offset_0 + _source_stream_conv2d_12_source_34_pat_cur_offset_1 + _source_stream_conv2d_12_source_34_pat_cur_offset_2 + _source_stream_conv2d_12_source_34_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_35_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_35_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_35_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_35_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_35_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_35_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_35_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_35_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_35_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_35_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_35_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_35_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_35_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_35_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_35_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_35_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_35_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_35_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_35_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_35_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_35_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_35_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_35_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_35_pat_stride_buf_3;
  wire _set_flag_570;
  assign _set_flag_570 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_571;
  assign read_rtl_bank_571 = _stream_conv2d_12_source_35_source_ram_raddr;
  reg [1-1:0] _tmp_572;
  assign ram_w16_l512_id8_0_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_35_source_ram_renable && (_stream_conv2d_12_source_35_source_sel == 18))? _stream_conv2d_12_source_35_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id8_0_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_35_source_ram_renable && (_stream_conv2d_12_source_35_source_sel == 18))? 1'd1 : 0;
  localparam _tmp_573 = 1;
  wire [_tmp_573-1:0] _tmp_574;
  assign _tmp_574 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_35_source_ram_renable && (_stream_conv2d_12_source_35_source_sel == 18);
  reg [_tmp_573-1:0] __tmp_574_1;
  assign ram_w16_l512_id8_1_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_35_source_ram_renable && (_stream_conv2d_12_source_35_source_sel == 18))? _stream_conv2d_12_source_35_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id8_1_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_35_source_ram_renable && (_stream_conv2d_12_source_35_source_sel == 18))? 1'd1 : 0;
  localparam _tmp_575 = 1;
  wire [_tmp_575-1:0] _tmp_576;
  assign _tmp_576 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_35_source_ram_renable && (_stream_conv2d_12_source_35_source_sel == 18);
  reg [_tmp_575-1:0] __tmp_576_1;
  wire signed [16-1:0] read_rtl_rdata_577;
  wire read_rtl_rvalid_578;
  assign read_rtl_rdata_577 = (_tmp_572 == 0)? ram_w16_l512_id8_0_0_rdata : 
                              (_tmp_572 == 1)? ram_w16_l512_id8_1_0_rdata : 0;
  assign read_rtl_rvalid_578 = __tmp_574_1;
  assign _stream_conv2d_12_source_35_source_ram_rdata = (_stream_conv2d_12_source_35_source_sel == 18)? read_rtl_rdata_577 : 'hx;
  reg [16-1:0] __variable_wdata_618;
  assign stream_conv2d_12_source_35_data = __variable_wdata_618;
  reg [32-1:0] _stream_conv2d_12_source_35_source_pat_fsm_17;
  localparam _stream_conv2d_12_source_35_source_pat_fsm_17_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_35_source_pat_all_offset;
  assign _stream_conv2d_12_source_35_source_pat_all_offset = _stream_conv2d_12_source_35_source_offset_buf + _source_stream_conv2d_12_source_35_pat_cur_offset_0 + _source_stream_conv2d_12_source_35_pat_cur_offset_1 + _source_stream_conv2d_12_source_35_pat_cur_offset_2 + _source_stream_conv2d_12_source_35_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_36_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_36_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_36_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_36_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_36_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_36_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_36_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_36_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_36_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_36_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_36_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_36_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_36_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_36_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_36_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_36_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_36_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_36_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_36_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_36_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_36_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_36_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_36_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_36_pat_stride_buf_3;
  wire _set_flag_579;
  assign _set_flag_579 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_580;
  assign read_rtl_bank_580 = _stream_conv2d_12_source_36_source_ram_raddr;
  reg [1-1:0] _tmp_581;
  assign ram_w16_l512_id9_0_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_36_source_ram_renable && (_stream_conv2d_12_source_36_source_sel == 19))? _stream_conv2d_12_source_36_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id9_0_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_36_source_ram_renable && (_stream_conv2d_12_source_36_source_sel == 19))? 1'd1 : 0;
  localparam _tmp_582 = 1;
  wire [_tmp_582-1:0] _tmp_583;
  assign _tmp_583 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_36_source_ram_renable && (_stream_conv2d_12_source_36_source_sel == 19);
  reg [_tmp_582-1:0] __tmp_583_1;
  assign ram_w16_l512_id9_1_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_36_source_ram_renable && (_stream_conv2d_12_source_36_source_sel == 19))? _stream_conv2d_12_source_36_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id9_1_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_36_source_ram_renable && (_stream_conv2d_12_source_36_source_sel == 19))? 1'd1 : 0;
  localparam _tmp_584 = 1;
  wire [_tmp_584-1:0] _tmp_585;
  assign _tmp_585 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_36_source_ram_renable && (_stream_conv2d_12_source_36_source_sel == 19);
  reg [_tmp_584-1:0] __tmp_585_1;
  wire signed [16-1:0] read_rtl_rdata_586;
  wire read_rtl_rvalid_587;
  assign read_rtl_rdata_586 = (_tmp_581 == 0)? ram_w16_l512_id9_0_0_rdata : 
                              (_tmp_581 == 1)? ram_w16_l512_id9_1_0_rdata : 0;
  assign read_rtl_rvalid_587 = __tmp_583_1;
  assign _stream_conv2d_12_source_36_source_ram_rdata = (_stream_conv2d_12_source_36_source_sel == 19)? read_rtl_rdata_586 : 'hx;
  reg [16-1:0] __variable_wdata_619;
  assign stream_conv2d_12_source_36_data = __variable_wdata_619;
  reg [32-1:0] _stream_conv2d_12_source_36_source_pat_fsm_18;
  localparam _stream_conv2d_12_source_36_source_pat_fsm_18_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_36_source_pat_all_offset;
  assign _stream_conv2d_12_source_36_source_pat_all_offset = _stream_conv2d_12_source_36_source_offset_buf + _source_stream_conv2d_12_source_36_pat_cur_offset_0 + _source_stream_conv2d_12_source_36_pat_cur_offset_1 + _source_stream_conv2d_12_source_36_pat_cur_offset_2 + _source_stream_conv2d_12_source_36_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_12_source_37_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_12_source_37_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_12_source_37_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_12_source_37_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_12_source_37_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_12_source_37_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_12_source_37_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_12_source_37_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_12_source_37_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_12_source_37_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_12_source_37_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_12_source_37_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_12_source_37_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_12_source_37_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_12_source_37_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_12_source_37_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_12_source_37_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_12_source_37_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_12_source_37_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_12_source_37_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_12_source_37_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_12_source_37_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_12_source_37_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_12_source_37_pat_stride_buf_3;
  wire _set_flag_588;
  assign _set_flag_588 = conv2d_12_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_589;
  assign read_rtl_bank_589 = _stream_conv2d_12_source_37_source_ram_raddr;
  reg [1-1:0] _tmp_590;
  assign ram_w16_l512_id10_0_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_37_source_ram_renable && (_stream_conv2d_12_source_37_source_sel == 20))? _stream_conv2d_12_source_37_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id10_0_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_37_source_ram_renable && (_stream_conv2d_12_source_37_source_sel == 20))? 1'd1 : 0;
  localparam _tmp_591 = 1;
  wire [_tmp_591-1:0] _tmp_592;
  assign _tmp_592 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_37_source_ram_renable && (_stream_conv2d_12_source_37_source_sel == 20);
  reg [_tmp_591-1:0] __tmp_592_1;
  assign ram_w16_l512_id10_1_0_addr = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_37_source_ram_renable && (_stream_conv2d_12_source_37_source_sel == 20))? _stream_conv2d_12_source_37_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id10_1_0_enable = (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_37_source_ram_renable && (_stream_conv2d_12_source_37_source_sel == 20))? 1'd1 : 0;
  localparam _tmp_593 = 1;
  wire [_tmp_593-1:0] _tmp_594;
  assign _tmp_594 = _stream_conv2d_12_stream_oready && _stream_conv2d_12_source_37_source_ram_renable && (_stream_conv2d_12_source_37_source_sel == 20);
  reg [_tmp_593-1:0] __tmp_594_1;
  wire signed [16-1:0] read_rtl_rdata_595;
  wire read_rtl_rvalid_596;
  assign read_rtl_rdata_595 = (_tmp_590 == 0)? ram_w16_l512_id10_0_0_rdata : 
                              (_tmp_590 == 1)? ram_w16_l512_id10_1_0_rdata : 0;
  assign read_rtl_rvalid_596 = __tmp_592_1;
  assign _stream_conv2d_12_source_37_source_ram_rdata = (_stream_conv2d_12_source_37_source_sel == 20)? read_rtl_rdata_595 : 'hx;
  reg [16-1:0] __variable_wdata_620;
  assign stream_conv2d_12_source_37_data = __variable_wdata_620;
  reg [32-1:0] _stream_conv2d_12_source_37_source_pat_fsm_19;
  localparam _stream_conv2d_12_source_37_source_pat_fsm_19_init = 0;
  wire [32-1:0] _stream_conv2d_12_source_37_source_pat_all_offset;
  assign _stream_conv2d_12_source_37_source_pat_all_offset = _stream_conv2d_12_source_37_source_offset_buf + _source_stream_conv2d_12_source_37_pat_cur_offset_0 + _source_stream_conv2d_12_source_37_pat_cur_offset_1 + _source_stream_conv2d_12_source_37_pat_cur_offset_2 + _source_stream_conv2d_12_source_37_pat_cur_offset_3;
  wire _set_flag_597;
  assign _set_flag_597 = conv2d_12_comp_fsm == 3;
  reg _tmp_598;
  reg _tmp_599;
  reg _tmp_600;
  reg _tmp_601;
  reg _tmp_602;
  reg _tmp_603;
  reg _tmp_604;
  reg _tmp_605;
  reg _tmp_606;
  reg _tmp_607;
  reg _tmp_608;
  reg _tmp_609;
  reg _tmp_610;
  reg _tmp_611;
  reg _tmp_612;
  reg _tmp_613;
  reg _tmp_614;
  reg _tmp_615;
  reg _tmp_616;
  reg _tmp_617;
  reg _tmp_618;
  reg _tmp_619;
  reg _tmp_620;
  reg _tmp_621;
  reg _tmp_622;
  reg _tmp_623;
  reg _tmp_624;
  reg _tmp_625;
  reg _tmp_626;
  reg _tmp_627;
  localparam _tmp_628 = 33;
  wire [_tmp_628-1:0] _tmp_629;
  assign _tmp_629 = conv2d_12_stream_out_local + conv2d_12_out_page_comp_offset_buf;
  reg [_tmp_628-1:0] _tmp_630;
  reg [_tmp_628-1:0] _tmp_631;
  reg [_tmp_628-1:0] _tmp_632;
  reg [_tmp_628-1:0] _tmp_633;
  reg [_tmp_628-1:0] _tmp_634;
  reg [_tmp_628-1:0] _tmp_635;
  reg [_tmp_628-1:0] _tmp_636;
  reg [_tmp_628-1:0] _tmp_637;
  reg [_tmp_628-1:0] _tmp_638;
  reg [_tmp_628-1:0] _tmp_639;
  reg [_tmp_628-1:0] _tmp_640;
  reg [_tmp_628-1:0] _tmp_641;
  reg [_tmp_628-1:0] _tmp_642;
  reg [_tmp_628-1:0] _tmp_643;
  reg [_tmp_628-1:0] _tmp_644;
  reg [_tmp_628-1:0] _tmp_645;
  reg [_tmp_628-1:0] _tmp_646;
  reg [_tmp_628-1:0] _tmp_647;
  reg [_tmp_628-1:0] _tmp_648;
  reg [_tmp_628-1:0] _tmp_649;
  reg [_tmp_628-1:0] _tmp_650;
  reg [_tmp_628-1:0] _tmp_651;
  reg [_tmp_628-1:0] _tmp_652;
  reg [_tmp_628-1:0] _tmp_653;
  reg [_tmp_628-1:0] _tmp_654;
  reg [_tmp_628-1:0] _tmp_655;
  reg [_tmp_628-1:0] _tmp_656;
  reg [_tmp_628-1:0] _tmp_657;
  reg [_tmp_628-1:0] _tmp_658;
  reg [_tmp_628-1:0] _tmp_659;
  reg [32-1:0] _tmp_660;
  reg [32-1:0] _tmp_661;
  reg [32-1:0] _tmp_662;
  reg [32-1:0] _tmp_663;
  reg [32-1:0] _tmp_664;
  reg [32-1:0] _tmp_665;
  reg [32-1:0] _tmp_666;
  reg [32-1:0] _tmp_667;
  reg [32-1:0] _tmp_668;
  reg [32-1:0] _tmp_669;
  reg [32-1:0] _tmp_670;
  reg [32-1:0] _tmp_671;
  reg [32-1:0] _tmp_672;
  reg [32-1:0] _tmp_673;
  reg [32-1:0] _tmp_674;
  reg [32-1:0] _tmp_675;
  reg [32-1:0] _tmp_676;
  reg [32-1:0] _tmp_677;
  reg [32-1:0] _tmp_678;
  reg [32-1:0] _tmp_679;
  reg [32-1:0] _tmp_680;
  reg [32-1:0] _tmp_681;
  reg [32-1:0] _tmp_682;
  reg [32-1:0] _tmp_683;
  reg [32-1:0] _tmp_684;
  reg [32-1:0] _tmp_685;
  reg [32-1:0] _tmp_686;
  reg [32-1:0] _tmp_687;
  reg [32-1:0] _tmp_688;
  reg [32-1:0] _tmp_689;
  wire [1-1:0] write_rtl_bank_690;
  assign write_rtl_bank_690 = _stream_conv2d_12_sink_50_sink_waddr;
  reg [32-1:0] _stream_conv2d_12_sink_50_sink_fsm_20;
  localparam _stream_conv2d_12_sink_50_sink_fsm_20_init = 0;
  wire _set_flag_691;
  assign _set_flag_691 = conv2d_12_comp_fsm == 4;
  assign _stream_conv2d_12_run_flag = (_set_flag_691)? 1 : 0;
  reg _tmp_692;
  reg _tmp_693;
  reg _tmp_694;
  assign _mul_5_source_stop = _mul_5_stream_oready && 1'd0;
  reg _tmp_695;
  reg _tmp_696;
  reg _tmp_697;
  reg _tmp_698;
  reg _tmp_699;
  reg _tmp_700;
  reg _tmp_701;
  assign _mul_5_sink_start = _tmp_701;
  reg _tmp_702;
  reg _tmp_703;
  reg _tmp_704;
  reg _tmp_705;
  reg _tmp_706;
  reg _tmp_707;
  reg _tmp_708;
  assign _mul_5_sink_stop = _tmp_708;
  reg _tmp_709;
  reg _tmp_710;
  reg _tmp_711;
  reg _tmp_712;
  reg _tmp_713;
  reg _tmp_714;
  reg _tmp_715;
  assign _mul_5_sink_busy = _tmp_715;
  reg _tmp_716;
  assign _mul_5_busy = _mul_5_source_busy || _mul_5_sink_busy || _mul_5_busy_reg;
  reg _tmp_717;
  reg _tmp_718;
  reg _tmp_719;
  assign _mul_6_source_stop = _mul_6_stream_oready && 1'd0;
  reg _tmp_720;
  reg _tmp_721;
  reg _tmp_722;
  reg _tmp_723;
  reg _tmp_724;
  reg _tmp_725;
  reg _tmp_726;
  assign _mul_6_sink_start = _tmp_726;
  reg _tmp_727;
  reg _tmp_728;
  reg _tmp_729;
  reg _tmp_730;
  reg _tmp_731;
  reg _tmp_732;
  reg _tmp_733;
  assign _mul_6_sink_stop = _tmp_733;
  reg _tmp_734;
  reg _tmp_735;
  reg _tmp_736;
  reg _tmp_737;
  reg _tmp_738;
  reg _tmp_739;
  reg _tmp_740;
  assign _mul_6_sink_busy = _tmp_740;
  reg _tmp_741;
  assign _mul_6_busy = _mul_6_source_busy || _mul_6_sink_busy || _mul_6_busy_reg;
  reg _tmp_742;
  reg _tmp_743;
  reg _tmp_744;
  assign _mul_7_source_stop = _mul_7_stream_oready && 1'd0;
  reg _tmp_745;
  reg _tmp_746;
  reg _tmp_747;
  reg _tmp_748;
  reg _tmp_749;
  reg _tmp_750;
  reg _tmp_751;
  assign _mul_7_sink_start = _tmp_751;
  reg _tmp_752;
  reg _tmp_753;
  reg _tmp_754;
  reg _tmp_755;
  reg _tmp_756;
  reg _tmp_757;
  reg _tmp_758;
  assign _mul_7_sink_stop = _tmp_758;
  reg _tmp_759;
  reg _tmp_760;
  reg _tmp_761;
  reg _tmp_762;
  reg _tmp_763;
  reg _tmp_764;
  reg _tmp_765;
  assign _mul_7_sink_busy = _tmp_765;
  reg _tmp_766;
  assign _mul_7_busy = _mul_7_source_busy || _mul_7_sink_busy || _mul_7_busy_reg;
  reg _tmp_767;
  reg _tmp_768;
  reg _tmp_769;
  assign _mul_8_source_stop = _mul_8_stream_oready && 1'd0;
  reg _tmp_770;
  reg _tmp_771;
  reg _tmp_772;
  reg _tmp_773;
  reg _tmp_774;
  reg _tmp_775;
  reg _tmp_776;
  assign _mul_8_sink_start = _tmp_776;
  reg _tmp_777;
  reg _tmp_778;
  reg _tmp_779;
  reg _tmp_780;
  reg _tmp_781;
  reg _tmp_782;
  reg _tmp_783;
  assign _mul_8_sink_stop = _tmp_783;
  reg _tmp_784;
  reg _tmp_785;
  reg _tmp_786;
  reg _tmp_787;
  reg _tmp_788;
  reg _tmp_789;
  reg _tmp_790;
  assign _mul_8_sink_busy = _tmp_790;
  reg _tmp_791;
  assign _mul_8_busy = _mul_8_source_busy || _mul_8_sink_busy || _mul_8_busy_reg;
  reg _tmp_792;
  reg _tmp_793;
  reg _tmp_794;
  assign _mul_9_source_stop = _mul_9_stream_oready && 1'd0;
  reg _tmp_795;
  reg _tmp_796;
  reg _tmp_797;
  reg _tmp_798;
  reg _tmp_799;
  reg _tmp_800;
  reg _tmp_801;
  assign _mul_9_sink_start = _tmp_801;
  reg _tmp_802;
  reg _tmp_803;
  reg _tmp_804;
  reg _tmp_805;
  reg _tmp_806;
  reg _tmp_807;
  reg _tmp_808;
  assign _mul_9_sink_stop = _tmp_808;
  reg _tmp_809;
  reg _tmp_810;
  reg _tmp_811;
  reg _tmp_812;
  reg _tmp_813;
  reg _tmp_814;
  reg _tmp_815;
  assign _mul_9_sink_busy = _tmp_815;
  reg _tmp_816;
  assign _mul_9_busy = _mul_9_source_busy || _mul_9_sink_busy || _mul_9_busy_reg;
  reg _tmp_817;
  reg _tmp_818;
  reg _tmp_819;
  assign _mul_10_source_stop = _mul_10_stream_oready && 1'd0;
  reg _tmp_820;
  reg _tmp_821;
  reg _tmp_822;
  reg _tmp_823;
  reg _tmp_824;
  reg _tmp_825;
  reg _tmp_826;
  assign _mul_10_sink_start = _tmp_826;
  reg _tmp_827;
  reg _tmp_828;
  reg _tmp_829;
  reg _tmp_830;
  reg _tmp_831;
  reg _tmp_832;
  reg _tmp_833;
  assign _mul_10_sink_stop = _tmp_833;
  reg _tmp_834;
  reg _tmp_835;
  reg _tmp_836;
  reg _tmp_837;
  reg _tmp_838;
  reg _tmp_839;
  reg _tmp_840;
  assign _mul_10_sink_busy = _tmp_840;
  reg _tmp_841;
  assign _mul_10_busy = _mul_10_source_busy || _mul_10_sink_busy || _mul_10_busy_reg;
  reg _tmp_842;
  reg _tmp_843;
  reg _tmp_844;
  assign _mul_11_source_stop = _mul_11_stream_oready && 1'd0;
  reg _tmp_845;
  reg _tmp_846;
  reg _tmp_847;
  reg _tmp_848;
  reg _tmp_849;
  reg _tmp_850;
  reg _tmp_851;
  assign _mul_11_sink_start = _tmp_851;
  reg _tmp_852;
  reg _tmp_853;
  reg _tmp_854;
  reg _tmp_855;
  reg _tmp_856;
  reg _tmp_857;
  reg _tmp_858;
  assign _mul_11_sink_stop = _tmp_858;
  reg _tmp_859;
  reg _tmp_860;
  reg _tmp_861;
  reg _tmp_862;
  reg _tmp_863;
  reg _tmp_864;
  reg _tmp_865;
  assign _mul_11_sink_busy = _tmp_865;
  reg _tmp_866;
  assign _mul_11_busy = _mul_11_source_busy || _mul_11_sink_busy || _mul_11_busy_reg;
  reg _tmp_867;
  reg _tmp_868;
  reg _tmp_869;
  assign _mul_12_source_stop = _mul_12_stream_oready && 1'd0;
  reg _tmp_870;
  reg _tmp_871;
  reg _tmp_872;
  reg _tmp_873;
  reg _tmp_874;
  reg _tmp_875;
  reg _tmp_876;
  assign _mul_12_sink_start = _tmp_876;
  reg _tmp_877;
  reg _tmp_878;
  reg _tmp_879;
  reg _tmp_880;
  reg _tmp_881;
  reg _tmp_882;
  reg _tmp_883;
  assign _mul_12_sink_stop = _tmp_883;
  reg _tmp_884;
  reg _tmp_885;
  reg _tmp_886;
  reg _tmp_887;
  reg _tmp_888;
  reg _tmp_889;
  reg _tmp_890;
  assign _mul_12_sink_busy = _tmp_890;
  reg _tmp_891;
  assign _mul_12_busy = _mul_12_source_busy || _mul_12_sink_busy || _mul_12_busy_reg;
  reg _tmp_892;
  reg _tmp_893;
  reg _tmp_894;
  assign _mul_13_source_stop = _mul_13_stream_oready && 1'd0;
  reg _tmp_895;
  reg _tmp_896;
  reg _tmp_897;
  reg _tmp_898;
  reg _tmp_899;
  reg _tmp_900;
  reg _tmp_901;
  assign _mul_13_sink_start = _tmp_901;
  reg _tmp_902;
  reg _tmp_903;
  reg _tmp_904;
  reg _tmp_905;
  reg _tmp_906;
  reg _tmp_907;
  reg _tmp_908;
  assign _mul_13_sink_stop = _tmp_908;
  reg _tmp_909;
  reg _tmp_910;
  reg _tmp_911;
  reg _tmp_912;
  reg _tmp_913;
  reg _tmp_914;
  reg _tmp_915;
  assign _mul_13_sink_busy = _tmp_915;
  reg _tmp_916;
  assign _mul_13_busy = _mul_13_source_busy || _mul_13_sink_busy || _mul_13_busy_reg;
  reg _tmp_917;
  reg _tmp_918;
  reg _tmp_919;
  assign _add_tree_3_source_stop = _add_tree_3_stream_oready && 1'd0;
  reg _tmp_920;
  reg _tmp_921;
  reg _tmp_922;
  reg _tmp_923;
  assign _add_tree_3_sink_start = _tmp_923;
  reg _tmp_924;
  reg _tmp_925;
  reg _tmp_926;
  reg _tmp_927;
  assign _add_tree_3_sink_stop = _tmp_927;
  reg _tmp_928;
  reg _tmp_929;
  reg _tmp_930;
  reg _tmp_931;
  assign _add_tree_3_sink_busy = _tmp_931;
  reg _tmp_932;
  assign _add_tree_3_busy = _add_tree_3_source_busy || _add_tree_3_sink_busy || _add_tree_3_busy_reg;
  reg _tmp_933;
  reg _tmp_934;
  reg _tmp_935;
  reg _tmp_936;
  reg _tmp_937;
  reg _tmp_938;
  reg _tmp_939;
  reg _tmp_940;
  reg _tmp_941;
  reg _tmp_942;
  assign _acc_1_source_stop = _acc_1_stream_oready && 1'd0;
  reg _tmp_943;
  reg _tmp_944;
  reg _tmp_945;
  reg _tmp_946;
  reg _tmp_947;
  reg _tmp_948;
  reg _tmp_949;
  assign _acc_1_sink_start = _tmp_949;
  reg _tmp_950;
  reg _tmp_951;
  reg _tmp_952;
  reg _tmp_953;
  reg _tmp_954;
  reg _tmp_955;
  reg _tmp_956;
  assign _acc_1_sink_stop = _tmp_956;
  reg _tmp_957;
  reg _tmp_958;
  reg _tmp_959;
  reg _tmp_960;
  reg _tmp_961;
  reg _tmp_962;
  reg _tmp_963;
  assign _acc_1_sink_busy = _tmp_963;
  reg _tmp_964;
  assign _acc_1_busy = _acc_1_source_busy || _acc_1_sink_busy || _acc_1_busy_reg;
  reg _tmp_965;
  reg _tmp_966;
  reg _tmp_967;
  assign _mul_rshift_round_clip_14_source_stop = _mul_rshift_round_clip_14_stream_oready && 1'd0;
  reg _tmp_968;
  reg _tmp_969;
  reg _tmp_970;
  reg _tmp_971;
  reg _tmp_972;
  reg _tmp_973;
  reg _tmp_974;
  reg _tmp_975;
  reg _tmp_976;
  reg _tmp_977;
  assign _mul_rshift_round_clip_14_sink_start = _tmp_977;
  reg _tmp_978;
  reg _tmp_979;
  reg _tmp_980;
  reg _tmp_981;
  reg _tmp_982;
  reg _tmp_983;
  reg _tmp_984;
  reg _tmp_985;
  reg _tmp_986;
  reg _tmp_987;
  assign _mul_rshift_round_clip_14_sink_stop = _tmp_987;
  reg _tmp_988;
  reg _tmp_989;
  reg _tmp_990;
  reg _tmp_991;
  reg _tmp_992;
  reg _tmp_993;
  reg _tmp_994;
  reg _tmp_995;
  reg _tmp_996;
  reg _tmp_997;
  assign _mul_rshift_round_clip_14_sink_busy = _tmp_997;
  reg _tmp_998;
  assign _mul_rshift_round_clip_14_busy = _mul_rshift_round_clip_14_source_busy || _mul_rshift_round_clip_14_sink_busy || _mul_rshift_round_clip_14_busy_reg;
  reg _tmp_999;
  reg _tmp_1000;
  reg _tmp_1001;
  reg _tmp_1002;
  reg _tmp_1003;
  reg _tmp_1004;
  reg [1-1:0] __variable_wdata_329;
  assign stream_conv2d_12__reduce_reset_data = __variable_wdata_329;
  reg _tmp_1005;
  reg _tmp_1006;
  reg _tmp_1007;
  reg _tmp_1008;
  assign _stream_conv2d_12_source_stop = _stream_conv2d_12_stream_oready && (_stream_conv2d_12_source_11_idle && _stream_conv2d_12_source_13_idle && _stream_conv2d_12_source_15_idle && _stream_conv2d_12_source_20_idle && _stream_conv2d_12_source_21_idle && _stream_conv2d_12_source_22_idle && _stream_conv2d_12_source_23_idle && _stream_conv2d_12_source_24_idle && _stream_conv2d_12_source_25_idle && _stream_conv2d_12_source_26_idle && _stream_conv2d_12_source_27_idle && _stream_conv2d_12_source_28_idle && _stream_conv2d_12_source_29_idle && _stream_conv2d_12_source_30_idle && _stream_conv2d_12_source_31_idle && _stream_conv2d_12_source_32_idle && _stream_conv2d_12_source_33_idle && _stream_conv2d_12_source_34_idle && _stream_conv2d_12_source_35_idle && _stream_conv2d_12_source_36_idle && _stream_conv2d_12_source_37_idle && _stream_conv2d_12_source_7_idle && _stream_conv2d_12_source_9_idle && (_stream_conv2d_12_fsm == 3));
  localparam _tmp_1009 = 1;
  wire [_tmp_1009-1:0] _tmp_1010;
  assign _tmp_1010 = _stream_conv2d_12_source_11_idle && _stream_conv2d_12_source_13_idle && _stream_conv2d_12_source_15_idle && _stream_conv2d_12_source_20_idle && _stream_conv2d_12_source_21_idle && _stream_conv2d_12_source_22_idle && _stream_conv2d_12_source_23_idle && _stream_conv2d_12_source_24_idle && _stream_conv2d_12_source_25_idle && _stream_conv2d_12_source_26_idle && _stream_conv2d_12_source_27_idle && _stream_conv2d_12_source_28_idle && _stream_conv2d_12_source_29_idle && _stream_conv2d_12_source_30_idle && _stream_conv2d_12_source_31_idle && _stream_conv2d_12_source_32_idle && _stream_conv2d_12_source_33_idle && _stream_conv2d_12_source_34_idle && _stream_conv2d_12_source_35_idle && _stream_conv2d_12_source_36_idle && _stream_conv2d_12_source_37_idle && _stream_conv2d_12_source_7_idle && _stream_conv2d_12_source_9_idle && (_stream_conv2d_12_fsm == 3);
  reg [_tmp_1009-1:0] _tmp_1011;
  localparam _tmp_1012 = 1;
  wire [_tmp_1012-1:0] _tmp_1013;
  assign _tmp_1013 = _stream_conv2d_12_source_11_idle && _stream_conv2d_12_source_13_idle && _stream_conv2d_12_source_15_idle && _stream_conv2d_12_source_20_idle && _stream_conv2d_12_source_21_idle && _stream_conv2d_12_source_22_idle && _stream_conv2d_12_source_23_idle && _stream_conv2d_12_source_24_idle && _stream_conv2d_12_source_25_idle && _stream_conv2d_12_source_26_idle && _stream_conv2d_12_source_27_idle && _stream_conv2d_12_source_28_idle && _stream_conv2d_12_source_29_idle && _stream_conv2d_12_source_30_idle && _stream_conv2d_12_source_31_idle && _stream_conv2d_12_source_32_idle && _stream_conv2d_12_source_33_idle && _stream_conv2d_12_source_34_idle && _stream_conv2d_12_source_35_idle && _stream_conv2d_12_source_36_idle && _stream_conv2d_12_source_37_idle && _stream_conv2d_12_source_7_idle && _stream_conv2d_12_source_9_idle && (_stream_conv2d_12_fsm == 3);
  reg [_tmp_1012-1:0] _tmp_1014;
  reg _tmp_1015;
  reg _tmp_1016;
  reg _tmp_1017;
  reg _tmp_1018;
  reg _tmp_1019;
  reg _tmp_1020;
  reg _tmp_1021;
  reg _tmp_1022;
  reg _tmp_1023;
  reg _tmp_1024;
  reg _tmp_1025;
  reg _tmp_1026;
  reg _tmp_1027;
  reg _tmp_1028;
  reg _tmp_1029;
  reg _tmp_1030;
  reg _tmp_1031;
  reg _tmp_1032;
  reg _tmp_1033;
  reg _tmp_1034;
  reg _tmp_1035;
  reg _tmp_1036;
  reg _tmp_1037;
  reg _tmp_1038;
  reg _tmp_1039;
  reg _tmp_1040;
  reg _tmp_1041;
  reg _tmp_1042;
  reg _tmp_1043;
  reg _tmp_1044;
  assign _stream_conv2d_12_sink_start = _tmp_1044;
  reg _tmp_1045;
  reg _tmp_1046;
  reg _tmp_1047;
  reg _tmp_1048;
  reg _tmp_1049;
  reg _tmp_1050;
  reg _tmp_1051;
  reg _tmp_1052;
  reg _tmp_1053;
  reg _tmp_1054;
  reg _tmp_1055;
  reg _tmp_1056;
  reg _tmp_1057;
  reg _tmp_1058;
  reg _tmp_1059;
  reg _tmp_1060;
  reg _tmp_1061;
  reg _tmp_1062;
  reg _tmp_1063;
  reg _tmp_1064;
  reg _tmp_1065;
  reg _tmp_1066;
  reg _tmp_1067;
  reg _tmp_1068;
  reg _tmp_1069;
  reg _tmp_1070;
  reg _tmp_1071;
  reg _tmp_1072;
  reg _tmp_1073;
  reg _tmp_1074;
  assign _stream_conv2d_12_sink_stop = _tmp_1074;
  reg _tmp_1075;
  reg _tmp_1076;
  reg _tmp_1077;
  reg _tmp_1078;
  reg _tmp_1079;
  reg _tmp_1080;
  reg _tmp_1081;
  reg _tmp_1082;
  reg _tmp_1083;
  reg _tmp_1084;
  reg _tmp_1085;
  reg _tmp_1086;
  reg _tmp_1087;
  reg _tmp_1088;
  reg _tmp_1089;
  reg _tmp_1090;
  reg _tmp_1091;
  reg _tmp_1092;
  reg _tmp_1093;
  reg _tmp_1094;
  reg _tmp_1095;
  reg _tmp_1096;
  reg _tmp_1097;
  reg _tmp_1098;
  reg _tmp_1099;
  reg _tmp_1100;
  reg _tmp_1101;
  reg _tmp_1102;
  reg _tmp_1103;
  reg _tmp_1104;
  assign _stream_conv2d_12_sink_busy = _tmp_1104;
  reg _tmp_1105;
  assign _stream_conv2d_12_busy = _stream_conv2d_12_source_busy || _stream_conv2d_12_sink_busy || _stream_conv2d_12_busy_reg;
  wire conv2d_12_dma_out_mask_0;
  assign conv2d_12_dma_out_mask_0 = conv2d_12_out_row_count + 0 >= cparam_conv2d_12_out_num_row;
  wire [32-1:0] _dma_write_packed_high_local_size_1106;
  assign _dma_write_packed_high_local_size_1106 = conv2d_12_next_out_write_size >> 1;
  wire [1-1:0] _dma_write_packed_low_local_size_1107;
  assign _dma_write_packed_low_local_size_1107 = conv2d_12_next_out_write_size & { 1{ 1'd1 } };
  wire [32-1:0] _dma_write_packed_local_packed_size_1108;
  assign _dma_write_packed_local_packed_size_1108 = (_dma_write_packed_low_local_size_1107 > 0)? _dma_write_packed_high_local_size_1106 + 1 : _dma_write_packed_high_local_size_1106;
  wire [32-1:0] mask_addr_shifted_1109;
  assign mask_addr_shifted_1109 = conv2d_12_objaddr + (conv2d_12_out_base_offset + cparam_conv2d_12_out_offset_values_0) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1110;
  assign mask_addr_masked_1110 = mask_addr_shifted_1109 << 2;
  wire conv2d_12_update_filter;
  assign conv2d_12_update_filter = (cparam_conv2d_12_data_stationary == 0) && (conv2d_12_row_count >= cparam_conv2d_12_max_row_count) && (conv2d_12_bat_count >= cparam_conv2d_12_max_bat_count) || (cparam_conv2d_12_data_stationary == 1) && !cparam_conv2d_12_keep_filter;
  wire conv2d_12_update_act;
  assign conv2d_12_update_act = (cparam_conv2d_12_data_stationary == 1) && (conv2d_12_och_count >= cparam_conv2d_12_max_och_count) || (cparam_conv2d_12_data_stationary == 0);
  wire conv2d_12_mux_next_dma_flag_0;
  assign conv2d_12_mux_next_dma_flag_0 = (conv2d_12_row_select == 0)? (conv2d_12_row_count >= cparam_conv2d_12_max_row_count)? 1 : cparam_conv2d_12_dma_flag_conds_0 : 
                                         (conv2d_12_row_select == 1)? (conv2d_12_row_count >= cparam_conv2d_12_max_row_count)? 1 : cparam_conv2d_12_dma_flag_conds_2 : 
                                         (conv2d_12_row_select == 2)? (conv2d_12_row_count >= cparam_conv2d_12_max_row_count)? 1 : cparam_conv2d_12_dma_flag_conds_1 : 1'd0;
  wire conv2d_12_mux_next_dma_flag_1;
  assign conv2d_12_mux_next_dma_flag_1 = (conv2d_12_row_select == 0)? (conv2d_12_row_count >= cparam_conv2d_12_max_row_count)? 1 : cparam_conv2d_12_dma_flag_conds_1 : 
                                         (conv2d_12_row_select == 1)? (conv2d_12_row_count >= cparam_conv2d_12_max_row_count)? 1 : cparam_conv2d_12_dma_flag_conds_0 : 
                                         (conv2d_12_row_select == 2)? (conv2d_12_row_count >= cparam_conv2d_12_max_row_count)? 1 : cparam_conv2d_12_dma_flag_conds_2 : 1'd0;
  wire conv2d_12_mux_next_dma_flag_2;
  assign conv2d_12_mux_next_dma_flag_2 = (conv2d_12_row_select == 0)? (conv2d_12_row_count >= cparam_conv2d_12_max_row_count)? 1 : cparam_conv2d_12_dma_flag_conds_2 : 
                                         (conv2d_12_row_select == 1)? (conv2d_12_row_count >= cparam_conv2d_12_max_row_count)? 1 : cparam_conv2d_12_dma_flag_conds_1 : 
                                         (conv2d_12_row_select == 2)? (conv2d_12_row_count >= cparam_conv2d_12_max_row_count)? 1 : cparam_conv2d_12_dma_flag_conds_0 : 1'd0;
  reg [32-1:0] avg_pool_serial_20_objaddr;
  reg [32-1:0] avg_pool_serial_20_arg_objaddr_0;
  reg [32-1:0] control_avg_pool_serial_20;
  localparam control_avg_pool_serial_20_init = 0;
  reg _control_avg_pool_serial_20_called;
  wire signed [32-1:0] avg_pool_serial_20_act_base_offset;
  reg signed [32-1:0] avg_pool_serial_20_act_base_offset_row;
  reg signed [32-1:0] avg_pool_serial_20_act_base_offset_bat;
  assign avg_pool_serial_20_act_base_offset = avg_pool_serial_20_act_base_offset_row + avg_pool_serial_20_act_base_offset_bat;
  wire signed [32-1:0] avg_pool_serial_20_out_base_offset;
  reg signed [32-1:0] avg_pool_serial_20_out_base_offset_row;
  reg signed [32-1:0] avg_pool_serial_20_out_base_offset_bat;
  assign avg_pool_serial_20_out_base_offset = avg_pool_serial_20_out_base_offset_row + avg_pool_serial_20_out_base_offset_bat;
  reg [32-1:0] avg_pool_serial_20_col_count;
  reg [32-1:0] avg_pool_serial_20_row_count;
  reg [32-1:0] avg_pool_serial_20_bat_count;
  reg [32-1:0] avg_pool_serial_20_prev_row_count;
  reg [32-1:0] avg_pool_serial_20_prev_bat_count;
  reg [32-1:0] avg_pool_serial_20_stream_act_local;
  reg [32-1:0] avg_pool_serial_20_stream_out_local;
  reg avg_pool_serial_20_act_page;
  reg [32-1:0] avg_pool_serial_20_act_page_comp_offset;
  reg [32-1:0] avg_pool_serial_20_act_page_dma_offset;
  reg avg_pool_serial_20_out_page;
  reg [32-1:0] avg_pool_serial_20_out_page_comp_offset;
  reg [32-1:0] avg_pool_serial_20_out_page_dma_offset;
  reg avg_pool_serial_20_skip_read_act;
  reg avg_pool_serial_20_skip_comp;
  reg avg_pool_serial_20_skip_write_out;
  reg [32-1:0] avg_pool_serial_20_comp_count;
  reg [32-1:0] avg_pool_serial_20_out_count;
  wire avg_pool_serial_20_dma_pad_mask_0;
  assign avg_pool_serial_20_dma_pad_mask_0 = (avg_pool_serial_20_row_count + 0 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 0 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_1;
  assign avg_pool_serial_20_dma_pad_mask_1 = (avg_pool_serial_20_row_count + 1 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 1 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_2;
  assign avg_pool_serial_20_dma_pad_mask_2 = (avg_pool_serial_20_row_count + 2 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 2 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_3;
  assign avg_pool_serial_20_dma_pad_mask_3 = (avg_pool_serial_20_row_count + 3 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 3 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_4;
  assign avg_pool_serial_20_dma_pad_mask_4 = (avg_pool_serial_20_row_count + 4 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 4 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_5;
  assign avg_pool_serial_20_dma_pad_mask_5 = (avg_pool_serial_20_row_count + 5 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 5 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_6;
  assign avg_pool_serial_20_dma_pad_mask_6 = (avg_pool_serial_20_row_count + 6 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 6 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_7;
  assign avg_pool_serial_20_dma_pad_mask_7 = (avg_pool_serial_20_row_count + 7 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 7 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_8;
  assign avg_pool_serial_20_dma_pad_mask_8 = (avg_pool_serial_20_row_count + 8 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 8 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_9;
  assign avg_pool_serial_20_dma_pad_mask_9 = (avg_pool_serial_20_row_count + 9 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 9 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_10;
  assign avg_pool_serial_20_dma_pad_mask_10 = (avg_pool_serial_20_row_count + 10 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 10 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_11;
  assign avg_pool_serial_20_dma_pad_mask_11 = (avg_pool_serial_20_row_count + 11 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 11 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_12;
  assign avg_pool_serial_20_dma_pad_mask_12 = (avg_pool_serial_20_row_count + 12 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 12 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_13;
  assign avg_pool_serial_20_dma_pad_mask_13 = (avg_pool_serial_20_row_count + 13 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 13 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_14;
  assign avg_pool_serial_20_dma_pad_mask_14 = (avg_pool_serial_20_row_count + 14 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 14 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_15;
  assign avg_pool_serial_20_dma_pad_mask_15 = (avg_pool_serial_20_row_count + 15 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 15 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_16;
  assign avg_pool_serial_20_dma_pad_mask_16 = (avg_pool_serial_20_row_count + 16 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 16 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_17;
  assign avg_pool_serial_20_dma_pad_mask_17 = (avg_pool_serial_20_row_count + 17 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 17 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_18;
  assign avg_pool_serial_20_dma_pad_mask_18 = (avg_pool_serial_20_row_count + 18 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 18 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_19;
  assign avg_pool_serial_20_dma_pad_mask_19 = (avg_pool_serial_20_row_count + 19 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 19 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_20;
  assign avg_pool_serial_20_dma_pad_mask_20 = (avg_pool_serial_20_row_count + 20 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 20 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_21;
  assign avg_pool_serial_20_dma_pad_mask_21 = (avg_pool_serial_20_row_count + 21 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 21 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_22;
  assign avg_pool_serial_20_dma_pad_mask_22 = (avg_pool_serial_20_row_count + 22 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 22 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_23;
  assign avg_pool_serial_20_dma_pad_mask_23 = (avg_pool_serial_20_row_count + 23 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 23 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_24;
  assign avg_pool_serial_20_dma_pad_mask_24 = (avg_pool_serial_20_row_count + 24 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 24 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_25;
  assign avg_pool_serial_20_dma_pad_mask_25 = (avg_pool_serial_20_row_count + 25 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 25 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_26;
  assign avg_pool_serial_20_dma_pad_mask_26 = (avg_pool_serial_20_row_count + 26 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 26 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_27;
  assign avg_pool_serial_20_dma_pad_mask_27 = (avg_pool_serial_20_row_count + 27 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 27 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_28;
  assign avg_pool_serial_20_dma_pad_mask_28 = (avg_pool_serial_20_row_count + 28 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 28 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_29;
  assign avg_pool_serial_20_dma_pad_mask_29 = (avg_pool_serial_20_row_count + 29 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 29 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_30;
  assign avg_pool_serial_20_dma_pad_mask_30 = (avg_pool_serial_20_row_count + 30 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 30 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_31;
  assign avg_pool_serial_20_dma_pad_mask_31 = (avg_pool_serial_20_row_count + 31 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 31 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_32;
  assign avg_pool_serial_20_dma_pad_mask_32 = (avg_pool_serial_20_row_count + 32 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 32 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_33;
  assign avg_pool_serial_20_dma_pad_mask_33 = (avg_pool_serial_20_row_count + 33 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 33 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_34;
  assign avg_pool_serial_20_dma_pad_mask_34 = (avg_pool_serial_20_row_count + 34 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 34 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_35;
  assign avg_pool_serial_20_dma_pad_mask_35 = (avg_pool_serial_20_row_count + 35 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 35 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_36;
  assign avg_pool_serial_20_dma_pad_mask_36 = (avg_pool_serial_20_row_count + 36 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 36 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_37;
  assign avg_pool_serial_20_dma_pad_mask_37 = (avg_pool_serial_20_row_count + 37 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 37 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_38;
  assign avg_pool_serial_20_dma_pad_mask_38 = (avg_pool_serial_20_row_count + 38 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 38 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_39;
  assign avg_pool_serial_20_dma_pad_mask_39 = (avg_pool_serial_20_row_count + 39 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 39 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_40;
  assign avg_pool_serial_20_dma_pad_mask_40 = (avg_pool_serial_20_row_count + 40 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 40 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_41;
  assign avg_pool_serial_20_dma_pad_mask_41 = (avg_pool_serial_20_row_count + 41 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 41 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_42;
  assign avg_pool_serial_20_dma_pad_mask_42 = (avg_pool_serial_20_row_count + 42 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 42 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_43;
  assign avg_pool_serial_20_dma_pad_mask_43 = (avg_pool_serial_20_row_count + 43 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 43 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_44;
  assign avg_pool_serial_20_dma_pad_mask_44 = (avg_pool_serial_20_row_count + 44 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 44 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_45;
  assign avg_pool_serial_20_dma_pad_mask_45 = (avg_pool_serial_20_row_count + 45 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 45 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_46;
  assign avg_pool_serial_20_dma_pad_mask_46 = (avg_pool_serial_20_row_count + 46 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 46 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_47;
  assign avg_pool_serial_20_dma_pad_mask_47 = (avg_pool_serial_20_row_count + 47 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 47 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_dma_pad_mask_48;
  assign avg_pool_serial_20_dma_pad_mask_48 = (avg_pool_serial_20_row_count + 48 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count + 48 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire [10-1:0] _dma_read_packed_high_local_size_1111;
  assign _dma_read_packed_high_local_size_1111 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1112;
  assign _dma_read_packed_low_local_size_1112 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1113;
  assign _dma_read_packed_local_packed_size_1113 = (_dma_read_packed_low_local_size_1112 > 0)? _dma_read_packed_high_local_size_1111 + 1 : _dma_read_packed_high_local_size_1111;
  wire [32-1:0] mask_addr_shifted_1114;
  assign mask_addr_shifted_1114 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_0) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1115;
  assign mask_addr_masked_1115 = mask_addr_shifted_1114 << 2;
  reg [32-1:0] write_burst_packed_fsm_26;
  localparam write_burst_packed_fsm_26_init = 0;
  reg [16-1:0] write_burst_packed_addr_1116;
  reg [16-1:0] write_burst_packed_stride_1117;
  reg [33-1:0] write_burst_packed_length_1118;
  reg write_burst_packed_done_1119;
  wire [15-1:0] write_burst_packed_ram_addr_1120;
  assign write_burst_packed_ram_addr_1120 = write_burst_packed_addr_1116 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_1121;
  assign write_burst_packed_ram_wdata_1121 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l65536_id0_0_1_addr = ((write_burst_packed_fsm_26 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_addr_1120 : 'hx;
  assign ram_w16_l65536_id0_0_1_wdata = ((write_burst_packed_fsm_26 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_wdata_1121 : 'hx;
  assign ram_w16_l65536_id0_0_1_wenable = ((write_burst_packed_fsm_26 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 0;
  assign ram_w16_l65536_id0_0_1_enable = ((write_burst_packed_fsm_26 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 0;
  wire [15-1:0] write_burst_packed_ram_addr_1122;
  assign write_burst_packed_ram_addr_1122 = write_burst_packed_addr_1116 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_1123;
  assign write_burst_packed_ram_wdata_1123 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l65536_id0_1_1_addr = ((write_burst_packed_fsm_26 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_addr_1122 : 'hx;
  assign ram_w16_l65536_id0_1_1_wdata = ((write_burst_packed_fsm_26 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_wdata_1123 : 'hx;
  assign ram_w16_l65536_id0_1_1_wenable = ((write_burst_packed_fsm_26 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 0;
  assign ram_w16_l65536_id0_1_1_enable = ((write_burst_packed_fsm_26 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 0;
  wire [10-1:0] _dma_read_packed_high_local_size_1124;
  assign _dma_read_packed_high_local_size_1124 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1125;
  assign _dma_read_packed_low_local_size_1125 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1126;
  assign _dma_read_packed_local_packed_size_1126 = (_dma_read_packed_low_local_size_1125 > 0)? _dma_read_packed_high_local_size_1124 + 1 : _dma_read_packed_high_local_size_1124;
  wire [32-1:0] mask_addr_shifted_1127;
  assign mask_addr_shifted_1127 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_1) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1128;
  assign mask_addr_masked_1128 = mask_addr_shifted_1127 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1129;
  assign _dma_read_packed_high_local_size_1129 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1130;
  assign _dma_read_packed_low_local_size_1130 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1131;
  assign _dma_read_packed_local_packed_size_1131 = (_dma_read_packed_low_local_size_1130 > 0)? _dma_read_packed_high_local_size_1129 + 1 : _dma_read_packed_high_local_size_1129;
  wire [32-1:0] mask_addr_shifted_1132;
  assign mask_addr_shifted_1132 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_2) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1133;
  assign mask_addr_masked_1133 = mask_addr_shifted_1132 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1134;
  assign _dma_read_packed_high_local_size_1134 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1135;
  assign _dma_read_packed_low_local_size_1135 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1136;
  assign _dma_read_packed_local_packed_size_1136 = (_dma_read_packed_low_local_size_1135 > 0)? _dma_read_packed_high_local_size_1134 + 1 : _dma_read_packed_high_local_size_1134;
  wire [32-1:0] mask_addr_shifted_1137;
  assign mask_addr_shifted_1137 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_3) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1138;
  assign mask_addr_masked_1138 = mask_addr_shifted_1137 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1139;
  assign _dma_read_packed_high_local_size_1139 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1140;
  assign _dma_read_packed_low_local_size_1140 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1141;
  assign _dma_read_packed_local_packed_size_1141 = (_dma_read_packed_low_local_size_1140 > 0)? _dma_read_packed_high_local_size_1139 + 1 : _dma_read_packed_high_local_size_1139;
  wire [32-1:0] mask_addr_shifted_1142;
  assign mask_addr_shifted_1142 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_4) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1143;
  assign mask_addr_masked_1143 = mask_addr_shifted_1142 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1144;
  assign _dma_read_packed_high_local_size_1144 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1145;
  assign _dma_read_packed_low_local_size_1145 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1146;
  assign _dma_read_packed_local_packed_size_1146 = (_dma_read_packed_low_local_size_1145 > 0)? _dma_read_packed_high_local_size_1144 + 1 : _dma_read_packed_high_local_size_1144;
  wire [32-1:0] mask_addr_shifted_1147;
  assign mask_addr_shifted_1147 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_5) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1148;
  assign mask_addr_masked_1148 = mask_addr_shifted_1147 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1149;
  assign _dma_read_packed_high_local_size_1149 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1150;
  assign _dma_read_packed_low_local_size_1150 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1151;
  assign _dma_read_packed_local_packed_size_1151 = (_dma_read_packed_low_local_size_1150 > 0)? _dma_read_packed_high_local_size_1149 + 1 : _dma_read_packed_high_local_size_1149;
  wire [32-1:0] mask_addr_shifted_1152;
  assign mask_addr_shifted_1152 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_6) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1153;
  assign mask_addr_masked_1153 = mask_addr_shifted_1152 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1154;
  assign _dma_read_packed_high_local_size_1154 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1155;
  assign _dma_read_packed_low_local_size_1155 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1156;
  assign _dma_read_packed_local_packed_size_1156 = (_dma_read_packed_low_local_size_1155 > 0)? _dma_read_packed_high_local_size_1154 + 1 : _dma_read_packed_high_local_size_1154;
  wire [32-1:0] mask_addr_shifted_1157;
  assign mask_addr_shifted_1157 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_7) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1158;
  assign mask_addr_masked_1158 = mask_addr_shifted_1157 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1159;
  assign _dma_read_packed_high_local_size_1159 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1160;
  assign _dma_read_packed_low_local_size_1160 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1161;
  assign _dma_read_packed_local_packed_size_1161 = (_dma_read_packed_low_local_size_1160 > 0)? _dma_read_packed_high_local_size_1159 + 1 : _dma_read_packed_high_local_size_1159;
  wire [32-1:0] mask_addr_shifted_1162;
  assign mask_addr_shifted_1162 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_8) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1163;
  assign mask_addr_masked_1163 = mask_addr_shifted_1162 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1164;
  assign _dma_read_packed_high_local_size_1164 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1165;
  assign _dma_read_packed_low_local_size_1165 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1166;
  assign _dma_read_packed_local_packed_size_1166 = (_dma_read_packed_low_local_size_1165 > 0)? _dma_read_packed_high_local_size_1164 + 1 : _dma_read_packed_high_local_size_1164;
  wire [32-1:0] mask_addr_shifted_1167;
  assign mask_addr_shifted_1167 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_9) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1168;
  assign mask_addr_masked_1168 = mask_addr_shifted_1167 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1169;
  assign _dma_read_packed_high_local_size_1169 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1170;
  assign _dma_read_packed_low_local_size_1170 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1171;
  assign _dma_read_packed_local_packed_size_1171 = (_dma_read_packed_low_local_size_1170 > 0)? _dma_read_packed_high_local_size_1169 + 1 : _dma_read_packed_high_local_size_1169;
  wire [32-1:0] mask_addr_shifted_1172;
  assign mask_addr_shifted_1172 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_10) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1173;
  assign mask_addr_masked_1173 = mask_addr_shifted_1172 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1174;
  assign _dma_read_packed_high_local_size_1174 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1175;
  assign _dma_read_packed_low_local_size_1175 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1176;
  assign _dma_read_packed_local_packed_size_1176 = (_dma_read_packed_low_local_size_1175 > 0)? _dma_read_packed_high_local_size_1174 + 1 : _dma_read_packed_high_local_size_1174;
  wire [32-1:0] mask_addr_shifted_1177;
  assign mask_addr_shifted_1177 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_11) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1178;
  assign mask_addr_masked_1178 = mask_addr_shifted_1177 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1179;
  assign _dma_read_packed_high_local_size_1179 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1180;
  assign _dma_read_packed_low_local_size_1180 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1181;
  assign _dma_read_packed_local_packed_size_1181 = (_dma_read_packed_low_local_size_1180 > 0)? _dma_read_packed_high_local_size_1179 + 1 : _dma_read_packed_high_local_size_1179;
  wire [32-1:0] mask_addr_shifted_1182;
  assign mask_addr_shifted_1182 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_12) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1183;
  assign mask_addr_masked_1183 = mask_addr_shifted_1182 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1184;
  assign _dma_read_packed_high_local_size_1184 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1185;
  assign _dma_read_packed_low_local_size_1185 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1186;
  assign _dma_read_packed_local_packed_size_1186 = (_dma_read_packed_low_local_size_1185 > 0)? _dma_read_packed_high_local_size_1184 + 1 : _dma_read_packed_high_local_size_1184;
  wire [32-1:0] mask_addr_shifted_1187;
  assign mask_addr_shifted_1187 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_13) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1188;
  assign mask_addr_masked_1188 = mask_addr_shifted_1187 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1189;
  assign _dma_read_packed_high_local_size_1189 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1190;
  assign _dma_read_packed_low_local_size_1190 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1191;
  assign _dma_read_packed_local_packed_size_1191 = (_dma_read_packed_low_local_size_1190 > 0)? _dma_read_packed_high_local_size_1189 + 1 : _dma_read_packed_high_local_size_1189;
  wire [32-1:0] mask_addr_shifted_1192;
  assign mask_addr_shifted_1192 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_14) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1193;
  assign mask_addr_masked_1193 = mask_addr_shifted_1192 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1194;
  assign _dma_read_packed_high_local_size_1194 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1195;
  assign _dma_read_packed_low_local_size_1195 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1196;
  assign _dma_read_packed_local_packed_size_1196 = (_dma_read_packed_low_local_size_1195 > 0)? _dma_read_packed_high_local_size_1194 + 1 : _dma_read_packed_high_local_size_1194;
  wire [32-1:0] mask_addr_shifted_1197;
  assign mask_addr_shifted_1197 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_15) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1198;
  assign mask_addr_masked_1198 = mask_addr_shifted_1197 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1199;
  assign _dma_read_packed_high_local_size_1199 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1200;
  assign _dma_read_packed_low_local_size_1200 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1201;
  assign _dma_read_packed_local_packed_size_1201 = (_dma_read_packed_low_local_size_1200 > 0)? _dma_read_packed_high_local_size_1199 + 1 : _dma_read_packed_high_local_size_1199;
  wire [32-1:0] mask_addr_shifted_1202;
  assign mask_addr_shifted_1202 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_16) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1203;
  assign mask_addr_masked_1203 = mask_addr_shifted_1202 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1204;
  assign _dma_read_packed_high_local_size_1204 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1205;
  assign _dma_read_packed_low_local_size_1205 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1206;
  assign _dma_read_packed_local_packed_size_1206 = (_dma_read_packed_low_local_size_1205 > 0)? _dma_read_packed_high_local_size_1204 + 1 : _dma_read_packed_high_local_size_1204;
  wire [32-1:0] mask_addr_shifted_1207;
  assign mask_addr_shifted_1207 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_17) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1208;
  assign mask_addr_masked_1208 = mask_addr_shifted_1207 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1209;
  assign _dma_read_packed_high_local_size_1209 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1210;
  assign _dma_read_packed_low_local_size_1210 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1211;
  assign _dma_read_packed_local_packed_size_1211 = (_dma_read_packed_low_local_size_1210 > 0)? _dma_read_packed_high_local_size_1209 + 1 : _dma_read_packed_high_local_size_1209;
  wire [32-1:0] mask_addr_shifted_1212;
  assign mask_addr_shifted_1212 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_18) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1213;
  assign mask_addr_masked_1213 = mask_addr_shifted_1212 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1214;
  assign _dma_read_packed_high_local_size_1214 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1215;
  assign _dma_read_packed_low_local_size_1215 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1216;
  assign _dma_read_packed_local_packed_size_1216 = (_dma_read_packed_low_local_size_1215 > 0)? _dma_read_packed_high_local_size_1214 + 1 : _dma_read_packed_high_local_size_1214;
  wire [32-1:0] mask_addr_shifted_1217;
  assign mask_addr_shifted_1217 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_19) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1218;
  assign mask_addr_masked_1218 = mask_addr_shifted_1217 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1219;
  assign _dma_read_packed_high_local_size_1219 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1220;
  assign _dma_read_packed_low_local_size_1220 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1221;
  assign _dma_read_packed_local_packed_size_1221 = (_dma_read_packed_low_local_size_1220 > 0)? _dma_read_packed_high_local_size_1219 + 1 : _dma_read_packed_high_local_size_1219;
  wire [32-1:0] mask_addr_shifted_1222;
  assign mask_addr_shifted_1222 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_20) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1223;
  assign mask_addr_masked_1223 = mask_addr_shifted_1222 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1224;
  assign _dma_read_packed_high_local_size_1224 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1225;
  assign _dma_read_packed_low_local_size_1225 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1226;
  assign _dma_read_packed_local_packed_size_1226 = (_dma_read_packed_low_local_size_1225 > 0)? _dma_read_packed_high_local_size_1224 + 1 : _dma_read_packed_high_local_size_1224;
  wire [32-1:0] mask_addr_shifted_1227;
  assign mask_addr_shifted_1227 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_21) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1228;
  assign mask_addr_masked_1228 = mask_addr_shifted_1227 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1229;
  assign _dma_read_packed_high_local_size_1229 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1230;
  assign _dma_read_packed_low_local_size_1230 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1231;
  assign _dma_read_packed_local_packed_size_1231 = (_dma_read_packed_low_local_size_1230 > 0)? _dma_read_packed_high_local_size_1229 + 1 : _dma_read_packed_high_local_size_1229;
  wire [32-1:0] mask_addr_shifted_1232;
  assign mask_addr_shifted_1232 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_22) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1233;
  assign mask_addr_masked_1233 = mask_addr_shifted_1232 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1234;
  assign _dma_read_packed_high_local_size_1234 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1235;
  assign _dma_read_packed_low_local_size_1235 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1236;
  assign _dma_read_packed_local_packed_size_1236 = (_dma_read_packed_low_local_size_1235 > 0)? _dma_read_packed_high_local_size_1234 + 1 : _dma_read_packed_high_local_size_1234;
  wire [32-1:0] mask_addr_shifted_1237;
  assign mask_addr_shifted_1237 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_23) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1238;
  assign mask_addr_masked_1238 = mask_addr_shifted_1237 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1239;
  assign _dma_read_packed_high_local_size_1239 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1240;
  assign _dma_read_packed_low_local_size_1240 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1241;
  assign _dma_read_packed_local_packed_size_1241 = (_dma_read_packed_low_local_size_1240 > 0)? _dma_read_packed_high_local_size_1239 + 1 : _dma_read_packed_high_local_size_1239;
  wire [32-1:0] mask_addr_shifted_1242;
  assign mask_addr_shifted_1242 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_24) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1243;
  assign mask_addr_masked_1243 = mask_addr_shifted_1242 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1244;
  assign _dma_read_packed_high_local_size_1244 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1245;
  assign _dma_read_packed_low_local_size_1245 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1246;
  assign _dma_read_packed_local_packed_size_1246 = (_dma_read_packed_low_local_size_1245 > 0)? _dma_read_packed_high_local_size_1244 + 1 : _dma_read_packed_high_local_size_1244;
  wire [32-1:0] mask_addr_shifted_1247;
  assign mask_addr_shifted_1247 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_25) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1248;
  assign mask_addr_masked_1248 = mask_addr_shifted_1247 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1249;
  assign _dma_read_packed_high_local_size_1249 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1250;
  assign _dma_read_packed_low_local_size_1250 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1251;
  assign _dma_read_packed_local_packed_size_1251 = (_dma_read_packed_low_local_size_1250 > 0)? _dma_read_packed_high_local_size_1249 + 1 : _dma_read_packed_high_local_size_1249;
  wire [32-1:0] mask_addr_shifted_1252;
  assign mask_addr_shifted_1252 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_26) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1253;
  assign mask_addr_masked_1253 = mask_addr_shifted_1252 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1254;
  assign _dma_read_packed_high_local_size_1254 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1255;
  assign _dma_read_packed_low_local_size_1255 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1256;
  assign _dma_read_packed_local_packed_size_1256 = (_dma_read_packed_low_local_size_1255 > 0)? _dma_read_packed_high_local_size_1254 + 1 : _dma_read_packed_high_local_size_1254;
  wire [32-1:0] mask_addr_shifted_1257;
  assign mask_addr_shifted_1257 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_27) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1258;
  assign mask_addr_masked_1258 = mask_addr_shifted_1257 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1259;
  assign _dma_read_packed_high_local_size_1259 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1260;
  assign _dma_read_packed_low_local_size_1260 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1261;
  assign _dma_read_packed_local_packed_size_1261 = (_dma_read_packed_low_local_size_1260 > 0)? _dma_read_packed_high_local_size_1259 + 1 : _dma_read_packed_high_local_size_1259;
  wire [32-1:0] mask_addr_shifted_1262;
  assign mask_addr_shifted_1262 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_28) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1263;
  assign mask_addr_masked_1263 = mask_addr_shifted_1262 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1264;
  assign _dma_read_packed_high_local_size_1264 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1265;
  assign _dma_read_packed_low_local_size_1265 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1266;
  assign _dma_read_packed_local_packed_size_1266 = (_dma_read_packed_low_local_size_1265 > 0)? _dma_read_packed_high_local_size_1264 + 1 : _dma_read_packed_high_local_size_1264;
  wire [32-1:0] mask_addr_shifted_1267;
  assign mask_addr_shifted_1267 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_29) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1268;
  assign mask_addr_masked_1268 = mask_addr_shifted_1267 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1269;
  assign _dma_read_packed_high_local_size_1269 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1270;
  assign _dma_read_packed_low_local_size_1270 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1271;
  assign _dma_read_packed_local_packed_size_1271 = (_dma_read_packed_low_local_size_1270 > 0)? _dma_read_packed_high_local_size_1269 + 1 : _dma_read_packed_high_local_size_1269;
  wire [32-1:0] mask_addr_shifted_1272;
  assign mask_addr_shifted_1272 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_30) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1273;
  assign mask_addr_masked_1273 = mask_addr_shifted_1272 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1274;
  assign _dma_read_packed_high_local_size_1274 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1275;
  assign _dma_read_packed_low_local_size_1275 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1276;
  assign _dma_read_packed_local_packed_size_1276 = (_dma_read_packed_low_local_size_1275 > 0)? _dma_read_packed_high_local_size_1274 + 1 : _dma_read_packed_high_local_size_1274;
  wire [32-1:0] mask_addr_shifted_1277;
  assign mask_addr_shifted_1277 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_31) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1278;
  assign mask_addr_masked_1278 = mask_addr_shifted_1277 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1279;
  assign _dma_read_packed_high_local_size_1279 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1280;
  assign _dma_read_packed_low_local_size_1280 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1281;
  assign _dma_read_packed_local_packed_size_1281 = (_dma_read_packed_low_local_size_1280 > 0)? _dma_read_packed_high_local_size_1279 + 1 : _dma_read_packed_high_local_size_1279;
  wire [32-1:0] mask_addr_shifted_1282;
  assign mask_addr_shifted_1282 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_32) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1283;
  assign mask_addr_masked_1283 = mask_addr_shifted_1282 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1284;
  assign _dma_read_packed_high_local_size_1284 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1285;
  assign _dma_read_packed_low_local_size_1285 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1286;
  assign _dma_read_packed_local_packed_size_1286 = (_dma_read_packed_low_local_size_1285 > 0)? _dma_read_packed_high_local_size_1284 + 1 : _dma_read_packed_high_local_size_1284;
  wire [32-1:0] mask_addr_shifted_1287;
  assign mask_addr_shifted_1287 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_33) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1288;
  assign mask_addr_masked_1288 = mask_addr_shifted_1287 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1289;
  assign _dma_read_packed_high_local_size_1289 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1290;
  assign _dma_read_packed_low_local_size_1290 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1291;
  assign _dma_read_packed_local_packed_size_1291 = (_dma_read_packed_low_local_size_1290 > 0)? _dma_read_packed_high_local_size_1289 + 1 : _dma_read_packed_high_local_size_1289;
  wire [32-1:0] mask_addr_shifted_1292;
  assign mask_addr_shifted_1292 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_34) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1293;
  assign mask_addr_masked_1293 = mask_addr_shifted_1292 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1294;
  assign _dma_read_packed_high_local_size_1294 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1295;
  assign _dma_read_packed_low_local_size_1295 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1296;
  assign _dma_read_packed_local_packed_size_1296 = (_dma_read_packed_low_local_size_1295 > 0)? _dma_read_packed_high_local_size_1294 + 1 : _dma_read_packed_high_local_size_1294;
  wire [32-1:0] mask_addr_shifted_1297;
  assign mask_addr_shifted_1297 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_35) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1298;
  assign mask_addr_masked_1298 = mask_addr_shifted_1297 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1299;
  assign _dma_read_packed_high_local_size_1299 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1300;
  assign _dma_read_packed_low_local_size_1300 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1301;
  assign _dma_read_packed_local_packed_size_1301 = (_dma_read_packed_low_local_size_1300 > 0)? _dma_read_packed_high_local_size_1299 + 1 : _dma_read_packed_high_local_size_1299;
  wire [32-1:0] mask_addr_shifted_1302;
  assign mask_addr_shifted_1302 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_36) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1303;
  assign mask_addr_masked_1303 = mask_addr_shifted_1302 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1304;
  assign _dma_read_packed_high_local_size_1304 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1305;
  assign _dma_read_packed_low_local_size_1305 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1306;
  assign _dma_read_packed_local_packed_size_1306 = (_dma_read_packed_low_local_size_1305 > 0)? _dma_read_packed_high_local_size_1304 + 1 : _dma_read_packed_high_local_size_1304;
  wire [32-1:0] mask_addr_shifted_1307;
  assign mask_addr_shifted_1307 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_37) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1308;
  assign mask_addr_masked_1308 = mask_addr_shifted_1307 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1309;
  assign _dma_read_packed_high_local_size_1309 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1310;
  assign _dma_read_packed_low_local_size_1310 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1311;
  assign _dma_read_packed_local_packed_size_1311 = (_dma_read_packed_low_local_size_1310 > 0)? _dma_read_packed_high_local_size_1309 + 1 : _dma_read_packed_high_local_size_1309;
  wire [32-1:0] mask_addr_shifted_1312;
  assign mask_addr_shifted_1312 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_38) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1313;
  assign mask_addr_masked_1313 = mask_addr_shifted_1312 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1314;
  assign _dma_read_packed_high_local_size_1314 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1315;
  assign _dma_read_packed_low_local_size_1315 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1316;
  assign _dma_read_packed_local_packed_size_1316 = (_dma_read_packed_low_local_size_1315 > 0)? _dma_read_packed_high_local_size_1314 + 1 : _dma_read_packed_high_local_size_1314;
  wire [32-1:0] mask_addr_shifted_1317;
  assign mask_addr_shifted_1317 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_39) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1318;
  assign mask_addr_masked_1318 = mask_addr_shifted_1317 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1319;
  assign _dma_read_packed_high_local_size_1319 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1320;
  assign _dma_read_packed_low_local_size_1320 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1321;
  assign _dma_read_packed_local_packed_size_1321 = (_dma_read_packed_low_local_size_1320 > 0)? _dma_read_packed_high_local_size_1319 + 1 : _dma_read_packed_high_local_size_1319;
  wire [32-1:0] mask_addr_shifted_1322;
  assign mask_addr_shifted_1322 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_40) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1323;
  assign mask_addr_masked_1323 = mask_addr_shifted_1322 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1324;
  assign _dma_read_packed_high_local_size_1324 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1325;
  assign _dma_read_packed_low_local_size_1325 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1326;
  assign _dma_read_packed_local_packed_size_1326 = (_dma_read_packed_low_local_size_1325 > 0)? _dma_read_packed_high_local_size_1324 + 1 : _dma_read_packed_high_local_size_1324;
  wire [32-1:0] mask_addr_shifted_1327;
  assign mask_addr_shifted_1327 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_41) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1328;
  assign mask_addr_masked_1328 = mask_addr_shifted_1327 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1329;
  assign _dma_read_packed_high_local_size_1329 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1330;
  assign _dma_read_packed_low_local_size_1330 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1331;
  assign _dma_read_packed_local_packed_size_1331 = (_dma_read_packed_low_local_size_1330 > 0)? _dma_read_packed_high_local_size_1329 + 1 : _dma_read_packed_high_local_size_1329;
  wire [32-1:0] mask_addr_shifted_1332;
  assign mask_addr_shifted_1332 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_42) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1333;
  assign mask_addr_masked_1333 = mask_addr_shifted_1332 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1334;
  assign _dma_read_packed_high_local_size_1334 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1335;
  assign _dma_read_packed_low_local_size_1335 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1336;
  assign _dma_read_packed_local_packed_size_1336 = (_dma_read_packed_low_local_size_1335 > 0)? _dma_read_packed_high_local_size_1334 + 1 : _dma_read_packed_high_local_size_1334;
  wire [32-1:0] mask_addr_shifted_1337;
  assign mask_addr_shifted_1337 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_43) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1338;
  assign mask_addr_masked_1338 = mask_addr_shifted_1337 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1339;
  assign _dma_read_packed_high_local_size_1339 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1340;
  assign _dma_read_packed_low_local_size_1340 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1341;
  assign _dma_read_packed_local_packed_size_1341 = (_dma_read_packed_low_local_size_1340 > 0)? _dma_read_packed_high_local_size_1339 + 1 : _dma_read_packed_high_local_size_1339;
  wire [32-1:0] mask_addr_shifted_1342;
  assign mask_addr_shifted_1342 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_44) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1343;
  assign mask_addr_masked_1343 = mask_addr_shifted_1342 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1344;
  assign _dma_read_packed_high_local_size_1344 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1345;
  assign _dma_read_packed_low_local_size_1345 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1346;
  assign _dma_read_packed_local_packed_size_1346 = (_dma_read_packed_low_local_size_1345 > 0)? _dma_read_packed_high_local_size_1344 + 1 : _dma_read_packed_high_local_size_1344;
  wire [32-1:0] mask_addr_shifted_1347;
  assign mask_addr_shifted_1347 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_45) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1348;
  assign mask_addr_masked_1348 = mask_addr_shifted_1347 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1349;
  assign _dma_read_packed_high_local_size_1349 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1350;
  assign _dma_read_packed_low_local_size_1350 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1351;
  assign _dma_read_packed_local_packed_size_1351 = (_dma_read_packed_low_local_size_1350 > 0)? _dma_read_packed_high_local_size_1349 + 1 : _dma_read_packed_high_local_size_1349;
  wire [32-1:0] mask_addr_shifted_1352;
  assign mask_addr_shifted_1352 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_46) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1353;
  assign mask_addr_masked_1353 = mask_addr_shifted_1352 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1354;
  assign _dma_read_packed_high_local_size_1354 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1355;
  assign _dma_read_packed_low_local_size_1355 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1356;
  assign _dma_read_packed_local_packed_size_1356 = (_dma_read_packed_low_local_size_1355 > 0)? _dma_read_packed_high_local_size_1354 + 1 : _dma_read_packed_high_local_size_1354;
  wire [32-1:0] mask_addr_shifted_1357;
  assign mask_addr_shifted_1357 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_47) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1358;
  assign mask_addr_masked_1358 = mask_addr_shifted_1357 << 2;
  wire [10-1:0] _dma_read_packed_high_local_size_1359;
  assign _dma_read_packed_high_local_size_1359 = cparam_avg_pool_serial_20_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1360;
  assign _dma_read_packed_low_local_size_1360 = cparam_avg_pool_serial_20_act_read_size & { 1{ 1'd1 } };
  wire [10-1:0] _dma_read_packed_local_packed_size_1361;
  assign _dma_read_packed_local_packed_size_1361 = (_dma_read_packed_low_local_size_1360 > 0)? _dma_read_packed_high_local_size_1359 + 1 : _dma_read_packed_high_local_size_1359;
  wire [32-1:0] mask_addr_shifted_1362;
  assign mask_addr_shifted_1362 = avg_pool_serial_20_arg_objaddr_0 + (avg_pool_serial_20_act_base_offset + cparam_avg_pool_serial_20_act_offset_values_48) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1363;
  assign mask_addr_masked_1363 = mask_addr_shifted_1362 << 2;
  reg [32-1:0] avg_pool_serial_20_comp_fsm;
  localparam avg_pool_serial_20_comp_fsm_init = 0;
  reg [32-1:0] avg_pool_serial_20_act_page_comp_offset_buf;
  reg [32-1:0] avg_pool_serial_20_out_page_comp_offset_buf;
  reg [32-1:0] avg_pool_serial_20_row_count_buf;
  wire avg_pool_serial_20_stream_pad_mask_0_0;
  assign avg_pool_serial_20_stream_pad_mask_0_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 0 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 0 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_0_1;
  assign avg_pool_serial_20_stream_pad_mask_0_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 0 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 0 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_0_2;
  assign avg_pool_serial_20_stream_pad_mask_0_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 0 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 0 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_0_3;
  assign avg_pool_serial_20_stream_pad_mask_0_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 0 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 0 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_0_4;
  assign avg_pool_serial_20_stream_pad_mask_0_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 0 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 0 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_0_5;
  assign avg_pool_serial_20_stream_pad_mask_0_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 0 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 0 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_0_6;
  assign avg_pool_serial_20_stream_pad_mask_0_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 0 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 0 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_0_7;
  assign avg_pool_serial_20_stream_pad_mask_0_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 0 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 0 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_0_8;
  assign avg_pool_serial_20_stream_pad_mask_0_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 0 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 0 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_0_9;
  assign avg_pool_serial_20_stream_pad_mask_0_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 0 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 0 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_1_0;
  assign avg_pool_serial_20_stream_pad_mask_1_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 1 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 1 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_1_1;
  assign avg_pool_serial_20_stream_pad_mask_1_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 1 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 1 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_1_2;
  assign avg_pool_serial_20_stream_pad_mask_1_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 1 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 1 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_1_3;
  assign avg_pool_serial_20_stream_pad_mask_1_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 1 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 1 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_1_4;
  assign avg_pool_serial_20_stream_pad_mask_1_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 1 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 1 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_1_5;
  assign avg_pool_serial_20_stream_pad_mask_1_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 1 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 1 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_1_6;
  assign avg_pool_serial_20_stream_pad_mask_1_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 1 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 1 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_1_7;
  assign avg_pool_serial_20_stream_pad_mask_1_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 1 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 1 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_1_8;
  assign avg_pool_serial_20_stream_pad_mask_1_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 1 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 1 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_1_9;
  assign avg_pool_serial_20_stream_pad_mask_1_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 1 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 1 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_2_0;
  assign avg_pool_serial_20_stream_pad_mask_2_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 2 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 2 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_2_1;
  assign avg_pool_serial_20_stream_pad_mask_2_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 2 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 2 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_2_2;
  assign avg_pool_serial_20_stream_pad_mask_2_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 2 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 2 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_2_3;
  assign avg_pool_serial_20_stream_pad_mask_2_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 2 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 2 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_2_4;
  assign avg_pool_serial_20_stream_pad_mask_2_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 2 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 2 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_2_5;
  assign avg_pool_serial_20_stream_pad_mask_2_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 2 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 2 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_2_6;
  assign avg_pool_serial_20_stream_pad_mask_2_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 2 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 2 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_2_7;
  assign avg_pool_serial_20_stream_pad_mask_2_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 2 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 2 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_2_8;
  assign avg_pool_serial_20_stream_pad_mask_2_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 2 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 2 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_2_9;
  assign avg_pool_serial_20_stream_pad_mask_2_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 2 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 2 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_3_0;
  assign avg_pool_serial_20_stream_pad_mask_3_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 3 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 3 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_3_1;
  assign avg_pool_serial_20_stream_pad_mask_3_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 3 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 3 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_3_2;
  assign avg_pool_serial_20_stream_pad_mask_3_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 3 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 3 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_3_3;
  assign avg_pool_serial_20_stream_pad_mask_3_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 3 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 3 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_3_4;
  assign avg_pool_serial_20_stream_pad_mask_3_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 3 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 3 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_3_5;
  assign avg_pool_serial_20_stream_pad_mask_3_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 3 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 3 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_3_6;
  assign avg_pool_serial_20_stream_pad_mask_3_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 3 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 3 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_3_7;
  assign avg_pool_serial_20_stream_pad_mask_3_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 3 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 3 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_3_8;
  assign avg_pool_serial_20_stream_pad_mask_3_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 3 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 3 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_3_9;
  assign avg_pool_serial_20_stream_pad_mask_3_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 3 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 3 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_4_0;
  assign avg_pool_serial_20_stream_pad_mask_4_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 4 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 4 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_4_1;
  assign avg_pool_serial_20_stream_pad_mask_4_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 4 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 4 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_4_2;
  assign avg_pool_serial_20_stream_pad_mask_4_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 4 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 4 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_4_3;
  assign avg_pool_serial_20_stream_pad_mask_4_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 4 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 4 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_4_4;
  assign avg_pool_serial_20_stream_pad_mask_4_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 4 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 4 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_4_5;
  assign avg_pool_serial_20_stream_pad_mask_4_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 4 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 4 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_4_6;
  assign avg_pool_serial_20_stream_pad_mask_4_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 4 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 4 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_4_7;
  assign avg_pool_serial_20_stream_pad_mask_4_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 4 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 4 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_4_8;
  assign avg_pool_serial_20_stream_pad_mask_4_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 4 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 4 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_4_9;
  assign avg_pool_serial_20_stream_pad_mask_4_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 4 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 4 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_5_0;
  assign avg_pool_serial_20_stream_pad_mask_5_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 5 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 5 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_5_1;
  assign avg_pool_serial_20_stream_pad_mask_5_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 5 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 5 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_5_2;
  assign avg_pool_serial_20_stream_pad_mask_5_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 5 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 5 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_5_3;
  assign avg_pool_serial_20_stream_pad_mask_5_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 5 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 5 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_5_4;
  assign avg_pool_serial_20_stream_pad_mask_5_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 5 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 5 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_5_5;
  assign avg_pool_serial_20_stream_pad_mask_5_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 5 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 5 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_5_6;
  assign avg_pool_serial_20_stream_pad_mask_5_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 5 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 5 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_5_7;
  assign avg_pool_serial_20_stream_pad_mask_5_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 5 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 5 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_5_8;
  assign avg_pool_serial_20_stream_pad_mask_5_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 5 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 5 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_5_9;
  assign avg_pool_serial_20_stream_pad_mask_5_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 5 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 5 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_6_0;
  assign avg_pool_serial_20_stream_pad_mask_6_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 6 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 6 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_6_1;
  assign avg_pool_serial_20_stream_pad_mask_6_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 6 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 6 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_6_2;
  assign avg_pool_serial_20_stream_pad_mask_6_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 6 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 6 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_6_3;
  assign avg_pool_serial_20_stream_pad_mask_6_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 6 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 6 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_6_4;
  assign avg_pool_serial_20_stream_pad_mask_6_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 6 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 6 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_6_5;
  assign avg_pool_serial_20_stream_pad_mask_6_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 6 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 6 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_6_6;
  assign avg_pool_serial_20_stream_pad_mask_6_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 6 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 6 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_6_7;
  assign avg_pool_serial_20_stream_pad_mask_6_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 6 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 6 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_6_8;
  assign avg_pool_serial_20_stream_pad_mask_6_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 6 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 6 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_6_9;
  assign avg_pool_serial_20_stream_pad_mask_6_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 6 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 6 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_7_0;
  assign avg_pool_serial_20_stream_pad_mask_7_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 7 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 7 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_7_1;
  assign avg_pool_serial_20_stream_pad_mask_7_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 7 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 7 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_7_2;
  assign avg_pool_serial_20_stream_pad_mask_7_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 7 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 7 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_7_3;
  assign avg_pool_serial_20_stream_pad_mask_7_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 7 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 7 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_7_4;
  assign avg_pool_serial_20_stream_pad_mask_7_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 7 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 7 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_7_5;
  assign avg_pool_serial_20_stream_pad_mask_7_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 7 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 7 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_7_6;
  assign avg_pool_serial_20_stream_pad_mask_7_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 7 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 7 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_7_7;
  assign avg_pool_serial_20_stream_pad_mask_7_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 7 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 7 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_7_8;
  assign avg_pool_serial_20_stream_pad_mask_7_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 7 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 7 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_7_9;
  assign avg_pool_serial_20_stream_pad_mask_7_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 7 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 7 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_8_0;
  assign avg_pool_serial_20_stream_pad_mask_8_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 8 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 8 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_8_1;
  assign avg_pool_serial_20_stream_pad_mask_8_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 8 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 8 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_8_2;
  assign avg_pool_serial_20_stream_pad_mask_8_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 8 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 8 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_8_3;
  assign avg_pool_serial_20_stream_pad_mask_8_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 8 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 8 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_8_4;
  assign avg_pool_serial_20_stream_pad_mask_8_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 8 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 8 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_8_5;
  assign avg_pool_serial_20_stream_pad_mask_8_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 8 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 8 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_8_6;
  assign avg_pool_serial_20_stream_pad_mask_8_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 8 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 8 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_8_7;
  assign avg_pool_serial_20_stream_pad_mask_8_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 8 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 8 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_8_8;
  assign avg_pool_serial_20_stream_pad_mask_8_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 8 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 8 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_8_9;
  assign avg_pool_serial_20_stream_pad_mask_8_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 8 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 8 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_9_0;
  assign avg_pool_serial_20_stream_pad_mask_9_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 9 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 9 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_9_1;
  assign avg_pool_serial_20_stream_pad_mask_9_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 9 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 9 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_9_2;
  assign avg_pool_serial_20_stream_pad_mask_9_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 9 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 9 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_9_3;
  assign avg_pool_serial_20_stream_pad_mask_9_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 9 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 9 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_9_4;
  assign avg_pool_serial_20_stream_pad_mask_9_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 9 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 9 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_9_5;
  assign avg_pool_serial_20_stream_pad_mask_9_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 9 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 9 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_9_6;
  assign avg_pool_serial_20_stream_pad_mask_9_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 9 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 9 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_9_7;
  assign avg_pool_serial_20_stream_pad_mask_9_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 9 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 9 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_9_8;
  assign avg_pool_serial_20_stream_pad_mask_9_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 9 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 9 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_9_9;
  assign avg_pool_serial_20_stream_pad_mask_9_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 9 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 9 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_10_0;
  assign avg_pool_serial_20_stream_pad_mask_10_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 10 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 10 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_10_1;
  assign avg_pool_serial_20_stream_pad_mask_10_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 10 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 10 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_10_2;
  assign avg_pool_serial_20_stream_pad_mask_10_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 10 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 10 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_10_3;
  assign avg_pool_serial_20_stream_pad_mask_10_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 10 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 10 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_10_4;
  assign avg_pool_serial_20_stream_pad_mask_10_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 10 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 10 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_10_5;
  assign avg_pool_serial_20_stream_pad_mask_10_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 10 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 10 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_10_6;
  assign avg_pool_serial_20_stream_pad_mask_10_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 10 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 10 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_10_7;
  assign avg_pool_serial_20_stream_pad_mask_10_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 10 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 10 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_10_8;
  assign avg_pool_serial_20_stream_pad_mask_10_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 10 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 10 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_10_9;
  assign avg_pool_serial_20_stream_pad_mask_10_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 10 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 10 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_11_0;
  assign avg_pool_serial_20_stream_pad_mask_11_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 11 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 11 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_11_1;
  assign avg_pool_serial_20_stream_pad_mask_11_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 11 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 11 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_11_2;
  assign avg_pool_serial_20_stream_pad_mask_11_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 11 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 11 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_11_3;
  assign avg_pool_serial_20_stream_pad_mask_11_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 11 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 11 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_11_4;
  assign avg_pool_serial_20_stream_pad_mask_11_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 11 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 11 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_11_5;
  assign avg_pool_serial_20_stream_pad_mask_11_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 11 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 11 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_11_6;
  assign avg_pool_serial_20_stream_pad_mask_11_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 11 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 11 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_11_7;
  assign avg_pool_serial_20_stream_pad_mask_11_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 11 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 11 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_11_8;
  assign avg_pool_serial_20_stream_pad_mask_11_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 11 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 11 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_11_9;
  assign avg_pool_serial_20_stream_pad_mask_11_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 11 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 11 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_12_0;
  assign avg_pool_serial_20_stream_pad_mask_12_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 12 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 12 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_12_1;
  assign avg_pool_serial_20_stream_pad_mask_12_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 12 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 12 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_12_2;
  assign avg_pool_serial_20_stream_pad_mask_12_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 12 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 12 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_12_3;
  assign avg_pool_serial_20_stream_pad_mask_12_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 12 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 12 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_12_4;
  assign avg_pool_serial_20_stream_pad_mask_12_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 12 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 12 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_12_5;
  assign avg_pool_serial_20_stream_pad_mask_12_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 12 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 12 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_12_6;
  assign avg_pool_serial_20_stream_pad_mask_12_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 12 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 12 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_12_7;
  assign avg_pool_serial_20_stream_pad_mask_12_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 12 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 12 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_12_8;
  assign avg_pool_serial_20_stream_pad_mask_12_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 12 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 12 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_12_9;
  assign avg_pool_serial_20_stream_pad_mask_12_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 12 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 12 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_13_0;
  assign avg_pool_serial_20_stream_pad_mask_13_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 13 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 13 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_13_1;
  assign avg_pool_serial_20_stream_pad_mask_13_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 13 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 13 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_13_2;
  assign avg_pool_serial_20_stream_pad_mask_13_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 13 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 13 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_13_3;
  assign avg_pool_serial_20_stream_pad_mask_13_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 13 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 13 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_13_4;
  assign avg_pool_serial_20_stream_pad_mask_13_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 13 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 13 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_13_5;
  assign avg_pool_serial_20_stream_pad_mask_13_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 13 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 13 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_13_6;
  assign avg_pool_serial_20_stream_pad_mask_13_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 13 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 13 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_13_7;
  assign avg_pool_serial_20_stream_pad_mask_13_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 13 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 13 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_13_8;
  assign avg_pool_serial_20_stream_pad_mask_13_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 13 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 13 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_13_9;
  assign avg_pool_serial_20_stream_pad_mask_13_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 13 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 13 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_14_0;
  assign avg_pool_serial_20_stream_pad_mask_14_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 14 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 14 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_14_1;
  assign avg_pool_serial_20_stream_pad_mask_14_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 14 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 14 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_14_2;
  assign avg_pool_serial_20_stream_pad_mask_14_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 14 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 14 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_14_3;
  assign avg_pool_serial_20_stream_pad_mask_14_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 14 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 14 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_14_4;
  assign avg_pool_serial_20_stream_pad_mask_14_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 14 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 14 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_14_5;
  assign avg_pool_serial_20_stream_pad_mask_14_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 14 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 14 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_14_6;
  assign avg_pool_serial_20_stream_pad_mask_14_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 14 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 14 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_14_7;
  assign avg_pool_serial_20_stream_pad_mask_14_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 14 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 14 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_14_8;
  assign avg_pool_serial_20_stream_pad_mask_14_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 14 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 14 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_14_9;
  assign avg_pool_serial_20_stream_pad_mask_14_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 14 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 14 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_15_0;
  assign avg_pool_serial_20_stream_pad_mask_15_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 15 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 15 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_15_1;
  assign avg_pool_serial_20_stream_pad_mask_15_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 15 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 15 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_15_2;
  assign avg_pool_serial_20_stream_pad_mask_15_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 15 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 15 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_15_3;
  assign avg_pool_serial_20_stream_pad_mask_15_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 15 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 15 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_15_4;
  assign avg_pool_serial_20_stream_pad_mask_15_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 15 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 15 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_15_5;
  assign avg_pool_serial_20_stream_pad_mask_15_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 15 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 15 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_15_6;
  assign avg_pool_serial_20_stream_pad_mask_15_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 15 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 15 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_15_7;
  assign avg_pool_serial_20_stream_pad_mask_15_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 15 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 15 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_15_8;
  assign avg_pool_serial_20_stream_pad_mask_15_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 15 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 15 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_15_9;
  assign avg_pool_serial_20_stream_pad_mask_15_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 15 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 15 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_16_0;
  assign avg_pool_serial_20_stream_pad_mask_16_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 16 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 16 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_16_1;
  assign avg_pool_serial_20_stream_pad_mask_16_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 16 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 16 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_16_2;
  assign avg_pool_serial_20_stream_pad_mask_16_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 16 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 16 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_16_3;
  assign avg_pool_serial_20_stream_pad_mask_16_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 16 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 16 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_16_4;
  assign avg_pool_serial_20_stream_pad_mask_16_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 16 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 16 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_16_5;
  assign avg_pool_serial_20_stream_pad_mask_16_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 16 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 16 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_16_6;
  assign avg_pool_serial_20_stream_pad_mask_16_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 16 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 16 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_16_7;
  assign avg_pool_serial_20_stream_pad_mask_16_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 16 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 16 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_16_8;
  assign avg_pool_serial_20_stream_pad_mask_16_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 16 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 16 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_16_9;
  assign avg_pool_serial_20_stream_pad_mask_16_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 16 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 16 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_17_0;
  assign avg_pool_serial_20_stream_pad_mask_17_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 17 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 17 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_17_1;
  assign avg_pool_serial_20_stream_pad_mask_17_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 17 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 17 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_17_2;
  assign avg_pool_serial_20_stream_pad_mask_17_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 17 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 17 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_17_3;
  assign avg_pool_serial_20_stream_pad_mask_17_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 17 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 17 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_17_4;
  assign avg_pool_serial_20_stream_pad_mask_17_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 17 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 17 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_17_5;
  assign avg_pool_serial_20_stream_pad_mask_17_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 17 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 17 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_17_6;
  assign avg_pool_serial_20_stream_pad_mask_17_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 17 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 17 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_17_7;
  assign avg_pool_serial_20_stream_pad_mask_17_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 17 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 17 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_17_8;
  assign avg_pool_serial_20_stream_pad_mask_17_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 17 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 17 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_17_9;
  assign avg_pool_serial_20_stream_pad_mask_17_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 17 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 17 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_18_0;
  assign avg_pool_serial_20_stream_pad_mask_18_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 18 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 18 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_18_1;
  assign avg_pool_serial_20_stream_pad_mask_18_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 18 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 18 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_18_2;
  assign avg_pool_serial_20_stream_pad_mask_18_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 18 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 18 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_18_3;
  assign avg_pool_serial_20_stream_pad_mask_18_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 18 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 18 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_18_4;
  assign avg_pool_serial_20_stream_pad_mask_18_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 18 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 18 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_18_5;
  assign avg_pool_serial_20_stream_pad_mask_18_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 18 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 18 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_18_6;
  assign avg_pool_serial_20_stream_pad_mask_18_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 18 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 18 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_18_7;
  assign avg_pool_serial_20_stream_pad_mask_18_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 18 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 18 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_18_8;
  assign avg_pool_serial_20_stream_pad_mask_18_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 18 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 18 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_18_9;
  assign avg_pool_serial_20_stream_pad_mask_18_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 18 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 18 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_19_0;
  assign avg_pool_serial_20_stream_pad_mask_19_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 19 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 19 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_19_1;
  assign avg_pool_serial_20_stream_pad_mask_19_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 19 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 19 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_19_2;
  assign avg_pool_serial_20_stream_pad_mask_19_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 19 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 19 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_19_3;
  assign avg_pool_serial_20_stream_pad_mask_19_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 19 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 19 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_19_4;
  assign avg_pool_serial_20_stream_pad_mask_19_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 19 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 19 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_19_5;
  assign avg_pool_serial_20_stream_pad_mask_19_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 19 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 19 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_19_6;
  assign avg_pool_serial_20_stream_pad_mask_19_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 19 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 19 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_19_7;
  assign avg_pool_serial_20_stream_pad_mask_19_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 19 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 19 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_19_8;
  assign avg_pool_serial_20_stream_pad_mask_19_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 19 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 19 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_19_9;
  assign avg_pool_serial_20_stream_pad_mask_19_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 19 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 19 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_20_0;
  assign avg_pool_serial_20_stream_pad_mask_20_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 20 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 20 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_20_1;
  assign avg_pool_serial_20_stream_pad_mask_20_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 20 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 20 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_20_2;
  assign avg_pool_serial_20_stream_pad_mask_20_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 20 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 20 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_20_3;
  assign avg_pool_serial_20_stream_pad_mask_20_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 20 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 20 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_20_4;
  assign avg_pool_serial_20_stream_pad_mask_20_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 20 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 20 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_20_5;
  assign avg_pool_serial_20_stream_pad_mask_20_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 20 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 20 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_20_6;
  assign avg_pool_serial_20_stream_pad_mask_20_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 20 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 20 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_20_7;
  assign avg_pool_serial_20_stream_pad_mask_20_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 20 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 20 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_20_8;
  assign avg_pool_serial_20_stream_pad_mask_20_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 20 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 20 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_20_9;
  assign avg_pool_serial_20_stream_pad_mask_20_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 20 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 20 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_21_0;
  assign avg_pool_serial_20_stream_pad_mask_21_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 21 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 21 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_21_1;
  assign avg_pool_serial_20_stream_pad_mask_21_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 21 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 21 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_21_2;
  assign avg_pool_serial_20_stream_pad_mask_21_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 21 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 21 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_21_3;
  assign avg_pool_serial_20_stream_pad_mask_21_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 21 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 21 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_21_4;
  assign avg_pool_serial_20_stream_pad_mask_21_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 21 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 21 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_21_5;
  assign avg_pool_serial_20_stream_pad_mask_21_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 21 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 21 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_21_6;
  assign avg_pool_serial_20_stream_pad_mask_21_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 21 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 21 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_21_7;
  assign avg_pool_serial_20_stream_pad_mask_21_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 21 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 21 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_21_8;
  assign avg_pool_serial_20_stream_pad_mask_21_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 21 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 21 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_21_9;
  assign avg_pool_serial_20_stream_pad_mask_21_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 21 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 21 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_22_0;
  assign avg_pool_serial_20_stream_pad_mask_22_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 22 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 22 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_22_1;
  assign avg_pool_serial_20_stream_pad_mask_22_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 22 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 22 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_22_2;
  assign avg_pool_serial_20_stream_pad_mask_22_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 22 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 22 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_22_3;
  assign avg_pool_serial_20_stream_pad_mask_22_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 22 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 22 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_22_4;
  assign avg_pool_serial_20_stream_pad_mask_22_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 22 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 22 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_22_5;
  assign avg_pool_serial_20_stream_pad_mask_22_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 22 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 22 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_22_6;
  assign avg_pool_serial_20_stream_pad_mask_22_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 22 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 22 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_22_7;
  assign avg_pool_serial_20_stream_pad_mask_22_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 22 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 22 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_22_8;
  assign avg_pool_serial_20_stream_pad_mask_22_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 22 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 22 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_22_9;
  assign avg_pool_serial_20_stream_pad_mask_22_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 22 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 22 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_23_0;
  assign avg_pool_serial_20_stream_pad_mask_23_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 23 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 23 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_23_1;
  assign avg_pool_serial_20_stream_pad_mask_23_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 23 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 23 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_23_2;
  assign avg_pool_serial_20_stream_pad_mask_23_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 23 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 23 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_23_3;
  assign avg_pool_serial_20_stream_pad_mask_23_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 23 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 23 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_23_4;
  assign avg_pool_serial_20_stream_pad_mask_23_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 23 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 23 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_23_5;
  assign avg_pool_serial_20_stream_pad_mask_23_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 23 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 23 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_23_6;
  assign avg_pool_serial_20_stream_pad_mask_23_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 23 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 23 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_23_7;
  assign avg_pool_serial_20_stream_pad_mask_23_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 23 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 23 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_23_8;
  assign avg_pool_serial_20_stream_pad_mask_23_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 23 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 23 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_23_9;
  assign avg_pool_serial_20_stream_pad_mask_23_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 23 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 23 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_24_0;
  assign avg_pool_serial_20_stream_pad_mask_24_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 24 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 24 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_24_1;
  assign avg_pool_serial_20_stream_pad_mask_24_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 24 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 24 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_24_2;
  assign avg_pool_serial_20_stream_pad_mask_24_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 24 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 24 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_24_3;
  assign avg_pool_serial_20_stream_pad_mask_24_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 24 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 24 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_24_4;
  assign avg_pool_serial_20_stream_pad_mask_24_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 24 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 24 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_24_5;
  assign avg_pool_serial_20_stream_pad_mask_24_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 24 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 24 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_24_6;
  assign avg_pool_serial_20_stream_pad_mask_24_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 24 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 24 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_24_7;
  assign avg_pool_serial_20_stream_pad_mask_24_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 24 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 24 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_24_8;
  assign avg_pool_serial_20_stream_pad_mask_24_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 24 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 24 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_24_9;
  assign avg_pool_serial_20_stream_pad_mask_24_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 24 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 24 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_25_0;
  assign avg_pool_serial_20_stream_pad_mask_25_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 25 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 25 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_25_1;
  assign avg_pool_serial_20_stream_pad_mask_25_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 25 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 25 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_25_2;
  assign avg_pool_serial_20_stream_pad_mask_25_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 25 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 25 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_25_3;
  assign avg_pool_serial_20_stream_pad_mask_25_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 25 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 25 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_25_4;
  assign avg_pool_serial_20_stream_pad_mask_25_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 25 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 25 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_25_5;
  assign avg_pool_serial_20_stream_pad_mask_25_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 25 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 25 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_25_6;
  assign avg_pool_serial_20_stream_pad_mask_25_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 25 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 25 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_25_7;
  assign avg_pool_serial_20_stream_pad_mask_25_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 25 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 25 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_25_8;
  assign avg_pool_serial_20_stream_pad_mask_25_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 25 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 25 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_25_9;
  assign avg_pool_serial_20_stream_pad_mask_25_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 25 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 25 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_26_0;
  assign avg_pool_serial_20_stream_pad_mask_26_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 26 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 26 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_26_1;
  assign avg_pool_serial_20_stream_pad_mask_26_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 26 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 26 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_26_2;
  assign avg_pool_serial_20_stream_pad_mask_26_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 26 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 26 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_26_3;
  assign avg_pool_serial_20_stream_pad_mask_26_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 26 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 26 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_26_4;
  assign avg_pool_serial_20_stream_pad_mask_26_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 26 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 26 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_26_5;
  assign avg_pool_serial_20_stream_pad_mask_26_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 26 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 26 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_26_6;
  assign avg_pool_serial_20_stream_pad_mask_26_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 26 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 26 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_26_7;
  assign avg_pool_serial_20_stream_pad_mask_26_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 26 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 26 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_26_8;
  assign avg_pool_serial_20_stream_pad_mask_26_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 26 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 26 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_26_9;
  assign avg_pool_serial_20_stream_pad_mask_26_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 26 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 26 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_27_0;
  assign avg_pool_serial_20_stream_pad_mask_27_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 27 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 27 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_27_1;
  assign avg_pool_serial_20_stream_pad_mask_27_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 27 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 27 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_27_2;
  assign avg_pool_serial_20_stream_pad_mask_27_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 27 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 27 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_27_3;
  assign avg_pool_serial_20_stream_pad_mask_27_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 27 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 27 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_27_4;
  assign avg_pool_serial_20_stream_pad_mask_27_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 27 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 27 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_27_5;
  assign avg_pool_serial_20_stream_pad_mask_27_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 27 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 27 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_27_6;
  assign avg_pool_serial_20_stream_pad_mask_27_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 27 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 27 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_27_7;
  assign avg_pool_serial_20_stream_pad_mask_27_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 27 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 27 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_27_8;
  assign avg_pool_serial_20_stream_pad_mask_27_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 27 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 27 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_27_9;
  assign avg_pool_serial_20_stream_pad_mask_27_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 27 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 27 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_28_0;
  assign avg_pool_serial_20_stream_pad_mask_28_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 28 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 28 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_28_1;
  assign avg_pool_serial_20_stream_pad_mask_28_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 28 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 28 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_28_2;
  assign avg_pool_serial_20_stream_pad_mask_28_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 28 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 28 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_28_3;
  assign avg_pool_serial_20_stream_pad_mask_28_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 28 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 28 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_28_4;
  assign avg_pool_serial_20_stream_pad_mask_28_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 28 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 28 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_28_5;
  assign avg_pool_serial_20_stream_pad_mask_28_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 28 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 28 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_28_6;
  assign avg_pool_serial_20_stream_pad_mask_28_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 28 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 28 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_28_7;
  assign avg_pool_serial_20_stream_pad_mask_28_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 28 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 28 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_28_8;
  assign avg_pool_serial_20_stream_pad_mask_28_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 28 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 28 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_28_9;
  assign avg_pool_serial_20_stream_pad_mask_28_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 28 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 28 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_29_0;
  assign avg_pool_serial_20_stream_pad_mask_29_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 29 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 29 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_29_1;
  assign avg_pool_serial_20_stream_pad_mask_29_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 29 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 29 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_29_2;
  assign avg_pool_serial_20_stream_pad_mask_29_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 29 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 29 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_29_3;
  assign avg_pool_serial_20_stream_pad_mask_29_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 29 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 29 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_29_4;
  assign avg_pool_serial_20_stream_pad_mask_29_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 29 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 29 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_29_5;
  assign avg_pool_serial_20_stream_pad_mask_29_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 29 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 29 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_29_6;
  assign avg_pool_serial_20_stream_pad_mask_29_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 29 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 29 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_29_7;
  assign avg_pool_serial_20_stream_pad_mask_29_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 29 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 29 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_29_8;
  assign avg_pool_serial_20_stream_pad_mask_29_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 29 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 29 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_29_9;
  assign avg_pool_serial_20_stream_pad_mask_29_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 29 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 29 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_30_0;
  assign avg_pool_serial_20_stream_pad_mask_30_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 30 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 30 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_30_1;
  assign avg_pool_serial_20_stream_pad_mask_30_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 30 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 30 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_30_2;
  assign avg_pool_serial_20_stream_pad_mask_30_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 30 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 30 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_30_3;
  assign avg_pool_serial_20_stream_pad_mask_30_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 30 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 30 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_30_4;
  assign avg_pool_serial_20_stream_pad_mask_30_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 30 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 30 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_30_5;
  assign avg_pool_serial_20_stream_pad_mask_30_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 30 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 30 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_30_6;
  assign avg_pool_serial_20_stream_pad_mask_30_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 30 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 30 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_30_7;
  assign avg_pool_serial_20_stream_pad_mask_30_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 30 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 30 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_30_8;
  assign avg_pool_serial_20_stream_pad_mask_30_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 30 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 30 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_30_9;
  assign avg_pool_serial_20_stream_pad_mask_30_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 30 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 30 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_31_0;
  assign avg_pool_serial_20_stream_pad_mask_31_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 31 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 31 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_31_1;
  assign avg_pool_serial_20_stream_pad_mask_31_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 31 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 31 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_31_2;
  assign avg_pool_serial_20_stream_pad_mask_31_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 31 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 31 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_31_3;
  assign avg_pool_serial_20_stream_pad_mask_31_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 31 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 31 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_31_4;
  assign avg_pool_serial_20_stream_pad_mask_31_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 31 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 31 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_31_5;
  assign avg_pool_serial_20_stream_pad_mask_31_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 31 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 31 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_31_6;
  assign avg_pool_serial_20_stream_pad_mask_31_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 31 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 31 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_31_7;
  assign avg_pool_serial_20_stream_pad_mask_31_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 31 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 31 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_31_8;
  assign avg_pool_serial_20_stream_pad_mask_31_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 31 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 31 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_31_9;
  assign avg_pool_serial_20_stream_pad_mask_31_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 31 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 31 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_32_0;
  assign avg_pool_serial_20_stream_pad_mask_32_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 32 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 32 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_32_1;
  assign avg_pool_serial_20_stream_pad_mask_32_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 32 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 32 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_32_2;
  assign avg_pool_serial_20_stream_pad_mask_32_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 32 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 32 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_32_3;
  assign avg_pool_serial_20_stream_pad_mask_32_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 32 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 32 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_32_4;
  assign avg_pool_serial_20_stream_pad_mask_32_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 32 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 32 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_32_5;
  assign avg_pool_serial_20_stream_pad_mask_32_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 32 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 32 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_32_6;
  assign avg_pool_serial_20_stream_pad_mask_32_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 32 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 32 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_32_7;
  assign avg_pool_serial_20_stream_pad_mask_32_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 32 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 32 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_32_8;
  assign avg_pool_serial_20_stream_pad_mask_32_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 32 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 32 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_32_9;
  assign avg_pool_serial_20_stream_pad_mask_32_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 32 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 32 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_33_0;
  assign avg_pool_serial_20_stream_pad_mask_33_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 33 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 33 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_33_1;
  assign avg_pool_serial_20_stream_pad_mask_33_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 33 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 33 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_33_2;
  assign avg_pool_serial_20_stream_pad_mask_33_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 33 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 33 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_33_3;
  assign avg_pool_serial_20_stream_pad_mask_33_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 33 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 33 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_33_4;
  assign avg_pool_serial_20_stream_pad_mask_33_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 33 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 33 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_33_5;
  assign avg_pool_serial_20_stream_pad_mask_33_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 33 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 33 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_33_6;
  assign avg_pool_serial_20_stream_pad_mask_33_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 33 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 33 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_33_7;
  assign avg_pool_serial_20_stream_pad_mask_33_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 33 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 33 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_33_8;
  assign avg_pool_serial_20_stream_pad_mask_33_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 33 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 33 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_33_9;
  assign avg_pool_serial_20_stream_pad_mask_33_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 33 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 33 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_34_0;
  assign avg_pool_serial_20_stream_pad_mask_34_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 34 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 34 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_34_1;
  assign avg_pool_serial_20_stream_pad_mask_34_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 34 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 34 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_34_2;
  assign avg_pool_serial_20_stream_pad_mask_34_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 34 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 34 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_34_3;
  assign avg_pool_serial_20_stream_pad_mask_34_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 34 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 34 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_34_4;
  assign avg_pool_serial_20_stream_pad_mask_34_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 34 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 34 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_34_5;
  assign avg_pool_serial_20_stream_pad_mask_34_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 34 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 34 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_34_6;
  assign avg_pool_serial_20_stream_pad_mask_34_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 34 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 34 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_34_7;
  assign avg_pool_serial_20_stream_pad_mask_34_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 34 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 34 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_34_8;
  assign avg_pool_serial_20_stream_pad_mask_34_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 34 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 34 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_34_9;
  assign avg_pool_serial_20_stream_pad_mask_34_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 34 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 34 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_35_0;
  assign avg_pool_serial_20_stream_pad_mask_35_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 35 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 35 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_35_1;
  assign avg_pool_serial_20_stream_pad_mask_35_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 35 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 35 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_35_2;
  assign avg_pool_serial_20_stream_pad_mask_35_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 35 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 35 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_35_3;
  assign avg_pool_serial_20_stream_pad_mask_35_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 35 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 35 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_35_4;
  assign avg_pool_serial_20_stream_pad_mask_35_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 35 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 35 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_35_5;
  assign avg_pool_serial_20_stream_pad_mask_35_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 35 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 35 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_35_6;
  assign avg_pool_serial_20_stream_pad_mask_35_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 35 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 35 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_35_7;
  assign avg_pool_serial_20_stream_pad_mask_35_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 35 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 35 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_35_8;
  assign avg_pool_serial_20_stream_pad_mask_35_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 35 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 35 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_35_9;
  assign avg_pool_serial_20_stream_pad_mask_35_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 35 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 35 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_36_0;
  assign avg_pool_serial_20_stream_pad_mask_36_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 36 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 36 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_36_1;
  assign avg_pool_serial_20_stream_pad_mask_36_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 36 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 36 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_36_2;
  assign avg_pool_serial_20_stream_pad_mask_36_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 36 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 36 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_36_3;
  assign avg_pool_serial_20_stream_pad_mask_36_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 36 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 36 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_36_4;
  assign avg_pool_serial_20_stream_pad_mask_36_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 36 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 36 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_36_5;
  assign avg_pool_serial_20_stream_pad_mask_36_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 36 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 36 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_36_6;
  assign avg_pool_serial_20_stream_pad_mask_36_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 36 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 36 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_36_7;
  assign avg_pool_serial_20_stream_pad_mask_36_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 36 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 36 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_36_8;
  assign avg_pool_serial_20_stream_pad_mask_36_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 36 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 36 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_36_9;
  assign avg_pool_serial_20_stream_pad_mask_36_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 36 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 36 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_37_0;
  assign avg_pool_serial_20_stream_pad_mask_37_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 37 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 37 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_37_1;
  assign avg_pool_serial_20_stream_pad_mask_37_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 37 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 37 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_37_2;
  assign avg_pool_serial_20_stream_pad_mask_37_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 37 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 37 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_37_3;
  assign avg_pool_serial_20_stream_pad_mask_37_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 37 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 37 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_37_4;
  assign avg_pool_serial_20_stream_pad_mask_37_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 37 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 37 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_37_5;
  assign avg_pool_serial_20_stream_pad_mask_37_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 37 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 37 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_37_6;
  assign avg_pool_serial_20_stream_pad_mask_37_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 37 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 37 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_37_7;
  assign avg_pool_serial_20_stream_pad_mask_37_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 37 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 37 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_37_8;
  assign avg_pool_serial_20_stream_pad_mask_37_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 37 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 37 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_37_9;
  assign avg_pool_serial_20_stream_pad_mask_37_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 37 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 37 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_38_0;
  assign avg_pool_serial_20_stream_pad_mask_38_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 38 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 38 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_38_1;
  assign avg_pool_serial_20_stream_pad_mask_38_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 38 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 38 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_38_2;
  assign avg_pool_serial_20_stream_pad_mask_38_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 38 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 38 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_38_3;
  assign avg_pool_serial_20_stream_pad_mask_38_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 38 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 38 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_38_4;
  assign avg_pool_serial_20_stream_pad_mask_38_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 38 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 38 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_38_5;
  assign avg_pool_serial_20_stream_pad_mask_38_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 38 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 38 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_38_6;
  assign avg_pool_serial_20_stream_pad_mask_38_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 38 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 38 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_38_7;
  assign avg_pool_serial_20_stream_pad_mask_38_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 38 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 38 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_38_8;
  assign avg_pool_serial_20_stream_pad_mask_38_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 38 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 38 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_38_9;
  assign avg_pool_serial_20_stream_pad_mask_38_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 38 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 38 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_39_0;
  assign avg_pool_serial_20_stream_pad_mask_39_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 39 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 39 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_39_1;
  assign avg_pool_serial_20_stream_pad_mask_39_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 39 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 39 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_39_2;
  assign avg_pool_serial_20_stream_pad_mask_39_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 39 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 39 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_39_3;
  assign avg_pool_serial_20_stream_pad_mask_39_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 39 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 39 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_39_4;
  assign avg_pool_serial_20_stream_pad_mask_39_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 39 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 39 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_39_5;
  assign avg_pool_serial_20_stream_pad_mask_39_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 39 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 39 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_39_6;
  assign avg_pool_serial_20_stream_pad_mask_39_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 39 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 39 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_39_7;
  assign avg_pool_serial_20_stream_pad_mask_39_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 39 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 39 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_39_8;
  assign avg_pool_serial_20_stream_pad_mask_39_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 39 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 39 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_39_9;
  assign avg_pool_serial_20_stream_pad_mask_39_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 39 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 39 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_40_0;
  assign avg_pool_serial_20_stream_pad_mask_40_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 40 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 40 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_40_1;
  assign avg_pool_serial_20_stream_pad_mask_40_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 40 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 40 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_40_2;
  assign avg_pool_serial_20_stream_pad_mask_40_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 40 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 40 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_40_3;
  assign avg_pool_serial_20_stream_pad_mask_40_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 40 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 40 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_40_4;
  assign avg_pool_serial_20_stream_pad_mask_40_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 40 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 40 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_40_5;
  assign avg_pool_serial_20_stream_pad_mask_40_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 40 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 40 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_40_6;
  assign avg_pool_serial_20_stream_pad_mask_40_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 40 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 40 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_40_7;
  assign avg_pool_serial_20_stream_pad_mask_40_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 40 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 40 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_40_8;
  assign avg_pool_serial_20_stream_pad_mask_40_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 40 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 40 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_40_9;
  assign avg_pool_serial_20_stream_pad_mask_40_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 40 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 40 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_41_0;
  assign avg_pool_serial_20_stream_pad_mask_41_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 41 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 41 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_41_1;
  assign avg_pool_serial_20_stream_pad_mask_41_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 41 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 41 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_41_2;
  assign avg_pool_serial_20_stream_pad_mask_41_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 41 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 41 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_41_3;
  assign avg_pool_serial_20_stream_pad_mask_41_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 41 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 41 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_41_4;
  assign avg_pool_serial_20_stream_pad_mask_41_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 41 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 41 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_41_5;
  assign avg_pool_serial_20_stream_pad_mask_41_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 41 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 41 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_41_6;
  assign avg_pool_serial_20_stream_pad_mask_41_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 41 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 41 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_41_7;
  assign avg_pool_serial_20_stream_pad_mask_41_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 41 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 41 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_41_8;
  assign avg_pool_serial_20_stream_pad_mask_41_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 41 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 41 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_41_9;
  assign avg_pool_serial_20_stream_pad_mask_41_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 41 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 41 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_42_0;
  assign avg_pool_serial_20_stream_pad_mask_42_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 42 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 42 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_42_1;
  assign avg_pool_serial_20_stream_pad_mask_42_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 42 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 42 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_42_2;
  assign avg_pool_serial_20_stream_pad_mask_42_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 42 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 42 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_42_3;
  assign avg_pool_serial_20_stream_pad_mask_42_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 42 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 42 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_42_4;
  assign avg_pool_serial_20_stream_pad_mask_42_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 42 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 42 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_42_5;
  assign avg_pool_serial_20_stream_pad_mask_42_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 42 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 42 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_42_6;
  assign avg_pool_serial_20_stream_pad_mask_42_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 42 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 42 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_42_7;
  assign avg_pool_serial_20_stream_pad_mask_42_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 42 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 42 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_42_8;
  assign avg_pool_serial_20_stream_pad_mask_42_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 42 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 42 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_42_9;
  assign avg_pool_serial_20_stream_pad_mask_42_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 42 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 42 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_43_0;
  assign avg_pool_serial_20_stream_pad_mask_43_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 43 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 43 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_43_1;
  assign avg_pool_serial_20_stream_pad_mask_43_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 43 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 43 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_43_2;
  assign avg_pool_serial_20_stream_pad_mask_43_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 43 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 43 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_43_3;
  assign avg_pool_serial_20_stream_pad_mask_43_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 43 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 43 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_43_4;
  assign avg_pool_serial_20_stream_pad_mask_43_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 43 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 43 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_43_5;
  assign avg_pool_serial_20_stream_pad_mask_43_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 43 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 43 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_43_6;
  assign avg_pool_serial_20_stream_pad_mask_43_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 43 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 43 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_43_7;
  assign avg_pool_serial_20_stream_pad_mask_43_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 43 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 43 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_43_8;
  assign avg_pool_serial_20_stream_pad_mask_43_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 43 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 43 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_43_9;
  assign avg_pool_serial_20_stream_pad_mask_43_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 43 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 43 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_44_0;
  assign avg_pool_serial_20_stream_pad_mask_44_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 44 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 44 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_44_1;
  assign avg_pool_serial_20_stream_pad_mask_44_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 44 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 44 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_44_2;
  assign avg_pool_serial_20_stream_pad_mask_44_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 44 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 44 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_44_3;
  assign avg_pool_serial_20_stream_pad_mask_44_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 44 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 44 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_44_4;
  assign avg_pool_serial_20_stream_pad_mask_44_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 44 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 44 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_44_5;
  assign avg_pool_serial_20_stream_pad_mask_44_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 44 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 44 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_44_6;
  assign avg_pool_serial_20_stream_pad_mask_44_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 44 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 44 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_44_7;
  assign avg_pool_serial_20_stream_pad_mask_44_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 44 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 44 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_44_8;
  assign avg_pool_serial_20_stream_pad_mask_44_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 44 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 44 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_44_9;
  assign avg_pool_serial_20_stream_pad_mask_44_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 44 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 44 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_45_0;
  assign avg_pool_serial_20_stream_pad_mask_45_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 45 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 45 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_45_1;
  assign avg_pool_serial_20_stream_pad_mask_45_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 45 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 45 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_45_2;
  assign avg_pool_serial_20_stream_pad_mask_45_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 45 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 45 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_45_3;
  assign avg_pool_serial_20_stream_pad_mask_45_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 45 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 45 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_45_4;
  assign avg_pool_serial_20_stream_pad_mask_45_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 45 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 45 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_45_5;
  assign avg_pool_serial_20_stream_pad_mask_45_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 45 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 45 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_45_6;
  assign avg_pool_serial_20_stream_pad_mask_45_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 45 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 45 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_45_7;
  assign avg_pool_serial_20_stream_pad_mask_45_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 45 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 45 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_45_8;
  assign avg_pool_serial_20_stream_pad_mask_45_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 45 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 45 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_45_9;
  assign avg_pool_serial_20_stream_pad_mask_45_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 45 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 45 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_46_0;
  assign avg_pool_serial_20_stream_pad_mask_46_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 46 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 46 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_46_1;
  assign avg_pool_serial_20_stream_pad_mask_46_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 46 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 46 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_46_2;
  assign avg_pool_serial_20_stream_pad_mask_46_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 46 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 46 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_46_3;
  assign avg_pool_serial_20_stream_pad_mask_46_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 46 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 46 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_46_4;
  assign avg_pool_serial_20_stream_pad_mask_46_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 46 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 46 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_46_5;
  assign avg_pool_serial_20_stream_pad_mask_46_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 46 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 46 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_46_6;
  assign avg_pool_serial_20_stream_pad_mask_46_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 46 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 46 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_46_7;
  assign avg_pool_serial_20_stream_pad_mask_46_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 46 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 46 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_46_8;
  assign avg_pool_serial_20_stream_pad_mask_46_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 46 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 46 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_46_9;
  assign avg_pool_serial_20_stream_pad_mask_46_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 46 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 46 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_47_0;
  assign avg_pool_serial_20_stream_pad_mask_47_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 47 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 47 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_47_1;
  assign avg_pool_serial_20_stream_pad_mask_47_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 47 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 47 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_47_2;
  assign avg_pool_serial_20_stream_pad_mask_47_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 47 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 47 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_47_3;
  assign avg_pool_serial_20_stream_pad_mask_47_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 47 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 47 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_47_4;
  assign avg_pool_serial_20_stream_pad_mask_47_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 47 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 47 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_47_5;
  assign avg_pool_serial_20_stream_pad_mask_47_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 47 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 47 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_47_6;
  assign avg_pool_serial_20_stream_pad_mask_47_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 47 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 47 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_47_7;
  assign avg_pool_serial_20_stream_pad_mask_47_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 47 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 47 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_47_8;
  assign avg_pool_serial_20_stream_pad_mask_47_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 47 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 47 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_47_9;
  assign avg_pool_serial_20_stream_pad_mask_47_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 47 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 47 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_48_0;
  assign avg_pool_serial_20_stream_pad_mask_48_0 = (avg_pool_serial_20_col_count + 0 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 0 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 48 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 48 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_48_1;
  assign avg_pool_serial_20_stream_pad_mask_48_1 = (avg_pool_serial_20_col_count + 1 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 1 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 48 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 48 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_48_2;
  assign avg_pool_serial_20_stream_pad_mask_48_2 = (avg_pool_serial_20_col_count + 2 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 2 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 48 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 48 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_48_3;
  assign avg_pool_serial_20_stream_pad_mask_48_3 = (avg_pool_serial_20_col_count + 3 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 3 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 48 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 48 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_48_4;
  assign avg_pool_serial_20_stream_pad_mask_48_4 = (avg_pool_serial_20_col_count + 4 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 4 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 48 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 48 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_48_5;
  assign avg_pool_serial_20_stream_pad_mask_48_5 = (avg_pool_serial_20_col_count + 5 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 5 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 48 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 48 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_48_6;
  assign avg_pool_serial_20_stream_pad_mask_48_6 = (avg_pool_serial_20_col_count + 6 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 6 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 48 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 48 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_48_7;
  assign avg_pool_serial_20_stream_pad_mask_48_7 = (avg_pool_serial_20_col_count + 7 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 7 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 48 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 48 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_48_8;
  assign avg_pool_serial_20_stream_pad_mask_48_8 = (avg_pool_serial_20_col_count + 8 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 8 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 48 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 48 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  wire avg_pool_serial_20_stream_pad_mask_48_9;
  assign avg_pool_serial_20_stream_pad_mask_48_9 = (avg_pool_serial_20_col_count + 9 < cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_col_count + 9 >= cparam_avg_pool_serial_20_act_num_col + cparam_avg_pool_serial_20_pad_col_left) || (avg_pool_serial_20_row_count_buf + 48 < cparam_avg_pool_serial_20_pad_row_top) || (avg_pool_serial_20_row_count_buf + 48 >= cparam_avg_pool_serial_20_act_num_row + cparam_avg_pool_serial_20_pad_row_top);
  reg [490-1:0] avg_pool_serial_20_stream_pad_masks;
  wire [9-1:0] stream_avg_pool_serial_20_parameter_0_data;
  wire [16-1:0] stream_avg_pool_serial_20_source_1_data;
  wire [490-1:0] stream_avg_pool_serial_20_parameter_2_data;
  wire [1-1:0] stream_avg_pool_serial_20__reduce_reset_data;
  reg __stream_avg_pool_serial_20_stream_ivalid_1;
  reg __stream_avg_pool_serial_20_stream_ivalid_2;
  reg __stream_avg_pool_serial_20_stream_ivalid_3;
  reg __stream_avg_pool_serial_20_stream_ivalid_4;
  reg __stream_avg_pool_serial_20_stream_ivalid_5;
  reg __stream_avg_pool_serial_20_stream_ivalid_6;
  reg __stream_avg_pool_serial_20_stream_ivalid_7;
  reg __stream_avg_pool_serial_20_stream_ivalid_8;
  reg __stream_avg_pool_serial_20_stream_ivalid_9;
  reg __stream_avg_pool_serial_20_stream_ivalid_10;
  reg __stream_avg_pool_serial_20_stream_ivalid_11;
  reg __stream_avg_pool_serial_20_stream_ivalid_12;
  reg __stream_avg_pool_serial_20_stream_ivalid_13;
  reg __stream_avg_pool_serial_20_stream_ivalid_14;
  reg __stream_avg_pool_serial_20_stream_ivalid_15;
  reg __stream_avg_pool_serial_20_stream_ivalid_16;
  reg __stream_avg_pool_serial_20_stream_ivalid_17;
  reg __stream_avg_pool_serial_20_stream_ivalid_18;
  reg __stream_avg_pool_serial_20_stream_ivalid_19;
  reg __stream_avg_pool_serial_20_stream_ivalid_20;
  reg __stream_avg_pool_serial_20_stream_ivalid_21;
  reg __stream_avg_pool_serial_20_stream_ivalid_22;
  reg __stream_avg_pool_serial_20_stream_ivalid_23;
  reg __stream_avg_pool_serial_20_stream_ivalid_24;
  reg __stream_avg_pool_serial_20_stream_ivalid_25;
  reg __stream_avg_pool_serial_20_stream_ivalid_26;
  reg __stream_avg_pool_serial_20_stream_ivalid_27;
  reg __stream_avg_pool_serial_20_stream_ivalid_28;
  reg __stream_avg_pool_serial_20_stream_ivalid_29;
  reg __stream_avg_pool_serial_20_stream_ivalid_30;
  reg __stream_avg_pool_serial_20_stream_ivalid_31;
  reg __stream_avg_pool_serial_20_stream_ivalid_32;
  reg __stream_avg_pool_serial_20_stream_ivalid_33;
  reg __stream_avg_pool_serial_20_stream_ivalid_34;
  reg [32-1:0] _counter_data_881;
  reg [32-1:0] _counter_count_881;
  wire _counter_reset_cond_881;
  assign _counter_reset_cond_881 = stream_avg_pool_serial_20__reduce_reset_data;
  wire [32-1:0] _counter_current_count_881;
  assign _counter_current_count_881 = (_counter_reset_cond_881)? 1'sd0 : _counter_count_881;
  wire [16-1:0] _reinterpretcast_src_889;
  assign _reinterpretcast_src_889 = stream_avg_pool_serial_20_source_1_data;
  wire signed [16-1:0] _reinterpretcast_data_889;
  assign _reinterpretcast_data_889 = _reinterpretcast_src_889;
  reg [490-1:0] __delay_data_1120__variable_879;
  reg signed [16-1:0] __delay_data_1121_reinterpretcast_889;
  reg [1-1:0] __delay_data_1123__variable_880;
  reg [9-1:0] __delay_data_1126__variable_877;
  reg [1-1:0] _pointer_data_884;
  reg signed [16-1:0] __delay_data_1122__delay_1121_reinterpretcast_889;
  reg [1-1:0] __delay_data_1124__delay_1123__variable_880;
  reg [9-1:0] __delay_data_1127__delay_1126__variable_877;
  reg signed [16-1:0] _cond_data_891;
  reg [1-1:0] __delay_data_1125__delay_1124__delay_1123__variable_880;
  reg [9-1:0] __delay_data_1128__delay_1127__delay_1126__variable_877;
  reg [1-1:0] __variable_wdata_3;
  assign acc_0__reduce_reset_data = __variable_wdata_3;
  reg signed [16-1:0] __variable_wdata_0;
  assign acc_0_x_data = __variable_wdata_0;
  reg [32-1:0] __variable_wdata_2;
  assign acc_0_size_data = __variable_wdata_2;
  reg [5-1:0] __variable_wdata_1;
  assign acc_0_rshift_data = __variable_wdata_1;
  assign _acc_0_is_root = ((_stream_avg_pool_serial_20_busy)? 0 : 1) && 1;
  assign _acc_0_stream_oready = ((_stream_avg_pool_serial_20_busy)? _stream_avg_pool_serial_20_stream_oready : 1) && _acc_0_stream_internal_oready;
  wire signed [16-1:0] __substreamoutput_data_897;
  assign __substreamoutput_data_897 = acc_0_sum_data;
  wire [1-1:0] __substreamoutput_data_898;
  assign __substreamoutput_data_898 = acc_0_valid_data;
  reg signed [16-1:0] __variable_wdata_74;
  assign div_const_frac_4_x_data = __variable_wdata_74;
  reg signed [10-1:0] __variable_wdata_75;
  assign div_const_frac_4_y_data = __variable_wdata_75;
  reg signed [16-1:0] __variable_wdata_76;
  assign div_const_frac_4_frac_data = __variable_wdata_76;
  assign _div_const_frac_4_is_root = ((_stream_avg_pool_serial_20_busy)? 0 : 1) && 1;
  assign _div_const_frac_4_stream_oready = ((_stream_avg_pool_serial_20_busy)? _stream_avg_pool_serial_20_stream_oready : 1) && _div_const_frac_4_stream_internal_oready;
  assign _stream_avg_pool_serial_20_stream_internal_oready = ((_stream_avg_pool_serial_20_busy)? _div_const_frac_4_stream_internal_oready : 1) && (((_stream_avg_pool_serial_20_busy)? _acc_0_stream_internal_oready : 1) && 1);
  reg [1-1:0] __delay_data_1129__substreamoutput_898;
  reg [1-1:0] __delay_data_1130__delay_1129__substreamoutput_898;
  reg [1-1:0] __delay_data_1131__delay_1130__delay_1129__substreamoutput_898;
  reg [1-1:0] __delay_data_1132__delay_1131__delay_1130____substreamoutput_898;
  reg [1-1:0] __delay_data_1133__delay_1132__delay_1131____substreamoutput_898;
  reg [1-1:0] __delay_data_1134__delay_1133__delay_1132____substreamoutput_898;
  reg [1-1:0] __delay_data_1135__delay_1134__delay_1133____substreamoutput_898;
  reg [1-1:0] __delay_data_1136__delay_1135__delay_1134____substreamoutput_898;
  reg [1-1:0] __delay_data_1137__delay_1136__delay_1135____substreamoutput_898;
  reg [1-1:0] __delay_data_1138__delay_1137__delay_1136____substreamoutput_898;
  reg [1-1:0] __delay_data_1139__delay_1138__delay_1137____substreamoutput_898;
  reg [1-1:0] __delay_data_1140__delay_1139__delay_1138____substreamoutput_898;
  reg [1-1:0] __delay_data_1141__delay_1140__delay_1139____substreamoutput_898;
  reg [1-1:0] __delay_data_1142__delay_1141__delay_1140____substreamoutput_898;
  reg [1-1:0] __delay_data_1143__delay_1142__delay_1141____substreamoutput_898;
  reg [1-1:0] __delay_data_1144__delay_1143__delay_1142____substreamoutput_898;
  reg [1-1:0] __delay_data_1145__delay_1144__delay_1143____substreamoutput_898;
  reg [1-1:0] __delay_data_1146__delay_1145__delay_1144____substreamoutput_898;
  reg [1-1:0] __delay_data_1147__delay_1146__delay_1145____substreamoutput_898;
  reg [1-1:0] __delay_data_1148__delay_1147__delay_1146____substreamoutput_898;
  reg [1-1:0] __delay_data_1149__delay_1148__delay_1147____substreamoutput_898;
  reg [1-1:0] __delay_data_1150__delay_1149__delay_1148____substreamoutput_898;
  reg [1-1:0] __delay_data_1151__delay_1150__delay_1149____substreamoutput_898;
  reg [1-1:0] __delay_data_1152__delay_1151__delay_1150____substreamoutput_898;
  reg [1-1:0] __delay_data_1153__delay_1152__delay_1151____substreamoutput_898;
  reg [1-1:0] __delay_data_1154__delay_1153__delay_1152____substreamoutput_898;
  reg [1-1:0] __delay_data_1155__delay_1154__delay_1153____substreamoutput_898;
  reg [1-1:0] __delay_data_1156__delay_1155__delay_1154____substreamoutput_898;
  wire signed [24-1:0] __substreamoutput_data_907;
  assign __substreamoutput_data_907 = div_const_frac_4_z_data;
  wire signed [24-1:0] _reinterpretcast_src_908;
  assign _reinterpretcast_src_908 = __substreamoutput_data_907;
  wire signed [16-1:0] _reinterpretcast_data_908;
  assign _reinterpretcast_data_908 = _reinterpretcast_src_908;
  wire signed [16-1:0] stream_avg_pool_serial_20_sink_6_data;
  assign stream_avg_pool_serial_20_sink_6_data = _reinterpretcast_data_908;
  wire [1-1:0] stream_avg_pool_serial_20_sink_7_data;
  assign stream_avg_pool_serial_20_sink_7_data = __delay_data_1156__delay_1155__delay_1154____substreamoutput_898;
  wire _set_flag_1364;
  assign _set_flag_1364 = avg_pool_serial_20_comp_fsm == 4;
  reg [9-1:0] __variable_wdata_877;
  assign stream_avg_pool_serial_20_parameter_0_data = __variable_wdata_877;
  wire _set_flag_1365;
  assign _set_flag_1365 = avg_pool_serial_20_comp_fsm == 4;
  reg [490-1:0] __variable_wdata_879;
  assign stream_avg_pool_serial_20_parameter_2_data = __variable_wdata_879;
  reg [32-1:0] _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_0;
  reg [32-1:0] _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_1;
  reg [32-1:0] _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_2;
  reg [32-1:0] _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_3;
  reg [33-1:0] _source_stream_avg_pool_serial_20_source_1_pat_size_0;
  reg [33-1:0] _source_stream_avg_pool_serial_20_source_1_pat_size_1;
  reg [33-1:0] _source_stream_avg_pool_serial_20_source_1_pat_size_2;
  reg [33-1:0] _source_stream_avg_pool_serial_20_source_1_pat_size_3;
  reg [32-1:0] _source_stream_avg_pool_serial_20_source_1_pat_stride_0;
  reg [32-1:0] _source_stream_avg_pool_serial_20_source_1_pat_stride_1;
  reg [32-1:0] _source_stream_avg_pool_serial_20_source_1_pat_stride_2;
  reg [32-1:0] _source_stream_avg_pool_serial_20_source_1_pat_stride_3;
  reg [33-1:0] _source_stream_avg_pool_serial_20_source_1_pat_count_0;
  reg [33-1:0] _source_stream_avg_pool_serial_20_source_1_pat_count_1;
  reg [33-1:0] _source_stream_avg_pool_serial_20_source_1_pat_count_2;
  reg [33-1:0] _source_stream_avg_pool_serial_20_source_1_pat_count_3;
  reg [33-1:0] _source_stream_avg_pool_serial_20_source_1_pat_size_buf_0;
  reg [33-1:0] _source_stream_avg_pool_serial_20_source_1_pat_size_buf_1;
  reg [33-1:0] _source_stream_avg_pool_serial_20_source_1_pat_size_buf_2;
  reg [33-1:0] _source_stream_avg_pool_serial_20_source_1_pat_size_buf_3;
  reg [32-1:0] _source_stream_avg_pool_serial_20_source_1_pat_stride_buf_0;
  reg [32-1:0] _source_stream_avg_pool_serial_20_source_1_pat_stride_buf_1;
  reg [32-1:0] _source_stream_avg_pool_serial_20_source_1_pat_stride_buf_2;
  reg [32-1:0] _source_stream_avg_pool_serial_20_source_1_pat_stride_buf_3;
  wire _set_flag_1366;
  assign _set_flag_1366 = avg_pool_serial_20_comp_fsm == 4;
  wire [1-1:0] read_rtl_bank_1367;
  assign read_rtl_bank_1367 = _stream_avg_pool_serial_20_source_1_source_ram_raddr;
  reg [1-1:0] _tmp_1368;
  assign ram_w16_l65536_id0_0_0_addr = (_stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_source_1_source_ram_renable && (_stream_avg_pool_serial_20_source_1_source_sel == 1))? _stream_avg_pool_serial_20_source_1_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l65536_id0_0_0_enable = (_stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_source_1_source_ram_renable && (_stream_avg_pool_serial_20_source_1_source_sel == 1))? 1'd1 : 0;
  localparam _tmp_1369 = 1;
  wire [_tmp_1369-1:0] _tmp_1370;
  assign _tmp_1370 = _stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_source_1_source_ram_renable && (_stream_avg_pool_serial_20_source_1_source_sel == 1);
  reg [_tmp_1369-1:0] __tmp_1370_1;
  assign ram_w16_l65536_id0_1_0_addr = (_stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_source_1_source_ram_renable && (_stream_avg_pool_serial_20_source_1_source_sel == 1))? _stream_avg_pool_serial_20_source_1_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l65536_id0_1_0_enable = (_stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_source_1_source_ram_renable && (_stream_avg_pool_serial_20_source_1_source_sel == 1))? 1'd1 : 0;
  localparam _tmp_1371 = 1;
  wire [_tmp_1371-1:0] _tmp_1372;
  assign _tmp_1372 = _stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_source_1_source_ram_renable && (_stream_avg_pool_serial_20_source_1_source_sel == 1);
  reg [_tmp_1371-1:0] __tmp_1372_1;
  wire signed [16-1:0] read_rtl_rdata_1373;
  wire read_rtl_rvalid_1374;
  assign read_rtl_rdata_1373 = (_tmp_1368 == 0)? ram_w16_l65536_id0_0_0_rdata : 
                               (_tmp_1368 == 1)? ram_w16_l65536_id0_1_0_rdata : 0;
  assign read_rtl_rvalid_1374 = __tmp_1370_1;
  assign _stream_avg_pool_serial_20_source_1_source_ram_rdata = (_stream_avg_pool_serial_20_source_1_source_sel == 1)? read_rtl_rdata_1373 : 'hx;
  reg [16-1:0] __variable_wdata_878;
  assign stream_avg_pool_serial_20_source_1_data = __variable_wdata_878;
  reg [32-1:0] _stream_avg_pool_serial_20_source_1_source_pat_fsm_0;
  localparam _stream_avg_pool_serial_20_source_1_source_pat_fsm_0_init = 0;
  wire [32-1:0] _stream_avg_pool_serial_20_source_1_source_pat_all_offset;
  assign _stream_avg_pool_serial_20_source_1_source_pat_all_offset = _stream_avg_pool_serial_20_source_1_source_offset_buf + _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_0 + _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_1 + _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_2 + _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_3;
  wire _set_flag_1375;
  assign _set_flag_1375 = avg_pool_serial_20_comp_fsm == 4;
  reg _tmp_1376;
  reg _tmp_1377;
  reg _tmp_1378;
  reg _tmp_1379;
  reg _tmp_1380;
  reg _tmp_1381;
  reg _tmp_1382;
  reg _tmp_1383;
  reg _tmp_1384;
  reg _tmp_1385;
  reg _tmp_1386;
  reg _tmp_1387;
  reg _tmp_1388;
  reg _tmp_1389;
  reg _tmp_1390;
  reg _tmp_1391;
  reg _tmp_1392;
  reg _tmp_1393;
  reg _tmp_1394;
  reg _tmp_1395;
  reg _tmp_1396;
  reg _tmp_1397;
  reg _tmp_1398;
  reg _tmp_1399;
  reg _tmp_1400;
  reg _tmp_1401;
  reg _tmp_1402;
  reg _tmp_1403;
  reg _tmp_1404;
  reg _tmp_1405;
  reg _tmp_1406;
  reg _tmp_1407;
  reg _tmp_1408;
  reg _tmp_1409;
  reg _tmp_1410;
  reg _tmp_1411;
  localparam _tmp_1412 = 33;
  wire [_tmp_1412-1:0] _tmp_1413;
  assign _tmp_1413 = avg_pool_serial_20_stream_out_local + avg_pool_serial_20_out_page_comp_offset_buf;
  reg [_tmp_1412-1:0] _tmp_1414;
  reg [_tmp_1412-1:0] _tmp_1415;
  reg [_tmp_1412-1:0] _tmp_1416;
  reg [_tmp_1412-1:0] _tmp_1417;
  reg [_tmp_1412-1:0] _tmp_1418;
  reg [_tmp_1412-1:0] _tmp_1419;
  reg [_tmp_1412-1:0] _tmp_1420;
  reg [_tmp_1412-1:0] _tmp_1421;
  reg [_tmp_1412-1:0] _tmp_1422;
  reg [_tmp_1412-1:0] _tmp_1423;
  reg [_tmp_1412-1:0] _tmp_1424;
  reg [_tmp_1412-1:0] _tmp_1425;
  reg [_tmp_1412-1:0] _tmp_1426;
  reg [_tmp_1412-1:0] _tmp_1427;
  reg [_tmp_1412-1:0] _tmp_1428;
  reg [_tmp_1412-1:0] _tmp_1429;
  reg [_tmp_1412-1:0] _tmp_1430;
  reg [_tmp_1412-1:0] _tmp_1431;
  reg [_tmp_1412-1:0] _tmp_1432;
  reg [_tmp_1412-1:0] _tmp_1433;
  reg [_tmp_1412-1:0] _tmp_1434;
  reg [_tmp_1412-1:0] _tmp_1435;
  reg [_tmp_1412-1:0] _tmp_1436;
  reg [_tmp_1412-1:0] _tmp_1437;
  reg [_tmp_1412-1:0] _tmp_1438;
  reg [_tmp_1412-1:0] _tmp_1439;
  reg [_tmp_1412-1:0] _tmp_1440;
  reg [_tmp_1412-1:0] _tmp_1441;
  reg [_tmp_1412-1:0] _tmp_1442;
  reg [_tmp_1412-1:0] _tmp_1443;
  reg [_tmp_1412-1:0] _tmp_1444;
  reg [_tmp_1412-1:0] _tmp_1445;
  reg [_tmp_1412-1:0] _tmp_1446;
  reg [_tmp_1412-1:0] _tmp_1447;
  reg [_tmp_1412-1:0] _tmp_1448;
  reg [_tmp_1412-1:0] _tmp_1449;
  reg [7-1:0] _tmp_1450;
  reg [7-1:0] _tmp_1451;
  reg [7-1:0] _tmp_1452;
  reg [7-1:0] _tmp_1453;
  reg [7-1:0] _tmp_1454;
  reg [7-1:0] _tmp_1455;
  reg [7-1:0] _tmp_1456;
  reg [7-1:0] _tmp_1457;
  reg [7-1:0] _tmp_1458;
  reg [7-1:0] _tmp_1459;
  reg [7-1:0] _tmp_1460;
  reg [7-1:0] _tmp_1461;
  reg [7-1:0] _tmp_1462;
  reg [7-1:0] _tmp_1463;
  reg [7-1:0] _tmp_1464;
  reg [7-1:0] _tmp_1465;
  reg [7-1:0] _tmp_1466;
  reg [7-1:0] _tmp_1467;
  reg [7-1:0] _tmp_1468;
  reg [7-1:0] _tmp_1469;
  reg [7-1:0] _tmp_1470;
  reg [7-1:0] _tmp_1471;
  reg [7-1:0] _tmp_1472;
  reg [7-1:0] _tmp_1473;
  reg [7-1:0] _tmp_1474;
  reg [7-1:0] _tmp_1475;
  reg [7-1:0] _tmp_1476;
  reg [7-1:0] _tmp_1477;
  reg [7-1:0] _tmp_1478;
  reg [7-1:0] _tmp_1479;
  reg [7-1:0] _tmp_1480;
  reg [7-1:0] _tmp_1481;
  reg [7-1:0] _tmp_1482;
  reg [7-1:0] _tmp_1483;
  reg [7-1:0] _tmp_1484;
  reg [7-1:0] _tmp_1485;
  wire [1-1:0] write_rtl_bank_1486;
  assign write_rtl_bank_1486 = _stream_avg_pool_serial_20_sink_6_sink_waddr;
  assign ram_w16_l512_id0_0_0_wdata = (_stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_sink_6_sink_wenable && (_stream_avg_pool_serial_20_sink_6_sink_sel == 2) && (write_rtl_bank_1486 == 0))? _stream_avg_pool_serial_20_sink_6_sink_wdata : 'hx;
  assign ram_w16_l512_id0_0_0_wenable = (_stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_sink_6_sink_wenable && (_stream_avg_pool_serial_20_sink_6_sink_sel == 2) && (write_rtl_bank_1486 == 0))? 1'd1 : 0;
  assign ram_w16_l512_id0_1_0_wdata = (_stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_sink_6_sink_wenable && (_stream_avg_pool_serial_20_sink_6_sink_sel == 2) && (write_rtl_bank_1486 == 1))? _stream_avg_pool_serial_20_sink_6_sink_wdata : 'hx;
  assign ram_w16_l512_id0_1_0_wenable = (_stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_sink_6_sink_wenable && (_stream_avg_pool_serial_20_sink_6_sink_sel == 2) && (write_rtl_bank_1486 == 1))? 1'd1 : 0;
  reg [32-1:0] _stream_avg_pool_serial_20_sink_6_sink_fsm_1;
  localparam _stream_avg_pool_serial_20_sink_6_sink_fsm_1_init = 0;
  wire _set_flag_1487;
  assign _set_flag_1487 = avg_pool_serial_20_comp_fsm == 5;
  assign _stream_avg_pool_serial_20_run_flag = (_set_flag_1487)? 1 : 0;
  reg _tmp_1488;
  reg _tmp_1489;
  reg _tmp_1490;
  reg _tmp_1491;
  reg _tmp_1492;
  reg _tmp_1493;
  reg _tmp_1494;
  reg _tmp_1495;
  reg _tmp_1496;
  reg _tmp_1497;
  assign _acc_0_source_stop = _acc_0_stream_oready && 1'd0;
  reg _tmp_1498;
  reg _tmp_1499;
  reg _tmp_1500;
  reg _tmp_1501;
  assign _acc_0_sink_start = _tmp_1501;
  reg _tmp_1502;
  reg _tmp_1503;
  reg _tmp_1504;
  reg _tmp_1505;
  assign _acc_0_sink_stop = _tmp_1505;
  reg _tmp_1506;
  reg _tmp_1507;
  reg _tmp_1508;
  reg _tmp_1509;
  assign _acc_0_sink_busy = _tmp_1509;
  reg _tmp_1510;
  assign _acc_0_busy = _acc_0_source_busy || _acc_0_sink_busy || _acc_0_busy_reg;
  reg _tmp_1511;
  reg _tmp_1512;
  reg _tmp_1513;
  assign _div_const_frac_4_source_stop = _div_const_frac_4_stream_oready && 1'd0;
  reg _tmp_1514;
  reg _tmp_1515;
  reg _tmp_1516;
  reg _tmp_1517;
  reg _tmp_1518;
  reg _tmp_1519;
  reg _tmp_1520;
  reg _tmp_1521;
  reg _tmp_1522;
  reg _tmp_1523;
  reg _tmp_1524;
  reg _tmp_1525;
  reg _tmp_1526;
  reg _tmp_1527;
  reg _tmp_1528;
  reg _tmp_1529;
  reg _tmp_1530;
  reg _tmp_1531;
  reg _tmp_1532;
  reg _tmp_1533;
  reg _tmp_1534;
  reg _tmp_1535;
  reg _tmp_1536;
  reg _tmp_1537;
  reg _tmp_1538;
  reg _tmp_1539;
  reg _tmp_1540;
  reg _tmp_1541;
  reg _tmp_1542;
  assign _div_const_frac_4_sink_start = _tmp_1542;
  reg _tmp_1543;
  reg _tmp_1544;
  reg _tmp_1545;
  reg _tmp_1546;
  reg _tmp_1547;
  reg _tmp_1548;
  reg _tmp_1549;
  reg _tmp_1550;
  reg _tmp_1551;
  reg _tmp_1552;
  reg _tmp_1553;
  reg _tmp_1554;
  reg _tmp_1555;
  reg _tmp_1556;
  reg _tmp_1557;
  reg _tmp_1558;
  reg _tmp_1559;
  reg _tmp_1560;
  reg _tmp_1561;
  reg _tmp_1562;
  reg _tmp_1563;
  reg _tmp_1564;
  reg _tmp_1565;
  reg _tmp_1566;
  reg _tmp_1567;
  reg _tmp_1568;
  reg _tmp_1569;
  reg _tmp_1570;
  reg _tmp_1571;
  assign _div_const_frac_4_sink_stop = _tmp_1571;
  reg _tmp_1572;
  reg _tmp_1573;
  reg _tmp_1574;
  reg _tmp_1575;
  reg _tmp_1576;
  reg _tmp_1577;
  reg _tmp_1578;
  reg _tmp_1579;
  reg _tmp_1580;
  reg _tmp_1581;
  reg _tmp_1582;
  reg _tmp_1583;
  reg _tmp_1584;
  reg _tmp_1585;
  reg _tmp_1586;
  reg _tmp_1587;
  reg _tmp_1588;
  reg _tmp_1589;
  reg _tmp_1590;
  reg _tmp_1591;
  reg _tmp_1592;
  reg _tmp_1593;
  reg _tmp_1594;
  reg _tmp_1595;
  reg _tmp_1596;
  reg _tmp_1597;
  reg _tmp_1598;
  reg _tmp_1599;
  reg _tmp_1600;
  assign _div_const_frac_4_sink_busy = _tmp_1600;
  reg _tmp_1601;
  assign _div_const_frac_4_busy = _div_const_frac_4_source_busy || _div_const_frac_4_sink_busy || _div_const_frac_4_busy_reg;
  reg _tmp_1602;
  reg _tmp_1603;
  reg _tmp_1604;
  reg _tmp_1605;
  reg _tmp_1606;
  reg _tmp_1607;
  reg [1-1:0] __variable_wdata_880;
  assign stream_avg_pool_serial_20__reduce_reset_data = __variable_wdata_880;
  reg _tmp_1608;
  reg _tmp_1609;
  reg _tmp_1610;
  reg _tmp_1611;
  assign _stream_avg_pool_serial_20_source_stop = _stream_avg_pool_serial_20_stream_oready && (_stream_avg_pool_serial_20_source_1_idle && (_stream_avg_pool_serial_20_fsm == 3));
  localparam _tmp_1612 = 1;
  wire [_tmp_1612-1:0] _tmp_1613;
  assign _tmp_1613 = _stream_avg_pool_serial_20_source_1_idle && (_stream_avg_pool_serial_20_fsm == 3);
  reg [_tmp_1612-1:0] _tmp_1614;
  localparam _tmp_1615 = 1;
  wire [_tmp_1615-1:0] _tmp_1616;
  assign _tmp_1616 = _stream_avg_pool_serial_20_source_1_idle && (_stream_avg_pool_serial_20_fsm == 3);
  reg [_tmp_1615-1:0] _tmp_1617;
  reg _tmp_1618;
  reg _tmp_1619;
  reg _tmp_1620;
  reg _tmp_1621;
  reg _tmp_1622;
  reg _tmp_1623;
  reg _tmp_1624;
  reg _tmp_1625;
  reg _tmp_1626;
  reg _tmp_1627;
  reg _tmp_1628;
  reg _tmp_1629;
  reg _tmp_1630;
  reg _tmp_1631;
  reg _tmp_1632;
  reg _tmp_1633;
  reg _tmp_1634;
  reg _tmp_1635;
  reg _tmp_1636;
  reg _tmp_1637;
  reg _tmp_1638;
  reg _tmp_1639;
  reg _tmp_1640;
  reg _tmp_1641;
  reg _tmp_1642;
  reg _tmp_1643;
  reg _tmp_1644;
  reg _tmp_1645;
  reg _tmp_1646;
  reg _tmp_1647;
  reg _tmp_1648;
  reg _tmp_1649;
  reg _tmp_1650;
  reg _tmp_1651;
  reg _tmp_1652;
  reg _tmp_1653;
  assign _stream_avg_pool_serial_20_sink_start = _tmp_1653;
  reg _tmp_1654;
  reg _tmp_1655;
  reg _tmp_1656;
  reg _tmp_1657;
  reg _tmp_1658;
  reg _tmp_1659;
  reg _tmp_1660;
  reg _tmp_1661;
  reg _tmp_1662;
  reg _tmp_1663;
  reg _tmp_1664;
  reg _tmp_1665;
  reg _tmp_1666;
  reg _tmp_1667;
  reg _tmp_1668;
  reg _tmp_1669;
  reg _tmp_1670;
  reg _tmp_1671;
  reg _tmp_1672;
  reg _tmp_1673;
  reg _tmp_1674;
  reg _tmp_1675;
  reg _tmp_1676;
  reg _tmp_1677;
  reg _tmp_1678;
  reg _tmp_1679;
  reg _tmp_1680;
  reg _tmp_1681;
  reg _tmp_1682;
  reg _tmp_1683;
  reg _tmp_1684;
  reg _tmp_1685;
  reg _tmp_1686;
  reg _tmp_1687;
  reg _tmp_1688;
  reg _tmp_1689;
  assign _stream_avg_pool_serial_20_sink_stop = _tmp_1689;
  reg _tmp_1690;
  reg _tmp_1691;
  reg _tmp_1692;
  reg _tmp_1693;
  reg _tmp_1694;
  reg _tmp_1695;
  reg _tmp_1696;
  reg _tmp_1697;
  reg _tmp_1698;
  reg _tmp_1699;
  reg _tmp_1700;
  reg _tmp_1701;
  reg _tmp_1702;
  reg _tmp_1703;
  reg _tmp_1704;
  reg _tmp_1705;
  reg _tmp_1706;
  reg _tmp_1707;
  reg _tmp_1708;
  reg _tmp_1709;
  reg _tmp_1710;
  reg _tmp_1711;
  reg _tmp_1712;
  reg _tmp_1713;
  reg _tmp_1714;
  reg _tmp_1715;
  reg _tmp_1716;
  reg _tmp_1717;
  reg _tmp_1718;
  reg _tmp_1719;
  reg _tmp_1720;
  reg _tmp_1721;
  reg _tmp_1722;
  reg _tmp_1723;
  reg _tmp_1724;
  reg _tmp_1725;
  assign _stream_avg_pool_serial_20_sink_busy = _tmp_1725;
  reg _tmp_1726;
  assign _stream_avg_pool_serial_20_busy = _stream_avg_pool_serial_20_source_busy || _stream_avg_pool_serial_20_sink_busy || _stream_avg_pool_serial_20_busy_reg;
  wire [7-1:0] _dma_write_packed_high_local_size_1727;
  assign _dma_write_packed_high_local_size_1727 = cparam_avg_pool_serial_20_out_write_size >> 1;
  wire [1-1:0] _dma_write_packed_low_local_size_1728;
  assign _dma_write_packed_low_local_size_1728 = cparam_avg_pool_serial_20_out_write_size & { 1{ 1'd1 } };
  wire [7-1:0] _dma_write_packed_local_packed_size_1729;
  assign _dma_write_packed_local_packed_size_1729 = (_dma_write_packed_low_local_size_1728 > 0)? _dma_write_packed_high_local_size_1727 + 1 : _dma_write_packed_high_local_size_1727;
  wire [32-1:0] mask_addr_shifted_1730;
  assign mask_addr_shifted_1730 = avg_pool_serial_20_objaddr + avg_pool_serial_20_out_base_offset + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1731;
  assign mask_addr_masked_1731 = mask_addr_shifted_1730 << 2;
  reg [32-1:0] read_burst_packed_fsm_27;
  localparam read_burst_packed_fsm_27_init = 0;
  reg [9-1:0] read_burst_packed_addr_1732;
  reg [9-1:0] read_burst_packed_stride_1733;
  reg [33-1:0] read_burst_packed_length_1734;
  reg read_burst_packed_rvalid_1735;
  reg read_burst_packed_rlast_1736;
  wire [8-1:0] read_burst_packed_ram_addr_1737;
  assign read_burst_packed_ram_addr_1737 = read_burst_packed_addr_1732 >> 1;
  assign ram_w16_l512_id0_0_1_addr = ((read_burst_packed_fsm_27 == 1) && (!read_burst_packed_rvalid_1735 || (_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0)))? read_burst_packed_ram_addr_1737 : 
                                     ((write_burst_packed_fsm_0 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_addr_92 : 'hx;
  assign ram_w16_l512_id0_0_1_enable = ((read_burst_packed_fsm_27 == 1) && (!read_burst_packed_rvalid_1735 || (_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0)))? 1'd1 : 
                                       ((write_burst_packed_fsm_0 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 0;
  localparam _tmp_1738 = 1;
  wire [_tmp_1738-1:0] _tmp_1739;
  assign _tmp_1739 = (read_burst_packed_fsm_27 == 1) && (!read_burst_packed_rvalid_1735 || (_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0));
  reg [_tmp_1738-1:0] __tmp_1739_1;
  wire [16-1:0] read_burst_packed_ram_rdata_1740;
  assign read_burst_packed_ram_rdata_1740 = ram_w16_l512_id0_0_1_rdata;
  wire [8-1:0] read_burst_packed_ram_addr_1741;
  assign read_burst_packed_ram_addr_1741 = read_burst_packed_addr_1732 >> 1;
  assign ram_w16_l512_id0_1_1_addr = ((read_burst_packed_fsm_27 == 1) && (!read_burst_packed_rvalid_1735 || (_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0)))? read_burst_packed_ram_addr_1741 : 
                                     ((write_burst_packed_fsm_0 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_addr_94 : 'hx;
  assign ram_w16_l512_id0_1_1_enable = ((read_burst_packed_fsm_27 == 1) && (!read_burst_packed_rvalid_1735 || (_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0)))? 1'd1 : 
                                       ((write_burst_packed_fsm_0 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 0;
  localparam _tmp_1742 = 1;
  wire [_tmp_1742-1:0] _tmp_1743;
  assign _tmp_1743 = (read_burst_packed_fsm_27 == 1) && (!read_burst_packed_rvalid_1735 || (_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0));
  reg [_tmp_1742-1:0] __tmp_1743_1;
  wire [16-1:0] read_burst_packed_ram_rdata_1744;
  assign read_burst_packed_ram_rdata_1744 = ram_w16_l512_id0_1_1_rdata;
  wire [32-1:0] read_burst_packed_rdata_1745;
  assign read_burst_packed_rdata_1745 = { read_burst_packed_ram_rdata_1744, read_burst_packed_ram_rdata_1740 };
  assign _maxi_write_req_fifo_deq = ((_maxi_write_data_fsm == 2) && (!_maxi_write_req_fifo_empty && (_maxi_write_size_buf == 0)) && !_maxi_write_req_fifo_empty)? 1 : 
                                    ((_maxi_write_data_fsm == 0) && (!_maxi_write_data_busy && !_maxi_write_req_fifo_empty && (_maxi_write_op_sel_fifo == 2)) && !_maxi_write_req_fifo_empty)? 1 : 
                                    ((_maxi_write_data_fsm == 2) && (!_maxi_write_req_fifo_empty && (_maxi_write_size_buf == 0)) && !_maxi_write_req_fifo_empty)? 1 : 
                                    ((_maxi_write_data_fsm == 0) && (!_maxi_write_data_busy && !_maxi_write_req_fifo_empty && (_maxi_write_op_sel_fifo == 1)) && !_maxi_write_req_fifo_empty)? 1 : 0;
  reg _maxi_wdata_cond_1_1;
  reg [32-1:0] conv2d_22_objaddr;
  reg [32-1:0] conv2d_22_arg_objaddr_0;
  reg [32-1:0] conv2d_22_arg_objaddr_1;
  reg [32-1:0] conv2d_22_arg_objaddr_2;
  reg [32-1:0] conv2d_22_arg_objaddr_3;
  reg [32-1:0] control_conv2d_22;
  localparam control_conv2d_22_init = 0;
  reg _control_conv2d_22_called;
  wire signed [32-1:0] conv2d_22_act_base_offset;
  reg signed [32-1:0] conv2d_22_act_base_offset_row;
  reg signed [32-1:0] conv2d_22_act_base_offset_bat;
  assign conv2d_22_act_base_offset = conv2d_22_act_base_offset_row + conv2d_22_act_base_offset_bat;
  reg signed [32-1:0] conv2d_22_filter_base_offset;
  reg [32-1:0] conv2d_22_next_stream_num_ops;
  wire signed [32-1:0] conv2d_22_out_base_offset;
  reg signed [32-1:0] conv2d_22_out_base_offset_val;
  reg signed [32-1:0] conv2d_22_out_base_offset_col;
  reg signed [32-1:0] conv2d_22_out_base_offset_row;
  reg signed [32-1:0] conv2d_22_out_base_offset_bat;
  reg signed [32-1:0] conv2d_22_out_base_offset_och;
  assign conv2d_22_out_base_offset = conv2d_22_out_base_offset_val + conv2d_22_out_base_offset_col + conv2d_22_out_base_offset_row + conv2d_22_out_base_offset_bat + conv2d_22_out_base_offset_och;
  reg conv2d_22_dma_flag_0;
  reg [32-1:0] conv2d_22_sync_comp_count;
  reg [32-1:0] conv2d_22_sync_out_count;
  reg [32-1:0] conv2d_22_write_count;
  reg [32-1:0] conv2d_22_next_out_write_size;
  reg [32-1:0] conv2d_22_col_count;
  reg [32-1:0] conv2d_22_row_count;
  reg [32-1:0] conv2d_22_bat_count;
  reg [32-1:0] conv2d_22_och_count;
  reg [1-1:0] conv2d_22_col_select;
  reg [1-1:0] conv2d_22_row_select;
  reg [32-1:0] conv2d_22_out_col_count;
  reg [32-1:0] conv2d_22_out_row_count;
  reg [32-1:0] conv2d_22_out_ram_select;
  reg [32-1:0] conv2d_22_prev_col_count;
  reg [32-1:0] conv2d_22_prev_row_count;
  reg [32-1:0] conv2d_22_prev_bat_count;
  reg [32-1:0] conv2d_22_prev_och_count;
  reg [1-1:0] conv2d_22_prev_row_select;
  reg [32-1:0] conv2d_22_stream_act_local_0;
  reg [32-1:0] conv2d_22_stream_out_local_val;
  reg [32-1:0] conv2d_22_stream_out_local_col;
  wire [32-1:0] conv2d_22_stream_out_local;
  assign conv2d_22_stream_out_local = conv2d_22_stream_out_local_val + conv2d_22_stream_out_local_col;
  reg [32-1:0] conv2d_22_act_page_comp_offset_0;
  reg [32-1:0] conv2d_22_act_page_dma_offset_0;
  reg [32-1:0] conv2d_22_filter_page_comp_offset;
  reg [32-1:0] conv2d_22_filter_page_dma_offset;
  reg conv2d_22_out_page;
  reg [32-1:0] conv2d_22_out_page_comp_offset;
  reg [32-1:0] conv2d_22_out_page_dma_offset;
  reg [32-1:0] conv2d_22_out_laddr_offset;
  reg conv2d_22_skip_read_filter;
  reg conv2d_22_skip_read_act;
  reg conv2d_22_skip_comp;
  reg conv2d_22_skip_write_out;
  wire [32-1:0] mask_addr_shifted_1746;
  assign mask_addr_shifted_1746 = conv2d_22_arg_objaddr_2 + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1747;
  assign mask_addr_masked_1747 = mask_addr_shifted_1746 << 2;
  wire [1-1:0] _dma_read_packed_high_local_size_1748;
  assign _dma_read_packed_high_local_size_1748 = cparam_conv2d_22_scale_num >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1749;
  assign _dma_read_packed_low_local_size_1749 = cparam_conv2d_22_scale_num & { 1{ 1'd1 } };
  wire [1-1:0] _dma_read_packed_local_packed_size_1750;
  assign _dma_read_packed_local_packed_size_1750 = (_dma_read_packed_low_local_size_1749 > 0)? _dma_read_packed_high_local_size_1748 + 1 : _dma_read_packed_high_local_size_1748;
  wire [32-1:0] mask_addr_shifted_1751;
  assign mask_addr_shifted_1751 = conv2d_22_arg_objaddr_3 + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1752;
  assign mask_addr_masked_1752 = mask_addr_shifted_1751 << 2;
  wire [9-1:0] _dma_read_packed_high_local_size_1753;
  assign _dma_read_packed_high_local_size_1753 = cparam_conv2d_22_filter_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1754;
  assign _dma_read_packed_low_local_size_1754 = cparam_conv2d_22_filter_read_size & { 1{ 1'd1 } };
  wire [9-1:0] _dma_read_packed_local_packed_size_1755;
  assign _dma_read_packed_local_packed_size_1755 = (_dma_read_packed_low_local_size_1754 > 0)? _dma_read_packed_high_local_size_1753 + 1 : _dma_read_packed_high_local_size_1753;
  wire [32-1:0] mask_addr_shifted_1756;
  assign mask_addr_shifted_1756 = conv2d_22_arg_objaddr_1 + conv2d_22_filter_base_offset + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1757;
  assign mask_addr_masked_1757 = mask_addr_shifted_1756 << 2;
  reg [32-1:0] write_burst_packed_fsm_28;
  localparam write_burst_packed_fsm_28_init = 0;
  reg [9-1:0] write_burst_packed_addr_1758;
  reg [9-1:0] write_burst_packed_stride_1759;
  reg [33-1:0] write_burst_packed_length_1760;
  reg write_burst_packed_done_1761;
  wire [8-1:0] write_burst_packed_ram_addr_1762;
  assign write_burst_packed_ram_addr_1762 = write_burst_packed_addr_1758 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_1763;
  assign write_burst_packed_ram_wdata_1763 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id3_0_1_addr = ((write_burst_packed_fsm_28 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_addr_1762 : 
                                     ((write_burst_packed_fsm_5 == 1) && write_burst_block_ram_wvalid_196)? write_burst_packed_ram_addr_202 : 'hx;
  assign ram_w16_l512_id3_0_1_wdata = ((write_burst_packed_fsm_28 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_wdata_1763 : 
                                      ((write_burst_packed_fsm_5 == 1) && write_burst_block_ram_wvalid_196)? write_burst_packed_ram_wdata_203 : 'hx;
  assign ram_w16_l512_id3_0_1_wenable = ((write_burst_packed_fsm_28 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 
                                        ((write_burst_packed_fsm_5 == 1) && write_burst_block_ram_wvalid_196)? 1'd1 : 0;
  assign ram_w16_l512_id3_0_1_enable = ((write_burst_packed_fsm_28 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 
                                       ((write_burst_packed_fsm_5 == 1) && write_burst_block_ram_wvalid_196)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_1764;
  assign write_burst_packed_ram_addr_1764 = write_burst_packed_addr_1758 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_1765;
  assign write_burst_packed_ram_wdata_1765 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id3_1_1_addr = ((write_burst_packed_fsm_28 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_addr_1764 : 
                                     ((write_burst_packed_fsm_5 == 1) && write_burst_block_ram_wvalid_196)? write_burst_packed_ram_addr_204 : 'hx;
  assign ram_w16_l512_id3_1_1_wdata = ((write_burst_packed_fsm_28 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_wdata_1765 : 
                                      ((write_burst_packed_fsm_5 == 1) && write_burst_block_ram_wvalid_196)? write_burst_packed_ram_wdata_205 : 'hx;
  assign ram_w16_l512_id3_1_1_wenable = ((write_burst_packed_fsm_28 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 
                                        ((write_burst_packed_fsm_5 == 1) && write_burst_block_ram_wvalid_196)? 1'd1 : 0;
  assign ram_w16_l512_id3_1_1_enable = ((write_burst_packed_fsm_28 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 
                                       ((write_burst_packed_fsm_5 == 1) && write_burst_block_ram_wvalid_196)? 1'd1 : 0;
  wire [32-1:0] conv2d_22_mux_act_gaddr_0;
  assign conv2d_22_mux_act_gaddr_0 = (conv2d_22_row_select == 0)? conv2d_22_arg_objaddr_0 + (conv2d_22_act_base_offset + cparam_conv2d_22_act_offset_values_0) : 1'd0;
  wire conv2d_22_dma_pad_mask_0;
  assign conv2d_22_dma_pad_mask_0 = (conv2d_22_row_count + 0 < cparam_conv2d_22_pad_row_top) || (conv2d_22_row_count + 0 >= cparam_conv2d_22_act_num_row + cparam_conv2d_22_pad_row_top);
  wire conv2d_22_mux_dma_pad_mask_0;
  assign conv2d_22_mux_dma_pad_mask_0 = (conv2d_22_row_select == 0)? conv2d_22_dma_pad_mask_0 : 1'd0;
  wire conv2d_22_mux_dma_flag_0;
  assign conv2d_22_mux_dma_flag_0 = (conv2d_22_prev_row_select == 0)? conv2d_22_dma_flag_0 : 1'd0;
  wire [7-1:0] _dma_read_packed_high_local_size_1766;
  assign _dma_read_packed_high_local_size_1766 = cparam_conv2d_22_act_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_1767;
  assign _dma_read_packed_low_local_size_1767 = cparam_conv2d_22_act_read_size & { 1{ 1'd1 } };
  wire [7-1:0] _dma_read_packed_local_packed_size_1768;
  assign _dma_read_packed_local_packed_size_1768 = (_dma_read_packed_low_local_size_1767 > 0)? _dma_read_packed_high_local_size_1766 + 1 : _dma_read_packed_high_local_size_1766;
  wire [32-1:0] mask_addr_shifted_1769;
  assign mask_addr_shifted_1769 = conv2d_22_mux_act_gaddr_0 + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_1770;
  assign mask_addr_masked_1770 = mask_addr_shifted_1769 << 2;
  assign _maxi_read_req_fifo_deq = ((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 10)) && !_maxi_read_req_fifo_empty)? 1 : 
                                   ((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 9)) && !_maxi_read_req_fifo_empty)? 1 : 
                                   ((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 8)) && !_maxi_read_req_fifo_empty)? 1 : 
                                   ((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 7)) && !_maxi_read_req_fifo_empty)? 1 : 
                                   ((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 6)) && !_maxi_read_req_fifo_empty)? 1 : 
                                   ((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 5)) && !_maxi_read_req_fifo_empty)? 1 : 
                                   ((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 4)) && !_maxi_read_req_fifo_empty)? 1 : 
                                   ((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 3)) && !_maxi_read_req_fifo_empty)? 1 : 
                                   ((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 2)) && !_maxi_read_req_fifo_empty)? 1 : 
                                   ((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 1)) && !_maxi_read_req_fifo_empty)? 1 : 0;
  reg [32-1:0] write_burst_packed_fsm_29;
  localparam write_burst_packed_fsm_29_init = 0;
  reg [9-1:0] write_burst_packed_addr_1771;
  reg [9-1:0] write_burst_packed_stride_1772;
  reg [33-1:0] write_burst_packed_length_1773;
  reg write_burst_packed_done_1774;
  wire [8-1:0] write_burst_packed_ram_addr_1775;
  assign write_burst_packed_ram_addr_1775 = write_burst_packed_addr_1771 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_1776;
  assign write_burst_packed_ram_wdata_1776 = _maxi_rdata_sb_0 >> 0;
  assign ram_w16_l512_id2_0_1_addr = ((write_burst_packed_fsm_29 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_addr_1775 : 
                                     ((write_burst_packed_fsm_4 == 1) && write_burst_block_ram_wvalid_186)? write_burst_packed_ram_addr_192 : 'hx;
  assign ram_w16_l512_id2_0_1_wdata = ((write_burst_packed_fsm_29 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_wdata_1776 : 
                                      ((write_burst_packed_fsm_4 == 1) && write_burst_block_ram_wvalid_186)? write_burst_packed_ram_wdata_193 : 'hx;
  assign ram_w16_l512_id2_0_1_wenable = ((write_burst_packed_fsm_29 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 
                                        ((write_burst_packed_fsm_4 == 1) && write_burst_block_ram_wvalid_186)? 1'd1 : 0;
  assign ram_w16_l512_id2_0_1_enable = ((write_burst_packed_fsm_29 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 
                                       ((write_burst_packed_fsm_4 == 1) && write_burst_block_ram_wvalid_186)? 1'd1 : 0;
  wire [8-1:0] write_burst_packed_ram_addr_1777;
  assign write_burst_packed_ram_addr_1777 = write_burst_packed_addr_1771 >> 1;
  wire [16-1:0] write_burst_packed_ram_wdata_1778;
  assign write_burst_packed_ram_wdata_1778 = _maxi_rdata_sb_0 >> 16;
  assign ram_w16_l512_id2_1_1_addr = ((write_burst_packed_fsm_29 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_addr_1777 : 
                                     ((write_burst_packed_fsm_4 == 1) && write_burst_block_ram_wvalid_186)? write_burst_packed_ram_addr_194 : 'hx;
  assign ram_w16_l512_id2_1_1_wdata = ((write_burst_packed_fsm_29 == 1) && _maxi_rvalid_sb_0)? write_burst_packed_ram_wdata_1778 : 
                                      ((write_burst_packed_fsm_4 == 1) && write_burst_block_ram_wvalid_186)? write_burst_packed_ram_wdata_195 : 'hx;
  assign ram_w16_l512_id2_1_1_wenable = ((write_burst_packed_fsm_29 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 
                                        ((write_burst_packed_fsm_4 == 1) && write_burst_block_ram_wvalid_186)? 1'd1 : 0;
  assign ram_w16_l512_id2_1_1_enable = ((write_burst_packed_fsm_29 == 1) && _maxi_rvalid_sb_0)? 1'd1 : 
                                       ((write_burst_packed_fsm_4 == 1) && write_burst_block_ram_wvalid_186)? 1'd1 : 0;
  assign _maxi_rready_sb_0 = (_maxi_read_data_fsm == 2) || (_maxi_read_data_fsm == 2) || (_maxi_read_data_fsm == 2) || (_maxi_read_data_fsm == 2) || (_maxi_read_data_fsm == 2) || (_maxi_read_data_fsm == 2) || (_maxi_read_data_fsm == 2) || (_maxi_read_data_fsm == 2) || (_maxi_read_data_fsm == 2) || (_maxi_read_data_fsm == 2);
  reg [32-1:0] conv2d_22_comp_fsm;
  localparam conv2d_22_comp_fsm_init = 0;
  reg [32-1:0] conv2d_22_filter_page_comp_offset_buf;
  reg [32-1:0] conv2d_22_act_page_comp_offset_buf_0;
  reg [32-1:0] conv2d_22_out_page_comp_offset_buf;
  reg [32-1:0] conv2d_22_row_count_buf;
  reg [1-1:0] conv2d_22_row_select_buf;
  reg [32-1:0] conv2d_22_och_count_buf;
  wire conv2d_22_stream_pad_mask_0_0;
  assign conv2d_22_stream_pad_mask_0_0 = (conv2d_22_col_count + 0 < cparam_conv2d_22_pad_col_left) || (conv2d_22_col_count + 0 >= cparam_conv2d_22_act_num_col + cparam_conv2d_22_pad_col_left) || (conv2d_22_row_count_buf + 0 < cparam_conv2d_22_pad_row_top) || (conv2d_22_row_count_buf + 0 >= cparam_conv2d_22_act_num_row + cparam_conv2d_22_pad_row_top);
  reg [1-1:0] conv2d_22_stream_pad_masks;
  wire [7-1:0] stream_conv2d_22_parameter_0_data;
  wire [1-1:0] stream_conv2d_22_parameter_1_data;
  wire [1-1:0] stream_conv2d_22_parameter_2_data;
  wire [1-1:0] stream_conv2d_22_parameter_3_data;
  wire [1-1:0] stream_conv2d_22_parameter_4_data;
  wire [1-1:0] stream_conv2d_22__reduce_reset_data;
  wire [1-1:0] stream_conv2d_22_parameter_6_data;
  wire [32-1:0] stream_conv2d_22_source_7_data;
  wire [1-1:0] stream_conv2d_22_parameter_8_data;
  wire [16-1:0] stream_conv2d_22_source_9_data;
  wire [1-1:0] stream_conv2d_22_parameter_10_data;
  wire [16-1:0] stream_conv2d_22_source_11_data;
  wire [1-1:0] stream_conv2d_22_parameter_12_data;
  wire [16-1:0] stream_conv2d_22_source_13_data;
  wire [1-1:0] stream_conv2d_22_parameter_14_data;
  wire [16-1:0] stream_conv2d_22_source_15_data;
  wire [1-1:0] stream_conv2d_22_parameter_16_data;
  wire [1-1:0] stream_conv2d_22_parameter_17_data;
  wire [1-1:0] stream_conv2d_22_parameter_18_data;
  wire [1-1:0] stream_conv2d_22_parameter_19_data;
  wire [16-1:0] stream_conv2d_22_source_20_data;
  wire [16-1:0] stream_conv2d_22_source_21_data;
  reg __stream_conv2d_22_stream_ivalid_1;
  reg __stream_conv2d_22_stream_ivalid_2;
  reg __stream_conv2d_22_stream_ivalid_3;
  reg __stream_conv2d_22_stream_ivalid_4;
  reg __stream_conv2d_22_stream_ivalid_5;
  reg __stream_conv2d_22_stream_ivalid_6;
  reg __stream_conv2d_22_stream_ivalid_7;
  reg __stream_conv2d_22_stream_ivalid_8;
  reg __stream_conv2d_22_stream_ivalid_9;
  reg __stream_conv2d_22_stream_ivalid_10;
  reg __stream_conv2d_22_stream_ivalid_11;
  reg __stream_conv2d_22_stream_ivalid_12;
  reg __stream_conv2d_22_stream_ivalid_13;
  reg __stream_conv2d_22_stream_ivalid_14;
  reg __stream_conv2d_22_stream_ivalid_15;
  reg __stream_conv2d_22_stream_ivalid_16;
  reg __stream_conv2d_22_stream_ivalid_17;
  reg __stream_conv2d_22_stream_ivalid_18;
  reg __stream_conv2d_22_stream_ivalid_19;
  reg __stream_conv2d_22_stream_ivalid_20;
  reg __stream_conv2d_22_stream_ivalid_21;
  reg __stream_conv2d_22_stream_ivalid_22;
  reg __stream_conv2d_22_stream_ivalid_23;
  reg __stream_conv2d_22_stream_ivalid_24;
  wire [32-1:0] _slice_data_928;
  assign _slice_data_928 = stream_conv2d_22_source_7_data[6'd31:1'd0];
  wire [32-1:0] _reinterpretcast_src_929;
  assign _reinterpretcast_src_929 = _slice_data_928;
  wire signed [32-1:0] _reinterpretcast_data_929;
  assign _reinterpretcast_data_929 = _reinterpretcast_src_929;
  wire signed [32-1:0] _cond_data_930;
  assign _cond_data_930 = (stream_conv2d_22_parameter_6_data)? _reinterpretcast_data_929 : _reinterpretcast_data_929;
  wire [16-1:0] _slice_data_935;
  assign _slice_data_935 = stream_conv2d_22_source_9_data[5'd15:1'd0];
  wire [16-1:0] _reinterpretcast_src_936;
  assign _reinterpretcast_src_936 = _slice_data_935;
  wire signed [16-1:0] _reinterpretcast_data_936;
  assign _reinterpretcast_data_936 = _reinterpretcast_src_936;
  wire signed [16-1:0] _cond_data_937;
  assign _cond_data_937 = (stream_conv2d_22_parameter_8_data)? _reinterpretcast_data_936 : _reinterpretcast_data_936;
  wire [16-1:0] _slice_data_942;
  assign _slice_data_942 = stream_conv2d_22_source_11_data[5'd15:1'd0];
  wire [16-1:0] _reinterpretcast_src_943;
  assign _reinterpretcast_src_943 = _slice_data_942;
  wire [16-1:0] _reinterpretcast_data_943;
  assign _reinterpretcast_data_943 = _reinterpretcast_src_943;
  wire [16-1:0] _cond_data_944;
  assign _cond_data_944 = (stream_conv2d_22_parameter_10_data)? _reinterpretcast_data_943 : _reinterpretcast_data_943;
  wire [16-1:0] _slice_data_949;
  assign _slice_data_949 = stream_conv2d_22_source_13_data[5'd15:1'd0];
  wire [16-1:0] _reinterpretcast_src_950;
  assign _reinterpretcast_src_950 = _slice_data_949;
  wire [16-1:0] _reinterpretcast_data_950;
  assign _reinterpretcast_data_950 = _reinterpretcast_src_950;
  wire [16-1:0] _cond_data_951;
  assign _cond_data_951 = (stream_conv2d_22_parameter_12_data)? _reinterpretcast_data_950 : _reinterpretcast_data_950;
  wire [16-1:0] _slice_data_956;
  assign _slice_data_956 = stream_conv2d_22_source_15_data[5'd15:1'd0];
  wire [16-1:0] _reinterpretcast_src_957;
  assign _reinterpretcast_src_957 = _slice_data_956;
  wire [16-1:0] _reinterpretcast_data_957;
  assign _reinterpretcast_data_957 = _reinterpretcast_src_957;
  wire [16-1:0] _cond_data_958;
  assign _cond_data_958 = (stream_conv2d_22_parameter_14_data)? _reinterpretcast_data_957 : _reinterpretcast_data_957;
  reg [1-1:0] _eq_data_964;
  reg [1-1:0] _eq_data_968;
  wire [16-1:0] _reinterpretcast_src_982;
  assign _reinterpretcast_src_982 = stream_conv2d_22_source_21_data;
  wire signed [16-1:0] _reinterpretcast_data_982;
  assign _reinterpretcast_data_982 = _reinterpretcast_src_982;
  wire [1-1:0] _pointer_data_983;
  assign _pointer_data_983 = stream_conv2d_22_parameter_3_data[1'sd0];
  reg [16-1:0] _plus_data_988;
  reg [16-1:0] _plus_data_993;
  reg [16-1:0] _plus_data_998;
  reg [16-1:0] __delay_data_1157__variable_963;
  reg [1-1:0] __delay_data_1158_pointer_983;
  reg signed [16-1:0] __delay_data_1159_reinterpretcast_982;
  reg [1-1:0] __delay_data_1160__variable_914;
  reg [7-1:0] __delay_data_1175__variable_909;
  reg signed [32-1:0] __delay_data_1183_cond_930;
  reg signed [16-1:0] __delay_data_1197_cond_937;
  wire signed [16-1:0] _cond_data_966;
  assign _cond_data_966 = (_eq_data_964)? __delay_data_1157__variable_963 : 1'sd0;
  wire signed [16-1:0] _cond_data_970;
  assign _cond_data_970 = (_eq_data_968)? _cond_data_966 : 1'sd0;
  wire signed [16-1:0] _reinterpretcast_src_976;
  assign _reinterpretcast_src_976 = _cond_data_970;
  wire signed [16-1:0] _reinterpretcast_data_976;
  assign _reinterpretcast_data_976 = _reinterpretcast_src_976;
  wire signed [16-1:0] _cond_data_986;
  assign _cond_data_986 = (__delay_data_1158_pointer_983)? 1'sd0 : _reinterpretcast_data_976;
  assign _mul_5_is_root = ((_stream_conv2d_22_busy)? 0 : 1) && (((_stream_conv2d_12_busy)? 0 : 1) && 1);
  assign _mul_5_stream_oready = ((_stream_conv2d_22_busy)? _stream_conv2d_22_stream_oready : 1) && (((_stream_conv2d_12_busy)? _stream_conv2d_12_stream_oready : 1) && _mul_5_stream_internal_oready);
  reg [1-1:0] __delay_data_1161__delay_1160__variable_914;
  reg [16-1:0] __delay_data_1168_plus_993;
  reg [7-1:0] __delay_data_1176__delay_1175__variable_909;
  reg signed [32-1:0] __delay_data_1184__delay_1183_cond_930;
  reg signed [16-1:0] __delay_data_1198__delay_1197_cond_937;
  reg [16-1:0] __delay_data_1212_plus_998;
  reg [1-1:0] __delay_data_1162__delay_1161__delay_1160__variable_914;
  reg [16-1:0] __delay_data_1169__delay_1168_plus_993;
  reg [7-1:0] __delay_data_1177__delay_1176__delay_1175__variable_909;
  reg signed [32-1:0] __delay_data_1185__delay_1184__delay_1183_cond_930;
  reg signed [16-1:0] __delay_data_1199__delay_1198__delay_1197_cond_937;
  reg [16-1:0] __delay_data_1213__delay_1212_plus_998;
  reg [1-1:0] __delay_data_1163__delay_1162__delay_1161____variable_914;
  reg [16-1:0] __delay_data_1170__delay_1169__delay_1168_plus_993;
  reg [7-1:0] __delay_data_1178__delay_1177__delay_1176____variable_909;
  reg signed [32-1:0] __delay_data_1186__delay_1185__delay_1184__delay_1183_cond_930;
  reg signed [16-1:0] __delay_data_1200__delay_1199__delay_1198__delay_1197_cond_937;
  reg [16-1:0] __delay_data_1214__delay_1213__delay_1212_plus_998;
  reg [1-1:0] __delay_data_1164__delay_1163__delay_1162____variable_914;
  reg [16-1:0] __delay_data_1171__delay_1170__delay_1169__delay_1168_plus_993;
  reg [7-1:0] __delay_data_1179__delay_1178__delay_1177____variable_909;
  reg signed [32-1:0] __delay_data_1187__delay_1186__delay_1185__delay_1184___cond_930;
  reg signed [16-1:0] __delay_data_1201__delay_1200__delay_1199__delay_1198___cond_937;
  reg [16-1:0] __delay_data_1215__delay_1214__delay_1213__delay_1212_plus_998;
  reg [1-1:0] __delay_data_1165__delay_1164__delay_1163____variable_914;
  reg [16-1:0] __delay_data_1172__delay_1171__delay_1170__delay_1169___plus_993;
  reg [7-1:0] __delay_data_1180__delay_1179__delay_1178____variable_909;
  reg signed [32-1:0] __delay_data_1188__delay_1187__delay_1186__delay_1185___cond_930;
  reg signed [16-1:0] __delay_data_1202__delay_1201__delay_1200__delay_1199___cond_937;
  reg [16-1:0] __delay_data_1216__delay_1215__delay_1214__delay_1213___plus_998;
  reg [1-1:0] __delay_data_1166__delay_1165__delay_1164____variable_914;
  reg [16-1:0] __delay_data_1173__delay_1172__delay_1171__delay_1170___plus_993;
  reg [7-1:0] __delay_data_1181__delay_1180__delay_1179____variable_909;
  reg signed [32-1:0] __delay_data_1189__delay_1188__delay_1187__delay_1186___cond_930;
  reg signed [16-1:0] __delay_data_1203__delay_1202__delay_1201__delay_1200___cond_937;
  reg [16-1:0] __delay_data_1217__delay_1216__delay_1215__delay_1214___plus_998;
  wire signed [32-1:0] __substreamoutput_data_989;
  assign __substreamoutput_data_989 = mul_5_z_data;
  reg signed [64-1:0] __variable_wdata_58;
  assign add_tree_2_var0_data = __variable_wdata_58;
  assign _add_tree_2_is_root = ((_stream_conv2d_22_busy)? 0 : 1) && 1;
  assign _add_tree_2_stream_oready = ((_stream_conv2d_22_busy)? _stream_conv2d_22_stream_oready : 1) && _add_tree_2_stream_internal_oready;
  reg [1-1:0] __delay_data_1167__delay_1166__delay_1165____variable_914;
  reg [16-1:0] __delay_data_1174__delay_1173__delay_1172__delay_1171___plus_993;
  reg [7-1:0] __delay_data_1182__delay_1181__delay_1180____variable_909;
  reg signed [32-1:0] __delay_data_1190__delay_1189__delay_1188__delay_1187___cond_930;
  reg signed [16-1:0] __delay_data_1204__delay_1203__delay_1202__delay_1201___cond_937;
  reg [16-1:0] __delay_data_1218__delay_1217__delay_1216__delay_1215___plus_998;
  wire signed [64-1:0] __substreamoutput_data_991;
  assign __substreamoutput_data_991 = add_tree_2_sum_data;
  assign _acc_1_is_root = ((_stream_conv2d_22_busy)? 0 : 1) && (((_stream_conv2d_12_busy)? 0 : 1) && 1);
  assign _acc_1_stream_oready = ((_stream_conv2d_22_busy)? _stream_conv2d_22_stream_oready : 1) && (((_stream_conv2d_12_busy)? _stream_conv2d_12_stream_oready : 1) && _acc_1_stream_internal_oready);
  reg signed [32-1:0] __delay_data_1191__delay_1190__delay_1189__delay_1188___cond_930;
  reg signed [16-1:0] __delay_data_1205__delay_1204__delay_1203__delay_1202___cond_937;
  reg [16-1:0] __delay_data_1219__delay_1218__delay_1217__delay_1216___plus_998;
  reg signed [32-1:0] __delay_data_1192__delay_1191__delay_1190__delay_1189___cond_930;
  reg signed [16-1:0] __delay_data_1206__delay_1205__delay_1204__delay_1203___cond_937;
  reg [16-1:0] __delay_data_1220__delay_1219__delay_1218__delay_1217___plus_998;
  reg signed [32-1:0] __delay_data_1193__delay_1192__delay_1191__delay_1190___cond_930;
  reg signed [16-1:0] __delay_data_1207__delay_1206__delay_1205__delay_1204___cond_937;
  reg [16-1:0] __delay_data_1221__delay_1220__delay_1219__delay_1218___plus_998;
  reg signed [32-1:0] __delay_data_1194__delay_1193__delay_1192__delay_1191___cond_930;
  reg signed [16-1:0] __delay_data_1208__delay_1207__delay_1206__delay_1205___cond_937;
  reg [16-1:0] __delay_data_1222__delay_1221__delay_1220__delay_1219___plus_998;
  reg signed [32-1:0] __delay_data_1195__delay_1194__delay_1193__delay_1192___cond_930;
  reg signed [16-1:0] __delay_data_1209__delay_1208__delay_1207__delay_1206___cond_937;
  reg [16-1:0] __delay_data_1223__delay_1222__delay_1221__delay_1220___plus_998;
  reg signed [32-1:0] __delay_data_1196__delay_1195__delay_1194__delay_1193___cond_930;
  reg signed [16-1:0] __delay_data_1210__delay_1209__delay_1208__delay_1207___cond_937;
  reg [16-1:0] __delay_data_1224__delay_1223__delay_1222__delay_1221___plus_998;
  wire signed [64-1:0] __substreamoutput_data_994;
  assign __substreamoutput_data_994 = acc_1_sum_data;
  wire [1-1:0] __substreamoutput_data_995;
  assign __substreamoutput_data_995 = acc_1_valid_data;
  reg signed [80-1:0] _plus_data_996;
  reg signed [16-1:0] __delay_data_1211__delay_1210__delay_1209__delay_1208___cond_937;
  reg [16-1:0] __delay_data_1225__delay_1224__delay_1223__delay_1222___plus_998;
  reg [1-1:0] __delay_data_1226__substreamoutput_995;
  assign _mul_rshift_round_clip_14_is_root = ((_stream_conv2d_22_busy)? 0 : 1) && (((_stream_conv2d_12_busy)? 0 : 1) && 1);
  assign _mul_rshift_round_clip_14_stream_oready = ((_stream_conv2d_22_busy)? _stream_conv2d_22_stream_oready : 1) && (((_stream_conv2d_12_busy)? _stream_conv2d_12_stream_oready : 1) && _mul_rshift_round_clip_14_stream_internal_oready);
  assign _stream_conv2d_22_stream_internal_oready = ((_stream_conv2d_22_busy)? _mul_rshift_round_clip_14_stream_internal_oready : 1) && (((_stream_conv2d_22_busy)? _acc_1_stream_internal_oready : 1) && (((_stream_conv2d_22_busy)? _add_tree_2_stream_internal_oready : 1) && (((_stream_conv2d_22_busy)? _mul_5_stream_internal_oready : 1) && 1)));
  reg [1-1:0] __delay_data_1227__delay_1226__substreamoutput_995;
  reg [1-1:0] __delay_data_1228__delay_1227__delay_1226__substreamoutput_995;
  reg [1-1:0] __delay_data_1229__delay_1228__delay_1227____substreamoutput_995;
  reg [1-1:0] __delay_data_1230__delay_1229__delay_1228____substreamoutput_995;
  reg [1-1:0] __delay_data_1231__delay_1230__delay_1229____substreamoutput_995;
  reg [1-1:0] __delay_data_1232__delay_1231__delay_1230____substreamoutput_995;
  reg [1-1:0] __delay_data_1233__delay_1232__delay_1231____substreamoutput_995;
  reg [1-1:0] __delay_data_1234__delay_1233__delay_1232____substreamoutput_995;
  reg [1-1:0] __delay_data_1235__delay_1234__delay_1233____substreamoutput_995;
  wire signed [16-1:0] __substreamoutput_data_999;
  assign __substreamoutput_data_999 = mul_rshift_round_clip_14_z_data;
  wire signed [16-1:0] _reinterpretcast_src_1000;
  assign _reinterpretcast_src_1000 = __substreamoutput_data_999;
  wire signed [16-1:0] _reinterpretcast_data_1000;
  assign _reinterpretcast_data_1000 = _reinterpretcast_src_1000;
  wire signed [16-1:0] stream_conv2d_22_sink_26_data;
  assign stream_conv2d_22_sink_26_data = _reinterpretcast_data_1000;
  wire [1-1:0] stream_conv2d_22_sink_27_data;
  assign stream_conv2d_22_sink_27_data = __delay_data_1235__delay_1234__delay_1233____substreamoutput_995;
  wire _set_flag_1779;
  assign _set_flag_1779 = conv2d_22_comp_fsm == 3;
  reg [7-1:0] __variable_wdata_909;
  assign stream_conv2d_22_parameter_0_data = __variable_wdata_909;
  wire _set_flag_1780;
  assign _set_flag_1780 = conv2d_22_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_910;
  assign stream_conv2d_22_parameter_1_data = __variable_wdata_910;
  wire _set_flag_1781;
  assign _set_flag_1781 = conv2d_22_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_911;
  assign stream_conv2d_22_parameter_2_data = __variable_wdata_911;
  wire _set_flag_1782;
  assign _set_flag_1782 = conv2d_22_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_912;
  assign stream_conv2d_22_parameter_3_data = __variable_wdata_912;
  wire _set_flag_1783;
  assign _set_flag_1783 = conv2d_22_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_913;
  assign stream_conv2d_22_parameter_4_data = __variable_wdata_913;
  wire _set_flag_1784;
  assign _set_flag_1784 = conv2d_22_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_924;
  assign stream_conv2d_22_parameter_6_data = __variable_wdata_924;
  reg [32-1:0] _source_stream_conv2d_22_source_7_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_22_source_7_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_22_source_7_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_22_source_7_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_22_source_7_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_22_source_7_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_22_source_7_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_22_source_7_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_22_source_7_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_22_source_7_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_22_source_7_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_22_source_7_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_22_source_7_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_22_source_7_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_22_source_7_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_22_source_7_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_22_source_7_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_22_source_7_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_22_source_7_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_22_source_7_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_22_source_7_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_22_source_7_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_22_source_7_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_22_source_7_pat_stride_buf_3;
  wire _set_flag_1785;
  assign _set_flag_1785 = conv2d_22_comp_fsm == 3;
  assign ram_w32_l128_id0_0_addr = (_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_7_source_ram_renable && (_stream_conv2d_22_source_7_source_sel == 1))? _stream_conv2d_22_source_7_source_ram_raddr : 
                                   (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_7_source_ram_renable && (_stream_conv2d_12_source_7_source_sel == 1))? _stream_conv2d_12_source_7_source_ram_raddr : 'hx;
  assign ram_w32_l128_id0_0_enable = (_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_7_source_ram_renable && (_stream_conv2d_22_source_7_source_sel == 1))? 1'd1 : 
                                     (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_7_source_ram_renable && (_stream_conv2d_12_source_7_source_sel == 1))? 1'd1 : 0;
  localparam _tmp_1786 = 1;
  wire [_tmp_1786-1:0] _tmp_1787;
  assign _tmp_1787 = _stream_conv2d_22_stream_oready && _stream_conv2d_22_source_7_source_ram_renable && (_stream_conv2d_22_source_7_source_sel == 1);
  reg [_tmp_1786-1:0] __tmp_1787_1;
  assign _stream_conv2d_22_source_7_source_ram_rdata = (_stream_conv2d_22_source_7_source_sel == 1)? ram_w32_l128_id0_0_rdata : 'hx;
  reg [32-1:0] __variable_wdata_925;
  assign stream_conv2d_22_source_7_data = __variable_wdata_925;
  reg [32-1:0] _stream_conv2d_22_source_7_source_pat_fsm_0;
  localparam _stream_conv2d_22_source_7_source_pat_fsm_0_init = 0;
  wire [32-1:0] _stream_conv2d_22_source_7_source_pat_all_offset;
  assign _stream_conv2d_22_source_7_source_pat_all_offset = _stream_conv2d_22_source_7_source_offset_buf + _source_stream_conv2d_22_source_7_pat_cur_offset_0 + _source_stream_conv2d_22_source_7_pat_cur_offset_1 + _source_stream_conv2d_22_source_7_pat_cur_offset_2 + _source_stream_conv2d_22_source_7_pat_cur_offset_3;
  wire _set_flag_1788;
  assign _set_flag_1788 = conv2d_22_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_931;
  assign stream_conv2d_22_parameter_8_data = __variable_wdata_931;
  reg [32-1:0] _source_stream_conv2d_22_source_9_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_22_source_9_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_22_source_9_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_22_source_9_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_22_source_9_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_22_source_9_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_22_source_9_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_22_source_9_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_22_source_9_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_22_source_9_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_22_source_9_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_22_source_9_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_22_source_9_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_22_source_9_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_22_source_9_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_22_source_9_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_22_source_9_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_22_source_9_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_22_source_9_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_22_source_9_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_22_source_9_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_22_source_9_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_22_source_9_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_22_source_9_pat_stride_buf_3;
  wire _set_flag_1789;
  assign _set_flag_1789 = conv2d_22_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_1790;
  assign read_rtl_bank_1790 = _stream_conv2d_22_source_9_source_ram_raddr;
  reg [1-1:0] _tmp_1791;
  localparam _tmp_1792 = 1;
  wire [_tmp_1792-1:0] _tmp_1793;
  assign _tmp_1793 = _stream_conv2d_22_stream_oready && _stream_conv2d_22_source_9_source_ram_renable && (_stream_conv2d_22_source_9_source_sel == 2);
  reg [_tmp_1792-1:0] __tmp_1793_1;
  localparam _tmp_1794 = 1;
  wire [_tmp_1794-1:0] _tmp_1795;
  assign _tmp_1795 = _stream_conv2d_22_stream_oready && _stream_conv2d_22_source_9_source_ram_renable && (_stream_conv2d_22_source_9_source_sel == 2);
  reg [_tmp_1794-1:0] __tmp_1795_1;
  wire signed [16-1:0] read_rtl_rdata_1796;
  wire read_rtl_rvalid_1797;
  assign read_rtl_rdata_1796 = (_tmp_1791 == 0)? ram_w16_l512_id0_0_0_rdata : 
                               (_tmp_1791 == 1)? ram_w16_l512_id0_1_0_rdata : 0;
  assign read_rtl_rvalid_1797 = __tmp_1793_1;
  assign _stream_conv2d_22_source_9_source_ram_rdata = (_stream_conv2d_22_source_9_source_sel == 2)? read_rtl_rdata_1796 : 'hx;
  reg [16-1:0] __variable_wdata_932;
  assign stream_conv2d_22_source_9_data = __variable_wdata_932;
  reg [32-1:0] _stream_conv2d_22_source_9_source_pat_fsm_1;
  localparam _stream_conv2d_22_source_9_source_pat_fsm_1_init = 0;
  wire [32-1:0] _stream_conv2d_22_source_9_source_pat_all_offset;
  assign _stream_conv2d_22_source_9_source_pat_all_offset = _stream_conv2d_22_source_9_source_offset_buf + _source_stream_conv2d_22_source_9_pat_cur_offset_0 + _source_stream_conv2d_22_source_9_pat_cur_offset_1 + _source_stream_conv2d_22_source_9_pat_cur_offset_2 + _source_stream_conv2d_22_source_9_pat_cur_offset_3;
  wire _set_flag_1798;
  assign _set_flag_1798 = conv2d_22_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_938;
  assign stream_conv2d_22_parameter_10_data = __variable_wdata_938;
  wire _set_flag_1799;
  assign _set_flag_1799 = conv2d_22_comp_fsm == 3;
  reg [16-1:0] __variable_wdata_939;
  assign stream_conv2d_22_source_11_data = __variable_wdata_939;
  wire _set_flag_1800;
  assign _set_flag_1800 = conv2d_22_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_945;
  assign stream_conv2d_22_parameter_12_data = __variable_wdata_945;
  wire _set_flag_1801;
  assign _set_flag_1801 = conv2d_22_comp_fsm == 3;
  reg [16-1:0] __variable_wdata_946;
  assign stream_conv2d_22_source_13_data = __variable_wdata_946;
  wire _set_flag_1802;
  assign _set_flag_1802 = conv2d_22_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_952;
  assign stream_conv2d_22_parameter_14_data = __variable_wdata_952;
  wire _set_flag_1803;
  assign _set_flag_1803 = conv2d_22_comp_fsm == 3;
  reg [16-1:0] __variable_wdata_953;
  assign stream_conv2d_22_source_15_data = __variable_wdata_953;
  wire _set_flag_1804;
  assign _set_flag_1804 = conv2d_22_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_959;
  assign stream_conv2d_22_parameter_16_data = __variable_wdata_959;
  wire _set_flag_1805;
  assign _set_flag_1805 = conv2d_22_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_960;
  assign stream_conv2d_22_parameter_17_data = __variable_wdata_960;
  wire _set_flag_1806;
  assign _set_flag_1806 = conv2d_22_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_961;
  assign stream_conv2d_22_parameter_18_data = __variable_wdata_961;
  wire _set_flag_1807;
  assign _set_flag_1807 = conv2d_22_comp_fsm == 3;
  reg [1-1:0] __variable_wdata_962;
  assign stream_conv2d_22_parameter_19_data = __variable_wdata_962;
  reg [32-1:0] _source_stream_conv2d_22_source_20_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_22_source_20_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_22_source_20_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_22_source_20_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_22_source_20_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_22_source_20_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_22_source_20_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_22_source_20_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_22_source_20_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_22_source_20_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_22_source_20_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_22_source_20_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_22_source_20_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_22_source_20_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_22_source_20_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_22_source_20_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_22_source_20_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_22_source_20_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_22_source_20_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_22_source_20_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_22_source_20_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_22_source_20_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_22_source_20_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_22_source_20_pat_stride_buf_3;
  wire _set_flag_1808;
  assign _set_flag_1808 = conv2d_22_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_1809;
  assign read_rtl_bank_1809 = _stream_conv2d_22_source_20_source_ram_raddr;
  reg [1-1:0] _tmp_1810;
  assign ram_w16_l512_id2_0_0_addr = (_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_20_source_ram_renable && (_stream_conv2d_22_source_20_source_sel == 3))? _stream_conv2d_22_source_20_source_ram_raddr >> 1 : 
                                     (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_29_source_ram_renable && (_stream_conv2d_12_source_29_source_sel == 12))? _stream_conv2d_12_source_29_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id2_0_0_enable = (_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_20_source_ram_renable && (_stream_conv2d_22_source_20_source_sel == 3))? 1'd1 : 
                                       (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_29_source_ram_renable && (_stream_conv2d_12_source_29_source_sel == 12))? 1'd1 : 0;
  localparam _tmp_1811 = 1;
  wire [_tmp_1811-1:0] _tmp_1812;
  assign _tmp_1812 = _stream_conv2d_22_stream_oready && _stream_conv2d_22_source_20_source_ram_renable && (_stream_conv2d_22_source_20_source_sel == 3);
  reg [_tmp_1811-1:0] __tmp_1812_1;
  assign ram_w16_l512_id2_1_0_addr = (_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_20_source_ram_renable && (_stream_conv2d_22_source_20_source_sel == 3))? _stream_conv2d_22_source_20_source_ram_raddr >> 1 : 
                                     (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_29_source_ram_renable && (_stream_conv2d_12_source_29_source_sel == 12))? _stream_conv2d_12_source_29_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id2_1_0_enable = (_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_20_source_ram_renable && (_stream_conv2d_22_source_20_source_sel == 3))? 1'd1 : 
                                       (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_29_source_ram_renable && (_stream_conv2d_12_source_29_source_sel == 12))? 1'd1 : 0;
  localparam _tmp_1813 = 1;
  wire [_tmp_1813-1:0] _tmp_1814;
  assign _tmp_1814 = _stream_conv2d_22_stream_oready && _stream_conv2d_22_source_20_source_ram_renable && (_stream_conv2d_22_source_20_source_sel == 3);
  reg [_tmp_1813-1:0] __tmp_1814_1;
  wire signed [16-1:0] read_rtl_rdata_1815;
  wire read_rtl_rvalid_1816;
  assign read_rtl_rdata_1815 = (_tmp_1810 == 0)? ram_w16_l512_id2_0_0_rdata : 
                               (_tmp_1810 == 1)? ram_w16_l512_id2_1_0_rdata : 0;
  assign read_rtl_rvalid_1816 = __tmp_1812_1;
  assign _stream_conv2d_22_source_20_source_ram_rdata = (_stream_conv2d_22_source_20_source_sel == 3)? read_rtl_rdata_1815 : 'hx;
  reg [16-1:0] __variable_wdata_963;
  assign stream_conv2d_22_source_20_data = __variable_wdata_963;
  reg [32-1:0] _stream_conv2d_22_source_20_source_pat_fsm_2;
  localparam _stream_conv2d_22_source_20_source_pat_fsm_2_init = 0;
  wire [32-1:0] _stream_conv2d_22_source_20_source_pat_all_offset;
  assign _stream_conv2d_22_source_20_source_pat_all_offset = _stream_conv2d_22_source_20_source_offset_buf + _source_stream_conv2d_22_source_20_pat_cur_offset_0 + _source_stream_conv2d_22_source_20_pat_cur_offset_1 + _source_stream_conv2d_22_source_20_pat_cur_offset_2 + _source_stream_conv2d_22_source_20_pat_cur_offset_3;
  reg [32-1:0] _source_stream_conv2d_22_source_21_pat_cur_offset_0;
  reg [32-1:0] _source_stream_conv2d_22_source_21_pat_cur_offset_1;
  reg [32-1:0] _source_stream_conv2d_22_source_21_pat_cur_offset_2;
  reg [32-1:0] _source_stream_conv2d_22_source_21_pat_cur_offset_3;
  reg [33-1:0] _source_stream_conv2d_22_source_21_pat_size_0;
  reg [33-1:0] _source_stream_conv2d_22_source_21_pat_size_1;
  reg [33-1:0] _source_stream_conv2d_22_source_21_pat_size_2;
  reg [33-1:0] _source_stream_conv2d_22_source_21_pat_size_3;
  reg [32-1:0] _source_stream_conv2d_22_source_21_pat_stride_0;
  reg [32-1:0] _source_stream_conv2d_22_source_21_pat_stride_1;
  reg [32-1:0] _source_stream_conv2d_22_source_21_pat_stride_2;
  reg [32-1:0] _source_stream_conv2d_22_source_21_pat_stride_3;
  reg [33-1:0] _source_stream_conv2d_22_source_21_pat_count_0;
  reg [33-1:0] _source_stream_conv2d_22_source_21_pat_count_1;
  reg [33-1:0] _source_stream_conv2d_22_source_21_pat_count_2;
  reg [33-1:0] _source_stream_conv2d_22_source_21_pat_count_3;
  reg [33-1:0] _source_stream_conv2d_22_source_21_pat_size_buf_0;
  reg [33-1:0] _source_stream_conv2d_22_source_21_pat_size_buf_1;
  reg [33-1:0] _source_stream_conv2d_22_source_21_pat_size_buf_2;
  reg [33-1:0] _source_stream_conv2d_22_source_21_pat_size_buf_3;
  reg [32-1:0] _source_stream_conv2d_22_source_21_pat_stride_buf_0;
  reg [32-1:0] _source_stream_conv2d_22_source_21_pat_stride_buf_1;
  reg [32-1:0] _source_stream_conv2d_22_source_21_pat_stride_buf_2;
  reg [32-1:0] _source_stream_conv2d_22_source_21_pat_stride_buf_3;
  wire _set_flag_1817;
  assign _set_flag_1817 = conv2d_22_comp_fsm == 3;
  wire [1-1:0] read_rtl_bank_1818;
  assign read_rtl_bank_1818 = _stream_conv2d_22_source_21_source_ram_raddr;
  reg [1-1:0] _tmp_1819;
  assign ram_w16_l512_id3_0_0_addr = (_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_21_source_ram_renable && (_stream_conv2d_22_source_21_source_sel == 4))? _stream_conv2d_22_source_21_source_ram_raddr >> 1 : 
                                     (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_30_source_ram_renable && (_stream_conv2d_12_source_30_source_sel == 13))? _stream_conv2d_12_source_30_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id3_0_0_enable = (_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_21_source_ram_renable && (_stream_conv2d_22_source_21_source_sel == 4))? 1'd1 : 
                                       (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_30_source_ram_renable && (_stream_conv2d_12_source_30_source_sel == 13))? 1'd1 : 0;
  localparam _tmp_1820 = 1;
  wire [_tmp_1820-1:0] _tmp_1821;
  assign _tmp_1821 = _stream_conv2d_22_stream_oready && _stream_conv2d_22_source_21_source_ram_renable && (_stream_conv2d_22_source_21_source_sel == 4);
  reg [_tmp_1820-1:0] __tmp_1821_1;
  assign ram_w16_l512_id3_1_0_addr = (_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_21_source_ram_renable && (_stream_conv2d_22_source_21_source_sel == 4))? _stream_conv2d_22_source_21_source_ram_raddr >> 1 : 
                                     (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_30_source_ram_renable && (_stream_conv2d_12_source_30_source_sel == 13))? _stream_conv2d_12_source_30_source_ram_raddr >> 1 : 'hx;
  assign ram_w16_l512_id3_1_0_enable = (_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_21_source_ram_renable && (_stream_conv2d_22_source_21_source_sel == 4))? 1'd1 : 
                                       (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_30_source_ram_renable && (_stream_conv2d_12_source_30_source_sel == 13))? 1'd1 : 0;
  localparam _tmp_1822 = 1;
  wire [_tmp_1822-1:0] _tmp_1823;
  assign _tmp_1823 = _stream_conv2d_22_stream_oready && _stream_conv2d_22_source_21_source_ram_renable && (_stream_conv2d_22_source_21_source_sel == 4);
  reg [_tmp_1822-1:0] __tmp_1823_1;
  wire signed [16-1:0] read_rtl_rdata_1824;
  wire read_rtl_rvalid_1825;
  assign read_rtl_rdata_1824 = (_tmp_1819 == 0)? ram_w16_l512_id3_0_0_rdata : 
                               (_tmp_1819 == 1)? ram_w16_l512_id3_1_0_rdata : 0;
  assign read_rtl_rvalid_1825 = __tmp_1821_1;
  assign _stream_conv2d_22_source_21_source_ram_rdata = (_stream_conv2d_22_source_21_source_sel == 4)? read_rtl_rdata_1824 : 'hx;
  reg [16-1:0] __variable_wdata_977;
  assign stream_conv2d_22_source_21_data = __variable_wdata_977;
  reg [32-1:0] _stream_conv2d_22_source_21_source_pat_fsm_3;
  localparam _stream_conv2d_22_source_21_source_pat_fsm_3_init = 0;
  wire [32-1:0] _stream_conv2d_22_source_21_source_pat_all_offset;
  assign _stream_conv2d_22_source_21_source_pat_all_offset = _stream_conv2d_22_source_21_source_offset_buf + _source_stream_conv2d_22_source_21_pat_cur_offset_0 + _source_stream_conv2d_22_source_21_pat_cur_offset_1 + _source_stream_conv2d_22_source_21_pat_cur_offset_2 + _source_stream_conv2d_22_source_21_pat_cur_offset_3;
  wire _set_flag_1826;
  assign _set_flag_1826 = conv2d_22_comp_fsm == 3;
  reg _tmp_1827;
  reg _tmp_1828;
  reg _tmp_1829;
  reg _tmp_1830;
  reg _tmp_1831;
  reg _tmp_1832;
  reg _tmp_1833;
  reg _tmp_1834;
  reg _tmp_1835;
  reg _tmp_1836;
  reg _tmp_1837;
  reg _tmp_1838;
  reg _tmp_1839;
  reg _tmp_1840;
  reg _tmp_1841;
  reg _tmp_1842;
  reg _tmp_1843;
  reg _tmp_1844;
  reg _tmp_1845;
  reg _tmp_1846;
  reg _tmp_1847;
  reg _tmp_1848;
  reg _tmp_1849;
  reg _tmp_1850;
  reg _tmp_1851;
  reg _tmp_1852;
  localparam _tmp_1853 = 33;
  wire [_tmp_1853-1:0] _tmp_1854;
  assign _tmp_1854 = conv2d_22_stream_out_local + conv2d_22_out_page_comp_offset_buf;
  reg [_tmp_1853-1:0] _tmp_1855;
  reg [_tmp_1853-1:0] _tmp_1856;
  reg [_tmp_1853-1:0] _tmp_1857;
  reg [_tmp_1853-1:0] _tmp_1858;
  reg [_tmp_1853-1:0] _tmp_1859;
  reg [_tmp_1853-1:0] _tmp_1860;
  reg [_tmp_1853-1:0] _tmp_1861;
  reg [_tmp_1853-1:0] _tmp_1862;
  reg [_tmp_1853-1:0] _tmp_1863;
  reg [_tmp_1853-1:0] _tmp_1864;
  reg [_tmp_1853-1:0] _tmp_1865;
  reg [_tmp_1853-1:0] _tmp_1866;
  reg [_tmp_1853-1:0] _tmp_1867;
  reg [_tmp_1853-1:0] _tmp_1868;
  reg [_tmp_1853-1:0] _tmp_1869;
  reg [_tmp_1853-1:0] _tmp_1870;
  reg [_tmp_1853-1:0] _tmp_1871;
  reg [_tmp_1853-1:0] _tmp_1872;
  reg [_tmp_1853-1:0] _tmp_1873;
  reg [_tmp_1853-1:0] _tmp_1874;
  reg [_tmp_1853-1:0] _tmp_1875;
  reg [_tmp_1853-1:0] _tmp_1876;
  reg [_tmp_1853-1:0] _tmp_1877;
  reg [_tmp_1853-1:0] _tmp_1878;
  reg [_tmp_1853-1:0] _tmp_1879;
  reg [_tmp_1853-1:0] _tmp_1880;
  reg [32-1:0] _tmp_1881;
  reg [32-1:0] _tmp_1882;
  reg [32-1:0] _tmp_1883;
  reg [32-1:0] _tmp_1884;
  reg [32-1:0] _tmp_1885;
  reg [32-1:0] _tmp_1886;
  reg [32-1:0] _tmp_1887;
  reg [32-1:0] _tmp_1888;
  reg [32-1:0] _tmp_1889;
  reg [32-1:0] _tmp_1890;
  reg [32-1:0] _tmp_1891;
  reg [32-1:0] _tmp_1892;
  reg [32-1:0] _tmp_1893;
  reg [32-1:0] _tmp_1894;
  reg [32-1:0] _tmp_1895;
  reg [32-1:0] _tmp_1896;
  reg [32-1:0] _tmp_1897;
  reg [32-1:0] _tmp_1898;
  reg [32-1:0] _tmp_1899;
  reg [32-1:0] _tmp_1900;
  reg [32-1:0] _tmp_1901;
  reg [32-1:0] _tmp_1902;
  reg [32-1:0] _tmp_1903;
  reg [32-1:0] _tmp_1904;
  reg [32-1:0] _tmp_1905;
  reg [32-1:0] _tmp_1906;
  wire [1-1:0] write_rtl_bank_1907;
  assign write_rtl_bank_1907 = _stream_conv2d_22_sink_26_sink_waddr;
  reg [32-1:0] _stream_conv2d_22_sink_26_sink_fsm_4;
  localparam _stream_conv2d_22_sink_26_sink_fsm_4_init = 0;
  wire _set_flag_1908;
  assign _set_flag_1908 = conv2d_22_comp_fsm == 4;
  assign _stream_conv2d_22_run_flag = (_set_flag_1908)? 1 : 0;
  reg _tmp_1909;
  reg _tmp_1910;
  reg _tmp_1911;
  assign _add_tree_2_source_stop = _add_tree_2_stream_oready && 1'd0;
  reg _tmp_1912;
  reg _tmp_1913;
  assign _add_tree_2_sink_start = _tmp_1913;
  reg _tmp_1914;
  reg _tmp_1915;
  assign _add_tree_2_sink_stop = _tmp_1915;
  reg _tmp_1916;
  reg _tmp_1917;
  assign _add_tree_2_sink_busy = _tmp_1917;
  reg _tmp_1918;
  assign _add_tree_2_busy = _add_tree_2_source_busy || _add_tree_2_sink_busy || _add_tree_2_busy_reg;
  reg _tmp_1919;
  reg _tmp_1920;
  reg _tmp_1921;
  reg _tmp_1922;
  reg _tmp_1923;
  reg _tmp_1924;
  reg [1-1:0] __variable_wdata_914;
  assign stream_conv2d_22__reduce_reset_data = __variable_wdata_914;
  reg _tmp_1925;
  reg _tmp_1926;
  reg _tmp_1927;
  reg _tmp_1928;
  assign _stream_conv2d_22_source_stop = _stream_conv2d_22_stream_oready && (_stream_conv2d_22_source_11_idle && _stream_conv2d_22_source_13_idle && _stream_conv2d_22_source_15_idle && _stream_conv2d_22_source_20_idle && _stream_conv2d_22_source_21_idle && _stream_conv2d_22_source_7_idle && _stream_conv2d_22_source_9_idle && (_stream_conv2d_22_fsm == 3));
  localparam _tmp_1929 = 1;
  wire [_tmp_1929-1:0] _tmp_1930;
  assign _tmp_1930 = _stream_conv2d_22_source_11_idle && _stream_conv2d_22_source_13_idle && _stream_conv2d_22_source_15_idle && _stream_conv2d_22_source_20_idle && _stream_conv2d_22_source_21_idle && _stream_conv2d_22_source_7_idle && _stream_conv2d_22_source_9_idle && (_stream_conv2d_22_fsm == 3);
  reg [_tmp_1929-1:0] _tmp_1931;
  localparam _tmp_1932 = 1;
  wire [_tmp_1932-1:0] _tmp_1933;
  assign _tmp_1933 = _stream_conv2d_22_source_11_idle && _stream_conv2d_22_source_13_idle && _stream_conv2d_22_source_15_idle && _stream_conv2d_22_source_20_idle && _stream_conv2d_22_source_21_idle && _stream_conv2d_22_source_7_idle && _stream_conv2d_22_source_9_idle && (_stream_conv2d_22_fsm == 3);
  reg [_tmp_1932-1:0] _tmp_1934;
  reg _tmp_1935;
  reg _tmp_1936;
  reg _tmp_1937;
  reg _tmp_1938;
  reg _tmp_1939;
  reg _tmp_1940;
  reg _tmp_1941;
  reg _tmp_1942;
  reg _tmp_1943;
  reg _tmp_1944;
  reg _tmp_1945;
  reg _tmp_1946;
  reg _tmp_1947;
  reg _tmp_1948;
  reg _tmp_1949;
  reg _tmp_1950;
  reg _tmp_1951;
  reg _tmp_1952;
  reg _tmp_1953;
  reg _tmp_1954;
  reg _tmp_1955;
  reg _tmp_1956;
  reg _tmp_1957;
  reg _tmp_1958;
  reg _tmp_1959;
  reg _tmp_1960;
  assign _stream_conv2d_22_sink_start = _tmp_1960;
  reg _tmp_1961;
  reg _tmp_1962;
  reg _tmp_1963;
  reg _tmp_1964;
  reg _tmp_1965;
  reg _tmp_1966;
  reg _tmp_1967;
  reg _tmp_1968;
  reg _tmp_1969;
  reg _tmp_1970;
  reg _tmp_1971;
  reg _tmp_1972;
  reg _tmp_1973;
  reg _tmp_1974;
  reg _tmp_1975;
  reg _tmp_1976;
  reg _tmp_1977;
  reg _tmp_1978;
  reg _tmp_1979;
  reg _tmp_1980;
  reg _tmp_1981;
  reg _tmp_1982;
  reg _tmp_1983;
  reg _tmp_1984;
  reg _tmp_1985;
  reg _tmp_1986;
  assign _stream_conv2d_22_sink_stop = _tmp_1986;
  reg _tmp_1987;
  reg _tmp_1988;
  reg _tmp_1989;
  reg _tmp_1990;
  reg _tmp_1991;
  reg _tmp_1992;
  reg _tmp_1993;
  reg _tmp_1994;
  reg _tmp_1995;
  reg _tmp_1996;
  reg _tmp_1997;
  reg _tmp_1998;
  reg _tmp_1999;
  reg _tmp_2000;
  reg _tmp_2001;
  reg _tmp_2002;
  reg _tmp_2003;
  reg _tmp_2004;
  reg _tmp_2005;
  reg _tmp_2006;
  reg _tmp_2007;
  reg _tmp_2008;
  reg _tmp_2009;
  reg _tmp_2010;
  reg _tmp_2011;
  reg _tmp_2012;
  assign _stream_conv2d_22_sink_busy = _tmp_2012;
  reg _tmp_2013;
  assign _stream_conv2d_22_busy = _stream_conv2d_22_source_busy || _stream_conv2d_22_sink_busy || _stream_conv2d_22_busy_reg;
  wire conv2d_22_dma_out_mask_0;
  assign conv2d_22_dma_out_mask_0 = conv2d_22_out_row_count + 0 >= cparam_conv2d_22_out_num_row;
  wire [32-1:0] _dma_write_packed_high_local_size_2014;
  assign _dma_write_packed_high_local_size_2014 = conv2d_22_next_out_write_size >> 1;
  wire [1-1:0] _dma_write_packed_low_local_size_2015;
  assign _dma_write_packed_low_local_size_2015 = conv2d_22_next_out_write_size & { 1{ 1'd1 } };
  wire [32-1:0] _dma_write_packed_local_packed_size_2016;
  assign _dma_write_packed_local_packed_size_2016 = (_dma_write_packed_low_local_size_2015 > 0)? _dma_write_packed_high_local_size_2014 + 1 : _dma_write_packed_high_local_size_2014;
  wire [32-1:0] mask_addr_shifted_2017;
  assign mask_addr_shifted_2017 = conv2d_22_objaddr + (conv2d_22_out_base_offset + cparam_conv2d_22_out_offset_values_0) + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_2018;
  assign mask_addr_masked_2018 = mask_addr_shifted_2017 << 2;
  wire conv2d_22_update_filter;
  assign conv2d_22_update_filter = (cparam_conv2d_22_data_stationary == 0) && (conv2d_22_row_count >= cparam_conv2d_22_max_row_count) && (conv2d_22_bat_count >= cparam_conv2d_22_max_bat_count) || (cparam_conv2d_22_data_stationary == 1) && !cparam_conv2d_22_keep_filter;
  wire conv2d_22_update_act;
  assign conv2d_22_update_act = (cparam_conv2d_22_data_stationary == 1) && (conv2d_22_och_count >= cparam_conv2d_22_max_och_count) || (cparam_conv2d_22_data_stationary == 0);
  wire conv2d_22_mux_next_dma_flag_0;
  assign conv2d_22_mux_next_dma_flag_0 = (conv2d_22_row_select == 0)? (conv2d_22_row_count >= cparam_conv2d_22_max_row_count)? 1 : cparam_conv2d_22_dma_flag_conds_0 : 1'd0;
  reg [32-1:0] _lazy_reshape_24_objaddr;
  reg [32-1:0] _lazy_reshape_24_arg_objaddr_0;
  reg [32-1:0] control__lazy_reshape_24;
  localparam control__lazy_reshape_24_init = 0;
  reg _control__lazy_reshape_24_called;
  reg [32-1:0] _lazy_reshape_24_total_count;
  reg [32-1:0] _lazy_reshape_24_in_offset;
  reg [32-1:0] _lazy_reshape_24_out_offset;
  reg [32-1:0] _lazy_reshape_24_count_read;
  reg [32-1:0] _lazy_reshape_24_count_copy;
  reg [32-1:0] _lazy_reshape_24_count_write;
  reg [32-1:0] _lazy_reshape_24_copy_src;
  reg [32-1:0] _lazy_reshape_24_copy_dst;
  reg [32-1:0] _lazy_reshape_24_copy_size;
  wire [1-1:0] _dma_read_packed_high_local_size_2019;
  assign _dma_read_packed_high_local_size_2019 = cparam__lazy_reshape_24_read_size >> 1;
  wire [1-1:0] _dma_read_packed_low_local_size_2020;
  assign _dma_read_packed_low_local_size_2020 = cparam__lazy_reshape_24_read_size & { 1{ 1'd1 } };
  wire [1-1:0] _dma_read_packed_local_packed_size_2021;
  assign _dma_read_packed_local_packed_size_2021 = (_dma_read_packed_low_local_size_2020 > 0)? _dma_read_packed_high_local_size_2019 + 1 : _dma_read_packed_high_local_size_2019;
  wire [32-1:0] mask_addr_shifted_2022;
  assign mask_addr_shifted_2022 = _lazy_reshape_24_arg_objaddr_0 + _lazy_reshape_24_in_offset + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_2023;
  assign mask_addr_masked_2023 = mask_addr_shifted_2022 << 2;
  wire signed [16-1:0] stream__lazy_reshape_24_source_0_data;
  wire signed [16-1:0] stream__lazy_reshape_24_sink_1_data;
  assign stream__lazy_reshape_24_sink_1_data = stream__lazy_reshape_24_source_0_data;
  wire _set_flag_2024;
  assign _set_flag_2024 = control__lazy_reshape_24 == 7;
  wire [1-1:0] read_rtl_bank_2025;
  assign read_rtl_bank_2025 = _stream__lazy_reshape_24_source_0_source_ram_raddr;
  reg [1-1:0] _tmp_2026;
  assign ram_w16_l512_id0_0_0_addr = (_stream__lazy_reshape_24_stream_oready && _stream__lazy_reshape_24_source_0_source_ram_renable && (_stream__lazy_reshape_24_source_0_source_sel == 1))? _stream__lazy_reshape_24_source_0_source_ram_raddr >> 1 : 
                                     (_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_9_source_ram_renable && (_stream_conv2d_22_source_9_source_sel == 2))? _stream_conv2d_22_source_9_source_ram_raddr >> 1 : 
                                     (_stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_sink_6_sink_wenable && (_stream_avg_pool_serial_20_sink_6_sink_sel == 2) && (write_rtl_bank_1486 == 0))? _stream_avg_pool_serial_20_sink_6_sink_waddr >> 1 : 
                                     (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_9_source_ram_renable && (_stream_conv2d_12_source_9_source_sel == 2))? _stream_conv2d_12_source_9_source_ram_raddr >> 1 : 
                                     (control_transpose_9 == 7)? _tmp_59 >> 1 : 'hx;
  assign ram_w16_l512_id0_0_0_enable = (_stream__lazy_reshape_24_stream_oready && _stream__lazy_reshape_24_source_0_source_ram_renable && (_stream__lazy_reshape_24_source_0_source_sel == 1))? 1'd1 : 
                                       (_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_9_source_ram_renable && (_stream_conv2d_22_source_9_source_sel == 2))? 1'd1 : 
                                       (_stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_sink_6_sink_wenable && (_stream_avg_pool_serial_20_sink_6_sink_sel == 2) && (write_rtl_bank_1486 == 0))? 1'd1 : 
                                       (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_9_source_ram_renable && (_stream_conv2d_12_source_9_source_sel == 2))? 1'd1 : 
                                       (control_transpose_9 == 7)? 1'd1 : 0;
  localparam _tmp_2027 = 1;
  wire [_tmp_2027-1:0] _tmp_2028;
  assign _tmp_2028 = _stream__lazy_reshape_24_stream_oready && _stream__lazy_reshape_24_source_0_source_ram_renable && (_stream__lazy_reshape_24_source_0_source_sel == 1);
  reg [_tmp_2027-1:0] __tmp_2028_1;
  assign ram_w16_l512_id0_1_0_addr = (_stream__lazy_reshape_24_stream_oready && _stream__lazy_reshape_24_source_0_source_ram_renable && (_stream__lazy_reshape_24_source_0_source_sel == 1))? _stream__lazy_reshape_24_source_0_source_ram_raddr >> 1 : 
                                     (_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_9_source_ram_renable && (_stream_conv2d_22_source_9_source_sel == 2))? _stream_conv2d_22_source_9_source_ram_raddr >> 1 : 
                                     (_stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_sink_6_sink_wenable && (_stream_avg_pool_serial_20_sink_6_sink_sel == 2) && (write_rtl_bank_1486 == 1))? _stream_avg_pool_serial_20_sink_6_sink_waddr >> 1 : 
                                     (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_9_source_ram_renable && (_stream_conv2d_12_source_9_source_sel == 2))? _stream_conv2d_12_source_9_source_ram_raddr >> 1 : 
                                     (control_transpose_9 == 7)? _tmp_59 >> 1 : 'hx;
  assign ram_w16_l512_id0_1_0_enable = (_stream__lazy_reshape_24_stream_oready && _stream__lazy_reshape_24_source_0_source_ram_renable && (_stream__lazy_reshape_24_source_0_source_sel == 1))? 1'd1 : 
                                       (_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_9_source_ram_renable && (_stream_conv2d_22_source_9_source_sel == 2))? 1'd1 : 
                                       (_stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_sink_6_sink_wenable && (_stream_avg_pool_serial_20_sink_6_sink_sel == 2) && (write_rtl_bank_1486 == 1))? 1'd1 : 
                                       (_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_9_source_ram_renable && (_stream_conv2d_12_source_9_source_sel == 2))? 1'd1 : 
                                       (control_transpose_9 == 7)? 1'd1 : 0;
  localparam _tmp_2029 = 1;
  wire [_tmp_2029-1:0] _tmp_2030;
  assign _tmp_2030 = _stream__lazy_reshape_24_stream_oready && _stream__lazy_reshape_24_source_0_source_ram_renable && (_stream__lazy_reshape_24_source_0_source_sel == 1);
  reg [_tmp_2029-1:0] __tmp_2030_1;
  wire signed [16-1:0] read_rtl_rdata_2031;
  wire read_rtl_rvalid_2032;
  assign read_rtl_rdata_2031 = (_tmp_2026 == 0)? ram_w16_l512_id0_0_0_rdata : 
                               (_tmp_2026 == 1)? ram_w16_l512_id0_1_0_rdata : 0;
  assign read_rtl_rvalid_2032 = __tmp_2028_1;
  assign _stream__lazy_reshape_24_source_0_source_ram_rdata = (_stream__lazy_reshape_24_source_0_source_sel == 1)? read_rtl_rdata_2031 : 'hx;
  reg signed [16-1:0] __variable_wdata_1001;
  assign stream__lazy_reshape_24_source_0_data = __variable_wdata_1001;
  reg [32-1:0] _stream__lazy_reshape_24_source_0_source_fsm_0;
  localparam _stream__lazy_reshape_24_source_0_source_fsm_0_init = 0;
  wire _set_flag_2033;
  assign _set_flag_2033 = control__lazy_reshape_24 == 7;
  reg _tmp_2034;
  reg _tmp_2035;
  reg [32-1:0] _tmp_2036;
  reg [32-1:0] _tmp_2037;
  reg [32-1:0] _tmp_2038;
  reg [32-1:0] _tmp_2039;
  wire [1-1:0] write_rtl_bank_2040;
  assign write_rtl_bank_2040 = _stream__lazy_reshape_24_sink_1_sink_waddr;
  assign ram_w16_l512_id1_0_0_addr = (_stream__lazy_reshape_24_stream_oready && _stream__lazy_reshape_24_sink_1_sink_wenable && (_stream__lazy_reshape_24_sink_1_sink_sel == 2) && (write_rtl_bank_2040 == 0))? _stream__lazy_reshape_24_sink_1_sink_waddr >> 1 : 
                                     (_stream_conv2d_22_stream_oready && _stream_conv2d_22_sink_26_sink_wenable && (_stream_conv2d_22_sink_26_sink_sel == 5) && (write_rtl_bank_1907 == 0))? _stream_conv2d_22_sink_26_sink_waddr >> 1 : 
                                     (_stream_conv2d_12_stream_oready && _stream_conv2d_12_sink_50_sink_wenable && (_stream_conv2d_12_sink_50_sink_sel == 21) && (write_rtl_bank_690 == 0))? _stream_conv2d_12_sink_50_sink_waddr >> 1 : 
                                     ((control_transpose_9 == 8) && (write_rtl_bank_119 == 0))? _tmp_118 >> 1 : 'hx;
  assign ram_w16_l512_id1_0_0_wdata = (_stream__lazy_reshape_24_stream_oready && _stream__lazy_reshape_24_sink_1_sink_wenable && (_stream__lazy_reshape_24_sink_1_sink_sel == 2) && (write_rtl_bank_2040 == 0))? _stream__lazy_reshape_24_sink_1_sink_wdata : 
                                      (_stream_conv2d_22_stream_oready && _stream_conv2d_22_sink_26_sink_wenable && (_stream_conv2d_22_sink_26_sink_sel == 5) && (write_rtl_bank_1907 == 0))? _stream_conv2d_22_sink_26_sink_wdata : 
                                      (_stream_conv2d_12_stream_oready && _stream_conv2d_12_sink_50_sink_wenable && (_stream_conv2d_12_sink_50_sink_sel == 21) && (write_rtl_bank_690 == 0))? _stream_conv2d_12_sink_50_sink_wdata : 
                                      ((control_transpose_9 == 8) && (write_rtl_bank_119 == 0))? read_rdata_117 : 'hx;
  assign ram_w16_l512_id1_0_0_wenable = (_stream__lazy_reshape_24_stream_oready && _stream__lazy_reshape_24_sink_1_sink_wenable && (_stream__lazy_reshape_24_sink_1_sink_sel == 2) && (write_rtl_bank_2040 == 0))? 1'd1 : 
                                        (_stream_conv2d_22_stream_oready && _stream_conv2d_22_sink_26_sink_wenable && (_stream_conv2d_22_sink_26_sink_sel == 5) && (write_rtl_bank_1907 == 0))? 1'd1 : 
                                        (_stream_conv2d_12_stream_oready && _stream_conv2d_12_sink_50_sink_wenable && (_stream_conv2d_12_sink_50_sink_sel == 21) && (write_rtl_bank_690 == 0))? 1'd1 : 
                                        ((control_transpose_9 == 8) && (write_rtl_bank_119 == 0))? 1'd1 : 0;
  assign ram_w16_l512_id1_0_0_enable = (_stream__lazy_reshape_24_stream_oready && _stream__lazy_reshape_24_sink_1_sink_wenable && (_stream__lazy_reshape_24_sink_1_sink_sel == 2) && (write_rtl_bank_2040 == 0))? 1'd1 : 
                                       (_stream_conv2d_22_stream_oready && _stream_conv2d_22_sink_26_sink_wenable && (_stream_conv2d_22_sink_26_sink_sel == 5) && (write_rtl_bank_1907 == 0))? 1'd1 : 
                                       (_stream_conv2d_12_stream_oready && _stream_conv2d_12_sink_50_sink_wenable && (_stream_conv2d_12_sink_50_sink_sel == 21) && (write_rtl_bank_690 == 0))? 1'd1 : 
                                       ((control_transpose_9 == 8) && (write_rtl_bank_119 == 0))? 1'd1 : 0;
  assign ram_w16_l512_id1_1_0_addr = (_stream__lazy_reshape_24_stream_oready && _stream__lazy_reshape_24_sink_1_sink_wenable && (_stream__lazy_reshape_24_sink_1_sink_sel == 2) && (write_rtl_bank_2040 == 1))? _stream__lazy_reshape_24_sink_1_sink_waddr >> 1 : 
                                     (_stream_conv2d_22_stream_oready && _stream_conv2d_22_sink_26_sink_wenable && (_stream_conv2d_22_sink_26_sink_sel == 5) && (write_rtl_bank_1907 == 1))? _stream_conv2d_22_sink_26_sink_waddr >> 1 : 
                                     (_stream_conv2d_12_stream_oready && _stream_conv2d_12_sink_50_sink_wenable && (_stream_conv2d_12_sink_50_sink_sel == 21) && (write_rtl_bank_690 == 1))? _stream_conv2d_12_sink_50_sink_waddr >> 1 : 
                                     ((control_transpose_9 == 8) && (write_rtl_bank_119 == 1))? _tmp_118 >> 1 : 'hx;
  assign ram_w16_l512_id1_1_0_wdata = (_stream__lazy_reshape_24_stream_oready && _stream__lazy_reshape_24_sink_1_sink_wenable && (_stream__lazy_reshape_24_sink_1_sink_sel == 2) && (write_rtl_bank_2040 == 1))? _stream__lazy_reshape_24_sink_1_sink_wdata : 
                                      (_stream_conv2d_22_stream_oready && _stream_conv2d_22_sink_26_sink_wenable && (_stream_conv2d_22_sink_26_sink_sel == 5) && (write_rtl_bank_1907 == 1))? _stream_conv2d_22_sink_26_sink_wdata : 
                                      (_stream_conv2d_12_stream_oready && _stream_conv2d_12_sink_50_sink_wenable && (_stream_conv2d_12_sink_50_sink_sel == 21) && (write_rtl_bank_690 == 1))? _stream_conv2d_12_sink_50_sink_wdata : 
                                      ((control_transpose_9 == 8) && (write_rtl_bank_119 == 1))? read_rdata_117 : 'hx;
  assign ram_w16_l512_id1_1_0_wenable = (_stream__lazy_reshape_24_stream_oready && _stream__lazy_reshape_24_sink_1_sink_wenable && (_stream__lazy_reshape_24_sink_1_sink_sel == 2) && (write_rtl_bank_2040 == 1))? 1'd1 : 
                                        (_stream_conv2d_22_stream_oready && _stream_conv2d_22_sink_26_sink_wenable && (_stream_conv2d_22_sink_26_sink_sel == 5) && (write_rtl_bank_1907 == 1))? 1'd1 : 
                                        (_stream_conv2d_12_stream_oready && _stream_conv2d_12_sink_50_sink_wenable && (_stream_conv2d_12_sink_50_sink_sel == 21) && (write_rtl_bank_690 == 1))? 1'd1 : 
                                        ((control_transpose_9 == 8) && (write_rtl_bank_119 == 1))? 1'd1 : 0;
  assign ram_w16_l512_id1_1_0_enable = (_stream__lazy_reshape_24_stream_oready && _stream__lazy_reshape_24_sink_1_sink_wenable && (_stream__lazy_reshape_24_sink_1_sink_sel == 2) && (write_rtl_bank_2040 == 1))? 1'd1 : 
                                       (_stream_conv2d_22_stream_oready && _stream_conv2d_22_sink_26_sink_wenable && (_stream_conv2d_22_sink_26_sink_sel == 5) && (write_rtl_bank_1907 == 1))? 1'd1 : 
                                       (_stream_conv2d_12_stream_oready && _stream_conv2d_12_sink_50_sink_wenable && (_stream_conv2d_12_sink_50_sink_sel == 21) && (write_rtl_bank_690 == 1))? 1'd1 : 
                                       ((control_transpose_9 == 8) && (write_rtl_bank_119 == 1))? 1'd1 : 0;
  reg [32-1:0] _stream__lazy_reshape_24_sink_1_sink_fsm_1;
  localparam _stream__lazy_reshape_24_sink_1_sink_fsm_1_init = 0;
  wire _set_flag_2041;
  assign _set_flag_2041 = control__lazy_reshape_24 == 8;
  assign _stream__lazy_reshape_24_run_flag = (_set_flag_2041)? 1 : 0;
  reg _tmp_2042;
  reg _tmp_2043;
  reg _tmp_2044;
  assign _stream__lazy_reshape_24_source_stop = _stream__lazy_reshape_24_stream_oready && (_stream__lazy_reshape_24_source_0_idle && (_stream__lazy_reshape_24_fsm == 3));
  localparam _tmp_2045 = 1;
  wire [_tmp_2045-1:0] _tmp_2046;
  assign _tmp_2046 = _stream__lazy_reshape_24_source_0_idle && (_stream__lazy_reshape_24_fsm == 3);
  reg [_tmp_2045-1:0] _tmp_2047;
  reg _tmp_2048;
  reg _tmp_2049;
  assign _stream__lazy_reshape_24_sink_start = _tmp_2049;
  reg _tmp_2050;
  reg _tmp_2051;
  assign _stream__lazy_reshape_24_sink_stop = _tmp_2051;
  reg _tmp_2052;
  reg _tmp_2053;
  assign _stream__lazy_reshape_24_sink_busy = _tmp_2053;
  reg _tmp_2054;
  assign _stream__lazy_reshape_24_busy = _stream__lazy_reshape_24_source_busy || _stream__lazy_reshape_24_sink_busy || _stream__lazy_reshape_24_busy_reg;
  wire [4-1:0] _dma_write_packed_high_local_size_2055;
  assign _dma_write_packed_high_local_size_2055 = cparam__lazy_reshape_24_write_size >> 1;
  wire [1-1:0] _dma_write_packed_low_local_size_2056;
  assign _dma_write_packed_low_local_size_2056 = cparam__lazy_reshape_24_write_size & { 1{ 1'd1 } };
  wire [4-1:0] _dma_write_packed_local_packed_size_2057;
  assign _dma_write_packed_local_packed_size_2057 = (_dma_write_packed_low_local_size_2056 > 0)? _dma_write_packed_high_local_size_2055 + 1 : _dma_write_packed_high_local_size_2055;
  wire [32-1:0] mask_addr_shifted_2058;
  assign mask_addr_shifted_2058 = _lazy_reshape_24_objaddr + _lazy_reshape_24_out_offset + _maxi_global_base_addr >> 2;
  wire [32-1:0] mask_addr_masked_2059;
  assign mask_addr_masked_2059 = mask_addr_shifted_2058 << 2;

  always @(posedge CLK) begin
    _RESETN_inv_1 <= RESETN_inv;
    _RESETN_inv_2 <= _RESETN_inv_1;
  end


  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      maxi_awaddr <= 0;
      maxi_awlen <= 0;
      maxi_awvalid <= 0;
      _maxi_waddr_cond_0_1 <= 0;
    end else begin
      if(_maxi_waddr_cond_0_1) begin
        maxi_awvalid <= 0;
      end 
      if((_maxi_write_req_fsm == 1) && !_maxi_write_req_fifo_almost_full && (_maxi_outstanding_wcount < 6) && ((_maxi_outstanding_wcount < 6) && (maxi_awready || !maxi_awvalid))) begin
        maxi_awaddr <= _maxi_write_global_addr;
        maxi_awlen <= _maxi_write_cur_global_size - 1;
        maxi_awvalid <= 1;
      end 
      if((_maxi_write_req_fsm == 1) && !_maxi_write_req_fifo_almost_full && (_maxi_outstanding_wcount < 6) && ((_maxi_outstanding_wcount < 6) && (maxi_awready || !maxi_awvalid)) && (_maxi_write_cur_global_size == 0)) begin
        maxi_awvalid <= 0;
      end 
      _maxi_waddr_cond_0_1 <= 1;
      if(maxi_awvalid && !maxi_awready) begin
        maxi_awvalid <= maxi_awvalid;
      end 
    end
  end


  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      _maxi_wdata_sb_0 <= 0;
      _maxi_wvalid_sb_0 <= 0;
      _maxi_wlast_sb_0 <= 0;
      _maxi_wstrb_sb_0 <= 0;
      _maxi_wdata_cond_0_1 <= 0;
      _maxi_wdata_cond_1_1 <= 0;
    end else begin
      if(_maxi_wdata_cond_0_1) begin
        _maxi_wvalid_sb_0 <= 0;
        _maxi_wlast_sb_0 <= 0;
      end 
      if(_maxi_wdata_cond_1_1) begin
        _maxi_wvalid_sb_0 <= 0;
        _maxi_wlast_sb_0 <= 0;
      end 
      if((_maxi_write_op_sel_buf == 1) && read_burst_packed_rvalid_156 && ((_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0)) && (_maxi_wready_sb_0 || !_maxi_wvalid_sb_0)) begin
        _maxi_wdata_sb_0 <= read_burst_packed_rdata_166;
        _maxi_wvalid_sb_0 <= 1;
        _maxi_wlast_sb_0 <= read_burst_packed_rlast_157 || (_maxi_write_size_buf == 1);
        _maxi_wstrb_sb_0 <= { 4{ 1'd1 } };
      end 
      _maxi_wdata_cond_0_1 <= 1;
      if(_maxi_wvalid_sb_0 && !_maxi_wready_sb_0) begin
        _maxi_wvalid_sb_0 <= _maxi_wvalid_sb_0;
        _maxi_wlast_sb_0 <= _maxi_wlast_sb_0;
      end 
      if((_maxi_write_op_sel_buf == 2) && read_burst_packed_rvalid_1735 && ((_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0)) && (_maxi_wready_sb_0 || !_maxi_wvalid_sb_0)) begin
        _maxi_wdata_sb_0 <= read_burst_packed_rdata_1745;
        _maxi_wvalid_sb_0 <= 1;
        _maxi_wlast_sb_0 <= read_burst_packed_rlast_1736 || (_maxi_write_size_buf == 1);
        _maxi_wstrb_sb_0 <= { 4{ 1'd1 } };
      end 
      _maxi_wdata_cond_1_1 <= 1;
      if(_maxi_wvalid_sb_0 && !_maxi_wready_sb_0) begin
        _maxi_wvalid_sb_0 <= _maxi_wvalid_sb_0;
        _maxi_wlast_sb_0 <= _maxi_wlast_sb_0;
      end 
    end
  end


  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      _sb_maxi_writedata_data_6 <= 0;
      _sb_maxi_writedata_valid_7 <= 0;
      _sb_maxi_writedata_tmp_data_9 <= 0;
      _sb_maxi_writedata_tmp_valid_10 <= 0;
    end else begin
      if(_sb_maxi_writedata_m_ready_5 || !_sb_maxi_writedata_valid_7) begin
        _sb_maxi_writedata_data_6 <= _sb_maxi_writedata_next_data_11;
        _sb_maxi_writedata_valid_7 <= _sb_maxi_writedata_next_valid_12;
      end 
      if(!_sb_maxi_writedata_tmp_valid_10 && _sb_maxi_writedata_valid_7 && !_sb_maxi_writedata_m_ready_5) begin
        _sb_maxi_writedata_tmp_data_9 <= _sb_maxi_writedata_s_data_3;
        _sb_maxi_writedata_tmp_valid_10 <= _sb_maxi_writedata_s_valid_4;
      end 
      if(_sb_maxi_writedata_tmp_valid_10 && _sb_maxi_writedata_m_ready_5) begin
        _sb_maxi_writedata_tmp_valid_10 <= 0;
      end 
    end
  end


  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      maxi_araddr <= 0;
      maxi_arlen <= 0;
      maxi_arvalid <= 0;
      _maxi_raddr_cond_0_1 <= 0;
    end else begin
      if(_maxi_raddr_cond_0_1) begin
        maxi_arvalid <= 0;
      end 
      if((_maxi_read_req_fsm == 1) && (maxi_arready || !maxi_arvalid)) begin
        maxi_araddr <= _maxi_read_global_addr;
        maxi_arlen <= _maxi_read_cur_global_size - 1;
        maxi_arvalid <= 1;
      end 
      _maxi_raddr_cond_0_1 <= 1;
      if(maxi_arvalid && !maxi_arready) begin
        maxi_arvalid <= maxi_arvalid;
      end 
    end
  end


  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      _sb_maxi_readdata_data_21 <= 0;
      _sb_maxi_readdata_valid_22 <= 0;
      _sb_maxi_readdata_tmp_data_24 <= 0;
      _sb_maxi_readdata_tmp_valid_25 <= 0;
    end else begin
      if(_sb_maxi_readdata_m_ready_20 || !_sb_maxi_readdata_valid_22) begin
        _sb_maxi_readdata_data_21 <= _sb_maxi_readdata_next_data_26;
        _sb_maxi_readdata_valid_22 <= _sb_maxi_readdata_next_valid_27;
      end 
      if(!_sb_maxi_readdata_tmp_valid_25 && _sb_maxi_readdata_valid_22 && !_sb_maxi_readdata_m_ready_20) begin
        _sb_maxi_readdata_tmp_data_24 <= _sb_maxi_readdata_s_data_18;
        _sb_maxi_readdata_tmp_valid_25 <= _sb_maxi_readdata_s_valid_19;
      end 
      if(_sb_maxi_readdata_tmp_valid_25 && _sb_maxi_readdata_m_ready_20) begin
        _sb_maxi_readdata_tmp_valid_25 <= 0;
      end 
    end
  end


  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      _maxi_outstanding_wcount <= 0;
      _maxi_read_start <= 0;
      _maxi_write_start <= 0;
      _maxi_global_base_addr <= 0;
      _maxi_read_op_sel <= 0;
      _maxi_read_global_addr <= 0;
      _maxi_read_global_size <= 0;
      _maxi_read_local_addr <= 0;
      _maxi_read_local_stride <= 0;
      _maxi_read_local_size <= 0;
      _maxi_read_local_blocksize <= 0;
      _maxi_read_req_busy <= 0;
      _maxi_read_cur_global_size <= 0;
      _maxi_read_data_busy <= 0;
      _maxi_read_op_sel_buf <= 0;
      _maxi_read_local_addr_buf <= 0;
      _maxi_read_local_stride_buf <= 0;
      _maxi_read_local_size_buf <= 0;
      _maxi_read_local_blocksize_buf <= 0;
      _maxi_write_op_sel <= 0;
      _maxi_write_global_addr <= 0;
      _maxi_write_global_size <= 0;
      _maxi_write_local_addr <= 0;
      _maxi_write_local_stride <= 0;
      _maxi_write_local_size <= 0;
      _maxi_write_local_blocksize <= 0;
      _maxi_write_req_busy <= 0;
      _maxi_write_cur_global_size <= 0;
      _maxi_write_data_busy <= 0;
      _maxi_write_op_sel_buf <= 0;
      _maxi_write_local_addr_buf <= 0;
      _maxi_write_local_stride_buf <= 0;
      _maxi_write_size_buf <= 0;
      _maxi_write_local_blocksize_buf <= 0;
    end else begin
      if(maxi_awvalid && maxi_awready && !(maxi_bvalid && maxi_bready) && (_maxi_outstanding_wcount < 7)) begin
        _maxi_outstanding_wcount <= _maxi_outstanding_wcount + 1;
      end 
      if(!(maxi_awvalid && maxi_awready) && (maxi_bvalid && maxi_bready) && (_maxi_outstanding_wcount > 0)) begin
        _maxi_outstanding_wcount <= _maxi_outstanding_wcount - 1;
      end 
      _maxi_read_start <= 0;
      _maxi_write_start <= 0;
      _maxi_global_base_addr <= _saxi_register_32;
      if((control_transpose_9 == 3) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 1;
        _maxi_read_global_addr <= mask_addr_masked_67;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_65;
        _maxi_read_local_addr <= 0;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_65;
        _maxi_read_local_blocksize <= 1;
      end 
      if((_maxi_read_req_fsm == 0) && _maxi_read_start) begin
        _maxi_read_req_busy <= 1;
      end 
      if(_maxi_read_start && _maxi_read_req_fifo_almost_full) begin
        _maxi_read_start <= 1;
      end 
      if((_maxi_read_req_fsm == 0) && (_maxi_read_start || _maxi_read_cont) && !_maxi_read_req_fifo_almost_full && (_maxi_read_global_size <= 256) && ((mask_addr_masked_77 & 4095) + (_maxi_read_global_size << 2) >= 4096)) begin
        _maxi_read_cur_global_size <= 4096 - (mask_addr_masked_79 & 4095) >> 2;
        _maxi_read_global_size <= _maxi_read_global_size - (4096 - (mask_addr_masked_81 & 4095) >> 2);
      end else if((_maxi_read_req_fsm == 0) && (_maxi_read_start || _maxi_read_cont) && !_maxi_read_req_fifo_almost_full && (_maxi_read_global_size <= 256)) begin
        _maxi_read_cur_global_size <= _maxi_read_global_size;
        _maxi_read_global_size <= 0;
      end else if((_maxi_read_req_fsm == 0) && (_maxi_read_start || _maxi_read_cont) && !_maxi_read_req_fifo_almost_full && ((mask_addr_masked_83 & 4095) + 1024 >= 4096)) begin
        _maxi_read_cur_global_size <= 4096 - (mask_addr_masked_85 & 4095) >> 2;
        _maxi_read_global_size <= _maxi_read_global_size - (4096 - (mask_addr_masked_87 & 4095) >> 2);
      end else if((_maxi_read_req_fsm == 0) && (_maxi_read_start || _maxi_read_cont) && !_maxi_read_req_fifo_almost_full) begin
        _maxi_read_cur_global_size <= 256;
        _maxi_read_global_size <= _maxi_read_global_size - 256;
      end 
      if((_maxi_read_req_fsm == 1) && (maxi_arready || !maxi_arvalid)) begin
        _maxi_read_global_addr <= _maxi_read_global_addr + (_maxi_read_cur_global_size << 2);
      end 
      if((_maxi_read_req_fsm == 1) && (maxi_arready || !maxi_arvalid) && (_maxi_read_global_size == 0)) begin
        _maxi_read_req_busy <= 0;
      end 
      if((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 1))) begin
        _maxi_read_data_busy <= 1;
        _maxi_read_op_sel_buf <= _maxi_read_op_sel_fifo;
        _maxi_read_local_addr_buf <= _maxi_read_local_addr_fifo;
        _maxi_read_local_stride_buf <= _maxi_read_local_stride_fifo;
        _maxi_read_local_size_buf <= _maxi_read_local_size_fifo;
        _maxi_read_local_blocksize_buf <= _maxi_read_local_blocksize_fifo;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0) begin
        _maxi_read_local_size_buf <= _maxi_read_local_size_buf - 1;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
        _maxi_read_data_busy <= 0;
      end 
      if((control_transpose_9 == 5) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 2;
        _maxi_read_global_addr <= mask_addr_masked_100;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_98;
        _maxi_read_local_addr <= 0;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_98;
        _maxi_read_local_blocksize <= 1;
      end 
      if((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 2))) begin
        _maxi_read_data_busy <= 1;
        _maxi_read_op_sel_buf <= _maxi_read_op_sel_fifo;
        _maxi_read_local_addr_buf <= _maxi_read_local_addr_fifo;
        _maxi_read_local_stride_buf <= _maxi_read_local_stride_fifo;
        _maxi_read_local_size_buf <= _maxi_read_local_size_fifo;
        _maxi_read_local_blocksize_buf <= _maxi_read_local_blocksize_fifo;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0) begin
        _maxi_read_local_size_buf <= _maxi_read_local_size_buf - 1;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
        _maxi_read_data_busy <= 0;
      end 
      if((control_transpose_9 == 9) && _maxi_write_req_idle) begin
        _maxi_write_start <= 1;
        _maxi_write_op_sel <= 1;
        _maxi_write_global_addr <= mask_addr_masked_124;
        _maxi_write_global_size <= _dma_write_packed_local_packed_size_122;
        _maxi_write_local_addr <= 0;
        _maxi_write_local_stride <= 2;
        _maxi_write_local_size <= _dma_write_packed_local_packed_size_122;
        _maxi_write_local_blocksize <= 1;
      end 
      if((_maxi_write_req_fsm == 0) && _maxi_write_start) begin
        _maxi_write_req_busy <= 1;
      end 
      if(_maxi_write_start && _maxi_write_req_fifo_almost_full) begin
        _maxi_write_start <= 1;
      end 
      if((_maxi_write_req_fsm == 0) && (_maxi_write_start || _maxi_write_cont) && !_maxi_write_req_fifo_almost_full && (_maxi_write_global_size <= 256) && ((mask_addr_masked_134 & 4095) + (_maxi_write_global_size << 2) >= 4096)) begin
        _maxi_write_cur_global_size <= 4096 - (mask_addr_masked_136 & 4095) >> 2;
        _maxi_write_global_size <= _maxi_write_global_size - (4096 - (mask_addr_masked_138 & 4095) >> 2);
      end else if((_maxi_write_req_fsm == 0) && (_maxi_write_start || _maxi_write_cont) && !_maxi_write_req_fifo_almost_full && (_maxi_write_global_size <= 256)) begin
        _maxi_write_cur_global_size <= _maxi_write_global_size;
        _maxi_write_global_size <= 0;
      end else if((_maxi_write_req_fsm == 0) && (_maxi_write_start || _maxi_write_cont) && !_maxi_write_req_fifo_almost_full && ((mask_addr_masked_140 & 4095) + 1024 >= 4096)) begin
        _maxi_write_cur_global_size <= 4096 - (mask_addr_masked_142 & 4095) >> 2;
        _maxi_write_global_size <= _maxi_write_global_size - (4096 - (mask_addr_masked_144 & 4095) >> 2);
      end else if((_maxi_write_req_fsm == 0) && (_maxi_write_start || _maxi_write_cont) && !_maxi_write_req_fifo_almost_full) begin
        _maxi_write_cur_global_size <= 256;
        _maxi_write_global_size <= _maxi_write_global_size - 256;
      end 
      if((_maxi_write_req_fsm == 1) && ((_maxi_write_req_fsm == 1) && !_maxi_write_req_fifo_almost_full && (maxi_awready || !maxi_awvalid) && (_maxi_outstanding_wcount < 6))) begin
        _maxi_write_global_addr <= _maxi_write_global_addr + (_maxi_write_cur_global_size << 2);
      end 
      if((_maxi_write_req_fsm == 1) && ((_maxi_write_req_fsm == 1) && !_maxi_write_req_fifo_almost_full && (maxi_awready || !maxi_awvalid) && (_maxi_outstanding_wcount < 6)) && (_maxi_write_global_size == 0)) begin
        _maxi_write_req_busy <= 0;
      end 
      if((_maxi_write_data_fsm == 0) && (!_maxi_write_data_busy && !_maxi_write_req_fifo_empty && (_maxi_write_op_sel_fifo == 1))) begin
        _maxi_write_data_busy <= 1;
        _maxi_write_op_sel_buf <= _maxi_write_op_sel_fifo;
        _maxi_write_local_addr_buf <= _maxi_write_local_addr_fifo;
        _maxi_write_local_stride_buf <= _maxi_write_local_stride_fifo;
        _maxi_write_size_buf <= _maxi_write_size_fifo;
        _maxi_write_local_blocksize_buf <= _maxi_write_local_blocksize_fifo;
      end 
      if(_maxi_write_data_fsm == 1) begin
        _maxi_write_size_buf <= 0;
      end 
      if((_maxi_write_data_fsm == 2) && (!_maxi_write_req_fifo_empty && (_maxi_write_size_buf == 0))) begin
        _maxi_write_size_buf <= _maxi_write_size_fifo;
      end 
      if((_maxi_write_data_fsm == 2) && read_burst_packed_rvalid_156 && ((_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0))) begin
        _maxi_write_size_buf <= _maxi_write_size_buf - 1;
      end 
      if((_maxi_write_data_fsm == 2) && ((_maxi_write_op_sel_buf == 1) && read_burst_packed_rvalid_156 && ((_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0))) && read_burst_packed_rlast_157) begin
        _maxi_write_data_busy <= 0;
      end 
      if((control_conv2d_12 == 2) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 3;
        _maxi_read_global_addr <= mask_addr_masked_168;
        _maxi_read_global_size <= cparam_conv2d_12_bias_num;
        _maxi_read_local_addr <= 0;
        _maxi_read_local_stride <= 1;
        _maxi_read_local_size <= cparam_conv2d_12_bias_num;
        _maxi_read_local_blocksize <= 1;
      end 
      if((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 3))) begin
        _maxi_read_data_busy <= 1;
        _maxi_read_op_sel_buf <= _maxi_read_op_sel_fifo;
        _maxi_read_local_addr_buf <= _maxi_read_local_addr_fifo;
        _maxi_read_local_stride_buf <= _maxi_read_local_stride_fifo;
        _maxi_read_local_size_buf <= _maxi_read_local_size_fifo;
        _maxi_read_local_blocksize_buf <= _maxi_read_local_blocksize_fifo;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0) begin
        _maxi_read_local_size_buf <= _maxi_read_local_size_buf - 1;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
        _maxi_read_data_busy <= 0;
      end 
      if((control_conv2d_12 == 4) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 1;
        _maxi_read_global_addr <= mask_addr_masked_177;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_175;
        _maxi_read_local_addr <= 0;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_175;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_conv2d_12 == 8) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 4;
        _maxi_read_global_addr <= mask_addr_masked_185;
        _maxi_read_global_size <= _dma_write_block_local_size_180;
        _maxi_read_local_addr <= conv2d_12_filter_page_dma_offset;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_write_block_local_size_180;
        _maxi_read_local_blocksize <= _dma_read_block_local_blocksize_183;
      end 
      if((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 4))) begin
        _maxi_read_data_busy <= 1;
        _maxi_read_op_sel_buf <= _maxi_read_op_sel_fifo;
        _maxi_read_local_addr_buf <= _maxi_read_local_addr_fifo;
        _maxi_read_local_stride_buf <= _maxi_read_local_stride_fifo;
        _maxi_read_local_size_buf <= _maxi_read_local_size_fifo;
        _maxi_read_local_blocksize_buf <= _maxi_read_local_blocksize_fifo;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0) begin
        _maxi_read_local_size_buf <= _maxi_read_local_size_buf - 1;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
        _maxi_read_data_busy <= 0;
      end 
      if((control_conv2d_12 == 14) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 5;
        _maxi_read_global_addr <= mask_addr_masked_287;
        _maxi_read_global_size <= _dma_write_block_local_size_282;
        _maxi_read_local_addr <= conv2d_12_act_page_dma_offset_0;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_write_block_local_size_282;
        _maxi_read_local_blocksize <= _dma_read_block_local_blocksize_285;
      end 
      if((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 5))) begin
        _maxi_read_data_busy <= 1;
        _maxi_read_op_sel_buf <= _maxi_read_op_sel_fifo;
        _maxi_read_local_addr_buf <= _maxi_read_local_addr_fifo;
        _maxi_read_local_stride_buf <= _maxi_read_local_stride_fifo;
        _maxi_read_local_size_buf <= _maxi_read_local_size_fifo;
        _maxi_read_local_blocksize_buf <= _maxi_read_local_blocksize_fifo;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0) begin
        _maxi_read_local_size_buf <= _maxi_read_local_size_buf - 1;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
        _maxi_read_data_busy <= 0;
      end 
      if((control_conv2d_12 == 17) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 6;
        _maxi_read_global_addr <= mask_addr_masked_329;
        _maxi_read_global_size <= _dma_write_block_local_size_324;
        _maxi_read_local_addr <= conv2d_12_act_page_dma_offset_1;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_write_block_local_size_324;
        _maxi_read_local_blocksize <= _dma_read_block_local_blocksize_327;
      end 
      if((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 6))) begin
        _maxi_read_data_busy <= 1;
        _maxi_read_op_sel_buf <= _maxi_read_op_sel_fifo;
        _maxi_read_local_addr_buf <= _maxi_read_local_addr_fifo;
        _maxi_read_local_stride_buf <= _maxi_read_local_stride_fifo;
        _maxi_read_local_size_buf <= _maxi_read_local_size_fifo;
        _maxi_read_local_blocksize_buf <= _maxi_read_local_blocksize_fifo;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0) begin
        _maxi_read_local_size_buf <= _maxi_read_local_size_buf - 1;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
        _maxi_read_data_busy <= 0;
      end 
      if((control_conv2d_12 == 20) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 7;
        _maxi_read_global_addr <= mask_addr_masked_371;
        _maxi_read_global_size <= _dma_write_block_local_size_366;
        _maxi_read_local_addr <= conv2d_12_act_page_dma_offset_2;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_write_block_local_size_366;
        _maxi_read_local_blocksize <= _dma_read_block_local_blocksize_369;
      end 
      if((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 7))) begin
        _maxi_read_data_busy <= 1;
        _maxi_read_op_sel_buf <= _maxi_read_op_sel_fifo;
        _maxi_read_local_addr_buf <= _maxi_read_local_addr_fifo;
        _maxi_read_local_stride_buf <= _maxi_read_local_stride_fifo;
        _maxi_read_local_size_buf <= _maxi_read_local_size_fifo;
        _maxi_read_local_blocksize_buf <= _maxi_read_local_blocksize_fifo;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0) begin
        _maxi_read_local_size_buf <= _maxi_read_local_size_buf - 1;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
        _maxi_read_data_busy <= 0;
      end 
      if((control_conv2d_12 == 29) && _maxi_write_req_idle) begin
        _maxi_write_start <= 1;
        _maxi_write_op_sel <= 1;
        _maxi_write_global_addr <= mask_addr_masked_1110;
        _maxi_write_global_size <= _dma_write_packed_local_packed_size_1108;
        _maxi_write_local_addr <= conv2d_12_out_laddr_offset + conv2d_12_out_page_dma_offset;
        _maxi_write_local_stride <= 2;
        _maxi_write_local_size <= _dma_write_packed_local_packed_size_1108;
        _maxi_write_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 5) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1115;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1113;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1113;
        _maxi_read_local_blocksize <= 1;
      end 
      if((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 8))) begin
        _maxi_read_data_busy <= 1;
        _maxi_read_op_sel_buf <= _maxi_read_op_sel_fifo;
        _maxi_read_local_addr_buf <= _maxi_read_local_addr_fifo;
        _maxi_read_local_stride_buf <= _maxi_read_local_stride_fifo;
        _maxi_read_local_size_buf <= _maxi_read_local_size_fifo;
        _maxi_read_local_blocksize_buf <= _maxi_read_local_blocksize_fifo;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0) begin
        _maxi_read_local_size_buf <= _maxi_read_local_size_buf - 1;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
        _maxi_read_data_busy <= 0;
      end 
      if((control_avg_pool_serial_20 == 8) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1128;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1126;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1126;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 11) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1133;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1131;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1131;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 14) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1138;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1136;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1136;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 17) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1143;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1141;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1141;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 20) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1148;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1146;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1146;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 23) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1153;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1151;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1151;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 26) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1158;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1156;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1156;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 29) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1163;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1161;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1161;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 32) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1168;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1166;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1166;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 35) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1173;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1171;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1171;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 38) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1178;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1176;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1176;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 41) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1183;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1181;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1181;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 44) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1188;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1186;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1186;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 47) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1193;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1191;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1191;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 50) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1198;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1196;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1196;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 53) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1203;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1201;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1201;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 56) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1208;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1206;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1206;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 59) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1213;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1211;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1211;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 62) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1218;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1216;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1216;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 65) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1223;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1221;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1221;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 68) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1228;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1226;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1226;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 71) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1233;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1231;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1231;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 74) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1238;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1236;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1236;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 77) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1243;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1241;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1241;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 80) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1248;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1246;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1246;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 83) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1253;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1251;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1251;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 86) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1258;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1256;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1256;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 89) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1263;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1261;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1261;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 92) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1268;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1266;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1266;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 95) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1273;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1271;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1271;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 98) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1278;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1276;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1276;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 101) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1283;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1281;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1281;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 104) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1288;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1286;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1286;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 107) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1293;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1291;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1291;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 110) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1298;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1296;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1296;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 113) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1303;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1301;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1301;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 116) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1308;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1306;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1306;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 119) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1313;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1311;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1311;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 122) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1318;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1316;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1316;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 125) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1323;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1321;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1321;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 128) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1328;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1326;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1326;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 131) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1333;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1331;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1331;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 134) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1338;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1336;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1336;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 137) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1343;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1341;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1341;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 140) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1348;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1346;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1346;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 143) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1353;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1351;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1351;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 146) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1358;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1356;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1356;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 149) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 8;
        _maxi_read_global_addr <= mask_addr_masked_1363;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1361;
        _maxi_read_local_addr <= avg_pool_serial_20_act_page_dma_offset + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size + cparam_avg_pool_serial_20_act_read_size;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1361;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_avg_pool_serial_20 == 156) && _maxi_write_req_idle) begin
        _maxi_write_start <= 1;
        _maxi_write_op_sel <= 2;
        _maxi_write_global_addr <= mask_addr_masked_1731;
        _maxi_write_global_size <= _dma_write_packed_local_packed_size_1729;
        _maxi_write_local_addr <= avg_pool_serial_20_out_page_dma_offset;
        _maxi_write_local_stride <= 2;
        _maxi_write_local_size <= _dma_write_packed_local_packed_size_1729;
        _maxi_write_local_blocksize <= 1;
      end 
      if((_maxi_write_data_fsm == 0) && (!_maxi_write_data_busy && !_maxi_write_req_fifo_empty && (_maxi_write_op_sel_fifo == 2))) begin
        _maxi_write_data_busy <= 1;
        _maxi_write_op_sel_buf <= _maxi_write_op_sel_fifo;
        _maxi_write_local_addr_buf <= _maxi_write_local_addr_fifo;
        _maxi_write_local_stride_buf <= _maxi_write_local_stride_fifo;
        _maxi_write_size_buf <= _maxi_write_size_fifo;
        _maxi_write_local_blocksize_buf <= _maxi_write_local_blocksize_fifo;
      end 
      if(_maxi_write_data_fsm == 1) begin
        _maxi_write_size_buf <= 0;
      end 
      if((_maxi_write_data_fsm == 2) && (!_maxi_write_req_fifo_empty && (_maxi_write_size_buf == 0))) begin
        _maxi_write_size_buf <= _maxi_write_size_fifo;
      end 
      if((_maxi_write_data_fsm == 2) && read_burst_packed_rvalid_1735 && ((_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0))) begin
        _maxi_write_size_buf <= _maxi_write_size_buf - 1;
      end 
      if((_maxi_write_data_fsm == 2) && ((_maxi_write_op_sel_buf == 2) && read_burst_packed_rvalid_1735 && ((_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0))) && read_burst_packed_rlast_1736) begin
        _maxi_write_data_busy <= 0;
      end 
      if((control_conv2d_22 == 2) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 3;
        _maxi_read_global_addr <= mask_addr_masked_1747;
        _maxi_read_global_size <= cparam_conv2d_22_bias_num;
        _maxi_read_local_addr <= 0;
        _maxi_read_local_stride <= 1;
        _maxi_read_local_size <= cparam_conv2d_22_bias_num;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_conv2d_22 == 4) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 1;
        _maxi_read_global_addr <= mask_addr_masked_1752;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1750;
        _maxi_read_local_addr <= 0;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1750;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control_conv2d_22 == 8) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 9;
        _maxi_read_global_addr <= mask_addr_masked_1757;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1755;
        _maxi_read_local_addr <= conv2d_22_filter_page_dma_offset;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1755;
        _maxi_read_local_blocksize <= 1;
      end 
      if((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 9))) begin
        _maxi_read_data_busy <= 1;
        _maxi_read_op_sel_buf <= _maxi_read_op_sel_fifo;
        _maxi_read_local_addr_buf <= _maxi_read_local_addr_fifo;
        _maxi_read_local_stride_buf <= _maxi_read_local_stride_fifo;
        _maxi_read_local_size_buf <= _maxi_read_local_size_fifo;
        _maxi_read_local_blocksize_buf <= _maxi_read_local_blocksize_fifo;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0) begin
        _maxi_read_local_size_buf <= _maxi_read_local_size_buf - 1;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
        _maxi_read_data_busy <= 0;
      end 
      if((control_conv2d_22 == 14) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 10;
        _maxi_read_global_addr <= mask_addr_masked_1770;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_1768;
        _maxi_read_local_addr <= conv2d_22_act_page_dma_offset_0;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_1768;
        _maxi_read_local_blocksize <= 1;
      end 
      if((_maxi_read_data_fsm == 0) && (!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 10))) begin
        _maxi_read_data_busy <= 1;
        _maxi_read_op_sel_buf <= _maxi_read_op_sel_fifo;
        _maxi_read_local_addr_buf <= _maxi_read_local_addr_fifo;
        _maxi_read_local_stride_buf <= _maxi_read_local_stride_fifo;
        _maxi_read_local_size_buf <= _maxi_read_local_size_fifo;
        _maxi_read_local_blocksize_buf <= _maxi_read_local_blocksize_fifo;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0) begin
        _maxi_read_local_size_buf <= _maxi_read_local_size_buf - 1;
      end 
      if((_maxi_read_data_fsm == 2) && _maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
        _maxi_read_data_busy <= 0;
      end 
      if((control_conv2d_22 == 23) && _maxi_write_req_idle) begin
        _maxi_write_start <= 1;
        _maxi_write_op_sel <= 1;
        _maxi_write_global_addr <= mask_addr_masked_2018;
        _maxi_write_global_size <= _dma_write_packed_local_packed_size_2016;
        _maxi_write_local_addr <= conv2d_22_out_laddr_offset + conv2d_22_out_page_dma_offset;
        _maxi_write_local_stride <= 2;
        _maxi_write_local_size <= _dma_write_packed_local_packed_size_2016;
        _maxi_write_local_blocksize <= 1;
      end 
      if((control__lazy_reshape_24 == 3) && _maxi_read_req_idle) begin
        _maxi_read_start <= 1;
        _maxi_read_op_sel <= 1;
        _maxi_read_global_addr <= mask_addr_masked_2023;
        _maxi_read_global_size <= _dma_read_packed_local_packed_size_2021;
        _maxi_read_local_addr <= 0;
        _maxi_read_local_stride <= 2;
        _maxi_read_local_size <= _dma_read_packed_local_packed_size_2021;
        _maxi_read_local_blocksize <= 1;
      end 
      if((control__lazy_reshape_24 == 12) && _maxi_write_req_idle) begin
        _maxi_write_start <= 1;
        _maxi_write_op_sel <= 1;
        _maxi_write_global_addr <= mask_addr_masked_2059;
        _maxi_write_global_size <= _dma_write_packed_local_packed_size_2057;
        _maxi_write_local_addr <= 0;
        _maxi_write_local_stride <= 2;
        _maxi_write_local_size <= _dma_write_packed_local_packed_size_2057;
        _maxi_write_local_blocksize <= 1;
      end 
    end
  end


  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      count__maxi_read_req_fifo <= 0;
      __tmp_75_1 <= 0;
    end else begin
      if(_maxi_read_req_fifo_enq && !_maxi_read_req_fifo_full && (_maxi_read_req_fifo_deq && !_maxi_read_req_fifo_empty)) begin
        count__maxi_read_req_fifo <= count__maxi_read_req_fifo;
      end else if(_maxi_read_req_fifo_enq && !_maxi_read_req_fifo_full) begin
        count__maxi_read_req_fifo <= count__maxi_read_req_fifo + 1;
      end else if(_maxi_read_req_fifo_deq && !_maxi_read_req_fifo_empty) begin
        count__maxi_read_req_fifo <= count__maxi_read_req_fifo - 1;
      end 
      __tmp_75_1 <= _tmp_75;
    end
  end


  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      count__maxi_write_req_fifo <= 0;
      __tmp_132_1 <= 0;
      __tmp_152_1 <= 0;
    end else begin
      if(_maxi_write_req_fifo_enq && !_maxi_write_req_fifo_full && (_maxi_write_req_fifo_deq && !_maxi_write_req_fifo_empty)) begin
        count__maxi_write_req_fifo <= count__maxi_write_req_fifo;
      end else if(_maxi_write_req_fifo_enq && !_maxi_write_req_fifo_full) begin
        count__maxi_write_req_fifo <= count__maxi_write_req_fifo + 1;
      end else if(_maxi_write_req_fifo_deq && !_maxi_write_req_fifo_empty) begin
        count__maxi_write_req_fifo <= count__maxi_write_req_fifo - 1;
      end 
      __tmp_132_1 <= _tmp_132;
      __tmp_152_1 <= _tmp_152;
    end
  end


  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      saxi_rdata <= 0;
      saxi_rvalid <= 0;
      _saxi_rdata_cond_0_1 <= 0;
    end else begin
      if(_saxi_rdata_cond_0_1) begin
        saxi_rvalid <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid)) begin
        saxi_rdata <= axislite_rdata_46;
        saxi_rvalid <= 1;
      end 
      _saxi_rdata_cond_0_1 <= 1;
      if(saxi_rvalid && !saxi_rready) begin
        saxi_rvalid <= saxi_rvalid;
      end 
    end
  end


  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      saxi_bvalid <= 0;
      prev_awvalid_43 <= 0;
      prev_arvalid_44 <= 0;
      writevalid_41 <= 0;
      readvalid_42 <= 0;
      addr_40 <= 0;
      _saxi_register_0 <= 0;
      _saxi_flag_0 <= 0;
      _saxi_register_1 <= 0;
      _saxi_flag_1 <= 0;
      _saxi_register_2 <= 0;
      _saxi_flag_2 <= 0;
      _saxi_register_3 <= 0;
      _saxi_flag_3 <= 0;
      _saxi_register_4 <= 0;
      _saxi_flag_4 <= 0;
      _saxi_register_5 <= 0;
      _saxi_flag_5 <= 0;
      _saxi_register_6 <= 0;
      _saxi_flag_6 <= 0;
      _saxi_register_7 <= 0;
      _saxi_flag_7 <= 0;
      _saxi_register_8 <= 0;
      _saxi_flag_8 <= 0;
      _saxi_register_9 <= 0;
      _saxi_flag_9 <= 0;
      _saxi_register_10 <= 0;
      _saxi_flag_10 <= 0;
      _saxi_register_11 <= 0;
      _saxi_flag_11 <= 0;
      _saxi_register_12 <= 0;
      _saxi_flag_12 <= 0;
      _saxi_register_13 <= 0;
      _saxi_flag_13 <= 0;
      _saxi_register_14 <= 0;
      _saxi_flag_14 <= 0;
      _saxi_register_15 <= 0;
      _saxi_flag_15 <= 0;
      _saxi_register_16 <= 0;
      _saxi_flag_16 <= 0;
      _saxi_register_17 <= 0;
      _saxi_flag_17 <= 0;
      _saxi_register_18 <= 0;
      _saxi_flag_18 <= 0;
      _saxi_register_19 <= 0;
      _saxi_flag_19 <= 0;
      _saxi_register_20 <= 0;
      _saxi_flag_20 <= 0;
      _saxi_register_21 <= 0;
      _saxi_flag_21 <= 0;
      _saxi_register_22 <= 0;
      _saxi_flag_22 <= 0;
      _saxi_register_23 <= 0;
      _saxi_flag_23 <= 0;
      _saxi_register_24 <= 0;
      _saxi_flag_24 <= 0;
      _saxi_register_25 <= 0;
      _saxi_flag_25 <= 0;
      _saxi_register_26 <= 0;
      _saxi_flag_26 <= 0;
      _saxi_register_27 <= 0;
      _saxi_flag_27 <= 0;
      _saxi_register_28 <= 0;
      _saxi_flag_28 <= 0;
      _saxi_register_29 <= 0;
      _saxi_flag_29 <= 0;
      _saxi_register_30 <= 0;
      _saxi_flag_30 <= 0;
      _saxi_register_31 <= 164032;
      _saxi_flag_31 <= 0;
      _saxi_register_32 <= 0;
      _saxi_flag_32 <= 0;
      _saxi_register_33 <= 51008;
      _saxi_flag_33 <= 0;
      _saxi_register_34 <= 0;
      _saxi_flag_34 <= 0;
      _saxi_register_35 <= 64;
      _saxi_flag_35 <= 0;
      _saxi_register_36 <= 2048;
      _saxi_flag_36 <= 0;
      _saxi_register_11[0] <= (0 >> 0) & 1'd1;
      _saxi_register_9[0] <= (0 >> 0) & 1'd1;
      _saxi_register_11[1] <= (0 >> 1) & 1'd1;
      _saxi_register_9[1] <= (0 >> 1) & 1'd1;
      _saxi_register_11[2] <= (0 >> 2) & 1'd1;
      _saxi_register_9[2] <= (0 >> 2) & 1'd1;
      _saxi_register_11[3] <= (0 >> 3) & 1'd1;
      _saxi_register_9[3] <= (0 >> 3) & 1'd1;
      _saxi_register_11[4] <= (0 >> 4) & 1'd1;
      _saxi_register_9[4] <= (0 >> 4) & 1'd1;
      _saxi_register_11[5] <= (0 >> 5) & 1'd1;
      _saxi_register_9[5] <= (0 >> 5) & 1'd1;
      _saxi_register_11[6] <= (0 >> 6) & 1'd1;
      _saxi_register_9[6] <= (0 >> 6) & 1'd1;
      _saxi_register_11[7] <= (0 >> 7) & 1'd1;
      _saxi_register_9[7] <= (0 >> 7) & 1'd1;
      _saxi_register_11[8] <= (0 >> 8) & 1'd1;
      _saxi_register_9[8] <= (0 >> 8) & 1'd1;
      _saxi_register_11[9] <= (0 >> 9) & 1'd1;
      _saxi_register_9[9] <= (0 >> 9) & 1'd1;
      _saxi_register_11[10] <= (0 >> 10) & 1'd1;
      _saxi_register_9[10] <= (0 >> 10) & 1'd1;
      _saxi_register_11[11] <= (0 >> 11) & 1'd1;
      _saxi_register_9[11] <= (0 >> 11) & 1'd1;
      _saxi_register_11[12] <= (0 >> 12) & 1'd1;
      _saxi_register_9[12] <= (0 >> 12) & 1'd1;
      _saxi_register_11[13] <= (0 >> 13) & 1'd1;
      _saxi_register_9[13] <= (0 >> 13) & 1'd1;
      _saxi_register_11[14] <= (0 >> 14) & 1'd1;
      _saxi_register_9[14] <= (0 >> 14) & 1'd1;
      _saxi_register_11[15] <= (0 >> 15) & 1'd1;
      _saxi_register_9[15] <= (0 >> 15) & 1'd1;
      _saxi_register_11[16] <= (0 >> 16) & 1'd1;
      _saxi_register_9[16] <= (0 >> 16) & 1'd1;
      _saxi_register_11[17] <= (0 >> 17) & 1'd1;
      _saxi_register_9[17] <= (0 >> 17) & 1'd1;
      _saxi_register_11[18] <= (0 >> 18) & 1'd1;
      _saxi_register_9[18] <= (0 >> 18) & 1'd1;
      _saxi_register_11[19] <= (0 >> 19) & 1'd1;
      _saxi_register_9[19] <= (0 >> 19) & 1'd1;
      _saxi_register_11[20] <= (0 >> 20) & 1'd1;
      _saxi_register_9[20] <= (0 >> 20) & 1'd1;
      _saxi_register_11[21] <= (0 >> 21) & 1'd1;
      _saxi_register_9[21] <= (0 >> 21) & 1'd1;
      _saxi_register_11[22] <= (0 >> 22) & 1'd1;
      _saxi_register_9[22] <= (0 >> 22) & 1'd1;
      _saxi_register_11[23] <= (0 >> 23) & 1'd1;
      _saxi_register_9[23] <= (0 >> 23) & 1'd1;
      _saxi_register_11[24] <= (0 >> 24) & 1'd1;
      _saxi_register_9[24] <= (0 >> 24) & 1'd1;
      _saxi_register_11[25] <= (0 >> 25) & 1'd1;
      _saxi_register_9[25] <= (0 >> 25) & 1'd1;
      _saxi_register_11[26] <= (0 >> 26) & 1'd1;
      _saxi_register_9[26] <= (0 >> 26) & 1'd1;
      _saxi_register_11[27] <= (0 >> 27) & 1'd1;
      _saxi_register_9[27] <= (0 >> 27) & 1'd1;
      _saxi_register_11[28] <= (0 >> 28) & 1'd1;
      _saxi_register_9[28] <= (0 >> 28) & 1'd1;
      _saxi_register_11[29] <= (0 >> 29) & 1'd1;
      _saxi_register_9[29] <= (0 >> 29) & 1'd1;
      _saxi_register_11[30] <= (0 >> 30) & 1'd1;
      _saxi_register_9[30] <= (0 >> 30) & 1'd1;
      _saxi_register_11[31] <= (0 >> 31) & 1'd1;
      _saxi_register_9[31] <= (0 >> 31) & 1'd1;
      internal_state_counter <= 0;
    end else begin
      if(saxi_bvalid && saxi_bready) begin
        saxi_bvalid <= 0;
      end 
      if(saxi_wvalid && saxi_wready) begin
        saxi_bvalid <= 1;
      end 
      prev_awvalid_43 <= saxi_awvalid;
      prev_arvalid_44 <= saxi_arvalid;
      writevalid_41 <= 0;
      readvalid_42 <= 0;
      if(saxi_awready && saxi_awvalid && !saxi_bvalid) begin
        addr_40 <= saxi_awaddr;
        writevalid_41 <= 1;
      end else if(saxi_arready && saxi_arvalid) begin
        addr_40 <= saxi_araddr;
        readvalid_42 <= 1;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 0)) begin
        _saxi_register_0 <= axislite_resetval_48;
        _saxi_flag_0 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 1)) begin
        _saxi_register_1 <= axislite_resetval_48;
        _saxi_flag_1 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 2)) begin
        _saxi_register_2 <= axislite_resetval_48;
        _saxi_flag_2 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 3)) begin
        _saxi_register_3 <= axislite_resetval_48;
        _saxi_flag_3 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 4)) begin
        _saxi_register_4 <= axislite_resetval_48;
        _saxi_flag_4 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 5)) begin
        _saxi_register_5 <= axislite_resetval_48;
        _saxi_flag_5 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 6)) begin
        _saxi_register_6 <= axislite_resetval_48;
        _saxi_flag_6 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 7)) begin
        _saxi_register_7 <= axislite_resetval_48;
        _saxi_flag_7 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 8)) begin
        _saxi_register_8 <= axislite_resetval_48;
        _saxi_flag_8 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 9)) begin
        _saxi_register_9 <= axislite_resetval_48;
        _saxi_flag_9 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 10)) begin
        _saxi_register_10 <= axislite_resetval_48;
        _saxi_flag_10 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 11)) begin
        _saxi_register_11 <= axislite_resetval_48;
        _saxi_flag_11 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 12)) begin
        _saxi_register_12 <= axislite_resetval_48;
        _saxi_flag_12 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 13)) begin
        _saxi_register_13 <= axislite_resetval_48;
        _saxi_flag_13 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 14)) begin
        _saxi_register_14 <= axislite_resetval_48;
        _saxi_flag_14 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 15)) begin
        _saxi_register_15 <= axislite_resetval_48;
        _saxi_flag_15 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 16)) begin
        _saxi_register_16 <= axislite_resetval_48;
        _saxi_flag_16 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 17)) begin
        _saxi_register_17 <= axislite_resetval_48;
        _saxi_flag_17 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 18)) begin
        _saxi_register_18 <= axislite_resetval_48;
        _saxi_flag_18 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 19)) begin
        _saxi_register_19 <= axislite_resetval_48;
        _saxi_flag_19 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 20)) begin
        _saxi_register_20 <= axislite_resetval_48;
        _saxi_flag_20 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 21)) begin
        _saxi_register_21 <= axislite_resetval_48;
        _saxi_flag_21 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 22)) begin
        _saxi_register_22 <= axislite_resetval_48;
        _saxi_flag_22 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 23)) begin
        _saxi_register_23 <= axislite_resetval_48;
        _saxi_flag_23 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 24)) begin
        _saxi_register_24 <= axislite_resetval_48;
        _saxi_flag_24 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 25)) begin
        _saxi_register_25 <= axislite_resetval_48;
        _saxi_flag_25 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 26)) begin
        _saxi_register_26 <= axislite_resetval_48;
        _saxi_flag_26 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 27)) begin
        _saxi_register_27 <= axislite_resetval_48;
        _saxi_flag_27 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 28)) begin
        _saxi_register_28 <= axislite_resetval_48;
        _saxi_flag_28 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 29)) begin
        _saxi_register_29 <= axislite_resetval_48;
        _saxi_flag_29 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 30)) begin
        _saxi_register_30 <= axislite_resetval_48;
        _saxi_flag_30 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 31)) begin
        _saxi_register_31 <= axislite_resetval_48;
        _saxi_flag_31 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 32)) begin
        _saxi_register_32 <= axislite_resetval_48;
        _saxi_flag_32 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 33)) begin
        _saxi_register_33 <= axislite_resetval_48;
        _saxi_flag_33 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 34)) begin
        _saxi_register_34 <= axislite_resetval_48;
        _saxi_flag_34 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 35)) begin
        _saxi_register_35 <= axislite_resetval_48;
        _saxi_flag_35 <= 0;
      end 
      if((_saxi_register_fsm == 1) && (saxi_rready || !saxi_rvalid) && axislite_flag_47 && (axis_maskaddr_45 == 36)) begin
        _saxi_register_36 <= axislite_resetval_48;
        _saxi_flag_36 <= 0;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 0)) begin
        _saxi_register_0 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 1)) begin
        _saxi_register_1 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 2)) begin
        _saxi_register_2 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 3)) begin
        _saxi_register_3 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 4)) begin
        _saxi_register_4 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 5)) begin
        _saxi_register_5 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 6)) begin
        _saxi_register_6 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 7)) begin
        _saxi_register_7 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 8)) begin
        _saxi_register_8 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 9)) begin
        _saxi_register_9 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 10)) begin
        _saxi_register_10 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 11)) begin
        _saxi_register_11 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 12)) begin
        _saxi_register_12 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 13)) begin
        _saxi_register_13 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 14)) begin
        _saxi_register_14 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 15)) begin
        _saxi_register_15 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 16)) begin
        _saxi_register_16 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 17)) begin
        _saxi_register_17 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 18)) begin
        _saxi_register_18 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 19)) begin
        _saxi_register_19 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 20)) begin
        _saxi_register_20 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 21)) begin
        _saxi_register_21 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 22)) begin
        _saxi_register_22 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 23)) begin
        _saxi_register_23 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 24)) begin
        _saxi_register_24 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 25)) begin
        _saxi_register_25 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 26)) begin
        _saxi_register_26 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 27)) begin
        _saxi_register_27 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 28)) begin
        _saxi_register_28 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 29)) begin
        _saxi_register_29 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 30)) begin
        _saxi_register_30 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 31)) begin
        _saxi_register_31 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 32)) begin
        _saxi_register_32 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 33)) begin
        _saxi_register_33 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 34)) begin
        _saxi_register_34 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 35)) begin
        _saxi_register_35 <= saxi_wdata;
      end 
      if((_saxi_register_fsm == 3) && saxi_wvalid && (axis_maskaddr_45 == 36)) begin
        _saxi_register_36 <= saxi_wdata;
      end 
      if(_saxi_register_11[0] == 1) begin
        _saxi_register_11[0] <= 0;
        _saxi_register_9[0] <= 0;
      end 
      if(_saxi_register_11[1] == 1) begin
        _saxi_register_11[1] <= 0;
        _saxi_register_9[1] <= 0;
      end 
      if(_saxi_register_11[2] == 1) begin
        _saxi_register_11[2] <= 0;
        _saxi_register_9[2] <= 0;
      end 
      if(_saxi_register_11[3] == 1) begin
        _saxi_register_11[3] <= 0;
        _saxi_register_9[3] <= 0;
      end 
      if(_saxi_register_11[4] == 1) begin
        _saxi_register_11[4] <= 0;
        _saxi_register_9[4] <= 0;
      end 
      if(_saxi_register_11[5] == 1) begin
        _saxi_register_11[5] <= 0;
        _saxi_register_9[5] <= 0;
      end 
      if(_saxi_register_11[6] == 1) begin
        _saxi_register_11[6] <= 0;
        _saxi_register_9[6] <= 0;
      end 
      if(_saxi_register_11[7] == 1) begin
        _saxi_register_11[7] <= 0;
        _saxi_register_9[7] <= 0;
      end 
      if(_saxi_register_11[8] == 1) begin
        _saxi_register_11[8] <= 0;
        _saxi_register_9[8] <= 0;
      end 
      if(_saxi_register_11[9] == 1) begin
        _saxi_register_11[9] <= 0;
        _saxi_register_9[9] <= 0;
      end 
      if(_saxi_register_11[10] == 1) begin
        _saxi_register_11[10] <= 0;
        _saxi_register_9[10] <= 0;
      end 
      if(_saxi_register_11[11] == 1) begin
        _saxi_register_11[11] <= 0;
        _saxi_register_9[11] <= 0;
      end 
      if(_saxi_register_11[12] == 1) begin
        _saxi_register_11[12] <= 0;
        _saxi_register_9[12] <= 0;
      end 
      if(_saxi_register_11[13] == 1) begin
        _saxi_register_11[13] <= 0;
        _saxi_register_9[13] <= 0;
      end 
      if(_saxi_register_11[14] == 1) begin
        _saxi_register_11[14] <= 0;
        _saxi_register_9[14] <= 0;
      end 
      if(_saxi_register_11[15] == 1) begin
        _saxi_register_11[15] <= 0;
        _saxi_register_9[15] <= 0;
      end 
      if(_saxi_register_11[16] == 1) begin
        _saxi_register_11[16] <= 0;
        _saxi_register_9[16] <= 0;
      end 
      if(_saxi_register_11[17] == 1) begin
        _saxi_register_11[17] <= 0;
        _saxi_register_9[17] <= 0;
      end 
      if(_saxi_register_11[18] == 1) begin
        _saxi_register_11[18] <= 0;
        _saxi_register_9[18] <= 0;
      end 
      if(_saxi_register_11[19] == 1) begin
        _saxi_register_11[19] <= 0;
        _saxi_register_9[19] <= 0;
      end 
      if(_saxi_register_11[20] == 1) begin
        _saxi_register_11[20] <= 0;
        _saxi_register_9[20] <= 0;
      end 
      if(_saxi_register_11[21] == 1) begin
        _saxi_register_11[21] <= 0;
        _saxi_register_9[21] <= 0;
      end 
      if(_saxi_register_11[22] == 1) begin
        _saxi_register_11[22] <= 0;
        _saxi_register_9[22] <= 0;
      end 
      if(_saxi_register_11[23] == 1) begin
        _saxi_register_11[23] <= 0;
        _saxi_register_9[23] <= 0;
      end 
      if(_saxi_register_11[24] == 1) begin
        _saxi_register_11[24] <= 0;
        _saxi_register_9[24] <= 0;
      end 
      if(_saxi_register_11[25] == 1) begin
        _saxi_register_11[25] <= 0;
        _saxi_register_9[25] <= 0;
      end 
      if(_saxi_register_11[26] == 1) begin
        _saxi_register_11[26] <= 0;
        _saxi_register_9[26] <= 0;
      end 
      if(_saxi_register_11[27] == 1) begin
        _saxi_register_11[27] <= 0;
        _saxi_register_9[27] <= 0;
      end 
      if(_saxi_register_11[28] == 1) begin
        _saxi_register_11[28] <= 0;
        _saxi_register_9[28] <= 0;
      end 
      if(_saxi_register_11[29] == 1) begin
        _saxi_register_11[29] <= 0;
        _saxi_register_9[29] <= 0;
      end 
      if(_saxi_register_11[30] == 1) begin
        _saxi_register_11[30] <= 0;
        _saxi_register_9[30] <= 0;
      end 
      if(_saxi_register_11[31] == 1) begin
        _saxi_register_11[31] <= 0;
        _saxi_register_9[31] <= 0;
      end 
      if(irq_busy_edge_51) begin
        _saxi_register_9[0] <= irq_busy_edge_51;
      end 
      if(irq_extern_edge_53) begin
        _saxi_register_9[1] <= irq_extern_edge_53;
      end 
      if(main_fsm == 0) begin
        _saxi_register_5 <= 0;
        _saxi_register_6 <= 0;
        _saxi_register_7 <= 0;
      end 
      if(main_fsm == 1) begin
        internal_state_counter <= 0;
        _saxi_register_12 <= 0;
      end else if(main_fsm == _saxi_register_13) begin
        if(internal_state_counter == _saxi_register_14) begin
          internal_state_counter <= 0;
          _saxi_register_12 <= _saxi_register_12 + 1;
        end else begin
          internal_state_counter <= internal_state_counter + 1;
        end
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_0 <= 1;
        _saxi_flag_0 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_1 <= 1;
        _saxi_flag_1 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_2 <= 1;
        _saxi_flag_2 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_3 <= 1;
        _saxi_flag_3 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_4 <= 1;
        _saxi_flag_4 <= 0;
      end 
      if((main_fsm == 1) && 1) begin
        _saxi_register_5 <= 1;
        _saxi_flag_5 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_6 <= 1;
        _saxi_flag_6 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_7 <= 1;
        _saxi_flag_7 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_8 <= 1;
        _saxi_flag_8 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_9 <= 1;
        _saxi_flag_9 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_10 <= 1;
        _saxi_flag_10 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_11 <= 1;
        _saxi_flag_11 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_12 <= 1;
        _saxi_flag_12 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_13 <= 1;
        _saxi_flag_13 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_14 <= 1;
        _saxi_flag_14 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_15 <= 1;
        _saxi_flag_15 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_16 <= 1;
        _saxi_flag_16 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_17 <= 1;
        _saxi_flag_17 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_18 <= 1;
        _saxi_flag_18 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_19 <= 1;
        _saxi_flag_19 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_20 <= 1;
        _saxi_flag_20 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_21 <= 1;
        _saxi_flag_21 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_22 <= 1;
        _saxi_flag_22 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_23 <= 1;
        _saxi_flag_23 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_24 <= 1;
        _saxi_flag_24 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_25 <= 1;
        _saxi_flag_25 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_26 <= 1;
        _saxi_flag_26 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_27 <= 1;
        _saxi_flag_27 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_28 <= 1;
        _saxi_flag_28 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_29 <= 1;
        _saxi_flag_29 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_30 <= 1;
        _saxi_flag_30 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_31 <= 1;
        _saxi_flag_31 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_32 <= 1;
        _saxi_flag_32 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_33 <= 1;
        _saxi_flag_33 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_34 <= 1;
        _saxi_flag_34 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_35 <= 1;
        _saxi_flag_35 <= 0;
      end 
      if((main_fsm == 1) && 0) begin
        _saxi_register_36 <= 1;
        _saxi_flag_36 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_0 <= 0;
        _saxi_flag_0 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_1 <= 0;
        _saxi_flag_1 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_2 <= 0;
        _saxi_flag_2 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_3 <= 0;
        _saxi_flag_3 <= 0;
      end 
      if((main_fsm == 2) && 1) begin
        _saxi_register_4 <= 0;
        _saxi_flag_4 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_5 <= 0;
        _saxi_flag_5 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_6 <= 0;
        _saxi_flag_6 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_7 <= 0;
        _saxi_flag_7 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_8 <= 0;
        _saxi_flag_8 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_9 <= 0;
        _saxi_flag_9 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_10 <= 0;
        _saxi_flag_10 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_11 <= 0;
        _saxi_flag_11 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_12 <= 0;
        _saxi_flag_12 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_13 <= 0;
        _saxi_flag_13 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_14 <= 0;
        _saxi_flag_14 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_15 <= 0;
        _saxi_flag_15 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_16 <= 0;
        _saxi_flag_16 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_17 <= 0;
        _saxi_flag_17 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_18 <= 0;
        _saxi_flag_18 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_19 <= 0;
        _saxi_flag_19 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_20 <= 0;
        _saxi_flag_20 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_21 <= 0;
        _saxi_flag_21 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_22 <= 0;
        _saxi_flag_22 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_23 <= 0;
        _saxi_flag_23 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_24 <= 0;
        _saxi_flag_24 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_25 <= 0;
        _saxi_flag_25 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_26 <= 0;
        _saxi_flag_26 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_27 <= 0;
        _saxi_flag_27 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_28 <= 0;
        _saxi_flag_28 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_29 <= 0;
        _saxi_flag_29 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_30 <= 0;
        _saxi_flag_30 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_31 <= 0;
        _saxi_flag_31 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_32 <= 0;
        _saxi_flag_32 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_33 <= 0;
        _saxi_flag_33 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_34 <= 0;
        _saxi_flag_34 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_35 <= 0;
        _saxi_flag_35 <= 0;
      end 
      if((main_fsm == 2) && 0) begin
        _saxi_register_36 <= 0;
        _saxi_flag_36 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_0 <= 0;
        _saxi_flag_0 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_1 <= 0;
        _saxi_flag_1 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_2 <= 0;
        _saxi_flag_2 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_3 <= 0;
        _saxi_flag_3 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_4 <= 0;
        _saxi_flag_4 <= 0;
      end 
      if((main_fsm == 78) && 1) begin
        _saxi_register_5 <= 0;
        _saxi_flag_5 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_6 <= 0;
        _saxi_flag_6 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_7 <= 0;
        _saxi_flag_7 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_8 <= 0;
        _saxi_flag_8 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_9 <= 0;
        _saxi_flag_9 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_10 <= 0;
        _saxi_flag_10 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_11 <= 0;
        _saxi_flag_11 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_12 <= 0;
        _saxi_flag_12 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_13 <= 0;
        _saxi_flag_13 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_14 <= 0;
        _saxi_flag_14 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_15 <= 0;
        _saxi_flag_15 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_16 <= 0;
        _saxi_flag_16 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_17 <= 0;
        _saxi_flag_17 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_18 <= 0;
        _saxi_flag_18 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_19 <= 0;
        _saxi_flag_19 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_20 <= 0;
        _saxi_flag_20 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_21 <= 0;
        _saxi_flag_21 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_22 <= 0;
        _saxi_flag_22 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_23 <= 0;
        _saxi_flag_23 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_24 <= 0;
        _saxi_flag_24 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_25 <= 0;
        _saxi_flag_25 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_26 <= 0;
        _saxi_flag_26 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_27 <= 0;
        _saxi_flag_27 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_28 <= 0;
        _saxi_flag_28 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_29 <= 0;
        _saxi_flag_29 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_30 <= 0;
        _saxi_flag_30 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_31 <= 0;
        _saxi_flag_31 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_32 <= 0;
        _saxi_flag_32 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_33 <= 0;
        _saxi_flag_33 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_34 <= 0;
        _saxi_flag_34 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_35 <= 0;
        _saxi_flag_35 <= 0;
      end 
      if((main_fsm == 78) && 0) begin
        _saxi_register_36 <= 0;
        _saxi_flag_36 <= 0;
      end 
    end
  end

  localparam _saxi_register_fsm_1 = 1;
  localparam _saxi_register_fsm_2 = 2;
  localparam _saxi_register_fsm_3 = 3;
  localparam _saxi_register_fsm_4 = 4;

  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      _saxi_register_fsm <= _saxi_register_fsm_init;
      axis_maskaddr_45 <= 0;
    end else begin
      case(_saxi_register_fsm)
        _saxi_register_fsm_init: begin
          if(readvalid_42 || writevalid_41) begin
            axis_maskaddr_45 <= (addr_40 >> _saxi_shift) & _saxi_mask;
          end 
          if(readvalid_42) begin
            _saxi_register_fsm <= _saxi_register_fsm_1;
          end 
          if(writevalid_41) begin
            _saxi_register_fsm <= _saxi_register_fsm_3;
          end 
        end
        _saxi_register_fsm_1: begin
          if(saxi_rready || !saxi_rvalid) begin
            _saxi_register_fsm <= _saxi_register_fsm_2;
          end 
        end
        _saxi_register_fsm_2: begin
          if(saxi_rready && saxi_rvalid) begin
            _saxi_register_fsm <= _saxi_register_fsm_init;
          end 
        end
        _saxi_register_fsm_3: begin
          if(saxi_wvalid) begin
            _saxi_register_fsm <= _saxi_register_fsm_4;
          end 
        end
        _saxi_register_fsm_4: begin
          if(saxi_bready && saxi_bvalid) begin
            _saxi_register_fsm <= _saxi_register_fsm_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    _rst_logic_1 <= rst_logic;
    _rst_logic_2 <= _rst_logic_1;
    RST <= rst_logic | _rst_logic_1 | _rst_logic_2;
  end


  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      irq <= 0;
    end else begin
      irq <= |irq_49;
    end
  end


  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      irq_busy_edge_50 <= 0;
    end else begin
      irq_busy_edge_50 <= irq_busy;
    end
  end


  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      irq_extern_edge_52 <= 0;
    end else begin
      irq_extern_edge_52 <= irq_extern;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_1370_1 <= 0;
    end else begin
      __tmp_1370_1 <= _tmp_1370;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_1372_1 <= 0;
    end else begin
      __tmp_1372_1 <= _tmp_1372;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_112_1 <= 0;
      __tmp_420_1 <= 0;
      __tmp_1739_1 <= 0;
      __tmp_1793_1 <= 0;
      __tmp_2028_1 <= 0;
    end else begin
      __tmp_112_1 <= _tmp_112;
      __tmp_420_1 <= _tmp_420;
      __tmp_1739_1 <= _tmp_1739;
      __tmp_1793_1 <= _tmp_1793;
      __tmp_2028_1 <= _tmp_2028;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_114_1 <= 0;
      __tmp_422_1 <= 0;
      __tmp_1743_1 <= 0;
      __tmp_1795_1 <= 0;
      __tmp_2030_1 <= 0;
    end else begin
      __tmp_114_1 <= _tmp_114;
      __tmp_422_1 <= _tmp_422;
      __tmp_1743_1 <= _tmp_1743;
      __tmp_1795_1 <= _tmp_1795;
      __tmp_2030_1 <= _tmp_2030;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_160_1 <= 0;
    end else begin
      __tmp_160_1 <= _tmp_160;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_164_1 <= 0;
    end else begin
      __tmp_164_1 <= _tmp_164;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_520_1 <= 0;
      __tmp_1812_1 <= 0;
    end else begin
      __tmp_520_1 <= _tmp_520;
      __tmp_1812_1 <= _tmp_1812;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_522_1 <= 0;
      __tmp_1814_1 <= 0;
    end else begin
      __tmp_522_1 <= _tmp_522;
      __tmp_1814_1 <= _tmp_1814;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_529_1 <= 0;
      __tmp_1821_1 <= 0;
    end else begin
      __tmp_529_1 <= _tmp_529;
      __tmp_1821_1 <= _tmp_1821;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_531_1 <= 0;
      __tmp_1823_1 <= 0;
    end else begin
      __tmp_531_1 <= _tmp_531;
      __tmp_1823_1 <= _tmp_1823;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_538_1 <= 0;
    end else begin
      __tmp_538_1 <= _tmp_538;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_540_1 <= 0;
    end else begin
      __tmp_540_1 <= _tmp_540;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_547_1 <= 0;
    end else begin
      __tmp_547_1 <= _tmp_547;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_549_1 <= 0;
    end else begin
      __tmp_549_1 <= _tmp_549;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_556_1 <= 0;
    end else begin
      __tmp_556_1 <= _tmp_556;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_558_1 <= 0;
    end else begin
      __tmp_558_1 <= _tmp_558;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_565_1 <= 0;
    end else begin
      __tmp_565_1 <= _tmp_565;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_567_1 <= 0;
    end else begin
      __tmp_567_1 <= _tmp_567;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_574_1 <= 0;
    end else begin
      __tmp_574_1 <= _tmp_574;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_576_1 <= 0;
    end else begin
      __tmp_576_1 <= _tmp_576;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_583_1 <= 0;
    end else begin
      __tmp_583_1 <= _tmp_583;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_585_1 <= 0;
    end else begin
      __tmp_585_1 <= _tmp_585;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_592_1 <= 0;
    end else begin
      __tmp_592_1 <= _tmp_592;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_594_1 <= 0;
    end else begin
      __tmp_594_1 <= _tmp_594;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_439_1 <= 0;
    end else begin
      __tmp_439_1 <= _tmp_439;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_441_1 <= 0;
    end else begin
      __tmp_441_1 <= _tmp_441;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_448_1 <= 0;
    end else begin
      __tmp_448_1 <= _tmp_448;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_450_1 <= 0;
    end else begin
      __tmp_450_1 <= _tmp_450;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_457_1 <= 0;
    end else begin
      __tmp_457_1 <= _tmp_457;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_459_1 <= 0;
    end else begin
      __tmp_459_1 <= _tmp_459;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_466_1 <= 0;
    end else begin
      __tmp_466_1 <= _tmp_466;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_468_1 <= 0;
    end else begin
      __tmp_468_1 <= _tmp_468;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_475_1 <= 0;
    end else begin
      __tmp_475_1 <= _tmp_475;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_477_1 <= 0;
    end else begin
      __tmp_477_1 <= _tmp_477;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_484_1 <= 0;
    end else begin
      __tmp_484_1 <= _tmp_484;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_486_1 <= 0;
    end else begin
      __tmp_486_1 <= _tmp_486;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_493_1 <= 0;
    end else begin
      __tmp_493_1 <= _tmp_493;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_495_1 <= 0;
    end else begin
      __tmp_495_1 <= _tmp_495;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_502_1 <= 0;
    end else begin
      __tmp_502_1 <= _tmp_502;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_504_1 <= 0;
    end else begin
      __tmp_504_1 <= _tmp_504;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_511_1 <= 0;
    end else begin
      __tmp_511_1 <= _tmp_511;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_513_1 <= 0;
    end else begin
      __tmp_513_1 <= _tmp_513;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      __tmp_414_1 <= 0;
      __tmp_1787_1 <= 0;
    end else begin
      __tmp_414_1 <= _tmp_414;
      __tmp_1787_1 <= _tmp_1787;
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _acc_0_x_source_ram_renable <= 0;
      _acc_0_x_source_fifo_deq <= 0;
      _acc_0_x_idle <= 1;
      _acc_0_rshift_source_ram_renable <= 0;
      _acc_0_rshift_source_fifo_deq <= 0;
      _acc_0_rshift_idle <= 1;
      _acc_0_sum_sink_wenable <= 0;
      _acc_0_sum_sink_fifo_enq <= 0;
      _acc_0_valid_sink_wenable <= 0;
      _acc_0_valid_sink_fifo_enq <= 0;
      __acc_0_stream_ivalid_1 <= 0;
      __acc_0_stream_ivalid_2 <= 0;
      _reduceadd_data_4 <= 1'sd0;
      _reduceadd_count_4 <= 0;
      _reduceadd_prev_count_max_4 <= 0;
      _pulse_data_6 <= 1'sd0;
      _pulse_count_6 <= 0;
      _pulse_prev_count_max_6 <= 0;
      __delay_data_893_sll_16 <= 0;
      __delay_data_894__variable_1 <= 0;
      __delay_data_895_eq_34 <= 0;
      _cond_data_35 <= 0;
      __delay_data_896_pulse_6 <= 0;
      __variable_wdata_3 <= 0;
      __variable_wdata_0 <= 0;
      __variable_wdata_2 <= 0;
      __variable_wdata_1 <= 0;
      _tmp_1488 <= 0;
      _tmp_1489 <= 0;
      _tmp_1490 <= 0;
      _tmp_1491 <= 0;
      _tmp_1492 <= 0;
      _tmp_1493 <= 0;
      _tmp_1494 <= 0;
      _tmp_1495 <= 0;
      _tmp_1496 <= 0;
      _tmp_1497 <= 0;
      _tmp_1498 <= 0;
      _tmp_1499 <= 0;
      _tmp_1500 <= 0;
      _tmp_1501 <= 0;
      _tmp_1502 <= 0;
      _tmp_1503 <= 0;
      _tmp_1504 <= 0;
      _tmp_1505 <= 0;
      _tmp_1506 <= 0;
      _tmp_1507 <= 0;
      _tmp_1508 <= 0;
      _tmp_1509 <= 0;
      _tmp_1510 <= 0;
      _acc_0_busy_reg <= 0;
    end else begin
      if(_acc_0_stream_oready) begin
        _acc_0_x_source_ram_renable <= 0;
        _acc_0_x_source_fifo_deq <= 0;
      end 
      _acc_0_x_idle <= _acc_0_x_idle;
      if(_acc_0_stream_oready) begin
        _acc_0_rshift_source_ram_renable <= 0;
        _acc_0_rshift_source_fifo_deq <= 0;
      end 
      _acc_0_rshift_idle <= _acc_0_rshift_idle;
      if(_acc_0_stream_oready) begin
        _acc_0_sum_sink_wenable <= 0;
        _acc_0_sum_sink_fifo_enq <= 0;
      end 
      if(_acc_0_stream_oready) begin
        _acc_0_valid_sink_wenable <= 0;
        _acc_0_valid_sink_fifo_enq <= 0;
      end 
      if(_acc_0_stream_oready) begin
        __acc_0_stream_ivalid_1 <= _acc_0_stream_ivalid;
      end 
      if(_acc_0_stream_oready) begin
        __acc_0_stream_ivalid_2 <= __acc_0_stream_ivalid_1;
      end 
      if(_acc_0_stream_ivalid && _acc_0_stream_oready && _reduceadd_reset_cond_4) begin
        _reduceadd_data_4 <= 1'sd0;
      end 
      if(_acc_0_stream_ivalid && _acc_0_stream_oready) begin
        _reduceadd_count_4 <= (_reduceadd_current_count_4 >= acc_0_size_data - 1)? 0 : _reduceadd_current_count_4 + 1;
      end 
      if(_acc_0_stream_ivalid && _acc_0_stream_oready) begin
        _reduceadd_prev_count_max_4 <= _reduceadd_current_count_4 >= acc_0_size_data - 1;
      end 
      if(_acc_0_stream_ivalid && _acc_0_stream_oready) begin
        _reduceadd_data_4 <= _reduceadd_current_data_4 + acc_0_x_data;
      end 
      if(_acc_0_stream_ivalid && _acc_0_stream_oready && _pulse_reset_cond_6) begin
        _pulse_data_6 <= 1'sd0;
      end 
      if(_acc_0_stream_ivalid && _acc_0_stream_oready) begin
        _pulse_count_6 <= (_pulse_current_count_6 >= acc_0_size_data - 1)? 0 : _pulse_current_count_6 + 1;
      end 
      if(_acc_0_stream_ivalid && _acc_0_stream_oready) begin
        _pulse_prev_count_max_6 <= _pulse_current_count_6 >= acc_0_size_data - 1;
      end 
      if(_acc_0_stream_ivalid && _acc_0_stream_oready) begin
        _pulse_data_6 <= _pulse_current_count_6 >= acc_0_size_data - 1;
      end 
      if(_acc_0_stream_oready) begin
        __delay_data_893_sll_16 <= _sll_data_16;
      end 
      if(_acc_0_stream_oready) begin
        __delay_data_894__variable_1 <= acc_0_rshift_data;
      end 
      if(_acc_0_stream_oready) begin
        __delay_data_895_eq_34 <= _eq_data_34;
      end 
      if(_acc_0_stream_oready) begin
        _cond_data_35 <= (__delay_data_895_eq_34)? _reduceadd_data_4 : _sra_data_32;
      end 
      if(_acc_0_stream_oready) begin
        __delay_data_896_pulse_6 <= _pulse_data_6;
      end 
      if(__stream_avg_pool_serial_20_stream_ivalid_3 && _stream_avg_pool_serial_20_stream_oready) begin
        __variable_wdata_3 <= __delay_data_1125__delay_1124__delay_1123__variable_880;
      end 
      if(__stream_avg_pool_serial_20_stream_ivalid_3 && _stream_avg_pool_serial_20_stream_oready) begin
        __variable_wdata_0 <= _cond_data_891;
      end 
      if(__stream_avg_pool_serial_20_stream_ivalid_3 && _stream_avg_pool_serial_20_stream_oready) begin
        __variable_wdata_2 <= __delay_data_1128__delay_1127__delay_1126__variable_877;
      end 
      if(__stream_avg_pool_serial_20_stream_ivalid_3 && _stream_avg_pool_serial_20_stream_oready) begin
        __variable_wdata_1 <= 1'sd0;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1488 <= _acc_0_source_start;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1489 <= _tmp_1488;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1490 <= _tmp_1489;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1491 <= _acc_0_source_start;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1492 <= _tmp_1491;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1493 <= _tmp_1492;
      end 
      if(_acc_0_stream_oready && _tmp_1493) begin
        __variable_wdata_3 <= 1;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1494 <= _acc_0_source_start;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1495 <= _tmp_1494;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1496 <= _tmp_1495;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1497 <= _tmp_1496;
      end 
      if(_acc_0_stream_oready && _tmp_1497) begin
        __variable_wdata_3 <= 0;
      end 
      if(_acc_0_stream_oready && 1'd0) begin
        __variable_wdata_3 <= 1;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1498 <= _acc_0_source_start;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1499 <= _tmp_1498;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1500 <= _tmp_1499;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1501 <= _tmp_1500;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1502 <= _acc_0_source_stop;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1503 <= _tmp_1502;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1504 <= _tmp_1503;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1505 <= _tmp_1504;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1506 <= _acc_0_source_busy;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1507 <= _tmp_1506;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1508 <= _tmp_1507;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1509 <= _tmp_1508;
      end 
      if(_acc_0_stream_oready) begin
        _tmp_1510 <= _acc_0_sink_busy;
      end 
      if(!_acc_0_sink_busy && _tmp_1510) begin
        _acc_0_busy_reg <= 0;
      end 
      if(_acc_0_source_busy) begin
        _acc_0_busy_reg <= 1;
      end 
    end
  end

  localparam _acc_0_fsm_1 = 1;
  localparam _acc_0_fsm_2 = 2;
  localparam _acc_0_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _acc_0_fsm <= _acc_0_fsm_init;
      _acc_0_source_start <= 0;
      _acc_0_source_busy <= 0;
      _acc_0_stream_ivalid <= 0;
    end else begin
      if(__stream_avg_pool_serial_20_stream_ivalid_3 && _stream_avg_pool_serial_20_stream_oready) begin
        _acc_0_stream_ivalid <= 1'd1;
      end 
      if(_stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_busy) begin
        _acc_0_source_busy <= _stream_avg_pool_serial_20_source_busy;
      end 
      if(_acc_0_stream_oready && _tmp_1490) begin
        _acc_0_stream_ivalid <= 1;
      end 
      if(_acc_0_stream_oready && 1'd0) begin
        _acc_0_stream_ivalid <= 0;
      end 
      case(_acc_0_fsm)
        _acc_0_fsm_init: begin
          if(_acc_0_run_flag) begin
            _acc_0_source_start <= 1;
          end 
          if(_acc_0_run_flag) begin
            _acc_0_fsm <= _acc_0_fsm_1;
          end 
        end
        _acc_0_fsm_1: begin
          if(_acc_0_source_start && _acc_0_stream_oready) begin
            _acc_0_source_start <= 0;
            _acc_0_source_busy <= 1;
          end 
          if(_acc_0_source_start && _acc_0_stream_oready) begin
            _acc_0_fsm <= _acc_0_fsm_2;
          end 
        end
        _acc_0_fsm_2: begin
          if(_acc_0_stream_oready) begin
            _acc_0_fsm <= _acc_0_fsm_3;
          end 
        end
        _acc_0_fsm_3: begin
          if(_acc_0_stream_oready && 1'd0) begin
            _acc_0_source_busy <= 0;
          end 
          if(_acc_0_stream_oready && 1'd0 && _acc_0_run_flag) begin
            _acc_0_source_start <= 1;
          end 
          if(_acc_0_stream_oready && 1'd0) begin
            _acc_0_fsm <= _acc_0_fsm_init;
          end 
          if(_acc_0_stream_oready && 1'd0 && _acc_0_run_flag) begin
            _acc_0_fsm <= _acc_0_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _acc_1_x_source_ram_renable <= 0;
      _acc_1_x_source_fifo_deq <= 0;
      _acc_1_x_idle <= 1;
      _acc_1_rshift_source_ram_renable <= 0;
      _acc_1_rshift_source_fifo_deq <= 0;
      _acc_1_rshift_idle <= 1;
      _acc_1_sum_sink_wenable <= 0;
      _acc_1_sum_sink_fifo_enq <= 0;
      _acc_1_valid_sink_wenable <= 0;
      _acc_1_valid_sink_fifo_enq <= 0;
      __acc_1_stream_ivalid_1 <= 0;
      __acc_1_stream_ivalid_2 <= 0;
      __acc_1_stream_ivalid_3 <= 0;
      __acc_1_stream_ivalid_4 <= 0;
      __acc_1_stream_ivalid_5 <= 0;
      _greaterthan_data_39 <= 0;
      _minus_data_41 <= 0;
      _reduceadd_data_52 <= 1'sd0;
      _reduceadd_count_52 <= 0;
      _reduceadd_prev_count_max_52 <= 0;
      _pulse_data_54 <= 1'sd0;
      _pulse_count_54 <= 0;
      _pulse_prev_count_max_54 <= 0;
      __delay_data_843__variable_37 <= 0;
      _sll_data_43 <= 0;
      __delay_data_840_greaterthan_39 <= 0;
      __delay_data_841_reduceadd_52 <= 0;
      __delay_data_844__delay_843__variable_37 <= 0;
      __delay_data_847_pulse_54 <= 0;
      _cond_data_49 <= 0;
      __delay_data_842__delay_841_reduceadd_52 <= 0;
      __delay_data_845__delay_844__delay_843__variable_37 <= 0;
      __delay_data_848__delay_847_pulse_54 <= 0;
      _plus_data_56 <= 0;
      __delay_data_846__delay_845__delay_844__delay_843__variable_37 <= 0;
      __delay_data_849__delay_848__delay_847_pulse_54 <= 0;
      _sra_data_57 <= 0;
      __delay_data_850__delay_849__delay_848__delay_847_pulse_54 <= 0;
      __variable_wdata_51 <= 0;
      __variable_wdata_36 <= 0;
      __variable_wdata_37 <= 0;
      __variable_wdata_38 <= 0;
      _tmp_933 <= 0;
      _tmp_934 <= 0;
      _tmp_935 <= 0;
      _tmp_936 <= 0;
      _tmp_937 <= 0;
      _tmp_938 <= 0;
      _tmp_939 <= 0;
      _tmp_940 <= 0;
      _tmp_941 <= 0;
      _tmp_942 <= 0;
      _tmp_943 <= 0;
      _tmp_944 <= 0;
      _tmp_945 <= 0;
      _tmp_946 <= 0;
      _tmp_947 <= 0;
      _tmp_948 <= 0;
      _tmp_949 <= 0;
      _tmp_950 <= 0;
      _tmp_951 <= 0;
      _tmp_952 <= 0;
      _tmp_953 <= 0;
      _tmp_954 <= 0;
      _tmp_955 <= 0;
      _tmp_956 <= 0;
      _tmp_957 <= 0;
      _tmp_958 <= 0;
      _tmp_959 <= 0;
      _tmp_960 <= 0;
      _tmp_961 <= 0;
      _tmp_962 <= 0;
      _tmp_963 <= 0;
      _tmp_964 <= 0;
      _acc_1_busy_reg <= 0;
    end else begin
      if(_acc_1_stream_oready) begin
        _acc_1_x_source_ram_renable <= 0;
        _acc_1_x_source_fifo_deq <= 0;
      end 
      _acc_1_x_idle <= _acc_1_x_idle;
      if(_acc_1_stream_oready) begin
        _acc_1_rshift_source_ram_renable <= 0;
        _acc_1_rshift_source_fifo_deq <= 0;
      end 
      _acc_1_rshift_idle <= _acc_1_rshift_idle;
      if(_acc_1_stream_oready) begin
        _acc_1_sum_sink_wenable <= 0;
        _acc_1_sum_sink_fifo_enq <= 0;
      end 
      if(_acc_1_stream_oready) begin
        _acc_1_valid_sink_wenable <= 0;
        _acc_1_valid_sink_fifo_enq <= 0;
      end 
      if(_acc_1_stream_oready) begin
        __acc_1_stream_ivalid_1 <= _acc_1_stream_ivalid;
      end 
      if(_acc_1_stream_oready) begin
        __acc_1_stream_ivalid_2 <= __acc_1_stream_ivalid_1;
      end 
      if(_acc_1_stream_oready) begin
        __acc_1_stream_ivalid_3 <= __acc_1_stream_ivalid_2;
      end 
      if(_acc_1_stream_oready) begin
        __acc_1_stream_ivalid_4 <= __acc_1_stream_ivalid_3;
      end 
      if(_acc_1_stream_oready) begin
        __acc_1_stream_ivalid_5 <= __acc_1_stream_ivalid_4;
      end 
      if(_acc_1_stream_oready) begin
        _greaterthan_data_39 <= acc_1_rshift_data > 1'sd0;
      end 
      if(_acc_1_stream_oready) begin
        _minus_data_41 <= acc_1_rshift_data - 2'sd1;
      end 
      if(_acc_1_stream_ivalid && _acc_1_stream_oready && _reduceadd_reset_cond_52) begin
        _reduceadd_data_52 <= 1'sd0;
      end 
      if(_acc_1_stream_ivalid && _acc_1_stream_oready) begin
        _reduceadd_count_52 <= (_reduceadd_current_count_52 >= acc_1_size_data - 1)? 0 : _reduceadd_current_count_52 + 1;
      end 
      if(_acc_1_stream_ivalid && _acc_1_stream_oready) begin
        _reduceadd_prev_count_max_52 <= _reduceadd_current_count_52 >= acc_1_size_data - 1;
      end 
      if(_acc_1_stream_ivalid && _acc_1_stream_oready) begin
        _reduceadd_data_52 <= _reduceadd_current_data_52 + acc_1_x_data;
      end 
      if(_acc_1_stream_ivalid && _acc_1_stream_oready && _pulse_reset_cond_54) begin
        _pulse_data_54 <= 1'sd0;
      end 
      if(_acc_1_stream_ivalid && _acc_1_stream_oready) begin
        _pulse_count_54 <= (_pulse_current_count_54 >= acc_1_size_data - 1)? 0 : _pulse_current_count_54 + 1;
      end 
      if(_acc_1_stream_ivalid && _acc_1_stream_oready) begin
        _pulse_prev_count_max_54 <= _pulse_current_count_54 >= acc_1_size_data - 1;
      end 
      if(_acc_1_stream_ivalid && _acc_1_stream_oready) begin
        _pulse_data_54 <= _pulse_current_count_54 >= acc_1_size_data - 1;
      end 
      if(_acc_1_stream_oready) begin
        __delay_data_843__variable_37 <= acc_1_rshift_data;
      end 
      if(_acc_1_stream_oready) begin
        _sll_data_43 <= 2'sd1 << _minus_data_41;
      end 
      if(_acc_1_stream_oready) begin
        __delay_data_840_greaterthan_39 <= _greaterthan_data_39;
      end 
      if(_acc_1_stream_oready) begin
        __delay_data_841_reduceadd_52 <= _reduceadd_data_52;
      end 
      if(_acc_1_stream_oready) begin
        __delay_data_844__delay_843__variable_37 <= __delay_data_843__variable_37;
      end 
      if(_acc_1_stream_oready) begin
        __delay_data_847_pulse_54 <= _pulse_data_54;
      end 
      if(_acc_1_stream_oready) begin
        _cond_data_49 <= (__delay_data_840_greaterthan_39)? _sll_data_43 : 1'sd0;
      end 
      if(_acc_1_stream_oready) begin
        __delay_data_842__delay_841_reduceadd_52 <= __delay_data_841_reduceadd_52;
      end 
      if(_acc_1_stream_oready) begin
        __delay_data_845__delay_844__delay_843__variable_37 <= __delay_data_844__delay_843__variable_37;
      end 
      if(_acc_1_stream_oready) begin
        __delay_data_848__delay_847_pulse_54 <= __delay_data_847_pulse_54;
      end 
      if(_acc_1_stream_oready) begin
        _plus_data_56 <= __delay_data_842__delay_841_reduceadd_52 + _cond_data_49;
      end 
      if(_acc_1_stream_oready) begin
        __delay_data_846__delay_845__delay_844__delay_843__variable_37 <= __delay_data_845__delay_844__delay_843__variable_37;
      end 
      if(_acc_1_stream_oready) begin
        __delay_data_849__delay_848__delay_847_pulse_54 <= __delay_data_848__delay_847_pulse_54;
      end 
      if(_acc_1_stream_oready) begin
        _sra_data_57 <= _plus_data_56 >>> __delay_data_846__delay_845__delay_844__delay_843__variable_37;
      end 
      if(_acc_1_stream_oready) begin
        __delay_data_850__delay_849__delay_848__delay_847_pulse_54 <= __delay_data_849__delay_848__delay_847_pulse_54;
      end 
      if(__stream_conv2d_12_stream_ivalid_10 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_51 <= __delay_data_1038__delay_1037__delay_1036____variable_329;
      end 
      if(__stream_conv2d_12_stream_ivalid_10 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_36 <= __substreamoutput_data_838;
      end 
      if(__stream_conv2d_12_stream_ivalid_10 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_37 <= __delay_data_1047__delay_1046__delay_1045__delay_1044___plus_851;
      end 
      if(__stream_conv2d_12_stream_ivalid_10 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_38 <= __delay_data_1057__delay_1056__delay_1055____variable_324;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_933 <= _acc_1_source_start;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_934 <= _tmp_933;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_935 <= _tmp_934;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_936 <= _acc_1_source_start;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_937 <= _tmp_936;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_938 <= _tmp_937;
      end 
      if(_acc_1_stream_oready && _tmp_938) begin
        __variable_wdata_51 <= 1;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_939 <= _acc_1_source_start;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_940 <= _tmp_939;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_941 <= _tmp_940;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_942 <= _tmp_941;
      end 
      if(_acc_1_stream_oready && _tmp_942) begin
        __variable_wdata_51 <= 0;
      end 
      if(_acc_1_stream_oready && 1'd0) begin
        __variable_wdata_51 <= 1;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_943 <= _acc_1_source_start;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_944 <= _tmp_943;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_945 <= _tmp_944;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_946 <= _tmp_945;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_947 <= _tmp_946;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_948 <= _tmp_947;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_949 <= _tmp_948;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_950 <= _acc_1_source_stop;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_951 <= _tmp_950;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_952 <= _tmp_951;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_953 <= _tmp_952;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_954 <= _tmp_953;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_955 <= _tmp_954;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_956 <= _tmp_955;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_957 <= _acc_1_source_busy;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_958 <= _tmp_957;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_959 <= _tmp_958;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_960 <= _tmp_959;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_961 <= _tmp_960;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_962 <= _tmp_961;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_963 <= _tmp_962;
      end 
      if(_acc_1_stream_oready) begin
        _tmp_964 <= _acc_1_sink_busy;
      end 
      if(!_acc_1_sink_busy && _tmp_964) begin
        _acc_1_busy_reg <= 0;
      end 
      if(_acc_1_source_busy) begin
        _acc_1_busy_reg <= 1;
      end 
      if(__stream_conv2d_22_stream_ivalid_8 && _stream_conv2d_22_stream_oready) begin
        __variable_wdata_51 <= __delay_data_1167__delay_1166__delay_1165____variable_914;
      end 
      if(__stream_conv2d_22_stream_ivalid_8 && _stream_conv2d_22_stream_oready) begin
        __variable_wdata_36 <= __substreamoutput_data_991;
      end 
      if(__stream_conv2d_22_stream_ivalid_8 && _stream_conv2d_22_stream_oready) begin
        __variable_wdata_37 <= __delay_data_1174__delay_1173__delay_1172__delay_1171___plus_993;
      end 
      if(__stream_conv2d_22_stream_ivalid_8 && _stream_conv2d_22_stream_oready) begin
        __variable_wdata_38 <= __delay_data_1182__delay_1181__delay_1180____variable_909;
      end 
    end
  end

  localparam _acc_1_fsm_1 = 1;
  localparam _acc_1_fsm_2 = 2;
  localparam _acc_1_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _acc_1_fsm <= _acc_1_fsm_init;
      _acc_1_source_start <= 0;
      _acc_1_source_busy <= 0;
      _acc_1_stream_ivalid <= 0;
    end else begin
      if(__stream_conv2d_12_stream_ivalid_10 && _stream_conv2d_12_stream_oready) begin
        _acc_1_stream_ivalid <= 1'd1;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_busy) begin
        _acc_1_source_busy <= _stream_conv2d_12_source_busy;
      end 
      if(_acc_1_stream_oready && _tmp_935) begin
        _acc_1_stream_ivalid <= 1;
      end 
      if(_acc_1_stream_oready && 1'd0) begin
        _acc_1_stream_ivalid <= 0;
      end 
      if(__stream_conv2d_22_stream_ivalid_8 && _stream_conv2d_22_stream_oready) begin
        _acc_1_stream_ivalid <= 1'd1;
      end 
      if(_stream_conv2d_22_stream_oready && _stream_conv2d_22_busy) begin
        _acc_1_source_busy <= _stream_conv2d_22_source_busy;
      end 
      case(_acc_1_fsm)
        _acc_1_fsm_init: begin
          if(_acc_1_run_flag) begin
            _acc_1_source_start <= 1;
          end 
          if(_acc_1_run_flag) begin
            _acc_1_fsm <= _acc_1_fsm_1;
          end 
        end
        _acc_1_fsm_1: begin
          if(_acc_1_source_start && _acc_1_stream_oready) begin
            _acc_1_source_start <= 0;
            _acc_1_source_busy <= 1;
          end 
          if(_acc_1_source_start && _acc_1_stream_oready) begin
            _acc_1_fsm <= _acc_1_fsm_2;
          end 
        end
        _acc_1_fsm_2: begin
          if(_acc_1_stream_oready) begin
            _acc_1_fsm <= _acc_1_fsm_3;
          end 
        end
        _acc_1_fsm_3: begin
          if(_acc_1_stream_oready && 1'd0) begin
            _acc_1_source_busy <= 0;
          end 
          if(_acc_1_stream_oready && 1'd0 && _acc_1_run_flag) begin
            _acc_1_source_start <= 1;
          end 
          if(_acc_1_stream_oready && 1'd0) begin
            _acc_1_fsm <= _acc_1_fsm_init;
          end 
          if(_acc_1_stream_oready && 1'd0 && _acc_1_run_flag) begin
            _acc_1_fsm <= _acc_1_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _add_tree_2_var0_source_ram_renable <= 0;
      _add_tree_2_var0_source_fifo_deq <= 0;
      _add_tree_2_var0_idle <= 1;
      _add_tree_2_sum_sink_wenable <= 0;
      _add_tree_2_sum_sink_fifo_enq <= 0;
      __variable_wdata_58 <= 0;
      _tmp_1909 <= 0;
      _tmp_1910 <= 0;
      _tmp_1911 <= 0;
      _tmp_1912 <= 0;
      _tmp_1913 <= 0;
      _tmp_1914 <= 0;
      _tmp_1915 <= 0;
      _tmp_1916 <= 0;
      _tmp_1917 <= 0;
      _tmp_1918 <= 0;
      _add_tree_2_busy_reg <= 0;
    end else begin
      if(_add_tree_2_stream_oready) begin
        _add_tree_2_var0_source_ram_renable <= 0;
        _add_tree_2_var0_source_fifo_deq <= 0;
      end 
      _add_tree_2_var0_idle <= _add_tree_2_var0_idle;
      if(_add_tree_2_stream_oready) begin
        _add_tree_2_sum_sink_wenable <= 0;
        _add_tree_2_sum_sink_fifo_enq <= 0;
      end 
      if(__stream_conv2d_22_stream_ivalid_7 && _stream_conv2d_22_stream_oready) begin
        __variable_wdata_58 <= __substreamoutput_data_989;
      end 
      if(_add_tree_2_stream_oready) begin
        _tmp_1909 <= _add_tree_2_source_start;
      end 
      if(_add_tree_2_stream_oready) begin
        _tmp_1910 <= _tmp_1909;
      end 
      if(_add_tree_2_stream_oready) begin
        _tmp_1911 <= _tmp_1910;
      end 
      if(_add_tree_2_stream_oready) begin
        _tmp_1912 <= _add_tree_2_source_start;
      end 
      if(_add_tree_2_stream_oready) begin
        _tmp_1913 <= _tmp_1912;
      end 
      if(_add_tree_2_stream_oready) begin
        _tmp_1914 <= _add_tree_2_source_stop;
      end 
      if(_add_tree_2_stream_oready) begin
        _tmp_1915 <= _tmp_1914;
      end 
      if(_add_tree_2_stream_oready) begin
        _tmp_1916 <= _add_tree_2_source_busy;
      end 
      if(_add_tree_2_stream_oready) begin
        _tmp_1917 <= _tmp_1916;
      end 
      if(_add_tree_2_stream_oready) begin
        _tmp_1918 <= _add_tree_2_sink_busy;
      end 
      if(!_add_tree_2_sink_busy && _tmp_1918) begin
        _add_tree_2_busy_reg <= 0;
      end 
      if(_add_tree_2_source_busy) begin
        _add_tree_2_busy_reg <= 1;
      end 
    end
  end

  localparam _add_tree_2_fsm_1 = 1;
  localparam _add_tree_2_fsm_2 = 2;
  localparam _add_tree_2_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _add_tree_2_fsm <= _add_tree_2_fsm_init;
      _add_tree_2_source_start <= 0;
      _add_tree_2_source_busy <= 0;
      _add_tree_2_stream_ivalid <= 0;
    end else begin
      if(__stream_conv2d_22_stream_ivalid_7 && _stream_conv2d_22_stream_oready) begin
        _add_tree_2_stream_ivalid <= 1'd1;
      end 
      if(_stream_conv2d_22_stream_oready && _stream_conv2d_22_busy) begin
        _add_tree_2_source_busy <= _stream_conv2d_22_source_busy;
      end 
      if(_add_tree_2_stream_oready && _tmp_1911) begin
        _add_tree_2_stream_ivalid <= 1;
      end 
      if(_add_tree_2_stream_oready && 1'd0) begin
        _add_tree_2_stream_ivalid <= 0;
      end 
      case(_add_tree_2_fsm)
        _add_tree_2_fsm_init: begin
          if(_add_tree_2_run_flag) begin
            _add_tree_2_source_start <= 1;
          end 
          if(_add_tree_2_run_flag) begin
            _add_tree_2_fsm <= _add_tree_2_fsm_1;
          end 
        end
        _add_tree_2_fsm_1: begin
          if(_add_tree_2_source_start && _add_tree_2_stream_oready) begin
            _add_tree_2_source_start <= 0;
            _add_tree_2_source_busy <= 1;
          end 
          if(_add_tree_2_source_start && _add_tree_2_stream_oready) begin
            _add_tree_2_fsm <= _add_tree_2_fsm_2;
          end 
        end
        _add_tree_2_fsm_2: begin
          if(_add_tree_2_stream_oready) begin
            _add_tree_2_fsm <= _add_tree_2_fsm_3;
          end 
        end
        _add_tree_2_fsm_3: begin
          if(_add_tree_2_stream_oready && 1'd0) begin
            _add_tree_2_source_busy <= 0;
          end 
          if(_add_tree_2_stream_oready && 1'd0 && _add_tree_2_run_flag) begin
            _add_tree_2_source_start <= 1;
          end 
          if(_add_tree_2_stream_oready && 1'd0) begin
            _add_tree_2_fsm <= _add_tree_2_fsm_init;
          end 
          if(_add_tree_2_stream_oready && 1'd0 && _add_tree_2_run_flag) begin
            _add_tree_2_fsm <= _add_tree_2_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _add_tree_3_var0_source_ram_renable <= 0;
      _add_tree_3_var0_source_fifo_deq <= 0;
      _add_tree_3_var0_idle <= 1;
      _add_tree_3_var1_source_ram_renable <= 0;
      _add_tree_3_var1_source_fifo_deq <= 0;
      _add_tree_3_var1_idle <= 1;
      _add_tree_3_var2_source_ram_renable <= 0;
      _add_tree_3_var2_source_fifo_deq <= 0;
      _add_tree_3_var2_idle <= 1;
      _add_tree_3_var3_source_ram_renable <= 0;
      _add_tree_3_var3_source_fifo_deq <= 0;
      _add_tree_3_var3_idle <= 1;
      _add_tree_3_var4_source_ram_renable <= 0;
      _add_tree_3_var4_source_fifo_deq <= 0;
      _add_tree_3_var4_idle <= 1;
      _add_tree_3_var5_source_ram_renable <= 0;
      _add_tree_3_var5_source_fifo_deq <= 0;
      _add_tree_3_var5_idle <= 1;
      _add_tree_3_var6_source_ram_renable <= 0;
      _add_tree_3_var6_source_fifo_deq <= 0;
      _add_tree_3_var6_idle <= 1;
      _add_tree_3_var7_source_ram_renable <= 0;
      _add_tree_3_var7_source_fifo_deq <= 0;
      _add_tree_3_var7_idle <= 1;
      _add_tree_3_var8_source_ram_renable <= 0;
      _add_tree_3_var8_source_fifo_deq <= 0;
      _add_tree_3_var8_idle <= 1;
      _add_tree_3_sum_sink_wenable <= 0;
      _add_tree_3_sum_sink_fifo_enq <= 0;
      __add_tree_3_stream_ivalid_1 <= 0;
      __add_tree_3_stream_ivalid_2 <= 0;
      __plusn_data_70 <= 0;
      __plusn_data_71 <= 0;
      __plusn_data_72 <= 0;
      __plusn_data_73 <= 0;
      __variable_wdata_60 <= 0;
      __variable_wdata_61 <= 0;
      __variable_wdata_62 <= 0;
      __variable_wdata_63 <= 0;
      __variable_wdata_64 <= 0;
      __variable_wdata_65 <= 0;
      __variable_wdata_66 <= 0;
      __variable_wdata_67 <= 0;
      __variable_wdata_68 <= 0;
      _tmp_917 <= 0;
      _tmp_918 <= 0;
      _tmp_919 <= 0;
      _tmp_920 <= 0;
      _tmp_921 <= 0;
      _tmp_922 <= 0;
      _tmp_923 <= 0;
      _tmp_924 <= 0;
      _tmp_925 <= 0;
      _tmp_926 <= 0;
      _tmp_927 <= 0;
      _tmp_928 <= 0;
      _tmp_929 <= 0;
      _tmp_930 <= 0;
      _tmp_931 <= 0;
      _tmp_932 <= 0;
      _add_tree_3_busy_reg <= 0;
    end else begin
      if(_add_tree_3_stream_oready) begin
        _add_tree_3_var0_source_ram_renable <= 0;
        _add_tree_3_var0_source_fifo_deq <= 0;
      end 
      _add_tree_3_var0_idle <= _add_tree_3_var0_idle;
      if(_add_tree_3_stream_oready) begin
        _add_tree_3_var1_source_ram_renable <= 0;
        _add_tree_3_var1_source_fifo_deq <= 0;
      end 
      _add_tree_3_var1_idle <= _add_tree_3_var1_idle;
      if(_add_tree_3_stream_oready) begin
        _add_tree_3_var2_source_ram_renable <= 0;
        _add_tree_3_var2_source_fifo_deq <= 0;
      end 
      _add_tree_3_var2_idle <= _add_tree_3_var2_idle;
      if(_add_tree_3_stream_oready) begin
        _add_tree_3_var3_source_ram_renable <= 0;
        _add_tree_3_var3_source_fifo_deq <= 0;
      end 
      _add_tree_3_var3_idle <= _add_tree_3_var3_idle;
      if(_add_tree_3_stream_oready) begin
        _add_tree_3_var4_source_ram_renable <= 0;
        _add_tree_3_var4_source_fifo_deq <= 0;
      end 
      _add_tree_3_var4_idle <= _add_tree_3_var4_idle;
      if(_add_tree_3_stream_oready) begin
        _add_tree_3_var5_source_ram_renable <= 0;
        _add_tree_3_var5_source_fifo_deq <= 0;
      end 
      _add_tree_3_var5_idle <= _add_tree_3_var5_idle;
      if(_add_tree_3_stream_oready) begin
        _add_tree_3_var6_source_ram_renable <= 0;
        _add_tree_3_var6_source_fifo_deq <= 0;
      end 
      _add_tree_3_var6_idle <= _add_tree_3_var6_idle;
      if(_add_tree_3_stream_oready) begin
        _add_tree_3_var7_source_ram_renable <= 0;
        _add_tree_3_var7_source_fifo_deq <= 0;
      end 
      _add_tree_3_var7_idle <= _add_tree_3_var7_idle;
      if(_add_tree_3_stream_oready) begin
        _add_tree_3_var8_source_ram_renable <= 0;
        _add_tree_3_var8_source_fifo_deq <= 0;
      end 
      _add_tree_3_var8_idle <= _add_tree_3_var8_idle;
      if(_add_tree_3_stream_oready) begin
        _add_tree_3_sum_sink_wenable <= 0;
        _add_tree_3_sum_sink_fifo_enq <= 0;
      end 
      if(_add_tree_3_stream_oready) begin
        __add_tree_3_stream_ivalid_1 <= _add_tree_3_stream_ivalid;
      end 
      if(_add_tree_3_stream_oready) begin
        __add_tree_3_stream_ivalid_2 <= __add_tree_3_stream_ivalid_1;
      end 
      if(_add_tree_3_stream_oready) begin
        __plusn_data_70 <= add_tree_3_var0_data + add_tree_3_var1_data + add_tree_3_var2_data;
      end 
      if(_add_tree_3_stream_oready) begin
        __plusn_data_71 <= add_tree_3_var3_data + add_tree_3_var4_data + add_tree_3_var5_data;
      end 
      if(_add_tree_3_stream_oready) begin
        __plusn_data_72 <= add_tree_3_var6_data + add_tree_3_var7_data + add_tree_3_var8_data;
      end 
      if(_add_tree_3_stream_oready) begin
        __plusn_data_73 <= __plusn_data_70 + __plusn_data_71 + __plusn_data_72;
      end 
      if(__stream_conv2d_12_stream_ivalid_7 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_60 <= __substreamoutput_data_716;
      end 
      if(__stream_conv2d_12_stream_ivalid_7 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_61 <= __substreamoutput_data_731;
      end 
      if(__stream_conv2d_12_stream_ivalid_7 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_62 <= __substreamoutput_data_746;
      end 
      if(__stream_conv2d_12_stream_ivalid_7 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_63 <= __substreamoutput_data_761;
      end 
      if(__stream_conv2d_12_stream_ivalid_7 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_64 <= __substreamoutput_data_776;
      end 
      if(__stream_conv2d_12_stream_ivalid_7 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_65 <= __substreamoutput_data_791;
      end 
      if(__stream_conv2d_12_stream_ivalid_7 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_66 <= __substreamoutput_data_806;
      end 
      if(__stream_conv2d_12_stream_ivalid_7 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_67 <= __substreamoutput_data_821;
      end 
      if(__stream_conv2d_12_stream_ivalid_7 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_68 <= __substreamoutput_data_836;
      end 
      if(_add_tree_3_stream_oready) begin
        _tmp_917 <= _add_tree_3_source_start;
      end 
      if(_add_tree_3_stream_oready) begin
        _tmp_918 <= _tmp_917;
      end 
      if(_add_tree_3_stream_oready) begin
        _tmp_919 <= _tmp_918;
      end 
      if(_add_tree_3_stream_oready) begin
        _tmp_920 <= _add_tree_3_source_start;
      end 
      if(_add_tree_3_stream_oready) begin
        _tmp_921 <= _tmp_920;
      end 
      if(_add_tree_3_stream_oready) begin
        _tmp_922 <= _tmp_921;
      end 
      if(_add_tree_3_stream_oready) begin
        _tmp_923 <= _tmp_922;
      end 
      if(_add_tree_3_stream_oready) begin
        _tmp_924 <= _add_tree_3_source_stop;
      end 
      if(_add_tree_3_stream_oready) begin
        _tmp_925 <= _tmp_924;
      end 
      if(_add_tree_3_stream_oready) begin
        _tmp_926 <= _tmp_925;
      end 
      if(_add_tree_3_stream_oready) begin
        _tmp_927 <= _tmp_926;
      end 
      if(_add_tree_3_stream_oready) begin
        _tmp_928 <= _add_tree_3_source_busy;
      end 
      if(_add_tree_3_stream_oready) begin
        _tmp_929 <= _tmp_928;
      end 
      if(_add_tree_3_stream_oready) begin
        _tmp_930 <= _tmp_929;
      end 
      if(_add_tree_3_stream_oready) begin
        _tmp_931 <= _tmp_930;
      end 
      if(_add_tree_3_stream_oready) begin
        _tmp_932 <= _add_tree_3_sink_busy;
      end 
      if(!_add_tree_3_sink_busy && _tmp_932) begin
        _add_tree_3_busy_reg <= 0;
      end 
      if(_add_tree_3_source_busy) begin
        _add_tree_3_busy_reg <= 1;
      end 
    end
  end

  localparam _add_tree_3_fsm_1 = 1;
  localparam _add_tree_3_fsm_2 = 2;
  localparam _add_tree_3_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _add_tree_3_fsm <= _add_tree_3_fsm_init;
      _add_tree_3_source_start <= 0;
      _add_tree_3_source_busy <= 0;
      _add_tree_3_stream_ivalid <= 0;
    end else begin
      if(__stream_conv2d_12_stream_ivalid_7 && _stream_conv2d_12_stream_oready) begin
        _add_tree_3_stream_ivalid <= 1'd1;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_busy) begin
        _add_tree_3_source_busy <= _stream_conv2d_12_source_busy;
      end 
      if(_add_tree_3_stream_oready && _tmp_919) begin
        _add_tree_3_stream_ivalid <= 1;
      end 
      if(_add_tree_3_stream_oready && 1'd0) begin
        _add_tree_3_stream_ivalid <= 0;
      end 
      case(_add_tree_3_fsm)
        _add_tree_3_fsm_init: begin
          if(_add_tree_3_run_flag) begin
            _add_tree_3_source_start <= 1;
          end 
          if(_add_tree_3_run_flag) begin
            _add_tree_3_fsm <= _add_tree_3_fsm_1;
          end 
        end
        _add_tree_3_fsm_1: begin
          if(_add_tree_3_source_start && _add_tree_3_stream_oready) begin
            _add_tree_3_source_start <= 0;
            _add_tree_3_source_busy <= 1;
          end 
          if(_add_tree_3_source_start && _add_tree_3_stream_oready) begin
            _add_tree_3_fsm <= _add_tree_3_fsm_2;
          end 
        end
        _add_tree_3_fsm_2: begin
          if(_add_tree_3_stream_oready) begin
            _add_tree_3_fsm <= _add_tree_3_fsm_3;
          end 
        end
        _add_tree_3_fsm_3: begin
          if(_add_tree_3_stream_oready && 1'd0) begin
            _add_tree_3_source_busy <= 0;
          end 
          if(_add_tree_3_stream_oready && 1'd0 && _add_tree_3_run_flag) begin
            _add_tree_3_source_start <= 1;
          end 
          if(_add_tree_3_stream_oready && 1'd0) begin
            _add_tree_3_fsm <= _add_tree_3_fsm_init;
          end 
          if(_add_tree_3_stream_oready && 1'd0 && _add_tree_3_run_flag) begin
            _add_tree_3_fsm <= _add_tree_3_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _div_const_frac_4_x_source_ram_renable <= 0;
      _div_const_frac_4_x_source_fifo_deq <= 0;
      _div_const_frac_4_x_idle <= 1;
      _div_const_frac_4_y_source_ram_renable <= 0;
      _div_const_frac_4_y_source_fifo_deq <= 0;
      _div_const_frac_4_y_idle <= 1;
      _div_const_frac_4_frac_source_ram_renable <= 0;
      _div_const_frac_4_frac_source_fifo_deq <= 0;
      _div_const_frac_4_frac_idle <= 1;
      _div_const_frac_4_z_sink_wenable <= 0;
      _div_const_frac_4_z_sink_fifo_enq <= 0;
      __div_const_frac_4_stream_ivalid_1 <= 0;
      __div_const_frac_4_stream_ivalid_2 <= 0;
      __div_const_frac_4_stream_ivalid_3 <= 0;
      __div_const_frac_4_stream_ivalid_4 <= 0;
      __div_const_frac_4_stream_ivalid_5 <= 0;
      __div_const_frac_4_stream_ivalid_6 <= 0;
      __div_const_frac_4_stream_ivalid_7 <= 0;
      __div_const_frac_4_stream_ivalid_8 <= 0;
      __div_const_frac_4_stream_ivalid_9 <= 0;
      __div_const_frac_4_stream_ivalid_10 <= 0;
      __div_const_frac_4_stream_ivalid_11 <= 0;
      __div_const_frac_4_stream_ivalid_12 <= 0;
      __div_const_frac_4_stream_ivalid_13 <= 0;
      __div_const_frac_4_stream_ivalid_14 <= 0;
      __div_const_frac_4_stream_ivalid_15 <= 0;
      __div_const_frac_4_stream_ivalid_16 <= 0;
      __div_const_frac_4_stream_ivalid_17 <= 0;
      __div_const_frac_4_stream_ivalid_18 <= 0;
      __div_const_frac_4_stream_ivalid_19 <= 0;
      __div_const_frac_4_stream_ivalid_20 <= 0;
      __div_const_frac_4_stream_ivalid_21 <= 0;
      __div_const_frac_4_stream_ivalid_22 <= 0;
      __div_const_frac_4_stream_ivalid_23 <= 0;
      __div_const_frac_4_stream_ivalid_24 <= 0;
      __div_const_frac_4_stream_ivalid_25 <= 0;
      __div_const_frac_4_stream_ivalid_26 <= 0;
      __div_const_frac_4_stream_ivalid_27 <= 0;
      _greatereq_data_78 <= 0;
      __delay_data_901__variable_76 <= 0;
      __delay_data_902_uminus_77 <= 0;
      __delay_data_903__variable_74 <= 0;
      __delay_data_904__variable_75 <= 0;
      __variable_wdata_74 <= 0;
      __variable_wdata_75 <= 0;
      __variable_wdata_76 <= 0;
      _tmp_1511 <= 0;
      _tmp_1512 <= 0;
      _tmp_1513 <= 0;
      _tmp_1514 <= 0;
      _tmp_1515 <= 0;
      _tmp_1516 <= 0;
      _tmp_1517 <= 0;
      _tmp_1518 <= 0;
      _tmp_1519 <= 0;
      _tmp_1520 <= 0;
      _tmp_1521 <= 0;
      _tmp_1522 <= 0;
      _tmp_1523 <= 0;
      _tmp_1524 <= 0;
      _tmp_1525 <= 0;
      _tmp_1526 <= 0;
      _tmp_1527 <= 0;
      _tmp_1528 <= 0;
      _tmp_1529 <= 0;
      _tmp_1530 <= 0;
      _tmp_1531 <= 0;
      _tmp_1532 <= 0;
      _tmp_1533 <= 0;
      _tmp_1534 <= 0;
      _tmp_1535 <= 0;
      _tmp_1536 <= 0;
      _tmp_1537 <= 0;
      _tmp_1538 <= 0;
      _tmp_1539 <= 0;
      _tmp_1540 <= 0;
      _tmp_1541 <= 0;
      _tmp_1542 <= 0;
      _tmp_1543 <= 0;
      _tmp_1544 <= 0;
      _tmp_1545 <= 0;
      _tmp_1546 <= 0;
      _tmp_1547 <= 0;
      _tmp_1548 <= 0;
      _tmp_1549 <= 0;
      _tmp_1550 <= 0;
      _tmp_1551 <= 0;
      _tmp_1552 <= 0;
      _tmp_1553 <= 0;
      _tmp_1554 <= 0;
      _tmp_1555 <= 0;
      _tmp_1556 <= 0;
      _tmp_1557 <= 0;
      _tmp_1558 <= 0;
      _tmp_1559 <= 0;
      _tmp_1560 <= 0;
      _tmp_1561 <= 0;
      _tmp_1562 <= 0;
      _tmp_1563 <= 0;
      _tmp_1564 <= 0;
      _tmp_1565 <= 0;
      _tmp_1566 <= 0;
      _tmp_1567 <= 0;
      _tmp_1568 <= 0;
      _tmp_1569 <= 0;
      _tmp_1570 <= 0;
      _tmp_1571 <= 0;
      _tmp_1572 <= 0;
      _tmp_1573 <= 0;
      _tmp_1574 <= 0;
      _tmp_1575 <= 0;
      _tmp_1576 <= 0;
      _tmp_1577 <= 0;
      _tmp_1578 <= 0;
      _tmp_1579 <= 0;
      _tmp_1580 <= 0;
      _tmp_1581 <= 0;
      _tmp_1582 <= 0;
      _tmp_1583 <= 0;
      _tmp_1584 <= 0;
      _tmp_1585 <= 0;
      _tmp_1586 <= 0;
      _tmp_1587 <= 0;
      _tmp_1588 <= 0;
      _tmp_1589 <= 0;
      _tmp_1590 <= 0;
      _tmp_1591 <= 0;
      _tmp_1592 <= 0;
      _tmp_1593 <= 0;
      _tmp_1594 <= 0;
      _tmp_1595 <= 0;
      _tmp_1596 <= 0;
      _tmp_1597 <= 0;
      _tmp_1598 <= 0;
      _tmp_1599 <= 0;
      _tmp_1600 <= 0;
      _tmp_1601 <= 0;
      _div_const_frac_4_busy_reg <= 0;
    end else begin
      if(_div_const_frac_4_stream_oready) begin
        _div_const_frac_4_x_source_ram_renable <= 0;
        _div_const_frac_4_x_source_fifo_deq <= 0;
      end 
      _div_const_frac_4_x_idle <= _div_const_frac_4_x_idle;
      if(_div_const_frac_4_stream_oready) begin
        _div_const_frac_4_y_source_ram_renable <= 0;
        _div_const_frac_4_y_source_fifo_deq <= 0;
      end 
      _div_const_frac_4_y_idle <= _div_const_frac_4_y_idle;
      if(_div_const_frac_4_stream_oready) begin
        _div_const_frac_4_frac_source_ram_renable <= 0;
        _div_const_frac_4_frac_source_fifo_deq <= 0;
      end 
      _div_const_frac_4_frac_idle <= _div_const_frac_4_frac_idle;
      if(_div_const_frac_4_stream_oready) begin
        _div_const_frac_4_z_sink_wenable <= 0;
        _div_const_frac_4_z_sink_fifo_enq <= 0;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_1 <= _div_const_frac_4_stream_ivalid;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_2 <= __div_const_frac_4_stream_ivalid_1;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_3 <= __div_const_frac_4_stream_ivalid_2;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_4 <= __div_const_frac_4_stream_ivalid_3;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_5 <= __div_const_frac_4_stream_ivalid_4;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_6 <= __div_const_frac_4_stream_ivalid_5;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_7 <= __div_const_frac_4_stream_ivalid_6;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_8 <= __div_const_frac_4_stream_ivalid_7;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_9 <= __div_const_frac_4_stream_ivalid_8;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_10 <= __div_const_frac_4_stream_ivalid_9;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_11 <= __div_const_frac_4_stream_ivalid_10;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_12 <= __div_const_frac_4_stream_ivalid_11;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_13 <= __div_const_frac_4_stream_ivalid_12;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_14 <= __div_const_frac_4_stream_ivalid_13;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_15 <= __div_const_frac_4_stream_ivalid_14;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_16 <= __div_const_frac_4_stream_ivalid_15;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_17 <= __div_const_frac_4_stream_ivalid_16;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_18 <= __div_const_frac_4_stream_ivalid_17;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_19 <= __div_const_frac_4_stream_ivalid_18;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_20 <= __div_const_frac_4_stream_ivalid_19;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_21 <= __div_const_frac_4_stream_ivalid_20;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_22 <= __div_const_frac_4_stream_ivalid_21;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_23 <= __div_const_frac_4_stream_ivalid_22;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_24 <= __div_const_frac_4_stream_ivalid_23;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_25 <= __div_const_frac_4_stream_ivalid_24;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_26 <= __div_const_frac_4_stream_ivalid_25;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __div_const_frac_4_stream_ivalid_27 <= __div_const_frac_4_stream_ivalid_26;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _greatereq_data_78 <= div_const_frac_4_x_data >= 0;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __delay_data_901__variable_76 <= div_const_frac_4_frac_data;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __delay_data_902_uminus_77 <= _uminus_data_77;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __delay_data_903__variable_74 <= div_const_frac_4_x_data;
      end 
      if(_div_const_frac_4_stream_oready) begin
        __delay_data_904__variable_75 <= div_const_frac_4_y_data;
      end 
      if(__stream_avg_pool_serial_20_stream_ivalid_6 && _stream_avg_pool_serial_20_stream_oready) begin
        __variable_wdata_74 <= __substreamoutput_data_897;
      end 
      if(__stream_avg_pool_serial_20_stream_ivalid_6 && _stream_avg_pool_serial_20_stream_oready) begin
        __variable_wdata_75 <= 10'sd490;
      end 
      if(__stream_avg_pool_serial_20_stream_ivalid_6 && _stream_avg_pool_serial_20_stream_oready) begin
        __variable_wdata_76 <= 9'sd245;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1511 <= _div_const_frac_4_source_start;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1512 <= _tmp_1511;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1513 <= _tmp_1512;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1514 <= _div_const_frac_4_source_start;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1515 <= _tmp_1514;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1516 <= _tmp_1515;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1517 <= _tmp_1516;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1518 <= _tmp_1517;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1519 <= _tmp_1518;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1520 <= _tmp_1519;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1521 <= _tmp_1520;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1522 <= _tmp_1521;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1523 <= _tmp_1522;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1524 <= _tmp_1523;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1525 <= _tmp_1524;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1526 <= _tmp_1525;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1527 <= _tmp_1526;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1528 <= _tmp_1527;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1529 <= _tmp_1528;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1530 <= _tmp_1529;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1531 <= _tmp_1530;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1532 <= _tmp_1531;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1533 <= _tmp_1532;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1534 <= _tmp_1533;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1535 <= _tmp_1534;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1536 <= _tmp_1535;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1537 <= _tmp_1536;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1538 <= _tmp_1537;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1539 <= _tmp_1538;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1540 <= _tmp_1539;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1541 <= _tmp_1540;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1542 <= _tmp_1541;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1543 <= _div_const_frac_4_source_stop;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1544 <= _tmp_1543;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1545 <= _tmp_1544;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1546 <= _tmp_1545;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1547 <= _tmp_1546;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1548 <= _tmp_1547;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1549 <= _tmp_1548;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1550 <= _tmp_1549;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1551 <= _tmp_1550;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1552 <= _tmp_1551;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1553 <= _tmp_1552;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1554 <= _tmp_1553;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1555 <= _tmp_1554;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1556 <= _tmp_1555;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1557 <= _tmp_1556;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1558 <= _tmp_1557;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1559 <= _tmp_1558;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1560 <= _tmp_1559;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1561 <= _tmp_1560;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1562 <= _tmp_1561;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1563 <= _tmp_1562;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1564 <= _tmp_1563;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1565 <= _tmp_1564;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1566 <= _tmp_1565;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1567 <= _tmp_1566;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1568 <= _tmp_1567;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1569 <= _tmp_1568;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1570 <= _tmp_1569;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1571 <= _tmp_1570;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1572 <= _div_const_frac_4_source_busy;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1573 <= _tmp_1572;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1574 <= _tmp_1573;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1575 <= _tmp_1574;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1576 <= _tmp_1575;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1577 <= _tmp_1576;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1578 <= _tmp_1577;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1579 <= _tmp_1578;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1580 <= _tmp_1579;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1581 <= _tmp_1580;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1582 <= _tmp_1581;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1583 <= _tmp_1582;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1584 <= _tmp_1583;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1585 <= _tmp_1584;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1586 <= _tmp_1585;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1587 <= _tmp_1586;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1588 <= _tmp_1587;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1589 <= _tmp_1588;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1590 <= _tmp_1589;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1591 <= _tmp_1590;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1592 <= _tmp_1591;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1593 <= _tmp_1592;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1594 <= _tmp_1593;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1595 <= _tmp_1594;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1596 <= _tmp_1595;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1597 <= _tmp_1596;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1598 <= _tmp_1597;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1599 <= _tmp_1598;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1600 <= _tmp_1599;
      end 
      if(_div_const_frac_4_stream_oready) begin
        _tmp_1601 <= _div_const_frac_4_sink_busy;
      end 
      if(!_div_const_frac_4_sink_busy && _tmp_1601) begin
        _div_const_frac_4_busy_reg <= 0;
      end 
      if(_div_const_frac_4_source_busy) begin
        _div_const_frac_4_busy_reg <= 1;
      end 
    end
  end

  localparam _div_const_frac_4_fsm_1 = 1;
  localparam _div_const_frac_4_fsm_2 = 2;
  localparam _div_const_frac_4_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _div_const_frac_4_fsm <= _div_const_frac_4_fsm_init;
      _div_const_frac_4_source_start <= 0;
      _div_const_frac_4_source_busy <= 0;
      _div_const_frac_4_stream_ivalid <= 0;
    end else begin
      if(__stream_avg_pool_serial_20_stream_ivalid_6 && _stream_avg_pool_serial_20_stream_oready) begin
        _div_const_frac_4_stream_ivalid <= 1'd1;
      end 
      if(_stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_busy) begin
        _div_const_frac_4_source_busy <= _stream_avg_pool_serial_20_source_busy;
      end 
      if(_div_const_frac_4_stream_oready && _tmp_1513) begin
        _div_const_frac_4_stream_ivalid <= 1;
      end 
      if(_div_const_frac_4_stream_oready && 1'd0) begin
        _div_const_frac_4_stream_ivalid <= 0;
      end 
      case(_div_const_frac_4_fsm)
        _div_const_frac_4_fsm_init: begin
          if(_div_const_frac_4_run_flag) begin
            _div_const_frac_4_source_start <= 1;
          end 
          if(_div_const_frac_4_run_flag) begin
            _div_const_frac_4_fsm <= _div_const_frac_4_fsm_1;
          end 
        end
        _div_const_frac_4_fsm_1: begin
          if(_div_const_frac_4_source_start && _div_const_frac_4_stream_oready) begin
            _div_const_frac_4_source_start <= 0;
            _div_const_frac_4_source_busy <= 1;
          end 
          if(_div_const_frac_4_source_start && _div_const_frac_4_stream_oready) begin
            _div_const_frac_4_fsm <= _div_const_frac_4_fsm_2;
          end 
        end
        _div_const_frac_4_fsm_2: begin
          if(_div_const_frac_4_stream_oready) begin
            _div_const_frac_4_fsm <= _div_const_frac_4_fsm_3;
          end 
        end
        _div_const_frac_4_fsm_3: begin
          if(_div_const_frac_4_stream_oready && 1'd0) begin
            _div_const_frac_4_source_busy <= 0;
          end 
          if(_div_const_frac_4_stream_oready && 1'd0 && _div_const_frac_4_run_flag) begin
            _div_const_frac_4_source_start <= 1;
          end 
          if(_div_const_frac_4_stream_oready && 1'd0) begin
            _div_const_frac_4_fsm <= _div_const_frac_4_fsm_init;
          end 
          if(_div_const_frac_4_stream_oready && 1'd0 && _div_const_frac_4_run_flag) begin
            _div_const_frac_4_fsm <= _div_const_frac_4_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _mul_5_x_source_ram_renable <= 0;
      _mul_5_x_source_fifo_deq <= 0;
      _mul_5_x_idle <= 1;
      _mul_5_y_source_ram_renable <= 0;
      _mul_5_y_source_fifo_deq <= 0;
      _mul_5_y_idle <= 1;
      _mul_5_rshift_source_ram_renable <= 0;
      _mul_5_rshift_source_fifo_deq <= 0;
      _mul_5_rshift_idle <= 1;
      _mul_5_z_sink_wenable <= 0;
      _mul_5_z_sink_fifo_enq <= 0;
      __mul_5_stream_ivalid_1 <= 0;
      __mul_5_stream_ivalid_2 <= 0;
      __mul_5_stream_ivalid_3 <= 0;
      __mul_5_stream_ivalid_4 <= 0;
      __mul_5_stream_ivalid_5 <= 0;
      _times_mul_odata_reg_86 <= 0;
      __delay_data_703_sll_92 <= 0;
      __delay_data_707__variable_85 <= 0;
      __delay_data_711_eq_104 <= 0;
      __delay_data_704__delay_703_sll_92 <= 0;
      __delay_data_708__delay_707__variable_85 <= 0;
      __delay_data_712__delay_711_eq_104 <= 0;
      __delay_data_705__delay_704__delay_703_sll_92 <= 0;
      __delay_data_709__delay_708__delay_707__variable_85 <= 0;
      __delay_data_713__delay_712__delay_711_eq_104 <= 0;
      __delay_data_706__delay_705__delay_704__delay_703_sll_92 <= 0;
      __delay_data_710__delay_709__delay_708__delay_707__variable_85 <= 0;
      __delay_data_714__delay_713__delay_712__delay_711_eq_104 <= 0;
      _cond_data_105 <= 0;
      __variable_wdata_83 <= 0;
      __variable_wdata_84 <= 0;
      __variable_wdata_85 <= 0;
      _tmp_692 <= 0;
      _tmp_693 <= 0;
      _tmp_694 <= 0;
      _tmp_695 <= 0;
      _tmp_696 <= 0;
      _tmp_697 <= 0;
      _tmp_698 <= 0;
      _tmp_699 <= 0;
      _tmp_700 <= 0;
      _tmp_701 <= 0;
      _tmp_702 <= 0;
      _tmp_703 <= 0;
      _tmp_704 <= 0;
      _tmp_705 <= 0;
      _tmp_706 <= 0;
      _tmp_707 <= 0;
      _tmp_708 <= 0;
      _tmp_709 <= 0;
      _tmp_710 <= 0;
      _tmp_711 <= 0;
      _tmp_712 <= 0;
      _tmp_713 <= 0;
      _tmp_714 <= 0;
      _tmp_715 <= 0;
      _tmp_716 <= 0;
      _mul_5_busy_reg <= 0;
    end else begin
      if(_mul_5_stream_oready) begin
        _mul_5_x_source_ram_renable <= 0;
        _mul_5_x_source_fifo_deq <= 0;
      end 
      _mul_5_x_idle <= _mul_5_x_idle;
      if(_mul_5_stream_oready) begin
        _mul_5_y_source_ram_renable <= 0;
        _mul_5_y_source_fifo_deq <= 0;
      end 
      _mul_5_y_idle <= _mul_5_y_idle;
      if(_mul_5_stream_oready) begin
        _mul_5_rshift_source_ram_renable <= 0;
        _mul_5_rshift_source_fifo_deq <= 0;
      end 
      _mul_5_rshift_idle <= _mul_5_rshift_idle;
      if(_mul_5_stream_oready) begin
        _mul_5_z_sink_wenable <= 0;
        _mul_5_z_sink_fifo_enq <= 0;
      end 
      if(_mul_5_stream_oready) begin
        __mul_5_stream_ivalid_1 <= _mul_5_stream_ivalid;
      end 
      if(_mul_5_stream_oready) begin
        __mul_5_stream_ivalid_2 <= __mul_5_stream_ivalid_1;
      end 
      if(_mul_5_stream_oready) begin
        __mul_5_stream_ivalid_3 <= __mul_5_stream_ivalid_2;
      end 
      if(_mul_5_stream_oready) begin
        __mul_5_stream_ivalid_4 <= __mul_5_stream_ivalid_3;
      end 
      if(_mul_5_stream_oready) begin
        __mul_5_stream_ivalid_5 <= __mul_5_stream_ivalid_4;
      end 
      if(_mul_5_stream_oready) begin
        _times_mul_odata_reg_86 <= _times_mul_odata_86 >>> 8;
      end 
      if(_mul_5_stream_oready) begin
        __delay_data_703_sll_92 <= _sll_data_92;
      end 
      if(_mul_5_stream_oready) begin
        __delay_data_707__variable_85 <= mul_5_rshift_data;
      end 
      if(_mul_5_stream_oready) begin
        __delay_data_711_eq_104 <= _eq_data_104;
      end 
      if(_mul_5_stream_oready) begin
        __delay_data_704__delay_703_sll_92 <= __delay_data_703_sll_92;
      end 
      if(_mul_5_stream_oready) begin
        __delay_data_708__delay_707__variable_85 <= __delay_data_707__variable_85;
      end 
      if(_mul_5_stream_oready) begin
        __delay_data_712__delay_711_eq_104 <= __delay_data_711_eq_104;
      end 
      if(_mul_5_stream_oready) begin
        __delay_data_705__delay_704__delay_703_sll_92 <= __delay_data_704__delay_703_sll_92;
      end 
      if(_mul_5_stream_oready) begin
        __delay_data_709__delay_708__delay_707__variable_85 <= __delay_data_708__delay_707__variable_85;
      end 
      if(_mul_5_stream_oready) begin
        __delay_data_713__delay_712__delay_711_eq_104 <= __delay_data_712__delay_711_eq_104;
      end 
      if(_mul_5_stream_oready) begin
        __delay_data_706__delay_705__delay_704__delay_703_sll_92 <= __delay_data_705__delay_704__delay_703_sll_92;
      end 
      if(_mul_5_stream_oready) begin
        __delay_data_710__delay_709__delay_708__delay_707__variable_85 <= __delay_data_709__delay_708__delay_707__variable_85;
      end 
      if(_mul_5_stream_oready) begin
        __delay_data_714__delay_713__delay_712__delay_711_eq_104 <= __delay_data_713__delay_712__delay_711_eq_104;
      end 
      if(_mul_5_stream_oready) begin
        _cond_data_105 <= (__delay_data_714__delay_713__delay_712__delay_711_eq_104)? _times_data_86 : _sra_data_102;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_83 <= _cond_data_685;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_84 <= __delay_data_1012_reinterpretcast_657;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_85 <= _plus_data_715;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_692 <= _mul_5_source_start;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_693 <= _tmp_692;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_694 <= _tmp_693;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_695 <= _mul_5_source_start;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_696 <= _tmp_695;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_697 <= _tmp_696;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_698 <= _tmp_697;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_699 <= _tmp_698;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_700 <= _tmp_699;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_701 <= _tmp_700;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_702 <= _mul_5_source_stop;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_703 <= _tmp_702;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_704 <= _tmp_703;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_705 <= _tmp_704;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_706 <= _tmp_705;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_707 <= _tmp_706;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_708 <= _tmp_707;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_709 <= _mul_5_source_busy;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_710 <= _tmp_709;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_711 <= _tmp_710;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_712 <= _tmp_711;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_713 <= _tmp_712;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_714 <= _tmp_713;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_715 <= _tmp_714;
      end 
      if(_mul_5_stream_oready) begin
        _tmp_716 <= _mul_5_sink_busy;
      end 
      if(!_mul_5_sink_busy && _tmp_716) begin
        _mul_5_busy_reg <= 0;
      end 
      if(_mul_5_source_busy) begin
        _mul_5_busy_reg <= 1;
      end 
      if(__stream_conv2d_22_stream_ivalid_1 && _stream_conv2d_22_stream_oready) begin
        __variable_wdata_83 <= _cond_data_986;
      end 
      if(__stream_conv2d_22_stream_ivalid_1 && _stream_conv2d_22_stream_oready) begin
        __variable_wdata_84 <= __delay_data_1159_reinterpretcast_982;
      end 
      if(__stream_conv2d_22_stream_ivalid_1 && _stream_conv2d_22_stream_oready) begin
        __variable_wdata_85 <= _plus_data_988;
      end 
    end
  end

  localparam _mul_5_fsm_1 = 1;
  localparam _mul_5_fsm_2 = 2;
  localparam _mul_5_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _mul_5_fsm <= _mul_5_fsm_init;
      _mul_5_source_start <= 0;
      _mul_5_source_busy <= 0;
      _mul_5_stream_ivalid <= 0;
    end else begin
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        _mul_5_stream_ivalid <= 1'd1;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_busy) begin
        _mul_5_source_busy <= _stream_conv2d_12_source_busy;
      end 
      if(_mul_5_stream_oready && _tmp_694) begin
        _mul_5_stream_ivalid <= 1;
      end 
      if(_mul_5_stream_oready && 1'd0) begin
        _mul_5_stream_ivalid <= 0;
      end 
      if(__stream_conv2d_22_stream_ivalid_1 && _stream_conv2d_22_stream_oready) begin
        _mul_5_stream_ivalid <= 1'd1;
      end 
      if(_stream_conv2d_22_stream_oready && _stream_conv2d_22_busy) begin
        _mul_5_source_busy <= _stream_conv2d_22_source_busy;
      end 
      case(_mul_5_fsm)
        _mul_5_fsm_init: begin
          if(_mul_5_run_flag) begin
            _mul_5_source_start <= 1;
          end 
          if(_mul_5_run_flag) begin
            _mul_5_fsm <= _mul_5_fsm_1;
          end 
        end
        _mul_5_fsm_1: begin
          if(_mul_5_source_start && _mul_5_stream_oready) begin
            _mul_5_source_start <= 0;
            _mul_5_source_busy <= 1;
          end 
          if(_mul_5_source_start && _mul_5_stream_oready) begin
            _mul_5_fsm <= _mul_5_fsm_2;
          end 
        end
        _mul_5_fsm_2: begin
          if(_mul_5_stream_oready) begin
            _mul_5_fsm <= _mul_5_fsm_3;
          end 
        end
        _mul_5_fsm_3: begin
          if(_mul_5_stream_oready && 1'd0) begin
            _mul_5_source_busy <= 0;
          end 
          if(_mul_5_stream_oready && 1'd0 && _mul_5_run_flag) begin
            _mul_5_source_start <= 1;
          end 
          if(_mul_5_stream_oready && 1'd0) begin
            _mul_5_fsm <= _mul_5_fsm_init;
          end 
          if(_mul_5_stream_oready && 1'd0 && _mul_5_run_flag) begin
            _mul_5_fsm <= _mul_5_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _mul_6_x_source_ram_renable <= 0;
      _mul_6_x_source_fifo_deq <= 0;
      _mul_6_x_idle <= 1;
      _mul_6_y_source_ram_renable <= 0;
      _mul_6_y_source_fifo_deq <= 0;
      _mul_6_y_idle <= 1;
      _mul_6_rshift_source_ram_renable <= 0;
      _mul_6_rshift_source_fifo_deq <= 0;
      _mul_6_rshift_idle <= 1;
      _mul_6_z_sink_wenable <= 0;
      _mul_6_z_sink_fifo_enq <= 0;
      __mul_6_stream_ivalid_1 <= 0;
      __mul_6_stream_ivalid_2 <= 0;
      __mul_6_stream_ivalid_3 <= 0;
      __mul_6_stream_ivalid_4 <= 0;
      __mul_6_stream_ivalid_5 <= 0;
      _times_mul_odata_reg_109 <= 0;
      __delay_data_718_sll_115 <= 0;
      __delay_data_722__variable_108 <= 0;
      __delay_data_726_eq_127 <= 0;
      __delay_data_719__delay_718_sll_115 <= 0;
      __delay_data_723__delay_722__variable_108 <= 0;
      __delay_data_727__delay_726_eq_127 <= 0;
      __delay_data_720__delay_719__delay_718_sll_115 <= 0;
      __delay_data_724__delay_723__delay_722__variable_108 <= 0;
      __delay_data_728__delay_727__delay_726_eq_127 <= 0;
      __delay_data_721__delay_720__delay_719__delay_718_sll_115 <= 0;
      __delay_data_725__delay_724__delay_723____variable_108 <= 0;
      __delay_data_729__delay_728__delay_727__delay_726_eq_127 <= 0;
      _cond_data_128 <= 0;
      __variable_wdata_106 <= 0;
      __variable_wdata_107 <= 0;
      __variable_wdata_108 <= 0;
      _tmp_717 <= 0;
      _tmp_718 <= 0;
      _tmp_719 <= 0;
      _tmp_720 <= 0;
      _tmp_721 <= 0;
      _tmp_722 <= 0;
      _tmp_723 <= 0;
      _tmp_724 <= 0;
      _tmp_725 <= 0;
      _tmp_726 <= 0;
      _tmp_727 <= 0;
      _tmp_728 <= 0;
      _tmp_729 <= 0;
      _tmp_730 <= 0;
      _tmp_731 <= 0;
      _tmp_732 <= 0;
      _tmp_733 <= 0;
      _tmp_734 <= 0;
      _tmp_735 <= 0;
      _tmp_736 <= 0;
      _tmp_737 <= 0;
      _tmp_738 <= 0;
      _tmp_739 <= 0;
      _tmp_740 <= 0;
      _tmp_741 <= 0;
      _mul_6_busy_reg <= 0;
    end else begin
      if(_mul_6_stream_oready) begin
        _mul_6_x_source_ram_renable <= 0;
        _mul_6_x_source_fifo_deq <= 0;
      end 
      _mul_6_x_idle <= _mul_6_x_idle;
      if(_mul_6_stream_oready) begin
        _mul_6_y_source_ram_renable <= 0;
        _mul_6_y_source_fifo_deq <= 0;
      end 
      _mul_6_y_idle <= _mul_6_y_idle;
      if(_mul_6_stream_oready) begin
        _mul_6_rshift_source_ram_renable <= 0;
        _mul_6_rshift_source_fifo_deq <= 0;
      end 
      _mul_6_rshift_idle <= _mul_6_rshift_idle;
      if(_mul_6_stream_oready) begin
        _mul_6_z_sink_wenable <= 0;
        _mul_6_z_sink_fifo_enq <= 0;
      end 
      if(_mul_6_stream_oready) begin
        __mul_6_stream_ivalid_1 <= _mul_6_stream_ivalid;
      end 
      if(_mul_6_stream_oready) begin
        __mul_6_stream_ivalid_2 <= __mul_6_stream_ivalid_1;
      end 
      if(_mul_6_stream_oready) begin
        __mul_6_stream_ivalid_3 <= __mul_6_stream_ivalid_2;
      end 
      if(_mul_6_stream_oready) begin
        __mul_6_stream_ivalid_4 <= __mul_6_stream_ivalid_3;
      end 
      if(_mul_6_stream_oready) begin
        __mul_6_stream_ivalid_5 <= __mul_6_stream_ivalid_4;
      end 
      if(_mul_6_stream_oready) begin
        _times_mul_odata_reg_109 <= _times_mul_odata_109 >>> 8;
      end 
      if(_mul_6_stream_oready) begin
        __delay_data_718_sll_115 <= _sll_data_115;
      end 
      if(_mul_6_stream_oready) begin
        __delay_data_722__variable_108 <= mul_6_rshift_data;
      end 
      if(_mul_6_stream_oready) begin
        __delay_data_726_eq_127 <= _eq_data_127;
      end 
      if(_mul_6_stream_oready) begin
        __delay_data_719__delay_718_sll_115 <= __delay_data_718_sll_115;
      end 
      if(_mul_6_stream_oready) begin
        __delay_data_723__delay_722__variable_108 <= __delay_data_722__variable_108;
      end 
      if(_mul_6_stream_oready) begin
        __delay_data_727__delay_726_eq_127 <= __delay_data_726_eq_127;
      end 
      if(_mul_6_stream_oready) begin
        __delay_data_720__delay_719__delay_718_sll_115 <= __delay_data_719__delay_718_sll_115;
      end 
      if(_mul_6_stream_oready) begin
        __delay_data_724__delay_723__delay_722__variable_108 <= __delay_data_723__delay_722__variable_108;
      end 
      if(_mul_6_stream_oready) begin
        __delay_data_728__delay_727__delay_726_eq_127 <= __delay_data_727__delay_726_eq_127;
      end 
      if(_mul_6_stream_oready) begin
        __delay_data_721__delay_720__delay_719__delay_718_sll_115 <= __delay_data_720__delay_719__delay_718_sll_115;
      end 
      if(_mul_6_stream_oready) begin
        __delay_data_725__delay_724__delay_723____variable_108 <= __delay_data_724__delay_723__delay_722__variable_108;
      end 
      if(_mul_6_stream_oready) begin
        __delay_data_729__delay_728__delay_727__delay_726_eq_127 <= __delay_data_728__delay_727__delay_726_eq_127;
      end 
      if(_mul_6_stream_oready) begin
        _cond_data_128 <= (__delay_data_729__delay_728__delay_727__delay_726_eq_127)? _times_data_109 : _sra_data_125;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_106 <= _cond_data_687;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_107 <= __delay_data_1014_reinterpretcast_658;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_108 <= _plus_data_730;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_717 <= _mul_6_source_start;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_718 <= _tmp_717;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_719 <= _tmp_718;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_720 <= _mul_6_source_start;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_721 <= _tmp_720;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_722 <= _tmp_721;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_723 <= _tmp_722;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_724 <= _tmp_723;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_725 <= _tmp_724;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_726 <= _tmp_725;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_727 <= _mul_6_source_stop;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_728 <= _tmp_727;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_729 <= _tmp_728;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_730 <= _tmp_729;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_731 <= _tmp_730;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_732 <= _tmp_731;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_733 <= _tmp_732;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_734 <= _mul_6_source_busy;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_735 <= _tmp_734;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_736 <= _tmp_735;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_737 <= _tmp_736;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_738 <= _tmp_737;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_739 <= _tmp_738;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_740 <= _tmp_739;
      end 
      if(_mul_6_stream_oready) begin
        _tmp_741 <= _mul_6_sink_busy;
      end 
      if(!_mul_6_sink_busy && _tmp_741) begin
        _mul_6_busy_reg <= 0;
      end 
      if(_mul_6_source_busy) begin
        _mul_6_busy_reg <= 1;
      end 
    end
  end

  localparam _mul_6_fsm_1 = 1;
  localparam _mul_6_fsm_2 = 2;
  localparam _mul_6_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _mul_6_fsm <= _mul_6_fsm_init;
      _mul_6_source_start <= 0;
      _mul_6_source_busy <= 0;
      _mul_6_stream_ivalid <= 0;
    end else begin
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        _mul_6_stream_ivalid <= 1'd1;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_busy) begin
        _mul_6_source_busy <= _stream_conv2d_12_source_busy;
      end 
      if(_mul_6_stream_oready && _tmp_719) begin
        _mul_6_stream_ivalid <= 1;
      end 
      if(_mul_6_stream_oready && 1'd0) begin
        _mul_6_stream_ivalid <= 0;
      end 
      case(_mul_6_fsm)
        _mul_6_fsm_init: begin
          if(_mul_6_run_flag) begin
            _mul_6_source_start <= 1;
          end 
          if(_mul_6_run_flag) begin
            _mul_6_fsm <= _mul_6_fsm_1;
          end 
        end
        _mul_6_fsm_1: begin
          if(_mul_6_source_start && _mul_6_stream_oready) begin
            _mul_6_source_start <= 0;
            _mul_6_source_busy <= 1;
          end 
          if(_mul_6_source_start && _mul_6_stream_oready) begin
            _mul_6_fsm <= _mul_6_fsm_2;
          end 
        end
        _mul_6_fsm_2: begin
          if(_mul_6_stream_oready) begin
            _mul_6_fsm <= _mul_6_fsm_3;
          end 
        end
        _mul_6_fsm_3: begin
          if(_mul_6_stream_oready && 1'd0) begin
            _mul_6_source_busy <= 0;
          end 
          if(_mul_6_stream_oready && 1'd0 && _mul_6_run_flag) begin
            _mul_6_source_start <= 1;
          end 
          if(_mul_6_stream_oready && 1'd0) begin
            _mul_6_fsm <= _mul_6_fsm_init;
          end 
          if(_mul_6_stream_oready && 1'd0 && _mul_6_run_flag) begin
            _mul_6_fsm <= _mul_6_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _mul_7_x_source_ram_renable <= 0;
      _mul_7_x_source_fifo_deq <= 0;
      _mul_7_x_idle <= 1;
      _mul_7_y_source_ram_renable <= 0;
      _mul_7_y_source_fifo_deq <= 0;
      _mul_7_y_idle <= 1;
      _mul_7_rshift_source_ram_renable <= 0;
      _mul_7_rshift_source_fifo_deq <= 0;
      _mul_7_rshift_idle <= 1;
      _mul_7_z_sink_wenable <= 0;
      _mul_7_z_sink_fifo_enq <= 0;
      __mul_7_stream_ivalid_1 <= 0;
      __mul_7_stream_ivalid_2 <= 0;
      __mul_7_stream_ivalid_3 <= 0;
      __mul_7_stream_ivalid_4 <= 0;
      __mul_7_stream_ivalid_5 <= 0;
      _times_mul_odata_reg_132 <= 0;
      __delay_data_733_sll_138 <= 0;
      __delay_data_737__variable_131 <= 0;
      __delay_data_741_eq_150 <= 0;
      __delay_data_734__delay_733_sll_138 <= 0;
      __delay_data_738__delay_737__variable_131 <= 0;
      __delay_data_742__delay_741_eq_150 <= 0;
      __delay_data_735__delay_734__delay_733_sll_138 <= 0;
      __delay_data_739__delay_738__delay_737__variable_131 <= 0;
      __delay_data_743__delay_742__delay_741_eq_150 <= 0;
      __delay_data_736__delay_735__delay_734__delay_733_sll_138 <= 0;
      __delay_data_740__delay_739__delay_738____variable_131 <= 0;
      __delay_data_744__delay_743__delay_742__delay_741_eq_150 <= 0;
      _cond_data_151 <= 0;
      __variable_wdata_129 <= 0;
      __variable_wdata_130 <= 0;
      __variable_wdata_131 <= 0;
      _tmp_742 <= 0;
      _tmp_743 <= 0;
      _tmp_744 <= 0;
      _tmp_745 <= 0;
      _tmp_746 <= 0;
      _tmp_747 <= 0;
      _tmp_748 <= 0;
      _tmp_749 <= 0;
      _tmp_750 <= 0;
      _tmp_751 <= 0;
      _tmp_752 <= 0;
      _tmp_753 <= 0;
      _tmp_754 <= 0;
      _tmp_755 <= 0;
      _tmp_756 <= 0;
      _tmp_757 <= 0;
      _tmp_758 <= 0;
      _tmp_759 <= 0;
      _tmp_760 <= 0;
      _tmp_761 <= 0;
      _tmp_762 <= 0;
      _tmp_763 <= 0;
      _tmp_764 <= 0;
      _tmp_765 <= 0;
      _tmp_766 <= 0;
      _mul_7_busy_reg <= 0;
    end else begin
      if(_mul_7_stream_oready) begin
        _mul_7_x_source_ram_renable <= 0;
        _mul_7_x_source_fifo_deq <= 0;
      end 
      _mul_7_x_idle <= _mul_7_x_idle;
      if(_mul_7_stream_oready) begin
        _mul_7_y_source_ram_renable <= 0;
        _mul_7_y_source_fifo_deq <= 0;
      end 
      _mul_7_y_idle <= _mul_7_y_idle;
      if(_mul_7_stream_oready) begin
        _mul_7_rshift_source_ram_renable <= 0;
        _mul_7_rshift_source_fifo_deq <= 0;
      end 
      _mul_7_rshift_idle <= _mul_7_rshift_idle;
      if(_mul_7_stream_oready) begin
        _mul_7_z_sink_wenable <= 0;
        _mul_7_z_sink_fifo_enq <= 0;
      end 
      if(_mul_7_stream_oready) begin
        __mul_7_stream_ivalid_1 <= _mul_7_stream_ivalid;
      end 
      if(_mul_7_stream_oready) begin
        __mul_7_stream_ivalid_2 <= __mul_7_stream_ivalid_1;
      end 
      if(_mul_7_stream_oready) begin
        __mul_7_stream_ivalid_3 <= __mul_7_stream_ivalid_2;
      end 
      if(_mul_7_stream_oready) begin
        __mul_7_stream_ivalid_4 <= __mul_7_stream_ivalid_3;
      end 
      if(_mul_7_stream_oready) begin
        __mul_7_stream_ivalid_5 <= __mul_7_stream_ivalid_4;
      end 
      if(_mul_7_stream_oready) begin
        _times_mul_odata_reg_132 <= _times_mul_odata_132 >>> 8;
      end 
      if(_mul_7_stream_oready) begin
        __delay_data_733_sll_138 <= _sll_data_138;
      end 
      if(_mul_7_stream_oready) begin
        __delay_data_737__variable_131 <= mul_7_rshift_data;
      end 
      if(_mul_7_stream_oready) begin
        __delay_data_741_eq_150 <= _eq_data_150;
      end 
      if(_mul_7_stream_oready) begin
        __delay_data_734__delay_733_sll_138 <= __delay_data_733_sll_138;
      end 
      if(_mul_7_stream_oready) begin
        __delay_data_738__delay_737__variable_131 <= __delay_data_737__variable_131;
      end 
      if(_mul_7_stream_oready) begin
        __delay_data_742__delay_741_eq_150 <= __delay_data_741_eq_150;
      end 
      if(_mul_7_stream_oready) begin
        __delay_data_735__delay_734__delay_733_sll_138 <= __delay_data_734__delay_733_sll_138;
      end 
      if(_mul_7_stream_oready) begin
        __delay_data_739__delay_738__delay_737__variable_131 <= __delay_data_738__delay_737__variable_131;
      end 
      if(_mul_7_stream_oready) begin
        __delay_data_743__delay_742__delay_741_eq_150 <= __delay_data_742__delay_741_eq_150;
      end 
      if(_mul_7_stream_oready) begin
        __delay_data_736__delay_735__delay_734__delay_733_sll_138 <= __delay_data_735__delay_734__delay_733_sll_138;
      end 
      if(_mul_7_stream_oready) begin
        __delay_data_740__delay_739__delay_738____variable_131 <= __delay_data_739__delay_738__delay_737__variable_131;
      end 
      if(_mul_7_stream_oready) begin
        __delay_data_744__delay_743__delay_742__delay_741_eq_150 <= __delay_data_743__delay_742__delay_741_eq_150;
      end 
      if(_mul_7_stream_oready) begin
        _cond_data_151 <= (__delay_data_744__delay_743__delay_742__delay_741_eq_150)? _times_data_132 : _sra_data_148;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_129 <= _cond_data_689;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_130 <= __delay_data_1016_reinterpretcast_659;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_131 <= _plus_data_745;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_742 <= _mul_7_source_start;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_743 <= _tmp_742;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_744 <= _tmp_743;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_745 <= _mul_7_source_start;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_746 <= _tmp_745;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_747 <= _tmp_746;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_748 <= _tmp_747;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_749 <= _tmp_748;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_750 <= _tmp_749;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_751 <= _tmp_750;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_752 <= _mul_7_source_stop;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_753 <= _tmp_752;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_754 <= _tmp_753;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_755 <= _tmp_754;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_756 <= _tmp_755;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_757 <= _tmp_756;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_758 <= _tmp_757;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_759 <= _mul_7_source_busy;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_760 <= _tmp_759;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_761 <= _tmp_760;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_762 <= _tmp_761;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_763 <= _tmp_762;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_764 <= _tmp_763;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_765 <= _tmp_764;
      end 
      if(_mul_7_stream_oready) begin
        _tmp_766 <= _mul_7_sink_busy;
      end 
      if(!_mul_7_sink_busy && _tmp_766) begin
        _mul_7_busy_reg <= 0;
      end 
      if(_mul_7_source_busy) begin
        _mul_7_busy_reg <= 1;
      end 
    end
  end

  localparam _mul_7_fsm_1 = 1;
  localparam _mul_7_fsm_2 = 2;
  localparam _mul_7_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _mul_7_fsm <= _mul_7_fsm_init;
      _mul_7_source_start <= 0;
      _mul_7_source_busy <= 0;
      _mul_7_stream_ivalid <= 0;
    end else begin
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        _mul_7_stream_ivalid <= 1'd1;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_busy) begin
        _mul_7_source_busy <= _stream_conv2d_12_source_busy;
      end 
      if(_mul_7_stream_oready && _tmp_744) begin
        _mul_7_stream_ivalid <= 1;
      end 
      if(_mul_7_stream_oready && 1'd0) begin
        _mul_7_stream_ivalid <= 0;
      end 
      case(_mul_7_fsm)
        _mul_7_fsm_init: begin
          if(_mul_7_run_flag) begin
            _mul_7_source_start <= 1;
          end 
          if(_mul_7_run_flag) begin
            _mul_7_fsm <= _mul_7_fsm_1;
          end 
        end
        _mul_7_fsm_1: begin
          if(_mul_7_source_start && _mul_7_stream_oready) begin
            _mul_7_source_start <= 0;
            _mul_7_source_busy <= 1;
          end 
          if(_mul_7_source_start && _mul_7_stream_oready) begin
            _mul_7_fsm <= _mul_7_fsm_2;
          end 
        end
        _mul_7_fsm_2: begin
          if(_mul_7_stream_oready) begin
            _mul_7_fsm <= _mul_7_fsm_3;
          end 
        end
        _mul_7_fsm_3: begin
          if(_mul_7_stream_oready && 1'd0) begin
            _mul_7_source_busy <= 0;
          end 
          if(_mul_7_stream_oready && 1'd0 && _mul_7_run_flag) begin
            _mul_7_source_start <= 1;
          end 
          if(_mul_7_stream_oready && 1'd0) begin
            _mul_7_fsm <= _mul_7_fsm_init;
          end 
          if(_mul_7_stream_oready && 1'd0 && _mul_7_run_flag) begin
            _mul_7_fsm <= _mul_7_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _mul_8_x_source_ram_renable <= 0;
      _mul_8_x_source_fifo_deq <= 0;
      _mul_8_x_idle <= 1;
      _mul_8_y_source_ram_renable <= 0;
      _mul_8_y_source_fifo_deq <= 0;
      _mul_8_y_idle <= 1;
      _mul_8_rshift_source_ram_renable <= 0;
      _mul_8_rshift_source_fifo_deq <= 0;
      _mul_8_rshift_idle <= 1;
      _mul_8_z_sink_wenable <= 0;
      _mul_8_z_sink_fifo_enq <= 0;
      __mul_8_stream_ivalid_1 <= 0;
      __mul_8_stream_ivalid_2 <= 0;
      __mul_8_stream_ivalid_3 <= 0;
      __mul_8_stream_ivalid_4 <= 0;
      __mul_8_stream_ivalid_5 <= 0;
      _times_mul_odata_reg_155 <= 0;
      __delay_data_748_sll_161 <= 0;
      __delay_data_752__variable_154 <= 0;
      __delay_data_756_eq_173 <= 0;
      __delay_data_749__delay_748_sll_161 <= 0;
      __delay_data_753__delay_752__variable_154 <= 0;
      __delay_data_757__delay_756_eq_173 <= 0;
      __delay_data_750__delay_749__delay_748_sll_161 <= 0;
      __delay_data_754__delay_753__delay_752__variable_154 <= 0;
      __delay_data_758__delay_757__delay_756_eq_173 <= 0;
      __delay_data_751__delay_750__delay_749__delay_748_sll_161 <= 0;
      __delay_data_755__delay_754__delay_753____variable_154 <= 0;
      __delay_data_759__delay_758__delay_757__delay_756_eq_173 <= 0;
      _cond_data_174 <= 0;
      __variable_wdata_152 <= 0;
      __variable_wdata_153 <= 0;
      __variable_wdata_154 <= 0;
      _tmp_767 <= 0;
      _tmp_768 <= 0;
      _tmp_769 <= 0;
      _tmp_770 <= 0;
      _tmp_771 <= 0;
      _tmp_772 <= 0;
      _tmp_773 <= 0;
      _tmp_774 <= 0;
      _tmp_775 <= 0;
      _tmp_776 <= 0;
      _tmp_777 <= 0;
      _tmp_778 <= 0;
      _tmp_779 <= 0;
      _tmp_780 <= 0;
      _tmp_781 <= 0;
      _tmp_782 <= 0;
      _tmp_783 <= 0;
      _tmp_784 <= 0;
      _tmp_785 <= 0;
      _tmp_786 <= 0;
      _tmp_787 <= 0;
      _tmp_788 <= 0;
      _tmp_789 <= 0;
      _tmp_790 <= 0;
      _tmp_791 <= 0;
      _mul_8_busy_reg <= 0;
    end else begin
      if(_mul_8_stream_oready) begin
        _mul_8_x_source_ram_renable <= 0;
        _mul_8_x_source_fifo_deq <= 0;
      end 
      _mul_8_x_idle <= _mul_8_x_idle;
      if(_mul_8_stream_oready) begin
        _mul_8_y_source_ram_renable <= 0;
        _mul_8_y_source_fifo_deq <= 0;
      end 
      _mul_8_y_idle <= _mul_8_y_idle;
      if(_mul_8_stream_oready) begin
        _mul_8_rshift_source_ram_renable <= 0;
        _mul_8_rshift_source_fifo_deq <= 0;
      end 
      _mul_8_rshift_idle <= _mul_8_rshift_idle;
      if(_mul_8_stream_oready) begin
        _mul_8_z_sink_wenable <= 0;
        _mul_8_z_sink_fifo_enq <= 0;
      end 
      if(_mul_8_stream_oready) begin
        __mul_8_stream_ivalid_1 <= _mul_8_stream_ivalid;
      end 
      if(_mul_8_stream_oready) begin
        __mul_8_stream_ivalid_2 <= __mul_8_stream_ivalid_1;
      end 
      if(_mul_8_stream_oready) begin
        __mul_8_stream_ivalid_3 <= __mul_8_stream_ivalid_2;
      end 
      if(_mul_8_stream_oready) begin
        __mul_8_stream_ivalid_4 <= __mul_8_stream_ivalid_3;
      end 
      if(_mul_8_stream_oready) begin
        __mul_8_stream_ivalid_5 <= __mul_8_stream_ivalid_4;
      end 
      if(_mul_8_stream_oready) begin
        _times_mul_odata_reg_155 <= _times_mul_odata_155 >>> 8;
      end 
      if(_mul_8_stream_oready) begin
        __delay_data_748_sll_161 <= _sll_data_161;
      end 
      if(_mul_8_stream_oready) begin
        __delay_data_752__variable_154 <= mul_8_rshift_data;
      end 
      if(_mul_8_stream_oready) begin
        __delay_data_756_eq_173 <= _eq_data_173;
      end 
      if(_mul_8_stream_oready) begin
        __delay_data_749__delay_748_sll_161 <= __delay_data_748_sll_161;
      end 
      if(_mul_8_stream_oready) begin
        __delay_data_753__delay_752__variable_154 <= __delay_data_752__variable_154;
      end 
      if(_mul_8_stream_oready) begin
        __delay_data_757__delay_756_eq_173 <= __delay_data_756_eq_173;
      end 
      if(_mul_8_stream_oready) begin
        __delay_data_750__delay_749__delay_748_sll_161 <= __delay_data_749__delay_748_sll_161;
      end 
      if(_mul_8_stream_oready) begin
        __delay_data_754__delay_753__delay_752__variable_154 <= __delay_data_753__delay_752__variable_154;
      end 
      if(_mul_8_stream_oready) begin
        __delay_data_758__delay_757__delay_756_eq_173 <= __delay_data_757__delay_756_eq_173;
      end 
      if(_mul_8_stream_oready) begin
        __delay_data_751__delay_750__delay_749__delay_748_sll_161 <= __delay_data_750__delay_749__delay_748_sll_161;
      end 
      if(_mul_8_stream_oready) begin
        __delay_data_755__delay_754__delay_753____variable_154 <= __delay_data_754__delay_753__delay_752__variable_154;
      end 
      if(_mul_8_stream_oready) begin
        __delay_data_759__delay_758__delay_757__delay_756_eq_173 <= __delay_data_758__delay_757__delay_756_eq_173;
      end 
      if(_mul_8_stream_oready) begin
        _cond_data_174 <= (__delay_data_759__delay_758__delay_757__delay_756_eq_173)? _times_data_155 : _sra_data_171;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_152 <= _cond_data_691;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_153 <= __delay_data_1018_reinterpretcast_660;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_154 <= _plus_data_760;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_767 <= _mul_8_source_start;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_768 <= _tmp_767;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_769 <= _tmp_768;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_770 <= _mul_8_source_start;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_771 <= _tmp_770;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_772 <= _tmp_771;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_773 <= _tmp_772;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_774 <= _tmp_773;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_775 <= _tmp_774;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_776 <= _tmp_775;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_777 <= _mul_8_source_stop;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_778 <= _tmp_777;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_779 <= _tmp_778;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_780 <= _tmp_779;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_781 <= _tmp_780;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_782 <= _tmp_781;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_783 <= _tmp_782;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_784 <= _mul_8_source_busy;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_785 <= _tmp_784;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_786 <= _tmp_785;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_787 <= _tmp_786;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_788 <= _tmp_787;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_789 <= _tmp_788;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_790 <= _tmp_789;
      end 
      if(_mul_8_stream_oready) begin
        _tmp_791 <= _mul_8_sink_busy;
      end 
      if(!_mul_8_sink_busy && _tmp_791) begin
        _mul_8_busy_reg <= 0;
      end 
      if(_mul_8_source_busy) begin
        _mul_8_busy_reg <= 1;
      end 
    end
  end

  localparam _mul_8_fsm_1 = 1;
  localparam _mul_8_fsm_2 = 2;
  localparam _mul_8_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _mul_8_fsm <= _mul_8_fsm_init;
      _mul_8_source_start <= 0;
      _mul_8_source_busy <= 0;
      _mul_8_stream_ivalid <= 0;
    end else begin
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        _mul_8_stream_ivalid <= 1'd1;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_busy) begin
        _mul_8_source_busy <= _stream_conv2d_12_source_busy;
      end 
      if(_mul_8_stream_oready && _tmp_769) begin
        _mul_8_stream_ivalid <= 1;
      end 
      if(_mul_8_stream_oready && 1'd0) begin
        _mul_8_stream_ivalid <= 0;
      end 
      case(_mul_8_fsm)
        _mul_8_fsm_init: begin
          if(_mul_8_run_flag) begin
            _mul_8_source_start <= 1;
          end 
          if(_mul_8_run_flag) begin
            _mul_8_fsm <= _mul_8_fsm_1;
          end 
        end
        _mul_8_fsm_1: begin
          if(_mul_8_source_start && _mul_8_stream_oready) begin
            _mul_8_source_start <= 0;
            _mul_8_source_busy <= 1;
          end 
          if(_mul_8_source_start && _mul_8_stream_oready) begin
            _mul_8_fsm <= _mul_8_fsm_2;
          end 
        end
        _mul_8_fsm_2: begin
          if(_mul_8_stream_oready) begin
            _mul_8_fsm <= _mul_8_fsm_3;
          end 
        end
        _mul_8_fsm_3: begin
          if(_mul_8_stream_oready && 1'd0) begin
            _mul_8_source_busy <= 0;
          end 
          if(_mul_8_stream_oready && 1'd0 && _mul_8_run_flag) begin
            _mul_8_source_start <= 1;
          end 
          if(_mul_8_stream_oready && 1'd0) begin
            _mul_8_fsm <= _mul_8_fsm_init;
          end 
          if(_mul_8_stream_oready && 1'd0 && _mul_8_run_flag) begin
            _mul_8_fsm <= _mul_8_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _mul_9_x_source_ram_renable <= 0;
      _mul_9_x_source_fifo_deq <= 0;
      _mul_9_x_idle <= 1;
      _mul_9_y_source_ram_renable <= 0;
      _mul_9_y_source_fifo_deq <= 0;
      _mul_9_y_idle <= 1;
      _mul_9_rshift_source_ram_renable <= 0;
      _mul_9_rshift_source_fifo_deq <= 0;
      _mul_9_rshift_idle <= 1;
      _mul_9_z_sink_wenable <= 0;
      _mul_9_z_sink_fifo_enq <= 0;
      __mul_9_stream_ivalid_1 <= 0;
      __mul_9_stream_ivalid_2 <= 0;
      __mul_9_stream_ivalid_3 <= 0;
      __mul_9_stream_ivalid_4 <= 0;
      __mul_9_stream_ivalid_5 <= 0;
      _times_mul_odata_reg_178 <= 0;
      __delay_data_763_sll_184 <= 0;
      __delay_data_767__variable_177 <= 0;
      __delay_data_771_eq_196 <= 0;
      __delay_data_764__delay_763_sll_184 <= 0;
      __delay_data_768__delay_767__variable_177 <= 0;
      __delay_data_772__delay_771_eq_196 <= 0;
      __delay_data_765__delay_764__delay_763_sll_184 <= 0;
      __delay_data_769__delay_768__delay_767__variable_177 <= 0;
      __delay_data_773__delay_772__delay_771_eq_196 <= 0;
      __delay_data_766__delay_765__delay_764__delay_763_sll_184 <= 0;
      __delay_data_770__delay_769__delay_768____variable_177 <= 0;
      __delay_data_774__delay_773__delay_772__delay_771_eq_196 <= 0;
      _cond_data_197 <= 0;
      __variable_wdata_175 <= 0;
      __variable_wdata_176 <= 0;
      __variable_wdata_177 <= 0;
      _tmp_792 <= 0;
      _tmp_793 <= 0;
      _tmp_794 <= 0;
      _tmp_795 <= 0;
      _tmp_796 <= 0;
      _tmp_797 <= 0;
      _tmp_798 <= 0;
      _tmp_799 <= 0;
      _tmp_800 <= 0;
      _tmp_801 <= 0;
      _tmp_802 <= 0;
      _tmp_803 <= 0;
      _tmp_804 <= 0;
      _tmp_805 <= 0;
      _tmp_806 <= 0;
      _tmp_807 <= 0;
      _tmp_808 <= 0;
      _tmp_809 <= 0;
      _tmp_810 <= 0;
      _tmp_811 <= 0;
      _tmp_812 <= 0;
      _tmp_813 <= 0;
      _tmp_814 <= 0;
      _tmp_815 <= 0;
      _tmp_816 <= 0;
      _mul_9_busy_reg <= 0;
    end else begin
      if(_mul_9_stream_oready) begin
        _mul_9_x_source_ram_renable <= 0;
        _mul_9_x_source_fifo_deq <= 0;
      end 
      _mul_9_x_idle <= _mul_9_x_idle;
      if(_mul_9_stream_oready) begin
        _mul_9_y_source_ram_renable <= 0;
        _mul_9_y_source_fifo_deq <= 0;
      end 
      _mul_9_y_idle <= _mul_9_y_idle;
      if(_mul_9_stream_oready) begin
        _mul_9_rshift_source_ram_renable <= 0;
        _mul_9_rshift_source_fifo_deq <= 0;
      end 
      _mul_9_rshift_idle <= _mul_9_rshift_idle;
      if(_mul_9_stream_oready) begin
        _mul_9_z_sink_wenable <= 0;
        _mul_9_z_sink_fifo_enq <= 0;
      end 
      if(_mul_9_stream_oready) begin
        __mul_9_stream_ivalid_1 <= _mul_9_stream_ivalid;
      end 
      if(_mul_9_stream_oready) begin
        __mul_9_stream_ivalid_2 <= __mul_9_stream_ivalid_1;
      end 
      if(_mul_9_stream_oready) begin
        __mul_9_stream_ivalid_3 <= __mul_9_stream_ivalid_2;
      end 
      if(_mul_9_stream_oready) begin
        __mul_9_stream_ivalid_4 <= __mul_9_stream_ivalid_3;
      end 
      if(_mul_9_stream_oready) begin
        __mul_9_stream_ivalid_5 <= __mul_9_stream_ivalid_4;
      end 
      if(_mul_9_stream_oready) begin
        _times_mul_odata_reg_178 <= _times_mul_odata_178 >>> 8;
      end 
      if(_mul_9_stream_oready) begin
        __delay_data_763_sll_184 <= _sll_data_184;
      end 
      if(_mul_9_stream_oready) begin
        __delay_data_767__variable_177 <= mul_9_rshift_data;
      end 
      if(_mul_9_stream_oready) begin
        __delay_data_771_eq_196 <= _eq_data_196;
      end 
      if(_mul_9_stream_oready) begin
        __delay_data_764__delay_763_sll_184 <= __delay_data_763_sll_184;
      end 
      if(_mul_9_stream_oready) begin
        __delay_data_768__delay_767__variable_177 <= __delay_data_767__variable_177;
      end 
      if(_mul_9_stream_oready) begin
        __delay_data_772__delay_771_eq_196 <= __delay_data_771_eq_196;
      end 
      if(_mul_9_stream_oready) begin
        __delay_data_765__delay_764__delay_763_sll_184 <= __delay_data_764__delay_763_sll_184;
      end 
      if(_mul_9_stream_oready) begin
        __delay_data_769__delay_768__delay_767__variable_177 <= __delay_data_768__delay_767__variable_177;
      end 
      if(_mul_9_stream_oready) begin
        __delay_data_773__delay_772__delay_771_eq_196 <= __delay_data_772__delay_771_eq_196;
      end 
      if(_mul_9_stream_oready) begin
        __delay_data_766__delay_765__delay_764__delay_763_sll_184 <= __delay_data_765__delay_764__delay_763_sll_184;
      end 
      if(_mul_9_stream_oready) begin
        __delay_data_770__delay_769__delay_768____variable_177 <= __delay_data_769__delay_768__delay_767__variable_177;
      end 
      if(_mul_9_stream_oready) begin
        __delay_data_774__delay_773__delay_772__delay_771_eq_196 <= __delay_data_773__delay_772__delay_771_eq_196;
      end 
      if(_mul_9_stream_oready) begin
        _cond_data_197 <= (__delay_data_774__delay_773__delay_772__delay_771_eq_196)? _times_data_178 : _sra_data_194;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_175 <= _cond_data_693;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_176 <= __delay_data_1020_reinterpretcast_661;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_177 <= _plus_data_775;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_792 <= _mul_9_source_start;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_793 <= _tmp_792;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_794 <= _tmp_793;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_795 <= _mul_9_source_start;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_796 <= _tmp_795;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_797 <= _tmp_796;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_798 <= _tmp_797;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_799 <= _tmp_798;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_800 <= _tmp_799;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_801 <= _tmp_800;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_802 <= _mul_9_source_stop;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_803 <= _tmp_802;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_804 <= _tmp_803;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_805 <= _tmp_804;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_806 <= _tmp_805;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_807 <= _tmp_806;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_808 <= _tmp_807;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_809 <= _mul_9_source_busy;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_810 <= _tmp_809;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_811 <= _tmp_810;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_812 <= _tmp_811;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_813 <= _tmp_812;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_814 <= _tmp_813;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_815 <= _tmp_814;
      end 
      if(_mul_9_stream_oready) begin
        _tmp_816 <= _mul_9_sink_busy;
      end 
      if(!_mul_9_sink_busy && _tmp_816) begin
        _mul_9_busy_reg <= 0;
      end 
      if(_mul_9_source_busy) begin
        _mul_9_busy_reg <= 1;
      end 
    end
  end

  localparam _mul_9_fsm_1 = 1;
  localparam _mul_9_fsm_2 = 2;
  localparam _mul_9_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _mul_9_fsm <= _mul_9_fsm_init;
      _mul_9_source_start <= 0;
      _mul_9_source_busy <= 0;
      _mul_9_stream_ivalid <= 0;
    end else begin
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        _mul_9_stream_ivalid <= 1'd1;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_busy) begin
        _mul_9_source_busy <= _stream_conv2d_12_source_busy;
      end 
      if(_mul_9_stream_oready && _tmp_794) begin
        _mul_9_stream_ivalid <= 1;
      end 
      if(_mul_9_stream_oready && 1'd0) begin
        _mul_9_stream_ivalid <= 0;
      end 
      case(_mul_9_fsm)
        _mul_9_fsm_init: begin
          if(_mul_9_run_flag) begin
            _mul_9_source_start <= 1;
          end 
          if(_mul_9_run_flag) begin
            _mul_9_fsm <= _mul_9_fsm_1;
          end 
        end
        _mul_9_fsm_1: begin
          if(_mul_9_source_start && _mul_9_stream_oready) begin
            _mul_9_source_start <= 0;
            _mul_9_source_busy <= 1;
          end 
          if(_mul_9_source_start && _mul_9_stream_oready) begin
            _mul_9_fsm <= _mul_9_fsm_2;
          end 
        end
        _mul_9_fsm_2: begin
          if(_mul_9_stream_oready) begin
            _mul_9_fsm <= _mul_9_fsm_3;
          end 
        end
        _mul_9_fsm_3: begin
          if(_mul_9_stream_oready && 1'd0) begin
            _mul_9_source_busy <= 0;
          end 
          if(_mul_9_stream_oready && 1'd0 && _mul_9_run_flag) begin
            _mul_9_source_start <= 1;
          end 
          if(_mul_9_stream_oready && 1'd0) begin
            _mul_9_fsm <= _mul_9_fsm_init;
          end 
          if(_mul_9_stream_oready && 1'd0 && _mul_9_run_flag) begin
            _mul_9_fsm <= _mul_9_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _mul_10_x_source_ram_renable <= 0;
      _mul_10_x_source_fifo_deq <= 0;
      _mul_10_x_idle <= 1;
      _mul_10_y_source_ram_renable <= 0;
      _mul_10_y_source_fifo_deq <= 0;
      _mul_10_y_idle <= 1;
      _mul_10_rshift_source_ram_renable <= 0;
      _mul_10_rshift_source_fifo_deq <= 0;
      _mul_10_rshift_idle <= 1;
      _mul_10_z_sink_wenable <= 0;
      _mul_10_z_sink_fifo_enq <= 0;
      __mul_10_stream_ivalid_1 <= 0;
      __mul_10_stream_ivalid_2 <= 0;
      __mul_10_stream_ivalid_3 <= 0;
      __mul_10_stream_ivalid_4 <= 0;
      __mul_10_stream_ivalid_5 <= 0;
      _times_mul_odata_reg_201 <= 0;
      __delay_data_778_sll_207 <= 0;
      __delay_data_782__variable_200 <= 0;
      __delay_data_786_eq_219 <= 0;
      __delay_data_779__delay_778_sll_207 <= 0;
      __delay_data_783__delay_782__variable_200 <= 0;
      __delay_data_787__delay_786_eq_219 <= 0;
      __delay_data_780__delay_779__delay_778_sll_207 <= 0;
      __delay_data_784__delay_783__delay_782__variable_200 <= 0;
      __delay_data_788__delay_787__delay_786_eq_219 <= 0;
      __delay_data_781__delay_780__delay_779__delay_778_sll_207 <= 0;
      __delay_data_785__delay_784__delay_783____variable_200 <= 0;
      __delay_data_789__delay_788__delay_787__delay_786_eq_219 <= 0;
      _cond_data_220 <= 0;
      __variable_wdata_198 <= 0;
      __variable_wdata_199 <= 0;
      __variable_wdata_200 <= 0;
      _tmp_817 <= 0;
      _tmp_818 <= 0;
      _tmp_819 <= 0;
      _tmp_820 <= 0;
      _tmp_821 <= 0;
      _tmp_822 <= 0;
      _tmp_823 <= 0;
      _tmp_824 <= 0;
      _tmp_825 <= 0;
      _tmp_826 <= 0;
      _tmp_827 <= 0;
      _tmp_828 <= 0;
      _tmp_829 <= 0;
      _tmp_830 <= 0;
      _tmp_831 <= 0;
      _tmp_832 <= 0;
      _tmp_833 <= 0;
      _tmp_834 <= 0;
      _tmp_835 <= 0;
      _tmp_836 <= 0;
      _tmp_837 <= 0;
      _tmp_838 <= 0;
      _tmp_839 <= 0;
      _tmp_840 <= 0;
      _tmp_841 <= 0;
      _mul_10_busy_reg <= 0;
    end else begin
      if(_mul_10_stream_oready) begin
        _mul_10_x_source_ram_renable <= 0;
        _mul_10_x_source_fifo_deq <= 0;
      end 
      _mul_10_x_idle <= _mul_10_x_idle;
      if(_mul_10_stream_oready) begin
        _mul_10_y_source_ram_renable <= 0;
        _mul_10_y_source_fifo_deq <= 0;
      end 
      _mul_10_y_idle <= _mul_10_y_idle;
      if(_mul_10_stream_oready) begin
        _mul_10_rshift_source_ram_renable <= 0;
        _mul_10_rshift_source_fifo_deq <= 0;
      end 
      _mul_10_rshift_idle <= _mul_10_rshift_idle;
      if(_mul_10_stream_oready) begin
        _mul_10_z_sink_wenable <= 0;
        _mul_10_z_sink_fifo_enq <= 0;
      end 
      if(_mul_10_stream_oready) begin
        __mul_10_stream_ivalid_1 <= _mul_10_stream_ivalid;
      end 
      if(_mul_10_stream_oready) begin
        __mul_10_stream_ivalid_2 <= __mul_10_stream_ivalid_1;
      end 
      if(_mul_10_stream_oready) begin
        __mul_10_stream_ivalid_3 <= __mul_10_stream_ivalid_2;
      end 
      if(_mul_10_stream_oready) begin
        __mul_10_stream_ivalid_4 <= __mul_10_stream_ivalid_3;
      end 
      if(_mul_10_stream_oready) begin
        __mul_10_stream_ivalid_5 <= __mul_10_stream_ivalid_4;
      end 
      if(_mul_10_stream_oready) begin
        _times_mul_odata_reg_201 <= _times_mul_odata_201 >>> 8;
      end 
      if(_mul_10_stream_oready) begin
        __delay_data_778_sll_207 <= _sll_data_207;
      end 
      if(_mul_10_stream_oready) begin
        __delay_data_782__variable_200 <= mul_10_rshift_data;
      end 
      if(_mul_10_stream_oready) begin
        __delay_data_786_eq_219 <= _eq_data_219;
      end 
      if(_mul_10_stream_oready) begin
        __delay_data_779__delay_778_sll_207 <= __delay_data_778_sll_207;
      end 
      if(_mul_10_stream_oready) begin
        __delay_data_783__delay_782__variable_200 <= __delay_data_782__variable_200;
      end 
      if(_mul_10_stream_oready) begin
        __delay_data_787__delay_786_eq_219 <= __delay_data_786_eq_219;
      end 
      if(_mul_10_stream_oready) begin
        __delay_data_780__delay_779__delay_778_sll_207 <= __delay_data_779__delay_778_sll_207;
      end 
      if(_mul_10_stream_oready) begin
        __delay_data_784__delay_783__delay_782__variable_200 <= __delay_data_783__delay_782__variable_200;
      end 
      if(_mul_10_stream_oready) begin
        __delay_data_788__delay_787__delay_786_eq_219 <= __delay_data_787__delay_786_eq_219;
      end 
      if(_mul_10_stream_oready) begin
        __delay_data_781__delay_780__delay_779__delay_778_sll_207 <= __delay_data_780__delay_779__delay_778_sll_207;
      end 
      if(_mul_10_stream_oready) begin
        __delay_data_785__delay_784__delay_783____variable_200 <= __delay_data_784__delay_783__delay_782__variable_200;
      end 
      if(_mul_10_stream_oready) begin
        __delay_data_789__delay_788__delay_787__delay_786_eq_219 <= __delay_data_788__delay_787__delay_786_eq_219;
      end 
      if(_mul_10_stream_oready) begin
        _cond_data_220 <= (__delay_data_789__delay_788__delay_787__delay_786_eq_219)? _times_data_201 : _sra_data_217;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_198 <= _cond_data_695;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_199 <= __delay_data_1022_reinterpretcast_662;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_200 <= _plus_data_790;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_817 <= _mul_10_source_start;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_818 <= _tmp_817;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_819 <= _tmp_818;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_820 <= _mul_10_source_start;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_821 <= _tmp_820;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_822 <= _tmp_821;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_823 <= _tmp_822;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_824 <= _tmp_823;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_825 <= _tmp_824;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_826 <= _tmp_825;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_827 <= _mul_10_source_stop;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_828 <= _tmp_827;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_829 <= _tmp_828;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_830 <= _tmp_829;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_831 <= _tmp_830;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_832 <= _tmp_831;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_833 <= _tmp_832;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_834 <= _mul_10_source_busy;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_835 <= _tmp_834;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_836 <= _tmp_835;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_837 <= _tmp_836;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_838 <= _tmp_837;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_839 <= _tmp_838;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_840 <= _tmp_839;
      end 
      if(_mul_10_stream_oready) begin
        _tmp_841 <= _mul_10_sink_busy;
      end 
      if(!_mul_10_sink_busy && _tmp_841) begin
        _mul_10_busy_reg <= 0;
      end 
      if(_mul_10_source_busy) begin
        _mul_10_busy_reg <= 1;
      end 
    end
  end

  localparam _mul_10_fsm_1 = 1;
  localparam _mul_10_fsm_2 = 2;
  localparam _mul_10_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _mul_10_fsm <= _mul_10_fsm_init;
      _mul_10_source_start <= 0;
      _mul_10_source_busy <= 0;
      _mul_10_stream_ivalid <= 0;
    end else begin
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        _mul_10_stream_ivalid <= 1'd1;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_busy) begin
        _mul_10_source_busy <= _stream_conv2d_12_source_busy;
      end 
      if(_mul_10_stream_oready && _tmp_819) begin
        _mul_10_stream_ivalid <= 1;
      end 
      if(_mul_10_stream_oready && 1'd0) begin
        _mul_10_stream_ivalid <= 0;
      end 
      case(_mul_10_fsm)
        _mul_10_fsm_init: begin
          if(_mul_10_run_flag) begin
            _mul_10_source_start <= 1;
          end 
          if(_mul_10_run_flag) begin
            _mul_10_fsm <= _mul_10_fsm_1;
          end 
        end
        _mul_10_fsm_1: begin
          if(_mul_10_source_start && _mul_10_stream_oready) begin
            _mul_10_source_start <= 0;
            _mul_10_source_busy <= 1;
          end 
          if(_mul_10_source_start && _mul_10_stream_oready) begin
            _mul_10_fsm <= _mul_10_fsm_2;
          end 
        end
        _mul_10_fsm_2: begin
          if(_mul_10_stream_oready) begin
            _mul_10_fsm <= _mul_10_fsm_3;
          end 
        end
        _mul_10_fsm_3: begin
          if(_mul_10_stream_oready && 1'd0) begin
            _mul_10_source_busy <= 0;
          end 
          if(_mul_10_stream_oready && 1'd0 && _mul_10_run_flag) begin
            _mul_10_source_start <= 1;
          end 
          if(_mul_10_stream_oready && 1'd0) begin
            _mul_10_fsm <= _mul_10_fsm_init;
          end 
          if(_mul_10_stream_oready && 1'd0 && _mul_10_run_flag) begin
            _mul_10_fsm <= _mul_10_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _mul_11_x_source_ram_renable <= 0;
      _mul_11_x_source_fifo_deq <= 0;
      _mul_11_x_idle <= 1;
      _mul_11_y_source_ram_renable <= 0;
      _mul_11_y_source_fifo_deq <= 0;
      _mul_11_y_idle <= 1;
      _mul_11_rshift_source_ram_renable <= 0;
      _mul_11_rshift_source_fifo_deq <= 0;
      _mul_11_rshift_idle <= 1;
      _mul_11_z_sink_wenable <= 0;
      _mul_11_z_sink_fifo_enq <= 0;
      __mul_11_stream_ivalid_1 <= 0;
      __mul_11_stream_ivalid_2 <= 0;
      __mul_11_stream_ivalid_3 <= 0;
      __mul_11_stream_ivalid_4 <= 0;
      __mul_11_stream_ivalid_5 <= 0;
      _times_mul_odata_reg_224 <= 0;
      __delay_data_793_sll_230 <= 0;
      __delay_data_797__variable_223 <= 0;
      __delay_data_801_eq_242 <= 0;
      __delay_data_794__delay_793_sll_230 <= 0;
      __delay_data_798__delay_797__variable_223 <= 0;
      __delay_data_802__delay_801_eq_242 <= 0;
      __delay_data_795__delay_794__delay_793_sll_230 <= 0;
      __delay_data_799__delay_798__delay_797__variable_223 <= 0;
      __delay_data_803__delay_802__delay_801_eq_242 <= 0;
      __delay_data_796__delay_795__delay_794__delay_793_sll_230 <= 0;
      __delay_data_800__delay_799__delay_798____variable_223 <= 0;
      __delay_data_804__delay_803__delay_802__delay_801_eq_242 <= 0;
      _cond_data_243 <= 0;
      __variable_wdata_221 <= 0;
      __variable_wdata_222 <= 0;
      __variable_wdata_223 <= 0;
      _tmp_842 <= 0;
      _tmp_843 <= 0;
      _tmp_844 <= 0;
      _tmp_845 <= 0;
      _tmp_846 <= 0;
      _tmp_847 <= 0;
      _tmp_848 <= 0;
      _tmp_849 <= 0;
      _tmp_850 <= 0;
      _tmp_851 <= 0;
      _tmp_852 <= 0;
      _tmp_853 <= 0;
      _tmp_854 <= 0;
      _tmp_855 <= 0;
      _tmp_856 <= 0;
      _tmp_857 <= 0;
      _tmp_858 <= 0;
      _tmp_859 <= 0;
      _tmp_860 <= 0;
      _tmp_861 <= 0;
      _tmp_862 <= 0;
      _tmp_863 <= 0;
      _tmp_864 <= 0;
      _tmp_865 <= 0;
      _tmp_866 <= 0;
      _mul_11_busy_reg <= 0;
    end else begin
      if(_mul_11_stream_oready) begin
        _mul_11_x_source_ram_renable <= 0;
        _mul_11_x_source_fifo_deq <= 0;
      end 
      _mul_11_x_idle <= _mul_11_x_idle;
      if(_mul_11_stream_oready) begin
        _mul_11_y_source_ram_renable <= 0;
        _mul_11_y_source_fifo_deq <= 0;
      end 
      _mul_11_y_idle <= _mul_11_y_idle;
      if(_mul_11_stream_oready) begin
        _mul_11_rshift_source_ram_renable <= 0;
        _mul_11_rshift_source_fifo_deq <= 0;
      end 
      _mul_11_rshift_idle <= _mul_11_rshift_idle;
      if(_mul_11_stream_oready) begin
        _mul_11_z_sink_wenable <= 0;
        _mul_11_z_sink_fifo_enq <= 0;
      end 
      if(_mul_11_stream_oready) begin
        __mul_11_stream_ivalid_1 <= _mul_11_stream_ivalid;
      end 
      if(_mul_11_stream_oready) begin
        __mul_11_stream_ivalid_2 <= __mul_11_stream_ivalid_1;
      end 
      if(_mul_11_stream_oready) begin
        __mul_11_stream_ivalid_3 <= __mul_11_stream_ivalid_2;
      end 
      if(_mul_11_stream_oready) begin
        __mul_11_stream_ivalid_4 <= __mul_11_stream_ivalid_3;
      end 
      if(_mul_11_stream_oready) begin
        __mul_11_stream_ivalid_5 <= __mul_11_stream_ivalid_4;
      end 
      if(_mul_11_stream_oready) begin
        _times_mul_odata_reg_224 <= _times_mul_odata_224 >>> 8;
      end 
      if(_mul_11_stream_oready) begin
        __delay_data_793_sll_230 <= _sll_data_230;
      end 
      if(_mul_11_stream_oready) begin
        __delay_data_797__variable_223 <= mul_11_rshift_data;
      end 
      if(_mul_11_stream_oready) begin
        __delay_data_801_eq_242 <= _eq_data_242;
      end 
      if(_mul_11_stream_oready) begin
        __delay_data_794__delay_793_sll_230 <= __delay_data_793_sll_230;
      end 
      if(_mul_11_stream_oready) begin
        __delay_data_798__delay_797__variable_223 <= __delay_data_797__variable_223;
      end 
      if(_mul_11_stream_oready) begin
        __delay_data_802__delay_801_eq_242 <= __delay_data_801_eq_242;
      end 
      if(_mul_11_stream_oready) begin
        __delay_data_795__delay_794__delay_793_sll_230 <= __delay_data_794__delay_793_sll_230;
      end 
      if(_mul_11_stream_oready) begin
        __delay_data_799__delay_798__delay_797__variable_223 <= __delay_data_798__delay_797__variable_223;
      end 
      if(_mul_11_stream_oready) begin
        __delay_data_803__delay_802__delay_801_eq_242 <= __delay_data_802__delay_801_eq_242;
      end 
      if(_mul_11_stream_oready) begin
        __delay_data_796__delay_795__delay_794__delay_793_sll_230 <= __delay_data_795__delay_794__delay_793_sll_230;
      end 
      if(_mul_11_stream_oready) begin
        __delay_data_800__delay_799__delay_798____variable_223 <= __delay_data_799__delay_798__delay_797__variable_223;
      end 
      if(_mul_11_stream_oready) begin
        __delay_data_804__delay_803__delay_802__delay_801_eq_242 <= __delay_data_803__delay_802__delay_801_eq_242;
      end 
      if(_mul_11_stream_oready) begin
        _cond_data_243 <= (__delay_data_804__delay_803__delay_802__delay_801_eq_242)? _times_data_224 : _sra_data_240;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_221 <= _cond_data_697;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_222 <= __delay_data_1024_reinterpretcast_663;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_223 <= _plus_data_805;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_842 <= _mul_11_source_start;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_843 <= _tmp_842;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_844 <= _tmp_843;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_845 <= _mul_11_source_start;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_846 <= _tmp_845;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_847 <= _tmp_846;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_848 <= _tmp_847;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_849 <= _tmp_848;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_850 <= _tmp_849;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_851 <= _tmp_850;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_852 <= _mul_11_source_stop;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_853 <= _tmp_852;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_854 <= _tmp_853;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_855 <= _tmp_854;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_856 <= _tmp_855;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_857 <= _tmp_856;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_858 <= _tmp_857;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_859 <= _mul_11_source_busy;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_860 <= _tmp_859;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_861 <= _tmp_860;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_862 <= _tmp_861;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_863 <= _tmp_862;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_864 <= _tmp_863;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_865 <= _tmp_864;
      end 
      if(_mul_11_stream_oready) begin
        _tmp_866 <= _mul_11_sink_busy;
      end 
      if(!_mul_11_sink_busy && _tmp_866) begin
        _mul_11_busy_reg <= 0;
      end 
      if(_mul_11_source_busy) begin
        _mul_11_busy_reg <= 1;
      end 
    end
  end

  localparam _mul_11_fsm_1 = 1;
  localparam _mul_11_fsm_2 = 2;
  localparam _mul_11_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _mul_11_fsm <= _mul_11_fsm_init;
      _mul_11_source_start <= 0;
      _mul_11_source_busy <= 0;
      _mul_11_stream_ivalid <= 0;
    end else begin
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        _mul_11_stream_ivalid <= 1'd1;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_busy) begin
        _mul_11_source_busy <= _stream_conv2d_12_source_busy;
      end 
      if(_mul_11_stream_oready && _tmp_844) begin
        _mul_11_stream_ivalid <= 1;
      end 
      if(_mul_11_stream_oready && 1'd0) begin
        _mul_11_stream_ivalid <= 0;
      end 
      case(_mul_11_fsm)
        _mul_11_fsm_init: begin
          if(_mul_11_run_flag) begin
            _mul_11_source_start <= 1;
          end 
          if(_mul_11_run_flag) begin
            _mul_11_fsm <= _mul_11_fsm_1;
          end 
        end
        _mul_11_fsm_1: begin
          if(_mul_11_source_start && _mul_11_stream_oready) begin
            _mul_11_source_start <= 0;
            _mul_11_source_busy <= 1;
          end 
          if(_mul_11_source_start && _mul_11_stream_oready) begin
            _mul_11_fsm <= _mul_11_fsm_2;
          end 
        end
        _mul_11_fsm_2: begin
          if(_mul_11_stream_oready) begin
            _mul_11_fsm <= _mul_11_fsm_3;
          end 
        end
        _mul_11_fsm_3: begin
          if(_mul_11_stream_oready && 1'd0) begin
            _mul_11_source_busy <= 0;
          end 
          if(_mul_11_stream_oready && 1'd0 && _mul_11_run_flag) begin
            _mul_11_source_start <= 1;
          end 
          if(_mul_11_stream_oready && 1'd0) begin
            _mul_11_fsm <= _mul_11_fsm_init;
          end 
          if(_mul_11_stream_oready && 1'd0 && _mul_11_run_flag) begin
            _mul_11_fsm <= _mul_11_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _mul_12_x_source_ram_renable <= 0;
      _mul_12_x_source_fifo_deq <= 0;
      _mul_12_x_idle <= 1;
      _mul_12_y_source_ram_renable <= 0;
      _mul_12_y_source_fifo_deq <= 0;
      _mul_12_y_idle <= 1;
      _mul_12_rshift_source_ram_renable <= 0;
      _mul_12_rshift_source_fifo_deq <= 0;
      _mul_12_rshift_idle <= 1;
      _mul_12_z_sink_wenable <= 0;
      _mul_12_z_sink_fifo_enq <= 0;
      __mul_12_stream_ivalid_1 <= 0;
      __mul_12_stream_ivalid_2 <= 0;
      __mul_12_stream_ivalid_3 <= 0;
      __mul_12_stream_ivalid_4 <= 0;
      __mul_12_stream_ivalid_5 <= 0;
      _times_mul_odata_reg_247 <= 0;
      __delay_data_808_sll_253 <= 0;
      __delay_data_812__variable_246 <= 0;
      __delay_data_816_eq_265 <= 0;
      __delay_data_809__delay_808_sll_253 <= 0;
      __delay_data_813__delay_812__variable_246 <= 0;
      __delay_data_817__delay_816_eq_265 <= 0;
      __delay_data_810__delay_809__delay_808_sll_253 <= 0;
      __delay_data_814__delay_813__delay_812__variable_246 <= 0;
      __delay_data_818__delay_817__delay_816_eq_265 <= 0;
      __delay_data_811__delay_810__delay_809__delay_808_sll_253 <= 0;
      __delay_data_815__delay_814__delay_813____variable_246 <= 0;
      __delay_data_819__delay_818__delay_817__delay_816_eq_265 <= 0;
      _cond_data_266 <= 0;
      __variable_wdata_244 <= 0;
      __variable_wdata_245 <= 0;
      __variable_wdata_246 <= 0;
      _tmp_867 <= 0;
      _tmp_868 <= 0;
      _tmp_869 <= 0;
      _tmp_870 <= 0;
      _tmp_871 <= 0;
      _tmp_872 <= 0;
      _tmp_873 <= 0;
      _tmp_874 <= 0;
      _tmp_875 <= 0;
      _tmp_876 <= 0;
      _tmp_877 <= 0;
      _tmp_878 <= 0;
      _tmp_879 <= 0;
      _tmp_880 <= 0;
      _tmp_881 <= 0;
      _tmp_882 <= 0;
      _tmp_883 <= 0;
      _tmp_884 <= 0;
      _tmp_885 <= 0;
      _tmp_886 <= 0;
      _tmp_887 <= 0;
      _tmp_888 <= 0;
      _tmp_889 <= 0;
      _tmp_890 <= 0;
      _tmp_891 <= 0;
      _mul_12_busy_reg <= 0;
    end else begin
      if(_mul_12_stream_oready) begin
        _mul_12_x_source_ram_renable <= 0;
        _mul_12_x_source_fifo_deq <= 0;
      end 
      _mul_12_x_idle <= _mul_12_x_idle;
      if(_mul_12_stream_oready) begin
        _mul_12_y_source_ram_renable <= 0;
        _mul_12_y_source_fifo_deq <= 0;
      end 
      _mul_12_y_idle <= _mul_12_y_idle;
      if(_mul_12_stream_oready) begin
        _mul_12_rshift_source_ram_renable <= 0;
        _mul_12_rshift_source_fifo_deq <= 0;
      end 
      _mul_12_rshift_idle <= _mul_12_rshift_idle;
      if(_mul_12_stream_oready) begin
        _mul_12_z_sink_wenable <= 0;
        _mul_12_z_sink_fifo_enq <= 0;
      end 
      if(_mul_12_stream_oready) begin
        __mul_12_stream_ivalid_1 <= _mul_12_stream_ivalid;
      end 
      if(_mul_12_stream_oready) begin
        __mul_12_stream_ivalid_2 <= __mul_12_stream_ivalid_1;
      end 
      if(_mul_12_stream_oready) begin
        __mul_12_stream_ivalid_3 <= __mul_12_stream_ivalid_2;
      end 
      if(_mul_12_stream_oready) begin
        __mul_12_stream_ivalid_4 <= __mul_12_stream_ivalid_3;
      end 
      if(_mul_12_stream_oready) begin
        __mul_12_stream_ivalid_5 <= __mul_12_stream_ivalid_4;
      end 
      if(_mul_12_stream_oready) begin
        _times_mul_odata_reg_247 <= _times_mul_odata_247 >>> 8;
      end 
      if(_mul_12_stream_oready) begin
        __delay_data_808_sll_253 <= _sll_data_253;
      end 
      if(_mul_12_stream_oready) begin
        __delay_data_812__variable_246 <= mul_12_rshift_data;
      end 
      if(_mul_12_stream_oready) begin
        __delay_data_816_eq_265 <= _eq_data_265;
      end 
      if(_mul_12_stream_oready) begin
        __delay_data_809__delay_808_sll_253 <= __delay_data_808_sll_253;
      end 
      if(_mul_12_stream_oready) begin
        __delay_data_813__delay_812__variable_246 <= __delay_data_812__variable_246;
      end 
      if(_mul_12_stream_oready) begin
        __delay_data_817__delay_816_eq_265 <= __delay_data_816_eq_265;
      end 
      if(_mul_12_stream_oready) begin
        __delay_data_810__delay_809__delay_808_sll_253 <= __delay_data_809__delay_808_sll_253;
      end 
      if(_mul_12_stream_oready) begin
        __delay_data_814__delay_813__delay_812__variable_246 <= __delay_data_813__delay_812__variable_246;
      end 
      if(_mul_12_stream_oready) begin
        __delay_data_818__delay_817__delay_816_eq_265 <= __delay_data_817__delay_816_eq_265;
      end 
      if(_mul_12_stream_oready) begin
        __delay_data_811__delay_810__delay_809__delay_808_sll_253 <= __delay_data_810__delay_809__delay_808_sll_253;
      end 
      if(_mul_12_stream_oready) begin
        __delay_data_815__delay_814__delay_813____variable_246 <= __delay_data_814__delay_813__delay_812__variable_246;
      end 
      if(_mul_12_stream_oready) begin
        __delay_data_819__delay_818__delay_817__delay_816_eq_265 <= __delay_data_818__delay_817__delay_816_eq_265;
      end 
      if(_mul_12_stream_oready) begin
        _cond_data_266 <= (__delay_data_819__delay_818__delay_817__delay_816_eq_265)? _times_data_247 : _sra_data_263;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_244 <= _cond_data_699;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_245 <= __delay_data_1026_reinterpretcast_664;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_246 <= _plus_data_820;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_867 <= _mul_12_source_start;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_868 <= _tmp_867;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_869 <= _tmp_868;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_870 <= _mul_12_source_start;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_871 <= _tmp_870;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_872 <= _tmp_871;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_873 <= _tmp_872;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_874 <= _tmp_873;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_875 <= _tmp_874;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_876 <= _tmp_875;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_877 <= _mul_12_source_stop;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_878 <= _tmp_877;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_879 <= _tmp_878;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_880 <= _tmp_879;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_881 <= _tmp_880;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_882 <= _tmp_881;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_883 <= _tmp_882;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_884 <= _mul_12_source_busy;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_885 <= _tmp_884;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_886 <= _tmp_885;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_887 <= _tmp_886;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_888 <= _tmp_887;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_889 <= _tmp_888;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_890 <= _tmp_889;
      end 
      if(_mul_12_stream_oready) begin
        _tmp_891 <= _mul_12_sink_busy;
      end 
      if(!_mul_12_sink_busy && _tmp_891) begin
        _mul_12_busy_reg <= 0;
      end 
      if(_mul_12_source_busy) begin
        _mul_12_busy_reg <= 1;
      end 
    end
  end

  localparam _mul_12_fsm_1 = 1;
  localparam _mul_12_fsm_2 = 2;
  localparam _mul_12_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _mul_12_fsm <= _mul_12_fsm_init;
      _mul_12_source_start <= 0;
      _mul_12_source_busy <= 0;
      _mul_12_stream_ivalid <= 0;
    end else begin
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        _mul_12_stream_ivalid <= 1'd1;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_busy) begin
        _mul_12_source_busy <= _stream_conv2d_12_source_busy;
      end 
      if(_mul_12_stream_oready && _tmp_869) begin
        _mul_12_stream_ivalid <= 1;
      end 
      if(_mul_12_stream_oready && 1'd0) begin
        _mul_12_stream_ivalid <= 0;
      end 
      case(_mul_12_fsm)
        _mul_12_fsm_init: begin
          if(_mul_12_run_flag) begin
            _mul_12_source_start <= 1;
          end 
          if(_mul_12_run_flag) begin
            _mul_12_fsm <= _mul_12_fsm_1;
          end 
        end
        _mul_12_fsm_1: begin
          if(_mul_12_source_start && _mul_12_stream_oready) begin
            _mul_12_source_start <= 0;
            _mul_12_source_busy <= 1;
          end 
          if(_mul_12_source_start && _mul_12_stream_oready) begin
            _mul_12_fsm <= _mul_12_fsm_2;
          end 
        end
        _mul_12_fsm_2: begin
          if(_mul_12_stream_oready) begin
            _mul_12_fsm <= _mul_12_fsm_3;
          end 
        end
        _mul_12_fsm_3: begin
          if(_mul_12_stream_oready && 1'd0) begin
            _mul_12_source_busy <= 0;
          end 
          if(_mul_12_stream_oready && 1'd0 && _mul_12_run_flag) begin
            _mul_12_source_start <= 1;
          end 
          if(_mul_12_stream_oready && 1'd0) begin
            _mul_12_fsm <= _mul_12_fsm_init;
          end 
          if(_mul_12_stream_oready && 1'd0 && _mul_12_run_flag) begin
            _mul_12_fsm <= _mul_12_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _mul_13_x_source_ram_renable <= 0;
      _mul_13_x_source_fifo_deq <= 0;
      _mul_13_x_idle <= 1;
      _mul_13_y_source_ram_renable <= 0;
      _mul_13_y_source_fifo_deq <= 0;
      _mul_13_y_idle <= 1;
      _mul_13_rshift_source_ram_renable <= 0;
      _mul_13_rshift_source_fifo_deq <= 0;
      _mul_13_rshift_idle <= 1;
      _mul_13_z_sink_wenable <= 0;
      _mul_13_z_sink_fifo_enq <= 0;
      __mul_13_stream_ivalid_1 <= 0;
      __mul_13_stream_ivalid_2 <= 0;
      __mul_13_stream_ivalid_3 <= 0;
      __mul_13_stream_ivalid_4 <= 0;
      __mul_13_stream_ivalid_5 <= 0;
      _times_mul_odata_reg_270 <= 0;
      __delay_data_823_sll_276 <= 0;
      __delay_data_827__variable_269 <= 0;
      __delay_data_831_eq_288 <= 0;
      __delay_data_824__delay_823_sll_276 <= 0;
      __delay_data_828__delay_827__variable_269 <= 0;
      __delay_data_832__delay_831_eq_288 <= 0;
      __delay_data_825__delay_824__delay_823_sll_276 <= 0;
      __delay_data_829__delay_828__delay_827__variable_269 <= 0;
      __delay_data_833__delay_832__delay_831_eq_288 <= 0;
      __delay_data_826__delay_825__delay_824__delay_823_sll_276 <= 0;
      __delay_data_830__delay_829__delay_828____variable_269 <= 0;
      __delay_data_834__delay_833__delay_832__delay_831_eq_288 <= 0;
      _cond_data_289 <= 0;
      __variable_wdata_267 <= 0;
      __variable_wdata_268 <= 0;
      __variable_wdata_269 <= 0;
      _tmp_892 <= 0;
      _tmp_893 <= 0;
      _tmp_894 <= 0;
      _tmp_895 <= 0;
      _tmp_896 <= 0;
      _tmp_897 <= 0;
      _tmp_898 <= 0;
      _tmp_899 <= 0;
      _tmp_900 <= 0;
      _tmp_901 <= 0;
      _tmp_902 <= 0;
      _tmp_903 <= 0;
      _tmp_904 <= 0;
      _tmp_905 <= 0;
      _tmp_906 <= 0;
      _tmp_907 <= 0;
      _tmp_908 <= 0;
      _tmp_909 <= 0;
      _tmp_910 <= 0;
      _tmp_911 <= 0;
      _tmp_912 <= 0;
      _tmp_913 <= 0;
      _tmp_914 <= 0;
      _tmp_915 <= 0;
      _tmp_916 <= 0;
      _mul_13_busy_reg <= 0;
    end else begin
      if(_mul_13_stream_oready) begin
        _mul_13_x_source_ram_renable <= 0;
        _mul_13_x_source_fifo_deq <= 0;
      end 
      _mul_13_x_idle <= _mul_13_x_idle;
      if(_mul_13_stream_oready) begin
        _mul_13_y_source_ram_renable <= 0;
        _mul_13_y_source_fifo_deq <= 0;
      end 
      _mul_13_y_idle <= _mul_13_y_idle;
      if(_mul_13_stream_oready) begin
        _mul_13_rshift_source_ram_renable <= 0;
        _mul_13_rshift_source_fifo_deq <= 0;
      end 
      _mul_13_rshift_idle <= _mul_13_rshift_idle;
      if(_mul_13_stream_oready) begin
        _mul_13_z_sink_wenable <= 0;
        _mul_13_z_sink_fifo_enq <= 0;
      end 
      if(_mul_13_stream_oready) begin
        __mul_13_stream_ivalid_1 <= _mul_13_stream_ivalid;
      end 
      if(_mul_13_stream_oready) begin
        __mul_13_stream_ivalid_2 <= __mul_13_stream_ivalid_1;
      end 
      if(_mul_13_stream_oready) begin
        __mul_13_stream_ivalid_3 <= __mul_13_stream_ivalid_2;
      end 
      if(_mul_13_stream_oready) begin
        __mul_13_stream_ivalid_4 <= __mul_13_stream_ivalid_3;
      end 
      if(_mul_13_stream_oready) begin
        __mul_13_stream_ivalid_5 <= __mul_13_stream_ivalid_4;
      end 
      if(_mul_13_stream_oready) begin
        _times_mul_odata_reg_270 <= _times_mul_odata_270 >>> 8;
      end 
      if(_mul_13_stream_oready) begin
        __delay_data_823_sll_276 <= _sll_data_276;
      end 
      if(_mul_13_stream_oready) begin
        __delay_data_827__variable_269 <= mul_13_rshift_data;
      end 
      if(_mul_13_stream_oready) begin
        __delay_data_831_eq_288 <= _eq_data_288;
      end 
      if(_mul_13_stream_oready) begin
        __delay_data_824__delay_823_sll_276 <= __delay_data_823_sll_276;
      end 
      if(_mul_13_stream_oready) begin
        __delay_data_828__delay_827__variable_269 <= __delay_data_827__variable_269;
      end 
      if(_mul_13_stream_oready) begin
        __delay_data_832__delay_831_eq_288 <= __delay_data_831_eq_288;
      end 
      if(_mul_13_stream_oready) begin
        __delay_data_825__delay_824__delay_823_sll_276 <= __delay_data_824__delay_823_sll_276;
      end 
      if(_mul_13_stream_oready) begin
        __delay_data_829__delay_828__delay_827__variable_269 <= __delay_data_828__delay_827__variable_269;
      end 
      if(_mul_13_stream_oready) begin
        __delay_data_833__delay_832__delay_831_eq_288 <= __delay_data_832__delay_831_eq_288;
      end 
      if(_mul_13_stream_oready) begin
        __delay_data_826__delay_825__delay_824__delay_823_sll_276 <= __delay_data_825__delay_824__delay_823_sll_276;
      end 
      if(_mul_13_stream_oready) begin
        __delay_data_830__delay_829__delay_828____variable_269 <= __delay_data_829__delay_828__delay_827__variable_269;
      end 
      if(_mul_13_stream_oready) begin
        __delay_data_834__delay_833__delay_832__delay_831_eq_288 <= __delay_data_833__delay_832__delay_831_eq_288;
      end 
      if(_mul_13_stream_oready) begin
        _cond_data_289 <= (__delay_data_834__delay_833__delay_832__delay_831_eq_288)? _times_data_270 : _sra_data_286;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_267 <= _cond_data_701;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_268 <= __delay_data_1028_reinterpretcast_665;
      end 
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_269 <= _plus_data_835;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_892 <= _mul_13_source_start;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_893 <= _tmp_892;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_894 <= _tmp_893;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_895 <= _mul_13_source_start;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_896 <= _tmp_895;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_897 <= _tmp_896;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_898 <= _tmp_897;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_899 <= _tmp_898;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_900 <= _tmp_899;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_901 <= _tmp_900;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_902 <= _mul_13_source_stop;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_903 <= _tmp_902;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_904 <= _tmp_903;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_905 <= _tmp_904;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_906 <= _tmp_905;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_907 <= _tmp_906;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_908 <= _tmp_907;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_909 <= _mul_13_source_busy;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_910 <= _tmp_909;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_911 <= _tmp_910;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_912 <= _tmp_911;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_913 <= _tmp_912;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_914 <= _tmp_913;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_915 <= _tmp_914;
      end 
      if(_mul_13_stream_oready) begin
        _tmp_916 <= _mul_13_sink_busy;
      end 
      if(!_mul_13_sink_busy && _tmp_916) begin
        _mul_13_busy_reg <= 0;
      end 
      if(_mul_13_source_busy) begin
        _mul_13_busy_reg <= 1;
      end 
    end
  end

  localparam _mul_13_fsm_1 = 1;
  localparam _mul_13_fsm_2 = 2;
  localparam _mul_13_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _mul_13_fsm <= _mul_13_fsm_init;
      _mul_13_source_start <= 0;
      _mul_13_source_busy <= 0;
      _mul_13_stream_ivalid <= 0;
    end else begin
      if(__stream_conv2d_12_stream_ivalid_1 && _stream_conv2d_12_stream_oready) begin
        _mul_13_stream_ivalid <= 1'd1;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_busy) begin
        _mul_13_source_busy <= _stream_conv2d_12_source_busy;
      end 
      if(_mul_13_stream_oready && _tmp_894) begin
        _mul_13_stream_ivalid <= 1;
      end 
      if(_mul_13_stream_oready && 1'd0) begin
        _mul_13_stream_ivalid <= 0;
      end 
      case(_mul_13_fsm)
        _mul_13_fsm_init: begin
          if(_mul_13_run_flag) begin
            _mul_13_source_start <= 1;
          end 
          if(_mul_13_run_flag) begin
            _mul_13_fsm <= _mul_13_fsm_1;
          end 
        end
        _mul_13_fsm_1: begin
          if(_mul_13_source_start && _mul_13_stream_oready) begin
            _mul_13_source_start <= 0;
            _mul_13_source_busy <= 1;
          end 
          if(_mul_13_source_start && _mul_13_stream_oready) begin
            _mul_13_fsm <= _mul_13_fsm_2;
          end 
        end
        _mul_13_fsm_2: begin
          if(_mul_13_stream_oready) begin
            _mul_13_fsm <= _mul_13_fsm_3;
          end 
        end
        _mul_13_fsm_3: begin
          if(_mul_13_stream_oready && 1'd0) begin
            _mul_13_source_busy <= 0;
          end 
          if(_mul_13_stream_oready && 1'd0 && _mul_13_run_flag) begin
            _mul_13_source_start <= 1;
          end 
          if(_mul_13_stream_oready && 1'd0) begin
            _mul_13_fsm <= _mul_13_fsm_init;
          end 
          if(_mul_13_stream_oready && 1'd0 && _mul_13_run_flag) begin
            _mul_13_fsm <= _mul_13_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _mul_rshift_round_clip_14_x_source_ram_renable <= 0;
      _mul_rshift_round_clip_14_x_source_fifo_deq <= 0;
      _mul_rshift_round_clip_14_x_idle <= 1;
      _mul_rshift_round_clip_14_y_source_ram_renable <= 0;
      _mul_rshift_round_clip_14_y_source_fifo_deq <= 0;
      _mul_rshift_round_clip_14_y_idle <= 1;
      _mul_rshift_round_clip_14_rshift_source_ram_renable <= 0;
      _mul_rshift_round_clip_14_rshift_source_fifo_deq <= 0;
      _mul_rshift_round_clip_14_rshift_idle <= 1;
      _mul_rshift_round_clip_14_z_sink_wenable <= 0;
      _mul_rshift_round_clip_14_z_sink_fifo_enq <= 0;
      __mul_rshift_round_clip_14_stream_ivalid_1 <= 0;
      __mul_rshift_round_clip_14_stream_ivalid_2 <= 0;
      __mul_rshift_round_clip_14_stream_ivalid_3 <= 0;
      __mul_rshift_round_clip_14_stream_ivalid_4 <= 0;
      __mul_rshift_round_clip_14_stream_ivalid_5 <= 0;
      __mul_rshift_round_clip_14_stream_ivalid_6 <= 0;
      __mul_rshift_round_clip_14_stream_ivalid_7 <= 0;
      __mul_rshift_round_clip_14_stream_ivalid_8 <= 0;
      _times_mul_odata_reg_293 <= 0;
      __delay_data_856_sll_299 <= 0;
      __delay_data_860__variable_292 <= 0;
      __delay_data_864_eq_311 <= 0;
      __delay_data_857__delay_856_sll_299 <= 0;
      __delay_data_861__delay_860__variable_292 <= 0;
      __delay_data_865__delay_864_eq_311 <= 0;
      __delay_data_858__delay_857__delay_856_sll_299 <= 0;
      __delay_data_862__delay_861__delay_860__variable_292 <= 0;
      __delay_data_866__delay_865__delay_864_eq_311 <= 0;
      __delay_data_859__delay_858__delay_857__delay_856_sll_299 <= 0;
      __delay_data_863__delay_862__delay_861____variable_292 <= 0;
      __delay_data_867__delay_866__delay_865__delay_864_eq_311 <= 0;
      _cond_data_312 <= 0;
      _greaterthan_data_313 <= 0;
      _lessthan_data_317 <= 0;
      _greatereq_data_321 <= 0;
      __delay_data_868_cond_312 <= 0;
      _cond_data_315 <= 0;
      _cond_data_319 <= 0;
      __delay_data_869_greatereq_321 <= 0;
      _cond_data_323 <= 0;
      __variable_wdata_290 <= 0;
      __variable_wdata_291 <= 0;
      __variable_wdata_292 <= 0;
      _tmp_965 <= 0;
      _tmp_966 <= 0;
      _tmp_967 <= 0;
      _tmp_968 <= 0;
      _tmp_969 <= 0;
      _tmp_970 <= 0;
      _tmp_971 <= 0;
      _tmp_972 <= 0;
      _tmp_973 <= 0;
      _tmp_974 <= 0;
      _tmp_975 <= 0;
      _tmp_976 <= 0;
      _tmp_977 <= 0;
      _tmp_978 <= 0;
      _tmp_979 <= 0;
      _tmp_980 <= 0;
      _tmp_981 <= 0;
      _tmp_982 <= 0;
      _tmp_983 <= 0;
      _tmp_984 <= 0;
      _tmp_985 <= 0;
      _tmp_986 <= 0;
      _tmp_987 <= 0;
      _tmp_988 <= 0;
      _tmp_989 <= 0;
      _tmp_990 <= 0;
      _tmp_991 <= 0;
      _tmp_992 <= 0;
      _tmp_993 <= 0;
      _tmp_994 <= 0;
      _tmp_995 <= 0;
      _tmp_996 <= 0;
      _tmp_997 <= 0;
      _tmp_998 <= 0;
      _mul_rshift_round_clip_14_busy_reg <= 0;
    end else begin
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _mul_rshift_round_clip_14_x_source_ram_renable <= 0;
        _mul_rshift_round_clip_14_x_source_fifo_deq <= 0;
      end 
      _mul_rshift_round_clip_14_x_idle <= _mul_rshift_round_clip_14_x_idle;
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _mul_rshift_round_clip_14_y_source_ram_renable <= 0;
        _mul_rshift_round_clip_14_y_source_fifo_deq <= 0;
      end 
      _mul_rshift_round_clip_14_y_idle <= _mul_rshift_round_clip_14_y_idle;
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _mul_rshift_round_clip_14_rshift_source_ram_renable <= 0;
        _mul_rshift_round_clip_14_rshift_source_fifo_deq <= 0;
      end 
      _mul_rshift_round_clip_14_rshift_idle <= _mul_rshift_round_clip_14_rshift_idle;
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _mul_rshift_round_clip_14_z_sink_wenable <= 0;
        _mul_rshift_round_clip_14_z_sink_fifo_enq <= 0;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __mul_rshift_round_clip_14_stream_ivalid_1 <= _mul_rshift_round_clip_14_stream_ivalid;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __mul_rshift_round_clip_14_stream_ivalid_2 <= __mul_rshift_round_clip_14_stream_ivalid_1;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __mul_rshift_round_clip_14_stream_ivalid_3 <= __mul_rshift_round_clip_14_stream_ivalid_2;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __mul_rshift_round_clip_14_stream_ivalid_4 <= __mul_rshift_round_clip_14_stream_ivalid_3;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __mul_rshift_round_clip_14_stream_ivalid_5 <= __mul_rshift_round_clip_14_stream_ivalid_4;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __mul_rshift_round_clip_14_stream_ivalid_6 <= __mul_rshift_round_clip_14_stream_ivalid_5;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __mul_rshift_round_clip_14_stream_ivalid_7 <= __mul_rshift_round_clip_14_stream_ivalid_6;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __mul_rshift_round_clip_14_stream_ivalid_8 <= __mul_rshift_round_clip_14_stream_ivalid_7;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _times_mul_odata_reg_293 <= _times_mul_odata_293;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __delay_data_856_sll_299 <= _sll_data_299;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __delay_data_860__variable_292 <= mul_rshift_round_clip_14_rshift_data;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __delay_data_864_eq_311 <= _eq_data_311;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __delay_data_857__delay_856_sll_299 <= __delay_data_856_sll_299;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __delay_data_861__delay_860__variable_292 <= __delay_data_860__variable_292;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __delay_data_865__delay_864_eq_311 <= __delay_data_864_eq_311;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __delay_data_858__delay_857__delay_856_sll_299 <= __delay_data_857__delay_856_sll_299;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __delay_data_862__delay_861__delay_860__variable_292 <= __delay_data_861__delay_860__variable_292;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __delay_data_866__delay_865__delay_864_eq_311 <= __delay_data_865__delay_864_eq_311;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __delay_data_859__delay_858__delay_857__delay_856_sll_299 <= __delay_data_858__delay_857__delay_856_sll_299;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __delay_data_863__delay_862__delay_861____variable_292 <= __delay_data_862__delay_861__delay_860__variable_292;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __delay_data_867__delay_866__delay_865__delay_864_eq_311 <= __delay_data_866__delay_865__delay_864_eq_311;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _cond_data_312 <= (__delay_data_867__delay_866__delay_865__delay_864_eq_311)? _times_data_293 : _sra_data_309;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _greaterthan_data_313 <= _cond_data_312 > 32512;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _lessthan_data_317 <= _cond_data_312 < -32768;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _greatereq_data_321 <= _cond_data_312 >= 0;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __delay_data_868_cond_312 <= _cond_data_312;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _cond_data_315 <= (_greaterthan_data_313)? 8'sd127 : __delay_data_868_cond_312;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _cond_data_319 <= (_lessthan_data_317)? -9'sd128 : __delay_data_868_cond_312;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        __delay_data_869_greatereq_321 <= _greatereq_data_321;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _cond_data_323 <= (__delay_data_869_greatereq_321)? _cond_data_315 : _cond_data_319;
      end 
      if(__stream_conv2d_12_stream_ivalid_17 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_290 <= _plus_data_854;
      end 
      if(__stream_conv2d_12_stream_ivalid_17 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_291 <= __delay_data_1090__delay_1089__delay_1088__delay_1087___cond_352;
      end 
      if(__stream_conv2d_12_stream_ivalid_17 && _stream_conv2d_12_stream_oready) begin
        __variable_wdata_292 <= __delay_data_1106__delay_1105__delay_1104__delay_1103___plus_870;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_965 <= _mul_rshift_round_clip_14_source_start;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_966 <= _tmp_965;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_967 <= _tmp_966;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_968 <= _mul_rshift_round_clip_14_source_start;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_969 <= _tmp_968;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_970 <= _tmp_969;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_971 <= _tmp_970;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_972 <= _tmp_971;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_973 <= _tmp_972;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_974 <= _tmp_973;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_975 <= _tmp_974;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_976 <= _tmp_975;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_977 <= _tmp_976;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_978 <= _mul_rshift_round_clip_14_source_stop;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_979 <= _tmp_978;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_980 <= _tmp_979;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_981 <= _tmp_980;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_982 <= _tmp_981;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_983 <= _tmp_982;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_984 <= _tmp_983;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_985 <= _tmp_984;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_986 <= _tmp_985;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_987 <= _tmp_986;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_988 <= _mul_rshift_round_clip_14_source_busy;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_989 <= _tmp_988;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_990 <= _tmp_989;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_991 <= _tmp_990;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_992 <= _tmp_991;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_993 <= _tmp_992;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_994 <= _tmp_993;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_995 <= _tmp_994;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_996 <= _tmp_995;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_997 <= _tmp_996;
      end 
      if(_mul_rshift_round_clip_14_stream_oready) begin
        _tmp_998 <= _mul_rshift_round_clip_14_sink_busy;
      end 
      if(!_mul_rshift_round_clip_14_sink_busy && _tmp_998) begin
        _mul_rshift_round_clip_14_busy_reg <= 0;
      end 
      if(_mul_rshift_round_clip_14_source_busy) begin
        _mul_rshift_round_clip_14_busy_reg <= 1;
      end 
      if(__stream_conv2d_22_stream_ivalid_15 && _stream_conv2d_22_stream_oready) begin
        __variable_wdata_290 <= _plus_data_996;
      end 
      if(__stream_conv2d_22_stream_ivalid_15 && _stream_conv2d_22_stream_oready) begin
        __variable_wdata_291 <= __delay_data_1211__delay_1210__delay_1209__delay_1208___cond_937;
      end 
      if(__stream_conv2d_22_stream_ivalid_15 && _stream_conv2d_22_stream_oready) begin
        __variable_wdata_292 <= __delay_data_1225__delay_1224__delay_1223__delay_1222___plus_998;
      end 
    end
  end

  localparam _mul_rshift_round_clip_14_fsm_1 = 1;
  localparam _mul_rshift_round_clip_14_fsm_2 = 2;
  localparam _mul_rshift_round_clip_14_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _mul_rshift_round_clip_14_fsm <= _mul_rshift_round_clip_14_fsm_init;
      _mul_rshift_round_clip_14_source_start <= 0;
      _mul_rshift_round_clip_14_source_busy <= 0;
      _mul_rshift_round_clip_14_stream_ivalid <= 0;
    end else begin
      if(__stream_conv2d_12_stream_ivalid_17 && _stream_conv2d_12_stream_oready) begin
        _mul_rshift_round_clip_14_stream_ivalid <= 1'd1;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_busy) begin
        _mul_rshift_round_clip_14_source_busy <= _stream_conv2d_12_source_busy;
      end 
      if(_mul_rshift_round_clip_14_stream_oready && _tmp_967) begin
        _mul_rshift_round_clip_14_stream_ivalid <= 1;
      end 
      if(_mul_rshift_round_clip_14_stream_oready && 1'd0) begin
        _mul_rshift_round_clip_14_stream_ivalid <= 0;
      end 
      if(__stream_conv2d_22_stream_ivalid_15 && _stream_conv2d_22_stream_oready) begin
        _mul_rshift_round_clip_14_stream_ivalid <= 1'd1;
      end 
      if(_stream_conv2d_22_stream_oready && _stream_conv2d_22_busy) begin
        _mul_rshift_round_clip_14_source_busy <= _stream_conv2d_22_source_busy;
      end 
      case(_mul_rshift_round_clip_14_fsm)
        _mul_rshift_round_clip_14_fsm_init: begin
          if(_mul_rshift_round_clip_14_run_flag) begin
            _mul_rshift_round_clip_14_source_start <= 1;
          end 
          if(_mul_rshift_round_clip_14_run_flag) begin
            _mul_rshift_round_clip_14_fsm <= _mul_rshift_round_clip_14_fsm_1;
          end 
        end
        _mul_rshift_round_clip_14_fsm_1: begin
          if(_mul_rshift_round_clip_14_source_start && _mul_rshift_round_clip_14_stream_oready) begin
            _mul_rshift_round_clip_14_source_start <= 0;
            _mul_rshift_round_clip_14_source_busy <= 1;
          end 
          if(_mul_rshift_round_clip_14_source_start && _mul_rshift_round_clip_14_stream_oready) begin
            _mul_rshift_round_clip_14_fsm <= _mul_rshift_round_clip_14_fsm_2;
          end 
        end
        _mul_rshift_round_clip_14_fsm_2: begin
          if(_mul_rshift_round_clip_14_stream_oready) begin
            _mul_rshift_round_clip_14_fsm <= _mul_rshift_round_clip_14_fsm_3;
          end 
        end
        _mul_rshift_round_clip_14_fsm_3: begin
          if(_mul_rshift_round_clip_14_stream_oready && 1'd0) begin
            _mul_rshift_round_clip_14_source_busy <= 0;
          end 
          if(_mul_rshift_round_clip_14_stream_oready && 1'd0 && _mul_rshift_round_clip_14_run_flag) begin
            _mul_rshift_round_clip_14_source_start <= 1;
          end 
          if(_mul_rshift_round_clip_14_stream_oready && 1'd0) begin
            _mul_rshift_round_clip_14_fsm <= _mul_rshift_round_clip_14_fsm_init;
          end 
          if(_mul_rshift_round_clip_14_stream_oready && 1'd0 && _mul_rshift_round_clip_14_run_flag) begin
            _mul_rshift_round_clip_14_fsm <= _mul_rshift_round_clip_14_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_7_source_ram_renable <= 0;
      _stream_conv2d_12_source_7_source_fifo_deq <= 0;
      _stream_conv2d_12_source_7_idle <= 1;
      _stream_conv2d_12_source_9_source_ram_renable <= 0;
      _stream_conv2d_12_source_9_source_fifo_deq <= 0;
      _stream_conv2d_12_source_9_idle <= 1;
      _stream_conv2d_12_source_11_source_ram_renable <= 0;
      _stream_conv2d_12_source_11_source_fifo_deq <= 0;
      _stream_conv2d_12_source_11_idle <= 1;
      _stream_conv2d_12_source_13_source_ram_renable <= 0;
      _stream_conv2d_12_source_13_source_fifo_deq <= 0;
      _stream_conv2d_12_source_13_idle <= 1;
      _stream_conv2d_12_source_15_source_ram_renable <= 0;
      _stream_conv2d_12_source_15_source_fifo_deq <= 0;
      _stream_conv2d_12_source_15_idle <= 1;
      _stream_conv2d_12_source_20_source_ram_renable <= 0;
      _stream_conv2d_12_source_20_source_fifo_deq <= 0;
      _stream_conv2d_12_source_20_idle <= 1;
      _stream_conv2d_12_source_21_source_ram_renable <= 0;
      _stream_conv2d_12_source_21_source_fifo_deq <= 0;
      _stream_conv2d_12_source_21_idle <= 1;
      _stream_conv2d_12_source_22_source_ram_renable <= 0;
      _stream_conv2d_12_source_22_source_fifo_deq <= 0;
      _stream_conv2d_12_source_22_idle <= 1;
      _stream_conv2d_12_source_23_source_ram_renable <= 0;
      _stream_conv2d_12_source_23_source_fifo_deq <= 0;
      _stream_conv2d_12_source_23_idle <= 1;
      _stream_conv2d_12_source_24_source_ram_renable <= 0;
      _stream_conv2d_12_source_24_source_fifo_deq <= 0;
      _stream_conv2d_12_source_24_idle <= 1;
      _stream_conv2d_12_source_25_source_ram_renable <= 0;
      _stream_conv2d_12_source_25_source_fifo_deq <= 0;
      _stream_conv2d_12_source_25_idle <= 1;
      _stream_conv2d_12_source_26_source_ram_renable <= 0;
      _stream_conv2d_12_source_26_source_fifo_deq <= 0;
      _stream_conv2d_12_source_26_idle <= 1;
      _stream_conv2d_12_source_27_source_ram_renable <= 0;
      _stream_conv2d_12_source_27_source_fifo_deq <= 0;
      _stream_conv2d_12_source_27_idle <= 1;
      _stream_conv2d_12_source_28_source_ram_renable <= 0;
      _stream_conv2d_12_source_28_source_fifo_deq <= 0;
      _stream_conv2d_12_source_28_idle <= 1;
      _stream_conv2d_12_source_29_source_ram_renable <= 0;
      _stream_conv2d_12_source_29_source_fifo_deq <= 0;
      _stream_conv2d_12_source_29_idle <= 1;
      _stream_conv2d_12_source_30_source_ram_renable <= 0;
      _stream_conv2d_12_source_30_source_fifo_deq <= 0;
      _stream_conv2d_12_source_30_idle <= 1;
      _stream_conv2d_12_source_31_source_ram_renable <= 0;
      _stream_conv2d_12_source_31_source_fifo_deq <= 0;
      _stream_conv2d_12_source_31_idle <= 1;
      _stream_conv2d_12_source_32_source_ram_renable <= 0;
      _stream_conv2d_12_source_32_source_fifo_deq <= 0;
      _stream_conv2d_12_source_32_idle <= 1;
      _stream_conv2d_12_source_33_source_ram_renable <= 0;
      _stream_conv2d_12_source_33_source_fifo_deq <= 0;
      _stream_conv2d_12_source_33_idle <= 1;
      _stream_conv2d_12_source_34_source_ram_renable <= 0;
      _stream_conv2d_12_source_34_source_fifo_deq <= 0;
      _stream_conv2d_12_source_34_idle <= 1;
      _stream_conv2d_12_source_35_source_ram_renable <= 0;
      _stream_conv2d_12_source_35_source_fifo_deq <= 0;
      _stream_conv2d_12_source_35_idle <= 1;
      _stream_conv2d_12_source_36_source_ram_renable <= 0;
      _stream_conv2d_12_source_36_source_fifo_deq <= 0;
      _stream_conv2d_12_source_36_idle <= 1;
      _stream_conv2d_12_source_37_source_ram_renable <= 0;
      _stream_conv2d_12_source_37_source_fifo_deq <= 0;
      _stream_conv2d_12_source_37_idle <= 1;
      _stream_conv2d_12_sink_50_sink_wenable <= 0;
      _stream_conv2d_12_sink_50_sink_fifo_enq <= 0;
      _stream_conv2d_12_sink_51_sink_wenable <= 0;
      _stream_conv2d_12_sink_51_sink_fifo_enq <= 0;
      __stream_conv2d_12_stream_ivalid_1 <= 0;
      __stream_conv2d_12_stream_ivalid_2 <= 0;
      __stream_conv2d_12_stream_ivalid_3 <= 0;
      __stream_conv2d_12_stream_ivalid_4 <= 0;
      __stream_conv2d_12_stream_ivalid_5 <= 0;
      __stream_conv2d_12_stream_ivalid_6 <= 0;
      __stream_conv2d_12_stream_ivalid_7 <= 0;
      __stream_conv2d_12_stream_ivalid_8 <= 0;
      __stream_conv2d_12_stream_ivalid_9 <= 0;
      __stream_conv2d_12_stream_ivalid_10 <= 0;
      __stream_conv2d_12_stream_ivalid_11 <= 0;
      __stream_conv2d_12_stream_ivalid_12 <= 0;
      __stream_conv2d_12_stream_ivalid_13 <= 0;
      __stream_conv2d_12_stream_ivalid_14 <= 0;
      __stream_conv2d_12_stream_ivalid_15 <= 0;
      __stream_conv2d_12_stream_ivalid_16 <= 0;
      __stream_conv2d_12_stream_ivalid_17 <= 0;
      __stream_conv2d_12_stream_ivalid_18 <= 0;
      __stream_conv2d_12_stream_ivalid_19 <= 0;
      __stream_conv2d_12_stream_ivalid_20 <= 0;
      __stream_conv2d_12_stream_ivalid_21 <= 0;
      __stream_conv2d_12_stream_ivalid_22 <= 0;
      __stream_conv2d_12_stream_ivalid_23 <= 0;
      __stream_conv2d_12_stream_ivalid_24 <= 0;
      __stream_conv2d_12_stream_ivalid_25 <= 0;
      __stream_conv2d_12_stream_ivalid_26 <= 0;
      __stream_conv2d_12_stream_ivalid_27 <= 0;
      __stream_conv2d_12_stream_ivalid_28 <= 0;
      _eq_data_387 <= 0;
      _eq_data_391 <= 0;
      _eq_data_394 <= 0;
      _eq_data_397 <= 0;
      _eq_data_401 <= 0;
      _eq_data_404 <= 0;
      _eq_data_407 <= 0;
      _eq_data_411 <= 0;
      _eq_data_414 <= 0;
      _eq_data_417 <= 0;
      _eq_data_421 <= 0;
      _eq_data_424 <= 0;
      _eq_data_427 <= 0;
      _eq_data_431 <= 0;
      _eq_data_434 <= 0;
      _eq_data_437 <= 0;
      _eq_data_441 <= 0;
      _eq_data_444 <= 0;
      _eq_data_447 <= 0;
      _eq_data_451 <= 0;
      _eq_data_454 <= 0;
      _eq_data_457 <= 0;
      _eq_data_461 <= 0;
      _eq_data_464 <= 0;
      _eq_data_467 <= 0;
      _eq_data_471 <= 0;
      _eq_data_474 <= 0;
      _eq_data_477 <= 0;
      _eq_data_481 <= 0;
      _eq_data_484 <= 0;
      _eq_data_487 <= 0;
      _eq_data_491 <= 0;
      _eq_data_494 <= 0;
      _eq_data_497 <= 0;
      _eq_data_501 <= 0;
      _eq_data_504 <= 0;
      _eq_data_507 <= 0;
      _eq_data_511 <= 0;
      _eq_data_514 <= 0;
      _eq_data_517 <= 0;
      _eq_data_521 <= 0;
      _eq_data_524 <= 0;
      _eq_data_527 <= 0;
      _eq_data_531 <= 0;
      _eq_data_534 <= 0;
      _eq_data_537 <= 0;
      _eq_data_541 <= 0;
      _eq_data_544 <= 0;
      _eq_data_547 <= 0;
      _eq_data_551 <= 0;
      _eq_data_554 <= 0;
      _eq_data_557 <= 0;
      _eq_data_561 <= 0;
      _eq_data_564 <= 0;
      _plus_data_715 <= 0;
      _plus_data_730 <= 0;
      _plus_data_745 <= 0;
      _plus_data_760 <= 0;
      _plus_data_775 <= 0;
      _plus_data_790 <= 0;
      _plus_data_805 <= 0;
      _plus_data_820 <= 0;
      _plus_data_835 <= 0;
      _plus_data_851 <= 0;
      _plus_data_870 <= 0;
      __delay_data_1002__variable_380 <= 0;
      __delay_data_1003__variable_379 <= 0;
      __delay_data_1004__variable_378 <= 0;
      __delay_data_1005__variable_383 <= 0;
      __delay_data_1006__variable_382 <= 0;
      __delay_data_1007__variable_381 <= 0;
      __delay_data_1008__variable_386 <= 0;
      __delay_data_1009__variable_385 <= 0;
      __delay_data_1010__variable_384 <= 0;
      __delay_data_1011_pointer_666 <= 0;
      __delay_data_1012_reinterpretcast_657 <= 0;
      __delay_data_1013_pointer_668 <= 0;
      __delay_data_1014_reinterpretcast_658 <= 0;
      __delay_data_1015_pointer_670 <= 0;
      __delay_data_1016_reinterpretcast_659 <= 0;
      __delay_data_1017_pointer_672 <= 0;
      __delay_data_1018_reinterpretcast_660 <= 0;
      __delay_data_1019_pointer_674 <= 0;
      __delay_data_1020_reinterpretcast_661 <= 0;
      __delay_data_1021_pointer_676 <= 0;
      __delay_data_1022_reinterpretcast_662 <= 0;
      __delay_data_1023_pointer_678 <= 0;
      __delay_data_1024_reinterpretcast_663 <= 0;
      __delay_data_1025_pointer_680 <= 0;
      __delay_data_1026_reinterpretcast_664 <= 0;
      __delay_data_1027_pointer_682 <= 0;
      __delay_data_1028_reinterpretcast_665 <= 0;
      __delay_data_1029__variable_329 <= 0;
      __delay_data_1048__variable_324 <= 0;
      __delay_data_1058_cond_345 <= 0;
      __delay_data_1074_cond_352 <= 0;
      __delay_data_1030__delay_1029__variable_329 <= 0;
      __delay_data_1039_plus_851 <= 0;
      __delay_data_1049__delay_1048__variable_324 <= 0;
      __delay_data_1059__delay_1058_cond_345 <= 0;
      __delay_data_1075__delay_1074_cond_352 <= 0;
      __delay_data_1091_plus_870 <= 0;
      __delay_data_1031__delay_1030__delay_1029__variable_329 <= 0;
      __delay_data_1040__delay_1039_plus_851 <= 0;
      __delay_data_1050__delay_1049__delay_1048__variable_324 <= 0;
      __delay_data_1060__delay_1059__delay_1058_cond_345 <= 0;
      __delay_data_1076__delay_1075__delay_1074_cond_352 <= 0;
      __delay_data_1092__delay_1091_plus_870 <= 0;
      __delay_data_1032__delay_1031__delay_1030____variable_329 <= 0;
      __delay_data_1041__delay_1040__delay_1039_plus_851 <= 0;
      __delay_data_1051__delay_1050__delay_1049____variable_324 <= 0;
      __delay_data_1061__delay_1060__delay_1059__delay_1058_cond_345 <= 0;
      __delay_data_1077__delay_1076__delay_1075__delay_1074_cond_352 <= 0;
      __delay_data_1093__delay_1092__delay_1091_plus_870 <= 0;
      __delay_data_1033__delay_1032__delay_1031____variable_329 <= 0;
      __delay_data_1042__delay_1041__delay_1040__delay_1039_plus_851 <= 0;
      __delay_data_1052__delay_1051__delay_1050____variable_324 <= 0;
      __delay_data_1062__delay_1061__delay_1060__delay_1059___cond_345 <= 0;
      __delay_data_1078__delay_1077__delay_1076__delay_1075___cond_352 <= 0;
      __delay_data_1094__delay_1093__delay_1092__delay_1091_plus_870 <= 0;
      __delay_data_1034__delay_1033__delay_1032____variable_329 <= 0;
      __delay_data_1043__delay_1042__delay_1041__delay_1040___plus_851 <= 0;
      __delay_data_1053__delay_1052__delay_1051____variable_324 <= 0;
      __delay_data_1063__delay_1062__delay_1061__delay_1060___cond_345 <= 0;
      __delay_data_1079__delay_1078__delay_1077__delay_1076___cond_352 <= 0;
      __delay_data_1095__delay_1094__delay_1093__delay_1092___plus_870 <= 0;
      __delay_data_1035__delay_1034__delay_1033____variable_329 <= 0;
      __delay_data_1044__delay_1043__delay_1042__delay_1041___plus_851 <= 0;
      __delay_data_1054__delay_1053__delay_1052____variable_324 <= 0;
      __delay_data_1064__delay_1063__delay_1062__delay_1061___cond_345 <= 0;
      __delay_data_1080__delay_1079__delay_1078__delay_1077___cond_352 <= 0;
      __delay_data_1096__delay_1095__delay_1094__delay_1093___plus_870 <= 0;
      __delay_data_1036__delay_1035__delay_1034____variable_329 <= 0;
      __delay_data_1045__delay_1044__delay_1043__delay_1042___plus_851 <= 0;
      __delay_data_1055__delay_1054__delay_1053____variable_324 <= 0;
      __delay_data_1065__delay_1064__delay_1063__delay_1062___cond_345 <= 0;
      __delay_data_1081__delay_1080__delay_1079__delay_1078___cond_352 <= 0;
      __delay_data_1097__delay_1096__delay_1095__delay_1094___plus_870 <= 0;
      __delay_data_1037__delay_1036__delay_1035____variable_329 <= 0;
      __delay_data_1046__delay_1045__delay_1044__delay_1043___plus_851 <= 0;
      __delay_data_1056__delay_1055__delay_1054____variable_324 <= 0;
      __delay_data_1066__delay_1065__delay_1064__delay_1063___cond_345 <= 0;
      __delay_data_1082__delay_1081__delay_1080__delay_1079___cond_352 <= 0;
      __delay_data_1098__delay_1097__delay_1096__delay_1095___plus_870 <= 0;
      __delay_data_1038__delay_1037__delay_1036____variable_329 <= 0;
      __delay_data_1047__delay_1046__delay_1045__delay_1044___plus_851 <= 0;
      __delay_data_1057__delay_1056__delay_1055____variable_324 <= 0;
      __delay_data_1067__delay_1066__delay_1065__delay_1064___cond_345 <= 0;
      __delay_data_1083__delay_1082__delay_1081__delay_1080___cond_352 <= 0;
      __delay_data_1099__delay_1098__delay_1097__delay_1096___plus_870 <= 0;
      __delay_data_1068__delay_1067__delay_1066__delay_1065___cond_345 <= 0;
      __delay_data_1084__delay_1083__delay_1082__delay_1081___cond_352 <= 0;
      __delay_data_1100__delay_1099__delay_1098__delay_1097___plus_870 <= 0;
      __delay_data_1069__delay_1068__delay_1067__delay_1066___cond_345 <= 0;
      __delay_data_1085__delay_1084__delay_1083__delay_1082___cond_352 <= 0;
      __delay_data_1101__delay_1100__delay_1099__delay_1098___plus_870 <= 0;
      __delay_data_1070__delay_1069__delay_1068__delay_1067___cond_345 <= 0;
      __delay_data_1086__delay_1085__delay_1084__delay_1083___cond_352 <= 0;
      __delay_data_1102__delay_1101__delay_1100__delay_1099___plus_870 <= 0;
      __delay_data_1071__delay_1070__delay_1069__delay_1068___cond_345 <= 0;
      __delay_data_1087__delay_1086__delay_1085__delay_1084___cond_352 <= 0;
      __delay_data_1103__delay_1102__delay_1101__delay_1100___plus_870 <= 0;
      __delay_data_1072__delay_1071__delay_1070__delay_1069___cond_345 <= 0;
      __delay_data_1088__delay_1087__delay_1086__delay_1085___cond_352 <= 0;
      __delay_data_1104__delay_1103__delay_1102__delay_1101___plus_870 <= 0;
      __delay_data_1073__delay_1072__delay_1071__delay_1070___cond_345 <= 0;
      __delay_data_1089__delay_1088__delay_1087__delay_1086___cond_352 <= 0;
      __delay_data_1105__delay_1104__delay_1103__delay_1102___plus_870 <= 0;
      _plus_data_854 <= 0;
      __delay_data_1090__delay_1089__delay_1088__delay_1087___cond_352 <= 0;
      __delay_data_1106__delay_1105__delay_1104__delay_1103___plus_870 <= 0;
      __delay_data_1108__substreamoutput_853 <= 0;
      __delay_data_1109__delay_1108__substreamoutput_853 <= 0;
      __delay_data_1110__delay_1109__delay_1108__substreamoutput_853 <= 0;
      __delay_data_1111__delay_1110__delay_1109____substreamoutput_853 <= 0;
      __delay_data_1112__delay_1111__delay_1110____substreamoutput_853 <= 0;
      __delay_data_1113__delay_1112__delay_1111____substreamoutput_853 <= 0;
      __delay_data_1114__delay_1113__delay_1112____substreamoutput_853 <= 0;
      __delay_data_1115__delay_1114__delay_1113____substreamoutput_853 <= 0;
      __delay_data_1116__delay_1115__delay_1114____substreamoutput_853 <= 0;
      __delay_data_1117__delay_1116__delay_1115____substreamoutput_853 <= 0;
      _greaterthan_data_873 <= 0;
      __delay_data_1107__substreamoutput_871 <= 0;
      __delay_data_1118__delay_1117__delay_1116____substreamoutput_853 <= 0;
      _cond_data_875 <= 0;
      __delay_data_1119__delay_1118__delay_1117____substreamoutput_853 <= 0;
      _stream_conv2d_12_parameter_0_next_parameter_data <= 0;
      __variable_wdata_324 <= 0;
      _stream_conv2d_12_parameter_1_next_parameter_data <= 0;
      __variable_wdata_325 <= 0;
      _stream_conv2d_12_parameter_2_next_parameter_data <= 0;
      __variable_wdata_326 <= 0;
      _stream_conv2d_12_parameter_3_next_parameter_data <= 0;
      __variable_wdata_327 <= 0;
      _stream_conv2d_12_parameter_4_next_parameter_data <= 0;
      __variable_wdata_328 <= 0;
      _stream_conv2d_12_parameter_6_next_parameter_data <= 0;
      __variable_wdata_339 <= 0;
      _stream_conv2d_12_source_7_source_mode <= 5'b0;
      _stream_conv2d_12_source_7_source_offset <= 0;
      _source_stream_conv2d_12_source_7_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_7_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_7_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_7_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_7_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_7_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_7_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_7_pat_stride_3 <= 0;
      _stream_conv2d_12_source_7_source_sel <= 0;
      _stream_conv2d_12_source_7_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_7_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_7_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_7_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_7_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_7_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_7_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_7_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_7_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_7_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_7_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_7_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_7_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_7_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_7_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_7_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_7_pat_stride_buf_3 <= 0;
      __variable_wdata_340 <= 0;
      _stream_conv2d_12_source_7_source_ram_raddr <= 0;
      _stream_conv2d_12_parameter_8_next_parameter_data <= 0;
      __variable_wdata_346 <= 0;
      _stream_conv2d_12_source_9_source_mode <= 5'b0;
      _stream_conv2d_12_source_9_source_offset <= 0;
      _source_stream_conv2d_12_source_9_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_9_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_9_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_9_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_9_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_9_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_9_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_9_pat_stride_3 <= 0;
      _stream_conv2d_12_source_9_source_sel <= 0;
      _stream_conv2d_12_source_9_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_9_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_9_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_9_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_9_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_9_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_9_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_9_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_9_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_9_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_9_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_9_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_9_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_9_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_9_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_9_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_9_pat_stride_buf_3 <= 0;
      __variable_wdata_347 <= 0;
      _stream_conv2d_12_source_9_source_ram_raddr <= 0;
      _stream_conv2d_12_parameter_10_next_parameter_data <= 0;
      __variable_wdata_353 <= 0;
      _stream_conv2d_12_source_11_source_mode <= 5'b0;
      _stream_conv2d_12_source_11_source_empty_data <= 0;
      __variable_wdata_354 <= 0;
      _stream_conv2d_12_parameter_12_next_parameter_data <= 0;
      __variable_wdata_360 <= 0;
      _stream_conv2d_12_source_13_source_mode <= 5'b0;
      _stream_conv2d_12_source_13_source_empty_data <= 0;
      __variable_wdata_361 <= 0;
      _stream_conv2d_12_parameter_14_next_parameter_data <= 0;
      __variable_wdata_367 <= 0;
      _stream_conv2d_12_source_15_source_mode <= 5'b0;
      _stream_conv2d_12_source_15_source_empty_data <= 0;
      __variable_wdata_368 <= 0;
      _stream_conv2d_12_parameter_16_next_parameter_data <= 0;
      __variable_wdata_374 <= 0;
      _stream_conv2d_12_parameter_17_next_parameter_data <= 0;
      __variable_wdata_375 <= 0;
      _stream_conv2d_12_parameter_18_next_parameter_data <= 0;
      __variable_wdata_376 <= 0;
      _stream_conv2d_12_parameter_19_next_parameter_data <= 0;
      __variable_wdata_377 <= 0;
      _stream_conv2d_12_source_20_source_mode <= 5'b0;
      _stream_conv2d_12_source_20_source_offset <= 0;
      _source_stream_conv2d_12_source_20_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_20_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_20_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_20_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_20_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_20_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_20_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_20_pat_stride_3 <= 0;
      _stream_conv2d_12_source_20_source_sel <= 0;
      _stream_conv2d_12_source_20_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_20_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_20_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_20_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_20_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_20_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_20_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_20_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_20_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_20_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_20_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_20_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_20_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_20_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_20_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_20_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_20_pat_stride_buf_3 <= 0;
      __variable_wdata_378 <= 0;
      _stream_conv2d_12_source_20_source_ram_raddr <= 0;
      _stream_conv2d_12_source_21_source_mode <= 5'b0;
      _stream_conv2d_12_source_21_source_offset <= 0;
      _source_stream_conv2d_12_source_21_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_21_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_21_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_21_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_21_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_21_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_21_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_21_pat_stride_3 <= 0;
      _stream_conv2d_12_source_21_source_sel <= 0;
      _stream_conv2d_12_source_21_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_21_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_21_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_21_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_21_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_21_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_21_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_21_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_21_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_21_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_21_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_21_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_21_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_21_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_21_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_21_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_21_pat_stride_buf_3 <= 0;
      __variable_wdata_379 <= 0;
      _stream_conv2d_12_source_21_source_ram_raddr <= 0;
      _stream_conv2d_12_source_22_source_mode <= 5'b0;
      _stream_conv2d_12_source_22_source_offset <= 0;
      _source_stream_conv2d_12_source_22_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_22_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_22_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_22_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_22_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_22_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_22_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_22_pat_stride_3 <= 0;
      _stream_conv2d_12_source_22_source_sel <= 0;
      _stream_conv2d_12_source_22_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_22_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_22_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_22_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_22_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_22_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_22_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_22_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_22_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_22_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_22_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_22_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_22_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_22_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_22_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_22_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_22_pat_stride_buf_3 <= 0;
      __variable_wdata_380 <= 0;
      _stream_conv2d_12_source_22_source_ram_raddr <= 0;
      _stream_conv2d_12_source_23_source_mode <= 5'b0;
      _stream_conv2d_12_source_23_source_offset <= 0;
      _source_stream_conv2d_12_source_23_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_23_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_23_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_23_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_23_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_23_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_23_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_23_pat_stride_3 <= 0;
      _stream_conv2d_12_source_23_source_sel <= 0;
      _stream_conv2d_12_source_23_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_23_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_23_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_23_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_23_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_23_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_23_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_23_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_23_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_23_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_23_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_23_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_23_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_23_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_23_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_23_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_23_pat_stride_buf_3 <= 0;
      __variable_wdata_381 <= 0;
      _stream_conv2d_12_source_23_source_ram_raddr <= 0;
      _stream_conv2d_12_source_24_source_mode <= 5'b0;
      _stream_conv2d_12_source_24_source_offset <= 0;
      _source_stream_conv2d_12_source_24_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_24_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_24_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_24_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_24_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_24_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_24_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_24_pat_stride_3 <= 0;
      _stream_conv2d_12_source_24_source_sel <= 0;
      _stream_conv2d_12_source_24_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_24_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_24_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_24_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_24_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_24_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_24_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_24_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_24_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_24_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_24_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_24_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_24_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_24_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_24_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_24_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_24_pat_stride_buf_3 <= 0;
      __variable_wdata_382 <= 0;
      _stream_conv2d_12_source_24_source_ram_raddr <= 0;
      _stream_conv2d_12_source_25_source_mode <= 5'b0;
      _stream_conv2d_12_source_25_source_offset <= 0;
      _source_stream_conv2d_12_source_25_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_25_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_25_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_25_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_25_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_25_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_25_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_25_pat_stride_3 <= 0;
      _stream_conv2d_12_source_25_source_sel <= 0;
      _stream_conv2d_12_source_25_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_25_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_25_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_25_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_25_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_25_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_25_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_25_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_25_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_25_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_25_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_25_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_25_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_25_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_25_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_25_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_25_pat_stride_buf_3 <= 0;
      __variable_wdata_383 <= 0;
      _stream_conv2d_12_source_25_source_ram_raddr <= 0;
      _stream_conv2d_12_source_26_source_mode <= 5'b0;
      _stream_conv2d_12_source_26_source_offset <= 0;
      _source_stream_conv2d_12_source_26_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_26_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_26_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_26_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_26_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_26_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_26_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_26_pat_stride_3 <= 0;
      _stream_conv2d_12_source_26_source_sel <= 0;
      _stream_conv2d_12_source_26_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_26_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_26_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_26_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_26_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_26_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_26_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_26_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_26_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_26_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_26_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_26_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_26_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_26_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_26_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_26_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_26_pat_stride_buf_3 <= 0;
      __variable_wdata_384 <= 0;
      _stream_conv2d_12_source_26_source_ram_raddr <= 0;
      _stream_conv2d_12_source_27_source_mode <= 5'b0;
      _stream_conv2d_12_source_27_source_offset <= 0;
      _source_stream_conv2d_12_source_27_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_27_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_27_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_27_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_27_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_27_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_27_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_27_pat_stride_3 <= 0;
      _stream_conv2d_12_source_27_source_sel <= 0;
      _stream_conv2d_12_source_27_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_27_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_27_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_27_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_27_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_27_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_27_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_27_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_27_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_27_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_27_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_27_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_27_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_27_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_27_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_27_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_27_pat_stride_buf_3 <= 0;
      __variable_wdata_385 <= 0;
      _stream_conv2d_12_source_27_source_ram_raddr <= 0;
      _stream_conv2d_12_source_28_source_mode <= 5'b0;
      _stream_conv2d_12_source_28_source_offset <= 0;
      _source_stream_conv2d_12_source_28_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_28_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_28_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_28_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_28_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_28_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_28_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_28_pat_stride_3 <= 0;
      _stream_conv2d_12_source_28_source_sel <= 0;
      _stream_conv2d_12_source_28_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_28_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_28_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_28_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_28_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_28_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_28_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_28_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_28_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_28_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_28_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_28_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_28_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_28_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_28_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_28_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_28_pat_stride_buf_3 <= 0;
      __variable_wdata_386 <= 0;
      _stream_conv2d_12_source_28_source_ram_raddr <= 0;
      _stream_conv2d_12_source_29_source_mode <= 5'b0;
      _stream_conv2d_12_source_29_source_offset <= 0;
      _source_stream_conv2d_12_source_29_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_29_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_29_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_29_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_29_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_29_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_29_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_29_pat_stride_3 <= 0;
      _stream_conv2d_12_source_29_source_sel <= 0;
      _stream_conv2d_12_source_29_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_29_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_29_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_29_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_29_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_29_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_29_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_29_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_29_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_29_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_29_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_29_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_29_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_29_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_29_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_29_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_29_pat_stride_buf_3 <= 0;
      __variable_wdata_612 <= 0;
      _stream_conv2d_12_source_29_source_ram_raddr <= 0;
      _stream_conv2d_12_source_30_source_mode <= 5'b0;
      _stream_conv2d_12_source_30_source_offset <= 0;
      _source_stream_conv2d_12_source_30_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_30_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_30_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_30_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_30_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_30_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_30_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_30_pat_stride_3 <= 0;
      _stream_conv2d_12_source_30_source_sel <= 0;
      _stream_conv2d_12_source_30_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_30_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_30_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_30_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_30_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_30_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_30_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_30_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_30_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_30_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_30_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_30_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_30_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_30_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_30_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_30_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_30_pat_stride_buf_3 <= 0;
      __variable_wdata_613 <= 0;
      _stream_conv2d_12_source_30_source_ram_raddr <= 0;
      _stream_conv2d_12_source_31_source_mode <= 5'b0;
      _stream_conv2d_12_source_31_source_offset <= 0;
      _source_stream_conv2d_12_source_31_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_31_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_31_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_31_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_31_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_31_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_31_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_31_pat_stride_3 <= 0;
      _stream_conv2d_12_source_31_source_sel <= 0;
      _stream_conv2d_12_source_31_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_31_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_31_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_31_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_31_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_31_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_31_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_31_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_31_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_31_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_31_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_31_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_31_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_31_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_31_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_31_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_31_pat_stride_buf_3 <= 0;
      __variable_wdata_614 <= 0;
      _stream_conv2d_12_source_31_source_ram_raddr <= 0;
      _stream_conv2d_12_source_32_source_mode <= 5'b0;
      _stream_conv2d_12_source_32_source_offset <= 0;
      _source_stream_conv2d_12_source_32_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_32_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_32_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_32_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_32_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_32_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_32_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_32_pat_stride_3 <= 0;
      _stream_conv2d_12_source_32_source_sel <= 0;
      _stream_conv2d_12_source_32_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_32_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_32_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_32_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_32_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_32_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_32_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_32_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_32_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_32_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_32_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_32_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_32_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_32_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_32_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_32_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_32_pat_stride_buf_3 <= 0;
      __variable_wdata_615 <= 0;
      _stream_conv2d_12_source_32_source_ram_raddr <= 0;
      _stream_conv2d_12_source_33_source_mode <= 5'b0;
      _stream_conv2d_12_source_33_source_offset <= 0;
      _source_stream_conv2d_12_source_33_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_33_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_33_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_33_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_33_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_33_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_33_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_33_pat_stride_3 <= 0;
      _stream_conv2d_12_source_33_source_sel <= 0;
      _stream_conv2d_12_source_33_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_33_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_33_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_33_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_33_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_33_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_33_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_33_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_33_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_33_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_33_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_33_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_33_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_33_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_33_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_33_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_33_pat_stride_buf_3 <= 0;
      __variable_wdata_616 <= 0;
      _stream_conv2d_12_source_33_source_ram_raddr <= 0;
      _stream_conv2d_12_source_34_source_mode <= 5'b0;
      _stream_conv2d_12_source_34_source_offset <= 0;
      _source_stream_conv2d_12_source_34_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_34_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_34_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_34_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_34_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_34_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_34_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_34_pat_stride_3 <= 0;
      _stream_conv2d_12_source_34_source_sel <= 0;
      _stream_conv2d_12_source_34_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_34_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_34_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_34_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_34_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_34_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_34_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_34_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_34_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_34_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_34_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_34_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_34_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_34_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_34_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_34_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_34_pat_stride_buf_3 <= 0;
      __variable_wdata_617 <= 0;
      _stream_conv2d_12_source_34_source_ram_raddr <= 0;
      _stream_conv2d_12_source_35_source_mode <= 5'b0;
      _stream_conv2d_12_source_35_source_offset <= 0;
      _source_stream_conv2d_12_source_35_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_35_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_35_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_35_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_35_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_35_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_35_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_35_pat_stride_3 <= 0;
      _stream_conv2d_12_source_35_source_sel <= 0;
      _stream_conv2d_12_source_35_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_35_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_35_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_35_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_35_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_35_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_35_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_35_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_35_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_35_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_35_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_35_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_35_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_35_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_35_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_35_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_35_pat_stride_buf_3 <= 0;
      __variable_wdata_618 <= 0;
      _stream_conv2d_12_source_35_source_ram_raddr <= 0;
      _stream_conv2d_12_source_36_source_mode <= 5'b0;
      _stream_conv2d_12_source_36_source_offset <= 0;
      _source_stream_conv2d_12_source_36_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_36_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_36_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_36_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_36_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_36_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_36_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_36_pat_stride_3 <= 0;
      _stream_conv2d_12_source_36_source_sel <= 0;
      _stream_conv2d_12_source_36_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_36_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_36_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_36_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_36_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_36_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_36_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_36_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_36_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_36_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_36_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_36_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_36_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_36_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_36_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_36_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_36_pat_stride_buf_3 <= 0;
      __variable_wdata_619 <= 0;
      _stream_conv2d_12_source_36_source_ram_raddr <= 0;
      _stream_conv2d_12_source_37_source_mode <= 5'b0;
      _stream_conv2d_12_source_37_source_offset <= 0;
      _source_stream_conv2d_12_source_37_pat_size_0 <= 0;
      _source_stream_conv2d_12_source_37_pat_stride_0 <= 0;
      _source_stream_conv2d_12_source_37_pat_size_1 <= 0;
      _source_stream_conv2d_12_source_37_pat_stride_1 <= 0;
      _source_stream_conv2d_12_source_37_pat_size_2 <= 0;
      _source_stream_conv2d_12_source_37_pat_stride_2 <= 0;
      _source_stream_conv2d_12_source_37_pat_size_3 <= 0;
      _source_stream_conv2d_12_source_37_pat_stride_3 <= 0;
      _stream_conv2d_12_source_37_source_sel <= 0;
      _stream_conv2d_12_source_37_source_offset_buf <= 0;
      _source_stream_conv2d_12_source_37_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_12_source_37_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_12_source_37_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_12_source_37_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_12_source_37_pat_count_0 <= 0;
      _source_stream_conv2d_12_source_37_pat_count_1 <= 0;
      _source_stream_conv2d_12_source_37_pat_count_2 <= 0;
      _source_stream_conv2d_12_source_37_pat_count_3 <= 0;
      _source_stream_conv2d_12_source_37_pat_size_buf_0 <= 0;
      _source_stream_conv2d_12_source_37_pat_size_buf_1 <= 0;
      _source_stream_conv2d_12_source_37_pat_size_buf_2 <= 0;
      _source_stream_conv2d_12_source_37_pat_size_buf_3 <= 0;
      _source_stream_conv2d_12_source_37_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_12_source_37_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_12_source_37_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_12_source_37_pat_stride_buf_3 <= 0;
      __variable_wdata_620 <= 0;
      _stream_conv2d_12_source_37_source_ram_raddr <= 0;
      _tmp_598 <= 0;
      _tmp_599 <= 0;
      _tmp_600 <= 0;
      _tmp_601 <= 0;
      _tmp_602 <= 0;
      _tmp_603 <= 0;
      _tmp_604 <= 0;
      _tmp_605 <= 0;
      _tmp_606 <= 0;
      _tmp_607 <= 0;
      _tmp_608 <= 0;
      _tmp_609 <= 0;
      _tmp_610 <= 0;
      _tmp_611 <= 0;
      _tmp_612 <= 0;
      _tmp_613 <= 0;
      _tmp_614 <= 0;
      _tmp_615 <= 0;
      _tmp_616 <= 0;
      _tmp_617 <= 0;
      _tmp_618 <= 0;
      _tmp_619 <= 0;
      _tmp_620 <= 0;
      _tmp_621 <= 0;
      _tmp_622 <= 0;
      _tmp_623 <= 0;
      _tmp_624 <= 0;
      _tmp_625 <= 0;
      _tmp_626 <= 0;
      _tmp_627 <= 0;
      _tmp_630 <= 0;
      _tmp_631 <= 0;
      _tmp_632 <= 0;
      _tmp_633 <= 0;
      _tmp_634 <= 0;
      _tmp_635 <= 0;
      _tmp_636 <= 0;
      _tmp_637 <= 0;
      _tmp_638 <= 0;
      _tmp_639 <= 0;
      _tmp_640 <= 0;
      _tmp_641 <= 0;
      _tmp_642 <= 0;
      _tmp_643 <= 0;
      _tmp_644 <= 0;
      _tmp_645 <= 0;
      _tmp_646 <= 0;
      _tmp_647 <= 0;
      _tmp_648 <= 0;
      _tmp_649 <= 0;
      _tmp_650 <= 0;
      _tmp_651 <= 0;
      _tmp_652 <= 0;
      _tmp_653 <= 0;
      _tmp_654 <= 0;
      _tmp_655 <= 0;
      _tmp_656 <= 0;
      _tmp_657 <= 0;
      _tmp_658 <= 0;
      _tmp_659 <= 0;
      _tmp_660 <= 0;
      _tmp_661 <= 0;
      _tmp_662 <= 0;
      _tmp_663 <= 0;
      _tmp_664 <= 0;
      _tmp_665 <= 0;
      _tmp_666 <= 0;
      _tmp_667 <= 0;
      _tmp_668 <= 0;
      _tmp_669 <= 0;
      _tmp_670 <= 0;
      _tmp_671 <= 0;
      _tmp_672 <= 0;
      _tmp_673 <= 0;
      _tmp_674 <= 0;
      _tmp_675 <= 0;
      _tmp_676 <= 0;
      _tmp_677 <= 0;
      _tmp_678 <= 0;
      _tmp_679 <= 0;
      _tmp_680 <= 0;
      _tmp_681 <= 0;
      _tmp_682 <= 0;
      _tmp_683 <= 0;
      _tmp_684 <= 0;
      _tmp_685 <= 0;
      _tmp_686 <= 0;
      _tmp_687 <= 0;
      _tmp_688 <= 0;
      _tmp_689 <= 0;
      _stream_conv2d_12_sink_50_sink_mode <= 5'b0;
      _stream_conv2d_12_sink_50_sink_offset <= 0;
      _stream_conv2d_12_sink_50_sink_size <= 0;
      _stream_conv2d_12_sink_50_sink_stride <= 0;
      _stream_conv2d_12_sink_50_sink_sel <= 0;
      _stream_conv2d_12_sink_50_sink_offset_buf <= 0;
      _stream_conv2d_12_sink_50_sink_size_buf <= 0;
      _stream_conv2d_12_sink_50_sink_stride_buf <= 0;
      _stream_conv2d_12_sink_50_sink_waddr <= 0;
      _stream_conv2d_12_sink_50_sink_count <= 0;
      _stream_conv2d_12_sink_50_sink_wdata <= 0;
      _tmp_999 <= 0;
      _tmp_1000 <= 0;
      _tmp_1001 <= 0;
      _tmp_1002 <= 0;
      _tmp_1003 <= 0;
      _tmp_1004 <= 0;
      __variable_wdata_329 <= 0;
      _tmp_1005 <= 0;
      _tmp_1006 <= 0;
      _tmp_1007 <= 0;
      _tmp_1008 <= 0;
      _tmp_1011 <= 0;
      _tmp_1014 <= 0;
      _tmp_1015 <= 0;
      _tmp_1016 <= 0;
      _tmp_1017 <= 0;
      _tmp_1018 <= 0;
      _tmp_1019 <= 0;
      _tmp_1020 <= 0;
      _tmp_1021 <= 0;
      _tmp_1022 <= 0;
      _tmp_1023 <= 0;
      _tmp_1024 <= 0;
      _tmp_1025 <= 0;
      _tmp_1026 <= 0;
      _tmp_1027 <= 0;
      _tmp_1028 <= 0;
      _tmp_1029 <= 0;
      _tmp_1030 <= 0;
      _tmp_1031 <= 0;
      _tmp_1032 <= 0;
      _tmp_1033 <= 0;
      _tmp_1034 <= 0;
      _tmp_1035 <= 0;
      _tmp_1036 <= 0;
      _tmp_1037 <= 0;
      _tmp_1038 <= 0;
      _tmp_1039 <= 0;
      _tmp_1040 <= 0;
      _tmp_1041 <= 0;
      _tmp_1042 <= 0;
      _tmp_1043 <= 0;
      _tmp_1044 <= 0;
      _tmp_1045 <= 0;
      _tmp_1046 <= 0;
      _tmp_1047 <= 0;
      _tmp_1048 <= 0;
      _tmp_1049 <= 0;
      _tmp_1050 <= 0;
      _tmp_1051 <= 0;
      _tmp_1052 <= 0;
      _tmp_1053 <= 0;
      _tmp_1054 <= 0;
      _tmp_1055 <= 0;
      _tmp_1056 <= 0;
      _tmp_1057 <= 0;
      _tmp_1058 <= 0;
      _tmp_1059 <= 0;
      _tmp_1060 <= 0;
      _tmp_1061 <= 0;
      _tmp_1062 <= 0;
      _tmp_1063 <= 0;
      _tmp_1064 <= 0;
      _tmp_1065 <= 0;
      _tmp_1066 <= 0;
      _tmp_1067 <= 0;
      _tmp_1068 <= 0;
      _tmp_1069 <= 0;
      _tmp_1070 <= 0;
      _tmp_1071 <= 0;
      _tmp_1072 <= 0;
      _tmp_1073 <= 0;
      _tmp_1074 <= 0;
      _tmp_1075 <= 0;
      _tmp_1076 <= 0;
      _tmp_1077 <= 0;
      _tmp_1078 <= 0;
      _tmp_1079 <= 0;
      _tmp_1080 <= 0;
      _tmp_1081 <= 0;
      _tmp_1082 <= 0;
      _tmp_1083 <= 0;
      _tmp_1084 <= 0;
      _tmp_1085 <= 0;
      _tmp_1086 <= 0;
      _tmp_1087 <= 0;
      _tmp_1088 <= 0;
      _tmp_1089 <= 0;
      _tmp_1090 <= 0;
      _tmp_1091 <= 0;
      _tmp_1092 <= 0;
      _tmp_1093 <= 0;
      _tmp_1094 <= 0;
      _tmp_1095 <= 0;
      _tmp_1096 <= 0;
      _tmp_1097 <= 0;
      _tmp_1098 <= 0;
      _tmp_1099 <= 0;
      _tmp_1100 <= 0;
      _tmp_1101 <= 0;
      _tmp_1102 <= 0;
      _tmp_1103 <= 0;
      _tmp_1104 <= 0;
      _tmp_1105 <= 0;
      _stream_conv2d_12_busy_reg <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_7_source_ram_renable <= 0;
        _stream_conv2d_12_source_7_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_7_idle <= _stream_conv2d_12_source_7_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_9_source_ram_renable <= 0;
        _stream_conv2d_12_source_9_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_9_idle <= _stream_conv2d_12_source_9_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_11_source_ram_renable <= 0;
        _stream_conv2d_12_source_11_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_11_idle <= _stream_conv2d_12_source_11_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_13_source_ram_renable <= 0;
        _stream_conv2d_12_source_13_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_13_idle <= _stream_conv2d_12_source_13_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_15_source_ram_renable <= 0;
        _stream_conv2d_12_source_15_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_15_idle <= _stream_conv2d_12_source_15_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_20_source_ram_renable <= 0;
        _stream_conv2d_12_source_20_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_20_idle <= _stream_conv2d_12_source_20_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_21_source_ram_renable <= 0;
        _stream_conv2d_12_source_21_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_21_idle <= _stream_conv2d_12_source_21_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_22_source_ram_renable <= 0;
        _stream_conv2d_12_source_22_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_22_idle <= _stream_conv2d_12_source_22_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_23_source_ram_renable <= 0;
        _stream_conv2d_12_source_23_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_23_idle <= _stream_conv2d_12_source_23_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_24_source_ram_renable <= 0;
        _stream_conv2d_12_source_24_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_24_idle <= _stream_conv2d_12_source_24_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_25_source_ram_renable <= 0;
        _stream_conv2d_12_source_25_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_25_idle <= _stream_conv2d_12_source_25_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_26_source_ram_renable <= 0;
        _stream_conv2d_12_source_26_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_26_idle <= _stream_conv2d_12_source_26_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_27_source_ram_renable <= 0;
        _stream_conv2d_12_source_27_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_27_idle <= _stream_conv2d_12_source_27_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_28_source_ram_renable <= 0;
        _stream_conv2d_12_source_28_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_28_idle <= _stream_conv2d_12_source_28_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_29_source_ram_renable <= 0;
        _stream_conv2d_12_source_29_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_29_idle <= _stream_conv2d_12_source_29_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_30_source_ram_renable <= 0;
        _stream_conv2d_12_source_30_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_30_idle <= _stream_conv2d_12_source_30_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_31_source_ram_renable <= 0;
        _stream_conv2d_12_source_31_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_31_idle <= _stream_conv2d_12_source_31_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_32_source_ram_renable <= 0;
        _stream_conv2d_12_source_32_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_32_idle <= _stream_conv2d_12_source_32_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_33_source_ram_renable <= 0;
        _stream_conv2d_12_source_33_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_33_idle <= _stream_conv2d_12_source_33_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_34_source_ram_renable <= 0;
        _stream_conv2d_12_source_34_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_34_idle <= _stream_conv2d_12_source_34_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_35_source_ram_renable <= 0;
        _stream_conv2d_12_source_35_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_35_idle <= _stream_conv2d_12_source_35_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_36_source_ram_renable <= 0;
        _stream_conv2d_12_source_36_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_36_idle <= _stream_conv2d_12_source_36_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_37_source_ram_renable <= 0;
        _stream_conv2d_12_source_37_source_fifo_deq <= 0;
      end 
      _stream_conv2d_12_source_37_idle <= _stream_conv2d_12_source_37_idle;
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_sink_50_sink_wenable <= 0;
        _stream_conv2d_12_sink_50_sink_fifo_enq <= 0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_sink_51_sink_wenable <= 0;
        _stream_conv2d_12_sink_51_sink_fifo_enq <= 0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_1 <= _stream_conv2d_12_stream_ivalid;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_2 <= __stream_conv2d_12_stream_ivalid_1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_3 <= __stream_conv2d_12_stream_ivalid_2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_4 <= __stream_conv2d_12_stream_ivalid_3;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_5 <= __stream_conv2d_12_stream_ivalid_4;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_6 <= __stream_conv2d_12_stream_ivalid_5;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_7 <= __stream_conv2d_12_stream_ivalid_6;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_8 <= __stream_conv2d_12_stream_ivalid_7;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_9 <= __stream_conv2d_12_stream_ivalid_8;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_10 <= __stream_conv2d_12_stream_ivalid_9;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_11 <= __stream_conv2d_12_stream_ivalid_10;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_12 <= __stream_conv2d_12_stream_ivalid_11;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_13 <= __stream_conv2d_12_stream_ivalid_12;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_14 <= __stream_conv2d_12_stream_ivalid_13;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_15 <= __stream_conv2d_12_stream_ivalid_14;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_16 <= __stream_conv2d_12_stream_ivalid_15;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_17 <= __stream_conv2d_12_stream_ivalid_16;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_18 <= __stream_conv2d_12_stream_ivalid_17;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_19 <= __stream_conv2d_12_stream_ivalid_18;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_20 <= __stream_conv2d_12_stream_ivalid_19;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_21 <= __stream_conv2d_12_stream_ivalid_20;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_22 <= __stream_conv2d_12_stream_ivalid_21;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_23 <= __stream_conv2d_12_stream_ivalid_22;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_24 <= __stream_conv2d_12_stream_ivalid_23;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_25 <= __stream_conv2d_12_stream_ivalid_24;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_26 <= __stream_conv2d_12_stream_ivalid_25;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_27 <= __stream_conv2d_12_stream_ivalid_26;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __stream_conv2d_12_stream_ivalid_28 <= __stream_conv2d_12_stream_ivalid_27;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_387 <= stream_conv2d_12_parameter_1_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_391 <= stream_conv2d_12_parameter_1_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_394 <= stream_conv2d_12_parameter_1_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_397 <= stream_conv2d_12_parameter_1_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_401 <= stream_conv2d_12_parameter_1_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_404 <= stream_conv2d_12_parameter_1_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_407 <= stream_conv2d_12_parameter_1_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_411 <= stream_conv2d_12_parameter_1_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_414 <= stream_conv2d_12_parameter_1_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_417 <= stream_conv2d_12_parameter_1_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_421 <= stream_conv2d_12_parameter_1_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_424 <= stream_conv2d_12_parameter_1_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_427 <= stream_conv2d_12_parameter_1_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_431 <= stream_conv2d_12_parameter_1_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_434 <= stream_conv2d_12_parameter_1_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_437 <= stream_conv2d_12_parameter_1_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_441 <= stream_conv2d_12_parameter_1_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_444 <= stream_conv2d_12_parameter_1_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_447 <= stream_conv2d_12_parameter_1_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_451 <= stream_conv2d_12_parameter_1_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_454 <= stream_conv2d_12_parameter_1_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_457 <= stream_conv2d_12_parameter_1_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_461 <= stream_conv2d_12_parameter_1_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_464 <= stream_conv2d_12_parameter_1_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_467 <= stream_conv2d_12_parameter_1_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_471 <= stream_conv2d_12_parameter_1_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_474 <= stream_conv2d_12_parameter_1_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_477 <= stream_conv2d_12_parameter_2_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_481 <= stream_conv2d_12_parameter_2_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_484 <= stream_conv2d_12_parameter_2_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_487 <= stream_conv2d_12_parameter_2_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_491 <= stream_conv2d_12_parameter_2_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_494 <= stream_conv2d_12_parameter_2_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_497 <= stream_conv2d_12_parameter_2_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_501 <= stream_conv2d_12_parameter_2_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_504 <= stream_conv2d_12_parameter_2_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_507 <= stream_conv2d_12_parameter_2_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_511 <= stream_conv2d_12_parameter_2_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_514 <= stream_conv2d_12_parameter_2_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_517 <= stream_conv2d_12_parameter_2_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_521 <= stream_conv2d_12_parameter_2_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_524 <= stream_conv2d_12_parameter_2_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_527 <= stream_conv2d_12_parameter_2_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_531 <= stream_conv2d_12_parameter_2_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_534 <= stream_conv2d_12_parameter_2_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_537 <= stream_conv2d_12_parameter_2_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_541 <= stream_conv2d_12_parameter_2_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_544 <= stream_conv2d_12_parameter_2_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_547 <= stream_conv2d_12_parameter_2_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_551 <= stream_conv2d_12_parameter_2_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_554 <= stream_conv2d_12_parameter_2_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_557 <= stream_conv2d_12_parameter_2_data == 3'sd2;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_561 <= stream_conv2d_12_parameter_2_data == 2'sd1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _eq_data_564 <= stream_conv2d_12_parameter_2_data == 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _plus_data_715 <= _cond_data_359 + stream_conv2d_12_parameter_16_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _plus_data_730 <= _cond_data_359 + stream_conv2d_12_parameter_16_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _plus_data_745 <= _cond_data_359 + stream_conv2d_12_parameter_16_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _plus_data_760 <= _cond_data_359 + stream_conv2d_12_parameter_16_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _plus_data_775 <= _cond_data_359 + stream_conv2d_12_parameter_16_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _plus_data_790 <= _cond_data_359 + stream_conv2d_12_parameter_16_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _plus_data_805 <= _cond_data_359 + stream_conv2d_12_parameter_16_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _plus_data_820 <= _cond_data_359 + stream_conv2d_12_parameter_16_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _plus_data_835 <= _cond_data_359 + stream_conv2d_12_parameter_16_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _plus_data_851 <= _cond_data_366 + stream_conv2d_12_parameter_17_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _plus_data_870 <= _cond_data_373 + stream_conv2d_12_parameter_18_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1002__variable_380 <= stream_conv2d_12_source_22_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1003__variable_379 <= stream_conv2d_12_source_21_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1004__variable_378 <= stream_conv2d_12_source_20_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1005__variable_383 <= stream_conv2d_12_source_25_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1006__variable_382 <= stream_conv2d_12_source_24_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1007__variable_381 <= stream_conv2d_12_source_23_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1008__variable_386 <= stream_conv2d_12_source_28_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1009__variable_385 <= stream_conv2d_12_source_27_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1010__variable_384 <= stream_conv2d_12_source_26_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1011_pointer_666 <= _pointer_data_666;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1012_reinterpretcast_657 <= _reinterpretcast_data_657;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1013_pointer_668 <= _pointer_data_668;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1014_reinterpretcast_658 <= _reinterpretcast_data_658;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1015_pointer_670 <= _pointer_data_670;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1016_reinterpretcast_659 <= _reinterpretcast_data_659;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1017_pointer_672 <= _pointer_data_672;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1018_reinterpretcast_660 <= _reinterpretcast_data_660;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1019_pointer_674 <= _pointer_data_674;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1020_reinterpretcast_661 <= _reinterpretcast_data_661;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1021_pointer_676 <= _pointer_data_676;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1022_reinterpretcast_662 <= _reinterpretcast_data_662;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1023_pointer_678 <= _pointer_data_678;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1024_reinterpretcast_663 <= _reinterpretcast_data_663;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1025_pointer_680 <= _pointer_data_680;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1026_reinterpretcast_664 <= _reinterpretcast_data_664;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1027_pointer_682 <= _pointer_data_682;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1028_reinterpretcast_665 <= _reinterpretcast_data_665;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1029__variable_329 <= stream_conv2d_12__reduce_reset_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1048__variable_324 <= stream_conv2d_12_parameter_0_data;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1058_cond_345 <= _cond_data_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1074_cond_352 <= _cond_data_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1030__delay_1029__variable_329 <= __delay_data_1029__variable_329;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1039_plus_851 <= _plus_data_851;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1049__delay_1048__variable_324 <= __delay_data_1048__variable_324;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1059__delay_1058_cond_345 <= __delay_data_1058_cond_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1075__delay_1074_cond_352 <= __delay_data_1074_cond_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1091_plus_870 <= _plus_data_870;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1031__delay_1030__delay_1029__variable_329 <= __delay_data_1030__delay_1029__variable_329;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1040__delay_1039_plus_851 <= __delay_data_1039_plus_851;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1050__delay_1049__delay_1048__variable_324 <= __delay_data_1049__delay_1048__variable_324;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1060__delay_1059__delay_1058_cond_345 <= __delay_data_1059__delay_1058_cond_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1076__delay_1075__delay_1074_cond_352 <= __delay_data_1075__delay_1074_cond_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1092__delay_1091_plus_870 <= __delay_data_1091_plus_870;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1032__delay_1031__delay_1030____variable_329 <= __delay_data_1031__delay_1030__delay_1029__variable_329;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1041__delay_1040__delay_1039_plus_851 <= __delay_data_1040__delay_1039_plus_851;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1051__delay_1050__delay_1049____variable_324 <= __delay_data_1050__delay_1049__delay_1048__variable_324;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1061__delay_1060__delay_1059__delay_1058_cond_345 <= __delay_data_1060__delay_1059__delay_1058_cond_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1077__delay_1076__delay_1075__delay_1074_cond_352 <= __delay_data_1076__delay_1075__delay_1074_cond_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1093__delay_1092__delay_1091_plus_870 <= __delay_data_1092__delay_1091_plus_870;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1033__delay_1032__delay_1031____variable_329 <= __delay_data_1032__delay_1031__delay_1030____variable_329;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1042__delay_1041__delay_1040__delay_1039_plus_851 <= __delay_data_1041__delay_1040__delay_1039_plus_851;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1052__delay_1051__delay_1050____variable_324 <= __delay_data_1051__delay_1050__delay_1049____variable_324;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1062__delay_1061__delay_1060__delay_1059___cond_345 <= __delay_data_1061__delay_1060__delay_1059__delay_1058_cond_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1078__delay_1077__delay_1076__delay_1075___cond_352 <= __delay_data_1077__delay_1076__delay_1075__delay_1074_cond_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1094__delay_1093__delay_1092__delay_1091_plus_870 <= __delay_data_1093__delay_1092__delay_1091_plus_870;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1034__delay_1033__delay_1032____variable_329 <= __delay_data_1033__delay_1032__delay_1031____variable_329;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1043__delay_1042__delay_1041__delay_1040___plus_851 <= __delay_data_1042__delay_1041__delay_1040__delay_1039_plus_851;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1053__delay_1052__delay_1051____variable_324 <= __delay_data_1052__delay_1051__delay_1050____variable_324;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1063__delay_1062__delay_1061__delay_1060___cond_345 <= __delay_data_1062__delay_1061__delay_1060__delay_1059___cond_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1079__delay_1078__delay_1077__delay_1076___cond_352 <= __delay_data_1078__delay_1077__delay_1076__delay_1075___cond_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1095__delay_1094__delay_1093__delay_1092___plus_870 <= __delay_data_1094__delay_1093__delay_1092__delay_1091_plus_870;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1035__delay_1034__delay_1033____variable_329 <= __delay_data_1034__delay_1033__delay_1032____variable_329;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1044__delay_1043__delay_1042__delay_1041___plus_851 <= __delay_data_1043__delay_1042__delay_1041__delay_1040___plus_851;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1054__delay_1053__delay_1052____variable_324 <= __delay_data_1053__delay_1052__delay_1051____variable_324;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1064__delay_1063__delay_1062__delay_1061___cond_345 <= __delay_data_1063__delay_1062__delay_1061__delay_1060___cond_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1080__delay_1079__delay_1078__delay_1077___cond_352 <= __delay_data_1079__delay_1078__delay_1077__delay_1076___cond_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1096__delay_1095__delay_1094__delay_1093___plus_870 <= __delay_data_1095__delay_1094__delay_1093__delay_1092___plus_870;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1036__delay_1035__delay_1034____variable_329 <= __delay_data_1035__delay_1034__delay_1033____variable_329;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1045__delay_1044__delay_1043__delay_1042___plus_851 <= __delay_data_1044__delay_1043__delay_1042__delay_1041___plus_851;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1055__delay_1054__delay_1053____variable_324 <= __delay_data_1054__delay_1053__delay_1052____variable_324;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1065__delay_1064__delay_1063__delay_1062___cond_345 <= __delay_data_1064__delay_1063__delay_1062__delay_1061___cond_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1081__delay_1080__delay_1079__delay_1078___cond_352 <= __delay_data_1080__delay_1079__delay_1078__delay_1077___cond_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1097__delay_1096__delay_1095__delay_1094___plus_870 <= __delay_data_1096__delay_1095__delay_1094__delay_1093___plus_870;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1037__delay_1036__delay_1035____variable_329 <= __delay_data_1036__delay_1035__delay_1034____variable_329;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1046__delay_1045__delay_1044__delay_1043___plus_851 <= __delay_data_1045__delay_1044__delay_1043__delay_1042___plus_851;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1056__delay_1055__delay_1054____variable_324 <= __delay_data_1055__delay_1054__delay_1053____variable_324;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1066__delay_1065__delay_1064__delay_1063___cond_345 <= __delay_data_1065__delay_1064__delay_1063__delay_1062___cond_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1082__delay_1081__delay_1080__delay_1079___cond_352 <= __delay_data_1081__delay_1080__delay_1079__delay_1078___cond_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1098__delay_1097__delay_1096__delay_1095___plus_870 <= __delay_data_1097__delay_1096__delay_1095__delay_1094___plus_870;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1038__delay_1037__delay_1036____variable_329 <= __delay_data_1037__delay_1036__delay_1035____variable_329;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1047__delay_1046__delay_1045__delay_1044___plus_851 <= __delay_data_1046__delay_1045__delay_1044__delay_1043___plus_851;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1057__delay_1056__delay_1055____variable_324 <= __delay_data_1056__delay_1055__delay_1054____variable_324;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1067__delay_1066__delay_1065__delay_1064___cond_345 <= __delay_data_1066__delay_1065__delay_1064__delay_1063___cond_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1083__delay_1082__delay_1081__delay_1080___cond_352 <= __delay_data_1082__delay_1081__delay_1080__delay_1079___cond_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1099__delay_1098__delay_1097__delay_1096___plus_870 <= __delay_data_1098__delay_1097__delay_1096__delay_1095___plus_870;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1068__delay_1067__delay_1066__delay_1065___cond_345 <= __delay_data_1067__delay_1066__delay_1065__delay_1064___cond_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1084__delay_1083__delay_1082__delay_1081___cond_352 <= __delay_data_1083__delay_1082__delay_1081__delay_1080___cond_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1100__delay_1099__delay_1098__delay_1097___plus_870 <= __delay_data_1099__delay_1098__delay_1097__delay_1096___plus_870;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1069__delay_1068__delay_1067__delay_1066___cond_345 <= __delay_data_1068__delay_1067__delay_1066__delay_1065___cond_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1085__delay_1084__delay_1083__delay_1082___cond_352 <= __delay_data_1084__delay_1083__delay_1082__delay_1081___cond_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1101__delay_1100__delay_1099__delay_1098___plus_870 <= __delay_data_1100__delay_1099__delay_1098__delay_1097___plus_870;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1070__delay_1069__delay_1068__delay_1067___cond_345 <= __delay_data_1069__delay_1068__delay_1067__delay_1066___cond_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1086__delay_1085__delay_1084__delay_1083___cond_352 <= __delay_data_1085__delay_1084__delay_1083__delay_1082___cond_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1102__delay_1101__delay_1100__delay_1099___plus_870 <= __delay_data_1101__delay_1100__delay_1099__delay_1098___plus_870;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1071__delay_1070__delay_1069__delay_1068___cond_345 <= __delay_data_1070__delay_1069__delay_1068__delay_1067___cond_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1087__delay_1086__delay_1085__delay_1084___cond_352 <= __delay_data_1086__delay_1085__delay_1084__delay_1083___cond_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1103__delay_1102__delay_1101__delay_1100___plus_870 <= __delay_data_1102__delay_1101__delay_1100__delay_1099___plus_870;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1072__delay_1071__delay_1070__delay_1069___cond_345 <= __delay_data_1071__delay_1070__delay_1069__delay_1068___cond_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1088__delay_1087__delay_1086__delay_1085___cond_352 <= __delay_data_1087__delay_1086__delay_1085__delay_1084___cond_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1104__delay_1103__delay_1102__delay_1101___plus_870 <= __delay_data_1103__delay_1102__delay_1101__delay_1100___plus_870;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1073__delay_1072__delay_1071__delay_1070___cond_345 <= __delay_data_1072__delay_1071__delay_1070__delay_1069___cond_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1089__delay_1088__delay_1087__delay_1086___cond_352 <= __delay_data_1088__delay_1087__delay_1086__delay_1085___cond_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1105__delay_1104__delay_1103__delay_1102___plus_870 <= __delay_data_1104__delay_1103__delay_1102__delay_1101___plus_870;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _plus_data_854 <= (__substreamoutput_data_852 << 16) + __delay_data_1073__delay_1072__delay_1071__delay_1070___cond_345;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1090__delay_1089__delay_1088__delay_1087___cond_352 <= __delay_data_1089__delay_1088__delay_1087__delay_1086___cond_352;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1106__delay_1105__delay_1104__delay_1103___plus_870 <= __delay_data_1105__delay_1104__delay_1103__delay_1102___plus_870;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1108__substreamoutput_853 <= __substreamoutput_data_853;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1109__delay_1108__substreamoutput_853 <= __delay_data_1108__substreamoutput_853;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1110__delay_1109__delay_1108__substreamoutput_853 <= __delay_data_1109__delay_1108__substreamoutput_853;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1111__delay_1110__delay_1109____substreamoutput_853 <= __delay_data_1110__delay_1109__delay_1108__substreamoutput_853;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1112__delay_1111__delay_1110____substreamoutput_853 <= __delay_data_1111__delay_1110__delay_1109____substreamoutput_853;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1113__delay_1112__delay_1111____substreamoutput_853 <= __delay_data_1112__delay_1111__delay_1110____substreamoutput_853;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1114__delay_1113__delay_1112____substreamoutput_853 <= __delay_data_1113__delay_1112__delay_1111____substreamoutput_853;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1115__delay_1114__delay_1113____substreamoutput_853 <= __delay_data_1114__delay_1113__delay_1112____substreamoutput_853;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1116__delay_1115__delay_1114____substreamoutput_853 <= __delay_data_1115__delay_1114__delay_1113____substreamoutput_853;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1117__delay_1116__delay_1115____substreamoutput_853 <= __delay_data_1116__delay_1115__delay_1114____substreamoutput_853;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _greaterthan_data_873 <= __substreamoutput_data_871 > 0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1107__substreamoutput_871 <= __substreamoutput_data_871;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1118__delay_1117__delay_1116____substreamoutput_853 <= __delay_data_1117__delay_1116__delay_1115____substreamoutput_853;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _cond_data_875 <= (_greaterthan_data_873)? __delay_data_1107__substreamoutput_871 : 1'sd0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        __delay_data_1119__delay_1118__delay_1117____substreamoutput_853 <= __delay_data_1118__delay_1117__delay_1116____substreamoutput_853;
      end 
      if(_set_flag_406) begin
        _stream_conv2d_12_parameter_0_next_parameter_data <= cparam_conv2d_12_stream_reduce_size;
      end 
      if(_stream_conv2d_12_source_start) begin
        __variable_wdata_324 <= _stream_conv2d_12_parameter_0_next_parameter_data;
      end 
      if(_set_flag_407) begin
        _stream_conv2d_12_parameter_1_next_parameter_data <= conv2d_12_col_select;
      end 
      if(_stream_conv2d_12_source_start) begin
        __variable_wdata_325 <= _stream_conv2d_12_parameter_1_next_parameter_data;
      end 
      if(_set_flag_408) begin
        _stream_conv2d_12_parameter_2_next_parameter_data <= conv2d_12_row_select_buf;
      end 
      if(_stream_conv2d_12_source_start) begin
        __variable_wdata_326 <= _stream_conv2d_12_parameter_2_next_parameter_data;
      end 
      if(_set_flag_409) begin
        _stream_conv2d_12_parameter_3_next_parameter_data <= conv2d_12_stream_pad_masks;
      end 
      if(_stream_conv2d_12_source_start) begin
        __variable_wdata_327 <= _stream_conv2d_12_parameter_3_next_parameter_data;
      end 
      if(_set_flag_410) begin
        _stream_conv2d_12_parameter_4_next_parameter_data <= cparam_conv2d_12_stream_omit_mask;
      end 
      if(_stream_conv2d_12_source_start) begin
        __variable_wdata_328 <= _stream_conv2d_12_parameter_4_next_parameter_data;
      end 
      if(_set_flag_411) begin
        _stream_conv2d_12_parameter_6_next_parameter_data <= cparam_conv2d_12_bias_scala;
      end 
      if(_stream_conv2d_12_source_start) begin
        __variable_wdata_339 <= _stream_conv2d_12_parameter_6_next_parameter_data;
      end 
      if(_set_flag_412) begin
        _stream_conv2d_12_source_7_source_mode <= 5'b10;
        _stream_conv2d_12_source_7_source_offset <= (cparam_conv2d_12_bias_num == 1)? 0 : conv2d_12_och_count_buf;
      end 
      if(_set_flag_412) begin
        _source_stream_conv2d_12_source_7_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_7_pat_stride_0 <= 0;
      end 
      if(_set_flag_412) begin
        _source_stream_conv2d_12_source_7_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_7_pat_stride_1 <= (cparam_conv2d_12_bias_num == 1)? 0 : 1;
      end 
      if(_set_flag_412) begin
        _source_stream_conv2d_12_source_7_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_7_pat_stride_2 <= 0;
      end 
      if(_set_flag_412) begin
        _source_stream_conv2d_12_source_7_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_7_pat_stride_3 <= 0;
      end 
      if(_set_flag_412) begin
        _stream_conv2d_12_source_7_source_sel <= 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_7_source_offset_buf <= _stream_conv2d_12_source_7_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_count_0 <= _source_stream_conv2d_12_source_7_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_count_1 <= _source_stream_conv2d_12_source_7_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_count_2 <= _source_stream_conv2d_12_source_7_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_count_3 <= _source_stream_conv2d_12_source_7_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_size_buf_0 <= _source_stream_conv2d_12_source_7_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_size_buf_1 <= _source_stream_conv2d_12_source_7_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_size_buf_2 <= _source_stream_conv2d_12_source_7_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_size_buf_3 <= _source_stream_conv2d_12_source_7_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_stride_buf_0 <= _source_stream_conv2d_12_source_7_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_stride_buf_1 <= _source_stream_conv2d_12_source_7_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_stride_buf_2 <= _source_stream_conv2d_12_source_7_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_stride_buf_3 <= _source_stream_conv2d_12_source_7_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_340 <= _stream_conv2d_12_source_7_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_7_source_pat_fsm_0 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_7_idle <= 0;
        _stream_conv2d_12_source_7_source_ram_raddr <= _stream_conv2d_12_source_7_source_pat_all_offset;
        _stream_conv2d_12_source_7_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_7_source_pat_fsm_0 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_cur_offset_0 <= _source_stream_conv2d_12_source_7_pat_cur_offset_0 + _source_stream_conv2d_12_source_7_pat_stride_buf_0;
        _source_stream_conv2d_12_source_7_pat_count_0 <= _source_stream_conv2d_12_source_7_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_7_source_pat_fsm_0 == 1) && (_source_stream_conv2d_12_source_7_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_7_pat_count_0 <= _source_stream_conv2d_12_source_7_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_7_source_pat_fsm_0 == 1) && (_source_stream_conv2d_12_source_7_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_cur_offset_1 <= _source_stream_conv2d_12_source_7_pat_cur_offset_1 + _source_stream_conv2d_12_source_7_pat_stride_buf_1;
        _source_stream_conv2d_12_source_7_pat_count_1 <= _source_stream_conv2d_12_source_7_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_7_source_pat_fsm_0 == 1) && (_source_stream_conv2d_12_source_7_pat_count_0 == 0) && (_source_stream_conv2d_12_source_7_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_7_pat_count_1 <= _source_stream_conv2d_12_source_7_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_7_source_pat_fsm_0 == 1) && ((_source_stream_conv2d_12_source_7_pat_count_0 == 0) && (_source_stream_conv2d_12_source_7_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_cur_offset_2 <= _source_stream_conv2d_12_source_7_pat_cur_offset_2 + _source_stream_conv2d_12_source_7_pat_stride_buf_2;
        _source_stream_conv2d_12_source_7_pat_count_2 <= _source_stream_conv2d_12_source_7_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_7_source_pat_fsm_0 == 1) && ((_source_stream_conv2d_12_source_7_pat_count_0 == 0) && (_source_stream_conv2d_12_source_7_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_7_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_7_pat_count_2 <= _source_stream_conv2d_12_source_7_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_7_source_pat_fsm_0 == 1) && ((_source_stream_conv2d_12_source_7_pat_count_0 == 0) && (_source_stream_conv2d_12_source_7_pat_count_1 == 0) && (_source_stream_conv2d_12_source_7_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_cur_offset_3 <= _source_stream_conv2d_12_source_7_pat_cur_offset_3 + _source_stream_conv2d_12_source_7_pat_stride_buf_3;
        _source_stream_conv2d_12_source_7_pat_count_3 <= _source_stream_conv2d_12_source_7_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_7_source_pat_fsm_0 == 1) && ((_source_stream_conv2d_12_source_7_pat_count_0 == 0) && (_source_stream_conv2d_12_source_7_pat_count_1 == 0) && (_source_stream_conv2d_12_source_7_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_7_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_7_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_7_pat_count_3 <= _source_stream_conv2d_12_source_7_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_7_source_pat_fsm_0 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_7_source_ram_renable <= 0;
        _stream_conv2d_12_source_7_idle <= 1;
      end 
      if((_stream_conv2d_12_source_7_source_pat_fsm_0 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_7_source_ram_renable <= 0;
        _stream_conv2d_12_source_7_idle <= 1;
      end 
      if(_set_flag_415) begin
        _stream_conv2d_12_parameter_8_next_parameter_data <= cparam_conv2d_12_scale_scala;
      end 
      if(_stream_conv2d_12_source_start) begin
        __variable_wdata_346 <= _stream_conv2d_12_parameter_8_next_parameter_data;
      end 
      if(_set_flag_416) begin
        _stream_conv2d_12_source_9_source_mode <= 5'b10;
        _stream_conv2d_12_source_9_source_offset <= (cparam_conv2d_12_scale_num == 1)? 0 : conv2d_12_och_count_buf;
      end 
      if(_set_flag_416) begin
        _source_stream_conv2d_12_source_9_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_9_pat_stride_0 <= 0;
      end 
      if(_set_flag_416) begin
        _source_stream_conv2d_12_source_9_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_9_pat_stride_1 <= (cparam_conv2d_12_scale_num == 1)? 0 : 1;
      end 
      if(_set_flag_416) begin
        _source_stream_conv2d_12_source_9_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_9_pat_stride_2 <= 0;
      end 
      if(_set_flag_416) begin
        _source_stream_conv2d_12_source_9_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_9_pat_stride_3 <= 0;
      end 
      if(_set_flag_416) begin
        _stream_conv2d_12_source_9_source_sel <= 2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_9_source_offset_buf <= _stream_conv2d_12_source_9_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_count_0 <= _source_stream_conv2d_12_source_9_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_count_1 <= _source_stream_conv2d_12_source_9_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_count_2 <= _source_stream_conv2d_12_source_9_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_count_3 <= _source_stream_conv2d_12_source_9_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_size_buf_0 <= _source_stream_conv2d_12_source_9_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_size_buf_1 <= _source_stream_conv2d_12_source_9_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_size_buf_2 <= _source_stream_conv2d_12_source_9_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_size_buf_3 <= _source_stream_conv2d_12_source_9_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_stride_buf_0 <= _source_stream_conv2d_12_source_9_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_stride_buf_1 <= _source_stream_conv2d_12_source_9_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_stride_buf_2 <= _source_stream_conv2d_12_source_9_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_stride_buf_3 <= _source_stream_conv2d_12_source_9_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_347 <= _stream_conv2d_12_source_9_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_9_source_pat_fsm_1 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_9_idle <= 0;
        _stream_conv2d_12_source_9_source_ram_raddr <= _stream_conv2d_12_source_9_source_pat_all_offset;
        _stream_conv2d_12_source_9_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_9_source_pat_fsm_1 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_cur_offset_0 <= _source_stream_conv2d_12_source_9_pat_cur_offset_0 + _source_stream_conv2d_12_source_9_pat_stride_buf_0;
        _source_stream_conv2d_12_source_9_pat_count_0 <= _source_stream_conv2d_12_source_9_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_9_source_pat_fsm_1 == 1) && (_source_stream_conv2d_12_source_9_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_9_pat_count_0 <= _source_stream_conv2d_12_source_9_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_9_source_pat_fsm_1 == 1) && (_source_stream_conv2d_12_source_9_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_cur_offset_1 <= _source_stream_conv2d_12_source_9_pat_cur_offset_1 + _source_stream_conv2d_12_source_9_pat_stride_buf_1;
        _source_stream_conv2d_12_source_9_pat_count_1 <= _source_stream_conv2d_12_source_9_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_9_source_pat_fsm_1 == 1) && (_source_stream_conv2d_12_source_9_pat_count_0 == 0) && (_source_stream_conv2d_12_source_9_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_9_pat_count_1 <= _source_stream_conv2d_12_source_9_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_9_source_pat_fsm_1 == 1) && ((_source_stream_conv2d_12_source_9_pat_count_0 == 0) && (_source_stream_conv2d_12_source_9_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_cur_offset_2 <= _source_stream_conv2d_12_source_9_pat_cur_offset_2 + _source_stream_conv2d_12_source_9_pat_stride_buf_2;
        _source_stream_conv2d_12_source_9_pat_count_2 <= _source_stream_conv2d_12_source_9_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_9_source_pat_fsm_1 == 1) && ((_source_stream_conv2d_12_source_9_pat_count_0 == 0) && (_source_stream_conv2d_12_source_9_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_9_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_9_pat_count_2 <= _source_stream_conv2d_12_source_9_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_9_source_pat_fsm_1 == 1) && ((_source_stream_conv2d_12_source_9_pat_count_0 == 0) && (_source_stream_conv2d_12_source_9_pat_count_1 == 0) && (_source_stream_conv2d_12_source_9_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_cur_offset_3 <= _source_stream_conv2d_12_source_9_pat_cur_offset_3 + _source_stream_conv2d_12_source_9_pat_stride_buf_3;
        _source_stream_conv2d_12_source_9_pat_count_3 <= _source_stream_conv2d_12_source_9_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_9_source_pat_fsm_1 == 1) && ((_source_stream_conv2d_12_source_9_pat_count_0 == 0) && (_source_stream_conv2d_12_source_9_pat_count_1 == 0) && (_source_stream_conv2d_12_source_9_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_9_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_9_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_9_pat_count_3 <= _source_stream_conv2d_12_source_9_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_9_source_pat_fsm_1 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_9_source_ram_renable <= 0;
        _stream_conv2d_12_source_9_idle <= 1;
      end 
      if((_stream_conv2d_12_source_9_source_pat_fsm_1 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_9_source_ram_renable <= 0;
        _stream_conv2d_12_source_9_idle <= 1;
      end 
      if(_set_flag_425) begin
        _stream_conv2d_12_parameter_10_next_parameter_data <= 1;
      end 
      if(_stream_conv2d_12_source_start) begin
        __variable_wdata_353 <= _stream_conv2d_12_parameter_10_next_parameter_data;
      end 
      if(_set_flag_426) begin
        _stream_conv2d_12_source_11_source_mode <= 5'b0;
        _stream_conv2d_12_source_11_source_empty_data <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_stream_oready && !(|(_stream_conv2d_12_source_11_source_mode & 5'b0))) begin
        _stream_conv2d_12_source_11_idle <= 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_stream_oready && !(|(_stream_conv2d_12_source_11_source_mode & 5'b0)) && _stream_conv2d_12_is_root) begin
        __variable_wdata_354 <= _stream_conv2d_12_source_11_source_empty_data;
      end 
      if(_set_flag_427) begin
        _stream_conv2d_12_parameter_12_next_parameter_data <= 1;
      end 
      if(_stream_conv2d_12_source_start) begin
        __variable_wdata_360 <= _stream_conv2d_12_parameter_12_next_parameter_data;
      end 
      if(_set_flag_428) begin
        _stream_conv2d_12_source_13_source_mode <= 5'b0;
        _stream_conv2d_12_source_13_source_empty_data <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_stream_oready && !(|(_stream_conv2d_12_source_13_source_mode & 5'b0))) begin
        _stream_conv2d_12_source_13_idle <= 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_stream_oready && !(|(_stream_conv2d_12_source_13_source_mode & 5'b0)) && _stream_conv2d_12_is_root) begin
        __variable_wdata_361 <= _stream_conv2d_12_source_13_source_empty_data;
      end 
      if(_set_flag_429) begin
        _stream_conv2d_12_parameter_14_next_parameter_data <= 1;
      end 
      if(_stream_conv2d_12_source_start) begin
        __variable_wdata_367 <= _stream_conv2d_12_parameter_14_next_parameter_data;
      end 
      if(_set_flag_430) begin
        _stream_conv2d_12_source_15_source_mode <= 5'b0;
        _stream_conv2d_12_source_15_source_empty_data <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_stream_oready && !(|(_stream_conv2d_12_source_15_source_mode & 5'b0))) begin
        _stream_conv2d_12_source_15_idle <= 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_stream_oready && !(|(_stream_conv2d_12_source_15_source_mode & 5'b0)) && _stream_conv2d_12_is_root) begin
        __variable_wdata_368 <= _stream_conv2d_12_source_15_source_empty_data;
      end 
      if(_set_flag_431) begin
        _stream_conv2d_12_parameter_16_next_parameter_data <= cparam_conv2d_12_cshamt_mul_value;
      end 
      if(_stream_conv2d_12_source_start) begin
        __variable_wdata_374 <= _stream_conv2d_12_parameter_16_next_parameter_data;
      end 
      if(_set_flag_432) begin
        _stream_conv2d_12_parameter_17_next_parameter_data <= cparam_conv2d_12_cshamt_sum_value;
      end 
      if(_stream_conv2d_12_source_start) begin
        __variable_wdata_375 <= _stream_conv2d_12_parameter_17_next_parameter_data;
      end 
      if(_set_flag_433) begin
        _stream_conv2d_12_parameter_18_next_parameter_data <= cparam_conv2d_12_cshamt_out_value;
      end 
      if(_stream_conv2d_12_source_start) begin
        __variable_wdata_376 <= _stream_conv2d_12_parameter_18_next_parameter_data;
      end 
      if(_set_flag_434) begin
        _stream_conv2d_12_parameter_19_next_parameter_data <= cparam_conv2d_12_act_func_index;
      end 
      if(_stream_conv2d_12_source_start) begin
        __variable_wdata_377 <= _stream_conv2d_12_parameter_19_next_parameter_data;
      end 
      if(_set_flag_435) begin
        _stream_conv2d_12_source_20_source_mode <= 5'b10;
        _stream_conv2d_12_source_20_source_offset <= conv2d_12_stream_act_local_0 + conv2d_12_act_page_comp_offset_buf_0;
      end 
      if(_set_flag_435) begin
        _source_stream_conv2d_12_source_20_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_20_pat_stride_0 <= 1;
      end 
      if(_set_flag_435) begin
        _source_stream_conv2d_12_source_20_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_20_pat_stride_1 <= 0;
      end 
      if(_set_flag_435) begin
        _source_stream_conv2d_12_source_20_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_20_pat_stride_2 <= 0;
      end 
      if(_set_flag_435) begin
        _source_stream_conv2d_12_source_20_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_20_pat_stride_3 <= 0;
      end 
      if(_set_flag_435) begin
        _stream_conv2d_12_source_20_source_sel <= 3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_20_source_offset_buf <= _stream_conv2d_12_source_20_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_count_0 <= _source_stream_conv2d_12_source_20_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_count_1 <= _source_stream_conv2d_12_source_20_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_count_2 <= _source_stream_conv2d_12_source_20_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_count_3 <= _source_stream_conv2d_12_source_20_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_size_buf_0 <= _source_stream_conv2d_12_source_20_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_size_buf_1 <= _source_stream_conv2d_12_source_20_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_size_buf_2 <= _source_stream_conv2d_12_source_20_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_size_buf_3 <= _source_stream_conv2d_12_source_20_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_stride_buf_0 <= _source_stream_conv2d_12_source_20_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_stride_buf_1 <= _source_stream_conv2d_12_source_20_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_stride_buf_2 <= _source_stream_conv2d_12_source_20_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_stride_buf_3 <= _source_stream_conv2d_12_source_20_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_378 <= _stream_conv2d_12_source_20_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_20_source_pat_fsm_2 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_20_idle <= 0;
        _stream_conv2d_12_source_20_source_ram_raddr <= _stream_conv2d_12_source_20_source_pat_all_offset;
        _stream_conv2d_12_source_20_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_20_source_pat_fsm_2 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_cur_offset_0 <= _source_stream_conv2d_12_source_20_pat_cur_offset_0 + _source_stream_conv2d_12_source_20_pat_stride_buf_0;
        _source_stream_conv2d_12_source_20_pat_count_0 <= _source_stream_conv2d_12_source_20_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_20_source_pat_fsm_2 == 1) && (_source_stream_conv2d_12_source_20_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_20_pat_count_0 <= _source_stream_conv2d_12_source_20_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_20_source_pat_fsm_2 == 1) && (_source_stream_conv2d_12_source_20_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_cur_offset_1 <= _source_stream_conv2d_12_source_20_pat_cur_offset_1 + _source_stream_conv2d_12_source_20_pat_stride_buf_1;
        _source_stream_conv2d_12_source_20_pat_count_1 <= _source_stream_conv2d_12_source_20_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_20_source_pat_fsm_2 == 1) && (_source_stream_conv2d_12_source_20_pat_count_0 == 0) && (_source_stream_conv2d_12_source_20_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_20_pat_count_1 <= _source_stream_conv2d_12_source_20_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_20_source_pat_fsm_2 == 1) && ((_source_stream_conv2d_12_source_20_pat_count_0 == 0) && (_source_stream_conv2d_12_source_20_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_cur_offset_2 <= _source_stream_conv2d_12_source_20_pat_cur_offset_2 + _source_stream_conv2d_12_source_20_pat_stride_buf_2;
        _source_stream_conv2d_12_source_20_pat_count_2 <= _source_stream_conv2d_12_source_20_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_20_source_pat_fsm_2 == 1) && ((_source_stream_conv2d_12_source_20_pat_count_0 == 0) && (_source_stream_conv2d_12_source_20_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_20_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_20_pat_count_2 <= _source_stream_conv2d_12_source_20_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_20_source_pat_fsm_2 == 1) && ((_source_stream_conv2d_12_source_20_pat_count_0 == 0) && (_source_stream_conv2d_12_source_20_pat_count_1 == 0) && (_source_stream_conv2d_12_source_20_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_cur_offset_3 <= _source_stream_conv2d_12_source_20_pat_cur_offset_3 + _source_stream_conv2d_12_source_20_pat_stride_buf_3;
        _source_stream_conv2d_12_source_20_pat_count_3 <= _source_stream_conv2d_12_source_20_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_20_source_pat_fsm_2 == 1) && ((_source_stream_conv2d_12_source_20_pat_count_0 == 0) && (_source_stream_conv2d_12_source_20_pat_count_1 == 0) && (_source_stream_conv2d_12_source_20_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_20_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_20_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_20_pat_count_3 <= _source_stream_conv2d_12_source_20_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_20_source_pat_fsm_2 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_20_source_ram_renable <= 0;
        _stream_conv2d_12_source_20_idle <= 1;
      end 
      if((_stream_conv2d_12_source_20_source_pat_fsm_2 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_20_source_ram_renable <= 0;
        _stream_conv2d_12_source_20_idle <= 1;
      end 
      if(_set_flag_444) begin
        _stream_conv2d_12_source_21_source_mode <= 5'b10;
        _stream_conv2d_12_source_21_source_offset <= conv2d_12_stream_act_local_1 + conv2d_12_act_page_comp_offset_buf_0;
      end 
      if(_set_flag_444) begin
        _source_stream_conv2d_12_source_21_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_21_pat_stride_0 <= 1;
      end 
      if(_set_flag_444) begin
        _source_stream_conv2d_12_source_21_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_21_pat_stride_1 <= 0;
      end 
      if(_set_flag_444) begin
        _source_stream_conv2d_12_source_21_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_21_pat_stride_2 <= 0;
      end 
      if(_set_flag_444) begin
        _source_stream_conv2d_12_source_21_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_21_pat_stride_3 <= 0;
      end 
      if(_set_flag_444) begin
        _stream_conv2d_12_source_21_source_sel <= 4;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_21_source_offset_buf <= _stream_conv2d_12_source_21_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_count_0 <= _source_stream_conv2d_12_source_21_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_count_1 <= _source_stream_conv2d_12_source_21_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_count_2 <= _source_stream_conv2d_12_source_21_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_count_3 <= _source_stream_conv2d_12_source_21_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_size_buf_0 <= _source_stream_conv2d_12_source_21_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_size_buf_1 <= _source_stream_conv2d_12_source_21_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_size_buf_2 <= _source_stream_conv2d_12_source_21_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_size_buf_3 <= _source_stream_conv2d_12_source_21_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_stride_buf_0 <= _source_stream_conv2d_12_source_21_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_stride_buf_1 <= _source_stream_conv2d_12_source_21_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_stride_buf_2 <= _source_stream_conv2d_12_source_21_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_stride_buf_3 <= _source_stream_conv2d_12_source_21_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_379 <= _stream_conv2d_12_source_21_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_21_source_pat_fsm_3 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_21_idle <= 0;
        _stream_conv2d_12_source_21_source_ram_raddr <= _stream_conv2d_12_source_21_source_pat_all_offset;
        _stream_conv2d_12_source_21_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_21_source_pat_fsm_3 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_cur_offset_0 <= _source_stream_conv2d_12_source_21_pat_cur_offset_0 + _source_stream_conv2d_12_source_21_pat_stride_buf_0;
        _source_stream_conv2d_12_source_21_pat_count_0 <= _source_stream_conv2d_12_source_21_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_21_source_pat_fsm_3 == 1) && (_source_stream_conv2d_12_source_21_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_21_pat_count_0 <= _source_stream_conv2d_12_source_21_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_21_source_pat_fsm_3 == 1) && (_source_stream_conv2d_12_source_21_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_cur_offset_1 <= _source_stream_conv2d_12_source_21_pat_cur_offset_1 + _source_stream_conv2d_12_source_21_pat_stride_buf_1;
        _source_stream_conv2d_12_source_21_pat_count_1 <= _source_stream_conv2d_12_source_21_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_21_source_pat_fsm_3 == 1) && (_source_stream_conv2d_12_source_21_pat_count_0 == 0) && (_source_stream_conv2d_12_source_21_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_21_pat_count_1 <= _source_stream_conv2d_12_source_21_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_21_source_pat_fsm_3 == 1) && ((_source_stream_conv2d_12_source_21_pat_count_0 == 0) && (_source_stream_conv2d_12_source_21_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_cur_offset_2 <= _source_stream_conv2d_12_source_21_pat_cur_offset_2 + _source_stream_conv2d_12_source_21_pat_stride_buf_2;
        _source_stream_conv2d_12_source_21_pat_count_2 <= _source_stream_conv2d_12_source_21_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_21_source_pat_fsm_3 == 1) && ((_source_stream_conv2d_12_source_21_pat_count_0 == 0) && (_source_stream_conv2d_12_source_21_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_21_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_21_pat_count_2 <= _source_stream_conv2d_12_source_21_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_21_source_pat_fsm_3 == 1) && ((_source_stream_conv2d_12_source_21_pat_count_0 == 0) && (_source_stream_conv2d_12_source_21_pat_count_1 == 0) && (_source_stream_conv2d_12_source_21_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_cur_offset_3 <= _source_stream_conv2d_12_source_21_pat_cur_offset_3 + _source_stream_conv2d_12_source_21_pat_stride_buf_3;
        _source_stream_conv2d_12_source_21_pat_count_3 <= _source_stream_conv2d_12_source_21_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_21_source_pat_fsm_3 == 1) && ((_source_stream_conv2d_12_source_21_pat_count_0 == 0) && (_source_stream_conv2d_12_source_21_pat_count_1 == 0) && (_source_stream_conv2d_12_source_21_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_21_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_21_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_21_pat_count_3 <= _source_stream_conv2d_12_source_21_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_21_source_pat_fsm_3 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_21_source_ram_renable <= 0;
        _stream_conv2d_12_source_21_idle <= 1;
      end 
      if((_stream_conv2d_12_source_21_source_pat_fsm_3 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_21_source_ram_renable <= 0;
        _stream_conv2d_12_source_21_idle <= 1;
      end 
      if(_set_flag_453) begin
        _stream_conv2d_12_source_22_source_mode <= 5'b10;
        _stream_conv2d_12_source_22_source_offset <= conv2d_12_stream_act_local_2 + conv2d_12_act_page_comp_offset_buf_0;
      end 
      if(_set_flag_453) begin
        _source_stream_conv2d_12_source_22_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_22_pat_stride_0 <= 1;
      end 
      if(_set_flag_453) begin
        _source_stream_conv2d_12_source_22_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_22_pat_stride_1 <= 0;
      end 
      if(_set_flag_453) begin
        _source_stream_conv2d_12_source_22_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_22_pat_stride_2 <= 0;
      end 
      if(_set_flag_453) begin
        _source_stream_conv2d_12_source_22_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_22_pat_stride_3 <= 0;
      end 
      if(_set_flag_453) begin
        _stream_conv2d_12_source_22_source_sel <= 5;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_22_source_offset_buf <= _stream_conv2d_12_source_22_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_count_0 <= _source_stream_conv2d_12_source_22_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_count_1 <= _source_stream_conv2d_12_source_22_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_count_2 <= _source_stream_conv2d_12_source_22_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_count_3 <= _source_stream_conv2d_12_source_22_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_size_buf_0 <= _source_stream_conv2d_12_source_22_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_size_buf_1 <= _source_stream_conv2d_12_source_22_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_size_buf_2 <= _source_stream_conv2d_12_source_22_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_size_buf_3 <= _source_stream_conv2d_12_source_22_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_stride_buf_0 <= _source_stream_conv2d_12_source_22_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_stride_buf_1 <= _source_stream_conv2d_12_source_22_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_stride_buf_2 <= _source_stream_conv2d_12_source_22_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_stride_buf_3 <= _source_stream_conv2d_12_source_22_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_380 <= _stream_conv2d_12_source_22_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_22_source_pat_fsm_4 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_22_idle <= 0;
        _stream_conv2d_12_source_22_source_ram_raddr <= _stream_conv2d_12_source_22_source_pat_all_offset;
        _stream_conv2d_12_source_22_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_22_source_pat_fsm_4 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_cur_offset_0 <= _source_stream_conv2d_12_source_22_pat_cur_offset_0 + _source_stream_conv2d_12_source_22_pat_stride_buf_0;
        _source_stream_conv2d_12_source_22_pat_count_0 <= _source_stream_conv2d_12_source_22_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_22_source_pat_fsm_4 == 1) && (_source_stream_conv2d_12_source_22_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_22_pat_count_0 <= _source_stream_conv2d_12_source_22_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_22_source_pat_fsm_4 == 1) && (_source_stream_conv2d_12_source_22_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_cur_offset_1 <= _source_stream_conv2d_12_source_22_pat_cur_offset_1 + _source_stream_conv2d_12_source_22_pat_stride_buf_1;
        _source_stream_conv2d_12_source_22_pat_count_1 <= _source_stream_conv2d_12_source_22_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_22_source_pat_fsm_4 == 1) && (_source_stream_conv2d_12_source_22_pat_count_0 == 0) && (_source_stream_conv2d_12_source_22_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_22_pat_count_1 <= _source_stream_conv2d_12_source_22_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_22_source_pat_fsm_4 == 1) && ((_source_stream_conv2d_12_source_22_pat_count_0 == 0) && (_source_stream_conv2d_12_source_22_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_cur_offset_2 <= _source_stream_conv2d_12_source_22_pat_cur_offset_2 + _source_stream_conv2d_12_source_22_pat_stride_buf_2;
        _source_stream_conv2d_12_source_22_pat_count_2 <= _source_stream_conv2d_12_source_22_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_22_source_pat_fsm_4 == 1) && ((_source_stream_conv2d_12_source_22_pat_count_0 == 0) && (_source_stream_conv2d_12_source_22_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_22_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_22_pat_count_2 <= _source_stream_conv2d_12_source_22_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_22_source_pat_fsm_4 == 1) && ((_source_stream_conv2d_12_source_22_pat_count_0 == 0) && (_source_stream_conv2d_12_source_22_pat_count_1 == 0) && (_source_stream_conv2d_12_source_22_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_cur_offset_3 <= _source_stream_conv2d_12_source_22_pat_cur_offset_3 + _source_stream_conv2d_12_source_22_pat_stride_buf_3;
        _source_stream_conv2d_12_source_22_pat_count_3 <= _source_stream_conv2d_12_source_22_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_22_source_pat_fsm_4 == 1) && ((_source_stream_conv2d_12_source_22_pat_count_0 == 0) && (_source_stream_conv2d_12_source_22_pat_count_1 == 0) && (_source_stream_conv2d_12_source_22_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_22_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_22_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_22_pat_count_3 <= _source_stream_conv2d_12_source_22_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_22_source_pat_fsm_4 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_22_source_ram_renable <= 0;
        _stream_conv2d_12_source_22_idle <= 1;
      end 
      if((_stream_conv2d_12_source_22_source_pat_fsm_4 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_22_source_ram_renable <= 0;
        _stream_conv2d_12_source_22_idle <= 1;
      end 
      if(_set_flag_462) begin
        _stream_conv2d_12_source_23_source_mode <= 5'b10;
        _stream_conv2d_12_source_23_source_offset <= conv2d_12_stream_act_local_3 + conv2d_12_act_page_comp_offset_buf_1;
      end 
      if(_set_flag_462) begin
        _source_stream_conv2d_12_source_23_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_23_pat_stride_0 <= 1;
      end 
      if(_set_flag_462) begin
        _source_stream_conv2d_12_source_23_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_23_pat_stride_1 <= 0;
      end 
      if(_set_flag_462) begin
        _source_stream_conv2d_12_source_23_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_23_pat_stride_2 <= 0;
      end 
      if(_set_flag_462) begin
        _source_stream_conv2d_12_source_23_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_23_pat_stride_3 <= 0;
      end 
      if(_set_flag_462) begin
        _stream_conv2d_12_source_23_source_sel <= 6;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_23_source_offset_buf <= _stream_conv2d_12_source_23_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_count_0 <= _source_stream_conv2d_12_source_23_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_count_1 <= _source_stream_conv2d_12_source_23_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_count_2 <= _source_stream_conv2d_12_source_23_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_count_3 <= _source_stream_conv2d_12_source_23_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_size_buf_0 <= _source_stream_conv2d_12_source_23_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_size_buf_1 <= _source_stream_conv2d_12_source_23_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_size_buf_2 <= _source_stream_conv2d_12_source_23_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_size_buf_3 <= _source_stream_conv2d_12_source_23_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_stride_buf_0 <= _source_stream_conv2d_12_source_23_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_stride_buf_1 <= _source_stream_conv2d_12_source_23_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_stride_buf_2 <= _source_stream_conv2d_12_source_23_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_stride_buf_3 <= _source_stream_conv2d_12_source_23_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_381 <= _stream_conv2d_12_source_23_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_23_source_pat_fsm_5 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_23_idle <= 0;
        _stream_conv2d_12_source_23_source_ram_raddr <= _stream_conv2d_12_source_23_source_pat_all_offset;
        _stream_conv2d_12_source_23_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_23_source_pat_fsm_5 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_cur_offset_0 <= _source_stream_conv2d_12_source_23_pat_cur_offset_0 + _source_stream_conv2d_12_source_23_pat_stride_buf_0;
        _source_stream_conv2d_12_source_23_pat_count_0 <= _source_stream_conv2d_12_source_23_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_23_source_pat_fsm_5 == 1) && (_source_stream_conv2d_12_source_23_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_23_pat_count_0 <= _source_stream_conv2d_12_source_23_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_23_source_pat_fsm_5 == 1) && (_source_stream_conv2d_12_source_23_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_cur_offset_1 <= _source_stream_conv2d_12_source_23_pat_cur_offset_1 + _source_stream_conv2d_12_source_23_pat_stride_buf_1;
        _source_stream_conv2d_12_source_23_pat_count_1 <= _source_stream_conv2d_12_source_23_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_23_source_pat_fsm_5 == 1) && (_source_stream_conv2d_12_source_23_pat_count_0 == 0) && (_source_stream_conv2d_12_source_23_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_23_pat_count_1 <= _source_stream_conv2d_12_source_23_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_23_source_pat_fsm_5 == 1) && ((_source_stream_conv2d_12_source_23_pat_count_0 == 0) && (_source_stream_conv2d_12_source_23_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_cur_offset_2 <= _source_stream_conv2d_12_source_23_pat_cur_offset_2 + _source_stream_conv2d_12_source_23_pat_stride_buf_2;
        _source_stream_conv2d_12_source_23_pat_count_2 <= _source_stream_conv2d_12_source_23_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_23_source_pat_fsm_5 == 1) && ((_source_stream_conv2d_12_source_23_pat_count_0 == 0) && (_source_stream_conv2d_12_source_23_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_23_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_23_pat_count_2 <= _source_stream_conv2d_12_source_23_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_23_source_pat_fsm_5 == 1) && ((_source_stream_conv2d_12_source_23_pat_count_0 == 0) && (_source_stream_conv2d_12_source_23_pat_count_1 == 0) && (_source_stream_conv2d_12_source_23_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_cur_offset_3 <= _source_stream_conv2d_12_source_23_pat_cur_offset_3 + _source_stream_conv2d_12_source_23_pat_stride_buf_3;
        _source_stream_conv2d_12_source_23_pat_count_3 <= _source_stream_conv2d_12_source_23_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_23_source_pat_fsm_5 == 1) && ((_source_stream_conv2d_12_source_23_pat_count_0 == 0) && (_source_stream_conv2d_12_source_23_pat_count_1 == 0) && (_source_stream_conv2d_12_source_23_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_23_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_23_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_23_pat_count_3 <= _source_stream_conv2d_12_source_23_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_23_source_pat_fsm_5 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_23_source_ram_renable <= 0;
        _stream_conv2d_12_source_23_idle <= 1;
      end 
      if((_stream_conv2d_12_source_23_source_pat_fsm_5 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_23_source_ram_renable <= 0;
        _stream_conv2d_12_source_23_idle <= 1;
      end 
      if(_set_flag_471) begin
        _stream_conv2d_12_source_24_source_mode <= 5'b10;
        _stream_conv2d_12_source_24_source_offset <= conv2d_12_stream_act_local_4 + conv2d_12_act_page_comp_offset_buf_1;
      end 
      if(_set_flag_471) begin
        _source_stream_conv2d_12_source_24_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_24_pat_stride_0 <= 1;
      end 
      if(_set_flag_471) begin
        _source_stream_conv2d_12_source_24_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_24_pat_stride_1 <= 0;
      end 
      if(_set_flag_471) begin
        _source_stream_conv2d_12_source_24_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_24_pat_stride_2 <= 0;
      end 
      if(_set_flag_471) begin
        _source_stream_conv2d_12_source_24_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_24_pat_stride_3 <= 0;
      end 
      if(_set_flag_471) begin
        _stream_conv2d_12_source_24_source_sel <= 7;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_24_source_offset_buf <= _stream_conv2d_12_source_24_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_count_0 <= _source_stream_conv2d_12_source_24_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_count_1 <= _source_stream_conv2d_12_source_24_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_count_2 <= _source_stream_conv2d_12_source_24_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_count_3 <= _source_stream_conv2d_12_source_24_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_size_buf_0 <= _source_stream_conv2d_12_source_24_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_size_buf_1 <= _source_stream_conv2d_12_source_24_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_size_buf_2 <= _source_stream_conv2d_12_source_24_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_size_buf_3 <= _source_stream_conv2d_12_source_24_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_stride_buf_0 <= _source_stream_conv2d_12_source_24_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_stride_buf_1 <= _source_stream_conv2d_12_source_24_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_stride_buf_2 <= _source_stream_conv2d_12_source_24_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_stride_buf_3 <= _source_stream_conv2d_12_source_24_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_382 <= _stream_conv2d_12_source_24_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_24_source_pat_fsm_6 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_24_idle <= 0;
        _stream_conv2d_12_source_24_source_ram_raddr <= _stream_conv2d_12_source_24_source_pat_all_offset;
        _stream_conv2d_12_source_24_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_24_source_pat_fsm_6 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_cur_offset_0 <= _source_stream_conv2d_12_source_24_pat_cur_offset_0 + _source_stream_conv2d_12_source_24_pat_stride_buf_0;
        _source_stream_conv2d_12_source_24_pat_count_0 <= _source_stream_conv2d_12_source_24_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_24_source_pat_fsm_6 == 1) && (_source_stream_conv2d_12_source_24_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_24_pat_count_0 <= _source_stream_conv2d_12_source_24_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_24_source_pat_fsm_6 == 1) && (_source_stream_conv2d_12_source_24_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_cur_offset_1 <= _source_stream_conv2d_12_source_24_pat_cur_offset_1 + _source_stream_conv2d_12_source_24_pat_stride_buf_1;
        _source_stream_conv2d_12_source_24_pat_count_1 <= _source_stream_conv2d_12_source_24_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_24_source_pat_fsm_6 == 1) && (_source_stream_conv2d_12_source_24_pat_count_0 == 0) && (_source_stream_conv2d_12_source_24_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_24_pat_count_1 <= _source_stream_conv2d_12_source_24_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_24_source_pat_fsm_6 == 1) && ((_source_stream_conv2d_12_source_24_pat_count_0 == 0) && (_source_stream_conv2d_12_source_24_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_cur_offset_2 <= _source_stream_conv2d_12_source_24_pat_cur_offset_2 + _source_stream_conv2d_12_source_24_pat_stride_buf_2;
        _source_stream_conv2d_12_source_24_pat_count_2 <= _source_stream_conv2d_12_source_24_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_24_source_pat_fsm_6 == 1) && ((_source_stream_conv2d_12_source_24_pat_count_0 == 0) && (_source_stream_conv2d_12_source_24_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_24_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_24_pat_count_2 <= _source_stream_conv2d_12_source_24_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_24_source_pat_fsm_6 == 1) && ((_source_stream_conv2d_12_source_24_pat_count_0 == 0) && (_source_stream_conv2d_12_source_24_pat_count_1 == 0) && (_source_stream_conv2d_12_source_24_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_cur_offset_3 <= _source_stream_conv2d_12_source_24_pat_cur_offset_3 + _source_stream_conv2d_12_source_24_pat_stride_buf_3;
        _source_stream_conv2d_12_source_24_pat_count_3 <= _source_stream_conv2d_12_source_24_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_24_source_pat_fsm_6 == 1) && ((_source_stream_conv2d_12_source_24_pat_count_0 == 0) && (_source_stream_conv2d_12_source_24_pat_count_1 == 0) && (_source_stream_conv2d_12_source_24_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_24_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_24_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_24_pat_count_3 <= _source_stream_conv2d_12_source_24_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_24_source_pat_fsm_6 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_24_source_ram_renable <= 0;
        _stream_conv2d_12_source_24_idle <= 1;
      end 
      if((_stream_conv2d_12_source_24_source_pat_fsm_6 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_24_source_ram_renable <= 0;
        _stream_conv2d_12_source_24_idle <= 1;
      end 
      if(_set_flag_480) begin
        _stream_conv2d_12_source_25_source_mode <= 5'b10;
        _stream_conv2d_12_source_25_source_offset <= conv2d_12_stream_act_local_5 + conv2d_12_act_page_comp_offset_buf_1;
      end 
      if(_set_flag_480) begin
        _source_stream_conv2d_12_source_25_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_25_pat_stride_0 <= 1;
      end 
      if(_set_flag_480) begin
        _source_stream_conv2d_12_source_25_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_25_pat_stride_1 <= 0;
      end 
      if(_set_flag_480) begin
        _source_stream_conv2d_12_source_25_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_25_pat_stride_2 <= 0;
      end 
      if(_set_flag_480) begin
        _source_stream_conv2d_12_source_25_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_25_pat_stride_3 <= 0;
      end 
      if(_set_flag_480) begin
        _stream_conv2d_12_source_25_source_sel <= 8;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_25_source_offset_buf <= _stream_conv2d_12_source_25_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_count_0 <= _source_stream_conv2d_12_source_25_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_count_1 <= _source_stream_conv2d_12_source_25_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_count_2 <= _source_stream_conv2d_12_source_25_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_count_3 <= _source_stream_conv2d_12_source_25_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_size_buf_0 <= _source_stream_conv2d_12_source_25_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_size_buf_1 <= _source_stream_conv2d_12_source_25_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_size_buf_2 <= _source_stream_conv2d_12_source_25_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_size_buf_3 <= _source_stream_conv2d_12_source_25_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_stride_buf_0 <= _source_stream_conv2d_12_source_25_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_stride_buf_1 <= _source_stream_conv2d_12_source_25_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_stride_buf_2 <= _source_stream_conv2d_12_source_25_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_stride_buf_3 <= _source_stream_conv2d_12_source_25_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_383 <= _stream_conv2d_12_source_25_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_25_source_pat_fsm_7 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_25_idle <= 0;
        _stream_conv2d_12_source_25_source_ram_raddr <= _stream_conv2d_12_source_25_source_pat_all_offset;
        _stream_conv2d_12_source_25_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_25_source_pat_fsm_7 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_cur_offset_0 <= _source_stream_conv2d_12_source_25_pat_cur_offset_0 + _source_stream_conv2d_12_source_25_pat_stride_buf_0;
        _source_stream_conv2d_12_source_25_pat_count_0 <= _source_stream_conv2d_12_source_25_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_25_source_pat_fsm_7 == 1) && (_source_stream_conv2d_12_source_25_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_25_pat_count_0 <= _source_stream_conv2d_12_source_25_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_25_source_pat_fsm_7 == 1) && (_source_stream_conv2d_12_source_25_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_cur_offset_1 <= _source_stream_conv2d_12_source_25_pat_cur_offset_1 + _source_stream_conv2d_12_source_25_pat_stride_buf_1;
        _source_stream_conv2d_12_source_25_pat_count_1 <= _source_stream_conv2d_12_source_25_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_25_source_pat_fsm_7 == 1) && (_source_stream_conv2d_12_source_25_pat_count_0 == 0) && (_source_stream_conv2d_12_source_25_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_25_pat_count_1 <= _source_stream_conv2d_12_source_25_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_25_source_pat_fsm_7 == 1) && ((_source_stream_conv2d_12_source_25_pat_count_0 == 0) && (_source_stream_conv2d_12_source_25_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_cur_offset_2 <= _source_stream_conv2d_12_source_25_pat_cur_offset_2 + _source_stream_conv2d_12_source_25_pat_stride_buf_2;
        _source_stream_conv2d_12_source_25_pat_count_2 <= _source_stream_conv2d_12_source_25_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_25_source_pat_fsm_7 == 1) && ((_source_stream_conv2d_12_source_25_pat_count_0 == 0) && (_source_stream_conv2d_12_source_25_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_25_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_25_pat_count_2 <= _source_stream_conv2d_12_source_25_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_25_source_pat_fsm_7 == 1) && ((_source_stream_conv2d_12_source_25_pat_count_0 == 0) && (_source_stream_conv2d_12_source_25_pat_count_1 == 0) && (_source_stream_conv2d_12_source_25_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_cur_offset_3 <= _source_stream_conv2d_12_source_25_pat_cur_offset_3 + _source_stream_conv2d_12_source_25_pat_stride_buf_3;
        _source_stream_conv2d_12_source_25_pat_count_3 <= _source_stream_conv2d_12_source_25_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_25_source_pat_fsm_7 == 1) && ((_source_stream_conv2d_12_source_25_pat_count_0 == 0) && (_source_stream_conv2d_12_source_25_pat_count_1 == 0) && (_source_stream_conv2d_12_source_25_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_25_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_25_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_25_pat_count_3 <= _source_stream_conv2d_12_source_25_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_25_source_pat_fsm_7 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_25_source_ram_renable <= 0;
        _stream_conv2d_12_source_25_idle <= 1;
      end 
      if((_stream_conv2d_12_source_25_source_pat_fsm_7 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_25_source_ram_renable <= 0;
        _stream_conv2d_12_source_25_idle <= 1;
      end 
      if(_set_flag_489) begin
        _stream_conv2d_12_source_26_source_mode <= 5'b10;
        _stream_conv2d_12_source_26_source_offset <= conv2d_12_stream_act_local_6 + conv2d_12_act_page_comp_offset_buf_2;
      end 
      if(_set_flag_489) begin
        _source_stream_conv2d_12_source_26_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_26_pat_stride_0 <= 1;
      end 
      if(_set_flag_489) begin
        _source_stream_conv2d_12_source_26_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_26_pat_stride_1 <= 0;
      end 
      if(_set_flag_489) begin
        _source_stream_conv2d_12_source_26_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_26_pat_stride_2 <= 0;
      end 
      if(_set_flag_489) begin
        _source_stream_conv2d_12_source_26_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_26_pat_stride_3 <= 0;
      end 
      if(_set_flag_489) begin
        _stream_conv2d_12_source_26_source_sel <= 9;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_26_source_offset_buf <= _stream_conv2d_12_source_26_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_count_0 <= _source_stream_conv2d_12_source_26_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_count_1 <= _source_stream_conv2d_12_source_26_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_count_2 <= _source_stream_conv2d_12_source_26_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_count_3 <= _source_stream_conv2d_12_source_26_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_size_buf_0 <= _source_stream_conv2d_12_source_26_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_size_buf_1 <= _source_stream_conv2d_12_source_26_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_size_buf_2 <= _source_stream_conv2d_12_source_26_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_size_buf_3 <= _source_stream_conv2d_12_source_26_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_stride_buf_0 <= _source_stream_conv2d_12_source_26_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_stride_buf_1 <= _source_stream_conv2d_12_source_26_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_stride_buf_2 <= _source_stream_conv2d_12_source_26_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_stride_buf_3 <= _source_stream_conv2d_12_source_26_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_384 <= _stream_conv2d_12_source_26_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_26_source_pat_fsm_8 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_26_idle <= 0;
        _stream_conv2d_12_source_26_source_ram_raddr <= _stream_conv2d_12_source_26_source_pat_all_offset;
        _stream_conv2d_12_source_26_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_26_source_pat_fsm_8 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_cur_offset_0 <= _source_stream_conv2d_12_source_26_pat_cur_offset_0 + _source_stream_conv2d_12_source_26_pat_stride_buf_0;
        _source_stream_conv2d_12_source_26_pat_count_0 <= _source_stream_conv2d_12_source_26_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_26_source_pat_fsm_8 == 1) && (_source_stream_conv2d_12_source_26_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_26_pat_count_0 <= _source_stream_conv2d_12_source_26_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_26_source_pat_fsm_8 == 1) && (_source_stream_conv2d_12_source_26_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_cur_offset_1 <= _source_stream_conv2d_12_source_26_pat_cur_offset_1 + _source_stream_conv2d_12_source_26_pat_stride_buf_1;
        _source_stream_conv2d_12_source_26_pat_count_1 <= _source_stream_conv2d_12_source_26_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_26_source_pat_fsm_8 == 1) && (_source_stream_conv2d_12_source_26_pat_count_0 == 0) && (_source_stream_conv2d_12_source_26_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_26_pat_count_1 <= _source_stream_conv2d_12_source_26_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_26_source_pat_fsm_8 == 1) && ((_source_stream_conv2d_12_source_26_pat_count_0 == 0) && (_source_stream_conv2d_12_source_26_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_cur_offset_2 <= _source_stream_conv2d_12_source_26_pat_cur_offset_2 + _source_stream_conv2d_12_source_26_pat_stride_buf_2;
        _source_stream_conv2d_12_source_26_pat_count_2 <= _source_stream_conv2d_12_source_26_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_26_source_pat_fsm_8 == 1) && ((_source_stream_conv2d_12_source_26_pat_count_0 == 0) && (_source_stream_conv2d_12_source_26_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_26_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_26_pat_count_2 <= _source_stream_conv2d_12_source_26_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_26_source_pat_fsm_8 == 1) && ((_source_stream_conv2d_12_source_26_pat_count_0 == 0) && (_source_stream_conv2d_12_source_26_pat_count_1 == 0) && (_source_stream_conv2d_12_source_26_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_cur_offset_3 <= _source_stream_conv2d_12_source_26_pat_cur_offset_3 + _source_stream_conv2d_12_source_26_pat_stride_buf_3;
        _source_stream_conv2d_12_source_26_pat_count_3 <= _source_stream_conv2d_12_source_26_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_26_source_pat_fsm_8 == 1) && ((_source_stream_conv2d_12_source_26_pat_count_0 == 0) && (_source_stream_conv2d_12_source_26_pat_count_1 == 0) && (_source_stream_conv2d_12_source_26_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_26_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_26_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_26_pat_count_3 <= _source_stream_conv2d_12_source_26_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_26_source_pat_fsm_8 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_26_source_ram_renable <= 0;
        _stream_conv2d_12_source_26_idle <= 1;
      end 
      if((_stream_conv2d_12_source_26_source_pat_fsm_8 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_26_source_ram_renable <= 0;
        _stream_conv2d_12_source_26_idle <= 1;
      end 
      if(_set_flag_498) begin
        _stream_conv2d_12_source_27_source_mode <= 5'b10;
        _stream_conv2d_12_source_27_source_offset <= conv2d_12_stream_act_local_7 + conv2d_12_act_page_comp_offset_buf_2;
      end 
      if(_set_flag_498) begin
        _source_stream_conv2d_12_source_27_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_27_pat_stride_0 <= 1;
      end 
      if(_set_flag_498) begin
        _source_stream_conv2d_12_source_27_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_27_pat_stride_1 <= 0;
      end 
      if(_set_flag_498) begin
        _source_stream_conv2d_12_source_27_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_27_pat_stride_2 <= 0;
      end 
      if(_set_flag_498) begin
        _source_stream_conv2d_12_source_27_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_27_pat_stride_3 <= 0;
      end 
      if(_set_flag_498) begin
        _stream_conv2d_12_source_27_source_sel <= 10;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_27_source_offset_buf <= _stream_conv2d_12_source_27_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_count_0 <= _source_stream_conv2d_12_source_27_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_count_1 <= _source_stream_conv2d_12_source_27_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_count_2 <= _source_stream_conv2d_12_source_27_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_count_3 <= _source_stream_conv2d_12_source_27_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_size_buf_0 <= _source_stream_conv2d_12_source_27_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_size_buf_1 <= _source_stream_conv2d_12_source_27_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_size_buf_2 <= _source_stream_conv2d_12_source_27_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_size_buf_3 <= _source_stream_conv2d_12_source_27_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_stride_buf_0 <= _source_stream_conv2d_12_source_27_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_stride_buf_1 <= _source_stream_conv2d_12_source_27_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_stride_buf_2 <= _source_stream_conv2d_12_source_27_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_stride_buf_3 <= _source_stream_conv2d_12_source_27_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_385 <= _stream_conv2d_12_source_27_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_27_source_pat_fsm_9 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_27_idle <= 0;
        _stream_conv2d_12_source_27_source_ram_raddr <= _stream_conv2d_12_source_27_source_pat_all_offset;
        _stream_conv2d_12_source_27_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_27_source_pat_fsm_9 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_cur_offset_0 <= _source_stream_conv2d_12_source_27_pat_cur_offset_0 + _source_stream_conv2d_12_source_27_pat_stride_buf_0;
        _source_stream_conv2d_12_source_27_pat_count_0 <= _source_stream_conv2d_12_source_27_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_27_source_pat_fsm_9 == 1) && (_source_stream_conv2d_12_source_27_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_27_pat_count_0 <= _source_stream_conv2d_12_source_27_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_27_source_pat_fsm_9 == 1) && (_source_stream_conv2d_12_source_27_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_cur_offset_1 <= _source_stream_conv2d_12_source_27_pat_cur_offset_1 + _source_stream_conv2d_12_source_27_pat_stride_buf_1;
        _source_stream_conv2d_12_source_27_pat_count_1 <= _source_stream_conv2d_12_source_27_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_27_source_pat_fsm_9 == 1) && (_source_stream_conv2d_12_source_27_pat_count_0 == 0) && (_source_stream_conv2d_12_source_27_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_27_pat_count_1 <= _source_stream_conv2d_12_source_27_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_27_source_pat_fsm_9 == 1) && ((_source_stream_conv2d_12_source_27_pat_count_0 == 0) && (_source_stream_conv2d_12_source_27_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_cur_offset_2 <= _source_stream_conv2d_12_source_27_pat_cur_offset_2 + _source_stream_conv2d_12_source_27_pat_stride_buf_2;
        _source_stream_conv2d_12_source_27_pat_count_2 <= _source_stream_conv2d_12_source_27_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_27_source_pat_fsm_9 == 1) && ((_source_stream_conv2d_12_source_27_pat_count_0 == 0) && (_source_stream_conv2d_12_source_27_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_27_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_27_pat_count_2 <= _source_stream_conv2d_12_source_27_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_27_source_pat_fsm_9 == 1) && ((_source_stream_conv2d_12_source_27_pat_count_0 == 0) && (_source_stream_conv2d_12_source_27_pat_count_1 == 0) && (_source_stream_conv2d_12_source_27_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_cur_offset_3 <= _source_stream_conv2d_12_source_27_pat_cur_offset_3 + _source_stream_conv2d_12_source_27_pat_stride_buf_3;
        _source_stream_conv2d_12_source_27_pat_count_3 <= _source_stream_conv2d_12_source_27_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_27_source_pat_fsm_9 == 1) && ((_source_stream_conv2d_12_source_27_pat_count_0 == 0) && (_source_stream_conv2d_12_source_27_pat_count_1 == 0) && (_source_stream_conv2d_12_source_27_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_27_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_27_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_27_pat_count_3 <= _source_stream_conv2d_12_source_27_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_27_source_pat_fsm_9 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_27_source_ram_renable <= 0;
        _stream_conv2d_12_source_27_idle <= 1;
      end 
      if((_stream_conv2d_12_source_27_source_pat_fsm_9 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_27_source_ram_renable <= 0;
        _stream_conv2d_12_source_27_idle <= 1;
      end 
      if(_set_flag_507) begin
        _stream_conv2d_12_source_28_source_mode <= 5'b10;
        _stream_conv2d_12_source_28_source_offset <= conv2d_12_stream_act_local_8 + conv2d_12_act_page_comp_offset_buf_2;
      end 
      if(_set_flag_507) begin
        _source_stream_conv2d_12_source_28_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_28_pat_stride_0 <= 1;
      end 
      if(_set_flag_507) begin
        _source_stream_conv2d_12_source_28_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_28_pat_stride_1 <= 0;
      end 
      if(_set_flag_507) begin
        _source_stream_conv2d_12_source_28_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_28_pat_stride_2 <= 0;
      end 
      if(_set_flag_507) begin
        _source_stream_conv2d_12_source_28_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_28_pat_stride_3 <= 0;
      end 
      if(_set_flag_507) begin
        _stream_conv2d_12_source_28_source_sel <= 11;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_28_source_offset_buf <= _stream_conv2d_12_source_28_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_count_0 <= _source_stream_conv2d_12_source_28_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_count_1 <= _source_stream_conv2d_12_source_28_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_count_2 <= _source_stream_conv2d_12_source_28_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_count_3 <= _source_stream_conv2d_12_source_28_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_size_buf_0 <= _source_stream_conv2d_12_source_28_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_size_buf_1 <= _source_stream_conv2d_12_source_28_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_size_buf_2 <= _source_stream_conv2d_12_source_28_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_size_buf_3 <= _source_stream_conv2d_12_source_28_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_stride_buf_0 <= _source_stream_conv2d_12_source_28_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_stride_buf_1 <= _source_stream_conv2d_12_source_28_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_stride_buf_2 <= _source_stream_conv2d_12_source_28_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_stride_buf_3 <= _source_stream_conv2d_12_source_28_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_386 <= _stream_conv2d_12_source_28_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_28_source_pat_fsm_10 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_28_idle <= 0;
        _stream_conv2d_12_source_28_source_ram_raddr <= _stream_conv2d_12_source_28_source_pat_all_offset;
        _stream_conv2d_12_source_28_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_28_source_pat_fsm_10 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_cur_offset_0 <= _source_stream_conv2d_12_source_28_pat_cur_offset_0 + _source_stream_conv2d_12_source_28_pat_stride_buf_0;
        _source_stream_conv2d_12_source_28_pat_count_0 <= _source_stream_conv2d_12_source_28_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_28_source_pat_fsm_10 == 1) && (_source_stream_conv2d_12_source_28_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_28_pat_count_0 <= _source_stream_conv2d_12_source_28_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_28_source_pat_fsm_10 == 1) && (_source_stream_conv2d_12_source_28_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_cur_offset_1 <= _source_stream_conv2d_12_source_28_pat_cur_offset_1 + _source_stream_conv2d_12_source_28_pat_stride_buf_1;
        _source_stream_conv2d_12_source_28_pat_count_1 <= _source_stream_conv2d_12_source_28_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_28_source_pat_fsm_10 == 1) && (_source_stream_conv2d_12_source_28_pat_count_0 == 0) && (_source_stream_conv2d_12_source_28_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_28_pat_count_1 <= _source_stream_conv2d_12_source_28_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_28_source_pat_fsm_10 == 1) && ((_source_stream_conv2d_12_source_28_pat_count_0 == 0) && (_source_stream_conv2d_12_source_28_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_cur_offset_2 <= _source_stream_conv2d_12_source_28_pat_cur_offset_2 + _source_stream_conv2d_12_source_28_pat_stride_buf_2;
        _source_stream_conv2d_12_source_28_pat_count_2 <= _source_stream_conv2d_12_source_28_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_28_source_pat_fsm_10 == 1) && ((_source_stream_conv2d_12_source_28_pat_count_0 == 0) && (_source_stream_conv2d_12_source_28_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_28_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_28_pat_count_2 <= _source_stream_conv2d_12_source_28_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_28_source_pat_fsm_10 == 1) && ((_source_stream_conv2d_12_source_28_pat_count_0 == 0) && (_source_stream_conv2d_12_source_28_pat_count_1 == 0) && (_source_stream_conv2d_12_source_28_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_cur_offset_3 <= _source_stream_conv2d_12_source_28_pat_cur_offset_3 + _source_stream_conv2d_12_source_28_pat_stride_buf_3;
        _source_stream_conv2d_12_source_28_pat_count_3 <= _source_stream_conv2d_12_source_28_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_28_source_pat_fsm_10 == 1) && ((_source_stream_conv2d_12_source_28_pat_count_0 == 0) && (_source_stream_conv2d_12_source_28_pat_count_1 == 0) && (_source_stream_conv2d_12_source_28_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_28_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_28_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_28_pat_count_3 <= _source_stream_conv2d_12_source_28_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_28_source_pat_fsm_10 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_28_source_ram_renable <= 0;
        _stream_conv2d_12_source_28_idle <= 1;
      end 
      if((_stream_conv2d_12_source_28_source_pat_fsm_10 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_28_source_ram_renable <= 0;
        _stream_conv2d_12_source_28_idle <= 1;
      end 
      if(_set_flag_516) begin
        _stream_conv2d_12_source_29_source_mode <= 5'b10;
        _stream_conv2d_12_source_29_source_offset <= conv2d_12_filter_page_comp_offset_buf;
      end 
      if(_set_flag_516) begin
        _source_stream_conv2d_12_source_29_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_29_pat_stride_0 <= 1;
      end 
      if(_set_flag_516) begin
        _source_stream_conv2d_12_source_29_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_29_pat_stride_1 <= cparam_conv2d_12_stream_aligned_reduce_size;
      end 
      if(_set_flag_516) begin
        _source_stream_conv2d_12_source_29_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_29_pat_stride_2 <= 0;
      end 
      if(_set_flag_516) begin
        _source_stream_conv2d_12_source_29_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_29_pat_stride_3 <= 0;
      end 
      if(_set_flag_516) begin
        _stream_conv2d_12_source_29_source_sel <= 12;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_29_source_offset_buf <= _stream_conv2d_12_source_29_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_count_0 <= _source_stream_conv2d_12_source_29_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_count_1 <= _source_stream_conv2d_12_source_29_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_count_2 <= _source_stream_conv2d_12_source_29_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_count_3 <= _source_stream_conv2d_12_source_29_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_size_buf_0 <= _source_stream_conv2d_12_source_29_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_size_buf_1 <= _source_stream_conv2d_12_source_29_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_size_buf_2 <= _source_stream_conv2d_12_source_29_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_size_buf_3 <= _source_stream_conv2d_12_source_29_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_stride_buf_0 <= _source_stream_conv2d_12_source_29_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_stride_buf_1 <= _source_stream_conv2d_12_source_29_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_stride_buf_2 <= _source_stream_conv2d_12_source_29_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_stride_buf_3 <= _source_stream_conv2d_12_source_29_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_612 <= _stream_conv2d_12_source_29_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_29_source_pat_fsm_11 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_29_idle <= 0;
        _stream_conv2d_12_source_29_source_ram_raddr <= _stream_conv2d_12_source_29_source_pat_all_offset;
        _stream_conv2d_12_source_29_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_29_source_pat_fsm_11 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_cur_offset_0 <= _source_stream_conv2d_12_source_29_pat_cur_offset_0 + _source_stream_conv2d_12_source_29_pat_stride_buf_0;
        _source_stream_conv2d_12_source_29_pat_count_0 <= _source_stream_conv2d_12_source_29_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_29_source_pat_fsm_11 == 1) && (_source_stream_conv2d_12_source_29_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_29_pat_count_0 <= _source_stream_conv2d_12_source_29_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_29_source_pat_fsm_11 == 1) && (_source_stream_conv2d_12_source_29_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_cur_offset_1 <= _source_stream_conv2d_12_source_29_pat_cur_offset_1 + _source_stream_conv2d_12_source_29_pat_stride_buf_1;
        _source_stream_conv2d_12_source_29_pat_count_1 <= _source_stream_conv2d_12_source_29_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_29_source_pat_fsm_11 == 1) && (_source_stream_conv2d_12_source_29_pat_count_0 == 0) && (_source_stream_conv2d_12_source_29_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_29_pat_count_1 <= _source_stream_conv2d_12_source_29_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_29_source_pat_fsm_11 == 1) && ((_source_stream_conv2d_12_source_29_pat_count_0 == 0) && (_source_stream_conv2d_12_source_29_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_cur_offset_2 <= _source_stream_conv2d_12_source_29_pat_cur_offset_2 + _source_stream_conv2d_12_source_29_pat_stride_buf_2;
        _source_stream_conv2d_12_source_29_pat_count_2 <= _source_stream_conv2d_12_source_29_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_29_source_pat_fsm_11 == 1) && ((_source_stream_conv2d_12_source_29_pat_count_0 == 0) && (_source_stream_conv2d_12_source_29_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_29_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_29_pat_count_2 <= _source_stream_conv2d_12_source_29_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_29_source_pat_fsm_11 == 1) && ((_source_stream_conv2d_12_source_29_pat_count_0 == 0) && (_source_stream_conv2d_12_source_29_pat_count_1 == 0) && (_source_stream_conv2d_12_source_29_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_cur_offset_3 <= _source_stream_conv2d_12_source_29_pat_cur_offset_3 + _source_stream_conv2d_12_source_29_pat_stride_buf_3;
        _source_stream_conv2d_12_source_29_pat_count_3 <= _source_stream_conv2d_12_source_29_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_29_source_pat_fsm_11 == 1) && ((_source_stream_conv2d_12_source_29_pat_count_0 == 0) && (_source_stream_conv2d_12_source_29_pat_count_1 == 0) && (_source_stream_conv2d_12_source_29_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_29_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_29_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_29_pat_count_3 <= _source_stream_conv2d_12_source_29_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_29_source_pat_fsm_11 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_29_source_ram_renable <= 0;
        _stream_conv2d_12_source_29_idle <= 1;
      end 
      if((_stream_conv2d_12_source_29_source_pat_fsm_11 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_29_source_ram_renable <= 0;
        _stream_conv2d_12_source_29_idle <= 1;
      end 
      if(_set_flag_525) begin
        _stream_conv2d_12_source_30_source_mode <= 5'b10;
        _stream_conv2d_12_source_30_source_offset <= conv2d_12_filter_page_comp_offset_buf;
      end 
      if(_set_flag_525) begin
        _source_stream_conv2d_12_source_30_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_30_pat_stride_0 <= 1;
      end 
      if(_set_flag_525) begin
        _source_stream_conv2d_12_source_30_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_30_pat_stride_1 <= cparam_conv2d_12_stream_aligned_reduce_size;
      end 
      if(_set_flag_525) begin
        _source_stream_conv2d_12_source_30_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_30_pat_stride_2 <= 0;
      end 
      if(_set_flag_525) begin
        _source_stream_conv2d_12_source_30_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_30_pat_stride_3 <= 0;
      end 
      if(_set_flag_525) begin
        _stream_conv2d_12_source_30_source_sel <= 13;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_30_source_offset_buf <= _stream_conv2d_12_source_30_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_count_0 <= _source_stream_conv2d_12_source_30_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_count_1 <= _source_stream_conv2d_12_source_30_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_count_2 <= _source_stream_conv2d_12_source_30_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_count_3 <= _source_stream_conv2d_12_source_30_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_size_buf_0 <= _source_stream_conv2d_12_source_30_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_size_buf_1 <= _source_stream_conv2d_12_source_30_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_size_buf_2 <= _source_stream_conv2d_12_source_30_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_size_buf_3 <= _source_stream_conv2d_12_source_30_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_stride_buf_0 <= _source_stream_conv2d_12_source_30_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_stride_buf_1 <= _source_stream_conv2d_12_source_30_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_stride_buf_2 <= _source_stream_conv2d_12_source_30_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_stride_buf_3 <= _source_stream_conv2d_12_source_30_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_613 <= _stream_conv2d_12_source_30_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_30_source_pat_fsm_12 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_30_idle <= 0;
        _stream_conv2d_12_source_30_source_ram_raddr <= _stream_conv2d_12_source_30_source_pat_all_offset;
        _stream_conv2d_12_source_30_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_30_source_pat_fsm_12 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_cur_offset_0 <= _source_stream_conv2d_12_source_30_pat_cur_offset_0 + _source_stream_conv2d_12_source_30_pat_stride_buf_0;
        _source_stream_conv2d_12_source_30_pat_count_0 <= _source_stream_conv2d_12_source_30_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_30_source_pat_fsm_12 == 1) && (_source_stream_conv2d_12_source_30_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_30_pat_count_0 <= _source_stream_conv2d_12_source_30_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_30_source_pat_fsm_12 == 1) && (_source_stream_conv2d_12_source_30_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_cur_offset_1 <= _source_stream_conv2d_12_source_30_pat_cur_offset_1 + _source_stream_conv2d_12_source_30_pat_stride_buf_1;
        _source_stream_conv2d_12_source_30_pat_count_1 <= _source_stream_conv2d_12_source_30_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_30_source_pat_fsm_12 == 1) && (_source_stream_conv2d_12_source_30_pat_count_0 == 0) && (_source_stream_conv2d_12_source_30_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_30_pat_count_1 <= _source_stream_conv2d_12_source_30_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_30_source_pat_fsm_12 == 1) && ((_source_stream_conv2d_12_source_30_pat_count_0 == 0) && (_source_stream_conv2d_12_source_30_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_cur_offset_2 <= _source_stream_conv2d_12_source_30_pat_cur_offset_2 + _source_stream_conv2d_12_source_30_pat_stride_buf_2;
        _source_stream_conv2d_12_source_30_pat_count_2 <= _source_stream_conv2d_12_source_30_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_30_source_pat_fsm_12 == 1) && ((_source_stream_conv2d_12_source_30_pat_count_0 == 0) && (_source_stream_conv2d_12_source_30_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_30_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_30_pat_count_2 <= _source_stream_conv2d_12_source_30_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_30_source_pat_fsm_12 == 1) && ((_source_stream_conv2d_12_source_30_pat_count_0 == 0) && (_source_stream_conv2d_12_source_30_pat_count_1 == 0) && (_source_stream_conv2d_12_source_30_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_cur_offset_3 <= _source_stream_conv2d_12_source_30_pat_cur_offset_3 + _source_stream_conv2d_12_source_30_pat_stride_buf_3;
        _source_stream_conv2d_12_source_30_pat_count_3 <= _source_stream_conv2d_12_source_30_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_30_source_pat_fsm_12 == 1) && ((_source_stream_conv2d_12_source_30_pat_count_0 == 0) && (_source_stream_conv2d_12_source_30_pat_count_1 == 0) && (_source_stream_conv2d_12_source_30_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_30_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_30_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_30_pat_count_3 <= _source_stream_conv2d_12_source_30_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_30_source_pat_fsm_12 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_30_source_ram_renable <= 0;
        _stream_conv2d_12_source_30_idle <= 1;
      end 
      if((_stream_conv2d_12_source_30_source_pat_fsm_12 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_30_source_ram_renable <= 0;
        _stream_conv2d_12_source_30_idle <= 1;
      end 
      if(_set_flag_534) begin
        _stream_conv2d_12_source_31_source_mode <= 5'b10;
        _stream_conv2d_12_source_31_source_offset <= conv2d_12_filter_page_comp_offset_buf;
      end 
      if(_set_flag_534) begin
        _source_stream_conv2d_12_source_31_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_31_pat_stride_0 <= 1;
      end 
      if(_set_flag_534) begin
        _source_stream_conv2d_12_source_31_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_31_pat_stride_1 <= cparam_conv2d_12_stream_aligned_reduce_size;
      end 
      if(_set_flag_534) begin
        _source_stream_conv2d_12_source_31_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_31_pat_stride_2 <= 0;
      end 
      if(_set_flag_534) begin
        _source_stream_conv2d_12_source_31_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_31_pat_stride_3 <= 0;
      end 
      if(_set_flag_534) begin
        _stream_conv2d_12_source_31_source_sel <= 14;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_31_source_offset_buf <= _stream_conv2d_12_source_31_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_count_0 <= _source_stream_conv2d_12_source_31_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_count_1 <= _source_stream_conv2d_12_source_31_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_count_2 <= _source_stream_conv2d_12_source_31_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_count_3 <= _source_stream_conv2d_12_source_31_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_size_buf_0 <= _source_stream_conv2d_12_source_31_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_size_buf_1 <= _source_stream_conv2d_12_source_31_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_size_buf_2 <= _source_stream_conv2d_12_source_31_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_size_buf_3 <= _source_stream_conv2d_12_source_31_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_stride_buf_0 <= _source_stream_conv2d_12_source_31_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_stride_buf_1 <= _source_stream_conv2d_12_source_31_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_stride_buf_2 <= _source_stream_conv2d_12_source_31_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_stride_buf_3 <= _source_stream_conv2d_12_source_31_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_614 <= _stream_conv2d_12_source_31_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_31_source_pat_fsm_13 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_31_idle <= 0;
        _stream_conv2d_12_source_31_source_ram_raddr <= _stream_conv2d_12_source_31_source_pat_all_offset;
        _stream_conv2d_12_source_31_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_31_source_pat_fsm_13 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_cur_offset_0 <= _source_stream_conv2d_12_source_31_pat_cur_offset_0 + _source_stream_conv2d_12_source_31_pat_stride_buf_0;
        _source_stream_conv2d_12_source_31_pat_count_0 <= _source_stream_conv2d_12_source_31_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_31_source_pat_fsm_13 == 1) && (_source_stream_conv2d_12_source_31_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_31_pat_count_0 <= _source_stream_conv2d_12_source_31_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_31_source_pat_fsm_13 == 1) && (_source_stream_conv2d_12_source_31_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_cur_offset_1 <= _source_stream_conv2d_12_source_31_pat_cur_offset_1 + _source_stream_conv2d_12_source_31_pat_stride_buf_1;
        _source_stream_conv2d_12_source_31_pat_count_1 <= _source_stream_conv2d_12_source_31_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_31_source_pat_fsm_13 == 1) && (_source_stream_conv2d_12_source_31_pat_count_0 == 0) && (_source_stream_conv2d_12_source_31_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_31_pat_count_1 <= _source_stream_conv2d_12_source_31_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_31_source_pat_fsm_13 == 1) && ((_source_stream_conv2d_12_source_31_pat_count_0 == 0) && (_source_stream_conv2d_12_source_31_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_cur_offset_2 <= _source_stream_conv2d_12_source_31_pat_cur_offset_2 + _source_stream_conv2d_12_source_31_pat_stride_buf_2;
        _source_stream_conv2d_12_source_31_pat_count_2 <= _source_stream_conv2d_12_source_31_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_31_source_pat_fsm_13 == 1) && ((_source_stream_conv2d_12_source_31_pat_count_0 == 0) && (_source_stream_conv2d_12_source_31_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_31_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_31_pat_count_2 <= _source_stream_conv2d_12_source_31_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_31_source_pat_fsm_13 == 1) && ((_source_stream_conv2d_12_source_31_pat_count_0 == 0) && (_source_stream_conv2d_12_source_31_pat_count_1 == 0) && (_source_stream_conv2d_12_source_31_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_cur_offset_3 <= _source_stream_conv2d_12_source_31_pat_cur_offset_3 + _source_stream_conv2d_12_source_31_pat_stride_buf_3;
        _source_stream_conv2d_12_source_31_pat_count_3 <= _source_stream_conv2d_12_source_31_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_31_source_pat_fsm_13 == 1) && ((_source_stream_conv2d_12_source_31_pat_count_0 == 0) && (_source_stream_conv2d_12_source_31_pat_count_1 == 0) && (_source_stream_conv2d_12_source_31_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_31_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_31_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_31_pat_count_3 <= _source_stream_conv2d_12_source_31_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_31_source_pat_fsm_13 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_31_source_ram_renable <= 0;
        _stream_conv2d_12_source_31_idle <= 1;
      end 
      if((_stream_conv2d_12_source_31_source_pat_fsm_13 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_31_source_ram_renable <= 0;
        _stream_conv2d_12_source_31_idle <= 1;
      end 
      if(_set_flag_543) begin
        _stream_conv2d_12_source_32_source_mode <= 5'b10;
        _stream_conv2d_12_source_32_source_offset <= conv2d_12_filter_page_comp_offset_buf;
      end 
      if(_set_flag_543) begin
        _source_stream_conv2d_12_source_32_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_32_pat_stride_0 <= 1;
      end 
      if(_set_flag_543) begin
        _source_stream_conv2d_12_source_32_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_32_pat_stride_1 <= cparam_conv2d_12_stream_aligned_reduce_size;
      end 
      if(_set_flag_543) begin
        _source_stream_conv2d_12_source_32_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_32_pat_stride_2 <= 0;
      end 
      if(_set_flag_543) begin
        _source_stream_conv2d_12_source_32_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_32_pat_stride_3 <= 0;
      end 
      if(_set_flag_543) begin
        _stream_conv2d_12_source_32_source_sel <= 15;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_32_source_offset_buf <= _stream_conv2d_12_source_32_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_count_0 <= _source_stream_conv2d_12_source_32_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_count_1 <= _source_stream_conv2d_12_source_32_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_count_2 <= _source_stream_conv2d_12_source_32_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_count_3 <= _source_stream_conv2d_12_source_32_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_size_buf_0 <= _source_stream_conv2d_12_source_32_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_size_buf_1 <= _source_stream_conv2d_12_source_32_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_size_buf_2 <= _source_stream_conv2d_12_source_32_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_size_buf_3 <= _source_stream_conv2d_12_source_32_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_stride_buf_0 <= _source_stream_conv2d_12_source_32_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_stride_buf_1 <= _source_stream_conv2d_12_source_32_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_stride_buf_2 <= _source_stream_conv2d_12_source_32_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_stride_buf_3 <= _source_stream_conv2d_12_source_32_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_615 <= _stream_conv2d_12_source_32_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_32_source_pat_fsm_14 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_32_idle <= 0;
        _stream_conv2d_12_source_32_source_ram_raddr <= _stream_conv2d_12_source_32_source_pat_all_offset;
        _stream_conv2d_12_source_32_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_32_source_pat_fsm_14 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_cur_offset_0 <= _source_stream_conv2d_12_source_32_pat_cur_offset_0 + _source_stream_conv2d_12_source_32_pat_stride_buf_0;
        _source_stream_conv2d_12_source_32_pat_count_0 <= _source_stream_conv2d_12_source_32_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_32_source_pat_fsm_14 == 1) && (_source_stream_conv2d_12_source_32_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_32_pat_count_0 <= _source_stream_conv2d_12_source_32_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_32_source_pat_fsm_14 == 1) && (_source_stream_conv2d_12_source_32_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_cur_offset_1 <= _source_stream_conv2d_12_source_32_pat_cur_offset_1 + _source_stream_conv2d_12_source_32_pat_stride_buf_1;
        _source_stream_conv2d_12_source_32_pat_count_1 <= _source_stream_conv2d_12_source_32_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_32_source_pat_fsm_14 == 1) && (_source_stream_conv2d_12_source_32_pat_count_0 == 0) && (_source_stream_conv2d_12_source_32_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_32_pat_count_1 <= _source_stream_conv2d_12_source_32_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_32_source_pat_fsm_14 == 1) && ((_source_stream_conv2d_12_source_32_pat_count_0 == 0) && (_source_stream_conv2d_12_source_32_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_cur_offset_2 <= _source_stream_conv2d_12_source_32_pat_cur_offset_2 + _source_stream_conv2d_12_source_32_pat_stride_buf_2;
        _source_stream_conv2d_12_source_32_pat_count_2 <= _source_stream_conv2d_12_source_32_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_32_source_pat_fsm_14 == 1) && ((_source_stream_conv2d_12_source_32_pat_count_0 == 0) && (_source_stream_conv2d_12_source_32_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_32_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_32_pat_count_2 <= _source_stream_conv2d_12_source_32_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_32_source_pat_fsm_14 == 1) && ((_source_stream_conv2d_12_source_32_pat_count_0 == 0) && (_source_stream_conv2d_12_source_32_pat_count_1 == 0) && (_source_stream_conv2d_12_source_32_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_cur_offset_3 <= _source_stream_conv2d_12_source_32_pat_cur_offset_3 + _source_stream_conv2d_12_source_32_pat_stride_buf_3;
        _source_stream_conv2d_12_source_32_pat_count_3 <= _source_stream_conv2d_12_source_32_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_32_source_pat_fsm_14 == 1) && ((_source_stream_conv2d_12_source_32_pat_count_0 == 0) && (_source_stream_conv2d_12_source_32_pat_count_1 == 0) && (_source_stream_conv2d_12_source_32_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_32_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_32_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_32_pat_count_3 <= _source_stream_conv2d_12_source_32_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_32_source_pat_fsm_14 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_32_source_ram_renable <= 0;
        _stream_conv2d_12_source_32_idle <= 1;
      end 
      if((_stream_conv2d_12_source_32_source_pat_fsm_14 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_32_source_ram_renable <= 0;
        _stream_conv2d_12_source_32_idle <= 1;
      end 
      if(_set_flag_552) begin
        _stream_conv2d_12_source_33_source_mode <= 5'b10;
        _stream_conv2d_12_source_33_source_offset <= conv2d_12_filter_page_comp_offset_buf;
      end 
      if(_set_flag_552) begin
        _source_stream_conv2d_12_source_33_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_33_pat_stride_0 <= 1;
      end 
      if(_set_flag_552) begin
        _source_stream_conv2d_12_source_33_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_33_pat_stride_1 <= cparam_conv2d_12_stream_aligned_reduce_size;
      end 
      if(_set_flag_552) begin
        _source_stream_conv2d_12_source_33_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_33_pat_stride_2 <= 0;
      end 
      if(_set_flag_552) begin
        _source_stream_conv2d_12_source_33_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_33_pat_stride_3 <= 0;
      end 
      if(_set_flag_552) begin
        _stream_conv2d_12_source_33_source_sel <= 16;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_33_source_offset_buf <= _stream_conv2d_12_source_33_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_count_0 <= _source_stream_conv2d_12_source_33_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_count_1 <= _source_stream_conv2d_12_source_33_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_count_2 <= _source_stream_conv2d_12_source_33_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_count_3 <= _source_stream_conv2d_12_source_33_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_size_buf_0 <= _source_stream_conv2d_12_source_33_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_size_buf_1 <= _source_stream_conv2d_12_source_33_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_size_buf_2 <= _source_stream_conv2d_12_source_33_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_size_buf_3 <= _source_stream_conv2d_12_source_33_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_stride_buf_0 <= _source_stream_conv2d_12_source_33_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_stride_buf_1 <= _source_stream_conv2d_12_source_33_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_stride_buf_2 <= _source_stream_conv2d_12_source_33_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_stride_buf_3 <= _source_stream_conv2d_12_source_33_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_616 <= _stream_conv2d_12_source_33_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_33_source_pat_fsm_15 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_33_idle <= 0;
        _stream_conv2d_12_source_33_source_ram_raddr <= _stream_conv2d_12_source_33_source_pat_all_offset;
        _stream_conv2d_12_source_33_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_33_source_pat_fsm_15 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_cur_offset_0 <= _source_stream_conv2d_12_source_33_pat_cur_offset_0 + _source_stream_conv2d_12_source_33_pat_stride_buf_0;
        _source_stream_conv2d_12_source_33_pat_count_0 <= _source_stream_conv2d_12_source_33_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_33_source_pat_fsm_15 == 1) && (_source_stream_conv2d_12_source_33_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_33_pat_count_0 <= _source_stream_conv2d_12_source_33_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_33_source_pat_fsm_15 == 1) && (_source_stream_conv2d_12_source_33_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_cur_offset_1 <= _source_stream_conv2d_12_source_33_pat_cur_offset_1 + _source_stream_conv2d_12_source_33_pat_stride_buf_1;
        _source_stream_conv2d_12_source_33_pat_count_1 <= _source_stream_conv2d_12_source_33_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_33_source_pat_fsm_15 == 1) && (_source_stream_conv2d_12_source_33_pat_count_0 == 0) && (_source_stream_conv2d_12_source_33_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_33_pat_count_1 <= _source_stream_conv2d_12_source_33_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_33_source_pat_fsm_15 == 1) && ((_source_stream_conv2d_12_source_33_pat_count_0 == 0) && (_source_stream_conv2d_12_source_33_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_cur_offset_2 <= _source_stream_conv2d_12_source_33_pat_cur_offset_2 + _source_stream_conv2d_12_source_33_pat_stride_buf_2;
        _source_stream_conv2d_12_source_33_pat_count_2 <= _source_stream_conv2d_12_source_33_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_33_source_pat_fsm_15 == 1) && ((_source_stream_conv2d_12_source_33_pat_count_0 == 0) && (_source_stream_conv2d_12_source_33_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_33_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_33_pat_count_2 <= _source_stream_conv2d_12_source_33_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_33_source_pat_fsm_15 == 1) && ((_source_stream_conv2d_12_source_33_pat_count_0 == 0) && (_source_stream_conv2d_12_source_33_pat_count_1 == 0) && (_source_stream_conv2d_12_source_33_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_cur_offset_3 <= _source_stream_conv2d_12_source_33_pat_cur_offset_3 + _source_stream_conv2d_12_source_33_pat_stride_buf_3;
        _source_stream_conv2d_12_source_33_pat_count_3 <= _source_stream_conv2d_12_source_33_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_33_source_pat_fsm_15 == 1) && ((_source_stream_conv2d_12_source_33_pat_count_0 == 0) && (_source_stream_conv2d_12_source_33_pat_count_1 == 0) && (_source_stream_conv2d_12_source_33_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_33_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_33_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_33_pat_count_3 <= _source_stream_conv2d_12_source_33_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_33_source_pat_fsm_15 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_33_source_ram_renable <= 0;
        _stream_conv2d_12_source_33_idle <= 1;
      end 
      if((_stream_conv2d_12_source_33_source_pat_fsm_15 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_33_source_ram_renable <= 0;
        _stream_conv2d_12_source_33_idle <= 1;
      end 
      if(_set_flag_561) begin
        _stream_conv2d_12_source_34_source_mode <= 5'b10;
        _stream_conv2d_12_source_34_source_offset <= conv2d_12_filter_page_comp_offset_buf;
      end 
      if(_set_flag_561) begin
        _source_stream_conv2d_12_source_34_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_34_pat_stride_0 <= 1;
      end 
      if(_set_flag_561) begin
        _source_stream_conv2d_12_source_34_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_34_pat_stride_1 <= cparam_conv2d_12_stream_aligned_reduce_size;
      end 
      if(_set_flag_561) begin
        _source_stream_conv2d_12_source_34_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_34_pat_stride_2 <= 0;
      end 
      if(_set_flag_561) begin
        _source_stream_conv2d_12_source_34_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_34_pat_stride_3 <= 0;
      end 
      if(_set_flag_561) begin
        _stream_conv2d_12_source_34_source_sel <= 17;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_34_source_offset_buf <= _stream_conv2d_12_source_34_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_count_0 <= _source_stream_conv2d_12_source_34_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_count_1 <= _source_stream_conv2d_12_source_34_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_count_2 <= _source_stream_conv2d_12_source_34_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_count_3 <= _source_stream_conv2d_12_source_34_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_size_buf_0 <= _source_stream_conv2d_12_source_34_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_size_buf_1 <= _source_stream_conv2d_12_source_34_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_size_buf_2 <= _source_stream_conv2d_12_source_34_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_size_buf_3 <= _source_stream_conv2d_12_source_34_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_stride_buf_0 <= _source_stream_conv2d_12_source_34_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_stride_buf_1 <= _source_stream_conv2d_12_source_34_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_stride_buf_2 <= _source_stream_conv2d_12_source_34_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_stride_buf_3 <= _source_stream_conv2d_12_source_34_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_617 <= _stream_conv2d_12_source_34_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_34_source_pat_fsm_16 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_34_idle <= 0;
        _stream_conv2d_12_source_34_source_ram_raddr <= _stream_conv2d_12_source_34_source_pat_all_offset;
        _stream_conv2d_12_source_34_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_34_source_pat_fsm_16 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_cur_offset_0 <= _source_stream_conv2d_12_source_34_pat_cur_offset_0 + _source_stream_conv2d_12_source_34_pat_stride_buf_0;
        _source_stream_conv2d_12_source_34_pat_count_0 <= _source_stream_conv2d_12_source_34_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_34_source_pat_fsm_16 == 1) && (_source_stream_conv2d_12_source_34_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_34_pat_count_0 <= _source_stream_conv2d_12_source_34_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_34_source_pat_fsm_16 == 1) && (_source_stream_conv2d_12_source_34_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_cur_offset_1 <= _source_stream_conv2d_12_source_34_pat_cur_offset_1 + _source_stream_conv2d_12_source_34_pat_stride_buf_1;
        _source_stream_conv2d_12_source_34_pat_count_1 <= _source_stream_conv2d_12_source_34_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_34_source_pat_fsm_16 == 1) && (_source_stream_conv2d_12_source_34_pat_count_0 == 0) && (_source_stream_conv2d_12_source_34_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_34_pat_count_1 <= _source_stream_conv2d_12_source_34_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_34_source_pat_fsm_16 == 1) && ((_source_stream_conv2d_12_source_34_pat_count_0 == 0) && (_source_stream_conv2d_12_source_34_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_cur_offset_2 <= _source_stream_conv2d_12_source_34_pat_cur_offset_2 + _source_stream_conv2d_12_source_34_pat_stride_buf_2;
        _source_stream_conv2d_12_source_34_pat_count_2 <= _source_stream_conv2d_12_source_34_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_34_source_pat_fsm_16 == 1) && ((_source_stream_conv2d_12_source_34_pat_count_0 == 0) && (_source_stream_conv2d_12_source_34_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_34_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_34_pat_count_2 <= _source_stream_conv2d_12_source_34_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_34_source_pat_fsm_16 == 1) && ((_source_stream_conv2d_12_source_34_pat_count_0 == 0) && (_source_stream_conv2d_12_source_34_pat_count_1 == 0) && (_source_stream_conv2d_12_source_34_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_cur_offset_3 <= _source_stream_conv2d_12_source_34_pat_cur_offset_3 + _source_stream_conv2d_12_source_34_pat_stride_buf_3;
        _source_stream_conv2d_12_source_34_pat_count_3 <= _source_stream_conv2d_12_source_34_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_34_source_pat_fsm_16 == 1) && ((_source_stream_conv2d_12_source_34_pat_count_0 == 0) && (_source_stream_conv2d_12_source_34_pat_count_1 == 0) && (_source_stream_conv2d_12_source_34_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_34_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_34_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_34_pat_count_3 <= _source_stream_conv2d_12_source_34_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_34_source_pat_fsm_16 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_34_source_ram_renable <= 0;
        _stream_conv2d_12_source_34_idle <= 1;
      end 
      if((_stream_conv2d_12_source_34_source_pat_fsm_16 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_34_source_ram_renable <= 0;
        _stream_conv2d_12_source_34_idle <= 1;
      end 
      if(_set_flag_570) begin
        _stream_conv2d_12_source_35_source_mode <= 5'b10;
        _stream_conv2d_12_source_35_source_offset <= conv2d_12_filter_page_comp_offset_buf;
      end 
      if(_set_flag_570) begin
        _source_stream_conv2d_12_source_35_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_35_pat_stride_0 <= 1;
      end 
      if(_set_flag_570) begin
        _source_stream_conv2d_12_source_35_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_35_pat_stride_1 <= cparam_conv2d_12_stream_aligned_reduce_size;
      end 
      if(_set_flag_570) begin
        _source_stream_conv2d_12_source_35_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_35_pat_stride_2 <= 0;
      end 
      if(_set_flag_570) begin
        _source_stream_conv2d_12_source_35_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_35_pat_stride_3 <= 0;
      end 
      if(_set_flag_570) begin
        _stream_conv2d_12_source_35_source_sel <= 18;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_35_source_offset_buf <= _stream_conv2d_12_source_35_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_count_0 <= _source_stream_conv2d_12_source_35_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_count_1 <= _source_stream_conv2d_12_source_35_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_count_2 <= _source_stream_conv2d_12_source_35_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_count_3 <= _source_stream_conv2d_12_source_35_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_size_buf_0 <= _source_stream_conv2d_12_source_35_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_size_buf_1 <= _source_stream_conv2d_12_source_35_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_size_buf_2 <= _source_stream_conv2d_12_source_35_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_size_buf_3 <= _source_stream_conv2d_12_source_35_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_stride_buf_0 <= _source_stream_conv2d_12_source_35_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_stride_buf_1 <= _source_stream_conv2d_12_source_35_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_stride_buf_2 <= _source_stream_conv2d_12_source_35_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_stride_buf_3 <= _source_stream_conv2d_12_source_35_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_618 <= _stream_conv2d_12_source_35_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_35_source_pat_fsm_17 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_35_idle <= 0;
        _stream_conv2d_12_source_35_source_ram_raddr <= _stream_conv2d_12_source_35_source_pat_all_offset;
        _stream_conv2d_12_source_35_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_35_source_pat_fsm_17 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_cur_offset_0 <= _source_stream_conv2d_12_source_35_pat_cur_offset_0 + _source_stream_conv2d_12_source_35_pat_stride_buf_0;
        _source_stream_conv2d_12_source_35_pat_count_0 <= _source_stream_conv2d_12_source_35_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_35_source_pat_fsm_17 == 1) && (_source_stream_conv2d_12_source_35_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_35_pat_count_0 <= _source_stream_conv2d_12_source_35_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_35_source_pat_fsm_17 == 1) && (_source_stream_conv2d_12_source_35_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_cur_offset_1 <= _source_stream_conv2d_12_source_35_pat_cur_offset_1 + _source_stream_conv2d_12_source_35_pat_stride_buf_1;
        _source_stream_conv2d_12_source_35_pat_count_1 <= _source_stream_conv2d_12_source_35_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_35_source_pat_fsm_17 == 1) && (_source_stream_conv2d_12_source_35_pat_count_0 == 0) && (_source_stream_conv2d_12_source_35_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_35_pat_count_1 <= _source_stream_conv2d_12_source_35_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_35_source_pat_fsm_17 == 1) && ((_source_stream_conv2d_12_source_35_pat_count_0 == 0) && (_source_stream_conv2d_12_source_35_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_cur_offset_2 <= _source_stream_conv2d_12_source_35_pat_cur_offset_2 + _source_stream_conv2d_12_source_35_pat_stride_buf_2;
        _source_stream_conv2d_12_source_35_pat_count_2 <= _source_stream_conv2d_12_source_35_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_35_source_pat_fsm_17 == 1) && ((_source_stream_conv2d_12_source_35_pat_count_0 == 0) && (_source_stream_conv2d_12_source_35_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_35_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_35_pat_count_2 <= _source_stream_conv2d_12_source_35_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_35_source_pat_fsm_17 == 1) && ((_source_stream_conv2d_12_source_35_pat_count_0 == 0) && (_source_stream_conv2d_12_source_35_pat_count_1 == 0) && (_source_stream_conv2d_12_source_35_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_cur_offset_3 <= _source_stream_conv2d_12_source_35_pat_cur_offset_3 + _source_stream_conv2d_12_source_35_pat_stride_buf_3;
        _source_stream_conv2d_12_source_35_pat_count_3 <= _source_stream_conv2d_12_source_35_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_35_source_pat_fsm_17 == 1) && ((_source_stream_conv2d_12_source_35_pat_count_0 == 0) && (_source_stream_conv2d_12_source_35_pat_count_1 == 0) && (_source_stream_conv2d_12_source_35_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_35_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_35_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_35_pat_count_3 <= _source_stream_conv2d_12_source_35_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_35_source_pat_fsm_17 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_35_source_ram_renable <= 0;
        _stream_conv2d_12_source_35_idle <= 1;
      end 
      if((_stream_conv2d_12_source_35_source_pat_fsm_17 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_35_source_ram_renable <= 0;
        _stream_conv2d_12_source_35_idle <= 1;
      end 
      if(_set_flag_579) begin
        _stream_conv2d_12_source_36_source_mode <= 5'b10;
        _stream_conv2d_12_source_36_source_offset <= conv2d_12_filter_page_comp_offset_buf;
      end 
      if(_set_flag_579) begin
        _source_stream_conv2d_12_source_36_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_36_pat_stride_0 <= 1;
      end 
      if(_set_flag_579) begin
        _source_stream_conv2d_12_source_36_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_36_pat_stride_1 <= cparam_conv2d_12_stream_aligned_reduce_size;
      end 
      if(_set_flag_579) begin
        _source_stream_conv2d_12_source_36_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_36_pat_stride_2 <= 0;
      end 
      if(_set_flag_579) begin
        _source_stream_conv2d_12_source_36_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_36_pat_stride_3 <= 0;
      end 
      if(_set_flag_579) begin
        _stream_conv2d_12_source_36_source_sel <= 19;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_36_source_offset_buf <= _stream_conv2d_12_source_36_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_count_0 <= _source_stream_conv2d_12_source_36_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_count_1 <= _source_stream_conv2d_12_source_36_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_count_2 <= _source_stream_conv2d_12_source_36_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_count_3 <= _source_stream_conv2d_12_source_36_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_size_buf_0 <= _source_stream_conv2d_12_source_36_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_size_buf_1 <= _source_stream_conv2d_12_source_36_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_size_buf_2 <= _source_stream_conv2d_12_source_36_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_size_buf_3 <= _source_stream_conv2d_12_source_36_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_stride_buf_0 <= _source_stream_conv2d_12_source_36_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_stride_buf_1 <= _source_stream_conv2d_12_source_36_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_stride_buf_2 <= _source_stream_conv2d_12_source_36_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_stride_buf_3 <= _source_stream_conv2d_12_source_36_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_619 <= _stream_conv2d_12_source_36_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_36_source_pat_fsm_18 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_36_idle <= 0;
        _stream_conv2d_12_source_36_source_ram_raddr <= _stream_conv2d_12_source_36_source_pat_all_offset;
        _stream_conv2d_12_source_36_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_36_source_pat_fsm_18 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_cur_offset_0 <= _source_stream_conv2d_12_source_36_pat_cur_offset_0 + _source_stream_conv2d_12_source_36_pat_stride_buf_0;
        _source_stream_conv2d_12_source_36_pat_count_0 <= _source_stream_conv2d_12_source_36_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_36_source_pat_fsm_18 == 1) && (_source_stream_conv2d_12_source_36_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_36_pat_count_0 <= _source_stream_conv2d_12_source_36_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_36_source_pat_fsm_18 == 1) && (_source_stream_conv2d_12_source_36_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_cur_offset_1 <= _source_stream_conv2d_12_source_36_pat_cur_offset_1 + _source_stream_conv2d_12_source_36_pat_stride_buf_1;
        _source_stream_conv2d_12_source_36_pat_count_1 <= _source_stream_conv2d_12_source_36_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_36_source_pat_fsm_18 == 1) && (_source_stream_conv2d_12_source_36_pat_count_0 == 0) && (_source_stream_conv2d_12_source_36_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_36_pat_count_1 <= _source_stream_conv2d_12_source_36_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_36_source_pat_fsm_18 == 1) && ((_source_stream_conv2d_12_source_36_pat_count_0 == 0) && (_source_stream_conv2d_12_source_36_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_cur_offset_2 <= _source_stream_conv2d_12_source_36_pat_cur_offset_2 + _source_stream_conv2d_12_source_36_pat_stride_buf_2;
        _source_stream_conv2d_12_source_36_pat_count_2 <= _source_stream_conv2d_12_source_36_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_36_source_pat_fsm_18 == 1) && ((_source_stream_conv2d_12_source_36_pat_count_0 == 0) && (_source_stream_conv2d_12_source_36_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_36_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_36_pat_count_2 <= _source_stream_conv2d_12_source_36_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_36_source_pat_fsm_18 == 1) && ((_source_stream_conv2d_12_source_36_pat_count_0 == 0) && (_source_stream_conv2d_12_source_36_pat_count_1 == 0) && (_source_stream_conv2d_12_source_36_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_cur_offset_3 <= _source_stream_conv2d_12_source_36_pat_cur_offset_3 + _source_stream_conv2d_12_source_36_pat_stride_buf_3;
        _source_stream_conv2d_12_source_36_pat_count_3 <= _source_stream_conv2d_12_source_36_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_36_source_pat_fsm_18 == 1) && ((_source_stream_conv2d_12_source_36_pat_count_0 == 0) && (_source_stream_conv2d_12_source_36_pat_count_1 == 0) && (_source_stream_conv2d_12_source_36_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_36_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_36_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_36_pat_count_3 <= _source_stream_conv2d_12_source_36_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_36_source_pat_fsm_18 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_36_source_ram_renable <= 0;
        _stream_conv2d_12_source_36_idle <= 1;
      end 
      if((_stream_conv2d_12_source_36_source_pat_fsm_18 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_36_source_ram_renable <= 0;
        _stream_conv2d_12_source_36_idle <= 1;
      end 
      if(_set_flag_588) begin
        _stream_conv2d_12_source_37_source_mode <= 5'b10;
        _stream_conv2d_12_source_37_source_offset <= conv2d_12_filter_page_comp_offset_buf;
      end 
      if(_set_flag_588) begin
        _source_stream_conv2d_12_source_37_pat_size_0 <= cparam_conv2d_12_stream_reduce_size;
        _source_stream_conv2d_12_source_37_pat_stride_0 <= 1;
      end 
      if(_set_flag_588) begin
        _source_stream_conv2d_12_source_37_pat_size_1 <= conv2d_12_next_stream_num_ops;
        _source_stream_conv2d_12_source_37_pat_stride_1 <= cparam_conv2d_12_stream_aligned_reduce_size;
      end 
      if(_set_flag_588) begin
        _source_stream_conv2d_12_source_37_pat_size_2 <= 1;
        _source_stream_conv2d_12_source_37_pat_stride_2 <= 0;
      end 
      if(_set_flag_588) begin
        _source_stream_conv2d_12_source_37_pat_size_3 <= 1;
        _source_stream_conv2d_12_source_37_pat_stride_3 <= 0;
      end 
      if(_set_flag_588) begin
        _stream_conv2d_12_source_37_source_sel <= 20;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_37_source_offset_buf <= _stream_conv2d_12_source_37_source_offset;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_count_0 <= _source_stream_conv2d_12_source_37_pat_size_0 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_count_1 <= _source_stream_conv2d_12_source_37_pat_size_1 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_count_2 <= _source_stream_conv2d_12_source_37_pat_size_2 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_count_3 <= _source_stream_conv2d_12_source_37_pat_size_3 - 1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_size_buf_0 <= _source_stream_conv2d_12_source_37_pat_size_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_size_buf_1 <= _source_stream_conv2d_12_source_37_pat_size_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_size_buf_2 <= _source_stream_conv2d_12_source_37_pat_size_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_size_buf_3 <= _source_stream_conv2d_12_source_37_pat_size_3;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_stride_buf_0 <= _source_stream_conv2d_12_source_37_pat_stride_0;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_stride_buf_1 <= _source_stream_conv2d_12_source_37_pat_stride_1;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_stride_buf_2 <= _source_stream_conv2d_12_source_37_pat_stride_2;
      end 
      if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_stride_buf_3 <= _source_stream_conv2d_12_source_37_pat_stride_3;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_busy && _stream_conv2d_12_is_root) begin
        __variable_wdata_620 <= _stream_conv2d_12_source_37_source_ram_rdata;
      end 
      if((_stream_conv2d_12_source_37_source_pat_fsm_19 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_37_idle <= 0;
        _stream_conv2d_12_source_37_source_ram_raddr <= _stream_conv2d_12_source_37_source_pat_all_offset;
        _stream_conv2d_12_source_37_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_12_source_37_source_pat_fsm_19 == 1) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_cur_offset_0 <= _source_stream_conv2d_12_source_37_pat_cur_offset_0 + _source_stream_conv2d_12_source_37_pat_stride_buf_0;
        _source_stream_conv2d_12_source_37_pat_count_0 <= _source_stream_conv2d_12_source_37_pat_count_0 - 1;
      end 
      if((_stream_conv2d_12_source_37_source_pat_fsm_19 == 1) && (_source_stream_conv2d_12_source_37_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_12_source_37_pat_count_0 <= _source_stream_conv2d_12_source_37_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_12_source_37_source_pat_fsm_19 == 1) && (_source_stream_conv2d_12_source_37_pat_count_0 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_cur_offset_1 <= _source_stream_conv2d_12_source_37_pat_cur_offset_1 + _source_stream_conv2d_12_source_37_pat_stride_buf_1;
        _source_stream_conv2d_12_source_37_pat_count_1 <= _source_stream_conv2d_12_source_37_pat_count_1 - 1;
      end 
      if((_stream_conv2d_12_source_37_source_pat_fsm_19 == 1) && (_source_stream_conv2d_12_source_37_pat_count_0 == 0) && (_source_stream_conv2d_12_source_37_pat_count_1 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_12_source_37_pat_count_1 <= _source_stream_conv2d_12_source_37_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_12_source_37_source_pat_fsm_19 == 1) && ((_source_stream_conv2d_12_source_37_pat_count_0 == 0) && (_source_stream_conv2d_12_source_37_pat_count_1 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_cur_offset_2 <= _source_stream_conv2d_12_source_37_pat_cur_offset_2 + _source_stream_conv2d_12_source_37_pat_stride_buf_2;
        _source_stream_conv2d_12_source_37_pat_count_2 <= _source_stream_conv2d_12_source_37_pat_count_2 - 1;
      end 
      if((_stream_conv2d_12_source_37_source_pat_fsm_19 == 1) && ((_source_stream_conv2d_12_source_37_pat_count_0 == 0) && (_source_stream_conv2d_12_source_37_pat_count_1 == 0)) && (_source_stream_conv2d_12_source_37_pat_count_2 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_12_source_37_pat_count_2 <= _source_stream_conv2d_12_source_37_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_12_source_37_source_pat_fsm_19 == 1) && ((_source_stream_conv2d_12_source_37_pat_count_0 == 0) && (_source_stream_conv2d_12_source_37_pat_count_1 == 0) && (_source_stream_conv2d_12_source_37_pat_count_2 == 0)) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_cur_offset_3 <= _source_stream_conv2d_12_source_37_pat_cur_offset_3 + _source_stream_conv2d_12_source_37_pat_stride_buf_3;
        _source_stream_conv2d_12_source_37_pat_count_3 <= _source_stream_conv2d_12_source_37_pat_count_3 - 1;
      end 
      if((_stream_conv2d_12_source_37_source_pat_fsm_19 == 1) && ((_source_stream_conv2d_12_source_37_pat_count_0 == 0) && (_source_stream_conv2d_12_source_37_pat_count_1 == 0) && (_source_stream_conv2d_12_source_37_pat_count_2 == 0)) && (_source_stream_conv2d_12_source_37_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
        _source_stream_conv2d_12_source_37_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_12_source_37_pat_count_3 <= _source_stream_conv2d_12_source_37_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_12_source_37_source_pat_fsm_19 == 1) && _stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_37_source_ram_renable <= 0;
        _stream_conv2d_12_source_37_idle <= 1;
      end 
      if((_stream_conv2d_12_source_37_source_pat_fsm_19 == 2) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_source_37_source_ram_renable <= 0;
        _stream_conv2d_12_source_37_idle <= 1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_598 <= _set_flag_597;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_599 <= _tmp_598;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_600 <= _tmp_599;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_601 <= _tmp_600;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_602 <= _tmp_601;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_603 <= _tmp_602;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_604 <= _tmp_603;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_605 <= _tmp_604;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_606 <= _tmp_605;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_607 <= _tmp_606;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_608 <= _tmp_607;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_609 <= _tmp_608;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_610 <= _tmp_609;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_611 <= _tmp_610;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_612 <= _tmp_611;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_613 <= _tmp_612;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_614 <= _tmp_613;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_615 <= _tmp_614;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_616 <= _tmp_615;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_617 <= _tmp_616;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_618 <= _tmp_617;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_619 <= _tmp_618;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_620 <= _tmp_619;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_621 <= _tmp_620;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_622 <= _tmp_621;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_623 <= _tmp_622;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_624 <= _tmp_623;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_625 <= _tmp_624;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_626 <= _tmp_625;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_627 <= _tmp_626;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_630 <= _tmp_629;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_631 <= _tmp_630;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_632 <= _tmp_631;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_633 <= _tmp_632;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_634 <= _tmp_633;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_635 <= _tmp_634;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_636 <= _tmp_635;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_637 <= _tmp_636;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_638 <= _tmp_637;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_639 <= _tmp_638;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_640 <= _tmp_639;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_641 <= _tmp_640;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_642 <= _tmp_641;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_643 <= _tmp_642;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_644 <= _tmp_643;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_645 <= _tmp_644;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_646 <= _tmp_645;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_647 <= _tmp_646;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_648 <= _tmp_647;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_649 <= _tmp_648;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_650 <= _tmp_649;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_651 <= _tmp_650;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_652 <= _tmp_651;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_653 <= _tmp_652;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_654 <= _tmp_653;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_655 <= _tmp_654;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_656 <= _tmp_655;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_657 <= _tmp_656;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_658 <= _tmp_657;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_659 <= _tmp_658;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_660 <= conv2d_12_next_stream_num_ops;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_661 <= _tmp_660;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_662 <= _tmp_661;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_663 <= _tmp_662;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_664 <= _tmp_663;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_665 <= _tmp_664;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_666 <= _tmp_665;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_667 <= _tmp_666;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_668 <= _tmp_667;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_669 <= _tmp_668;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_670 <= _tmp_669;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_671 <= _tmp_670;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_672 <= _tmp_671;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_673 <= _tmp_672;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_674 <= _tmp_673;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_675 <= _tmp_674;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_676 <= _tmp_675;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_677 <= _tmp_676;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_678 <= _tmp_677;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_679 <= _tmp_678;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_680 <= _tmp_679;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_681 <= _tmp_680;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_682 <= _tmp_681;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_683 <= _tmp_682;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_684 <= _tmp_683;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_685 <= _tmp_684;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_686 <= _tmp_685;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_687 <= _tmp_686;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_688 <= _tmp_687;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_689 <= _tmp_688;
      end 
      if(_tmp_627) begin
        _stream_conv2d_12_sink_50_sink_mode <= 5'b1;
        _stream_conv2d_12_sink_50_sink_offset <= _tmp_659;
        _stream_conv2d_12_sink_50_sink_size <= _tmp_689;
        _stream_conv2d_12_sink_50_sink_stride <= 1;
      end 
      if(_tmp_627) begin
        _stream_conv2d_12_sink_50_sink_sel <= 21;
      end 
      if(_stream_conv2d_12_sink_start && _stream_conv2d_12_sink_50_sink_mode & 5'b1 && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_sink_50_sink_offset_buf <= _stream_conv2d_12_sink_50_sink_offset;
        _stream_conv2d_12_sink_50_sink_size_buf <= _stream_conv2d_12_sink_50_sink_size;
        _stream_conv2d_12_sink_50_sink_stride_buf <= _stream_conv2d_12_sink_50_sink_stride;
      end 
      if((_stream_conv2d_12_sink_50_sink_fsm_20 == 1) && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_sink_50_sink_waddr <= _stream_conv2d_12_sink_50_sink_offset_buf - _stream_conv2d_12_sink_50_sink_stride_buf;
        _stream_conv2d_12_sink_50_sink_count <= _stream_conv2d_12_sink_50_sink_size_buf;
      end 
      if((_stream_conv2d_12_sink_50_sink_fsm_20 == 2) && stream_conv2d_12_sink_51_data && _stream_conv2d_12_stream_oready) begin
        _stream_conv2d_12_sink_50_sink_waddr <= _stream_conv2d_12_sink_50_sink_waddr + _stream_conv2d_12_sink_50_sink_stride_buf;
        _stream_conv2d_12_sink_50_sink_wdata <= stream_conv2d_12_sink_50_data;
        _stream_conv2d_12_sink_50_sink_wenable <= 1;
        _stream_conv2d_12_sink_50_sink_count <= _stream_conv2d_12_sink_50_sink_count - 1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_999 <= _stream_conv2d_12_source_start;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1000 <= _tmp_999;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1001 <= _tmp_1000;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1002 <= _stream_conv2d_12_source_start;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1003 <= _tmp_1002;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1004 <= _tmp_1003;
      end 
      if(_stream_conv2d_12_stream_oready && _tmp_1004) begin
        __variable_wdata_329 <= 1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1005 <= _stream_conv2d_12_source_start;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1006 <= _tmp_1005;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1007 <= _tmp_1006;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1008 <= _tmp_1007;
      end 
      if(_stream_conv2d_12_stream_oready && _tmp_1008) begin
        __variable_wdata_329 <= 0;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1011 <= _tmp_1010;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1014 <= _tmp_1013;
      end 
      if(_stream_conv2d_12_stream_oready && _tmp_1014) begin
        __variable_wdata_329 <= 1;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1015 <= _stream_conv2d_12_source_start;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1016 <= _tmp_1015;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1017 <= _tmp_1016;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1018 <= _tmp_1017;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1019 <= _tmp_1018;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1020 <= _tmp_1019;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1021 <= _tmp_1020;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1022 <= _tmp_1021;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1023 <= _tmp_1022;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1024 <= _tmp_1023;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1025 <= _tmp_1024;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1026 <= _tmp_1025;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1027 <= _tmp_1026;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1028 <= _tmp_1027;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1029 <= _tmp_1028;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1030 <= _tmp_1029;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1031 <= _tmp_1030;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1032 <= _tmp_1031;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1033 <= _tmp_1032;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1034 <= _tmp_1033;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1035 <= _tmp_1034;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1036 <= _tmp_1035;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1037 <= _tmp_1036;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1038 <= _tmp_1037;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1039 <= _tmp_1038;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1040 <= _tmp_1039;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1041 <= _tmp_1040;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1042 <= _tmp_1041;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1043 <= _tmp_1042;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1044 <= _tmp_1043;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1045 <= _stream_conv2d_12_source_stop;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1046 <= _tmp_1045;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1047 <= _tmp_1046;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1048 <= _tmp_1047;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1049 <= _tmp_1048;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1050 <= _tmp_1049;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1051 <= _tmp_1050;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1052 <= _tmp_1051;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1053 <= _tmp_1052;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1054 <= _tmp_1053;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1055 <= _tmp_1054;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1056 <= _tmp_1055;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1057 <= _tmp_1056;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1058 <= _tmp_1057;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1059 <= _tmp_1058;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1060 <= _tmp_1059;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1061 <= _tmp_1060;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1062 <= _tmp_1061;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1063 <= _tmp_1062;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1064 <= _tmp_1063;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1065 <= _tmp_1064;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1066 <= _tmp_1065;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1067 <= _tmp_1066;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1068 <= _tmp_1067;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1069 <= _tmp_1068;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1070 <= _tmp_1069;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1071 <= _tmp_1070;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1072 <= _tmp_1071;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1073 <= _tmp_1072;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1074 <= _tmp_1073;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1075 <= _stream_conv2d_12_source_busy;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1076 <= _tmp_1075;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1077 <= _tmp_1076;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1078 <= _tmp_1077;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1079 <= _tmp_1078;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1080 <= _tmp_1079;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1081 <= _tmp_1080;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1082 <= _tmp_1081;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1083 <= _tmp_1082;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1084 <= _tmp_1083;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1085 <= _tmp_1084;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1086 <= _tmp_1085;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1087 <= _tmp_1086;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1088 <= _tmp_1087;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1089 <= _tmp_1088;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1090 <= _tmp_1089;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1091 <= _tmp_1090;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1092 <= _tmp_1091;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1093 <= _tmp_1092;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1094 <= _tmp_1093;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1095 <= _tmp_1094;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1096 <= _tmp_1095;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1097 <= _tmp_1096;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1098 <= _tmp_1097;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1099 <= _tmp_1098;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1100 <= _tmp_1099;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1101 <= _tmp_1100;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1102 <= _tmp_1101;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1103 <= _tmp_1102;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1104 <= _tmp_1103;
      end 
      if(_stream_conv2d_12_stream_oready) begin
        _tmp_1105 <= _stream_conv2d_12_sink_busy;
      end 
      if(!_stream_conv2d_12_sink_busy && _tmp_1105) begin
        _stream_conv2d_12_busy_reg <= 0;
      end 
      if(_stream_conv2d_12_source_busy) begin
        _stream_conv2d_12_busy_reg <= 1;
      end 
    end
  end

  localparam _stream_conv2d_12_fsm_1 = 1;
  localparam _stream_conv2d_12_fsm_2 = 2;
  localparam _stream_conv2d_12_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_fsm <= _stream_conv2d_12_fsm_init;
      _stream_conv2d_12_source_start <= 0;
      _stream_conv2d_12_source_busy <= 0;
      _stream_conv2d_12_stream_ivalid <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _tmp_1001) begin
        _stream_conv2d_12_stream_ivalid <= 1;
      end 
      if(_stream_conv2d_12_stream_oready && _tmp_1011) begin
        _stream_conv2d_12_stream_ivalid <= 0;
      end 
      case(_stream_conv2d_12_fsm)
        _stream_conv2d_12_fsm_init: begin
          if(_stream_conv2d_12_run_flag) begin
            _stream_conv2d_12_source_start <= 1;
          end 
          if(_stream_conv2d_12_run_flag) begin
            _stream_conv2d_12_fsm <= _stream_conv2d_12_fsm_1;
          end 
        end
        _stream_conv2d_12_fsm_1: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_start <= 0;
            _stream_conv2d_12_source_busy <= 1;
          end 
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_fsm <= _stream_conv2d_12_fsm_2;
          end 
        end
        _stream_conv2d_12_fsm_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_fsm <= _stream_conv2d_12_fsm_3;
          end 
        end
        _stream_conv2d_12_fsm_3: begin
          if(_stream_conv2d_12_stream_oready && (_stream_conv2d_12_source_11_idle && _stream_conv2d_12_source_13_idle && _stream_conv2d_12_source_15_idle && _stream_conv2d_12_source_20_idle && _stream_conv2d_12_source_21_idle && _stream_conv2d_12_source_22_idle && _stream_conv2d_12_source_23_idle && _stream_conv2d_12_source_24_idle && _stream_conv2d_12_source_25_idle && _stream_conv2d_12_source_26_idle && _stream_conv2d_12_source_27_idle && _stream_conv2d_12_source_28_idle && _stream_conv2d_12_source_29_idle && _stream_conv2d_12_source_30_idle && _stream_conv2d_12_source_31_idle && _stream_conv2d_12_source_32_idle && _stream_conv2d_12_source_33_idle && _stream_conv2d_12_source_34_idle && _stream_conv2d_12_source_35_idle && _stream_conv2d_12_source_36_idle && _stream_conv2d_12_source_37_idle && _stream_conv2d_12_source_7_idle && _stream_conv2d_12_source_9_idle && (_stream_conv2d_12_fsm == 3))) begin
            _stream_conv2d_12_source_busy <= 0;
          end 
          if(_stream_conv2d_12_stream_oready && (_stream_conv2d_12_source_11_idle && _stream_conv2d_12_source_13_idle && _stream_conv2d_12_source_15_idle && _stream_conv2d_12_source_20_idle && _stream_conv2d_12_source_21_idle && _stream_conv2d_12_source_22_idle && _stream_conv2d_12_source_23_idle && _stream_conv2d_12_source_24_idle && _stream_conv2d_12_source_25_idle && _stream_conv2d_12_source_26_idle && _stream_conv2d_12_source_27_idle && _stream_conv2d_12_source_28_idle && _stream_conv2d_12_source_29_idle && _stream_conv2d_12_source_30_idle && _stream_conv2d_12_source_31_idle && _stream_conv2d_12_source_32_idle && _stream_conv2d_12_source_33_idle && _stream_conv2d_12_source_34_idle && _stream_conv2d_12_source_35_idle && _stream_conv2d_12_source_36_idle && _stream_conv2d_12_source_37_idle && _stream_conv2d_12_source_7_idle && _stream_conv2d_12_source_9_idle && (_stream_conv2d_12_fsm == 3)) && _stream_conv2d_12_run_flag) begin
            _stream_conv2d_12_source_start <= 1;
          end 
          if(_stream_conv2d_12_stream_oready && (_stream_conv2d_12_source_11_idle && _stream_conv2d_12_source_13_idle && _stream_conv2d_12_source_15_idle && _stream_conv2d_12_source_20_idle && _stream_conv2d_12_source_21_idle && _stream_conv2d_12_source_22_idle && _stream_conv2d_12_source_23_idle && _stream_conv2d_12_source_24_idle && _stream_conv2d_12_source_25_idle && _stream_conv2d_12_source_26_idle && _stream_conv2d_12_source_27_idle && _stream_conv2d_12_source_28_idle && _stream_conv2d_12_source_29_idle && _stream_conv2d_12_source_30_idle && _stream_conv2d_12_source_31_idle && _stream_conv2d_12_source_32_idle && _stream_conv2d_12_source_33_idle && _stream_conv2d_12_source_34_idle && _stream_conv2d_12_source_35_idle && _stream_conv2d_12_source_36_idle && _stream_conv2d_12_source_37_idle && _stream_conv2d_12_source_7_idle && _stream_conv2d_12_source_9_idle && (_stream_conv2d_12_fsm == 3))) begin
            _stream_conv2d_12_fsm <= _stream_conv2d_12_fsm_init;
          end 
          if(_stream_conv2d_12_stream_oready && (_stream_conv2d_12_source_11_idle && _stream_conv2d_12_source_13_idle && _stream_conv2d_12_source_15_idle && _stream_conv2d_12_source_20_idle && _stream_conv2d_12_source_21_idle && _stream_conv2d_12_source_22_idle && _stream_conv2d_12_source_23_idle && _stream_conv2d_12_source_24_idle && _stream_conv2d_12_source_25_idle && _stream_conv2d_12_source_26_idle && _stream_conv2d_12_source_27_idle && _stream_conv2d_12_source_28_idle && _stream_conv2d_12_source_29_idle && _stream_conv2d_12_source_30_idle && _stream_conv2d_12_source_31_idle && _stream_conv2d_12_source_32_idle && _stream_conv2d_12_source_33_idle && _stream_conv2d_12_source_34_idle && _stream_conv2d_12_source_35_idle && _stream_conv2d_12_source_36_idle && _stream_conv2d_12_source_37_idle && _stream_conv2d_12_source_7_idle && _stream_conv2d_12_source_9_idle && (_stream_conv2d_12_fsm == 3)) && _stream_conv2d_12_run_flag) begin
            _stream_conv2d_12_fsm <= _stream_conv2d_12_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _stream_avg_pool_serial_20_source_1_source_ram_renable <= 0;
      _stream_avg_pool_serial_20_source_1_source_fifo_deq <= 0;
      _stream_avg_pool_serial_20_source_1_idle <= 1;
      _stream_avg_pool_serial_20_sink_6_sink_wenable <= 0;
      _stream_avg_pool_serial_20_sink_6_sink_fifo_enq <= 0;
      _stream_avg_pool_serial_20_sink_7_sink_wenable <= 0;
      _stream_avg_pool_serial_20_sink_7_sink_fifo_enq <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_1 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_2 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_3 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_4 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_5 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_6 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_7 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_8 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_9 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_10 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_11 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_12 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_13 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_14 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_15 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_16 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_17 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_18 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_19 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_20 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_21 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_22 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_23 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_24 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_25 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_26 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_27 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_28 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_29 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_30 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_31 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_32 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_33 <= 0;
      __stream_avg_pool_serial_20_stream_ivalid_34 <= 0;
      _counter_data_881 <= 1'sd0;
      _counter_count_881 <= 1'sd0;
      __delay_data_1120__variable_879 <= 0;
      __delay_data_1121_reinterpretcast_889 <= 0;
      __delay_data_1123__variable_880 <= 0;
      __delay_data_1126__variable_877 <= 0;
      _pointer_data_884 <= 0;
      __delay_data_1122__delay_1121_reinterpretcast_889 <= 0;
      __delay_data_1124__delay_1123__variable_880 <= 0;
      __delay_data_1127__delay_1126__variable_877 <= 0;
      _cond_data_891 <= 0;
      __delay_data_1125__delay_1124__delay_1123__variable_880 <= 0;
      __delay_data_1128__delay_1127__delay_1126__variable_877 <= 0;
      __delay_data_1129__substreamoutput_898 <= 0;
      __delay_data_1130__delay_1129__substreamoutput_898 <= 0;
      __delay_data_1131__delay_1130__delay_1129__substreamoutput_898 <= 0;
      __delay_data_1132__delay_1131__delay_1130____substreamoutput_898 <= 0;
      __delay_data_1133__delay_1132__delay_1131____substreamoutput_898 <= 0;
      __delay_data_1134__delay_1133__delay_1132____substreamoutput_898 <= 0;
      __delay_data_1135__delay_1134__delay_1133____substreamoutput_898 <= 0;
      __delay_data_1136__delay_1135__delay_1134____substreamoutput_898 <= 0;
      __delay_data_1137__delay_1136__delay_1135____substreamoutput_898 <= 0;
      __delay_data_1138__delay_1137__delay_1136____substreamoutput_898 <= 0;
      __delay_data_1139__delay_1138__delay_1137____substreamoutput_898 <= 0;
      __delay_data_1140__delay_1139__delay_1138____substreamoutput_898 <= 0;
      __delay_data_1141__delay_1140__delay_1139____substreamoutput_898 <= 0;
      __delay_data_1142__delay_1141__delay_1140____substreamoutput_898 <= 0;
      __delay_data_1143__delay_1142__delay_1141____substreamoutput_898 <= 0;
      __delay_data_1144__delay_1143__delay_1142____substreamoutput_898 <= 0;
      __delay_data_1145__delay_1144__delay_1143____substreamoutput_898 <= 0;
      __delay_data_1146__delay_1145__delay_1144____substreamoutput_898 <= 0;
      __delay_data_1147__delay_1146__delay_1145____substreamoutput_898 <= 0;
      __delay_data_1148__delay_1147__delay_1146____substreamoutput_898 <= 0;
      __delay_data_1149__delay_1148__delay_1147____substreamoutput_898 <= 0;
      __delay_data_1150__delay_1149__delay_1148____substreamoutput_898 <= 0;
      __delay_data_1151__delay_1150__delay_1149____substreamoutput_898 <= 0;
      __delay_data_1152__delay_1151__delay_1150____substreamoutput_898 <= 0;
      __delay_data_1153__delay_1152__delay_1151____substreamoutput_898 <= 0;
      __delay_data_1154__delay_1153__delay_1152____substreamoutput_898 <= 0;
      __delay_data_1155__delay_1154__delay_1153____substreamoutput_898 <= 0;
      __delay_data_1156__delay_1155__delay_1154____substreamoutput_898 <= 0;
      _stream_avg_pool_serial_20_parameter_0_next_parameter_data <= 0;
      __variable_wdata_877 <= 0;
      _stream_avg_pool_serial_20_parameter_2_next_parameter_data <= 0;
      __variable_wdata_879 <= 0;
      _stream_avg_pool_serial_20_source_1_source_mode <= 5'b0;
      _stream_avg_pool_serial_20_source_1_source_offset <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_size_0 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_stride_0 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_size_1 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_stride_1 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_size_2 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_stride_2 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_size_3 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_stride_3 <= 0;
      _stream_avg_pool_serial_20_source_1_source_sel <= 0;
      _stream_avg_pool_serial_20_source_1_source_offset_buf <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_0 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_1 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_2 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_3 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_count_0 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_count_1 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_count_2 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_count_3 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_size_buf_0 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_size_buf_1 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_size_buf_2 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_size_buf_3 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_stride_buf_0 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_stride_buf_1 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_stride_buf_2 <= 0;
      _source_stream_avg_pool_serial_20_source_1_pat_stride_buf_3 <= 0;
      __variable_wdata_878 <= 0;
      _stream_avg_pool_serial_20_source_1_source_ram_raddr <= 0;
      _tmp_1376 <= 0;
      _tmp_1377 <= 0;
      _tmp_1378 <= 0;
      _tmp_1379 <= 0;
      _tmp_1380 <= 0;
      _tmp_1381 <= 0;
      _tmp_1382 <= 0;
      _tmp_1383 <= 0;
      _tmp_1384 <= 0;
      _tmp_1385 <= 0;
      _tmp_1386 <= 0;
      _tmp_1387 <= 0;
      _tmp_1388 <= 0;
      _tmp_1389 <= 0;
      _tmp_1390 <= 0;
      _tmp_1391 <= 0;
      _tmp_1392 <= 0;
      _tmp_1393 <= 0;
      _tmp_1394 <= 0;
      _tmp_1395 <= 0;
      _tmp_1396 <= 0;
      _tmp_1397 <= 0;
      _tmp_1398 <= 0;
      _tmp_1399 <= 0;
      _tmp_1400 <= 0;
      _tmp_1401 <= 0;
      _tmp_1402 <= 0;
      _tmp_1403 <= 0;
      _tmp_1404 <= 0;
      _tmp_1405 <= 0;
      _tmp_1406 <= 0;
      _tmp_1407 <= 0;
      _tmp_1408 <= 0;
      _tmp_1409 <= 0;
      _tmp_1410 <= 0;
      _tmp_1411 <= 0;
      _tmp_1414 <= 0;
      _tmp_1415 <= 0;
      _tmp_1416 <= 0;
      _tmp_1417 <= 0;
      _tmp_1418 <= 0;
      _tmp_1419 <= 0;
      _tmp_1420 <= 0;
      _tmp_1421 <= 0;
      _tmp_1422 <= 0;
      _tmp_1423 <= 0;
      _tmp_1424 <= 0;
      _tmp_1425 <= 0;
      _tmp_1426 <= 0;
      _tmp_1427 <= 0;
      _tmp_1428 <= 0;
      _tmp_1429 <= 0;
      _tmp_1430 <= 0;
      _tmp_1431 <= 0;
      _tmp_1432 <= 0;
      _tmp_1433 <= 0;
      _tmp_1434 <= 0;
      _tmp_1435 <= 0;
      _tmp_1436 <= 0;
      _tmp_1437 <= 0;
      _tmp_1438 <= 0;
      _tmp_1439 <= 0;
      _tmp_1440 <= 0;
      _tmp_1441 <= 0;
      _tmp_1442 <= 0;
      _tmp_1443 <= 0;
      _tmp_1444 <= 0;
      _tmp_1445 <= 0;
      _tmp_1446 <= 0;
      _tmp_1447 <= 0;
      _tmp_1448 <= 0;
      _tmp_1449 <= 0;
      _tmp_1450 <= 0;
      _tmp_1451 <= 0;
      _tmp_1452 <= 0;
      _tmp_1453 <= 0;
      _tmp_1454 <= 0;
      _tmp_1455 <= 0;
      _tmp_1456 <= 0;
      _tmp_1457 <= 0;
      _tmp_1458 <= 0;
      _tmp_1459 <= 0;
      _tmp_1460 <= 0;
      _tmp_1461 <= 0;
      _tmp_1462 <= 0;
      _tmp_1463 <= 0;
      _tmp_1464 <= 0;
      _tmp_1465 <= 0;
      _tmp_1466 <= 0;
      _tmp_1467 <= 0;
      _tmp_1468 <= 0;
      _tmp_1469 <= 0;
      _tmp_1470 <= 0;
      _tmp_1471 <= 0;
      _tmp_1472 <= 0;
      _tmp_1473 <= 0;
      _tmp_1474 <= 0;
      _tmp_1475 <= 0;
      _tmp_1476 <= 0;
      _tmp_1477 <= 0;
      _tmp_1478 <= 0;
      _tmp_1479 <= 0;
      _tmp_1480 <= 0;
      _tmp_1481 <= 0;
      _tmp_1482 <= 0;
      _tmp_1483 <= 0;
      _tmp_1484 <= 0;
      _tmp_1485 <= 0;
      _stream_avg_pool_serial_20_sink_6_sink_mode <= 5'b0;
      _stream_avg_pool_serial_20_sink_6_sink_offset <= 0;
      _stream_avg_pool_serial_20_sink_6_sink_size <= 0;
      _stream_avg_pool_serial_20_sink_6_sink_stride <= 0;
      _stream_avg_pool_serial_20_sink_6_sink_sel <= 0;
      _stream_avg_pool_serial_20_sink_6_sink_offset_buf <= 0;
      _stream_avg_pool_serial_20_sink_6_sink_size_buf <= 0;
      _stream_avg_pool_serial_20_sink_6_sink_stride_buf <= 0;
      _stream_avg_pool_serial_20_sink_6_sink_waddr <= 0;
      _stream_avg_pool_serial_20_sink_6_sink_count <= 0;
      _stream_avg_pool_serial_20_sink_6_sink_wdata <= 0;
      _tmp_1602 <= 0;
      _tmp_1603 <= 0;
      _tmp_1604 <= 0;
      _tmp_1605 <= 0;
      _tmp_1606 <= 0;
      _tmp_1607 <= 0;
      __variable_wdata_880 <= 0;
      _tmp_1608 <= 0;
      _tmp_1609 <= 0;
      _tmp_1610 <= 0;
      _tmp_1611 <= 0;
      _tmp_1614 <= 0;
      _tmp_1617 <= 0;
      _tmp_1618 <= 0;
      _tmp_1619 <= 0;
      _tmp_1620 <= 0;
      _tmp_1621 <= 0;
      _tmp_1622 <= 0;
      _tmp_1623 <= 0;
      _tmp_1624 <= 0;
      _tmp_1625 <= 0;
      _tmp_1626 <= 0;
      _tmp_1627 <= 0;
      _tmp_1628 <= 0;
      _tmp_1629 <= 0;
      _tmp_1630 <= 0;
      _tmp_1631 <= 0;
      _tmp_1632 <= 0;
      _tmp_1633 <= 0;
      _tmp_1634 <= 0;
      _tmp_1635 <= 0;
      _tmp_1636 <= 0;
      _tmp_1637 <= 0;
      _tmp_1638 <= 0;
      _tmp_1639 <= 0;
      _tmp_1640 <= 0;
      _tmp_1641 <= 0;
      _tmp_1642 <= 0;
      _tmp_1643 <= 0;
      _tmp_1644 <= 0;
      _tmp_1645 <= 0;
      _tmp_1646 <= 0;
      _tmp_1647 <= 0;
      _tmp_1648 <= 0;
      _tmp_1649 <= 0;
      _tmp_1650 <= 0;
      _tmp_1651 <= 0;
      _tmp_1652 <= 0;
      _tmp_1653 <= 0;
      _tmp_1654 <= 0;
      _tmp_1655 <= 0;
      _tmp_1656 <= 0;
      _tmp_1657 <= 0;
      _tmp_1658 <= 0;
      _tmp_1659 <= 0;
      _tmp_1660 <= 0;
      _tmp_1661 <= 0;
      _tmp_1662 <= 0;
      _tmp_1663 <= 0;
      _tmp_1664 <= 0;
      _tmp_1665 <= 0;
      _tmp_1666 <= 0;
      _tmp_1667 <= 0;
      _tmp_1668 <= 0;
      _tmp_1669 <= 0;
      _tmp_1670 <= 0;
      _tmp_1671 <= 0;
      _tmp_1672 <= 0;
      _tmp_1673 <= 0;
      _tmp_1674 <= 0;
      _tmp_1675 <= 0;
      _tmp_1676 <= 0;
      _tmp_1677 <= 0;
      _tmp_1678 <= 0;
      _tmp_1679 <= 0;
      _tmp_1680 <= 0;
      _tmp_1681 <= 0;
      _tmp_1682 <= 0;
      _tmp_1683 <= 0;
      _tmp_1684 <= 0;
      _tmp_1685 <= 0;
      _tmp_1686 <= 0;
      _tmp_1687 <= 0;
      _tmp_1688 <= 0;
      _tmp_1689 <= 0;
      _tmp_1690 <= 0;
      _tmp_1691 <= 0;
      _tmp_1692 <= 0;
      _tmp_1693 <= 0;
      _tmp_1694 <= 0;
      _tmp_1695 <= 0;
      _tmp_1696 <= 0;
      _tmp_1697 <= 0;
      _tmp_1698 <= 0;
      _tmp_1699 <= 0;
      _tmp_1700 <= 0;
      _tmp_1701 <= 0;
      _tmp_1702 <= 0;
      _tmp_1703 <= 0;
      _tmp_1704 <= 0;
      _tmp_1705 <= 0;
      _tmp_1706 <= 0;
      _tmp_1707 <= 0;
      _tmp_1708 <= 0;
      _tmp_1709 <= 0;
      _tmp_1710 <= 0;
      _tmp_1711 <= 0;
      _tmp_1712 <= 0;
      _tmp_1713 <= 0;
      _tmp_1714 <= 0;
      _tmp_1715 <= 0;
      _tmp_1716 <= 0;
      _tmp_1717 <= 0;
      _tmp_1718 <= 0;
      _tmp_1719 <= 0;
      _tmp_1720 <= 0;
      _tmp_1721 <= 0;
      _tmp_1722 <= 0;
      _tmp_1723 <= 0;
      _tmp_1724 <= 0;
      _tmp_1725 <= 0;
      _tmp_1726 <= 0;
      _stream_avg_pool_serial_20_busy_reg <= 0;
    end else begin
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _stream_avg_pool_serial_20_source_1_source_ram_renable <= 0;
        _stream_avg_pool_serial_20_source_1_source_fifo_deq <= 0;
      end 
      _stream_avg_pool_serial_20_source_1_idle <= _stream_avg_pool_serial_20_source_1_idle;
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _stream_avg_pool_serial_20_sink_6_sink_wenable <= 0;
        _stream_avg_pool_serial_20_sink_6_sink_fifo_enq <= 0;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _stream_avg_pool_serial_20_sink_7_sink_wenable <= 0;
        _stream_avg_pool_serial_20_sink_7_sink_fifo_enq <= 0;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_1 <= _stream_avg_pool_serial_20_stream_ivalid;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_2 <= __stream_avg_pool_serial_20_stream_ivalid_1;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_3 <= __stream_avg_pool_serial_20_stream_ivalid_2;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_4 <= __stream_avg_pool_serial_20_stream_ivalid_3;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_5 <= __stream_avg_pool_serial_20_stream_ivalid_4;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_6 <= __stream_avg_pool_serial_20_stream_ivalid_5;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_7 <= __stream_avg_pool_serial_20_stream_ivalid_6;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_8 <= __stream_avg_pool_serial_20_stream_ivalid_7;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_9 <= __stream_avg_pool_serial_20_stream_ivalid_8;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_10 <= __stream_avg_pool_serial_20_stream_ivalid_9;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_11 <= __stream_avg_pool_serial_20_stream_ivalid_10;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_12 <= __stream_avg_pool_serial_20_stream_ivalid_11;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_13 <= __stream_avg_pool_serial_20_stream_ivalid_12;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_14 <= __stream_avg_pool_serial_20_stream_ivalid_13;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_15 <= __stream_avg_pool_serial_20_stream_ivalid_14;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_16 <= __stream_avg_pool_serial_20_stream_ivalid_15;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_17 <= __stream_avg_pool_serial_20_stream_ivalid_16;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_18 <= __stream_avg_pool_serial_20_stream_ivalid_17;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_19 <= __stream_avg_pool_serial_20_stream_ivalid_18;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_20 <= __stream_avg_pool_serial_20_stream_ivalid_19;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_21 <= __stream_avg_pool_serial_20_stream_ivalid_20;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_22 <= __stream_avg_pool_serial_20_stream_ivalid_21;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_23 <= __stream_avg_pool_serial_20_stream_ivalid_22;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_24 <= __stream_avg_pool_serial_20_stream_ivalid_23;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_25 <= __stream_avg_pool_serial_20_stream_ivalid_24;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_26 <= __stream_avg_pool_serial_20_stream_ivalid_25;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_27 <= __stream_avg_pool_serial_20_stream_ivalid_26;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_28 <= __stream_avg_pool_serial_20_stream_ivalid_27;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_29 <= __stream_avg_pool_serial_20_stream_ivalid_28;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_30 <= __stream_avg_pool_serial_20_stream_ivalid_29;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_31 <= __stream_avg_pool_serial_20_stream_ivalid_30;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_32 <= __stream_avg_pool_serial_20_stream_ivalid_31;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_33 <= __stream_avg_pool_serial_20_stream_ivalid_32;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __stream_avg_pool_serial_20_stream_ivalid_34 <= __stream_avg_pool_serial_20_stream_ivalid_33;
      end 
      if(_stream_avg_pool_serial_20_stream_ivalid && _stream_avg_pool_serial_20_stream_oready && _counter_reset_cond_881) begin
        _counter_data_881 <= 1'sd0;
      end 
      if(_stream_avg_pool_serial_20_stream_ivalid && _stream_avg_pool_serial_20_stream_oready) begin
        _counter_data_881 <= _counter_current_count_881;
      end 
      if(_stream_avg_pool_serial_20_stream_ivalid && _stream_avg_pool_serial_20_stream_oready) begin
        _counter_count_881 <= (_counter_current_count_881 >= stream_avg_pool_serial_20_parameter_0_data - 2'sd1)? _counter_current_count_881 + 2'sd1 - stream_avg_pool_serial_20_parameter_0_data : _counter_current_count_881 + 2'sd1;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1120__variable_879 <= stream_avg_pool_serial_20_parameter_2_data;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1121_reinterpretcast_889 <= _reinterpretcast_data_889;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1123__variable_880 <= stream_avg_pool_serial_20__reduce_reset_data;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1126__variable_877 <= stream_avg_pool_serial_20_parameter_0_data;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _pointer_data_884 <= __delay_data_1120__variable_879[_counter_data_881];
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1122__delay_1121_reinterpretcast_889 <= __delay_data_1121_reinterpretcast_889;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1124__delay_1123__variable_880 <= __delay_data_1123__variable_880;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1127__delay_1126__variable_877 <= __delay_data_1126__variable_877;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _cond_data_891 <= (_pointer_data_884)? 1'sd0 : __delay_data_1122__delay_1121_reinterpretcast_889;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1125__delay_1124__delay_1123__variable_880 <= __delay_data_1124__delay_1123__variable_880;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1128__delay_1127__delay_1126__variable_877 <= __delay_data_1127__delay_1126__variable_877;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1129__substreamoutput_898 <= __substreamoutput_data_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1130__delay_1129__substreamoutput_898 <= __delay_data_1129__substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1131__delay_1130__delay_1129__substreamoutput_898 <= __delay_data_1130__delay_1129__substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1132__delay_1131__delay_1130____substreamoutput_898 <= __delay_data_1131__delay_1130__delay_1129__substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1133__delay_1132__delay_1131____substreamoutput_898 <= __delay_data_1132__delay_1131__delay_1130____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1134__delay_1133__delay_1132____substreamoutput_898 <= __delay_data_1133__delay_1132__delay_1131____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1135__delay_1134__delay_1133____substreamoutput_898 <= __delay_data_1134__delay_1133__delay_1132____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1136__delay_1135__delay_1134____substreamoutput_898 <= __delay_data_1135__delay_1134__delay_1133____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1137__delay_1136__delay_1135____substreamoutput_898 <= __delay_data_1136__delay_1135__delay_1134____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1138__delay_1137__delay_1136____substreamoutput_898 <= __delay_data_1137__delay_1136__delay_1135____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1139__delay_1138__delay_1137____substreamoutput_898 <= __delay_data_1138__delay_1137__delay_1136____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1140__delay_1139__delay_1138____substreamoutput_898 <= __delay_data_1139__delay_1138__delay_1137____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1141__delay_1140__delay_1139____substreamoutput_898 <= __delay_data_1140__delay_1139__delay_1138____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1142__delay_1141__delay_1140____substreamoutput_898 <= __delay_data_1141__delay_1140__delay_1139____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1143__delay_1142__delay_1141____substreamoutput_898 <= __delay_data_1142__delay_1141__delay_1140____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1144__delay_1143__delay_1142____substreamoutput_898 <= __delay_data_1143__delay_1142__delay_1141____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1145__delay_1144__delay_1143____substreamoutput_898 <= __delay_data_1144__delay_1143__delay_1142____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1146__delay_1145__delay_1144____substreamoutput_898 <= __delay_data_1145__delay_1144__delay_1143____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1147__delay_1146__delay_1145____substreamoutput_898 <= __delay_data_1146__delay_1145__delay_1144____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1148__delay_1147__delay_1146____substreamoutput_898 <= __delay_data_1147__delay_1146__delay_1145____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1149__delay_1148__delay_1147____substreamoutput_898 <= __delay_data_1148__delay_1147__delay_1146____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1150__delay_1149__delay_1148____substreamoutput_898 <= __delay_data_1149__delay_1148__delay_1147____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1151__delay_1150__delay_1149____substreamoutput_898 <= __delay_data_1150__delay_1149__delay_1148____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1152__delay_1151__delay_1150____substreamoutput_898 <= __delay_data_1151__delay_1150__delay_1149____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1153__delay_1152__delay_1151____substreamoutput_898 <= __delay_data_1152__delay_1151__delay_1150____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1154__delay_1153__delay_1152____substreamoutput_898 <= __delay_data_1153__delay_1152__delay_1151____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1155__delay_1154__delay_1153____substreamoutput_898 <= __delay_data_1154__delay_1153__delay_1152____substreamoutput_898;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        __delay_data_1156__delay_1155__delay_1154____substreamoutput_898 <= __delay_data_1155__delay_1154__delay_1153____substreamoutput_898;
      end 
      if(_set_flag_1364) begin
        _stream_avg_pool_serial_20_parameter_0_next_parameter_data <= 490;
      end 
      if(_stream_avg_pool_serial_20_source_start) begin
        __variable_wdata_877 <= _stream_avg_pool_serial_20_parameter_0_next_parameter_data;
      end 
      if(_set_flag_1365) begin
        _stream_avg_pool_serial_20_parameter_2_next_parameter_data <= avg_pool_serial_20_stream_pad_masks;
      end 
      if(_stream_avg_pool_serial_20_source_start) begin
        __variable_wdata_879 <= _stream_avg_pool_serial_20_parameter_2_next_parameter_data;
      end 
      if(_set_flag_1366) begin
        _stream_avg_pool_serial_20_source_1_source_mode <= 5'b10;
        _stream_avg_pool_serial_20_source_1_source_offset <= avg_pool_serial_20_stream_act_local + avg_pool_serial_20_act_page_comp_offset_buf;
      end 
      if(_set_flag_1366) begin
        _source_stream_avg_pool_serial_20_source_1_pat_size_0 <= 10;
        _source_stream_avg_pool_serial_20_source_1_pat_stride_0 <= cparam_avg_pool_serial_20_act_read_block;
      end 
      if(_set_flag_1366) begin
        _source_stream_avg_pool_serial_20_source_1_pat_size_1 <= 49;
        _source_stream_avg_pool_serial_20_source_1_pat_stride_1 <= cparam_avg_pool_serial_20_act_read_size;
      end 
      if(_set_flag_1366) begin
        _source_stream_avg_pool_serial_20_source_1_pat_size_2 <= cparam_avg_pool_serial_20_stream_size;
        _source_stream_avg_pool_serial_20_source_1_pat_stride_2 <= 1;
      end 
      if(_set_flag_1366) begin
        _source_stream_avg_pool_serial_20_source_1_pat_size_3 <= 1;
        _source_stream_avg_pool_serial_20_source_1_pat_stride_3 <= 0;
      end 
      if(_set_flag_1366) begin
        _stream_avg_pool_serial_20_source_1_source_sel <= 1;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _stream_avg_pool_serial_20_source_1_source_offset_buf <= _stream_avg_pool_serial_20_source_1_source_offset;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_0 <= 0;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_1 <= 0;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_2 <= 0;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_3 <= 0;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_count_0 <= _source_stream_avg_pool_serial_20_source_1_pat_size_0 - 1;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_count_1 <= _source_stream_avg_pool_serial_20_source_1_pat_size_1 - 1;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_count_2 <= _source_stream_avg_pool_serial_20_source_1_pat_size_2 - 1;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_count_3 <= _source_stream_avg_pool_serial_20_source_1_pat_size_3 - 1;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_size_buf_0 <= _source_stream_avg_pool_serial_20_source_1_pat_size_0;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_size_buf_1 <= _source_stream_avg_pool_serial_20_source_1_pat_size_1;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_size_buf_2 <= _source_stream_avg_pool_serial_20_source_1_pat_size_2;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_size_buf_3 <= _source_stream_avg_pool_serial_20_source_1_pat_size_3;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_stride_buf_0 <= _source_stream_avg_pool_serial_20_source_1_pat_stride_0;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_stride_buf_1 <= _source_stream_avg_pool_serial_20_source_1_pat_stride_1;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_stride_buf_2 <= _source_stream_avg_pool_serial_20_source_1_pat_stride_2;
      end 
      if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_stride_buf_3 <= _source_stream_avg_pool_serial_20_source_1_pat_stride_3;
      end 
      if(_stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_source_busy && _stream_avg_pool_serial_20_is_root) begin
        __variable_wdata_878 <= _stream_avg_pool_serial_20_source_1_source_ram_rdata;
      end 
      if((_stream_avg_pool_serial_20_source_1_source_pat_fsm_0 == 1) && _stream_avg_pool_serial_20_stream_oready) begin
        _stream_avg_pool_serial_20_source_1_idle <= 0;
        _stream_avg_pool_serial_20_source_1_source_ram_raddr <= _stream_avg_pool_serial_20_source_1_source_pat_all_offset;
        _stream_avg_pool_serial_20_source_1_source_ram_renable <= 1;
      end 
      if((_stream_avg_pool_serial_20_source_1_source_pat_fsm_0 == 1) && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_0 <= _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_0 + _source_stream_avg_pool_serial_20_source_1_pat_stride_buf_0;
        _source_stream_avg_pool_serial_20_source_1_pat_count_0 <= _source_stream_avg_pool_serial_20_source_1_pat_count_0 - 1;
      end 
      if((_stream_avg_pool_serial_20_source_1_source_pat_fsm_0 == 1) && (_source_stream_avg_pool_serial_20_source_1_pat_count_0 == 0) && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_0 <= 0;
        _source_stream_avg_pool_serial_20_source_1_pat_count_0 <= _source_stream_avg_pool_serial_20_source_1_pat_size_buf_0 - 1;
      end 
      if((_stream_avg_pool_serial_20_source_1_source_pat_fsm_0 == 1) && (_source_stream_avg_pool_serial_20_source_1_pat_count_0 == 0) && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_1 <= _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_1 + _source_stream_avg_pool_serial_20_source_1_pat_stride_buf_1;
        _source_stream_avg_pool_serial_20_source_1_pat_count_1 <= _source_stream_avg_pool_serial_20_source_1_pat_count_1 - 1;
      end 
      if((_stream_avg_pool_serial_20_source_1_source_pat_fsm_0 == 1) && (_source_stream_avg_pool_serial_20_source_1_pat_count_0 == 0) && (_source_stream_avg_pool_serial_20_source_1_pat_count_1 == 0) && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_1 <= 0;
        _source_stream_avg_pool_serial_20_source_1_pat_count_1 <= _source_stream_avg_pool_serial_20_source_1_pat_size_buf_1 - 1;
      end 
      if((_stream_avg_pool_serial_20_source_1_source_pat_fsm_0 == 1) && ((_source_stream_avg_pool_serial_20_source_1_pat_count_0 == 0) && (_source_stream_avg_pool_serial_20_source_1_pat_count_1 == 0)) && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_2 <= _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_2 + _source_stream_avg_pool_serial_20_source_1_pat_stride_buf_2;
        _source_stream_avg_pool_serial_20_source_1_pat_count_2 <= _source_stream_avg_pool_serial_20_source_1_pat_count_2 - 1;
      end 
      if((_stream_avg_pool_serial_20_source_1_source_pat_fsm_0 == 1) && ((_source_stream_avg_pool_serial_20_source_1_pat_count_0 == 0) && (_source_stream_avg_pool_serial_20_source_1_pat_count_1 == 0)) && (_source_stream_avg_pool_serial_20_source_1_pat_count_2 == 0) && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_2 <= 0;
        _source_stream_avg_pool_serial_20_source_1_pat_count_2 <= _source_stream_avg_pool_serial_20_source_1_pat_size_buf_2 - 1;
      end 
      if((_stream_avg_pool_serial_20_source_1_source_pat_fsm_0 == 1) && ((_source_stream_avg_pool_serial_20_source_1_pat_count_0 == 0) && (_source_stream_avg_pool_serial_20_source_1_pat_count_1 == 0) && (_source_stream_avg_pool_serial_20_source_1_pat_count_2 == 0)) && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_3 <= _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_3 + _source_stream_avg_pool_serial_20_source_1_pat_stride_buf_3;
        _source_stream_avg_pool_serial_20_source_1_pat_count_3 <= _source_stream_avg_pool_serial_20_source_1_pat_count_3 - 1;
      end 
      if((_stream_avg_pool_serial_20_source_1_source_pat_fsm_0 == 1) && ((_source_stream_avg_pool_serial_20_source_1_pat_count_0 == 0) && (_source_stream_avg_pool_serial_20_source_1_pat_count_1 == 0) && (_source_stream_avg_pool_serial_20_source_1_pat_count_2 == 0)) && (_source_stream_avg_pool_serial_20_source_1_pat_count_3 == 0) && _stream_avg_pool_serial_20_stream_oready) begin
        _source_stream_avg_pool_serial_20_source_1_pat_cur_offset_3 <= 0;
        _source_stream_avg_pool_serial_20_source_1_pat_count_3 <= _source_stream_avg_pool_serial_20_source_1_pat_size_buf_3 - 1;
      end 
      if((_stream_avg_pool_serial_20_source_1_source_pat_fsm_0 == 1) && _stream_avg_pool_serial_20_source_stop && _stream_avg_pool_serial_20_stream_oready) begin
        _stream_avg_pool_serial_20_source_1_source_ram_renable <= 0;
        _stream_avg_pool_serial_20_source_1_idle <= 1;
      end 
      if((_stream_avg_pool_serial_20_source_1_source_pat_fsm_0 == 2) && _stream_avg_pool_serial_20_stream_oready) begin
        _stream_avg_pool_serial_20_source_1_source_ram_renable <= 0;
        _stream_avg_pool_serial_20_source_1_idle <= 1;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1376 <= _set_flag_1375;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1377 <= _tmp_1376;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1378 <= _tmp_1377;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1379 <= _tmp_1378;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1380 <= _tmp_1379;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1381 <= _tmp_1380;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1382 <= _tmp_1381;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1383 <= _tmp_1382;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1384 <= _tmp_1383;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1385 <= _tmp_1384;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1386 <= _tmp_1385;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1387 <= _tmp_1386;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1388 <= _tmp_1387;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1389 <= _tmp_1388;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1390 <= _tmp_1389;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1391 <= _tmp_1390;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1392 <= _tmp_1391;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1393 <= _tmp_1392;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1394 <= _tmp_1393;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1395 <= _tmp_1394;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1396 <= _tmp_1395;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1397 <= _tmp_1396;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1398 <= _tmp_1397;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1399 <= _tmp_1398;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1400 <= _tmp_1399;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1401 <= _tmp_1400;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1402 <= _tmp_1401;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1403 <= _tmp_1402;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1404 <= _tmp_1403;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1405 <= _tmp_1404;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1406 <= _tmp_1405;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1407 <= _tmp_1406;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1408 <= _tmp_1407;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1409 <= _tmp_1408;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1410 <= _tmp_1409;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1411 <= _tmp_1410;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1414 <= _tmp_1413;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1415 <= _tmp_1414;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1416 <= _tmp_1415;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1417 <= _tmp_1416;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1418 <= _tmp_1417;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1419 <= _tmp_1418;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1420 <= _tmp_1419;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1421 <= _tmp_1420;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1422 <= _tmp_1421;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1423 <= _tmp_1422;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1424 <= _tmp_1423;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1425 <= _tmp_1424;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1426 <= _tmp_1425;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1427 <= _tmp_1426;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1428 <= _tmp_1427;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1429 <= _tmp_1428;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1430 <= _tmp_1429;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1431 <= _tmp_1430;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1432 <= _tmp_1431;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1433 <= _tmp_1432;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1434 <= _tmp_1433;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1435 <= _tmp_1434;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1436 <= _tmp_1435;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1437 <= _tmp_1436;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1438 <= _tmp_1437;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1439 <= _tmp_1438;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1440 <= _tmp_1439;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1441 <= _tmp_1440;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1442 <= _tmp_1441;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1443 <= _tmp_1442;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1444 <= _tmp_1443;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1445 <= _tmp_1444;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1446 <= _tmp_1445;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1447 <= _tmp_1446;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1448 <= _tmp_1447;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1449 <= _tmp_1448;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1450 <= cparam_avg_pool_serial_20_stream_size;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1451 <= _tmp_1450;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1452 <= _tmp_1451;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1453 <= _tmp_1452;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1454 <= _tmp_1453;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1455 <= _tmp_1454;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1456 <= _tmp_1455;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1457 <= _tmp_1456;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1458 <= _tmp_1457;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1459 <= _tmp_1458;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1460 <= _tmp_1459;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1461 <= _tmp_1460;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1462 <= _tmp_1461;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1463 <= _tmp_1462;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1464 <= _tmp_1463;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1465 <= _tmp_1464;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1466 <= _tmp_1465;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1467 <= _tmp_1466;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1468 <= _tmp_1467;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1469 <= _tmp_1468;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1470 <= _tmp_1469;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1471 <= _tmp_1470;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1472 <= _tmp_1471;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1473 <= _tmp_1472;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1474 <= _tmp_1473;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1475 <= _tmp_1474;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1476 <= _tmp_1475;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1477 <= _tmp_1476;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1478 <= _tmp_1477;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1479 <= _tmp_1478;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1480 <= _tmp_1479;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1481 <= _tmp_1480;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1482 <= _tmp_1481;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1483 <= _tmp_1482;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1484 <= _tmp_1483;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1485 <= _tmp_1484;
      end 
      if(_tmp_1411) begin
        _stream_avg_pool_serial_20_sink_6_sink_mode <= 5'b1;
        _stream_avg_pool_serial_20_sink_6_sink_offset <= _tmp_1449;
        _stream_avg_pool_serial_20_sink_6_sink_size <= _tmp_1485;
        _stream_avg_pool_serial_20_sink_6_sink_stride <= 1;
      end 
      if(_tmp_1411) begin
        _stream_avg_pool_serial_20_sink_6_sink_sel <= 2;
      end 
      if(_stream_avg_pool_serial_20_sink_start && _stream_avg_pool_serial_20_sink_6_sink_mode & 5'b1 && _stream_avg_pool_serial_20_stream_oready) begin
        _stream_avg_pool_serial_20_sink_6_sink_offset_buf <= _stream_avg_pool_serial_20_sink_6_sink_offset;
        _stream_avg_pool_serial_20_sink_6_sink_size_buf <= _stream_avg_pool_serial_20_sink_6_sink_size;
        _stream_avg_pool_serial_20_sink_6_sink_stride_buf <= _stream_avg_pool_serial_20_sink_6_sink_stride;
      end 
      if((_stream_avg_pool_serial_20_sink_6_sink_fsm_1 == 1) && _stream_avg_pool_serial_20_stream_oready) begin
        _stream_avg_pool_serial_20_sink_6_sink_waddr <= _stream_avg_pool_serial_20_sink_6_sink_offset_buf - _stream_avg_pool_serial_20_sink_6_sink_stride_buf;
        _stream_avg_pool_serial_20_sink_6_sink_count <= _stream_avg_pool_serial_20_sink_6_sink_size_buf;
      end 
      if((_stream_avg_pool_serial_20_sink_6_sink_fsm_1 == 2) && stream_avg_pool_serial_20_sink_7_data && _stream_avg_pool_serial_20_stream_oready) begin
        _stream_avg_pool_serial_20_sink_6_sink_waddr <= _stream_avg_pool_serial_20_sink_6_sink_waddr + _stream_avg_pool_serial_20_sink_6_sink_stride_buf;
        _stream_avg_pool_serial_20_sink_6_sink_wdata <= stream_avg_pool_serial_20_sink_6_data;
        _stream_avg_pool_serial_20_sink_6_sink_wenable <= 1;
        _stream_avg_pool_serial_20_sink_6_sink_count <= _stream_avg_pool_serial_20_sink_6_sink_count - 1;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1602 <= _stream_avg_pool_serial_20_source_start;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1603 <= _tmp_1602;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1604 <= _tmp_1603;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1605 <= _stream_avg_pool_serial_20_source_start;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1606 <= _tmp_1605;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1607 <= _tmp_1606;
      end 
      if(_stream_avg_pool_serial_20_stream_oready && _tmp_1607) begin
        __variable_wdata_880 <= 1;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1608 <= _stream_avg_pool_serial_20_source_start;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1609 <= _tmp_1608;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1610 <= _tmp_1609;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1611 <= _tmp_1610;
      end 
      if(_stream_avg_pool_serial_20_stream_oready && _tmp_1611) begin
        __variable_wdata_880 <= 0;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1614 <= _tmp_1613;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1617 <= _tmp_1616;
      end 
      if(_stream_avg_pool_serial_20_stream_oready && _tmp_1617) begin
        __variable_wdata_880 <= 1;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1618 <= _stream_avg_pool_serial_20_source_start;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1619 <= _tmp_1618;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1620 <= _tmp_1619;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1621 <= _tmp_1620;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1622 <= _tmp_1621;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1623 <= _tmp_1622;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1624 <= _tmp_1623;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1625 <= _tmp_1624;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1626 <= _tmp_1625;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1627 <= _tmp_1626;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1628 <= _tmp_1627;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1629 <= _tmp_1628;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1630 <= _tmp_1629;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1631 <= _tmp_1630;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1632 <= _tmp_1631;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1633 <= _tmp_1632;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1634 <= _tmp_1633;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1635 <= _tmp_1634;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1636 <= _tmp_1635;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1637 <= _tmp_1636;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1638 <= _tmp_1637;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1639 <= _tmp_1638;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1640 <= _tmp_1639;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1641 <= _tmp_1640;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1642 <= _tmp_1641;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1643 <= _tmp_1642;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1644 <= _tmp_1643;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1645 <= _tmp_1644;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1646 <= _tmp_1645;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1647 <= _tmp_1646;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1648 <= _tmp_1647;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1649 <= _tmp_1648;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1650 <= _tmp_1649;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1651 <= _tmp_1650;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1652 <= _tmp_1651;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1653 <= _tmp_1652;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1654 <= _stream_avg_pool_serial_20_source_stop;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1655 <= _tmp_1654;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1656 <= _tmp_1655;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1657 <= _tmp_1656;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1658 <= _tmp_1657;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1659 <= _tmp_1658;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1660 <= _tmp_1659;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1661 <= _tmp_1660;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1662 <= _tmp_1661;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1663 <= _tmp_1662;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1664 <= _tmp_1663;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1665 <= _tmp_1664;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1666 <= _tmp_1665;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1667 <= _tmp_1666;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1668 <= _tmp_1667;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1669 <= _tmp_1668;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1670 <= _tmp_1669;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1671 <= _tmp_1670;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1672 <= _tmp_1671;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1673 <= _tmp_1672;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1674 <= _tmp_1673;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1675 <= _tmp_1674;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1676 <= _tmp_1675;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1677 <= _tmp_1676;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1678 <= _tmp_1677;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1679 <= _tmp_1678;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1680 <= _tmp_1679;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1681 <= _tmp_1680;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1682 <= _tmp_1681;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1683 <= _tmp_1682;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1684 <= _tmp_1683;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1685 <= _tmp_1684;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1686 <= _tmp_1685;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1687 <= _tmp_1686;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1688 <= _tmp_1687;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1689 <= _tmp_1688;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1690 <= _stream_avg_pool_serial_20_source_busy;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1691 <= _tmp_1690;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1692 <= _tmp_1691;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1693 <= _tmp_1692;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1694 <= _tmp_1693;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1695 <= _tmp_1694;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1696 <= _tmp_1695;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1697 <= _tmp_1696;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1698 <= _tmp_1697;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1699 <= _tmp_1698;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1700 <= _tmp_1699;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1701 <= _tmp_1700;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1702 <= _tmp_1701;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1703 <= _tmp_1702;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1704 <= _tmp_1703;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1705 <= _tmp_1704;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1706 <= _tmp_1705;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1707 <= _tmp_1706;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1708 <= _tmp_1707;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1709 <= _tmp_1708;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1710 <= _tmp_1709;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1711 <= _tmp_1710;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1712 <= _tmp_1711;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1713 <= _tmp_1712;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1714 <= _tmp_1713;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1715 <= _tmp_1714;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1716 <= _tmp_1715;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1717 <= _tmp_1716;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1718 <= _tmp_1717;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1719 <= _tmp_1718;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1720 <= _tmp_1719;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1721 <= _tmp_1720;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1722 <= _tmp_1721;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1723 <= _tmp_1722;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1724 <= _tmp_1723;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1725 <= _tmp_1724;
      end 
      if(_stream_avg_pool_serial_20_stream_oready) begin
        _tmp_1726 <= _stream_avg_pool_serial_20_sink_busy;
      end 
      if(!_stream_avg_pool_serial_20_sink_busy && _tmp_1726) begin
        _stream_avg_pool_serial_20_busy_reg <= 0;
      end 
      if(_stream_avg_pool_serial_20_source_busy) begin
        _stream_avg_pool_serial_20_busy_reg <= 1;
      end 
    end
  end

  localparam _stream_avg_pool_serial_20_fsm_1 = 1;
  localparam _stream_avg_pool_serial_20_fsm_2 = 2;
  localparam _stream_avg_pool_serial_20_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_avg_pool_serial_20_fsm <= _stream_avg_pool_serial_20_fsm_init;
      _stream_avg_pool_serial_20_source_start <= 0;
      _stream_avg_pool_serial_20_source_busy <= 0;
      _stream_avg_pool_serial_20_stream_ivalid <= 0;
    end else begin
      if(_stream_avg_pool_serial_20_stream_oready && _tmp_1604) begin
        _stream_avg_pool_serial_20_stream_ivalid <= 1;
      end 
      if(_stream_avg_pool_serial_20_stream_oready && _tmp_1614) begin
        _stream_avg_pool_serial_20_stream_ivalid <= 0;
      end 
      case(_stream_avg_pool_serial_20_fsm)
        _stream_avg_pool_serial_20_fsm_init: begin
          if(_stream_avg_pool_serial_20_run_flag) begin
            _stream_avg_pool_serial_20_source_start <= 1;
          end 
          if(_stream_avg_pool_serial_20_run_flag) begin
            _stream_avg_pool_serial_20_fsm <= _stream_avg_pool_serial_20_fsm_1;
          end 
        end
        _stream_avg_pool_serial_20_fsm_1: begin
          if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_stream_oready) begin
            _stream_avg_pool_serial_20_source_start <= 0;
            _stream_avg_pool_serial_20_source_busy <= 1;
          end 
          if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_stream_oready) begin
            _stream_avg_pool_serial_20_fsm <= _stream_avg_pool_serial_20_fsm_2;
          end 
        end
        _stream_avg_pool_serial_20_fsm_2: begin
          if(_stream_avg_pool_serial_20_stream_oready) begin
            _stream_avg_pool_serial_20_fsm <= _stream_avg_pool_serial_20_fsm_3;
          end 
        end
        _stream_avg_pool_serial_20_fsm_3: begin
          if(_stream_avg_pool_serial_20_stream_oready && (_stream_avg_pool_serial_20_source_1_idle && (_stream_avg_pool_serial_20_fsm == 3))) begin
            _stream_avg_pool_serial_20_source_busy <= 0;
          end 
          if(_stream_avg_pool_serial_20_stream_oready && (_stream_avg_pool_serial_20_source_1_idle && (_stream_avg_pool_serial_20_fsm == 3)) && _stream_avg_pool_serial_20_run_flag) begin
            _stream_avg_pool_serial_20_source_start <= 1;
          end 
          if(_stream_avg_pool_serial_20_stream_oready && (_stream_avg_pool_serial_20_source_1_idle && (_stream_avg_pool_serial_20_fsm == 3))) begin
            _stream_avg_pool_serial_20_fsm <= _stream_avg_pool_serial_20_fsm_init;
          end 
          if(_stream_avg_pool_serial_20_stream_oready && (_stream_avg_pool_serial_20_source_1_idle && (_stream_avg_pool_serial_20_fsm == 3)) && _stream_avg_pool_serial_20_run_flag) begin
            _stream_avg_pool_serial_20_fsm <= _stream_avg_pool_serial_20_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_22_source_7_source_ram_renable <= 0;
      _stream_conv2d_22_source_7_source_fifo_deq <= 0;
      _stream_conv2d_22_source_7_idle <= 1;
      _stream_conv2d_22_source_9_source_ram_renable <= 0;
      _stream_conv2d_22_source_9_source_fifo_deq <= 0;
      _stream_conv2d_22_source_9_idle <= 1;
      _stream_conv2d_22_source_11_source_ram_renable <= 0;
      _stream_conv2d_22_source_11_source_fifo_deq <= 0;
      _stream_conv2d_22_source_11_idle <= 1;
      _stream_conv2d_22_source_13_source_ram_renable <= 0;
      _stream_conv2d_22_source_13_source_fifo_deq <= 0;
      _stream_conv2d_22_source_13_idle <= 1;
      _stream_conv2d_22_source_15_source_ram_renable <= 0;
      _stream_conv2d_22_source_15_source_fifo_deq <= 0;
      _stream_conv2d_22_source_15_idle <= 1;
      _stream_conv2d_22_source_20_source_ram_renable <= 0;
      _stream_conv2d_22_source_20_source_fifo_deq <= 0;
      _stream_conv2d_22_source_20_idle <= 1;
      _stream_conv2d_22_source_21_source_ram_renable <= 0;
      _stream_conv2d_22_source_21_source_fifo_deq <= 0;
      _stream_conv2d_22_source_21_idle <= 1;
      _stream_conv2d_22_sink_26_sink_wenable <= 0;
      _stream_conv2d_22_sink_26_sink_fifo_enq <= 0;
      _stream_conv2d_22_sink_27_sink_wenable <= 0;
      _stream_conv2d_22_sink_27_sink_fifo_enq <= 0;
      __stream_conv2d_22_stream_ivalid_1 <= 0;
      __stream_conv2d_22_stream_ivalid_2 <= 0;
      __stream_conv2d_22_stream_ivalid_3 <= 0;
      __stream_conv2d_22_stream_ivalid_4 <= 0;
      __stream_conv2d_22_stream_ivalid_5 <= 0;
      __stream_conv2d_22_stream_ivalid_6 <= 0;
      __stream_conv2d_22_stream_ivalid_7 <= 0;
      __stream_conv2d_22_stream_ivalid_8 <= 0;
      __stream_conv2d_22_stream_ivalid_9 <= 0;
      __stream_conv2d_22_stream_ivalid_10 <= 0;
      __stream_conv2d_22_stream_ivalid_11 <= 0;
      __stream_conv2d_22_stream_ivalid_12 <= 0;
      __stream_conv2d_22_stream_ivalid_13 <= 0;
      __stream_conv2d_22_stream_ivalid_14 <= 0;
      __stream_conv2d_22_stream_ivalid_15 <= 0;
      __stream_conv2d_22_stream_ivalid_16 <= 0;
      __stream_conv2d_22_stream_ivalid_17 <= 0;
      __stream_conv2d_22_stream_ivalid_18 <= 0;
      __stream_conv2d_22_stream_ivalid_19 <= 0;
      __stream_conv2d_22_stream_ivalid_20 <= 0;
      __stream_conv2d_22_stream_ivalid_21 <= 0;
      __stream_conv2d_22_stream_ivalid_22 <= 0;
      __stream_conv2d_22_stream_ivalid_23 <= 0;
      __stream_conv2d_22_stream_ivalid_24 <= 0;
      _eq_data_964 <= 0;
      _eq_data_968 <= 0;
      _plus_data_988 <= 0;
      _plus_data_993 <= 0;
      _plus_data_998 <= 0;
      __delay_data_1157__variable_963 <= 0;
      __delay_data_1158_pointer_983 <= 0;
      __delay_data_1159_reinterpretcast_982 <= 0;
      __delay_data_1160__variable_914 <= 0;
      __delay_data_1175__variable_909 <= 0;
      __delay_data_1183_cond_930 <= 0;
      __delay_data_1197_cond_937 <= 0;
      __delay_data_1161__delay_1160__variable_914 <= 0;
      __delay_data_1168_plus_993 <= 0;
      __delay_data_1176__delay_1175__variable_909 <= 0;
      __delay_data_1184__delay_1183_cond_930 <= 0;
      __delay_data_1198__delay_1197_cond_937 <= 0;
      __delay_data_1212_plus_998 <= 0;
      __delay_data_1162__delay_1161__delay_1160__variable_914 <= 0;
      __delay_data_1169__delay_1168_plus_993 <= 0;
      __delay_data_1177__delay_1176__delay_1175__variable_909 <= 0;
      __delay_data_1185__delay_1184__delay_1183_cond_930 <= 0;
      __delay_data_1199__delay_1198__delay_1197_cond_937 <= 0;
      __delay_data_1213__delay_1212_plus_998 <= 0;
      __delay_data_1163__delay_1162__delay_1161____variable_914 <= 0;
      __delay_data_1170__delay_1169__delay_1168_plus_993 <= 0;
      __delay_data_1178__delay_1177__delay_1176____variable_909 <= 0;
      __delay_data_1186__delay_1185__delay_1184__delay_1183_cond_930 <= 0;
      __delay_data_1200__delay_1199__delay_1198__delay_1197_cond_937 <= 0;
      __delay_data_1214__delay_1213__delay_1212_plus_998 <= 0;
      __delay_data_1164__delay_1163__delay_1162____variable_914 <= 0;
      __delay_data_1171__delay_1170__delay_1169__delay_1168_plus_993 <= 0;
      __delay_data_1179__delay_1178__delay_1177____variable_909 <= 0;
      __delay_data_1187__delay_1186__delay_1185__delay_1184___cond_930 <= 0;
      __delay_data_1201__delay_1200__delay_1199__delay_1198___cond_937 <= 0;
      __delay_data_1215__delay_1214__delay_1213__delay_1212_plus_998 <= 0;
      __delay_data_1165__delay_1164__delay_1163____variable_914 <= 0;
      __delay_data_1172__delay_1171__delay_1170__delay_1169___plus_993 <= 0;
      __delay_data_1180__delay_1179__delay_1178____variable_909 <= 0;
      __delay_data_1188__delay_1187__delay_1186__delay_1185___cond_930 <= 0;
      __delay_data_1202__delay_1201__delay_1200__delay_1199___cond_937 <= 0;
      __delay_data_1216__delay_1215__delay_1214__delay_1213___plus_998 <= 0;
      __delay_data_1166__delay_1165__delay_1164____variable_914 <= 0;
      __delay_data_1173__delay_1172__delay_1171__delay_1170___plus_993 <= 0;
      __delay_data_1181__delay_1180__delay_1179____variable_909 <= 0;
      __delay_data_1189__delay_1188__delay_1187__delay_1186___cond_930 <= 0;
      __delay_data_1203__delay_1202__delay_1201__delay_1200___cond_937 <= 0;
      __delay_data_1217__delay_1216__delay_1215__delay_1214___plus_998 <= 0;
      __delay_data_1167__delay_1166__delay_1165____variable_914 <= 0;
      __delay_data_1174__delay_1173__delay_1172__delay_1171___plus_993 <= 0;
      __delay_data_1182__delay_1181__delay_1180____variable_909 <= 0;
      __delay_data_1190__delay_1189__delay_1188__delay_1187___cond_930 <= 0;
      __delay_data_1204__delay_1203__delay_1202__delay_1201___cond_937 <= 0;
      __delay_data_1218__delay_1217__delay_1216__delay_1215___plus_998 <= 0;
      __delay_data_1191__delay_1190__delay_1189__delay_1188___cond_930 <= 0;
      __delay_data_1205__delay_1204__delay_1203__delay_1202___cond_937 <= 0;
      __delay_data_1219__delay_1218__delay_1217__delay_1216___plus_998 <= 0;
      __delay_data_1192__delay_1191__delay_1190__delay_1189___cond_930 <= 0;
      __delay_data_1206__delay_1205__delay_1204__delay_1203___cond_937 <= 0;
      __delay_data_1220__delay_1219__delay_1218__delay_1217___plus_998 <= 0;
      __delay_data_1193__delay_1192__delay_1191__delay_1190___cond_930 <= 0;
      __delay_data_1207__delay_1206__delay_1205__delay_1204___cond_937 <= 0;
      __delay_data_1221__delay_1220__delay_1219__delay_1218___plus_998 <= 0;
      __delay_data_1194__delay_1193__delay_1192__delay_1191___cond_930 <= 0;
      __delay_data_1208__delay_1207__delay_1206__delay_1205___cond_937 <= 0;
      __delay_data_1222__delay_1221__delay_1220__delay_1219___plus_998 <= 0;
      __delay_data_1195__delay_1194__delay_1193__delay_1192___cond_930 <= 0;
      __delay_data_1209__delay_1208__delay_1207__delay_1206___cond_937 <= 0;
      __delay_data_1223__delay_1222__delay_1221__delay_1220___plus_998 <= 0;
      __delay_data_1196__delay_1195__delay_1194__delay_1193___cond_930 <= 0;
      __delay_data_1210__delay_1209__delay_1208__delay_1207___cond_937 <= 0;
      __delay_data_1224__delay_1223__delay_1222__delay_1221___plus_998 <= 0;
      _plus_data_996 <= 0;
      __delay_data_1211__delay_1210__delay_1209__delay_1208___cond_937 <= 0;
      __delay_data_1225__delay_1224__delay_1223__delay_1222___plus_998 <= 0;
      __delay_data_1226__substreamoutput_995 <= 0;
      __delay_data_1227__delay_1226__substreamoutput_995 <= 0;
      __delay_data_1228__delay_1227__delay_1226__substreamoutput_995 <= 0;
      __delay_data_1229__delay_1228__delay_1227____substreamoutput_995 <= 0;
      __delay_data_1230__delay_1229__delay_1228____substreamoutput_995 <= 0;
      __delay_data_1231__delay_1230__delay_1229____substreamoutput_995 <= 0;
      __delay_data_1232__delay_1231__delay_1230____substreamoutput_995 <= 0;
      __delay_data_1233__delay_1232__delay_1231____substreamoutput_995 <= 0;
      __delay_data_1234__delay_1233__delay_1232____substreamoutput_995 <= 0;
      __delay_data_1235__delay_1234__delay_1233____substreamoutput_995 <= 0;
      _stream_conv2d_22_parameter_0_next_parameter_data <= 0;
      __variable_wdata_909 <= 0;
      _stream_conv2d_22_parameter_1_next_parameter_data <= 0;
      __variable_wdata_910 <= 0;
      _stream_conv2d_22_parameter_2_next_parameter_data <= 0;
      __variable_wdata_911 <= 0;
      _stream_conv2d_22_parameter_3_next_parameter_data <= 0;
      __variable_wdata_912 <= 0;
      _stream_conv2d_22_parameter_4_next_parameter_data <= 0;
      __variable_wdata_913 <= 0;
      _stream_conv2d_22_parameter_6_next_parameter_data <= 0;
      __variable_wdata_924 <= 0;
      _stream_conv2d_22_source_7_source_mode <= 5'b0;
      _stream_conv2d_22_source_7_source_offset <= 0;
      _source_stream_conv2d_22_source_7_pat_size_0 <= 0;
      _source_stream_conv2d_22_source_7_pat_stride_0 <= 0;
      _source_stream_conv2d_22_source_7_pat_size_1 <= 0;
      _source_stream_conv2d_22_source_7_pat_stride_1 <= 0;
      _source_stream_conv2d_22_source_7_pat_size_2 <= 0;
      _source_stream_conv2d_22_source_7_pat_stride_2 <= 0;
      _source_stream_conv2d_22_source_7_pat_size_3 <= 0;
      _source_stream_conv2d_22_source_7_pat_stride_3 <= 0;
      _stream_conv2d_22_source_7_source_sel <= 0;
      _stream_conv2d_22_source_7_source_offset_buf <= 0;
      _source_stream_conv2d_22_source_7_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_22_source_7_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_22_source_7_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_22_source_7_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_22_source_7_pat_count_0 <= 0;
      _source_stream_conv2d_22_source_7_pat_count_1 <= 0;
      _source_stream_conv2d_22_source_7_pat_count_2 <= 0;
      _source_stream_conv2d_22_source_7_pat_count_3 <= 0;
      _source_stream_conv2d_22_source_7_pat_size_buf_0 <= 0;
      _source_stream_conv2d_22_source_7_pat_size_buf_1 <= 0;
      _source_stream_conv2d_22_source_7_pat_size_buf_2 <= 0;
      _source_stream_conv2d_22_source_7_pat_size_buf_3 <= 0;
      _source_stream_conv2d_22_source_7_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_22_source_7_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_22_source_7_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_22_source_7_pat_stride_buf_3 <= 0;
      __variable_wdata_925 <= 0;
      _stream_conv2d_22_source_7_source_ram_raddr <= 0;
      _stream_conv2d_22_parameter_8_next_parameter_data <= 0;
      __variable_wdata_931 <= 0;
      _stream_conv2d_22_source_9_source_mode <= 5'b0;
      _stream_conv2d_22_source_9_source_offset <= 0;
      _source_stream_conv2d_22_source_9_pat_size_0 <= 0;
      _source_stream_conv2d_22_source_9_pat_stride_0 <= 0;
      _source_stream_conv2d_22_source_9_pat_size_1 <= 0;
      _source_stream_conv2d_22_source_9_pat_stride_1 <= 0;
      _source_stream_conv2d_22_source_9_pat_size_2 <= 0;
      _source_stream_conv2d_22_source_9_pat_stride_2 <= 0;
      _source_stream_conv2d_22_source_9_pat_size_3 <= 0;
      _source_stream_conv2d_22_source_9_pat_stride_3 <= 0;
      _stream_conv2d_22_source_9_source_sel <= 0;
      _stream_conv2d_22_source_9_source_offset_buf <= 0;
      _source_stream_conv2d_22_source_9_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_22_source_9_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_22_source_9_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_22_source_9_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_22_source_9_pat_count_0 <= 0;
      _source_stream_conv2d_22_source_9_pat_count_1 <= 0;
      _source_stream_conv2d_22_source_9_pat_count_2 <= 0;
      _source_stream_conv2d_22_source_9_pat_count_3 <= 0;
      _source_stream_conv2d_22_source_9_pat_size_buf_0 <= 0;
      _source_stream_conv2d_22_source_9_pat_size_buf_1 <= 0;
      _source_stream_conv2d_22_source_9_pat_size_buf_2 <= 0;
      _source_stream_conv2d_22_source_9_pat_size_buf_3 <= 0;
      _source_stream_conv2d_22_source_9_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_22_source_9_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_22_source_9_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_22_source_9_pat_stride_buf_3 <= 0;
      __variable_wdata_932 <= 0;
      _stream_conv2d_22_source_9_source_ram_raddr <= 0;
      _stream_conv2d_22_parameter_10_next_parameter_data <= 0;
      __variable_wdata_938 <= 0;
      _stream_conv2d_22_source_11_source_mode <= 5'b0;
      _stream_conv2d_22_source_11_source_empty_data <= 0;
      __variable_wdata_939 <= 0;
      _stream_conv2d_22_parameter_12_next_parameter_data <= 0;
      __variable_wdata_945 <= 0;
      _stream_conv2d_22_source_13_source_mode <= 5'b0;
      _stream_conv2d_22_source_13_source_empty_data <= 0;
      __variable_wdata_946 <= 0;
      _stream_conv2d_22_parameter_14_next_parameter_data <= 0;
      __variable_wdata_952 <= 0;
      _stream_conv2d_22_source_15_source_mode <= 5'b0;
      _stream_conv2d_22_source_15_source_empty_data <= 0;
      __variable_wdata_953 <= 0;
      _stream_conv2d_22_parameter_16_next_parameter_data <= 0;
      __variable_wdata_959 <= 0;
      _stream_conv2d_22_parameter_17_next_parameter_data <= 0;
      __variable_wdata_960 <= 0;
      _stream_conv2d_22_parameter_18_next_parameter_data <= 0;
      __variable_wdata_961 <= 0;
      _stream_conv2d_22_parameter_19_next_parameter_data <= 0;
      __variable_wdata_962 <= 0;
      _stream_conv2d_22_source_20_source_mode <= 5'b0;
      _stream_conv2d_22_source_20_source_offset <= 0;
      _source_stream_conv2d_22_source_20_pat_size_0 <= 0;
      _source_stream_conv2d_22_source_20_pat_stride_0 <= 0;
      _source_stream_conv2d_22_source_20_pat_size_1 <= 0;
      _source_stream_conv2d_22_source_20_pat_stride_1 <= 0;
      _source_stream_conv2d_22_source_20_pat_size_2 <= 0;
      _source_stream_conv2d_22_source_20_pat_stride_2 <= 0;
      _source_stream_conv2d_22_source_20_pat_size_3 <= 0;
      _source_stream_conv2d_22_source_20_pat_stride_3 <= 0;
      _stream_conv2d_22_source_20_source_sel <= 0;
      _stream_conv2d_22_source_20_source_offset_buf <= 0;
      _source_stream_conv2d_22_source_20_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_22_source_20_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_22_source_20_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_22_source_20_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_22_source_20_pat_count_0 <= 0;
      _source_stream_conv2d_22_source_20_pat_count_1 <= 0;
      _source_stream_conv2d_22_source_20_pat_count_2 <= 0;
      _source_stream_conv2d_22_source_20_pat_count_3 <= 0;
      _source_stream_conv2d_22_source_20_pat_size_buf_0 <= 0;
      _source_stream_conv2d_22_source_20_pat_size_buf_1 <= 0;
      _source_stream_conv2d_22_source_20_pat_size_buf_2 <= 0;
      _source_stream_conv2d_22_source_20_pat_size_buf_3 <= 0;
      _source_stream_conv2d_22_source_20_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_22_source_20_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_22_source_20_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_22_source_20_pat_stride_buf_3 <= 0;
      __variable_wdata_963 <= 0;
      _stream_conv2d_22_source_20_source_ram_raddr <= 0;
      _stream_conv2d_22_source_21_source_mode <= 5'b0;
      _stream_conv2d_22_source_21_source_offset <= 0;
      _source_stream_conv2d_22_source_21_pat_size_0 <= 0;
      _source_stream_conv2d_22_source_21_pat_stride_0 <= 0;
      _source_stream_conv2d_22_source_21_pat_size_1 <= 0;
      _source_stream_conv2d_22_source_21_pat_stride_1 <= 0;
      _source_stream_conv2d_22_source_21_pat_size_2 <= 0;
      _source_stream_conv2d_22_source_21_pat_stride_2 <= 0;
      _source_stream_conv2d_22_source_21_pat_size_3 <= 0;
      _source_stream_conv2d_22_source_21_pat_stride_3 <= 0;
      _stream_conv2d_22_source_21_source_sel <= 0;
      _stream_conv2d_22_source_21_source_offset_buf <= 0;
      _source_stream_conv2d_22_source_21_pat_cur_offset_0 <= 0;
      _source_stream_conv2d_22_source_21_pat_cur_offset_1 <= 0;
      _source_stream_conv2d_22_source_21_pat_cur_offset_2 <= 0;
      _source_stream_conv2d_22_source_21_pat_cur_offset_3 <= 0;
      _source_stream_conv2d_22_source_21_pat_count_0 <= 0;
      _source_stream_conv2d_22_source_21_pat_count_1 <= 0;
      _source_stream_conv2d_22_source_21_pat_count_2 <= 0;
      _source_stream_conv2d_22_source_21_pat_count_3 <= 0;
      _source_stream_conv2d_22_source_21_pat_size_buf_0 <= 0;
      _source_stream_conv2d_22_source_21_pat_size_buf_1 <= 0;
      _source_stream_conv2d_22_source_21_pat_size_buf_2 <= 0;
      _source_stream_conv2d_22_source_21_pat_size_buf_3 <= 0;
      _source_stream_conv2d_22_source_21_pat_stride_buf_0 <= 0;
      _source_stream_conv2d_22_source_21_pat_stride_buf_1 <= 0;
      _source_stream_conv2d_22_source_21_pat_stride_buf_2 <= 0;
      _source_stream_conv2d_22_source_21_pat_stride_buf_3 <= 0;
      __variable_wdata_977 <= 0;
      _stream_conv2d_22_source_21_source_ram_raddr <= 0;
      _tmp_1827 <= 0;
      _tmp_1828 <= 0;
      _tmp_1829 <= 0;
      _tmp_1830 <= 0;
      _tmp_1831 <= 0;
      _tmp_1832 <= 0;
      _tmp_1833 <= 0;
      _tmp_1834 <= 0;
      _tmp_1835 <= 0;
      _tmp_1836 <= 0;
      _tmp_1837 <= 0;
      _tmp_1838 <= 0;
      _tmp_1839 <= 0;
      _tmp_1840 <= 0;
      _tmp_1841 <= 0;
      _tmp_1842 <= 0;
      _tmp_1843 <= 0;
      _tmp_1844 <= 0;
      _tmp_1845 <= 0;
      _tmp_1846 <= 0;
      _tmp_1847 <= 0;
      _tmp_1848 <= 0;
      _tmp_1849 <= 0;
      _tmp_1850 <= 0;
      _tmp_1851 <= 0;
      _tmp_1852 <= 0;
      _tmp_1855 <= 0;
      _tmp_1856 <= 0;
      _tmp_1857 <= 0;
      _tmp_1858 <= 0;
      _tmp_1859 <= 0;
      _tmp_1860 <= 0;
      _tmp_1861 <= 0;
      _tmp_1862 <= 0;
      _tmp_1863 <= 0;
      _tmp_1864 <= 0;
      _tmp_1865 <= 0;
      _tmp_1866 <= 0;
      _tmp_1867 <= 0;
      _tmp_1868 <= 0;
      _tmp_1869 <= 0;
      _tmp_1870 <= 0;
      _tmp_1871 <= 0;
      _tmp_1872 <= 0;
      _tmp_1873 <= 0;
      _tmp_1874 <= 0;
      _tmp_1875 <= 0;
      _tmp_1876 <= 0;
      _tmp_1877 <= 0;
      _tmp_1878 <= 0;
      _tmp_1879 <= 0;
      _tmp_1880 <= 0;
      _tmp_1881 <= 0;
      _tmp_1882 <= 0;
      _tmp_1883 <= 0;
      _tmp_1884 <= 0;
      _tmp_1885 <= 0;
      _tmp_1886 <= 0;
      _tmp_1887 <= 0;
      _tmp_1888 <= 0;
      _tmp_1889 <= 0;
      _tmp_1890 <= 0;
      _tmp_1891 <= 0;
      _tmp_1892 <= 0;
      _tmp_1893 <= 0;
      _tmp_1894 <= 0;
      _tmp_1895 <= 0;
      _tmp_1896 <= 0;
      _tmp_1897 <= 0;
      _tmp_1898 <= 0;
      _tmp_1899 <= 0;
      _tmp_1900 <= 0;
      _tmp_1901 <= 0;
      _tmp_1902 <= 0;
      _tmp_1903 <= 0;
      _tmp_1904 <= 0;
      _tmp_1905 <= 0;
      _tmp_1906 <= 0;
      _stream_conv2d_22_sink_26_sink_mode <= 5'b0;
      _stream_conv2d_22_sink_26_sink_offset <= 0;
      _stream_conv2d_22_sink_26_sink_size <= 0;
      _stream_conv2d_22_sink_26_sink_stride <= 0;
      _stream_conv2d_22_sink_26_sink_sel <= 0;
      _stream_conv2d_22_sink_26_sink_offset_buf <= 0;
      _stream_conv2d_22_sink_26_sink_size_buf <= 0;
      _stream_conv2d_22_sink_26_sink_stride_buf <= 0;
      _stream_conv2d_22_sink_26_sink_waddr <= 0;
      _stream_conv2d_22_sink_26_sink_count <= 0;
      _stream_conv2d_22_sink_26_sink_wdata <= 0;
      _tmp_1919 <= 0;
      _tmp_1920 <= 0;
      _tmp_1921 <= 0;
      _tmp_1922 <= 0;
      _tmp_1923 <= 0;
      _tmp_1924 <= 0;
      __variable_wdata_914 <= 0;
      _tmp_1925 <= 0;
      _tmp_1926 <= 0;
      _tmp_1927 <= 0;
      _tmp_1928 <= 0;
      _tmp_1931 <= 0;
      _tmp_1934 <= 0;
      _tmp_1935 <= 0;
      _tmp_1936 <= 0;
      _tmp_1937 <= 0;
      _tmp_1938 <= 0;
      _tmp_1939 <= 0;
      _tmp_1940 <= 0;
      _tmp_1941 <= 0;
      _tmp_1942 <= 0;
      _tmp_1943 <= 0;
      _tmp_1944 <= 0;
      _tmp_1945 <= 0;
      _tmp_1946 <= 0;
      _tmp_1947 <= 0;
      _tmp_1948 <= 0;
      _tmp_1949 <= 0;
      _tmp_1950 <= 0;
      _tmp_1951 <= 0;
      _tmp_1952 <= 0;
      _tmp_1953 <= 0;
      _tmp_1954 <= 0;
      _tmp_1955 <= 0;
      _tmp_1956 <= 0;
      _tmp_1957 <= 0;
      _tmp_1958 <= 0;
      _tmp_1959 <= 0;
      _tmp_1960 <= 0;
      _tmp_1961 <= 0;
      _tmp_1962 <= 0;
      _tmp_1963 <= 0;
      _tmp_1964 <= 0;
      _tmp_1965 <= 0;
      _tmp_1966 <= 0;
      _tmp_1967 <= 0;
      _tmp_1968 <= 0;
      _tmp_1969 <= 0;
      _tmp_1970 <= 0;
      _tmp_1971 <= 0;
      _tmp_1972 <= 0;
      _tmp_1973 <= 0;
      _tmp_1974 <= 0;
      _tmp_1975 <= 0;
      _tmp_1976 <= 0;
      _tmp_1977 <= 0;
      _tmp_1978 <= 0;
      _tmp_1979 <= 0;
      _tmp_1980 <= 0;
      _tmp_1981 <= 0;
      _tmp_1982 <= 0;
      _tmp_1983 <= 0;
      _tmp_1984 <= 0;
      _tmp_1985 <= 0;
      _tmp_1986 <= 0;
      _tmp_1987 <= 0;
      _tmp_1988 <= 0;
      _tmp_1989 <= 0;
      _tmp_1990 <= 0;
      _tmp_1991 <= 0;
      _tmp_1992 <= 0;
      _tmp_1993 <= 0;
      _tmp_1994 <= 0;
      _tmp_1995 <= 0;
      _tmp_1996 <= 0;
      _tmp_1997 <= 0;
      _tmp_1998 <= 0;
      _tmp_1999 <= 0;
      _tmp_2000 <= 0;
      _tmp_2001 <= 0;
      _tmp_2002 <= 0;
      _tmp_2003 <= 0;
      _tmp_2004 <= 0;
      _tmp_2005 <= 0;
      _tmp_2006 <= 0;
      _tmp_2007 <= 0;
      _tmp_2008 <= 0;
      _tmp_2009 <= 0;
      _tmp_2010 <= 0;
      _tmp_2011 <= 0;
      _tmp_2012 <= 0;
      _tmp_2013 <= 0;
      _stream_conv2d_22_busy_reg <= 0;
    end else begin
      if(_stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_7_source_ram_renable <= 0;
        _stream_conv2d_22_source_7_source_fifo_deq <= 0;
      end 
      _stream_conv2d_22_source_7_idle <= _stream_conv2d_22_source_7_idle;
      if(_stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_9_source_ram_renable <= 0;
        _stream_conv2d_22_source_9_source_fifo_deq <= 0;
      end 
      _stream_conv2d_22_source_9_idle <= _stream_conv2d_22_source_9_idle;
      if(_stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_11_source_ram_renable <= 0;
        _stream_conv2d_22_source_11_source_fifo_deq <= 0;
      end 
      _stream_conv2d_22_source_11_idle <= _stream_conv2d_22_source_11_idle;
      if(_stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_13_source_ram_renable <= 0;
        _stream_conv2d_22_source_13_source_fifo_deq <= 0;
      end 
      _stream_conv2d_22_source_13_idle <= _stream_conv2d_22_source_13_idle;
      if(_stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_15_source_ram_renable <= 0;
        _stream_conv2d_22_source_15_source_fifo_deq <= 0;
      end 
      _stream_conv2d_22_source_15_idle <= _stream_conv2d_22_source_15_idle;
      if(_stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_20_source_ram_renable <= 0;
        _stream_conv2d_22_source_20_source_fifo_deq <= 0;
      end 
      _stream_conv2d_22_source_20_idle <= _stream_conv2d_22_source_20_idle;
      if(_stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_21_source_ram_renable <= 0;
        _stream_conv2d_22_source_21_source_fifo_deq <= 0;
      end 
      _stream_conv2d_22_source_21_idle <= _stream_conv2d_22_source_21_idle;
      if(_stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_sink_26_sink_wenable <= 0;
        _stream_conv2d_22_sink_26_sink_fifo_enq <= 0;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_sink_27_sink_wenable <= 0;
        _stream_conv2d_22_sink_27_sink_fifo_enq <= 0;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_1 <= _stream_conv2d_22_stream_ivalid;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_2 <= __stream_conv2d_22_stream_ivalid_1;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_3 <= __stream_conv2d_22_stream_ivalid_2;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_4 <= __stream_conv2d_22_stream_ivalid_3;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_5 <= __stream_conv2d_22_stream_ivalid_4;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_6 <= __stream_conv2d_22_stream_ivalid_5;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_7 <= __stream_conv2d_22_stream_ivalid_6;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_8 <= __stream_conv2d_22_stream_ivalid_7;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_9 <= __stream_conv2d_22_stream_ivalid_8;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_10 <= __stream_conv2d_22_stream_ivalid_9;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_11 <= __stream_conv2d_22_stream_ivalid_10;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_12 <= __stream_conv2d_22_stream_ivalid_11;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_13 <= __stream_conv2d_22_stream_ivalid_12;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_14 <= __stream_conv2d_22_stream_ivalid_13;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_15 <= __stream_conv2d_22_stream_ivalid_14;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_16 <= __stream_conv2d_22_stream_ivalid_15;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_17 <= __stream_conv2d_22_stream_ivalid_16;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_18 <= __stream_conv2d_22_stream_ivalid_17;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_19 <= __stream_conv2d_22_stream_ivalid_18;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_20 <= __stream_conv2d_22_stream_ivalid_19;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_21 <= __stream_conv2d_22_stream_ivalid_20;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_22 <= __stream_conv2d_22_stream_ivalid_21;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_23 <= __stream_conv2d_22_stream_ivalid_22;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __stream_conv2d_22_stream_ivalid_24 <= __stream_conv2d_22_stream_ivalid_23;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _eq_data_964 <= stream_conv2d_22_parameter_1_data == 1'sd0;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _eq_data_968 <= stream_conv2d_22_parameter_2_data == 1'sd0;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _plus_data_988 <= _cond_data_944 + stream_conv2d_22_parameter_16_data;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _plus_data_993 <= _cond_data_951 + stream_conv2d_22_parameter_17_data;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _plus_data_998 <= _cond_data_958 + stream_conv2d_22_parameter_18_data;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1157__variable_963 <= stream_conv2d_22_source_20_data;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1158_pointer_983 <= _pointer_data_983;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1159_reinterpretcast_982 <= _reinterpretcast_data_982;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1160__variable_914 <= stream_conv2d_22__reduce_reset_data;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1175__variable_909 <= stream_conv2d_22_parameter_0_data;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1183_cond_930 <= _cond_data_930;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1197_cond_937 <= _cond_data_937;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1161__delay_1160__variable_914 <= __delay_data_1160__variable_914;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1168_plus_993 <= _plus_data_993;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1176__delay_1175__variable_909 <= __delay_data_1175__variable_909;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1184__delay_1183_cond_930 <= __delay_data_1183_cond_930;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1198__delay_1197_cond_937 <= __delay_data_1197_cond_937;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1212_plus_998 <= _plus_data_998;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1162__delay_1161__delay_1160__variable_914 <= __delay_data_1161__delay_1160__variable_914;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1169__delay_1168_plus_993 <= __delay_data_1168_plus_993;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1177__delay_1176__delay_1175__variable_909 <= __delay_data_1176__delay_1175__variable_909;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1185__delay_1184__delay_1183_cond_930 <= __delay_data_1184__delay_1183_cond_930;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1199__delay_1198__delay_1197_cond_937 <= __delay_data_1198__delay_1197_cond_937;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1213__delay_1212_plus_998 <= __delay_data_1212_plus_998;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1163__delay_1162__delay_1161____variable_914 <= __delay_data_1162__delay_1161__delay_1160__variable_914;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1170__delay_1169__delay_1168_plus_993 <= __delay_data_1169__delay_1168_plus_993;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1178__delay_1177__delay_1176____variable_909 <= __delay_data_1177__delay_1176__delay_1175__variable_909;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1186__delay_1185__delay_1184__delay_1183_cond_930 <= __delay_data_1185__delay_1184__delay_1183_cond_930;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1200__delay_1199__delay_1198__delay_1197_cond_937 <= __delay_data_1199__delay_1198__delay_1197_cond_937;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1214__delay_1213__delay_1212_plus_998 <= __delay_data_1213__delay_1212_plus_998;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1164__delay_1163__delay_1162____variable_914 <= __delay_data_1163__delay_1162__delay_1161____variable_914;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1171__delay_1170__delay_1169__delay_1168_plus_993 <= __delay_data_1170__delay_1169__delay_1168_plus_993;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1179__delay_1178__delay_1177____variable_909 <= __delay_data_1178__delay_1177__delay_1176____variable_909;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1187__delay_1186__delay_1185__delay_1184___cond_930 <= __delay_data_1186__delay_1185__delay_1184__delay_1183_cond_930;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1201__delay_1200__delay_1199__delay_1198___cond_937 <= __delay_data_1200__delay_1199__delay_1198__delay_1197_cond_937;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1215__delay_1214__delay_1213__delay_1212_plus_998 <= __delay_data_1214__delay_1213__delay_1212_plus_998;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1165__delay_1164__delay_1163____variable_914 <= __delay_data_1164__delay_1163__delay_1162____variable_914;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1172__delay_1171__delay_1170__delay_1169___plus_993 <= __delay_data_1171__delay_1170__delay_1169__delay_1168_plus_993;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1180__delay_1179__delay_1178____variable_909 <= __delay_data_1179__delay_1178__delay_1177____variable_909;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1188__delay_1187__delay_1186__delay_1185___cond_930 <= __delay_data_1187__delay_1186__delay_1185__delay_1184___cond_930;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1202__delay_1201__delay_1200__delay_1199___cond_937 <= __delay_data_1201__delay_1200__delay_1199__delay_1198___cond_937;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1216__delay_1215__delay_1214__delay_1213___plus_998 <= __delay_data_1215__delay_1214__delay_1213__delay_1212_plus_998;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1166__delay_1165__delay_1164____variable_914 <= __delay_data_1165__delay_1164__delay_1163____variable_914;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1173__delay_1172__delay_1171__delay_1170___plus_993 <= __delay_data_1172__delay_1171__delay_1170__delay_1169___plus_993;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1181__delay_1180__delay_1179____variable_909 <= __delay_data_1180__delay_1179__delay_1178____variable_909;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1189__delay_1188__delay_1187__delay_1186___cond_930 <= __delay_data_1188__delay_1187__delay_1186__delay_1185___cond_930;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1203__delay_1202__delay_1201__delay_1200___cond_937 <= __delay_data_1202__delay_1201__delay_1200__delay_1199___cond_937;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1217__delay_1216__delay_1215__delay_1214___plus_998 <= __delay_data_1216__delay_1215__delay_1214__delay_1213___plus_998;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1167__delay_1166__delay_1165____variable_914 <= __delay_data_1166__delay_1165__delay_1164____variable_914;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1174__delay_1173__delay_1172__delay_1171___plus_993 <= __delay_data_1173__delay_1172__delay_1171__delay_1170___plus_993;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1182__delay_1181__delay_1180____variable_909 <= __delay_data_1181__delay_1180__delay_1179____variable_909;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1190__delay_1189__delay_1188__delay_1187___cond_930 <= __delay_data_1189__delay_1188__delay_1187__delay_1186___cond_930;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1204__delay_1203__delay_1202__delay_1201___cond_937 <= __delay_data_1203__delay_1202__delay_1201__delay_1200___cond_937;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1218__delay_1217__delay_1216__delay_1215___plus_998 <= __delay_data_1217__delay_1216__delay_1215__delay_1214___plus_998;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1191__delay_1190__delay_1189__delay_1188___cond_930 <= __delay_data_1190__delay_1189__delay_1188__delay_1187___cond_930;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1205__delay_1204__delay_1203__delay_1202___cond_937 <= __delay_data_1204__delay_1203__delay_1202__delay_1201___cond_937;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1219__delay_1218__delay_1217__delay_1216___plus_998 <= __delay_data_1218__delay_1217__delay_1216__delay_1215___plus_998;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1192__delay_1191__delay_1190__delay_1189___cond_930 <= __delay_data_1191__delay_1190__delay_1189__delay_1188___cond_930;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1206__delay_1205__delay_1204__delay_1203___cond_937 <= __delay_data_1205__delay_1204__delay_1203__delay_1202___cond_937;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1220__delay_1219__delay_1218__delay_1217___plus_998 <= __delay_data_1219__delay_1218__delay_1217__delay_1216___plus_998;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1193__delay_1192__delay_1191__delay_1190___cond_930 <= __delay_data_1192__delay_1191__delay_1190__delay_1189___cond_930;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1207__delay_1206__delay_1205__delay_1204___cond_937 <= __delay_data_1206__delay_1205__delay_1204__delay_1203___cond_937;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1221__delay_1220__delay_1219__delay_1218___plus_998 <= __delay_data_1220__delay_1219__delay_1218__delay_1217___plus_998;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1194__delay_1193__delay_1192__delay_1191___cond_930 <= __delay_data_1193__delay_1192__delay_1191__delay_1190___cond_930;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1208__delay_1207__delay_1206__delay_1205___cond_937 <= __delay_data_1207__delay_1206__delay_1205__delay_1204___cond_937;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1222__delay_1221__delay_1220__delay_1219___plus_998 <= __delay_data_1221__delay_1220__delay_1219__delay_1218___plus_998;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1195__delay_1194__delay_1193__delay_1192___cond_930 <= __delay_data_1194__delay_1193__delay_1192__delay_1191___cond_930;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1209__delay_1208__delay_1207__delay_1206___cond_937 <= __delay_data_1208__delay_1207__delay_1206__delay_1205___cond_937;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1223__delay_1222__delay_1221__delay_1220___plus_998 <= __delay_data_1222__delay_1221__delay_1220__delay_1219___plus_998;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1196__delay_1195__delay_1194__delay_1193___cond_930 <= __delay_data_1195__delay_1194__delay_1193__delay_1192___cond_930;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1210__delay_1209__delay_1208__delay_1207___cond_937 <= __delay_data_1209__delay_1208__delay_1207__delay_1206___cond_937;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1224__delay_1223__delay_1222__delay_1221___plus_998 <= __delay_data_1223__delay_1222__delay_1221__delay_1220___plus_998;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _plus_data_996 <= (__substreamoutput_data_994 << 16) + __delay_data_1196__delay_1195__delay_1194__delay_1193___cond_930;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1211__delay_1210__delay_1209__delay_1208___cond_937 <= __delay_data_1210__delay_1209__delay_1208__delay_1207___cond_937;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1225__delay_1224__delay_1223__delay_1222___plus_998 <= __delay_data_1224__delay_1223__delay_1222__delay_1221___plus_998;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1226__substreamoutput_995 <= __substreamoutput_data_995;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1227__delay_1226__substreamoutput_995 <= __delay_data_1226__substreamoutput_995;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1228__delay_1227__delay_1226__substreamoutput_995 <= __delay_data_1227__delay_1226__substreamoutput_995;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1229__delay_1228__delay_1227____substreamoutput_995 <= __delay_data_1228__delay_1227__delay_1226__substreamoutput_995;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1230__delay_1229__delay_1228____substreamoutput_995 <= __delay_data_1229__delay_1228__delay_1227____substreamoutput_995;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1231__delay_1230__delay_1229____substreamoutput_995 <= __delay_data_1230__delay_1229__delay_1228____substreamoutput_995;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1232__delay_1231__delay_1230____substreamoutput_995 <= __delay_data_1231__delay_1230__delay_1229____substreamoutput_995;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1233__delay_1232__delay_1231____substreamoutput_995 <= __delay_data_1232__delay_1231__delay_1230____substreamoutput_995;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1234__delay_1233__delay_1232____substreamoutput_995 <= __delay_data_1233__delay_1232__delay_1231____substreamoutput_995;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        __delay_data_1235__delay_1234__delay_1233____substreamoutput_995 <= __delay_data_1234__delay_1233__delay_1232____substreamoutput_995;
      end 
      if(_set_flag_1779) begin
        _stream_conv2d_22_parameter_0_next_parameter_data <= cparam_conv2d_22_stream_reduce_size;
      end 
      if(_stream_conv2d_22_source_start) begin
        __variable_wdata_909 <= _stream_conv2d_22_parameter_0_next_parameter_data;
      end 
      if(_set_flag_1780) begin
        _stream_conv2d_22_parameter_1_next_parameter_data <= conv2d_22_col_select;
      end 
      if(_stream_conv2d_22_source_start) begin
        __variable_wdata_910 <= _stream_conv2d_22_parameter_1_next_parameter_data;
      end 
      if(_set_flag_1781) begin
        _stream_conv2d_22_parameter_2_next_parameter_data <= conv2d_22_row_select_buf;
      end 
      if(_stream_conv2d_22_source_start) begin
        __variable_wdata_911 <= _stream_conv2d_22_parameter_2_next_parameter_data;
      end 
      if(_set_flag_1782) begin
        _stream_conv2d_22_parameter_3_next_parameter_data <= conv2d_22_stream_pad_masks;
      end 
      if(_stream_conv2d_22_source_start) begin
        __variable_wdata_912 <= _stream_conv2d_22_parameter_3_next_parameter_data;
      end 
      if(_set_flag_1783) begin
        _stream_conv2d_22_parameter_4_next_parameter_data <= cparam_conv2d_22_stream_omit_mask;
      end 
      if(_stream_conv2d_22_source_start) begin
        __variable_wdata_913 <= _stream_conv2d_22_parameter_4_next_parameter_data;
      end 
      if(_set_flag_1784) begin
        _stream_conv2d_22_parameter_6_next_parameter_data <= cparam_conv2d_22_bias_scala;
      end 
      if(_stream_conv2d_22_source_start) begin
        __variable_wdata_924 <= _stream_conv2d_22_parameter_6_next_parameter_data;
      end 
      if(_set_flag_1785) begin
        _stream_conv2d_22_source_7_source_mode <= 5'b10;
        _stream_conv2d_22_source_7_source_offset <= (cparam_conv2d_22_bias_num == 1)? 0 : conv2d_22_och_count_buf;
      end 
      if(_set_flag_1785) begin
        _source_stream_conv2d_22_source_7_pat_size_0 <= cparam_conv2d_22_stream_reduce_size;
        _source_stream_conv2d_22_source_7_pat_stride_0 <= 0;
      end 
      if(_set_flag_1785) begin
        _source_stream_conv2d_22_source_7_pat_size_1 <= conv2d_22_next_stream_num_ops;
        _source_stream_conv2d_22_source_7_pat_stride_1 <= (cparam_conv2d_22_bias_num == 1)? 0 : 1;
      end 
      if(_set_flag_1785) begin
        _source_stream_conv2d_22_source_7_pat_size_2 <= 1;
        _source_stream_conv2d_22_source_7_pat_stride_2 <= 0;
      end 
      if(_set_flag_1785) begin
        _source_stream_conv2d_22_source_7_pat_size_3 <= 1;
        _source_stream_conv2d_22_source_7_pat_stride_3 <= 0;
      end 
      if(_set_flag_1785) begin
        _stream_conv2d_22_source_7_source_sel <= 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_7_source_offset_buf <= _stream_conv2d_22_source_7_source_offset;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_count_0 <= _source_stream_conv2d_22_source_7_pat_size_0 - 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_count_1 <= _source_stream_conv2d_22_source_7_pat_size_1 - 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_count_2 <= _source_stream_conv2d_22_source_7_pat_size_2 - 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_count_3 <= _source_stream_conv2d_22_source_7_pat_size_3 - 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_size_buf_0 <= _source_stream_conv2d_22_source_7_pat_size_0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_size_buf_1 <= _source_stream_conv2d_22_source_7_pat_size_1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_size_buf_2 <= _source_stream_conv2d_22_source_7_pat_size_2;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_size_buf_3 <= _source_stream_conv2d_22_source_7_pat_size_3;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_stride_buf_0 <= _source_stream_conv2d_22_source_7_pat_stride_0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_stride_buf_1 <= _source_stream_conv2d_22_source_7_pat_stride_1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_stride_buf_2 <= _source_stream_conv2d_22_source_7_pat_stride_2;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_stride_buf_3 <= _source_stream_conv2d_22_source_7_pat_stride_3;
      end 
      if(_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_busy && _stream_conv2d_22_is_root) begin
        __variable_wdata_925 <= _stream_conv2d_22_source_7_source_ram_rdata;
      end 
      if((_stream_conv2d_22_source_7_source_pat_fsm_0 == 1) && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_7_idle <= 0;
        _stream_conv2d_22_source_7_source_ram_raddr <= _stream_conv2d_22_source_7_source_pat_all_offset;
        _stream_conv2d_22_source_7_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_22_source_7_source_pat_fsm_0 == 1) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_cur_offset_0 <= _source_stream_conv2d_22_source_7_pat_cur_offset_0 + _source_stream_conv2d_22_source_7_pat_stride_buf_0;
        _source_stream_conv2d_22_source_7_pat_count_0 <= _source_stream_conv2d_22_source_7_pat_count_0 - 1;
      end 
      if((_stream_conv2d_22_source_7_source_pat_fsm_0 == 1) && (_source_stream_conv2d_22_source_7_pat_count_0 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_22_source_7_pat_count_0 <= _source_stream_conv2d_22_source_7_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_22_source_7_source_pat_fsm_0 == 1) && (_source_stream_conv2d_22_source_7_pat_count_0 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_cur_offset_1 <= _source_stream_conv2d_22_source_7_pat_cur_offset_1 + _source_stream_conv2d_22_source_7_pat_stride_buf_1;
        _source_stream_conv2d_22_source_7_pat_count_1 <= _source_stream_conv2d_22_source_7_pat_count_1 - 1;
      end 
      if((_stream_conv2d_22_source_7_source_pat_fsm_0 == 1) && (_source_stream_conv2d_22_source_7_pat_count_0 == 0) && (_source_stream_conv2d_22_source_7_pat_count_1 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_22_source_7_pat_count_1 <= _source_stream_conv2d_22_source_7_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_22_source_7_source_pat_fsm_0 == 1) && ((_source_stream_conv2d_22_source_7_pat_count_0 == 0) && (_source_stream_conv2d_22_source_7_pat_count_1 == 0)) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_cur_offset_2 <= _source_stream_conv2d_22_source_7_pat_cur_offset_2 + _source_stream_conv2d_22_source_7_pat_stride_buf_2;
        _source_stream_conv2d_22_source_7_pat_count_2 <= _source_stream_conv2d_22_source_7_pat_count_2 - 1;
      end 
      if((_stream_conv2d_22_source_7_source_pat_fsm_0 == 1) && ((_source_stream_conv2d_22_source_7_pat_count_0 == 0) && (_source_stream_conv2d_22_source_7_pat_count_1 == 0)) && (_source_stream_conv2d_22_source_7_pat_count_2 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_22_source_7_pat_count_2 <= _source_stream_conv2d_22_source_7_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_22_source_7_source_pat_fsm_0 == 1) && ((_source_stream_conv2d_22_source_7_pat_count_0 == 0) && (_source_stream_conv2d_22_source_7_pat_count_1 == 0) && (_source_stream_conv2d_22_source_7_pat_count_2 == 0)) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_cur_offset_3 <= _source_stream_conv2d_22_source_7_pat_cur_offset_3 + _source_stream_conv2d_22_source_7_pat_stride_buf_3;
        _source_stream_conv2d_22_source_7_pat_count_3 <= _source_stream_conv2d_22_source_7_pat_count_3 - 1;
      end 
      if((_stream_conv2d_22_source_7_source_pat_fsm_0 == 1) && ((_source_stream_conv2d_22_source_7_pat_count_0 == 0) && (_source_stream_conv2d_22_source_7_pat_count_1 == 0) && (_source_stream_conv2d_22_source_7_pat_count_2 == 0)) && (_source_stream_conv2d_22_source_7_pat_count_3 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_7_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_22_source_7_pat_count_3 <= _source_stream_conv2d_22_source_7_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_22_source_7_source_pat_fsm_0 == 1) && _stream_conv2d_22_source_stop && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_7_source_ram_renable <= 0;
        _stream_conv2d_22_source_7_idle <= 1;
      end 
      if((_stream_conv2d_22_source_7_source_pat_fsm_0 == 2) && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_7_source_ram_renable <= 0;
        _stream_conv2d_22_source_7_idle <= 1;
      end 
      if(_set_flag_1788) begin
        _stream_conv2d_22_parameter_8_next_parameter_data <= cparam_conv2d_22_scale_scala;
      end 
      if(_stream_conv2d_22_source_start) begin
        __variable_wdata_931 <= _stream_conv2d_22_parameter_8_next_parameter_data;
      end 
      if(_set_flag_1789) begin
        _stream_conv2d_22_source_9_source_mode <= 5'b10;
        _stream_conv2d_22_source_9_source_offset <= (cparam_conv2d_22_scale_num == 1)? 0 : conv2d_22_och_count_buf;
      end 
      if(_set_flag_1789) begin
        _source_stream_conv2d_22_source_9_pat_size_0 <= cparam_conv2d_22_stream_reduce_size;
        _source_stream_conv2d_22_source_9_pat_stride_0 <= 0;
      end 
      if(_set_flag_1789) begin
        _source_stream_conv2d_22_source_9_pat_size_1 <= conv2d_22_next_stream_num_ops;
        _source_stream_conv2d_22_source_9_pat_stride_1 <= (cparam_conv2d_22_scale_num == 1)? 0 : 1;
      end 
      if(_set_flag_1789) begin
        _source_stream_conv2d_22_source_9_pat_size_2 <= 1;
        _source_stream_conv2d_22_source_9_pat_stride_2 <= 0;
      end 
      if(_set_flag_1789) begin
        _source_stream_conv2d_22_source_9_pat_size_3 <= 1;
        _source_stream_conv2d_22_source_9_pat_stride_3 <= 0;
      end 
      if(_set_flag_1789) begin
        _stream_conv2d_22_source_9_source_sel <= 2;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_9_source_offset_buf <= _stream_conv2d_22_source_9_source_offset;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_count_0 <= _source_stream_conv2d_22_source_9_pat_size_0 - 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_count_1 <= _source_stream_conv2d_22_source_9_pat_size_1 - 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_count_2 <= _source_stream_conv2d_22_source_9_pat_size_2 - 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_count_3 <= _source_stream_conv2d_22_source_9_pat_size_3 - 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_size_buf_0 <= _source_stream_conv2d_22_source_9_pat_size_0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_size_buf_1 <= _source_stream_conv2d_22_source_9_pat_size_1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_size_buf_2 <= _source_stream_conv2d_22_source_9_pat_size_2;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_size_buf_3 <= _source_stream_conv2d_22_source_9_pat_size_3;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_stride_buf_0 <= _source_stream_conv2d_22_source_9_pat_stride_0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_stride_buf_1 <= _source_stream_conv2d_22_source_9_pat_stride_1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_stride_buf_2 <= _source_stream_conv2d_22_source_9_pat_stride_2;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_stride_buf_3 <= _source_stream_conv2d_22_source_9_pat_stride_3;
      end 
      if(_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_busy && _stream_conv2d_22_is_root) begin
        __variable_wdata_932 <= _stream_conv2d_22_source_9_source_ram_rdata;
      end 
      if((_stream_conv2d_22_source_9_source_pat_fsm_1 == 1) && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_9_idle <= 0;
        _stream_conv2d_22_source_9_source_ram_raddr <= _stream_conv2d_22_source_9_source_pat_all_offset;
        _stream_conv2d_22_source_9_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_22_source_9_source_pat_fsm_1 == 1) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_cur_offset_0 <= _source_stream_conv2d_22_source_9_pat_cur_offset_0 + _source_stream_conv2d_22_source_9_pat_stride_buf_0;
        _source_stream_conv2d_22_source_9_pat_count_0 <= _source_stream_conv2d_22_source_9_pat_count_0 - 1;
      end 
      if((_stream_conv2d_22_source_9_source_pat_fsm_1 == 1) && (_source_stream_conv2d_22_source_9_pat_count_0 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_22_source_9_pat_count_0 <= _source_stream_conv2d_22_source_9_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_22_source_9_source_pat_fsm_1 == 1) && (_source_stream_conv2d_22_source_9_pat_count_0 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_cur_offset_1 <= _source_stream_conv2d_22_source_9_pat_cur_offset_1 + _source_stream_conv2d_22_source_9_pat_stride_buf_1;
        _source_stream_conv2d_22_source_9_pat_count_1 <= _source_stream_conv2d_22_source_9_pat_count_1 - 1;
      end 
      if((_stream_conv2d_22_source_9_source_pat_fsm_1 == 1) && (_source_stream_conv2d_22_source_9_pat_count_0 == 0) && (_source_stream_conv2d_22_source_9_pat_count_1 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_22_source_9_pat_count_1 <= _source_stream_conv2d_22_source_9_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_22_source_9_source_pat_fsm_1 == 1) && ((_source_stream_conv2d_22_source_9_pat_count_0 == 0) && (_source_stream_conv2d_22_source_9_pat_count_1 == 0)) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_cur_offset_2 <= _source_stream_conv2d_22_source_9_pat_cur_offset_2 + _source_stream_conv2d_22_source_9_pat_stride_buf_2;
        _source_stream_conv2d_22_source_9_pat_count_2 <= _source_stream_conv2d_22_source_9_pat_count_2 - 1;
      end 
      if((_stream_conv2d_22_source_9_source_pat_fsm_1 == 1) && ((_source_stream_conv2d_22_source_9_pat_count_0 == 0) && (_source_stream_conv2d_22_source_9_pat_count_1 == 0)) && (_source_stream_conv2d_22_source_9_pat_count_2 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_22_source_9_pat_count_2 <= _source_stream_conv2d_22_source_9_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_22_source_9_source_pat_fsm_1 == 1) && ((_source_stream_conv2d_22_source_9_pat_count_0 == 0) && (_source_stream_conv2d_22_source_9_pat_count_1 == 0) && (_source_stream_conv2d_22_source_9_pat_count_2 == 0)) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_cur_offset_3 <= _source_stream_conv2d_22_source_9_pat_cur_offset_3 + _source_stream_conv2d_22_source_9_pat_stride_buf_3;
        _source_stream_conv2d_22_source_9_pat_count_3 <= _source_stream_conv2d_22_source_9_pat_count_3 - 1;
      end 
      if((_stream_conv2d_22_source_9_source_pat_fsm_1 == 1) && ((_source_stream_conv2d_22_source_9_pat_count_0 == 0) && (_source_stream_conv2d_22_source_9_pat_count_1 == 0) && (_source_stream_conv2d_22_source_9_pat_count_2 == 0)) && (_source_stream_conv2d_22_source_9_pat_count_3 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_9_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_22_source_9_pat_count_3 <= _source_stream_conv2d_22_source_9_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_22_source_9_source_pat_fsm_1 == 1) && _stream_conv2d_22_source_stop && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_9_source_ram_renable <= 0;
        _stream_conv2d_22_source_9_idle <= 1;
      end 
      if((_stream_conv2d_22_source_9_source_pat_fsm_1 == 2) && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_9_source_ram_renable <= 0;
        _stream_conv2d_22_source_9_idle <= 1;
      end 
      if(_set_flag_1798) begin
        _stream_conv2d_22_parameter_10_next_parameter_data <= 1;
      end 
      if(_stream_conv2d_22_source_start) begin
        __variable_wdata_938 <= _stream_conv2d_22_parameter_10_next_parameter_data;
      end 
      if(_set_flag_1799) begin
        _stream_conv2d_22_source_11_source_mode <= 5'b0;
        _stream_conv2d_22_source_11_source_empty_data <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_stream_oready && !(|(_stream_conv2d_22_source_11_source_mode & 5'b0))) begin
        _stream_conv2d_22_source_11_idle <= 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_stream_oready && !(|(_stream_conv2d_22_source_11_source_mode & 5'b0)) && _stream_conv2d_22_is_root) begin
        __variable_wdata_939 <= _stream_conv2d_22_source_11_source_empty_data;
      end 
      if(_set_flag_1800) begin
        _stream_conv2d_22_parameter_12_next_parameter_data <= 1;
      end 
      if(_stream_conv2d_22_source_start) begin
        __variable_wdata_945 <= _stream_conv2d_22_parameter_12_next_parameter_data;
      end 
      if(_set_flag_1801) begin
        _stream_conv2d_22_source_13_source_mode <= 5'b0;
        _stream_conv2d_22_source_13_source_empty_data <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_stream_oready && !(|(_stream_conv2d_22_source_13_source_mode & 5'b0))) begin
        _stream_conv2d_22_source_13_idle <= 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_stream_oready && !(|(_stream_conv2d_22_source_13_source_mode & 5'b0)) && _stream_conv2d_22_is_root) begin
        __variable_wdata_946 <= _stream_conv2d_22_source_13_source_empty_data;
      end 
      if(_set_flag_1802) begin
        _stream_conv2d_22_parameter_14_next_parameter_data <= 1;
      end 
      if(_stream_conv2d_22_source_start) begin
        __variable_wdata_952 <= _stream_conv2d_22_parameter_14_next_parameter_data;
      end 
      if(_set_flag_1803) begin
        _stream_conv2d_22_source_15_source_mode <= 5'b0;
        _stream_conv2d_22_source_15_source_empty_data <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_stream_oready && !(|(_stream_conv2d_22_source_15_source_mode & 5'b0))) begin
        _stream_conv2d_22_source_15_idle <= 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_stream_oready && !(|(_stream_conv2d_22_source_15_source_mode & 5'b0)) && _stream_conv2d_22_is_root) begin
        __variable_wdata_953 <= _stream_conv2d_22_source_15_source_empty_data;
      end 
      if(_set_flag_1804) begin
        _stream_conv2d_22_parameter_16_next_parameter_data <= cparam_conv2d_22_cshamt_mul_value;
      end 
      if(_stream_conv2d_22_source_start) begin
        __variable_wdata_959 <= _stream_conv2d_22_parameter_16_next_parameter_data;
      end 
      if(_set_flag_1805) begin
        _stream_conv2d_22_parameter_17_next_parameter_data <= cparam_conv2d_22_cshamt_sum_value;
      end 
      if(_stream_conv2d_22_source_start) begin
        __variable_wdata_960 <= _stream_conv2d_22_parameter_17_next_parameter_data;
      end 
      if(_set_flag_1806) begin
        _stream_conv2d_22_parameter_18_next_parameter_data <= cparam_conv2d_22_cshamt_out_value;
      end 
      if(_stream_conv2d_22_source_start) begin
        __variable_wdata_961 <= _stream_conv2d_22_parameter_18_next_parameter_data;
      end 
      if(_set_flag_1807) begin
        _stream_conv2d_22_parameter_19_next_parameter_data <= cparam_conv2d_22_act_func_index;
      end 
      if(_stream_conv2d_22_source_start) begin
        __variable_wdata_962 <= _stream_conv2d_22_parameter_19_next_parameter_data;
      end 
      if(_set_flag_1808) begin
        _stream_conv2d_22_source_20_source_mode <= 5'b10;
        _stream_conv2d_22_source_20_source_offset <= conv2d_22_stream_act_local_0 + conv2d_22_act_page_comp_offset_buf_0;
      end 
      if(_set_flag_1808) begin
        _source_stream_conv2d_22_source_20_pat_size_0 <= cparam_conv2d_22_stream_reduce_size;
        _source_stream_conv2d_22_source_20_pat_stride_0 <= 1;
      end 
      if(_set_flag_1808) begin
        _source_stream_conv2d_22_source_20_pat_size_1 <= conv2d_22_next_stream_num_ops;
        _source_stream_conv2d_22_source_20_pat_stride_1 <= 0;
      end 
      if(_set_flag_1808) begin
        _source_stream_conv2d_22_source_20_pat_size_2 <= 1;
        _source_stream_conv2d_22_source_20_pat_stride_2 <= 0;
      end 
      if(_set_flag_1808) begin
        _source_stream_conv2d_22_source_20_pat_size_3 <= 1;
        _source_stream_conv2d_22_source_20_pat_stride_3 <= 0;
      end 
      if(_set_flag_1808) begin
        _stream_conv2d_22_source_20_source_sel <= 3;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_20_source_offset_buf <= _stream_conv2d_22_source_20_source_offset;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_count_0 <= _source_stream_conv2d_22_source_20_pat_size_0 - 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_count_1 <= _source_stream_conv2d_22_source_20_pat_size_1 - 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_count_2 <= _source_stream_conv2d_22_source_20_pat_size_2 - 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_count_3 <= _source_stream_conv2d_22_source_20_pat_size_3 - 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_size_buf_0 <= _source_stream_conv2d_22_source_20_pat_size_0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_size_buf_1 <= _source_stream_conv2d_22_source_20_pat_size_1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_size_buf_2 <= _source_stream_conv2d_22_source_20_pat_size_2;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_size_buf_3 <= _source_stream_conv2d_22_source_20_pat_size_3;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_stride_buf_0 <= _source_stream_conv2d_22_source_20_pat_stride_0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_stride_buf_1 <= _source_stream_conv2d_22_source_20_pat_stride_1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_stride_buf_2 <= _source_stream_conv2d_22_source_20_pat_stride_2;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_stride_buf_3 <= _source_stream_conv2d_22_source_20_pat_stride_3;
      end 
      if(_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_busy && _stream_conv2d_22_is_root) begin
        __variable_wdata_963 <= _stream_conv2d_22_source_20_source_ram_rdata;
      end 
      if((_stream_conv2d_22_source_20_source_pat_fsm_2 == 1) && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_20_idle <= 0;
        _stream_conv2d_22_source_20_source_ram_raddr <= _stream_conv2d_22_source_20_source_pat_all_offset;
        _stream_conv2d_22_source_20_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_22_source_20_source_pat_fsm_2 == 1) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_cur_offset_0 <= _source_stream_conv2d_22_source_20_pat_cur_offset_0 + _source_stream_conv2d_22_source_20_pat_stride_buf_0;
        _source_stream_conv2d_22_source_20_pat_count_0 <= _source_stream_conv2d_22_source_20_pat_count_0 - 1;
      end 
      if((_stream_conv2d_22_source_20_source_pat_fsm_2 == 1) && (_source_stream_conv2d_22_source_20_pat_count_0 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_22_source_20_pat_count_0 <= _source_stream_conv2d_22_source_20_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_22_source_20_source_pat_fsm_2 == 1) && (_source_stream_conv2d_22_source_20_pat_count_0 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_cur_offset_1 <= _source_stream_conv2d_22_source_20_pat_cur_offset_1 + _source_stream_conv2d_22_source_20_pat_stride_buf_1;
        _source_stream_conv2d_22_source_20_pat_count_1 <= _source_stream_conv2d_22_source_20_pat_count_1 - 1;
      end 
      if((_stream_conv2d_22_source_20_source_pat_fsm_2 == 1) && (_source_stream_conv2d_22_source_20_pat_count_0 == 0) && (_source_stream_conv2d_22_source_20_pat_count_1 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_22_source_20_pat_count_1 <= _source_stream_conv2d_22_source_20_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_22_source_20_source_pat_fsm_2 == 1) && ((_source_stream_conv2d_22_source_20_pat_count_0 == 0) && (_source_stream_conv2d_22_source_20_pat_count_1 == 0)) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_cur_offset_2 <= _source_stream_conv2d_22_source_20_pat_cur_offset_2 + _source_stream_conv2d_22_source_20_pat_stride_buf_2;
        _source_stream_conv2d_22_source_20_pat_count_2 <= _source_stream_conv2d_22_source_20_pat_count_2 - 1;
      end 
      if((_stream_conv2d_22_source_20_source_pat_fsm_2 == 1) && ((_source_stream_conv2d_22_source_20_pat_count_0 == 0) && (_source_stream_conv2d_22_source_20_pat_count_1 == 0)) && (_source_stream_conv2d_22_source_20_pat_count_2 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_22_source_20_pat_count_2 <= _source_stream_conv2d_22_source_20_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_22_source_20_source_pat_fsm_2 == 1) && ((_source_stream_conv2d_22_source_20_pat_count_0 == 0) && (_source_stream_conv2d_22_source_20_pat_count_1 == 0) && (_source_stream_conv2d_22_source_20_pat_count_2 == 0)) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_cur_offset_3 <= _source_stream_conv2d_22_source_20_pat_cur_offset_3 + _source_stream_conv2d_22_source_20_pat_stride_buf_3;
        _source_stream_conv2d_22_source_20_pat_count_3 <= _source_stream_conv2d_22_source_20_pat_count_3 - 1;
      end 
      if((_stream_conv2d_22_source_20_source_pat_fsm_2 == 1) && ((_source_stream_conv2d_22_source_20_pat_count_0 == 0) && (_source_stream_conv2d_22_source_20_pat_count_1 == 0) && (_source_stream_conv2d_22_source_20_pat_count_2 == 0)) && (_source_stream_conv2d_22_source_20_pat_count_3 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_20_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_22_source_20_pat_count_3 <= _source_stream_conv2d_22_source_20_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_22_source_20_source_pat_fsm_2 == 1) && _stream_conv2d_22_source_stop && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_20_source_ram_renable <= 0;
        _stream_conv2d_22_source_20_idle <= 1;
      end 
      if((_stream_conv2d_22_source_20_source_pat_fsm_2 == 2) && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_20_source_ram_renable <= 0;
        _stream_conv2d_22_source_20_idle <= 1;
      end 
      if(_set_flag_1817) begin
        _stream_conv2d_22_source_21_source_mode <= 5'b10;
        _stream_conv2d_22_source_21_source_offset <= conv2d_22_filter_page_comp_offset_buf;
      end 
      if(_set_flag_1817) begin
        _source_stream_conv2d_22_source_21_pat_size_0 <= cparam_conv2d_22_stream_reduce_size;
        _source_stream_conv2d_22_source_21_pat_stride_0 <= 1;
      end 
      if(_set_flag_1817) begin
        _source_stream_conv2d_22_source_21_pat_size_1 <= conv2d_22_next_stream_num_ops;
        _source_stream_conv2d_22_source_21_pat_stride_1 <= cparam_conv2d_22_stream_aligned_reduce_size;
      end 
      if(_set_flag_1817) begin
        _source_stream_conv2d_22_source_21_pat_size_2 <= 1;
        _source_stream_conv2d_22_source_21_pat_stride_2 <= 0;
      end 
      if(_set_flag_1817) begin
        _source_stream_conv2d_22_source_21_pat_size_3 <= 1;
        _source_stream_conv2d_22_source_21_pat_stride_3 <= 0;
      end 
      if(_set_flag_1817) begin
        _stream_conv2d_22_source_21_source_sel <= 4;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_21_source_offset_buf <= _stream_conv2d_22_source_21_source_offset;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_cur_offset_0 <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_cur_offset_1 <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_cur_offset_2 <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_cur_offset_3 <= 0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_count_0 <= _source_stream_conv2d_22_source_21_pat_size_0 - 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_count_1 <= _source_stream_conv2d_22_source_21_pat_size_1 - 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_count_2 <= _source_stream_conv2d_22_source_21_pat_size_2 - 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_count_3 <= _source_stream_conv2d_22_source_21_pat_size_3 - 1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_size_buf_0 <= _source_stream_conv2d_22_source_21_pat_size_0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_size_buf_1 <= _source_stream_conv2d_22_source_21_pat_size_1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_size_buf_2 <= _source_stream_conv2d_22_source_21_pat_size_2;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_size_buf_3 <= _source_stream_conv2d_22_source_21_pat_size_3;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_stride_buf_0 <= _source_stream_conv2d_22_source_21_pat_stride_0;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_stride_buf_1 <= _source_stream_conv2d_22_source_21_pat_stride_1;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_stride_buf_2 <= _source_stream_conv2d_22_source_21_pat_stride_2;
      end 
      if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_stride_buf_3 <= _source_stream_conv2d_22_source_21_pat_stride_3;
      end 
      if(_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_busy && _stream_conv2d_22_is_root) begin
        __variable_wdata_977 <= _stream_conv2d_22_source_21_source_ram_rdata;
      end 
      if((_stream_conv2d_22_source_21_source_pat_fsm_3 == 1) && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_21_idle <= 0;
        _stream_conv2d_22_source_21_source_ram_raddr <= _stream_conv2d_22_source_21_source_pat_all_offset;
        _stream_conv2d_22_source_21_source_ram_renable <= 1;
      end 
      if((_stream_conv2d_22_source_21_source_pat_fsm_3 == 1) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_cur_offset_0 <= _source_stream_conv2d_22_source_21_pat_cur_offset_0 + _source_stream_conv2d_22_source_21_pat_stride_buf_0;
        _source_stream_conv2d_22_source_21_pat_count_0 <= _source_stream_conv2d_22_source_21_pat_count_0 - 1;
      end 
      if((_stream_conv2d_22_source_21_source_pat_fsm_3 == 1) && (_source_stream_conv2d_22_source_21_pat_count_0 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_cur_offset_0 <= 0;
        _source_stream_conv2d_22_source_21_pat_count_0 <= _source_stream_conv2d_22_source_21_pat_size_buf_0 - 1;
      end 
      if((_stream_conv2d_22_source_21_source_pat_fsm_3 == 1) && (_source_stream_conv2d_22_source_21_pat_count_0 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_cur_offset_1 <= _source_stream_conv2d_22_source_21_pat_cur_offset_1 + _source_stream_conv2d_22_source_21_pat_stride_buf_1;
        _source_stream_conv2d_22_source_21_pat_count_1 <= _source_stream_conv2d_22_source_21_pat_count_1 - 1;
      end 
      if((_stream_conv2d_22_source_21_source_pat_fsm_3 == 1) && (_source_stream_conv2d_22_source_21_pat_count_0 == 0) && (_source_stream_conv2d_22_source_21_pat_count_1 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_cur_offset_1 <= 0;
        _source_stream_conv2d_22_source_21_pat_count_1 <= _source_stream_conv2d_22_source_21_pat_size_buf_1 - 1;
      end 
      if((_stream_conv2d_22_source_21_source_pat_fsm_3 == 1) && ((_source_stream_conv2d_22_source_21_pat_count_0 == 0) && (_source_stream_conv2d_22_source_21_pat_count_1 == 0)) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_cur_offset_2 <= _source_stream_conv2d_22_source_21_pat_cur_offset_2 + _source_stream_conv2d_22_source_21_pat_stride_buf_2;
        _source_stream_conv2d_22_source_21_pat_count_2 <= _source_stream_conv2d_22_source_21_pat_count_2 - 1;
      end 
      if((_stream_conv2d_22_source_21_source_pat_fsm_3 == 1) && ((_source_stream_conv2d_22_source_21_pat_count_0 == 0) && (_source_stream_conv2d_22_source_21_pat_count_1 == 0)) && (_source_stream_conv2d_22_source_21_pat_count_2 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_cur_offset_2 <= 0;
        _source_stream_conv2d_22_source_21_pat_count_2 <= _source_stream_conv2d_22_source_21_pat_size_buf_2 - 1;
      end 
      if((_stream_conv2d_22_source_21_source_pat_fsm_3 == 1) && ((_source_stream_conv2d_22_source_21_pat_count_0 == 0) && (_source_stream_conv2d_22_source_21_pat_count_1 == 0) && (_source_stream_conv2d_22_source_21_pat_count_2 == 0)) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_cur_offset_3 <= _source_stream_conv2d_22_source_21_pat_cur_offset_3 + _source_stream_conv2d_22_source_21_pat_stride_buf_3;
        _source_stream_conv2d_22_source_21_pat_count_3 <= _source_stream_conv2d_22_source_21_pat_count_3 - 1;
      end 
      if((_stream_conv2d_22_source_21_source_pat_fsm_3 == 1) && ((_source_stream_conv2d_22_source_21_pat_count_0 == 0) && (_source_stream_conv2d_22_source_21_pat_count_1 == 0) && (_source_stream_conv2d_22_source_21_pat_count_2 == 0)) && (_source_stream_conv2d_22_source_21_pat_count_3 == 0) && _stream_conv2d_22_stream_oready) begin
        _source_stream_conv2d_22_source_21_pat_cur_offset_3 <= 0;
        _source_stream_conv2d_22_source_21_pat_count_3 <= _source_stream_conv2d_22_source_21_pat_size_buf_3 - 1;
      end 
      if((_stream_conv2d_22_source_21_source_pat_fsm_3 == 1) && _stream_conv2d_22_source_stop && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_21_source_ram_renable <= 0;
        _stream_conv2d_22_source_21_idle <= 1;
      end 
      if((_stream_conv2d_22_source_21_source_pat_fsm_3 == 2) && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_source_21_source_ram_renable <= 0;
        _stream_conv2d_22_source_21_idle <= 1;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1827 <= _set_flag_1826;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1828 <= _tmp_1827;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1829 <= _tmp_1828;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1830 <= _tmp_1829;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1831 <= _tmp_1830;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1832 <= _tmp_1831;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1833 <= _tmp_1832;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1834 <= _tmp_1833;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1835 <= _tmp_1834;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1836 <= _tmp_1835;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1837 <= _tmp_1836;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1838 <= _tmp_1837;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1839 <= _tmp_1838;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1840 <= _tmp_1839;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1841 <= _tmp_1840;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1842 <= _tmp_1841;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1843 <= _tmp_1842;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1844 <= _tmp_1843;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1845 <= _tmp_1844;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1846 <= _tmp_1845;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1847 <= _tmp_1846;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1848 <= _tmp_1847;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1849 <= _tmp_1848;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1850 <= _tmp_1849;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1851 <= _tmp_1850;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1852 <= _tmp_1851;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1855 <= _tmp_1854;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1856 <= _tmp_1855;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1857 <= _tmp_1856;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1858 <= _tmp_1857;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1859 <= _tmp_1858;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1860 <= _tmp_1859;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1861 <= _tmp_1860;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1862 <= _tmp_1861;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1863 <= _tmp_1862;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1864 <= _tmp_1863;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1865 <= _tmp_1864;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1866 <= _tmp_1865;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1867 <= _tmp_1866;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1868 <= _tmp_1867;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1869 <= _tmp_1868;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1870 <= _tmp_1869;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1871 <= _tmp_1870;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1872 <= _tmp_1871;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1873 <= _tmp_1872;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1874 <= _tmp_1873;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1875 <= _tmp_1874;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1876 <= _tmp_1875;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1877 <= _tmp_1876;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1878 <= _tmp_1877;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1879 <= _tmp_1878;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1880 <= _tmp_1879;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1881 <= conv2d_22_next_stream_num_ops;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1882 <= _tmp_1881;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1883 <= _tmp_1882;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1884 <= _tmp_1883;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1885 <= _tmp_1884;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1886 <= _tmp_1885;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1887 <= _tmp_1886;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1888 <= _tmp_1887;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1889 <= _tmp_1888;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1890 <= _tmp_1889;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1891 <= _tmp_1890;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1892 <= _tmp_1891;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1893 <= _tmp_1892;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1894 <= _tmp_1893;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1895 <= _tmp_1894;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1896 <= _tmp_1895;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1897 <= _tmp_1896;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1898 <= _tmp_1897;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1899 <= _tmp_1898;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1900 <= _tmp_1899;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1901 <= _tmp_1900;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1902 <= _tmp_1901;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1903 <= _tmp_1902;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1904 <= _tmp_1903;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1905 <= _tmp_1904;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1906 <= _tmp_1905;
      end 
      if(_tmp_1852) begin
        _stream_conv2d_22_sink_26_sink_mode <= 5'b1;
        _stream_conv2d_22_sink_26_sink_offset <= _tmp_1880;
        _stream_conv2d_22_sink_26_sink_size <= _tmp_1906;
        _stream_conv2d_22_sink_26_sink_stride <= 1;
      end 
      if(_tmp_1852) begin
        _stream_conv2d_22_sink_26_sink_sel <= 5;
      end 
      if(_stream_conv2d_22_sink_start && _stream_conv2d_22_sink_26_sink_mode & 5'b1 && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_sink_26_sink_offset_buf <= _stream_conv2d_22_sink_26_sink_offset;
        _stream_conv2d_22_sink_26_sink_size_buf <= _stream_conv2d_22_sink_26_sink_size;
        _stream_conv2d_22_sink_26_sink_stride_buf <= _stream_conv2d_22_sink_26_sink_stride;
      end 
      if((_stream_conv2d_22_sink_26_sink_fsm_4 == 1) && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_sink_26_sink_waddr <= _stream_conv2d_22_sink_26_sink_offset_buf - _stream_conv2d_22_sink_26_sink_stride_buf;
        _stream_conv2d_22_sink_26_sink_count <= _stream_conv2d_22_sink_26_sink_size_buf;
      end 
      if((_stream_conv2d_22_sink_26_sink_fsm_4 == 2) && stream_conv2d_22_sink_27_data && _stream_conv2d_22_stream_oready) begin
        _stream_conv2d_22_sink_26_sink_waddr <= _stream_conv2d_22_sink_26_sink_waddr + _stream_conv2d_22_sink_26_sink_stride_buf;
        _stream_conv2d_22_sink_26_sink_wdata <= stream_conv2d_22_sink_26_data;
        _stream_conv2d_22_sink_26_sink_wenable <= 1;
        _stream_conv2d_22_sink_26_sink_count <= _stream_conv2d_22_sink_26_sink_count - 1;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1919 <= _stream_conv2d_22_source_start;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1920 <= _tmp_1919;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1921 <= _tmp_1920;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1922 <= _stream_conv2d_22_source_start;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1923 <= _tmp_1922;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1924 <= _tmp_1923;
      end 
      if(_stream_conv2d_22_stream_oready && _tmp_1924) begin
        __variable_wdata_914 <= 1;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1925 <= _stream_conv2d_22_source_start;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1926 <= _tmp_1925;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1927 <= _tmp_1926;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1928 <= _tmp_1927;
      end 
      if(_stream_conv2d_22_stream_oready && _tmp_1928) begin
        __variable_wdata_914 <= 0;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1931 <= _tmp_1930;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1934 <= _tmp_1933;
      end 
      if(_stream_conv2d_22_stream_oready && _tmp_1934) begin
        __variable_wdata_914 <= 1;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1935 <= _stream_conv2d_22_source_start;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1936 <= _tmp_1935;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1937 <= _tmp_1936;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1938 <= _tmp_1937;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1939 <= _tmp_1938;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1940 <= _tmp_1939;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1941 <= _tmp_1940;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1942 <= _tmp_1941;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1943 <= _tmp_1942;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1944 <= _tmp_1943;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1945 <= _tmp_1944;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1946 <= _tmp_1945;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1947 <= _tmp_1946;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1948 <= _tmp_1947;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1949 <= _tmp_1948;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1950 <= _tmp_1949;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1951 <= _tmp_1950;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1952 <= _tmp_1951;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1953 <= _tmp_1952;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1954 <= _tmp_1953;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1955 <= _tmp_1954;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1956 <= _tmp_1955;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1957 <= _tmp_1956;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1958 <= _tmp_1957;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1959 <= _tmp_1958;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1960 <= _tmp_1959;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1961 <= _stream_conv2d_22_source_stop;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1962 <= _tmp_1961;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1963 <= _tmp_1962;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1964 <= _tmp_1963;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1965 <= _tmp_1964;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1966 <= _tmp_1965;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1967 <= _tmp_1966;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1968 <= _tmp_1967;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1969 <= _tmp_1968;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1970 <= _tmp_1969;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1971 <= _tmp_1970;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1972 <= _tmp_1971;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1973 <= _tmp_1972;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1974 <= _tmp_1973;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1975 <= _tmp_1974;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1976 <= _tmp_1975;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1977 <= _tmp_1976;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1978 <= _tmp_1977;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1979 <= _tmp_1978;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1980 <= _tmp_1979;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1981 <= _tmp_1980;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1982 <= _tmp_1981;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1983 <= _tmp_1982;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1984 <= _tmp_1983;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1985 <= _tmp_1984;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1986 <= _tmp_1985;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1987 <= _stream_conv2d_22_source_busy;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1988 <= _tmp_1987;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1989 <= _tmp_1988;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1990 <= _tmp_1989;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1991 <= _tmp_1990;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1992 <= _tmp_1991;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1993 <= _tmp_1992;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1994 <= _tmp_1993;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1995 <= _tmp_1994;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1996 <= _tmp_1995;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1997 <= _tmp_1996;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1998 <= _tmp_1997;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_1999 <= _tmp_1998;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_2000 <= _tmp_1999;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_2001 <= _tmp_2000;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_2002 <= _tmp_2001;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_2003 <= _tmp_2002;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_2004 <= _tmp_2003;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_2005 <= _tmp_2004;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_2006 <= _tmp_2005;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_2007 <= _tmp_2006;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_2008 <= _tmp_2007;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_2009 <= _tmp_2008;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_2010 <= _tmp_2009;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_2011 <= _tmp_2010;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_2012 <= _tmp_2011;
      end 
      if(_stream_conv2d_22_stream_oready) begin
        _tmp_2013 <= _stream_conv2d_22_sink_busy;
      end 
      if(!_stream_conv2d_22_sink_busy && _tmp_2013) begin
        _stream_conv2d_22_busy_reg <= 0;
      end 
      if(_stream_conv2d_22_source_busy) begin
        _stream_conv2d_22_busy_reg <= 1;
      end 
    end
  end

  localparam _stream_conv2d_22_fsm_1 = 1;
  localparam _stream_conv2d_22_fsm_2 = 2;
  localparam _stream_conv2d_22_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_22_fsm <= _stream_conv2d_22_fsm_init;
      _stream_conv2d_22_source_start <= 0;
      _stream_conv2d_22_source_busy <= 0;
      _stream_conv2d_22_stream_ivalid <= 0;
    end else begin
      if(_stream_conv2d_22_stream_oready && _tmp_1921) begin
        _stream_conv2d_22_stream_ivalid <= 1;
      end 
      if(_stream_conv2d_22_stream_oready && _tmp_1931) begin
        _stream_conv2d_22_stream_ivalid <= 0;
      end 
      case(_stream_conv2d_22_fsm)
        _stream_conv2d_22_fsm_init: begin
          if(_stream_conv2d_22_run_flag) begin
            _stream_conv2d_22_source_start <= 1;
          end 
          if(_stream_conv2d_22_run_flag) begin
            _stream_conv2d_22_fsm <= _stream_conv2d_22_fsm_1;
          end 
        end
        _stream_conv2d_22_fsm_1: begin
          if(_stream_conv2d_22_source_start && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_start <= 0;
            _stream_conv2d_22_source_busy <= 1;
          end 
          if(_stream_conv2d_22_source_start && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_fsm <= _stream_conv2d_22_fsm_2;
          end 
        end
        _stream_conv2d_22_fsm_2: begin
          if(_stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_fsm <= _stream_conv2d_22_fsm_3;
          end 
        end
        _stream_conv2d_22_fsm_3: begin
          if(_stream_conv2d_22_stream_oready && (_stream_conv2d_22_source_11_idle && _stream_conv2d_22_source_13_idle && _stream_conv2d_22_source_15_idle && _stream_conv2d_22_source_20_idle && _stream_conv2d_22_source_21_idle && _stream_conv2d_22_source_7_idle && _stream_conv2d_22_source_9_idle && (_stream_conv2d_22_fsm == 3))) begin
            _stream_conv2d_22_source_busy <= 0;
          end 
          if(_stream_conv2d_22_stream_oready && (_stream_conv2d_22_source_11_idle && _stream_conv2d_22_source_13_idle && _stream_conv2d_22_source_15_idle && _stream_conv2d_22_source_20_idle && _stream_conv2d_22_source_21_idle && _stream_conv2d_22_source_7_idle && _stream_conv2d_22_source_9_idle && (_stream_conv2d_22_fsm == 3)) && _stream_conv2d_22_run_flag) begin
            _stream_conv2d_22_source_start <= 1;
          end 
          if(_stream_conv2d_22_stream_oready && (_stream_conv2d_22_source_11_idle && _stream_conv2d_22_source_13_idle && _stream_conv2d_22_source_15_idle && _stream_conv2d_22_source_20_idle && _stream_conv2d_22_source_21_idle && _stream_conv2d_22_source_7_idle && _stream_conv2d_22_source_9_idle && (_stream_conv2d_22_fsm == 3))) begin
            _stream_conv2d_22_fsm <= _stream_conv2d_22_fsm_init;
          end 
          if(_stream_conv2d_22_stream_oready && (_stream_conv2d_22_source_11_idle && _stream_conv2d_22_source_13_idle && _stream_conv2d_22_source_15_idle && _stream_conv2d_22_source_20_idle && _stream_conv2d_22_source_21_idle && _stream_conv2d_22_source_7_idle && _stream_conv2d_22_source_9_idle && (_stream_conv2d_22_fsm == 3)) && _stream_conv2d_22_run_flag) begin
            _stream_conv2d_22_fsm <= _stream_conv2d_22_fsm_1;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _stream__lazy_reshape_24_source_0_source_ram_renable <= 0;
      _stream__lazy_reshape_24_source_0_source_fifo_deq <= 0;
      _stream__lazy_reshape_24_source_0_idle <= 1;
      _stream__lazy_reshape_24_sink_1_sink_wenable <= 0;
      _stream__lazy_reshape_24_sink_1_sink_fifo_enq <= 0;
      _stream__lazy_reshape_24_source_0_source_mode <= 5'b0;
      _stream__lazy_reshape_24_source_0_source_offset <= 0;
      _stream__lazy_reshape_24_source_0_source_size <= 0;
      _stream__lazy_reshape_24_source_0_source_stride <= 0;
      _stream__lazy_reshape_24_source_0_source_sel <= 0;
      _stream__lazy_reshape_24_source_0_source_offset_buf <= 0;
      _stream__lazy_reshape_24_source_0_source_size_buf <= 0;
      _stream__lazy_reshape_24_source_0_source_stride_buf <= 0;
      __variable_wdata_1001 <= 0;
      _stream__lazy_reshape_24_source_0_source_ram_raddr <= 0;
      _stream__lazy_reshape_24_source_0_source_count <= 0;
      _tmp_2034 <= 0;
      _tmp_2035 <= 0;
      _tmp_2036 <= 0;
      _tmp_2037 <= 0;
      _tmp_2038 <= 0;
      _tmp_2039 <= 0;
      _stream__lazy_reshape_24_sink_1_sink_mode <= 5'b0;
      _stream__lazy_reshape_24_sink_1_sink_offset <= 0;
      _stream__lazy_reshape_24_sink_1_sink_size <= 0;
      _stream__lazy_reshape_24_sink_1_sink_stride <= 0;
      _stream__lazy_reshape_24_sink_1_sink_sel <= 0;
      _stream__lazy_reshape_24_sink_1_sink_offset_buf <= 0;
      _stream__lazy_reshape_24_sink_1_sink_size_buf <= 0;
      _stream__lazy_reshape_24_sink_1_sink_stride_buf <= 0;
      _stream__lazy_reshape_24_sink_1_sink_waddr <= 0;
      _stream__lazy_reshape_24_sink_1_sink_count <= 0;
      _stream__lazy_reshape_24_sink_1_sink_wdata <= 0;
      _tmp_2042 <= 0;
      _tmp_2043 <= 0;
      _tmp_2044 <= 0;
      _tmp_2047 <= 0;
      _tmp_2048 <= 0;
      _tmp_2049 <= 0;
      _tmp_2050 <= 0;
      _tmp_2051 <= 0;
      _tmp_2052 <= 0;
      _tmp_2053 <= 0;
      _tmp_2054 <= 0;
      _stream__lazy_reshape_24_busy_reg <= 0;
    end else begin
      if(_stream__lazy_reshape_24_stream_oready) begin
        _stream__lazy_reshape_24_source_0_source_ram_renable <= 0;
        _stream__lazy_reshape_24_source_0_source_fifo_deq <= 0;
      end 
      _stream__lazy_reshape_24_source_0_idle <= _stream__lazy_reshape_24_source_0_idle;
      if(_stream__lazy_reshape_24_stream_oready) begin
        _stream__lazy_reshape_24_sink_1_sink_wenable <= 0;
        _stream__lazy_reshape_24_sink_1_sink_fifo_enq <= 0;
      end 
      if(_set_flag_2024) begin
        _stream__lazy_reshape_24_source_0_source_mode <= 5'b1;
        _stream__lazy_reshape_24_source_0_source_offset <= _lazy_reshape_24_copy_src;
        _stream__lazy_reshape_24_source_0_source_size <= _lazy_reshape_24_copy_size;
        _stream__lazy_reshape_24_source_0_source_stride <= 1;
      end 
      if(_set_flag_2024) begin
        _stream__lazy_reshape_24_source_0_source_sel <= 1;
      end 
      if(_stream__lazy_reshape_24_source_start && _stream__lazy_reshape_24_source_0_source_mode & 5'b1 && _stream__lazy_reshape_24_stream_oready) begin
        _stream__lazy_reshape_24_source_0_source_offset_buf <= _stream__lazy_reshape_24_source_0_source_offset;
        _stream__lazy_reshape_24_source_0_source_size_buf <= _stream__lazy_reshape_24_source_0_source_size;
        _stream__lazy_reshape_24_source_0_source_stride_buf <= _stream__lazy_reshape_24_source_0_source_stride;
      end 
      if(_stream__lazy_reshape_24_stream_oready && _stream__lazy_reshape_24_source_busy && _stream__lazy_reshape_24_is_root) begin
        __variable_wdata_1001 <= _stream__lazy_reshape_24_source_0_source_ram_rdata;
      end 
      if((_stream__lazy_reshape_24_source_0_source_fsm_0 == 1) && _stream__lazy_reshape_24_stream_oready) begin
        _stream__lazy_reshape_24_source_0_idle <= 0;
        _stream__lazy_reshape_24_source_0_source_ram_raddr <= _stream__lazy_reshape_24_source_0_source_offset_buf;
        _stream__lazy_reshape_24_source_0_source_ram_renable <= 1;
        _stream__lazy_reshape_24_source_0_source_count <= _stream__lazy_reshape_24_source_0_source_size_buf;
      end 
      if((_stream__lazy_reshape_24_source_0_source_fsm_0 == 2) && _stream__lazy_reshape_24_stream_oready) begin
        _stream__lazy_reshape_24_source_0_source_ram_raddr <= _stream__lazy_reshape_24_source_0_source_ram_raddr + _stream__lazy_reshape_24_source_0_source_stride_buf;
        _stream__lazy_reshape_24_source_0_source_ram_renable <= 1;
        _stream__lazy_reshape_24_source_0_source_count <= _stream__lazy_reshape_24_source_0_source_count - 1;
      end 
      if((_stream__lazy_reshape_24_source_0_source_fsm_0 == 2) && (_stream__lazy_reshape_24_source_0_source_count == 1) && _stream__lazy_reshape_24_stream_oready) begin
        _stream__lazy_reshape_24_source_0_source_ram_renable <= 0;
        _stream__lazy_reshape_24_source_0_idle <= 1;
      end 
      if((_stream__lazy_reshape_24_source_0_source_fsm_0 == 2) && _stream__lazy_reshape_24_source_stop && _stream__lazy_reshape_24_stream_oready) begin
        _stream__lazy_reshape_24_source_0_source_ram_renable <= 0;
        _stream__lazy_reshape_24_source_0_idle <= 1;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2034 <= _set_flag_2033;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2035 <= _tmp_2034;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2036 <= _lazy_reshape_24_copy_dst;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2037 <= _tmp_2036;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2038 <= _lazy_reshape_24_copy_size;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2039 <= _tmp_2038;
      end 
      if(_tmp_2035) begin
        _stream__lazy_reshape_24_sink_1_sink_mode <= 5'b1;
        _stream__lazy_reshape_24_sink_1_sink_offset <= _tmp_2037;
        _stream__lazy_reshape_24_sink_1_sink_size <= _tmp_2039;
        _stream__lazy_reshape_24_sink_1_sink_stride <= 1;
      end 
      if(_tmp_2035) begin
        _stream__lazy_reshape_24_sink_1_sink_sel <= 2;
      end 
      if(_stream__lazy_reshape_24_sink_start && _stream__lazy_reshape_24_sink_1_sink_mode & 5'b1 && _stream__lazy_reshape_24_stream_oready) begin
        _stream__lazy_reshape_24_sink_1_sink_offset_buf <= _stream__lazy_reshape_24_sink_1_sink_offset;
        _stream__lazy_reshape_24_sink_1_sink_size_buf <= _stream__lazy_reshape_24_sink_1_sink_size;
        _stream__lazy_reshape_24_sink_1_sink_stride_buf <= _stream__lazy_reshape_24_sink_1_sink_stride;
      end 
      if((_stream__lazy_reshape_24_sink_1_sink_fsm_1 == 1) && _stream__lazy_reshape_24_stream_oready) begin
        _stream__lazy_reshape_24_sink_1_sink_waddr <= _stream__lazy_reshape_24_sink_1_sink_offset_buf - _stream__lazy_reshape_24_sink_1_sink_stride_buf;
        _stream__lazy_reshape_24_sink_1_sink_count <= _stream__lazy_reshape_24_sink_1_sink_size_buf;
      end 
      if((_stream__lazy_reshape_24_sink_1_sink_fsm_1 == 2) && _stream__lazy_reshape_24_stream_oready) begin
        _stream__lazy_reshape_24_sink_1_sink_waddr <= _stream__lazy_reshape_24_sink_1_sink_waddr + _stream__lazy_reshape_24_sink_1_sink_stride_buf;
        _stream__lazy_reshape_24_sink_1_sink_wdata <= stream__lazy_reshape_24_sink_1_data;
        _stream__lazy_reshape_24_sink_1_sink_wenable <= 1;
        _stream__lazy_reshape_24_sink_1_sink_count <= _stream__lazy_reshape_24_sink_1_sink_count - 1;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2042 <= _stream__lazy_reshape_24_source_start;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2043 <= _tmp_2042;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2044 <= _tmp_2043;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2047 <= _tmp_2046;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2048 <= _stream__lazy_reshape_24_source_start;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2049 <= _tmp_2048;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2050 <= _stream__lazy_reshape_24_source_stop;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2051 <= _tmp_2050;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2052 <= _stream__lazy_reshape_24_source_busy;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2053 <= _tmp_2052;
      end 
      if(_stream__lazy_reshape_24_stream_oready) begin
        _tmp_2054 <= _stream__lazy_reshape_24_sink_busy;
      end 
      if(!_stream__lazy_reshape_24_sink_busy && _tmp_2054) begin
        _stream__lazy_reshape_24_busy_reg <= 0;
      end 
      if(_stream__lazy_reshape_24_source_busy) begin
        _stream__lazy_reshape_24_busy_reg <= 1;
      end 
    end
  end

  localparam _stream__lazy_reshape_24_fsm_1 = 1;
  localparam _stream__lazy_reshape_24_fsm_2 = 2;
  localparam _stream__lazy_reshape_24_fsm_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      _stream__lazy_reshape_24_fsm <= _stream__lazy_reshape_24_fsm_init;
      _stream__lazy_reshape_24_source_start <= 0;
      _stream__lazy_reshape_24_source_busy <= 0;
      _stream__lazy_reshape_24_stream_ivalid <= 0;
    end else begin
      if(_stream__lazy_reshape_24_stream_oready && _tmp_2044) begin
        _stream__lazy_reshape_24_stream_ivalid <= 1;
      end 
      if(_stream__lazy_reshape_24_stream_oready && _tmp_2047) begin
        _stream__lazy_reshape_24_stream_ivalid <= 0;
      end 
      case(_stream__lazy_reshape_24_fsm)
        _stream__lazy_reshape_24_fsm_init: begin
          if(_stream__lazy_reshape_24_run_flag) begin
            _stream__lazy_reshape_24_source_start <= 1;
          end 
          if(_stream__lazy_reshape_24_run_flag) begin
            _stream__lazy_reshape_24_fsm <= _stream__lazy_reshape_24_fsm_1;
          end 
        end
        _stream__lazy_reshape_24_fsm_1: begin
          if(_stream__lazy_reshape_24_source_start && _stream__lazy_reshape_24_stream_oready) begin
            _stream__lazy_reshape_24_source_start <= 0;
            _stream__lazy_reshape_24_source_busy <= 1;
          end 
          if(_stream__lazy_reshape_24_source_start && _stream__lazy_reshape_24_stream_oready) begin
            _stream__lazy_reshape_24_fsm <= _stream__lazy_reshape_24_fsm_2;
          end 
        end
        _stream__lazy_reshape_24_fsm_2: begin
          if(_stream__lazy_reshape_24_stream_oready) begin
            _stream__lazy_reshape_24_fsm <= _stream__lazy_reshape_24_fsm_3;
          end 
        end
        _stream__lazy_reshape_24_fsm_3: begin
          if(_stream__lazy_reshape_24_stream_oready && (_stream__lazy_reshape_24_source_0_idle && (_stream__lazy_reshape_24_fsm == 3))) begin
            _stream__lazy_reshape_24_source_busy <= 0;
          end 
          if(_stream__lazy_reshape_24_stream_oready && (_stream__lazy_reshape_24_source_0_idle && (_stream__lazy_reshape_24_fsm == 3)) && _stream__lazy_reshape_24_run_flag) begin
            _stream__lazy_reshape_24_source_start <= 1;
          end 
          if(_stream__lazy_reshape_24_stream_oready && (_stream__lazy_reshape_24_source_0_idle && (_stream__lazy_reshape_24_fsm == 3))) begin
            _stream__lazy_reshape_24_fsm <= _stream__lazy_reshape_24_fsm_init;
          end 
          if(_stream__lazy_reshape_24_stream_oready && (_stream__lazy_reshape_24_source_0_idle && (_stream__lazy_reshape_24_fsm == 3)) && _stream__lazy_reshape_24_run_flag) begin
            _stream__lazy_reshape_24_fsm <= _stream__lazy_reshape_24_fsm_1;
          end 
        end
      endcase
    end
  end

  localparam main_fsm_1 = 1;
  localparam main_fsm_2 = 2;
  localparam main_fsm_3 = 3;
  localparam main_fsm_4 = 4;
  localparam main_fsm_5 = 5;
  localparam main_fsm_6 = 6;
  localparam main_fsm_7 = 7;
  localparam main_fsm_8 = 8;
  localparam main_fsm_9 = 9;
  localparam main_fsm_10 = 10;
  localparam main_fsm_11 = 11;
  localparam main_fsm_12 = 12;
  localparam main_fsm_13 = 13;
  localparam main_fsm_14 = 14;
  localparam main_fsm_15 = 15;
  localparam main_fsm_16 = 16;
  localparam main_fsm_17 = 17;
  localparam main_fsm_18 = 18;
  localparam main_fsm_19 = 19;
  localparam main_fsm_20 = 20;
  localparam main_fsm_21 = 21;
  localparam main_fsm_22 = 22;
  localparam main_fsm_23 = 23;
  localparam main_fsm_24 = 24;
  localparam main_fsm_25 = 25;
  localparam main_fsm_26 = 26;
  localparam main_fsm_27 = 27;
  localparam main_fsm_28 = 28;
  localparam main_fsm_29 = 29;
  localparam main_fsm_30 = 30;
  localparam main_fsm_31 = 31;
  localparam main_fsm_32 = 32;
  localparam main_fsm_33 = 33;
  localparam main_fsm_34 = 34;
  localparam main_fsm_35 = 35;
  localparam main_fsm_36 = 36;
  localparam main_fsm_37 = 37;
  localparam main_fsm_38 = 38;
  localparam main_fsm_39 = 39;
  localparam main_fsm_40 = 40;
  localparam main_fsm_41 = 41;
  localparam main_fsm_42 = 42;
  localparam main_fsm_43 = 43;
  localparam main_fsm_44 = 44;
  localparam main_fsm_45 = 45;
  localparam main_fsm_46 = 46;
  localparam main_fsm_47 = 47;
  localparam main_fsm_48 = 48;
  localparam main_fsm_49 = 49;
  localparam main_fsm_50 = 50;
  localparam main_fsm_51 = 51;
  localparam main_fsm_52 = 52;
  localparam main_fsm_53 = 53;
  localparam main_fsm_54 = 54;
  localparam main_fsm_55 = 55;
  localparam main_fsm_56 = 56;
  localparam main_fsm_57 = 57;
  localparam main_fsm_58 = 58;
  localparam main_fsm_59 = 59;
  localparam main_fsm_60 = 60;
  localparam main_fsm_61 = 61;
  localparam main_fsm_62 = 62;
  localparam main_fsm_63 = 63;
  localparam main_fsm_64 = 64;
  localparam main_fsm_65 = 65;
  localparam main_fsm_66 = 66;
  localparam main_fsm_67 = 67;
  localparam main_fsm_68 = 68;
  localparam main_fsm_69 = 69;
  localparam main_fsm_70 = 70;
  localparam main_fsm_71 = 71;
  localparam main_fsm_72 = 72;
  localparam main_fsm_73 = 73;
  localparam main_fsm_74 = 74;
  localparam main_fsm_75 = 75;
  localparam main_fsm_76 = 76;
  localparam main_fsm_77 = 77;
  localparam main_fsm_78 = 78;
  localparam main_fsm_79 = 79;
  localparam main_fsm_80 = 80;
  localparam main_fsm_81 = 81;

  always @(posedge CLK) begin
    if(RST) begin
      main_fsm <= main_fsm_init;
      transpose_9_objaddr <= 0;
      transpose_9_arg_objaddr_0 <= 0;
      transpose_9_control_param_index <= 0;
      conv2d_12_objaddr <= 0;
      conv2d_12_arg_objaddr_0 <= 0;
      conv2d_12_arg_objaddr_1 <= 0;
      conv2d_12_arg_objaddr_2 <= 0;
      conv2d_12_arg_objaddr_3 <= 0;
      conv2d_12_control_param_index <= 0;
      avg_pool_serial_20_objaddr <= 0;
      avg_pool_serial_20_arg_objaddr_0 <= 0;
      conv2d_22_objaddr <= 0;
      conv2d_22_arg_objaddr_0 <= 0;
      conv2d_22_arg_objaddr_1 <= 0;
      conv2d_22_arg_objaddr_2 <= 0;
      conv2d_22_arg_objaddr_3 <= 0;
      _lazy_reshape_24_objaddr <= 0;
      _lazy_reshape_24_arg_objaddr_0 <= 0;
    end else begin
      case(main_fsm)
        main_fsm_init: begin
          if(_saxi_register_4 != 0) begin
            main_fsm <= main_fsm_1;
          end 
        end
        main_fsm_1: begin
          main_fsm <= main_fsm_2;
        end
        main_fsm_2: begin
          main_fsm <= main_fsm_3;
        end
        main_fsm_3: begin
          main_fsm <= main_fsm_4;
        end
        main_fsm_4: begin
          main_fsm <= main_fsm_5;
        end
        main_fsm_5: begin
          transpose_9_objaddr <= _saxi_register_33;
          main_fsm <= main_fsm_6;
        end
        main_fsm_6: begin
          transpose_9_arg_objaddr_0 <= _saxi_register_35;
          main_fsm <= main_fsm_7;
        end
        main_fsm_7: begin
          transpose_9_control_param_index <= 0;
          main_fsm <= main_fsm_8;
        end
        main_fsm_8: begin
          main_fsm <= main_fsm_9;
        end
        main_fsm_9: begin
          main_fsm <= main_fsm_10;
        end
        main_fsm_10: begin
          if(control_transpose_9 == 12) begin
            main_fsm <= main_fsm_11;
          end 
        end
        main_fsm_11: begin
          main_fsm <= main_fsm_12;
        end
        main_fsm_12: begin
          transpose_9_objaddr <= _saxi_register_33 + 1024;
          main_fsm <= main_fsm_13;
        end
        main_fsm_13: begin
          transpose_9_arg_objaddr_0 <= _saxi_register_33;
          main_fsm <= main_fsm_14;
        end
        main_fsm_14: begin
          transpose_9_control_param_index <= 1;
          main_fsm <= main_fsm_15;
        end
        main_fsm_15: begin
          main_fsm <= main_fsm_16;
        end
        main_fsm_16: begin
          main_fsm <= main_fsm_17;
        end
        main_fsm_17: begin
          if(control_transpose_9 == 12) begin
            main_fsm <= main_fsm_18;
          end 
        end
        main_fsm_18: begin
          main_fsm <= main_fsm_19;
        end
        main_fsm_19: begin
          conv2d_12_objaddr <= _saxi_register_33 + 3008;
          main_fsm <= main_fsm_20;
        end
        main_fsm_20: begin
          conv2d_12_arg_objaddr_0 <= _saxi_register_33 + 1024;
          main_fsm <= main_fsm_21;
        end
        main_fsm_21: begin
          conv2d_12_arg_objaddr_1 <= _saxi_register_36;
          main_fsm <= main_fsm_22;
        end
        main_fsm_22: begin
          conv2d_12_arg_objaddr_2 <= _saxi_register_36 + 576;
          main_fsm <= main_fsm_23;
        end
        main_fsm_23: begin
          conv2d_12_arg_objaddr_3 <= _saxi_register_36 + 640;
          main_fsm <= main_fsm_24;
        end
        main_fsm_24: begin
          conv2d_12_control_param_index <= 0;
          main_fsm <= main_fsm_25;
        end
        main_fsm_25: begin
          main_fsm <= main_fsm_26;
        end
        main_fsm_26: begin
          main_fsm <= main_fsm_27;
        end
        main_fsm_27: begin
          if(control_conv2d_12 == 34) begin
            main_fsm <= main_fsm_28;
          end 
        end
        main_fsm_28: begin
          main_fsm <= main_fsm_29;
        end
        main_fsm_29: begin
          conv2d_12_objaddr <= _saxi_register_33 + 18688;
          main_fsm <= main_fsm_30;
        end
        main_fsm_30: begin
          conv2d_12_arg_objaddr_0 <= _saxi_register_33 + 3008;
          main_fsm <= main_fsm_31;
        end
        main_fsm_31: begin
          conv2d_12_arg_objaddr_1 <= _saxi_register_36 + 704;
          main_fsm <= main_fsm_32;
        end
        main_fsm_32: begin
          conv2d_12_arg_objaddr_2 <= _saxi_register_36 + 9920;
          main_fsm <= main_fsm_33;
        end
        main_fsm_33: begin
          conv2d_12_arg_objaddr_3 <= _saxi_register_36 + 10048;
          main_fsm <= main_fsm_34;
        end
        main_fsm_34: begin
          conv2d_12_control_param_index <= 1;
          main_fsm <= main_fsm_35;
        end
        main_fsm_35: begin
          main_fsm <= main_fsm_36;
        end
        main_fsm_36: begin
          main_fsm <= main_fsm_37;
        end
        main_fsm_37: begin
          if(control_conv2d_12 == 34) begin
            main_fsm <= main_fsm_38;
          end 
        end
        main_fsm_38: begin
          main_fsm <= main_fsm_39;
        end
        main_fsm_39: begin
          conv2d_12_objaddr <= _saxi_register_33 + 50048;
          main_fsm <= main_fsm_40;
        end
        main_fsm_40: begin
          conv2d_12_arg_objaddr_0 <= _saxi_register_33 + 18688;
          main_fsm <= main_fsm_41;
        end
        main_fsm_41: begin
          conv2d_12_arg_objaddr_1 <= _saxi_register_36 + 10112;
          main_fsm <= main_fsm_42;
        end
        main_fsm_42: begin
          conv2d_12_arg_objaddr_2 <= _saxi_register_36 + 46976;
          main_fsm <= main_fsm_43;
        end
        main_fsm_43: begin
          conv2d_12_arg_objaddr_3 <= _saxi_register_36 + 47232;
          main_fsm <= main_fsm_44;
        end
        main_fsm_44: begin
          conv2d_12_control_param_index <= 2;
          main_fsm <= main_fsm_45;
        end
        main_fsm_45: begin
          main_fsm <= main_fsm_46;
        end
        main_fsm_46: begin
          main_fsm <= main_fsm_47;
        end
        main_fsm_47: begin
          if(control_conv2d_12 == 34) begin
            main_fsm <= main_fsm_48;
          end 
        end
        main_fsm_48: begin
          main_fsm <= main_fsm_49;
        end
        main_fsm_49: begin
          avg_pool_serial_20_objaddr <= _saxi_register_33 + 112768;
          main_fsm <= main_fsm_50;
        end
        main_fsm_50: begin
          avg_pool_serial_20_arg_objaddr_0 <= _saxi_register_33 + 50048;
          main_fsm <= main_fsm_51;
        end
        main_fsm_51: begin
          main_fsm <= main_fsm_52;
        end
        main_fsm_52: begin
          main_fsm <= main_fsm_53;
        end
        main_fsm_53: begin
          if(control_avg_pool_serial_20 == 160) begin
            main_fsm <= main_fsm_54;
          end 
        end
        main_fsm_54: begin
          main_fsm <= main_fsm_55;
        end
        main_fsm_55: begin
          conv2d_22_objaddr <= _saxi_register_33 + 112896;
          main_fsm <= main_fsm_56;
        end
        main_fsm_56: begin
          conv2d_22_arg_objaddr_0 <= _saxi_register_33 + 112768;
          main_fsm <= main_fsm_57;
        end
        main_fsm_57: begin
          conv2d_22_arg_objaddr_1 <= _saxi_register_36 + 47296;
          main_fsm <= main_fsm_58;
        end
        main_fsm_58: begin
          conv2d_22_arg_objaddr_2 <= _saxi_register_36 + 48832;
          main_fsm <= main_fsm_59;
        end
        main_fsm_59: begin
          conv2d_22_arg_objaddr_3 <= _saxi_register_36 + 48896;
          main_fsm <= main_fsm_60;
        end
        main_fsm_60: begin
          main_fsm <= main_fsm_61;
        end
        main_fsm_61: begin
          main_fsm <= main_fsm_62;
        end
        main_fsm_62: begin
          if(control_conv2d_22 == 28) begin
            main_fsm <= main_fsm_63;
          end 
        end
        main_fsm_63: begin
          main_fsm <= main_fsm_64;
        end
        main_fsm_64: begin
          transpose_9_objaddr <= _saxi_register_33 + 112960;
          main_fsm <= main_fsm_65;
        end
        main_fsm_65: begin
          transpose_9_arg_objaddr_0 <= _saxi_register_33 + 112896;
          main_fsm <= main_fsm_66;
        end
        main_fsm_66: begin
          transpose_9_control_param_index <= 2;
          main_fsm <= main_fsm_67;
        end
        main_fsm_67: begin
          main_fsm <= main_fsm_68;
        end
        main_fsm_68: begin
          main_fsm <= main_fsm_69;
        end
        main_fsm_69: begin
          if(control_transpose_9 == 12) begin
            main_fsm <= main_fsm_70;
          end 
        end
        main_fsm_70: begin
          main_fsm <= main_fsm_71;
        end
        main_fsm_71: begin
          _lazy_reshape_24_objaddr <= _saxi_register_34;
          main_fsm <= main_fsm_72;
        end
        main_fsm_72: begin
          _lazy_reshape_24_arg_objaddr_0 <= _saxi_register_33 + 112960;
          main_fsm <= main_fsm_73;
        end
        main_fsm_73: begin
          main_fsm <= main_fsm_74;
        end
        main_fsm_74: begin
          main_fsm <= main_fsm_75;
        end
        main_fsm_75: begin
          if(control__lazy_reshape_24 == 15) begin
            main_fsm <= main_fsm_76;
          end 
        end
        main_fsm_76: begin
          main_fsm <= main_fsm_77;
        end
        main_fsm_77: begin
          main_fsm <= main_fsm_78;
        end
        main_fsm_78: begin
          main_fsm <= main_fsm_79;
        end
        main_fsm_79: begin
          main_fsm <= main_fsm_80;
        end
        main_fsm_80: begin
          main_fsm <= main_fsm_81;
        end
        main_fsm_81: begin
          main_fsm <= main_fsm_init;
        end
      endcase
    end
  end

  localparam control_transpose_9_1 = 1;
  localparam control_transpose_9_2 = 2;
  localparam control_transpose_9_3 = 3;
  localparam control_transpose_9_4 = 4;
  localparam control_transpose_9_5 = 5;
  localparam control_transpose_9_6 = 6;
  localparam control_transpose_9_7 = 7;
  localparam control_transpose_9_8 = 8;
  localparam control_transpose_9_9 = 9;
  localparam control_transpose_9_10 = 10;
  localparam control_transpose_9_11 = 11;
  localparam control_transpose_9_12 = 12;

  always @(posedge CLK) begin
    if(RST) begin
      control_transpose_9 <= control_transpose_9_init;
      _control_transpose_9_called <= 0;
      _tmp_54 <= 0;
      _tmp_55 <= 0;
      _tmp_56 <= 0;
      _tmp_57 <= 0;
      _tmp_58 <= 0;
      _tmp_59 <= 0;
      _tmp_60 <= 0;
      _tmp_61 <= 0;
      _tmp_62 <= 0;
      read_rdata_117 <= 0;
    end else begin
      case(control_transpose_9)
        control_transpose_9_init: begin
          if(main_fsm == 8) begin
            _control_transpose_9_called <= 1;
          end 
          if(main_fsm == 15) begin
            _control_transpose_9_called <= 1;
          end 
          if(main_fsm == 67) begin
            _control_transpose_9_called <= 1;
          end 
          if(main_fsm == 8) begin
            control_transpose_9 <= control_transpose_9_1;
          end 
          if(main_fsm == 15) begin
            control_transpose_9 <= control_transpose_9_1;
          end 
          if(main_fsm == 67) begin
            control_transpose_9 <= control_transpose_9_1;
          end 
        end
        control_transpose_9_1: begin
          control_transpose_9 <= control_transpose_9_2;
        end
        control_transpose_9_2: begin
          _tmp_54 <= 0;
          _tmp_55 <= 0;
          _tmp_56 <= 0;
          _tmp_57 <= 0;
          _tmp_58 <= 0;
          _tmp_59 <= 0;
          _tmp_60 <= 0;
          _tmp_61 <= 0;
          _tmp_62 <= 0;
          control_transpose_9 <= control_transpose_9_3;
        end
        control_transpose_9_3: begin
          if(_maxi_read_req_idle) begin
            control_transpose_9 <= control_transpose_9_4;
          end 
        end
        control_transpose_9_4: begin
          if(_maxi_read_idle) begin
            control_transpose_9 <= control_transpose_9_5;
          end 
        end
        control_transpose_9_5: begin
          if(_maxi_read_req_idle) begin
            control_transpose_9 <= control_transpose_9_6;
          end 
        end
        control_transpose_9_6: begin
          if(_maxi_read_idle) begin
            control_transpose_9 <= control_transpose_9_7;
          end 
        end
        control_transpose_9_7: begin
          if(read_rtl_rvalid_116) begin
            read_rdata_117 <= read_rtl_rdata_115;
          end 
          if(read_rtl_rvalid_116) begin
            control_transpose_9 <= control_transpose_9_8;
          end 
        end
        control_transpose_9_8: begin
          control_transpose_9 <= control_transpose_9_9;
        end
        control_transpose_9_9: begin
          if(_maxi_write_req_idle) begin
            control_transpose_9 <= control_transpose_9_10;
          end 
        end
        control_transpose_9_10: begin
          if(_maxi_write_idle && !_maxi_has_outstanding_write) begin
            control_transpose_9 <= control_transpose_9_11;
          end 
        end
        control_transpose_9_11: begin
          if(1) begin
            _tmp_59 <= _tmp_59 + 1;
            _tmp_55 <= _tmp_55 + 980;
          end 
          if(1 && (_tmp_59 == 1)) begin
            _tmp_59 <= 0;
            _tmp_55 <= 0;
          end 
          if(1 && (_tmp_59 == 1)) begin
            _tmp_60 <= _tmp_60 + 1;
            _tmp_56 <= _tmp_56 + 2;
          end 
          if(1 && (_tmp_59 == 1) && (_tmp_60 == 9)) begin
            _tmp_60 <= 0;
            _tmp_56 <= 0;
          end 
          if(1 && (_tmp_59 == 1) && (_tmp_60 == 9)) begin
            _tmp_61 <= _tmp_61 + 1;
            _tmp_57 <= _tmp_57 + 20;
          end 
          if(1 && (_tmp_59 == 1) && (_tmp_60 == 9) && (_tmp_61 == 48)) begin
            _tmp_61 <= 0;
            _tmp_57 <= 0;
          end 
          if(1 && (_tmp_59 == 1) && (_tmp_60 == 9) && (_tmp_61 == 48)) begin
            _tmp_62 <= _tmp_62 + 1;
            _tmp_58 <= _tmp_58 + 980;
          end 
          if(1 && (_tmp_59 == 1) && (_tmp_60 == 9) && (_tmp_61 == 48) && (_tmp_62 == 0)) begin
            _tmp_62 <= 0;
            _tmp_58 <= 0;
          end 
          if(_tmp_59 == 1) begin
            _tmp_54 <= _tmp_54 + 4;
          end 
          if(_tmp_59 < 1) begin
            control_transpose_9 <= control_transpose_9_5;
          end 
          if(_tmp_59 == 1) begin
            control_transpose_9 <= control_transpose_9_3;
          end 
          if(1 && (_tmp_59 == 1) && (_tmp_60 == 9) && (_tmp_61 == 48) && (_tmp_62 == 0)) begin
            control_transpose_9 <= control_transpose_9_12;
          end 
        end
        control_transpose_9_12: begin
          if(main_fsm == 11) begin
            _control_transpose_9_called <= 0;
          end 
          if(main_fsm == 18) begin
            _control_transpose_9_called <= 0;
          end 
          if(main_fsm == 70) begin
            _control_transpose_9_called <= 0;
          end 
          if(main_fsm == 11) begin
            control_transpose_9 <= control_transpose_9_init;
          end 
          if(main_fsm == 18) begin
            control_transpose_9 <= control_transpose_9_init;
          end 
          if(main_fsm == 70) begin
            control_transpose_9 <= control_transpose_9_init;
          end 
        end
      endcase
    end
  end

  localparam _maxi_read_req_fsm_1 = 1;

  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      _maxi_read_req_fsm <= _maxi_read_req_fsm_init;
      _maxi_read_cont <= 0;
    end else begin
      case(_maxi_read_req_fsm)
        _maxi_read_req_fsm_init: begin
          if((_maxi_read_req_fsm == 0) && (_maxi_read_start || _maxi_read_cont) && !_maxi_read_req_fifo_almost_full) begin
            _maxi_read_req_fsm <= _maxi_read_req_fsm_1;
          end 
        end
        _maxi_read_req_fsm_1: begin
          if(maxi_arready || !maxi_arvalid) begin
            _maxi_read_cont <= 1;
          end 
          if((maxi_arready || !maxi_arvalid) && (_maxi_read_global_size == 0)) begin
            _maxi_read_cont <= 0;
          end 
          if(maxi_arready || !maxi_arvalid) begin
            _maxi_read_req_fsm <= _maxi_read_req_fsm_init;
          end 
        end
      endcase
    end
  end

  localparam _maxi_read_data_fsm_1 = 1;
  localparam _maxi_read_data_fsm_2 = 2;

  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      _maxi_read_data_fsm <= _maxi_read_data_fsm_init;
    end else begin
      case(_maxi_read_data_fsm)
        _maxi_read_data_fsm_init: begin
          if(!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 1)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_1;
          end 
          if(!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 2)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_1;
          end 
          if(!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 3)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_1;
          end 
          if(!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 4)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_1;
          end 
          if(!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 5)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_1;
          end 
          if(!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 6)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_1;
          end 
          if(!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 7)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_1;
          end 
          if(!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 8)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_1;
          end 
          if(!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 9)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_1;
          end 
          if(!_maxi_read_data_busy && !_maxi_read_req_fifo_empty && (_maxi_read_op_sel_fifo == 10)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_1;
          end 
        end
        _maxi_read_data_fsm_1: begin
          _maxi_read_data_fsm <= _maxi_read_data_fsm_2;
          _maxi_read_data_fsm <= _maxi_read_data_fsm_2;
          _maxi_read_data_fsm <= _maxi_read_data_fsm_2;
          _maxi_read_data_fsm <= _maxi_read_data_fsm_2;
          _maxi_read_data_fsm <= _maxi_read_data_fsm_2;
          _maxi_read_data_fsm <= _maxi_read_data_fsm_2;
          _maxi_read_data_fsm <= _maxi_read_data_fsm_2;
          _maxi_read_data_fsm <= _maxi_read_data_fsm_2;
          _maxi_read_data_fsm <= _maxi_read_data_fsm_2;
          _maxi_read_data_fsm <= _maxi_read_data_fsm_2;
        end
        _maxi_read_data_fsm_2: begin
          if(_maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_init;
          end 
          if(_maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_init;
          end 
          if(_maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_init;
          end 
          if(_maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_init;
          end 
          if(_maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_init;
          end 
          if(_maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_init;
          end 
          if(_maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_init;
          end 
          if(_maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_init;
          end 
          if(_maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_init;
          end 
          if(_maxi_rvalid_sb_0 && (_maxi_read_local_size_buf <= 1)) begin
            _maxi_read_data_fsm <= _maxi_read_data_fsm_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_0_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_0 <= write_burst_packed_fsm_0_init;
      write_burst_packed_addr_88 <= 0;
      write_burst_packed_stride_89 <= 0;
      write_burst_packed_length_90 <= 0;
      write_burst_packed_done_91 <= 0;
    end else begin
      case(write_burst_packed_fsm_0)
        write_burst_packed_fsm_0_init: begin
          write_burst_packed_addr_88 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_89 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_90 <= _maxi_read_local_size_buf;
          write_burst_packed_done_91 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 1) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_0 <= write_burst_packed_fsm_0_1;
          end 
        end
        write_burst_packed_fsm_0_1: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_packed_addr_88 <= write_burst_packed_addr_88 + write_burst_packed_stride_89;
            write_burst_packed_length_90 <= write_burst_packed_length_90 - 1;
            write_burst_packed_done_91 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_packed_length_90 <= 1)) begin
            write_burst_packed_done_91 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_packed_done_91 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_packed_length_90 <= 1)) begin
            write_burst_packed_fsm_0 <= write_burst_packed_fsm_0_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_packed_fsm_0 <= write_burst_packed_fsm_0_init;
          end 
          if(0) begin
            write_burst_packed_fsm_0 <= write_burst_packed_fsm_0_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_1_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_1 <= write_burst_packed_fsm_1_init;
      write_burst_packed_addr_101 <= 0;
      write_burst_packed_stride_102 <= 0;
      write_burst_packed_length_103 <= 0;
      write_burst_packed_done_104 <= 0;
    end else begin
      case(write_burst_packed_fsm_1)
        write_burst_packed_fsm_1_init: begin
          write_burst_packed_addr_101 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_102 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_103 <= _maxi_read_local_size_buf;
          write_burst_packed_done_104 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 2) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_1 <= write_burst_packed_fsm_1_1;
          end 
        end
        write_burst_packed_fsm_1_1: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_packed_addr_101 <= write_burst_packed_addr_101 + write_burst_packed_stride_102;
            write_burst_packed_length_103 <= write_burst_packed_length_103 - 1;
            write_burst_packed_done_104 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_packed_length_103 <= 1)) begin
            write_burst_packed_done_104 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_packed_done_104 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_packed_length_103 <= 1)) begin
            write_burst_packed_fsm_1 <= write_burst_packed_fsm_1_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_packed_fsm_1 <= write_burst_packed_fsm_1_init;
          end 
          if(0) begin
            write_burst_packed_fsm_1 <= write_burst_packed_fsm_1_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_110 <= 0;
      _tmp_418 <= 0;
      _tmp_1791 <= 0;
      _tmp_2026 <= 0;
    end else begin
      if(control_transpose_9 == 7) begin
        _tmp_110 <= read_rtl_bank_109;
      end 
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_9_source_ram_renable && (_stream_conv2d_12_source_9_source_sel == 2)) begin
        _tmp_418 <= read_rtl_bank_417;
      end 
      if(_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_9_source_ram_renable && (_stream_conv2d_22_source_9_source_sel == 2)) begin
        _tmp_1791 <= read_rtl_bank_1790;
      end 
      if(_stream__lazy_reshape_24_stream_oready && _stream__lazy_reshape_24_source_0_source_ram_renable && (_stream__lazy_reshape_24_source_0_source_sel == 1)) begin
        _tmp_2026 <= read_rtl_bank_2025;
      end 
    end
  end

  localparam _maxi_write_req_fsm_1 = 1;

  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      _maxi_write_req_fsm <= _maxi_write_req_fsm_init;
      _maxi_write_cont <= 0;
    end else begin
      case(_maxi_write_req_fsm)
        _maxi_write_req_fsm_init: begin
          if((_maxi_write_req_fsm == 0) && (_maxi_write_start || _maxi_write_cont) && !_maxi_write_req_fifo_almost_full) begin
            _maxi_write_req_fsm <= _maxi_write_req_fsm_1;
          end 
        end
        _maxi_write_req_fsm_1: begin
          if((_maxi_write_req_fsm == 1) && !_maxi_write_req_fifo_almost_full && (maxi_awready || !maxi_awvalid) && (_maxi_outstanding_wcount < 6)) begin
            _maxi_write_cont <= 1;
          end 
          if((_maxi_write_req_fsm == 1) && !_maxi_write_req_fifo_almost_full && (maxi_awready || !maxi_awvalid) && (_maxi_outstanding_wcount < 6) && (_maxi_write_global_size == 0)) begin
            _maxi_write_cont <= 0;
          end 
          if((_maxi_write_req_fsm == 1) && !_maxi_write_req_fifo_almost_full && (maxi_awready || !maxi_awvalid) && (_maxi_outstanding_wcount < 6)) begin
            _maxi_write_req_fsm <= _maxi_write_req_fsm_init;
          end 
        end
      endcase
    end
  end

  localparam _maxi_write_data_fsm_1 = 1;
  localparam _maxi_write_data_fsm_2 = 2;

  always @(posedge CLK) begin
    if(RESETN_inv_buf) begin
      _maxi_write_data_fsm <= _maxi_write_data_fsm_init;
    end else begin
      case(_maxi_write_data_fsm)
        _maxi_write_data_fsm_init: begin
          if(!_maxi_write_data_busy && !_maxi_write_req_fifo_empty && (_maxi_write_op_sel_fifo == 1)) begin
            _maxi_write_data_fsm <= _maxi_write_data_fsm_1;
          end 
          if(!_maxi_write_data_busy && !_maxi_write_req_fifo_empty && (_maxi_write_op_sel_fifo == 2)) begin
            _maxi_write_data_fsm <= _maxi_write_data_fsm_1;
          end 
        end
        _maxi_write_data_fsm_1: begin
          _maxi_write_data_fsm <= _maxi_write_data_fsm_2;
          _maxi_write_data_fsm <= _maxi_write_data_fsm_2;
        end
        _maxi_write_data_fsm_2: begin
          if((_maxi_write_op_sel_buf == 1) && read_burst_packed_rvalid_156 && ((_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0)) && read_burst_packed_rlast_157) begin
            _maxi_write_data_fsm <= _maxi_write_data_fsm_init;
          end 
          if((_maxi_write_op_sel_buf == 2) && read_burst_packed_rvalid_1735 && ((_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0)) && read_burst_packed_rlast_1736) begin
            _maxi_write_data_fsm <= _maxi_write_data_fsm_init;
          end 
        end
      endcase
    end
  end

  localparam read_burst_packed_fsm_2_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      read_burst_packed_fsm_2 <= read_burst_packed_fsm_2_init;
      read_burst_packed_addr_153 <= 0;
      read_burst_packed_stride_154 <= 0;
      read_burst_packed_length_155 <= 0;
      read_burst_packed_rvalid_156 <= 0;
      read_burst_packed_rlast_157 <= 0;
    end else begin
      case(read_burst_packed_fsm_2)
        read_burst_packed_fsm_2_init: begin
          read_burst_packed_addr_153 <= _maxi_write_local_addr_buf;
          read_burst_packed_stride_154 <= _maxi_write_local_stride_buf;
          read_burst_packed_length_155 <= _maxi_write_size_buf;
          read_burst_packed_rvalid_156 <= 0;
          read_burst_packed_rlast_157 <= 0;
          if((_maxi_write_data_fsm == 1) && (_maxi_write_op_sel_buf == 1) && (_maxi_write_size_buf > 0)) begin
            read_burst_packed_fsm_2 <= read_burst_packed_fsm_2_1;
          end 
        end
        read_burst_packed_fsm_2_1: begin
          if((_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0) && (read_burst_packed_length_155 > 0)) begin
            read_burst_packed_addr_153 <= read_burst_packed_addr_153 + read_burst_packed_stride_154;
            read_burst_packed_length_155 <= read_burst_packed_length_155 - 1;
            read_burst_packed_rvalid_156 <= 1;
          end 
          if((_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0) && (read_burst_packed_length_155 <= 1)) begin
            read_burst_packed_rlast_157 <= 1;
          end 
          if(read_burst_packed_rlast_157 && read_burst_packed_rvalid_156 && ((_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0))) begin
            read_burst_packed_rvalid_156 <= 0;
            read_burst_packed_rlast_157 <= 0;
          end 
          if(0) begin
            read_burst_packed_rvalid_156 <= 0;
            read_burst_packed_rlast_157 <= 0;
          end 
          if(read_burst_packed_rlast_157 && read_burst_packed_rvalid_156 && ((_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0))) begin
            read_burst_packed_fsm_2 <= read_burst_packed_fsm_2_init;
          end 
          if(0) begin
            read_burst_packed_fsm_2 <= read_burst_packed_fsm_2_init;
          end 
        end
      endcase
    end
  end

  localparam control_conv2d_12_1 = 1;
  localparam control_conv2d_12_2 = 2;
  localparam control_conv2d_12_3 = 3;
  localparam control_conv2d_12_4 = 4;
  localparam control_conv2d_12_5 = 5;
  localparam control_conv2d_12_6 = 6;
  localparam control_conv2d_12_7 = 7;
  localparam control_conv2d_12_8 = 8;
  localparam control_conv2d_12_9 = 9;
  localparam control_conv2d_12_10 = 10;
  localparam control_conv2d_12_11 = 11;
  localparam control_conv2d_12_12 = 12;
  localparam control_conv2d_12_13 = 13;
  localparam control_conv2d_12_14 = 14;
  localparam control_conv2d_12_15 = 15;
  localparam control_conv2d_12_16 = 16;
  localparam control_conv2d_12_17 = 17;
  localparam control_conv2d_12_18 = 18;
  localparam control_conv2d_12_19 = 19;
  localparam control_conv2d_12_20 = 20;
  localparam control_conv2d_12_21 = 21;
  localparam control_conv2d_12_22 = 22;
  localparam control_conv2d_12_23 = 23;
  localparam control_conv2d_12_24 = 24;
  localparam control_conv2d_12_25 = 25;
  localparam control_conv2d_12_26 = 26;
  localparam control_conv2d_12_27 = 27;
  localparam control_conv2d_12_28 = 28;
  localparam control_conv2d_12_29 = 29;
  localparam control_conv2d_12_30 = 30;
  localparam control_conv2d_12_31 = 31;
  localparam control_conv2d_12_32 = 32;
  localparam control_conv2d_12_33 = 33;
  localparam control_conv2d_12_34 = 34;

  always @(posedge CLK) begin
    if(RST) begin
      control_conv2d_12 <= control_conv2d_12_init;
      _control_conv2d_12_called <= 0;
      conv2d_12_filter_base_offset <= 0;
      conv2d_12_filter_page_comp_offset <= 0;
      conv2d_12_filter_page_dma_offset <= 0;
      conv2d_12_act_base_offset_row <= 0;
      conv2d_12_act_base_offset_bat <= 0;
      conv2d_12_dma_flag_0 <= 0;
      conv2d_12_dma_flag_1 <= 0;
      conv2d_12_dma_flag_2 <= 0;
      conv2d_12_act_page_comp_offset_0 <= 0;
      conv2d_12_act_page_comp_offset_1 <= 0;
      conv2d_12_act_page_comp_offset_2 <= 0;
      conv2d_12_act_page_dma_offset_0 <= 0;
      conv2d_12_act_page_dma_offset_1 <= 0;
      conv2d_12_act_page_dma_offset_2 <= 0;
      conv2d_12_out_base_offset_val <= 0;
      conv2d_12_out_base_offset_col <= 0;
      conv2d_12_out_base_offset_row <= 0;
      conv2d_12_out_base_offset_bat <= 0;
      conv2d_12_out_base_offset_och <= 0;
      conv2d_12_out_page <= 0;
      conv2d_12_out_page_comp_offset <= 0;
      conv2d_12_out_page_dma_offset <= 0;
      conv2d_12_out_laddr_offset <= 0;
      conv2d_12_sync_out_count <= 0;
      conv2d_12_write_count <= 0;
      conv2d_12_next_out_write_size <= 0;
      conv2d_12_row_count <= 0;
      conv2d_12_bat_count <= 0;
      conv2d_12_och_count <= 0;
      conv2d_12_row_select <= 0;
      conv2d_12_prev_row_count <= 0;
      conv2d_12_prev_bat_count <= 0;
      conv2d_12_prev_och_count <= 0;
      conv2d_12_prev_row_select <= 0;
      conv2d_12_out_col_count <= 0;
      conv2d_12_out_row_count <= 0;
      conv2d_12_out_ram_select <= 0;
      conv2d_12_skip_read_filter <= 0;
      conv2d_12_skip_read_act <= 0;
      conv2d_12_skip_comp <= 0;
      conv2d_12_skip_write_out <= 1;
    end else begin
      case(control_conv2d_12)
        control_conv2d_12_init: begin
          if(main_fsm == 25) begin
            _control_conv2d_12_called <= 1;
          end 
          if(main_fsm == 35) begin
            _control_conv2d_12_called <= 1;
          end 
          if(main_fsm == 45) begin
            _control_conv2d_12_called <= 1;
          end 
          if(main_fsm == 25) begin
            control_conv2d_12 <= control_conv2d_12_1;
          end 
          if(main_fsm == 35) begin
            control_conv2d_12 <= control_conv2d_12_1;
          end 
          if(main_fsm == 45) begin
            control_conv2d_12 <= control_conv2d_12_1;
          end 
        end
        control_conv2d_12_1: begin
          control_conv2d_12 <= control_conv2d_12_2;
        end
        control_conv2d_12_2: begin
          conv2d_12_filter_base_offset <= 0;
          conv2d_12_filter_page_comp_offset <= 0;
          conv2d_12_filter_page_dma_offset <= 0;
          conv2d_12_act_base_offset_row <= 0;
          conv2d_12_act_base_offset_bat <= 0;
          conv2d_12_dma_flag_0 <= 1;
          conv2d_12_dma_flag_1 <= 1;
          conv2d_12_dma_flag_2 <= 1;
          conv2d_12_act_page_comp_offset_0 <= 0;
          conv2d_12_act_page_comp_offset_1 <= 0;
          conv2d_12_act_page_comp_offset_2 <= 0;
          conv2d_12_act_page_dma_offset_0 <= 0;
          conv2d_12_act_page_dma_offset_1 <= 0;
          conv2d_12_act_page_dma_offset_2 <= 0;
          conv2d_12_out_base_offset_val <= 0;
          conv2d_12_out_base_offset_col <= 0;
          conv2d_12_out_base_offset_row <= 0;
          conv2d_12_out_base_offset_bat <= 0;
          conv2d_12_out_base_offset_och <= 0;
          conv2d_12_out_page <= 0;
          conv2d_12_out_page_comp_offset <= 0;
          conv2d_12_out_page_dma_offset <= 0;
          conv2d_12_out_laddr_offset <= 0;
          conv2d_12_sync_out_count <= 0;
          conv2d_12_write_count <= 0;
          conv2d_12_next_out_write_size <= (cparam_conv2d_12_max_och_count == 0)? cparam_conv2d_12_out_write_size_res : cparam_conv2d_12_out_write_size;
          conv2d_12_row_count <= 0;
          conv2d_12_bat_count <= 0;
          conv2d_12_och_count <= 0;
          conv2d_12_row_select <= 0;
          conv2d_12_prev_row_count <= 0;
          conv2d_12_prev_bat_count <= 0;
          conv2d_12_prev_och_count <= 0;
          conv2d_12_prev_row_select <= 0;
          conv2d_12_out_col_count <= 0;
          conv2d_12_out_row_count <= 0;
          conv2d_12_out_ram_select <= 0;
          conv2d_12_skip_read_filter <= 0;
          conv2d_12_skip_read_act <= 0;
          conv2d_12_skip_comp <= 0;
          conv2d_12_skip_write_out <= 1;
          if(_maxi_read_req_idle) begin
            control_conv2d_12 <= control_conv2d_12_3;
          end 
        end
        control_conv2d_12_3: begin
          if(_maxi_read_idle) begin
            control_conv2d_12 <= control_conv2d_12_4;
          end 
        end
        control_conv2d_12_4: begin
          if(_maxi_read_req_idle) begin
            control_conv2d_12 <= control_conv2d_12_5;
          end 
        end
        control_conv2d_12_5: begin
          if(_maxi_read_idle) begin
            control_conv2d_12 <= control_conv2d_12_6;
          end 
        end
        control_conv2d_12_6: begin
          if(cparam_conv2d_12_data_stationary == 0) begin
            control_conv2d_12 <= control_conv2d_12_7;
          end 
          if(cparam_conv2d_12_data_stationary == 1) begin
            control_conv2d_12 <= control_conv2d_12_12;
          end 
        end
        control_conv2d_12_7: begin
          control_conv2d_12 <= control_conv2d_12_8;
          if(conv2d_12_skip_read_filter) begin
            control_conv2d_12 <= control_conv2d_12_11;
          end 
        end
        control_conv2d_12_8: begin
          if(_maxi_read_req_idle) begin
            control_conv2d_12 <= control_conv2d_12_9;
          end 
        end
        control_conv2d_12_9: begin
          if(_maxi_read_idle) begin
            control_conv2d_12 <= control_conv2d_12_10;
          end 
        end
        control_conv2d_12_10: begin
          control_conv2d_12 <= control_conv2d_12_11;
        end
        control_conv2d_12_11: begin
          if(cparam_conv2d_12_data_stationary == 0) begin
            control_conv2d_12 <= control_conv2d_12_12;
          end 
          if(cparam_conv2d_12_data_stationary == 1) begin
            control_conv2d_12 <= control_conv2d_12_24;
          end 
        end
        control_conv2d_12_12: begin
          control_conv2d_12 <= control_conv2d_12_13;
          if(conv2d_12_skip_read_act) begin
            control_conv2d_12 <= control_conv2d_12_23;
          end 
        end
        control_conv2d_12_13: begin
          control_conv2d_12 <= control_conv2d_12_14;
          if(conv2d_12_mux_dma_pad_mask_0 || !conv2d_12_mux_dma_flag_0) begin
            control_conv2d_12 <= control_conv2d_12_16;
          end 
        end
        control_conv2d_12_14: begin
          if(_maxi_read_req_idle) begin
            control_conv2d_12 <= control_conv2d_12_15;
          end 
        end
        control_conv2d_12_15: begin
          if(_maxi_read_idle) begin
            control_conv2d_12 <= control_conv2d_12_16;
          end 
        end
        control_conv2d_12_16: begin
          control_conv2d_12 <= control_conv2d_12_17;
          if(conv2d_12_mux_dma_pad_mask_1 || !conv2d_12_mux_dma_flag_1) begin
            control_conv2d_12 <= control_conv2d_12_19;
          end 
        end
        control_conv2d_12_17: begin
          if(_maxi_read_req_idle) begin
            control_conv2d_12 <= control_conv2d_12_18;
          end 
        end
        control_conv2d_12_18: begin
          if(_maxi_read_idle) begin
            control_conv2d_12 <= control_conv2d_12_19;
          end 
        end
        control_conv2d_12_19: begin
          control_conv2d_12 <= control_conv2d_12_20;
          if(conv2d_12_mux_dma_pad_mask_2 || !conv2d_12_mux_dma_flag_2) begin
            control_conv2d_12 <= control_conv2d_12_22;
          end 
        end
        control_conv2d_12_20: begin
          if(_maxi_read_req_idle) begin
            control_conv2d_12 <= control_conv2d_12_21;
          end 
        end
        control_conv2d_12_21: begin
          if(_maxi_read_idle) begin
            control_conv2d_12 <= control_conv2d_12_22;
          end 
        end
        control_conv2d_12_22: begin
          control_conv2d_12 <= control_conv2d_12_23;
        end
        control_conv2d_12_23: begin
          if(cparam_conv2d_12_data_stationary == 0) begin
            control_conv2d_12 <= control_conv2d_12_24;
          end 
          if(cparam_conv2d_12_data_stationary == 1) begin
            control_conv2d_12 <= control_conv2d_12_7;
          end 
        end
        control_conv2d_12_24: begin
          if(_maxi_write_idle) begin
            control_conv2d_12 <= control_conv2d_12_25;
          end 
        end
        control_conv2d_12_25: begin
          if(conv2d_12_comp_fsm == 0) begin
            control_conv2d_12 <= control_conv2d_12_26;
          end 
        end
        control_conv2d_12_26: begin
          control_conv2d_12 <= control_conv2d_12_27;
          if(conv2d_12_skip_write_out) begin
            control_conv2d_12 <= control_conv2d_12_32;
          end 
          if((cparam_conv2d_12_data_stationary == 1) && (conv2d_12_prev_och_count < cparam_conv2d_12_max_och_count)) begin
            control_conv2d_12 <= control_conv2d_12_32;
          end 
        end
        control_conv2d_12_27: begin
          if(conv2d_12_sync_comp_count >= conv2d_12_sync_out_count + cparam_conv2d_12_inc_sync_out) begin
            control_conv2d_12 <= control_conv2d_12_28;
          end 
        end
        control_conv2d_12_28: begin
          if(!conv2d_12_dma_out_mask_0) begin
            control_conv2d_12 <= control_conv2d_12_29;
          end 
          if(conv2d_12_dma_out_mask_0) begin
            control_conv2d_12 <= control_conv2d_12_30;
          end 
        end
        control_conv2d_12_29: begin
          if(_maxi_write_req_idle) begin
            control_conv2d_12 <= control_conv2d_12_30;
          end 
        end
        control_conv2d_12_30: begin
          control_conv2d_12 <= control_conv2d_12_31;
        end
        control_conv2d_12_31: begin
          conv2d_12_write_count <= conv2d_12_write_count + 1;
          if(conv2d_12_out_ram_select == 0) begin
            conv2d_12_out_laddr_offset <= conv2d_12_out_laddr_offset + conv2d_12_next_out_write_size;
          end 
          if((cparam_conv2d_12_data_stationary == 0) && !cparam_conv2d_12_keep_filter) begin
            conv2d_12_out_base_offset_col <= conv2d_12_out_base_offset_col + cparam_conv2d_12_out_col_step;
            conv2d_12_out_col_count <= conv2d_12_out_col_count + 1;
          end 
          conv2d_12_out_ram_select <= conv2d_12_out_ram_select + 1;
          if(conv2d_12_out_ram_select == 0) begin
            conv2d_12_out_ram_select <= 0;
          end 
          conv2d_12_sync_out_count <= conv2d_12_sync_out_count + cparam_conv2d_12_inc_sync_out;
          if((cparam_conv2d_12_data_stationary == 0) && !cparam_conv2d_12_keep_filter && (conv2d_12_write_count >= cparam_conv2d_12_out_num_col - 1) || (cparam_conv2d_12_data_stationary == 0) && cparam_conv2d_12_keep_filter || (cparam_conv2d_12_data_stationary == 1)) begin
            conv2d_12_sync_out_count <= conv2d_12_sync_out_count + (cparam_conv2d_12_inc_sync_out + cparam_conv2d_12_inc_sync_out_res);
          end 
          if((cparam_conv2d_12_data_stationary == 0) && !cparam_conv2d_12_keep_filter) begin
            control_conv2d_12 <= control_conv2d_12_26;
          end 
          if((cparam_conv2d_12_data_stationary == 0) && !cparam_conv2d_12_keep_filter && (conv2d_12_write_count >= cparam_conv2d_12_out_num_col - 1) || (cparam_conv2d_12_data_stationary == 0) && cparam_conv2d_12_keep_filter || (cparam_conv2d_12_data_stationary == 1)) begin
            control_conv2d_12 <= control_conv2d_12_32;
          end 
        end
        control_conv2d_12_32: begin
          if(conv2d_12_update_filter) begin
            conv2d_12_filter_base_offset <= conv2d_12_filter_base_offset + cparam_conv2d_12_filter_base_step;
          end 
          if((cparam_conv2d_12_data_stationary == 1) && (conv2d_12_och_count >= cparam_conv2d_12_max_och_count)) begin
            conv2d_12_filter_base_offset <= 0;
          end 
          if(conv2d_12_update_filter) begin
            conv2d_12_och_count <= conv2d_12_och_count + cparam_conv2d_12_och_count_step;
          end 
          if((cparam_conv2d_12_data_stationary == 1) && (conv2d_12_och_count >= cparam_conv2d_12_max_och_count)) begin
            conv2d_12_och_count <= 0;
          end 
          if(conv2d_12_update_filter) begin
            conv2d_12_filter_page_comp_offset <= conv2d_12_filter_page_comp_offset + cparam_conv2d_12_filter_read_step;
            conv2d_12_filter_page_dma_offset <= conv2d_12_filter_page_dma_offset + cparam_conv2d_12_filter_read_step;
          end 
          if(conv2d_12_update_filter && (conv2d_12_filter_page_comp_offset + cparam_conv2d_12_filter_read_step + cparam_conv2d_12_filter_read_step > 512)) begin
            conv2d_12_filter_page_comp_offset <= 0;
            conv2d_12_filter_page_dma_offset <= 0;
          end 
          if(conv2d_12_update_act) begin
            conv2d_12_act_base_offset_row <= conv2d_12_act_base_offset_row + cparam_conv2d_12_act_row_step;
          end 
          if(conv2d_12_update_act && (conv2d_12_row_count >= cparam_conv2d_12_max_row_count)) begin
            conv2d_12_act_base_offset_row <= 0;
            conv2d_12_act_base_offset_bat <= conv2d_12_act_base_offset_bat + cparam_conv2d_12_act_bat_step;
          end 
          if(conv2d_12_update_act && (conv2d_12_row_count >= cparam_conv2d_12_max_row_count) && (conv2d_12_bat_count >= cparam_conv2d_12_max_bat_count)) begin
            conv2d_12_act_base_offset_bat <= 0;
          end 
          if(!conv2d_12_update_act) begin
            conv2d_12_dma_flag_0 <= 0;
          end 
          if(conv2d_12_update_act) begin
            conv2d_12_dma_flag_0 <= cparam_conv2d_12_dma_flag_conds_0;
          end 
          if(conv2d_12_update_act && (conv2d_12_row_count >= cparam_conv2d_12_max_row_count)) begin
            conv2d_12_dma_flag_0 <= 1;
          end 
          if(!conv2d_12_update_act) begin
            conv2d_12_dma_flag_1 <= 0;
          end 
          if(conv2d_12_update_act) begin
            conv2d_12_dma_flag_1 <= cparam_conv2d_12_dma_flag_conds_1;
          end 
          if(conv2d_12_update_act && (conv2d_12_row_count >= cparam_conv2d_12_max_row_count)) begin
            conv2d_12_dma_flag_1 <= 1;
          end 
          if(!conv2d_12_update_act) begin
            conv2d_12_dma_flag_2 <= 0;
          end 
          if(conv2d_12_update_act) begin
            conv2d_12_dma_flag_2 <= cparam_conv2d_12_dma_flag_conds_2;
          end 
          if(conv2d_12_update_act && (conv2d_12_row_count >= cparam_conv2d_12_max_row_count)) begin
            conv2d_12_dma_flag_2 <= 1;
          end 
          if(conv2d_12_update_act) begin
            conv2d_12_row_count <= conv2d_12_row_count + cparam_conv2d_12_stride_row_par_row;
          end 
          if(conv2d_12_update_act && (conv2d_12_row_count >= cparam_conv2d_12_max_row_count)) begin
            conv2d_12_row_count <= 0;
            conv2d_12_bat_count <= conv2d_12_bat_count + 1;
          end 
          if(conv2d_12_update_act && (conv2d_12_row_count >= cparam_conv2d_12_max_row_count) && (conv2d_12_bat_count >= cparam_conv2d_12_max_bat_count)) begin
            conv2d_12_bat_count <= 0;
          end 
          if(conv2d_12_update_act && (cparam_conv2d_12_stride_row_par_row < 3)) begin
            conv2d_12_row_select <= conv2d_12_row_select + cparam_conv2d_12_stride_row_par_row;
            conv2d_12_prev_row_select <= conv2d_12_row_select;
          end 
          if(conv2d_12_update_act && (cparam_conv2d_12_stride_row_par_row < 3) && (conv2d_12_row_select + cparam_conv2d_12_stride_row_par_row >= 3)) begin
            conv2d_12_row_select <= conv2d_12_row_select - (3 - cparam_conv2d_12_stride_row_par_row);
            conv2d_12_prev_row_select <= conv2d_12_row_select;
          end 
          if(conv2d_12_update_act && !(cparam_conv2d_12_stride_row_par_row < 3)) begin
            conv2d_12_row_select <= 0;
            conv2d_12_prev_row_select <= 0;
          end 
          if(conv2d_12_update_act && (conv2d_12_row_count >= cparam_conv2d_12_max_row_count)) begin
            conv2d_12_row_select <= 0;
            conv2d_12_prev_row_select <= 0;
          end 
          if(conv2d_12_update_act && conv2d_12_mux_next_dma_flag_0) begin
            conv2d_12_act_page_comp_offset_0 <= conv2d_12_act_page_comp_offset_0 + cparam_conv2d_12_act_read_step;
            conv2d_12_act_page_dma_offset_0 <= conv2d_12_act_page_dma_offset_0 + cparam_conv2d_12_act_read_step;
          end 
          if(conv2d_12_update_act && conv2d_12_mux_next_dma_flag_0 && (conv2d_12_act_page_comp_offset_0 + cparam_conv2d_12_act_read_step + cparam_conv2d_12_act_read_step > 512)) begin
            conv2d_12_act_page_comp_offset_0 <= 0;
            conv2d_12_act_page_dma_offset_0 <= 0;
          end 
          if((cparam_conv2d_12_data_stationary == 0) && (conv2d_12_row_count >= cparam_conv2d_12_max_row_count) && (conv2d_12_bat_count >= cparam_conv2d_12_max_bat_count) && cparam_conv2d_12_keep_input) begin
            conv2d_12_act_page_comp_offset_0 <= 0;
            conv2d_12_act_page_dma_offset_0 <= 0;
          end 
          if(conv2d_12_update_act && conv2d_12_mux_next_dma_flag_1) begin
            conv2d_12_act_page_comp_offset_1 <= conv2d_12_act_page_comp_offset_1 + cparam_conv2d_12_act_read_step;
            conv2d_12_act_page_dma_offset_1 <= conv2d_12_act_page_dma_offset_1 + cparam_conv2d_12_act_read_step;
          end 
          if(conv2d_12_update_act && conv2d_12_mux_next_dma_flag_1 && (conv2d_12_act_page_comp_offset_1 + cparam_conv2d_12_act_read_step + cparam_conv2d_12_act_read_step > 512)) begin
            conv2d_12_act_page_comp_offset_1 <= 0;
            conv2d_12_act_page_dma_offset_1 <= 0;
          end 
          if((cparam_conv2d_12_data_stationary == 0) && (conv2d_12_row_count >= cparam_conv2d_12_max_row_count) && (conv2d_12_bat_count >= cparam_conv2d_12_max_bat_count) && cparam_conv2d_12_keep_input) begin
            conv2d_12_act_page_comp_offset_1 <= 0;
            conv2d_12_act_page_dma_offset_1 <= 0;
          end 
          if(conv2d_12_update_act && conv2d_12_mux_next_dma_flag_2) begin
            conv2d_12_act_page_comp_offset_2 <= conv2d_12_act_page_comp_offset_2 + cparam_conv2d_12_act_read_step;
            conv2d_12_act_page_dma_offset_2 <= conv2d_12_act_page_dma_offset_2 + cparam_conv2d_12_act_read_step;
          end 
          if(conv2d_12_update_act && conv2d_12_mux_next_dma_flag_2 && (conv2d_12_act_page_comp_offset_2 + cparam_conv2d_12_act_read_step + cparam_conv2d_12_act_read_step > 512)) begin
            conv2d_12_act_page_comp_offset_2 <= 0;
            conv2d_12_act_page_dma_offset_2 <= 0;
          end 
          if((cparam_conv2d_12_data_stationary == 0) && (conv2d_12_row_count >= cparam_conv2d_12_max_row_count) && (conv2d_12_bat_count >= cparam_conv2d_12_max_bat_count) && cparam_conv2d_12_keep_input) begin
            conv2d_12_act_page_comp_offset_2 <= 0;
            conv2d_12_act_page_dma_offset_2 <= 0;
          end 
          conv2d_12_next_out_write_size <= (conv2d_12_och_count >= cparam_conv2d_12_max_och_count)? cparam_conv2d_12_out_write_size_res : cparam_conv2d_12_out_write_size;
          if(!conv2d_12_skip_write_out) begin
            conv2d_12_write_count <= 0;
            conv2d_12_out_laddr_offset <= 0;
            conv2d_12_out_ram_select <= 0;
          end 
          if((cparam_conv2d_12_data_stationary == 0) && !conv2d_12_skip_write_out) begin
            conv2d_12_out_base_offset_col <= 0;
            conv2d_12_out_base_offset_row <= conv2d_12_out_base_offset_row + cparam_conv2d_12_out_row_step;
            conv2d_12_out_col_count <= 0;
            conv2d_12_out_row_count <= conv2d_12_out_row_count + 1;
          end 
          if((cparam_conv2d_12_data_stationary == 0) && !conv2d_12_skip_write_out && (conv2d_12_prev_row_count >= cparam_conv2d_12_max_row_count)) begin
            conv2d_12_out_base_offset_row <= 0;
            conv2d_12_out_base_offset_bat <= conv2d_12_out_base_offset_bat + cparam_conv2d_12_out_bat_step;
            conv2d_12_out_row_count <= 0;
          end 
          if((cparam_conv2d_12_data_stationary == 0) && !conv2d_12_skip_write_out && (conv2d_12_prev_row_count >= cparam_conv2d_12_max_row_count) && (conv2d_12_prev_bat_count >= cparam_conv2d_12_max_bat_count)) begin
            conv2d_12_out_base_offset_bat <= 0;
            conv2d_12_out_base_offset_och <= conv2d_12_out_base_offset_och + cparam_conv2d_12_out_och_step;
          end 
          if((cparam_conv2d_12_data_stationary == 1) && (conv2d_12_prev_och_count >= cparam_conv2d_12_max_och_count) && !conv2d_12_skip_write_out) begin
            conv2d_12_out_base_offset_row <= conv2d_12_out_base_offset_row + cparam_conv2d_12_out_row_step;
          end 
          if((cparam_conv2d_12_data_stationary == 0) && !conv2d_12_out_page) begin
            conv2d_12_out_page_comp_offset <= 256;
            conv2d_12_out_page_dma_offset <= 0;
            conv2d_12_out_page <= 1;
          end 
          if((cparam_conv2d_12_data_stationary == 0) && conv2d_12_out_page) begin
            conv2d_12_out_page_comp_offset <= 0;
            conv2d_12_out_page_dma_offset <= 256;
            conv2d_12_out_page <= 0;
          end 
          if((cparam_conv2d_12_data_stationary == 1) && (conv2d_12_och_count >= cparam_conv2d_12_max_och_count) && !conv2d_12_out_page) begin
            conv2d_12_out_page_comp_offset <= 256;
            conv2d_12_out_page_dma_offset <= 0;
            conv2d_12_out_page <= 1;
          end 
          if((cparam_conv2d_12_data_stationary == 1) && (conv2d_12_och_count >= cparam_conv2d_12_max_och_count) && conv2d_12_out_page) begin
            conv2d_12_out_page_comp_offset <= 0;
            conv2d_12_out_page_dma_offset <= 256;
            conv2d_12_out_page <= 0;
          end 
          conv2d_12_prev_row_count <= conv2d_12_row_count;
          conv2d_12_prev_bat_count <= conv2d_12_bat_count;
          conv2d_12_prev_och_count <= conv2d_12_och_count;
          if((conv2d_12_row_count >= cparam_conv2d_12_max_row_count) && (conv2d_12_bat_count >= cparam_conv2d_12_max_bat_count) && (conv2d_12_och_count >= cparam_conv2d_12_max_och_count)) begin
            conv2d_12_skip_read_filter <= 1;
          end 
          if((cparam_conv2d_12_data_stationary == 1) && cparam_conv2d_12_keep_filter) begin
            conv2d_12_skip_read_filter <= 1;
          end 
          if((conv2d_12_row_count >= cparam_conv2d_12_max_row_count) && (conv2d_12_bat_count >= cparam_conv2d_12_max_bat_count) && (conv2d_12_och_count >= cparam_conv2d_12_max_och_count)) begin
            conv2d_12_skip_read_act <= 1;
          end 
          if((cparam_conv2d_12_data_stationary == 0) && (conv2d_12_row_count >= cparam_conv2d_12_max_row_count) && (conv2d_12_bat_count >= cparam_conv2d_12_max_bat_count) && cparam_conv2d_12_keep_input) begin
            conv2d_12_skip_read_act <= 1;
          end 
          if((conv2d_12_row_count >= cparam_conv2d_12_max_row_count) && (conv2d_12_bat_count >= cparam_conv2d_12_max_bat_count) && (conv2d_12_och_count >= cparam_conv2d_12_max_och_count)) begin
            conv2d_12_skip_comp <= 1;
          end 
          if(conv2d_12_skip_write_out && (conv2d_12_prev_row_count == 0) && (conv2d_12_prev_bat_count == 0) && (conv2d_12_prev_och_count == 0)) begin
            conv2d_12_skip_write_out <= 0;
          end 
          if(cparam_conv2d_12_data_stationary == 0) begin
            control_conv2d_12 <= control_conv2d_12_12;
          end 
          if((cparam_conv2d_12_data_stationary == 0) && (conv2d_12_row_count >= cparam_conv2d_12_max_row_count) && (conv2d_12_bat_count >= cparam_conv2d_12_max_bat_count)) begin
            control_conv2d_12 <= control_conv2d_12_7;
          end 
          if(cparam_conv2d_12_data_stationary == 1) begin
            control_conv2d_12 <= control_conv2d_12_7;
          end 
          if((cparam_conv2d_12_data_stationary == 1) && (conv2d_12_och_count >= cparam_conv2d_12_max_och_count)) begin
            control_conv2d_12 <= control_conv2d_12_12;
          end 
          if(!conv2d_12_skip_write_out && (conv2d_12_prev_och_count >= cparam_conv2d_12_max_och_count) && (conv2d_12_prev_row_count >= cparam_conv2d_12_max_row_count) && (conv2d_12_prev_bat_count >= cparam_conv2d_12_max_bat_count)) begin
            control_conv2d_12 <= control_conv2d_12_33;
          end 
        end
        control_conv2d_12_33: begin
          if(_maxi_write_idle && !_maxi_has_outstanding_write) begin
            control_conv2d_12 <= control_conv2d_12_34;
          end 
        end
        control_conv2d_12_34: begin
          if(main_fsm == 28) begin
            _control_conv2d_12_called <= 0;
          end 
          if(main_fsm == 38) begin
            _control_conv2d_12_called <= 0;
          end 
          if(main_fsm == 48) begin
            _control_conv2d_12_called <= 0;
          end 
          if(main_fsm == 28) begin
            control_conv2d_12 <= control_conv2d_12_init;
          end 
          if(main_fsm == 38) begin
            control_conv2d_12 <= control_conv2d_12_init;
          end 
          if(main_fsm == 48) begin
            control_conv2d_12 <= control_conv2d_12_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_fsm_3_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_fsm_3 <= write_burst_fsm_3_init;
      write_burst_addr_169 <= 0;
      write_burst_stride_170 <= 0;
      write_burst_length_171 <= 0;
      write_burst_done_172 <= 0;
    end else begin
      case(write_burst_fsm_3)
        write_burst_fsm_3_init: begin
          write_burst_addr_169 <= _maxi_read_local_addr_buf;
          write_burst_stride_170 <= _maxi_read_local_stride_buf;
          write_burst_length_171 <= _maxi_read_local_size_buf;
          write_burst_done_172 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 3) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_fsm_3 <= write_burst_fsm_3_1;
          end 
        end
        write_burst_fsm_3_1: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_addr_169 <= write_burst_addr_169 + write_burst_stride_170;
            write_burst_length_171 <= write_burst_length_171 - 1;
            write_burst_done_172 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_length_171 <= 1)) begin
            write_burst_done_172 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_done_172 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_length_171 <= 1)) begin
            write_burst_fsm_3 <= write_burst_fsm_3_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_fsm_3 <= write_burst_fsm_3_init;
          end 
          if(0) begin
            write_burst_fsm_3 <= write_burst_fsm_3_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_4_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_4 <= write_burst_packed_fsm_4_init;
      write_burst_packed_addr_188 <= 0;
      write_burst_packed_stride_189 <= 0;
      write_burst_packed_length_190 <= 0;
      write_burst_packed_done_191 <= 0;
    end else begin
      case(write_burst_packed_fsm_4)
        write_burst_packed_fsm_4_init: begin
          write_burst_packed_addr_188 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_189 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_190 <= _maxi_read_local_size_buf;
          write_burst_packed_done_191 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 4) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_4 <= write_burst_packed_fsm_4_1;
          end 
        end
        write_burst_packed_fsm_4_1: begin
          if(write_burst_block_ram_wvalid_186) begin
            write_burst_packed_addr_188 <= write_burst_packed_addr_188 + write_burst_packed_stride_189;
            write_burst_packed_length_190 <= write_burst_packed_length_190 - 1;
            write_burst_packed_done_191 <= 0;
          end 
          if(write_burst_block_ram_wvalid_186 && (write_burst_packed_length_190 <= 1)) begin
            write_burst_packed_done_191 <= 1;
          end 
          if(write_burst_block_ram_wvalid_186 && 0) begin
            write_burst_packed_done_191 <= 1;
          end 
          if(write_burst_block_ram_wvalid_186 && (write_burst_packed_length_190 <= 1)) begin
            write_burst_packed_fsm_4 <= write_burst_packed_fsm_4_init;
          end 
          if(write_burst_block_ram_wvalid_186 && 0) begin
            write_burst_packed_fsm_4 <= write_burst_packed_fsm_4_init;
          end 
          if(write_burst_block_ram_wquit_187) begin
            write_burst_packed_fsm_4 <= write_burst_packed_fsm_4_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_5_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_5 <= write_burst_packed_fsm_5_init;
      write_burst_packed_addr_198 <= 0;
      write_burst_packed_stride_199 <= 0;
      write_burst_packed_length_200 <= 0;
      write_burst_packed_done_201 <= 0;
    end else begin
      case(write_burst_packed_fsm_5)
        write_burst_packed_fsm_5_init: begin
          write_burst_packed_addr_198 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_199 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_200 <= _maxi_read_local_size_buf;
          write_burst_packed_done_201 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 4) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_5 <= write_burst_packed_fsm_5_1;
          end 
        end
        write_burst_packed_fsm_5_1: begin
          if(write_burst_block_ram_wvalid_196) begin
            write_burst_packed_addr_198 <= write_burst_packed_addr_198 + write_burst_packed_stride_199;
            write_burst_packed_length_200 <= write_burst_packed_length_200 - 1;
            write_burst_packed_done_201 <= 0;
          end 
          if(write_burst_block_ram_wvalid_196 && (write_burst_packed_length_200 <= 1)) begin
            write_burst_packed_done_201 <= 1;
          end 
          if(write_burst_block_ram_wvalid_196 && 0) begin
            write_burst_packed_done_201 <= 1;
          end 
          if(write_burst_block_ram_wvalid_196 && (write_burst_packed_length_200 <= 1)) begin
            write_burst_packed_fsm_5 <= write_burst_packed_fsm_5_init;
          end 
          if(write_burst_block_ram_wvalid_196 && 0) begin
            write_burst_packed_fsm_5 <= write_burst_packed_fsm_5_init;
          end 
          if(write_burst_block_ram_wquit_197) begin
            write_burst_packed_fsm_5 <= write_burst_packed_fsm_5_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_6_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_6 <= write_burst_packed_fsm_6_init;
      write_burst_packed_addr_208 <= 0;
      write_burst_packed_stride_209 <= 0;
      write_burst_packed_length_210 <= 0;
      write_burst_packed_done_211 <= 0;
    end else begin
      case(write_burst_packed_fsm_6)
        write_burst_packed_fsm_6_init: begin
          write_burst_packed_addr_208 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_209 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_210 <= _maxi_read_local_size_buf;
          write_burst_packed_done_211 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 4) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_6 <= write_burst_packed_fsm_6_1;
          end 
        end
        write_burst_packed_fsm_6_1: begin
          if(write_burst_block_ram_wvalid_206) begin
            write_burst_packed_addr_208 <= write_burst_packed_addr_208 + write_burst_packed_stride_209;
            write_burst_packed_length_210 <= write_burst_packed_length_210 - 1;
            write_burst_packed_done_211 <= 0;
          end 
          if(write_burst_block_ram_wvalid_206 && (write_burst_packed_length_210 <= 1)) begin
            write_burst_packed_done_211 <= 1;
          end 
          if(write_burst_block_ram_wvalid_206 && 0) begin
            write_burst_packed_done_211 <= 1;
          end 
          if(write_burst_block_ram_wvalid_206 && (write_burst_packed_length_210 <= 1)) begin
            write_burst_packed_fsm_6 <= write_burst_packed_fsm_6_init;
          end 
          if(write_burst_block_ram_wvalid_206 && 0) begin
            write_burst_packed_fsm_6 <= write_burst_packed_fsm_6_init;
          end 
          if(write_burst_block_ram_wquit_207) begin
            write_burst_packed_fsm_6 <= write_burst_packed_fsm_6_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_7_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_7 <= write_burst_packed_fsm_7_init;
      write_burst_packed_addr_218 <= 0;
      write_burst_packed_stride_219 <= 0;
      write_burst_packed_length_220 <= 0;
      write_burst_packed_done_221 <= 0;
    end else begin
      case(write_burst_packed_fsm_7)
        write_burst_packed_fsm_7_init: begin
          write_burst_packed_addr_218 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_219 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_220 <= _maxi_read_local_size_buf;
          write_burst_packed_done_221 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 4) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_7 <= write_burst_packed_fsm_7_1;
          end 
        end
        write_burst_packed_fsm_7_1: begin
          if(write_burst_block_ram_wvalid_216) begin
            write_burst_packed_addr_218 <= write_burst_packed_addr_218 + write_burst_packed_stride_219;
            write_burst_packed_length_220 <= write_burst_packed_length_220 - 1;
            write_burst_packed_done_221 <= 0;
          end 
          if(write_burst_block_ram_wvalid_216 && (write_burst_packed_length_220 <= 1)) begin
            write_burst_packed_done_221 <= 1;
          end 
          if(write_burst_block_ram_wvalid_216 && 0) begin
            write_burst_packed_done_221 <= 1;
          end 
          if(write_burst_block_ram_wvalid_216 && (write_burst_packed_length_220 <= 1)) begin
            write_burst_packed_fsm_7 <= write_burst_packed_fsm_7_init;
          end 
          if(write_burst_block_ram_wvalid_216 && 0) begin
            write_burst_packed_fsm_7 <= write_burst_packed_fsm_7_init;
          end 
          if(write_burst_block_ram_wquit_217) begin
            write_burst_packed_fsm_7 <= write_burst_packed_fsm_7_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_8_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_8 <= write_burst_packed_fsm_8_init;
      write_burst_packed_addr_228 <= 0;
      write_burst_packed_stride_229 <= 0;
      write_burst_packed_length_230 <= 0;
      write_burst_packed_done_231 <= 0;
    end else begin
      case(write_burst_packed_fsm_8)
        write_burst_packed_fsm_8_init: begin
          write_burst_packed_addr_228 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_229 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_230 <= _maxi_read_local_size_buf;
          write_burst_packed_done_231 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 4) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_8 <= write_burst_packed_fsm_8_1;
          end 
        end
        write_burst_packed_fsm_8_1: begin
          if(write_burst_block_ram_wvalid_226) begin
            write_burst_packed_addr_228 <= write_burst_packed_addr_228 + write_burst_packed_stride_229;
            write_burst_packed_length_230 <= write_burst_packed_length_230 - 1;
            write_burst_packed_done_231 <= 0;
          end 
          if(write_burst_block_ram_wvalid_226 && (write_burst_packed_length_230 <= 1)) begin
            write_burst_packed_done_231 <= 1;
          end 
          if(write_burst_block_ram_wvalid_226 && 0) begin
            write_burst_packed_done_231 <= 1;
          end 
          if(write_burst_block_ram_wvalid_226 && (write_burst_packed_length_230 <= 1)) begin
            write_burst_packed_fsm_8 <= write_burst_packed_fsm_8_init;
          end 
          if(write_burst_block_ram_wvalid_226 && 0) begin
            write_burst_packed_fsm_8 <= write_burst_packed_fsm_8_init;
          end 
          if(write_burst_block_ram_wquit_227) begin
            write_burst_packed_fsm_8 <= write_burst_packed_fsm_8_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_9_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_9 <= write_burst_packed_fsm_9_init;
      write_burst_packed_addr_238 <= 0;
      write_burst_packed_stride_239 <= 0;
      write_burst_packed_length_240 <= 0;
      write_burst_packed_done_241 <= 0;
    end else begin
      case(write_burst_packed_fsm_9)
        write_burst_packed_fsm_9_init: begin
          write_burst_packed_addr_238 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_239 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_240 <= _maxi_read_local_size_buf;
          write_burst_packed_done_241 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 4) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_9 <= write_burst_packed_fsm_9_1;
          end 
        end
        write_burst_packed_fsm_9_1: begin
          if(write_burst_block_ram_wvalid_236) begin
            write_burst_packed_addr_238 <= write_burst_packed_addr_238 + write_burst_packed_stride_239;
            write_burst_packed_length_240 <= write_burst_packed_length_240 - 1;
            write_burst_packed_done_241 <= 0;
          end 
          if(write_burst_block_ram_wvalid_236 && (write_burst_packed_length_240 <= 1)) begin
            write_burst_packed_done_241 <= 1;
          end 
          if(write_burst_block_ram_wvalid_236 && 0) begin
            write_burst_packed_done_241 <= 1;
          end 
          if(write_burst_block_ram_wvalid_236 && (write_burst_packed_length_240 <= 1)) begin
            write_burst_packed_fsm_9 <= write_burst_packed_fsm_9_init;
          end 
          if(write_burst_block_ram_wvalid_236 && 0) begin
            write_burst_packed_fsm_9 <= write_burst_packed_fsm_9_init;
          end 
          if(write_burst_block_ram_wquit_237) begin
            write_burst_packed_fsm_9 <= write_burst_packed_fsm_9_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_10_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_10 <= write_burst_packed_fsm_10_init;
      write_burst_packed_addr_248 <= 0;
      write_burst_packed_stride_249 <= 0;
      write_burst_packed_length_250 <= 0;
      write_burst_packed_done_251 <= 0;
    end else begin
      case(write_burst_packed_fsm_10)
        write_burst_packed_fsm_10_init: begin
          write_burst_packed_addr_248 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_249 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_250 <= _maxi_read_local_size_buf;
          write_burst_packed_done_251 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 4) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_10 <= write_burst_packed_fsm_10_1;
          end 
        end
        write_burst_packed_fsm_10_1: begin
          if(write_burst_block_ram_wvalid_246) begin
            write_burst_packed_addr_248 <= write_burst_packed_addr_248 + write_burst_packed_stride_249;
            write_burst_packed_length_250 <= write_burst_packed_length_250 - 1;
            write_burst_packed_done_251 <= 0;
          end 
          if(write_burst_block_ram_wvalid_246 && (write_burst_packed_length_250 <= 1)) begin
            write_burst_packed_done_251 <= 1;
          end 
          if(write_burst_block_ram_wvalid_246 && 0) begin
            write_burst_packed_done_251 <= 1;
          end 
          if(write_burst_block_ram_wvalid_246 && (write_burst_packed_length_250 <= 1)) begin
            write_burst_packed_fsm_10 <= write_burst_packed_fsm_10_init;
          end 
          if(write_burst_block_ram_wvalid_246 && 0) begin
            write_burst_packed_fsm_10 <= write_burst_packed_fsm_10_init;
          end 
          if(write_burst_block_ram_wquit_247) begin
            write_burst_packed_fsm_10 <= write_burst_packed_fsm_10_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_11_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_11 <= write_burst_packed_fsm_11_init;
      write_burst_packed_addr_258 <= 0;
      write_burst_packed_stride_259 <= 0;
      write_burst_packed_length_260 <= 0;
      write_burst_packed_done_261 <= 0;
    end else begin
      case(write_burst_packed_fsm_11)
        write_burst_packed_fsm_11_init: begin
          write_burst_packed_addr_258 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_259 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_260 <= _maxi_read_local_size_buf;
          write_burst_packed_done_261 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 4) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_11 <= write_burst_packed_fsm_11_1;
          end 
        end
        write_burst_packed_fsm_11_1: begin
          if(write_burst_block_ram_wvalid_256) begin
            write_burst_packed_addr_258 <= write_burst_packed_addr_258 + write_burst_packed_stride_259;
            write_burst_packed_length_260 <= write_burst_packed_length_260 - 1;
            write_burst_packed_done_261 <= 0;
          end 
          if(write_burst_block_ram_wvalid_256 && (write_burst_packed_length_260 <= 1)) begin
            write_burst_packed_done_261 <= 1;
          end 
          if(write_burst_block_ram_wvalid_256 && 0) begin
            write_burst_packed_done_261 <= 1;
          end 
          if(write_burst_block_ram_wvalid_256 && (write_burst_packed_length_260 <= 1)) begin
            write_burst_packed_fsm_11 <= write_burst_packed_fsm_11_init;
          end 
          if(write_burst_block_ram_wvalid_256 && 0) begin
            write_burst_packed_fsm_11 <= write_burst_packed_fsm_11_init;
          end 
          if(write_burst_block_ram_wquit_257) begin
            write_burst_packed_fsm_11 <= write_burst_packed_fsm_11_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_12_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_12 <= write_burst_packed_fsm_12_init;
      write_burst_packed_addr_268 <= 0;
      write_burst_packed_stride_269 <= 0;
      write_burst_packed_length_270 <= 0;
      write_burst_packed_done_271 <= 0;
    end else begin
      case(write_burst_packed_fsm_12)
        write_burst_packed_fsm_12_init: begin
          write_burst_packed_addr_268 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_269 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_270 <= _maxi_read_local_size_buf;
          write_burst_packed_done_271 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 4) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_12 <= write_burst_packed_fsm_12_1;
          end 
        end
        write_burst_packed_fsm_12_1: begin
          if(write_burst_block_ram_wvalid_266) begin
            write_burst_packed_addr_268 <= write_burst_packed_addr_268 + write_burst_packed_stride_269;
            write_burst_packed_length_270 <= write_burst_packed_length_270 - 1;
            write_burst_packed_done_271 <= 0;
          end 
          if(write_burst_block_ram_wvalid_266 && (write_burst_packed_length_270 <= 1)) begin
            write_burst_packed_done_271 <= 1;
          end 
          if(write_burst_block_ram_wvalid_266 && 0) begin
            write_burst_packed_done_271 <= 1;
          end 
          if(write_burst_block_ram_wvalid_266 && (write_burst_packed_length_270 <= 1)) begin
            write_burst_packed_fsm_12 <= write_burst_packed_fsm_12_init;
          end 
          if(write_burst_block_ram_wvalid_266 && 0) begin
            write_burst_packed_fsm_12 <= write_burst_packed_fsm_12_init;
          end 
          if(write_burst_block_ram_wquit_267) begin
            write_burst_packed_fsm_12 <= write_burst_packed_fsm_12_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_block_fsm_13_1 = 1;
  localparam write_burst_block_fsm_13_2 = 2;
  localparam write_burst_block_fsm_13_3 = 3;
  localparam write_burst_block_fsm_13_4 = 4;
  localparam write_burst_block_fsm_13_5 = 5;
  localparam write_burst_block_fsm_13_6 = 6;
  localparam write_burst_block_fsm_13_7 = 7;
  localparam write_burst_block_fsm_13_8 = 8;
  localparam write_burst_block_fsm_13_9 = 9;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
      write_burst_block_length_276 <= 0;
      write_burst_block_blocksize_277 <= 0;
      write_burst_block_done_278 <= 0;
      write_burst_block_count_279 <= 0;
    end else begin
      case(write_burst_block_fsm_13)
        write_burst_block_fsm_13_init: begin
          write_burst_block_length_276 <= _maxi_read_local_size_buf;
          write_burst_block_blocksize_277 <= _maxi_read_local_blocksize_buf;
          write_burst_block_done_278 <= 0;
          write_burst_block_count_279 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 4) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_1;
          end 
        end
        write_burst_block_fsm_13_1: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_276 <= write_burst_block_length_276 - 1;
            write_burst_block_done_278 <= 0;
            write_burst_block_count_279 <= write_burst_block_count_279 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_count_279 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_2;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
        end
        write_burst_block_fsm_13_2: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_276 <= write_burst_block_length_276 - 1;
            write_burst_block_done_278 <= 0;
            write_burst_block_count_279 <= write_burst_block_count_279 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_count_279 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_3;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
        end
        write_burst_block_fsm_13_3: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_276 <= write_burst_block_length_276 - 1;
            write_burst_block_done_278 <= 0;
            write_burst_block_count_279 <= write_burst_block_count_279 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_count_279 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_4;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
        end
        write_burst_block_fsm_13_4: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_276 <= write_burst_block_length_276 - 1;
            write_burst_block_done_278 <= 0;
            write_burst_block_count_279 <= write_burst_block_count_279 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_count_279 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_5;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
        end
        write_burst_block_fsm_13_5: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_276 <= write_burst_block_length_276 - 1;
            write_burst_block_done_278 <= 0;
            write_burst_block_count_279 <= write_burst_block_count_279 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_count_279 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_6;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
        end
        write_burst_block_fsm_13_6: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_276 <= write_burst_block_length_276 - 1;
            write_burst_block_done_278 <= 0;
            write_burst_block_count_279 <= write_burst_block_count_279 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_count_279 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_7;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
        end
        write_burst_block_fsm_13_7: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_276 <= write_burst_block_length_276 - 1;
            write_burst_block_done_278 <= 0;
            write_burst_block_count_279 <= write_burst_block_count_279 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_count_279 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_8;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
        end
        write_burst_block_fsm_13_8: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_276 <= write_burst_block_length_276 - 1;
            write_burst_block_done_278 <= 0;
            write_burst_block_count_279 <= write_burst_block_count_279 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_count_279 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_9;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
        end
        write_burst_block_fsm_13_9: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_276 <= write_burst_block_length_276 - 1;
            write_burst_block_done_278 <= 0;
            write_burst_block_count_279 <= write_burst_block_count_279 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_278 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_count_279 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_279 == write_burst_block_blocksize_277 - 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_276 <= 1)) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
          if(0) begin
            write_burst_block_fsm_13 <= write_burst_block_fsm_13_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_14_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_14 <= write_burst_packed_fsm_14_init;
      write_burst_packed_addr_290 <= 0;
      write_burst_packed_stride_291 <= 0;
      write_burst_packed_length_292 <= 0;
      write_burst_packed_done_293 <= 0;
    end else begin
      case(write_burst_packed_fsm_14)
        write_burst_packed_fsm_14_init: begin
          write_burst_packed_addr_290 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_291 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_292 <= _maxi_read_local_size_buf;
          write_burst_packed_done_293 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 5) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_14 <= write_burst_packed_fsm_14_1;
          end 
        end
        write_burst_packed_fsm_14_1: begin
          if(write_burst_block_ram_wvalid_288) begin
            write_burst_packed_addr_290 <= write_burst_packed_addr_290 + write_burst_packed_stride_291;
            write_burst_packed_length_292 <= write_burst_packed_length_292 - 1;
            write_burst_packed_done_293 <= 0;
          end 
          if(write_burst_block_ram_wvalid_288 && (write_burst_packed_length_292 <= 1)) begin
            write_burst_packed_done_293 <= 1;
          end 
          if(write_burst_block_ram_wvalid_288 && 0) begin
            write_burst_packed_done_293 <= 1;
          end 
          if(write_burst_block_ram_wvalid_288 && (write_burst_packed_length_292 <= 1)) begin
            write_burst_packed_fsm_14 <= write_burst_packed_fsm_14_init;
          end 
          if(write_burst_block_ram_wvalid_288 && 0) begin
            write_burst_packed_fsm_14 <= write_burst_packed_fsm_14_init;
          end 
          if(write_burst_block_ram_wquit_289) begin
            write_burst_packed_fsm_14 <= write_burst_packed_fsm_14_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_15_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_15 <= write_burst_packed_fsm_15_init;
      write_burst_packed_addr_300 <= 0;
      write_burst_packed_stride_301 <= 0;
      write_burst_packed_length_302 <= 0;
      write_burst_packed_done_303 <= 0;
    end else begin
      case(write_burst_packed_fsm_15)
        write_burst_packed_fsm_15_init: begin
          write_burst_packed_addr_300 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_301 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_302 <= _maxi_read_local_size_buf;
          write_burst_packed_done_303 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 5) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_15 <= write_burst_packed_fsm_15_1;
          end 
        end
        write_burst_packed_fsm_15_1: begin
          if(write_burst_block_ram_wvalid_298) begin
            write_burst_packed_addr_300 <= write_burst_packed_addr_300 + write_burst_packed_stride_301;
            write_burst_packed_length_302 <= write_burst_packed_length_302 - 1;
            write_burst_packed_done_303 <= 0;
          end 
          if(write_burst_block_ram_wvalid_298 && (write_burst_packed_length_302 <= 1)) begin
            write_burst_packed_done_303 <= 1;
          end 
          if(write_burst_block_ram_wvalid_298 && 0) begin
            write_burst_packed_done_303 <= 1;
          end 
          if(write_burst_block_ram_wvalid_298 && (write_burst_packed_length_302 <= 1)) begin
            write_burst_packed_fsm_15 <= write_burst_packed_fsm_15_init;
          end 
          if(write_burst_block_ram_wvalid_298 && 0) begin
            write_burst_packed_fsm_15 <= write_burst_packed_fsm_15_init;
          end 
          if(write_burst_block_ram_wquit_299) begin
            write_burst_packed_fsm_15 <= write_burst_packed_fsm_15_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_16_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_16 <= write_burst_packed_fsm_16_init;
      write_burst_packed_addr_310 <= 0;
      write_burst_packed_stride_311 <= 0;
      write_burst_packed_length_312 <= 0;
      write_burst_packed_done_313 <= 0;
    end else begin
      case(write_burst_packed_fsm_16)
        write_burst_packed_fsm_16_init: begin
          write_burst_packed_addr_310 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_311 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_312 <= _maxi_read_local_size_buf;
          write_burst_packed_done_313 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 5) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_16 <= write_burst_packed_fsm_16_1;
          end 
        end
        write_burst_packed_fsm_16_1: begin
          if(write_burst_block_ram_wvalid_308) begin
            write_burst_packed_addr_310 <= write_burst_packed_addr_310 + write_burst_packed_stride_311;
            write_burst_packed_length_312 <= write_burst_packed_length_312 - 1;
            write_burst_packed_done_313 <= 0;
          end 
          if(write_burst_block_ram_wvalid_308 && (write_burst_packed_length_312 <= 1)) begin
            write_burst_packed_done_313 <= 1;
          end 
          if(write_burst_block_ram_wvalid_308 && 0) begin
            write_burst_packed_done_313 <= 1;
          end 
          if(write_burst_block_ram_wvalid_308 && (write_burst_packed_length_312 <= 1)) begin
            write_burst_packed_fsm_16 <= write_burst_packed_fsm_16_init;
          end 
          if(write_burst_block_ram_wvalid_308 && 0) begin
            write_burst_packed_fsm_16 <= write_burst_packed_fsm_16_init;
          end 
          if(write_burst_block_ram_wquit_309) begin
            write_burst_packed_fsm_16 <= write_burst_packed_fsm_16_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_block_fsm_17_1 = 1;
  localparam write_burst_block_fsm_17_2 = 2;
  localparam write_burst_block_fsm_17_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_block_fsm_17 <= write_burst_block_fsm_17_init;
      write_burst_block_length_318 <= 0;
      write_burst_block_blocksize_319 <= 0;
      write_burst_block_done_320 <= 0;
      write_burst_block_count_321 <= 0;
    end else begin
      case(write_burst_block_fsm_17)
        write_burst_block_fsm_17_init: begin
          write_burst_block_length_318 <= _maxi_read_local_size_buf;
          write_burst_block_blocksize_319 <= _maxi_read_local_blocksize_buf;
          write_burst_block_done_320 <= 0;
          write_burst_block_count_321 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 5) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_block_fsm_17 <= write_burst_block_fsm_17_1;
          end 
        end
        write_burst_block_fsm_17_1: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_318 <= write_burst_block_length_318 - 1;
            write_burst_block_done_320 <= 0;
            write_burst_block_count_321 <= write_burst_block_count_321 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_318 <= 1)) begin
            write_burst_block_done_320 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_320 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_321 == write_burst_block_blocksize_319 - 1)) begin
            write_burst_block_count_321 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_321 == write_burst_block_blocksize_319 - 1)) begin
            write_burst_block_fsm_17 <= write_burst_block_fsm_17_2;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_318 <= 1)) begin
            write_burst_block_fsm_17 <= write_burst_block_fsm_17_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_17 <= write_burst_block_fsm_17_init;
          end 
          if(0) begin
            write_burst_block_fsm_17 <= write_burst_block_fsm_17_init;
          end 
        end
        write_burst_block_fsm_17_2: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_318 <= write_burst_block_length_318 - 1;
            write_burst_block_done_320 <= 0;
            write_burst_block_count_321 <= write_burst_block_count_321 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_318 <= 1)) begin
            write_burst_block_done_320 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_320 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_321 == write_burst_block_blocksize_319 - 1)) begin
            write_burst_block_count_321 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_321 == write_burst_block_blocksize_319 - 1)) begin
            write_burst_block_fsm_17 <= write_burst_block_fsm_17_3;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_318 <= 1)) begin
            write_burst_block_fsm_17 <= write_burst_block_fsm_17_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_17 <= write_burst_block_fsm_17_init;
          end 
          if(0) begin
            write_burst_block_fsm_17 <= write_burst_block_fsm_17_init;
          end 
        end
        write_burst_block_fsm_17_3: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_318 <= write_burst_block_length_318 - 1;
            write_burst_block_done_320 <= 0;
            write_burst_block_count_321 <= write_burst_block_count_321 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_318 <= 1)) begin
            write_burst_block_done_320 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_320 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_321 == write_burst_block_blocksize_319 - 1)) begin
            write_burst_block_count_321 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_321 == write_burst_block_blocksize_319 - 1)) begin
            write_burst_block_fsm_17 <= write_burst_block_fsm_17_1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_318 <= 1)) begin
            write_burst_block_fsm_17 <= write_burst_block_fsm_17_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_17 <= write_burst_block_fsm_17_init;
          end 
          if(0) begin
            write_burst_block_fsm_17 <= write_burst_block_fsm_17_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_18_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_18 <= write_burst_packed_fsm_18_init;
      write_burst_packed_addr_332 <= 0;
      write_burst_packed_stride_333 <= 0;
      write_burst_packed_length_334 <= 0;
      write_burst_packed_done_335 <= 0;
    end else begin
      case(write_burst_packed_fsm_18)
        write_burst_packed_fsm_18_init: begin
          write_burst_packed_addr_332 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_333 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_334 <= _maxi_read_local_size_buf;
          write_burst_packed_done_335 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 6) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_18 <= write_burst_packed_fsm_18_1;
          end 
        end
        write_burst_packed_fsm_18_1: begin
          if(write_burst_block_ram_wvalid_330) begin
            write_burst_packed_addr_332 <= write_burst_packed_addr_332 + write_burst_packed_stride_333;
            write_burst_packed_length_334 <= write_burst_packed_length_334 - 1;
            write_burst_packed_done_335 <= 0;
          end 
          if(write_burst_block_ram_wvalid_330 && (write_burst_packed_length_334 <= 1)) begin
            write_burst_packed_done_335 <= 1;
          end 
          if(write_burst_block_ram_wvalid_330 && 0) begin
            write_burst_packed_done_335 <= 1;
          end 
          if(write_burst_block_ram_wvalid_330 && (write_burst_packed_length_334 <= 1)) begin
            write_burst_packed_fsm_18 <= write_burst_packed_fsm_18_init;
          end 
          if(write_burst_block_ram_wvalid_330 && 0) begin
            write_burst_packed_fsm_18 <= write_burst_packed_fsm_18_init;
          end 
          if(write_burst_block_ram_wquit_331) begin
            write_burst_packed_fsm_18 <= write_burst_packed_fsm_18_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_19_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_19 <= write_burst_packed_fsm_19_init;
      write_burst_packed_addr_342 <= 0;
      write_burst_packed_stride_343 <= 0;
      write_burst_packed_length_344 <= 0;
      write_burst_packed_done_345 <= 0;
    end else begin
      case(write_burst_packed_fsm_19)
        write_burst_packed_fsm_19_init: begin
          write_burst_packed_addr_342 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_343 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_344 <= _maxi_read_local_size_buf;
          write_burst_packed_done_345 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 6) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_19 <= write_burst_packed_fsm_19_1;
          end 
        end
        write_burst_packed_fsm_19_1: begin
          if(write_burst_block_ram_wvalid_340) begin
            write_burst_packed_addr_342 <= write_burst_packed_addr_342 + write_burst_packed_stride_343;
            write_burst_packed_length_344 <= write_burst_packed_length_344 - 1;
            write_burst_packed_done_345 <= 0;
          end 
          if(write_burst_block_ram_wvalid_340 && (write_burst_packed_length_344 <= 1)) begin
            write_burst_packed_done_345 <= 1;
          end 
          if(write_burst_block_ram_wvalid_340 && 0) begin
            write_burst_packed_done_345 <= 1;
          end 
          if(write_burst_block_ram_wvalid_340 && (write_burst_packed_length_344 <= 1)) begin
            write_burst_packed_fsm_19 <= write_burst_packed_fsm_19_init;
          end 
          if(write_burst_block_ram_wvalid_340 && 0) begin
            write_burst_packed_fsm_19 <= write_burst_packed_fsm_19_init;
          end 
          if(write_burst_block_ram_wquit_341) begin
            write_burst_packed_fsm_19 <= write_burst_packed_fsm_19_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_20_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_20 <= write_burst_packed_fsm_20_init;
      write_burst_packed_addr_352 <= 0;
      write_burst_packed_stride_353 <= 0;
      write_burst_packed_length_354 <= 0;
      write_burst_packed_done_355 <= 0;
    end else begin
      case(write_burst_packed_fsm_20)
        write_burst_packed_fsm_20_init: begin
          write_burst_packed_addr_352 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_353 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_354 <= _maxi_read_local_size_buf;
          write_burst_packed_done_355 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 6) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_20 <= write_burst_packed_fsm_20_1;
          end 
        end
        write_burst_packed_fsm_20_1: begin
          if(write_burst_block_ram_wvalid_350) begin
            write_burst_packed_addr_352 <= write_burst_packed_addr_352 + write_burst_packed_stride_353;
            write_burst_packed_length_354 <= write_burst_packed_length_354 - 1;
            write_burst_packed_done_355 <= 0;
          end 
          if(write_burst_block_ram_wvalid_350 && (write_burst_packed_length_354 <= 1)) begin
            write_burst_packed_done_355 <= 1;
          end 
          if(write_burst_block_ram_wvalid_350 && 0) begin
            write_burst_packed_done_355 <= 1;
          end 
          if(write_burst_block_ram_wvalid_350 && (write_burst_packed_length_354 <= 1)) begin
            write_burst_packed_fsm_20 <= write_burst_packed_fsm_20_init;
          end 
          if(write_burst_block_ram_wvalid_350 && 0) begin
            write_burst_packed_fsm_20 <= write_burst_packed_fsm_20_init;
          end 
          if(write_burst_block_ram_wquit_351) begin
            write_burst_packed_fsm_20 <= write_burst_packed_fsm_20_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_block_fsm_21_1 = 1;
  localparam write_burst_block_fsm_21_2 = 2;
  localparam write_burst_block_fsm_21_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_block_fsm_21 <= write_burst_block_fsm_21_init;
      write_burst_block_length_360 <= 0;
      write_burst_block_blocksize_361 <= 0;
      write_burst_block_done_362 <= 0;
      write_burst_block_count_363 <= 0;
    end else begin
      case(write_burst_block_fsm_21)
        write_burst_block_fsm_21_init: begin
          write_burst_block_length_360 <= _maxi_read_local_size_buf;
          write_burst_block_blocksize_361 <= _maxi_read_local_blocksize_buf;
          write_burst_block_done_362 <= 0;
          write_burst_block_count_363 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 6) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_block_fsm_21 <= write_burst_block_fsm_21_1;
          end 
        end
        write_burst_block_fsm_21_1: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_360 <= write_burst_block_length_360 - 1;
            write_burst_block_done_362 <= 0;
            write_burst_block_count_363 <= write_burst_block_count_363 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_360 <= 1)) begin
            write_burst_block_done_362 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_362 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_363 == write_burst_block_blocksize_361 - 1)) begin
            write_burst_block_count_363 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_363 == write_burst_block_blocksize_361 - 1)) begin
            write_burst_block_fsm_21 <= write_burst_block_fsm_21_2;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_360 <= 1)) begin
            write_burst_block_fsm_21 <= write_burst_block_fsm_21_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_21 <= write_burst_block_fsm_21_init;
          end 
          if(0) begin
            write_burst_block_fsm_21 <= write_burst_block_fsm_21_init;
          end 
        end
        write_burst_block_fsm_21_2: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_360 <= write_burst_block_length_360 - 1;
            write_burst_block_done_362 <= 0;
            write_burst_block_count_363 <= write_burst_block_count_363 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_360 <= 1)) begin
            write_burst_block_done_362 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_362 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_363 == write_burst_block_blocksize_361 - 1)) begin
            write_burst_block_count_363 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_363 == write_burst_block_blocksize_361 - 1)) begin
            write_burst_block_fsm_21 <= write_burst_block_fsm_21_3;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_360 <= 1)) begin
            write_burst_block_fsm_21 <= write_burst_block_fsm_21_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_21 <= write_burst_block_fsm_21_init;
          end 
          if(0) begin
            write_burst_block_fsm_21 <= write_burst_block_fsm_21_init;
          end 
        end
        write_burst_block_fsm_21_3: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_360 <= write_burst_block_length_360 - 1;
            write_burst_block_done_362 <= 0;
            write_burst_block_count_363 <= write_burst_block_count_363 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_360 <= 1)) begin
            write_burst_block_done_362 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_362 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_363 == write_burst_block_blocksize_361 - 1)) begin
            write_burst_block_count_363 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_363 == write_burst_block_blocksize_361 - 1)) begin
            write_burst_block_fsm_21 <= write_burst_block_fsm_21_1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_360 <= 1)) begin
            write_burst_block_fsm_21 <= write_burst_block_fsm_21_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_21 <= write_burst_block_fsm_21_init;
          end 
          if(0) begin
            write_burst_block_fsm_21 <= write_burst_block_fsm_21_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_22_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_22 <= write_burst_packed_fsm_22_init;
      write_burst_packed_addr_374 <= 0;
      write_burst_packed_stride_375 <= 0;
      write_burst_packed_length_376 <= 0;
      write_burst_packed_done_377 <= 0;
    end else begin
      case(write_burst_packed_fsm_22)
        write_burst_packed_fsm_22_init: begin
          write_burst_packed_addr_374 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_375 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_376 <= _maxi_read_local_size_buf;
          write_burst_packed_done_377 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 7) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_22 <= write_burst_packed_fsm_22_1;
          end 
        end
        write_burst_packed_fsm_22_1: begin
          if(write_burst_block_ram_wvalid_372) begin
            write_burst_packed_addr_374 <= write_burst_packed_addr_374 + write_burst_packed_stride_375;
            write_burst_packed_length_376 <= write_burst_packed_length_376 - 1;
            write_burst_packed_done_377 <= 0;
          end 
          if(write_burst_block_ram_wvalid_372 && (write_burst_packed_length_376 <= 1)) begin
            write_burst_packed_done_377 <= 1;
          end 
          if(write_burst_block_ram_wvalid_372 && 0) begin
            write_burst_packed_done_377 <= 1;
          end 
          if(write_burst_block_ram_wvalid_372 && (write_burst_packed_length_376 <= 1)) begin
            write_burst_packed_fsm_22 <= write_burst_packed_fsm_22_init;
          end 
          if(write_burst_block_ram_wvalid_372 && 0) begin
            write_burst_packed_fsm_22 <= write_burst_packed_fsm_22_init;
          end 
          if(write_burst_block_ram_wquit_373) begin
            write_burst_packed_fsm_22 <= write_burst_packed_fsm_22_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_23_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_23 <= write_burst_packed_fsm_23_init;
      write_burst_packed_addr_384 <= 0;
      write_burst_packed_stride_385 <= 0;
      write_burst_packed_length_386 <= 0;
      write_burst_packed_done_387 <= 0;
    end else begin
      case(write_burst_packed_fsm_23)
        write_burst_packed_fsm_23_init: begin
          write_burst_packed_addr_384 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_385 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_386 <= _maxi_read_local_size_buf;
          write_burst_packed_done_387 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 7) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_23 <= write_burst_packed_fsm_23_1;
          end 
        end
        write_burst_packed_fsm_23_1: begin
          if(write_burst_block_ram_wvalid_382) begin
            write_burst_packed_addr_384 <= write_burst_packed_addr_384 + write_burst_packed_stride_385;
            write_burst_packed_length_386 <= write_burst_packed_length_386 - 1;
            write_burst_packed_done_387 <= 0;
          end 
          if(write_burst_block_ram_wvalid_382 && (write_burst_packed_length_386 <= 1)) begin
            write_burst_packed_done_387 <= 1;
          end 
          if(write_burst_block_ram_wvalid_382 && 0) begin
            write_burst_packed_done_387 <= 1;
          end 
          if(write_burst_block_ram_wvalid_382 && (write_burst_packed_length_386 <= 1)) begin
            write_burst_packed_fsm_23 <= write_burst_packed_fsm_23_init;
          end 
          if(write_burst_block_ram_wvalid_382 && 0) begin
            write_burst_packed_fsm_23 <= write_burst_packed_fsm_23_init;
          end 
          if(write_burst_block_ram_wquit_383) begin
            write_burst_packed_fsm_23 <= write_burst_packed_fsm_23_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_24_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_24 <= write_burst_packed_fsm_24_init;
      write_burst_packed_addr_394 <= 0;
      write_burst_packed_stride_395 <= 0;
      write_burst_packed_length_396 <= 0;
      write_burst_packed_done_397 <= 0;
    end else begin
      case(write_burst_packed_fsm_24)
        write_burst_packed_fsm_24_init: begin
          write_burst_packed_addr_394 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_395 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_396 <= _maxi_read_local_size_buf;
          write_burst_packed_done_397 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 7) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_24 <= write_burst_packed_fsm_24_1;
          end 
        end
        write_burst_packed_fsm_24_1: begin
          if(write_burst_block_ram_wvalid_392) begin
            write_burst_packed_addr_394 <= write_burst_packed_addr_394 + write_burst_packed_stride_395;
            write_burst_packed_length_396 <= write_burst_packed_length_396 - 1;
            write_burst_packed_done_397 <= 0;
          end 
          if(write_burst_block_ram_wvalid_392 && (write_burst_packed_length_396 <= 1)) begin
            write_burst_packed_done_397 <= 1;
          end 
          if(write_burst_block_ram_wvalid_392 && 0) begin
            write_burst_packed_done_397 <= 1;
          end 
          if(write_burst_block_ram_wvalid_392 && (write_burst_packed_length_396 <= 1)) begin
            write_burst_packed_fsm_24 <= write_burst_packed_fsm_24_init;
          end 
          if(write_burst_block_ram_wvalid_392 && 0) begin
            write_burst_packed_fsm_24 <= write_burst_packed_fsm_24_init;
          end 
          if(write_burst_block_ram_wquit_393) begin
            write_burst_packed_fsm_24 <= write_burst_packed_fsm_24_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_block_fsm_25_1 = 1;
  localparam write_burst_block_fsm_25_2 = 2;
  localparam write_burst_block_fsm_25_3 = 3;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_block_fsm_25 <= write_burst_block_fsm_25_init;
      write_burst_block_length_402 <= 0;
      write_burst_block_blocksize_403 <= 0;
      write_burst_block_done_404 <= 0;
      write_burst_block_count_405 <= 0;
    end else begin
      case(write_burst_block_fsm_25)
        write_burst_block_fsm_25_init: begin
          write_burst_block_length_402 <= _maxi_read_local_size_buf;
          write_burst_block_blocksize_403 <= _maxi_read_local_blocksize_buf;
          write_burst_block_done_404 <= 0;
          write_burst_block_count_405 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 7) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_block_fsm_25 <= write_burst_block_fsm_25_1;
          end 
        end
        write_burst_block_fsm_25_1: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_402 <= write_burst_block_length_402 - 1;
            write_burst_block_done_404 <= 0;
            write_burst_block_count_405 <= write_burst_block_count_405 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_402 <= 1)) begin
            write_burst_block_done_404 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_404 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_405 == write_burst_block_blocksize_403 - 1)) begin
            write_burst_block_count_405 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_405 == write_burst_block_blocksize_403 - 1)) begin
            write_burst_block_fsm_25 <= write_burst_block_fsm_25_2;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_402 <= 1)) begin
            write_burst_block_fsm_25 <= write_burst_block_fsm_25_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_25 <= write_burst_block_fsm_25_init;
          end 
          if(0) begin
            write_burst_block_fsm_25 <= write_burst_block_fsm_25_init;
          end 
        end
        write_burst_block_fsm_25_2: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_402 <= write_burst_block_length_402 - 1;
            write_burst_block_done_404 <= 0;
            write_burst_block_count_405 <= write_burst_block_count_405 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_402 <= 1)) begin
            write_burst_block_done_404 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_404 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_405 == write_burst_block_blocksize_403 - 1)) begin
            write_burst_block_count_405 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_405 == write_burst_block_blocksize_403 - 1)) begin
            write_burst_block_fsm_25 <= write_burst_block_fsm_25_3;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_402 <= 1)) begin
            write_burst_block_fsm_25 <= write_burst_block_fsm_25_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_25 <= write_burst_block_fsm_25_init;
          end 
          if(0) begin
            write_burst_block_fsm_25 <= write_burst_block_fsm_25_init;
          end 
        end
        write_burst_block_fsm_25_3: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_block_length_402 <= write_burst_block_length_402 - 1;
            write_burst_block_done_404 <= 0;
            write_burst_block_count_405 <= write_burst_block_count_405 + 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_402 <= 1)) begin
            write_burst_block_done_404 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_done_404 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_405 == write_burst_block_blocksize_403 - 1)) begin
            write_burst_block_count_405 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_count_405 == write_burst_block_blocksize_403 - 1)) begin
            write_burst_block_fsm_25 <= write_burst_block_fsm_25_1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_block_length_402 <= 1)) begin
            write_burst_block_fsm_25 <= write_burst_block_fsm_25_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_block_fsm_25 <= write_burst_block_fsm_25_init;
          end 
          if(0) begin
            write_burst_block_fsm_25 <= write_burst_block_fsm_25_init;
          end 
        end
      endcase
    end
  end

  localparam conv2d_12_comp_fsm_1 = 1;
  localparam conv2d_12_comp_fsm_2 = 2;
  localparam conv2d_12_comp_fsm_3 = 3;
  localparam conv2d_12_comp_fsm_4 = 4;
  localparam conv2d_12_comp_fsm_5 = 5;
  localparam conv2d_12_comp_fsm_6 = 6;

  always @(posedge CLK) begin
    if(RST) begin
      conv2d_12_comp_fsm <= conv2d_12_comp_fsm_init;
      conv2d_12_stream_act_local_0 <= 0;
      conv2d_12_stream_act_local_1 <= 0;
      conv2d_12_stream_act_local_2 <= 0;
      conv2d_12_stream_act_local_3 <= 0;
      conv2d_12_stream_act_local_4 <= 0;
      conv2d_12_stream_act_local_5 <= 0;
      conv2d_12_stream_act_local_6 <= 0;
      conv2d_12_stream_act_local_7 <= 0;
      conv2d_12_stream_act_local_8 <= 0;
      conv2d_12_stream_out_local_col <= 0;
      conv2d_12_stream_out_local_val <= 0;
      conv2d_12_col_count <= 0;
      conv2d_12_col_select <= 0;
      conv2d_12_filter_page_comp_offset_buf <= 0;
      conv2d_12_act_page_comp_offset_buf_0 <= 0;
      conv2d_12_act_page_comp_offset_buf_1 <= 0;
      conv2d_12_act_page_comp_offset_buf_2 <= 0;
      conv2d_12_out_page_comp_offset_buf <= 0;
      conv2d_12_row_count_buf <= 0;
      conv2d_12_row_select_buf <= 0;
      conv2d_12_och_count_buf <= 0;
      conv2d_12_next_stream_num_ops <= 0;
      conv2d_12_stream_pad_masks <= 0;
      conv2d_12_sync_comp_count <= 0;
    end else begin
      if(_stream_conv2d_12_sink_stop) begin
        conv2d_12_sync_comp_count <= conv2d_12_sync_comp_count + 1;
      end 
      if(control_conv2d_12 == 6) begin
        conv2d_12_sync_comp_count <= 0;
      end 
      case(conv2d_12_comp_fsm)
        conv2d_12_comp_fsm_init: begin
          if((control_conv2d_12 == 25) && !conv2d_12_skip_comp) begin
            conv2d_12_comp_fsm <= conv2d_12_comp_fsm_1;
          end 
        end
        conv2d_12_comp_fsm_1: begin
          conv2d_12_stream_act_local_0 <= 0;
          if(cparam_conv2d_12_stream_act_local_small_flags_0) begin
            conv2d_12_stream_act_local_0 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if(cparam_conv2d_12_stream_act_local_large_flags_0) begin
            conv2d_12_stream_act_local_0 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          conv2d_12_stream_act_local_1 <= 0;
          if(cparam_conv2d_12_stream_act_local_small_flags_1) begin
            conv2d_12_stream_act_local_1 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if(cparam_conv2d_12_stream_act_local_large_flags_1) begin
            conv2d_12_stream_act_local_1 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          conv2d_12_stream_act_local_2 <= 0;
          if(cparam_conv2d_12_stream_act_local_small_flags_2) begin
            conv2d_12_stream_act_local_2 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if(cparam_conv2d_12_stream_act_local_large_flags_2) begin
            conv2d_12_stream_act_local_2 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          conv2d_12_stream_act_local_3 <= 0;
          if(cparam_conv2d_12_stream_act_local_small_flags_0) begin
            conv2d_12_stream_act_local_3 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if(cparam_conv2d_12_stream_act_local_large_flags_0) begin
            conv2d_12_stream_act_local_3 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          conv2d_12_stream_act_local_4 <= 0;
          if(cparam_conv2d_12_stream_act_local_small_flags_1) begin
            conv2d_12_stream_act_local_4 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if(cparam_conv2d_12_stream_act_local_large_flags_1) begin
            conv2d_12_stream_act_local_4 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          conv2d_12_stream_act_local_5 <= 0;
          if(cparam_conv2d_12_stream_act_local_small_flags_2) begin
            conv2d_12_stream_act_local_5 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if(cparam_conv2d_12_stream_act_local_large_flags_2) begin
            conv2d_12_stream_act_local_5 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          conv2d_12_stream_act_local_6 <= 0;
          if(cparam_conv2d_12_stream_act_local_small_flags_0) begin
            conv2d_12_stream_act_local_6 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if(cparam_conv2d_12_stream_act_local_large_flags_0) begin
            conv2d_12_stream_act_local_6 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          conv2d_12_stream_act_local_7 <= 0;
          if(cparam_conv2d_12_stream_act_local_small_flags_1) begin
            conv2d_12_stream_act_local_7 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if(cparam_conv2d_12_stream_act_local_large_flags_1) begin
            conv2d_12_stream_act_local_7 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          conv2d_12_stream_act_local_8 <= 0;
          if(cparam_conv2d_12_stream_act_local_small_flags_2) begin
            conv2d_12_stream_act_local_8 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if(cparam_conv2d_12_stream_act_local_large_flags_2) begin
            conv2d_12_stream_act_local_8 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          conv2d_12_stream_out_local_col <= 0;
          if((cparam_conv2d_12_data_stationary == 1) && (conv2d_12_och_count == 0)) begin
            conv2d_12_stream_out_local_val <= 0;
          end 
          conv2d_12_col_count <= 0;
          conv2d_12_col_select <= cparam_conv2d_12_col_select_initval;
          conv2d_12_filter_page_comp_offset_buf <= conv2d_12_filter_page_comp_offset;
          conv2d_12_act_page_comp_offset_buf_0 <= conv2d_12_act_page_comp_offset_0;
          conv2d_12_act_page_comp_offset_buf_1 <= conv2d_12_act_page_comp_offset_1;
          conv2d_12_act_page_comp_offset_buf_2 <= conv2d_12_act_page_comp_offset_2;
          conv2d_12_out_page_comp_offset_buf <= conv2d_12_out_page_comp_offset;
          conv2d_12_row_count_buf <= conv2d_12_row_count;
          conv2d_12_row_select_buf <= conv2d_12_row_select;
          conv2d_12_och_count_buf <= conv2d_12_och_count;
          conv2d_12_next_stream_num_ops <= (conv2d_12_och_count >= cparam_conv2d_12_max_och_count)? cparam_conv2d_12_stream_num_ops_res : cparam_conv2d_12_stream_num_ops;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_2;
        end
        conv2d_12_comp_fsm_2: begin
          conv2d_12_stream_pad_masks <= { conv2d_12_stream_pad_mask_2_2, conv2d_12_stream_pad_mask_2_1, conv2d_12_stream_pad_mask_2_0, conv2d_12_stream_pad_mask_1_2, conv2d_12_stream_pad_mask_1_1, conv2d_12_stream_pad_mask_1_0, conv2d_12_stream_pad_mask_0_2, conv2d_12_stream_pad_mask_0_1, conv2d_12_stream_pad_mask_0_0 };
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_3;
        end
        conv2d_12_comp_fsm_3: begin
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          if(_stream_conv2d_12_stream_oready) begin
            conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
          end 
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_4;
        end
        conv2d_12_comp_fsm_4: begin
          if(!_stream_conv2d_12_source_busy) begin
            conv2d_12_comp_fsm <= conv2d_12_comp_fsm_5;
          end 
        end
        conv2d_12_comp_fsm_5: begin
          if(_stream_conv2d_12_busy) begin
            conv2d_12_comp_fsm <= conv2d_12_comp_fsm_6;
          end 
        end
        conv2d_12_comp_fsm_6: begin
          if(!((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_0 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_1 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_2 : 0)) begin
            conv2d_12_stream_act_local_0 <= conv2d_12_stream_act_local_0 + cparam_conv2d_12_inc_act_laddr_small;
          end 
          if((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_0 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_1 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_2 : 0) begin
            conv2d_12_stream_act_local_0 <= conv2d_12_stream_act_local_0 + cparam_conv2d_12_inc_act_laddr_large;
          end 
          if(conv2d_12_col_count >= cparam_conv2d_12_max_col_count) begin
            conv2d_12_stream_act_local_0 <= 0;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_small_flags_0) begin
            conv2d_12_stream_act_local_0 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_large_flags_0) begin
            conv2d_12_stream_act_local_0 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          if(!((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_3 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_4 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_5 : 0)) begin
            conv2d_12_stream_act_local_1 <= conv2d_12_stream_act_local_1 + cparam_conv2d_12_inc_act_laddr_small;
          end 
          if((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_3 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_4 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_5 : 0) begin
            conv2d_12_stream_act_local_1 <= conv2d_12_stream_act_local_1 + cparam_conv2d_12_inc_act_laddr_large;
          end 
          if(conv2d_12_col_count >= cparam_conv2d_12_max_col_count) begin
            conv2d_12_stream_act_local_1 <= 0;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_small_flags_1) begin
            conv2d_12_stream_act_local_1 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_large_flags_1) begin
            conv2d_12_stream_act_local_1 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          if(!((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_6 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_7 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_8 : 0)) begin
            conv2d_12_stream_act_local_2 <= conv2d_12_stream_act_local_2 + cparam_conv2d_12_inc_act_laddr_small;
          end 
          if((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_6 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_7 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_8 : 0) begin
            conv2d_12_stream_act_local_2 <= conv2d_12_stream_act_local_2 + cparam_conv2d_12_inc_act_laddr_large;
          end 
          if(conv2d_12_col_count >= cparam_conv2d_12_max_col_count) begin
            conv2d_12_stream_act_local_2 <= 0;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_small_flags_2) begin
            conv2d_12_stream_act_local_2 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_large_flags_2) begin
            conv2d_12_stream_act_local_2 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          if(!((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_9 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_10 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_11 : 0)) begin
            conv2d_12_stream_act_local_3 <= conv2d_12_stream_act_local_3 + cparam_conv2d_12_inc_act_laddr_small;
          end 
          if((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_9 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_10 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_11 : 0) begin
            conv2d_12_stream_act_local_3 <= conv2d_12_stream_act_local_3 + cparam_conv2d_12_inc_act_laddr_large;
          end 
          if(conv2d_12_col_count >= cparam_conv2d_12_max_col_count) begin
            conv2d_12_stream_act_local_3 <= 0;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_small_flags_0) begin
            conv2d_12_stream_act_local_3 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_large_flags_0) begin
            conv2d_12_stream_act_local_3 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          if(!((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_12 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_13 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_14 : 0)) begin
            conv2d_12_stream_act_local_4 <= conv2d_12_stream_act_local_4 + cparam_conv2d_12_inc_act_laddr_small;
          end 
          if((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_12 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_13 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_14 : 0) begin
            conv2d_12_stream_act_local_4 <= conv2d_12_stream_act_local_4 + cparam_conv2d_12_inc_act_laddr_large;
          end 
          if(conv2d_12_col_count >= cparam_conv2d_12_max_col_count) begin
            conv2d_12_stream_act_local_4 <= 0;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_small_flags_1) begin
            conv2d_12_stream_act_local_4 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_large_flags_1) begin
            conv2d_12_stream_act_local_4 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          if(!((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_15 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_16 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_17 : 0)) begin
            conv2d_12_stream_act_local_5 <= conv2d_12_stream_act_local_5 + cparam_conv2d_12_inc_act_laddr_small;
          end 
          if((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_15 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_16 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_17 : 0) begin
            conv2d_12_stream_act_local_5 <= conv2d_12_stream_act_local_5 + cparam_conv2d_12_inc_act_laddr_large;
          end 
          if(conv2d_12_col_count >= cparam_conv2d_12_max_col_count) begin
            conv2d_12_stream_act_local_5 <= 0;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_small_flags_2) begin
            conv2d_12_stream_act_local_5 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_large_flags_2) begin
            conv2d_12_stream_act_local_5 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          if(!((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_18 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_19 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_20 : 0)) begin
            conv2d_12_stream_act_local_6 <= conv2d_12_stream_act_local_6 + cparam_conv2d_12_inc_act_laddr_small;
          end 
          if((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_18 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_19 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_20 : 0) begin
            conv2d_12_stream_act_local_6 <= conv2d_12_stream_act_local_6 + cparam_conv2d_12_inc_act_laddr_large;
          end 
          if(conv2d_12_col_count >= cparam_conv2d_12_max_col_count) begin
            conv2d_12_stream_act_local_6 <= 0;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_small_flags_0) begin
            conv2d_12_stream_act_local_6 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_large_flags_0) begin
            conv2d_12_stream_act_local_6 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          if(!((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_21 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_22 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_23 : 0)) begin
            conv2d_12_stream_act_local_7 <= conv2d_12_stream_act_local_7 + cparam_conv2d_12_inc_act_laddr_small;
          end 
          if((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_21 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_22 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_23 : 0) begin
            conv2d_12_stream_act_local_7 <= conv2d_12_stream_act_local_7 + cparam_conv2d_12_inc_act_laddr_large;
          end 
          if(conv2d_12_col_count >= cparam_conv2d_12_max_col_count) begin
            conv2d_12_stream_act_local_7 <= 0;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_small_flags_1) begin
            conv2d_12_stream_act_local_7 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_large_flags_1) begin
            conv2d_12_stream_act_local_7 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          if(!((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_24 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_25 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_26 : 0)) begin
            conv2d_12_stream_act_local_8 <= conv2d_12_stream_act_local_8 + cparam_conv2d_12_inc_act_laddr_small;
          end 
          if((conv2d_12_col_select == 0)? cparam_conv2d_12_inc_act_laddr_conds_24 : 
          (conv2d_12_col_select == 1)? cparam_conv2d_12_inc_act_laddr_conds_25 : 
          (conv2d_12_col_select == 2)? cparam_conv2d_12_inc_act_laddr_conds_26 : 0) begin
            conv2d_12_stream_act_local_8 <= conv2d_12_stream_act_local_8 + cparam_conv2d_12_inc_act_laddr_large;
          end 
          if(conv2d_12_col_count >= cparam_conv2d_12_max_col_count) begin
            conv2d_12_stream_act_local_8 <= 0;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_small_flags_2) begin
            conv2d_12_stream_act_local_8 <= cparam_conv2d_12_stream_act_local_small_offset;
          end 
          if((conv2d_12_col_count >= cparam_conv2d_12_max_col_count) && cparam_conv2d_12_stream_act_local_large_flags_2) begin
            conv2d_12_stream_act_local_8 <= cparam_conv2d_12_stream_act_local_large_offset;
          end 
          if(cparam_conv2d_12_data_stationary == 0) begin
            conv2d_12_stream_out_local_col <= conv2d_12_stream_out_local_col + conv2d_12_next_stream_num_ops;
          end 
          if((cparam_conv2d_12_data_stationary == 0) && (conv2d_12_col_count >= cparam_conv2d_12_max_col_count)) begin
            conv2d_12_stream_out_local_col <= 0;
          end 
          if(cparam_conv2d_12_data_stationary == 1) begin
            conv2d_12_stream_out_local_col <= conv2d_12_stream_out_local_col + cparam_conv2d_12_inc_out_laddr_col;
          end 
          if((cparam_conv2d_12_data_stationary == 1) && (conv2d_12_col_count >= cparam_conv2d_12_max_col_count)) begin
            conv2d_12_stream_out_local_val <= conv2d_12_stream_out_local_val + conv2d_12_next_stream_num_ops;
            conv2d_12_stream_out_local_col <= 0;
          end 
          conv2d_12_col_count <= conv2d_12_col_count + cparam_conv2d_12_stride_col_par_col;
          if(conv2d_12_col_count >= cparam_conv2d_12_max_col_count) begin
            conv2d_12_col_count <= 0;
          end 
          conv2d_12_col_select <= conv2d_12_col_select + cparam_conv2d_12_stride_col_mod_filter_num;
          if(conv2d_12_col_select + cparam_conv2d_12_stride_col_mod_filter_num >= 3) begin
            conv2d_12_col_select <= conv2d_12_col_select - cparam_conv2d_12_filter_num_col_minus_stride_col_mod;
          end 
          if(conv2d_12_col_count >= cparam_conv2d_12_max_col_count) begin
            conv2d_12_col_select <= cparam_conv2d_12_col_select_initval;
          end 
          conv2d_12_comp_fsm <= conv2d_12_comp_fsm_2;
          if(conv2d_12_col_count >= cparam_conv2d_12_max_col_count) begin
            conv2d_12_comp_fsm <= conv2d_12_comp_fsm_init;
          end 
        end
      endcase
    end
  end

  localparam _stream_conv2d_12_source_7_source_pat_fsm_0_1 = 1;
  localparam _stream_conv2d_12_source_7_source_pat_fsm_0_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_7_source_pat_fsm_0 <= _stream_conv2d_12_source_7_source_pat_fsm_0_init;
    end else begin
      case(_stream_conv2d_12_source_7_source_pat_fsm_0)
        _stream_conv2d_12_source_7_source_pat_fsm_0_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_7_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_7_source_pat_fsm_0 <= _stream_conv2d_12_source_7_source_pat_fsm_0_1;
          end 
        end
        _stream_conv2d_12_source_7_source_pat_fsm_0_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_7_source_pat_fsm_0 <= _stream_conv2d_12_source_7_source_pat_fsm_0_init;
          end 
          if((_source_stream_conv2d_12_source_7_pat_count_0 == 0) && (_source_stream_conv2d_12_source_7_pat_count_1 == 0) && (_source_stream_conv2d_12_source_7_pat_count_2 == 0) && (_source_stream_conv2d_12_source_7_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_7_source_pat_fsm_0 <= _stream_conv2d_12_source_7_source_pat_fsm_0_2;
          end 
        end
        _stream_conv2d_12_source_7_source_pat_fsm_0_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_7_source_pat_fsm_0 <= _stream_conv2d_12_source_7_source_pat_fsm_0_init;
          end 
        end
      endcase
    end
  end

  localparam _stream_conv2d_12_source_9_source_pat_fsm_1_1 = 1;
  localparam _stream_conv2d_12_source_9_source_pat_fsm_1_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_9_source_pat_fsm_1 <= _stream_conv2d_12_source_9_source_pat_fsm_1_init;
    end else begin
      case(_stream_conv2d_12_source_9_source_pat_fsm_1)
        _stream_conv2d_12_source_9_source_pat_fsm_1_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_9_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_9_source_pat_fsm_1 <= _stream_conv2d_12_source_9_source_pat_fsm_1_1;
          end 
        end
        _stream_conv2d_12_source_9_source_pat_fsm_1_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_9_source_pat_fsm_1 <= _stream_conv2d_12_source_9_source_pat_fsm_1_init;
          end 
          if((_source_stream_conv2d_12_source_9_pat_count_0 == 0) && (_source_stream_conv2d_12_source_9_pat_count_1 == 0) && (_source_stream_conv2d_12_source_9_pat_count_2 == 0) && (_source_stream_conv2d_12_source_9_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_9_source_pat_fsm_1 <= _stream_conv2d_12_source_9_source_pat_fsm_1_2;
          end 
        end
        _stream_conv2d_12_source_9_source_pat_fsm_1_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_9_source_pat_fsm_1 <= _stream_conv2d_12_source_9_source_pat_fsm_1_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_437 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_20_source_ram_renable && (_stream_conv2d_12_source_20_source_sel == 3)) begin
        _tmp_437 <= read_rtl_bank_436;
      end 
    end
  end

  localparam _stream_conv2d_12_source_20_source_pat_fsm_2_1 = 1;
  localparam _stream_conv2d_12_source_20_source_pat_fsm_2_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_20_source_pat_fsm_2 <= _stream_conv2d_12_source_20_source_pat_fsm_2_init;
    end else begin
      case(_stream_conv2d_12_source_20_source_pat_fsm_2)
        _stream_conv2d_12_source_20_source_pat_fsm_2_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_20_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_20_source_pat_fsm_2 <= _stream_conv2d_12_source_20_source_pat_fsm_2_1;
          end 
        end
        _stream_conv2d_12_source_20_source_pat_fsm_2_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_20_source_pat_fsm_2 <= _stream_conv2d_12_source_20_source_pat_fsm_2_init;
          end 
          if((_source_stream_conv2d_12_source_20_pat_count_0 == 0) && (_source_stream_conv2d_12_source_20_pat_count_1 == 0) && (_source_stream_conv2d_12_source_20_pat_count_2 == 0) && (_source_stream_conv2d_12_source_20_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_20_source_pat_fsm_2 <= _stream_conv2d_12_source_20_source_pat_fsm_2_2;
          end 
        end
        _stream_conv2d_12_source_20_source_pat_fsm_2_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_20_source_pat_fsm_2 <= _stream_conv2d_12_source_20_source_pat_fsm_2_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_446 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_21_source_ram_renable && (_stream_conv2d_12_source_21_source_sel == 4)) begin
        _tmp_446 <= read_rtl_bank_445;
      end 
    end
  end

  localparam _stream_conv2d_12_source_21_source_pat_fsm_3_1 = 1;
  localparam _stream_conv2d_12_source_21_source_pat_fsm_3_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_21_source_pat_fsm_3 <= _stream_conv2d_12_source_21_source_pat_fsm_3_init;
    end else begin
      case(_stream_conv2d_12_source_21_source_pat_fsm_3)
        _stream_conv2d_12_source_21_source_pat_fsm_3_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_21_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_21_source_pat_fsm_3 <= _stream_conv2d_12_source_21_source_pat_fsm_3_1;
          end 
        end
        _stream_conv2d_12_source_21_source_pat_fsm_3_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_21_source_pat_fsm_3 <= _stream_conv2d_12_source_21_source_pat_fsm_3_init;
          end 
          if((_source_stream_conv2d_12_source_21_pat_count_0 == 0) && (_source_stream_conv2d_12_source_21_pat_count_1 == 0) && (_source_stream_conv2d_12_source_21_pat_count_2 == 0) && (_source_stream_conv2d_12_source_21_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_21_source_pat_fsm_3 <= _stream_conv2d_12_source_21_source_pat_fsm_3_2;
          end 
        end
        _stream_conv2d_12_source_21_source_pat_fsm_3_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_21_source_pat_fsm_3 <= _stream_conv2d_12_source_21_source_pat_fsm_3_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_455 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_22_source_ram_renable && (_stream_conv2d_12_source_22_source_sel == 5)) begin
        _tmp_455 <= read_rtl_bank_454;
      end 
    end
  end

  localparam _stream_conv2d_12_source_22_source_pat_fsm_4_1 = 1;
  localparam _stream_conv2d_12_source_22_source_pat_fsm_4_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_22_source_pat_fsm_4 <= _stream_conv2d_12_source_22_source_pat_fsm_4_init;
    end else begin
      case(_stream_conv2d_12_source_22_source_pat_fsm_4)
        _stream_conv2d_12_source_22_source_pat_fsm_4_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_22_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_22_source_pat_fsm_4 <= _stream_conv2d_12_source_22_source_pat_fsm_4_1;
          end 
        end
        _stream_conv2d_12_source_22_source_pat_fsm_4_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_22_source_pat_fsm_4 <= _stream_conv2d_12_source_22_source_pat_fsm_4_init;
          end 
          if((_source_stream_conv2d_12_source_22_pat_count_0 == 0) && (_source_stream_conv2d_12_source_22_pat_count_1 == 0) && (_source_stream_conv2d_12_source_22_pat_count_2 == 0) && (_source_stream_conv2d_12_source_22_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_22_source_pat_fsm_4 <= _stream_conv2d_12_source_22_source_pat_fsm_4_2;
          end 
        end
        _stream_conv2d_12_source_22_source_pat_fsm_4_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_22_source_pat_fsm_4 <= _stream_conv2d_12_source_22_source_pat_fsm_4_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_464 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_23_source_ram_renable && (_stream_conv2d_12_source_23_source_sel == 6)) begin
        _tmp_464 <= read_rtl_bank_463;
      end 
    end
  end

  localparam _stream_conv2d_12_source_23_source_pat_fsm_5_1 = 1;
  localparam _stream_conv2d_12_source_23_source_pat_fsm_5_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_23_source_pat_fsm_5 <= _stream_conv2d_12_source_23_source_pat_fsm_5_init;
    end else begin
      case(_stream_conv2d_12_source_23_source_pat_fsm_5)
        _stream_conv2d_12_source_23_source_pat_fsm_5_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_23_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_23_source_pat_fsm_5 <= _stream_conv2d_12_source_23_source_pat_fsm_5_1;
          end 
        end
        _stream_conv2d_12_source_23_source_pat_fsm_5_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_23_source_pat_fsm_5 <= _stream_conv2d_12_source_23_source_pat_fsm_5_init;
          end 
          if((_source_stream_conv2d_12_source_23_pat_count_0 == 0) && (_source_stream_conv2d_12_source_23_pat_count_1 == 0) && (_source_stream_conv2d_12_source_23_pat_count_2 == 0) && (_source_stream_conv2d_12_source_23_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_23_source_pat_fsm_5 <= _stream_conv2d_12_source_23_source_pat_fsm_5_2;
          end 
        end
        _stream_conv2d_12_source_23_source_pat_fsm_5_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_23_source_pat_fsm_5 <= _stream_conv2d_12_source_23_source_pat_fsm_5_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_473 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_24_source_ram_renable && (_stream_conv2d_12_source_24_source_sel == 7)) begin
        _tmp_473 <= read_rtl_bank_472;
      end 
    end
  end

  localparam _stream_conv2d_12_source_24_source_pat_fsm_6_1 = 1;
  localparam _stream_conv2d_12_source_24_source_pat_fsm_6_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_24_source_pat_fsm_6 <= _stream_conv2d_12_source_24_source_pat_fsm_6_init;
    end else begin
      case(_stream_conv2d_12_source_24_source_pat_fsm_6)
        _stream_conv2d_12_source_24_source_pat_fsm_6_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_24_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_24_source_pat_fsm_6 <= _stream_conv2d_12_source_24_source_pat_fsm_6_1;
          end 
        end
        _stream_conv2d_12_source_24_source_pat_fsm_6_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_24_source_pat_fsm_6 <= _stream_conv2d_12_source_24_source_pat_fsm_6_init;
          end 
          if((_source_stream_conv2d_12_source_24_pat_count_0 == 0) && (_source_stream_conv2d_12_source_24_pat_count_1 == 0) && (_source_stream_conv2d_12_source_24_pat_count_2 == 0) && (_source_stream_conv2d_12_source_24_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_24_source_pat_fsm_6 <= _stream_conv2d_12_source_24_source_pat_fsm_6_2;
          end 
        end
        _stream_conv2d_12_source_24_source_pat_fsm_6_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_24_source_pat_fsm_6 <= _stream_conv2d_12_source_24_source_pat_fsm_6_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_482 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_25_source_ram_renable && (_stream_conv2d_12_source_25_source_sel == 8)) begin
        _tmp_482 <= read_rtl_bank_481;
      end 
    end
  end

  localparam _stream_conv2d_12_source_25_source_pat_fsm_7_1 = 1;
  localparam _stream_conv2d_12_source_25_source_pat_fsm_7_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_25_source_pat_fsm_7 <= _stream_conv2d_12_source_25_source_pat_fsm_7_init;
    end else begin
      case(_stream_conv2d_12_source_25_source_pat_fsm_7)
        _stream_conv2d_12_source_25_source_pat_fsm_7_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_25_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_25_source_pat_fsm_7 <= _stream_conv2d_12_source_25_source_pat_fsm_7_1;
          end 
        end
        _stream_conv2d_12_source_25_source_pat_fsm_7_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_25_source_pat_fsm_7 <= _stream_conv2d_12_source_25_source_pat_fsm_7_init;
          end 
          if((_source_stream_conv2d_12_source_25_pat_count_0 == 0) && (_source_stream_conv2d_12_source_25_pat_count_1 == 0) && (_source_stream_conv2d_12_source_25_pat_count_2 == 0) && (_source_stream_conv2d_12_source_25_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_25_source_pat_fsm_7 <= _stream_conv2d_12_source_25_source_pat_fsm_7_2;
          end 
        end
        _stream_conv2d_12_source_25_source_pat_fsm_7_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_25_source_pat_fsm_7 <= _stream_conv2d_12_source_25_source_pat_fsm_7_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_491 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_26_source_ram_renable && (_stream_conv2d_12_source_26_source_sel == 9)) begin
        _tmp_491 <= read_rtl_bank_490;
      end 
    end
  end

  localparam _stream_conv2d_12_source_26_source_pat_fsm_8_1 = 1;
  localparam _stream_conv2d_12_source_26_source_pat_fsm_8_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_26_source_pat_fsm_8 <= _stream_conv2d_12_source_26_source_pat_fsm_8_init;
    end else begin
      case(_stream_conv2d_12_source_26_source_pat_fsm_8)
        _stream_conv2d_12_source_26_source_pat_fsm_8_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_26_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_26_source_pat_fsm_8 <= _stream_conv2d_12_source_26_source_pat_fsm_8_1;
          end 
        end
        _stream_conv2d_12_source_26_source_pat_fsm_8_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_26_source_pat_fsm_8 <= _stream_conv2d_12_source_26_source_pat_fsm_8_init;
          end 
          if((_source_stream_conv2d_12_source_26_pat_count_0 == 0) && (_source_stream_conv2d_12_source_26_pat_count_1 == 0) && (_source_stream_conv2d_12_source_26_pat_count_2 == 0) && (_source_stream_conv2d_12_source_26_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_26_source_pat_fsm_8 <= _stream_conv2d_12_source_26_source_pat_fsm_8_2;
          end 
        end
        _stream_conv2d_12_source_26_source_pat_fsm_8_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_26_source_pat_fsm_8 <= _stream_conv2d_12_source_26_source_pat_fsm_8_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_500 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_27_source_ram_renable && (_stream_conv2d_12_source_27_source_sel == 10)) begin
        _tmp_500 <= read_rtl_bank_499;
      end 
    end
  end

  localparam _stream_conv2d_12_source_27_source_pat_fsm_9_1 = 1;
  localparam _stream_conv2d_12_source_27_source_pat_fsm_9_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_27_source_pat_fsm_9 <= _stream_conv2d_12_source_27_source_pat_fsm_9_init;
    end else begin
      case(_stream_conv2d_12_source_27_source_pat_fsm_9)
        _stream_conv2d_12_source_27_source_pat_fsm_9_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_27_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_27_source_pat_fsm_9 <= _stream_conv2d_12_source_27_source_pat_fsm_9_1;
          end 
        end
        _stream_conv2d_12_source_27_source_pat_fsm_9_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_27_source_pat_fsm_9 <= _stream_conv2d_12_source_27_source_pat_fsm_9_init;
          end 
          if((_source_stream_conv2d_12_source_27_pat_count_0 == 0) && (_source_stream_conv2d_12_source_27_pat_count_1 == 0) && (_source_stream_conv2d_12_source_27_pat_count_2 == 0) && (_source_stream_conv2d_12_source_27_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_27_source_pat_fsm_9 <= _stream_conv2d_12_source_27_source_pat_fsm_9_2;
          end 
        end
        _stream_conv2d_12_source_27_source_pat_fsm_9_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_27_source_pat_fsm_9 <= _stream_conv2d_12_source_27_source_pat_fsm_9_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_509 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_28_source_ram_renable && (_stream_conv2d_12_source_28_source_sel == 11)) begin
        _tmp_509 <= read_rtl_bank_508;
      end 
    end
  end

  localparam _stream_conv2d_12_source_28_source_pat_fsm_10_1 = 1;
  localparam _stream_conv2d_12_source_28_source_pat_fsm_10_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_28_source_pat_fsm_10 <= _stream_conv2d_12_source_28_source_pat_fsm_10_init;
    end else begin
      case(_stream_conv2d_12_source_28_source_pat_fsm_10)
        _stream_conv2d_12_source_28_source_pat_fsm_10_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_28_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_28_source_pat_fsm_10 <= _stream_conv2d_12_source_28_source_pat_fsm_10_1;
          end 
        end
        _stream_conv2d_12_source_28_source_pat_fsm_10_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_28_source_pat_fsm_10 <= _stream_conv2d_12_source_28_source_pat_fsm_10_init;
          end 
          if((_source_stream_conv2d_12_source_28_pat_count_0 == 0) && (_source_stream_conv2d_12_source_28_pat_count_1 == 0) && (_source_stream_conv2d_12_source_28_pat_count_2 == 0) && (_source_stream_conv2d_12_source_28_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_28_source_pat_fsm_10 <= _stream_conv2d_12_source_28_source_pat_fsm_10_2;
          end 
        end
        _stream_conv2d_12_source_28_source_pat_fsm_10_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_28_source_pat_fsm_10 <= _stream_conv2d_12_source_28_source_pat_fsm_10_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_518 <= 0;
      _tmp_1810 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_29_source_ram_renable && (_stream_conv2d_12_source_29_source_sel == 12)) begin
        _tmp_518 <= read_rtl_bank_517;
      end 
      if(_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_20_source_ram_renable && (_stream_conv2d_22_source_20_source_sel == 3)) begin
        _tmp_1810 <= read_rtl_bank_1809;
      end 
    end
  end

  localparam _stream_conv2d_12_source_29_source_pat_fsm_11_1 = 1;
  localparam _stream_conv2d_12_source_29_source_pat_fsm_11_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_29_source_pat_fsm_11 <= _stream_conv2d_12_source_29_source_pat_fsm_11_init;
    end else begin
      case(_stream_conv2d_12_source_29_source_pat_fsm_11)
        _stream_conv2d_12_source_29_source_pat_fsm_11_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_29_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_29_source_pat_fsm_11 <= _stream_conv2d_12_source_29_source_pat_fsm_11_1;
          end 
        end
        _stream_conv2d_12_source_29_source_pat_fsm_11_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_29_source_pat_fsm_11 <= _stream_conv2d_12_source_29_source_pat_fsm_11_init;
          end 
          if((_source_stream_conv2d_12_source_29_pat_count_0 == 0) && (_source_stream_conv2d_12_source_29_pat_count_1 == 0) && (_source_stream_conv2d_12_source_29_pat_count_2 == 0) && (_source_stream_conv2d_12_source_29_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_29_source_pat_fsm_11 <= _stream_conv2d_12_source_29_source_pat_fsm_11_2;
          end 
        end
        _stream_conv2d_12_source_29_source_pat_fsm_11_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_29_source_pat_fsm_11 <= _stream_conv2d_12_source_29_source_pat_fsm_11_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_527 <= 0;
      _tmp_1819 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_30_source_ram_renable && (_stream_conv2d_12_source_30_source_sel == 13)) begin
        _tmp_527 <= read_rtl_bank_526;
      end 
      if(_stream_conv2d_22_stream_oready && _stream_conv2d_22_source_21_source_ram_renable && (_stream_conv2d_22_source_21_source_sel == 4)) begin
        _tmp_1819 <= read_rtl_bank_1818;
      end 
    end
  end

  localparam _stream_conv2d_12_source_30_source_pat_fsm_12_1 = 1;
  localparam _stream_conv2d_12_source_30_source_pat_fsm_12_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_30_source_pat_fsm_12 <= _stream_conv2d_12_source_30_source_pat_fsm_12_init;
    end else begin
      case(_stream_conv2d_12_source_30_source_pat_fsm_12)
        _stream_conv2d_12_source_30_source_pat_fsm_12_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_30_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_30_source_pat_fsm_12 <= _stream_conv2d_12_source_30_source_pat_fsm_12_1;
          end 
        end
        _stream_conv2d_12_source_30_source_pat_fsm_12_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_30_source_pat_fsm_12 <= _stream_conv2d_12_source_30_source_pat_fsm_12_init;
          end 
          if((_source_stream_conv2d_12_source_30_pat_count_0 == 0) && (_source_stream_conv2d_12_source_30_pat_count_1 == 0) && (_source_stream_conv2d_12_source_30_pat_count_2 == 0) && (_source_stream_conv2d_12_source_30_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_30_source_pat_fsm_12 <= _stream_conv2d_12_source_30_source_pat_fsm_12_2;
          end 
        end
        _stream_conv2d_12_source_30_source_pat_fsm_12_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_30_source_pat_fsm_12 <= _stream_conv2d_12_source_30_source_pat_fsm_12_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_536 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_31_source_ram_renable && (_stream_conv2d_12_source_31_source_sel == 14)) begin
        _tmp_536 <= read_rtl_bank_535;
      end 
    end
  end

  localparam _stream_conv2d_12_source_31_source_pat_fsm_13_1 = 1;
  localparam _stream_conv2d_12_source_31_source_pat_fsm_13_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_31_source_pat_fsm_13 <= _stream_conv2d_12_source_31_source_pat_fsm_13_init;
    end else begin
      case(_stream_conv2d_12_source_31_source_pat_fsm_13)
        _stream_conv2d_12_source_31_source_pat_fsm_13_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_31_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_31_source_pat_fsm_13 <= _stream_conv2d_12_source_31_source_pat_fsm_13_1;
          end 
        end
        _stream_conv2d_12_source_31_source_pat_fsm_13_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_31_source_pat_fsm_13 <= _stream_conv2d_12_source_31_source_pat_fsm_13_init;
          end 
          if((_source_stream_conv2d_12_source_31_pat_count_0 == 0) && (_source_stream_conv2d_12_source_31_pat_count_1 == 0) && (_source_stream_conv2d_12_source_31_pat_count_2 == 0) && (_source_stream_conv2d_12_source_31_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_31_source_pat_fsm_13 <= _stream_conv2d_12_source_31_source_pat_fsm_13_2;
          end 
        end
        _stream_conv2d_12_source_31_source_pat_fsm_13_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_31_source_pat_fsm_13 <= _stream_conv2d_12_source_31_source_pat_fsm_13_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_545 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_32_source_ram_renable && (_stream_conv2d_12_source_32_source_sel == 15)) begin
        _tmp_545 <= read_rtl_bank_544;
      end 
    end
  end

  localparam _stream_conv2d_12_source_32_source_pat_fsm_14_1 = 1;
  localparam _stream_conv2d_12_source_32_source_pat_fsm_14_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_32_source_pat_fsm_14 <= _stream_conv2d_12_source_32_source_pat_fsm_14_init;
    end else begin
      case(_stream_conv2d_12_source_32_source_pat_fsm_14)
        _stream_conv2d_12_source_32_source_pat_fsm_14_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_32_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_32_source_pat_fsm_14 <= _stream_conv2d_12_source_32_source_pat_fsm_14_1;
          end 
        end
        _stream_conv2d_12_source_32_source_pat_fsm_14_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_32_source_pat_fsm_14 <= _stream_conv2d_12_source_32_source_pat_fsm_14_init;
          end 
          if((_source_stream_conv2d_12_source_32_pat_count_0 == 0) && (_source_stream_conv2d_12_source_32_pat_count_1 == 0) && (_source_stream_conv2d_12_source_32_pat_count_2 == 0) && (_source_stream_conv2d_12_source_32_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_32_source_pat_fsm_14 <= _stream_conv2d_12_source_32_source_pat_fsm_14_2;
          end 
        end
        _stream_conv2d_12_source_32_source_pat_fsm_14_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_32_source_pat_fsm_14 <= _stream_conv2d_12_source_32_source_pat_fsm_14_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_554 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_33_source_ram_renable && (_stream_conv2d_12_source_33_source_sel == 16)) begin
        _tmp_554 <= read_rtl_bank_553;
      end 
    end
  end

  localparam _stream_conv2d_12_source_33_source_pat_fsm_15_1 = 1;
  localparam _stream_conv2d_12_source_33_source_pat_fsm_15_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_33_source_pat_fsm_15 <= _stream_conv2d_12_source_33_source_pat_fsm_15_init;
    end else begin
      case(_stream_conv2d_12_source_33_source_pat_fsm_15)
        _stream_conv2d_12_source_33_source_pat_fsm_15_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_33_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_33_source_pat_fsm_15 <= _stream_conv2d_12_source_33_source_pat_fsm_15_1;
          end 
        end
        _stream_conv2d_12_source_33_source_pat_fsm_15_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_33_source_pat_fsm_15 <= _stream_conv2d_12_source_33_source_pat_fsm_15_init;
          end 
          if((_source_stream_conv2d_12_source_33_pat_count_0 == 0) && (_source_stream_conv2d_12_source_33_pat_count_1 == 0) && (_source_stream_conv2d_12_source_33_pat_count_2 == 0) && (_source_stream_conv2d_12_source_33_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_33_source_pat_fsm_15 <= _stream_conv2d_12_source_33_source_pat_fsm_15_2;
          end 
        end
        _stream_conv2d_12_source_33_source_pat_fsm_15_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_33_source_pat_fsm_15 <= _stream_conv2d_12_source_33_source_pat_fsm_15_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_563 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_34_source_ram_renable && (_stream_conv2d_12_source_34_source_sel == 17)) begin
        _tmp_563 <= read_rtl_bank_562;
      end 
    end
  end

  localparam _stream_conv2d_12_source_34_source_pat_fsm_16_1 = 1;
  localparam _stream_conv2d_12_source_34_source_pat_fsm_16_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_34_source_pat_fsm_16 <= _stream_conv2d_12_source_34_source_pat_fsm_16_init;
    end else begin
      case(_stream_conv2d_12_source_34_source_pat_fsm_16)
        _stream_conv2d_12_source_34_source_pat_fsm_16_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_34_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_34_source_pat_fsm_16 <= _stream_conv2d_12_source_34_source_pat_fsm_16_1;
          end 
        end
        _stream_conv2d_12_source_34_source_pat_fsm_16_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_34_source_pat_fsm_16 <= _stream_conv2d_12_source_34_source_pat_fsm_16_init;
          end 
          if((_source_stream_conv2d_12_source_34_pat_count_0 == 0) && (_source_stream_conv2d_12_source_34_pat_count_1 == 0) && (_source_stream_conv2d_12_source_34_pat_count_2 == 0) && (_source_stream_conv2d_12_source_34_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_34_source_pat_fsm_16 <= _stream_conv2d_12_source_34_source_pat_fsm_16_2;
          end 
        end
        _stream_conv2d_12_source_34_source_pat_fsm_16_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_34_source_pat_fsm_16 <= _stream_conv2d_12_source_34_source_pat_fsm_16_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_572 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_35_source_ram_renable && (_stream_conv2d_12_source_35_source_sel == 18)) begin
        _tmp_572 <= read_rtl_bank_571;
      end 
    end
  end

  localparam _stream_conv2d_12_source_35_source_pat_fsm_17_1 = 1;
  localparam _stream_conv2d_12_source_35_source_pat_fsm_17_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_35_source_pat_fsm_17 <= _stream_conv2d_12_source_35_source_pat_fsm_17_init;
    end else begin
      case(_stream_conv2d_12_source_35_source_pat_fsm_17)
        _stream_conv2d_12_source_35_source_pat_fsm_17_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_35_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_35_source_pat_fsm_17 <= _stream_conv2d_12_source_35_source_pat_fsm_17_1;
          end 
        end
        _stream_conv2d_12_source_35_source_pat_fsm_17_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_35_source_pat_fsm_17 <= _stream_conv2d_12_source_35_source_pat_fsm_17_init;
          end 
          if((_source_stream_conv2d_12_source_35_pat_count_0 == 0) && (_source_stream_conv2d_12_source_35_pat_count_1 == 0) && (_source_stream_conv2d_12_source_35_pat_count_2 == 0) && (_source_stream_conv2d_12_source_35_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_35_source_pat_fsm_17 <= _stream_conv2d_12_source_35_source_pat_fsm_17_2;
          end 
        end
        _stream_conv2d_12_source_35_source_pat_fsm_17_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_35_source_pat_fsm_17 <= _stream_conv2d_12_source_35_source_pat_fsm_17_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_581 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_36_source_ram_renable && (_stream_conv2d_12_source_36_source_sel == 19)) begin
        _tmp_581 <= read_rtl_bank_580;
      end 
    end
  end

  localparam _stream_conv2d_12_source_36_source_pat_fsm_18_1 = 1;
  localparam _stream_conv2d_12_source_36_source_pat_fsm_18_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_36_source_pat_fsm_18 <= _stream_conv2d_12_source_36_source_pat_fsm_18_init;
    end else begin
      case(_stream_conv2d_12_source_36_source_pat_fsm_18)
        _stream_conv2d_12_source_36_source_pat_fsm_18_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_36_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_36_source_pat_fsm_18 <= _stream_conv2d_12_source_36_source_pat_fsm_18_1;
          end 
        end
        _stream_conv2d_12_source_36_source_pat_fsm_18_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_36_source_pat_fsm_18 <= _stream_conv2d_12_source_36_source_pat_fsm_18_init;
          end 
          if((_source_stream_conv2d_12_source_36_pat_count_0 == 0) && (_source_stream_conv2d_12_source_36_pat_count_1 == 0) && (_source_stream_conv2d_12_source_36_pat_count_2 == 0) && (_source_stream_conv2d_12_source_36_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_36_source_pat_fsm_18 <= _stream_conv2d_12_source_36_source_pat_fsm_18_2;
          end 
        end
        _stream_conv2d_12_source_36_source_pat_fsm_18_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_36_source_pat_fsm_18 <= _stream_conv2d_12_source_36_source_pat_fsm_18_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_590 <= 0;
    end else begin
      if(_stream_conv2d_12_stream_oready && _stream_conv2d_12_source_37_source_ram_renable && (_stream_conv2d_12_source_37_source_sel == 20)) begin
        _tmp_590 <= read_rtl_bank_589;
      end 
    end
  end

  localparam _stream_conv2d_12_source_37_source_pat_fsm_19_1 = 1;
  localparam _stream_conv2d_12_source_37_source_pat_fsm_19_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_source_37_source_pat_fsm_19 <= _stream_conv2d_12_source_37_source_pat_fsm_19_init;
    end else begin
      case(_stream_conv2d_12_source_37_source_pat_fsm_19)
        _stream_conv2d_12_source_37_source_pat_fsm_19_init: begin
          if(_stream_conv2d_12_source_start && _stream_conv2d_12_source_37_source_mode & 5'b10 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_37_source_pat_fsm_19 <= _stream_conv2d_12_source_37_source_pat_fsm_19_1;
          end 
        end
        _stream_conv2d_12_source_37_source_pat_fsm_19_1: begin
          if(_stream_conv2d_12_source_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_37_source_pat_fsm_19 <= _stream_conv2d_12_source_37_source_pat_fsm_19_init;
          end 
          if((_source_stream_conv2d_12_source_37_pat_count_0 == 0) && (_source_stream_conv2d_12_source_37_pat_count_1 == 0) && (_source_stream_conv2d_12_source_37_pat_count_2 == 0) && (_source_stream_conv2d_12_source_37_pat_count_3 == 0) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_37_source_pat_fsm_19 <= _stream_conv2d_12_source_37_source_pat_fsm_19_2;
          end 
        end
        _stream_conv2d_12_source_37_source_pat_fsm_19_2: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_source_37_source_pat_fsm_19 <= _stream_conv2d_12_source_37_source_pat_fsm_19_init;
          end 
        end
      endcase
    end
  end

  localparam _stream_conv2d_12_sink_50_sink_fsm_20_1 = 1;
  localparam _stream_conv2d_12_sink_50_sink_fsm_20_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_12_sink_50_sink_fsm_20 <= _stream_conv2d_12_sink_50_sink_fsm_20_init;
    end else begin
      case(_stream_conv2d_12_sink_50_sink_fsm_20)
        _stream_conv2d_12_sink_50_sink_fsm_20_init: begin
          if(_stream_conv2d_12_sink_start && _stream_conv2d_12_sink_50_sink_mode & 5'b1 && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_sink_50_sink_fsm_20 <= _stream_conv2d_12_sink_50_sink_fsm_20_1;
          end 
        end
        _stream_conv2d_12_sink_50_sink_fsm_20_1: begin
          if(_stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_sink_50_sink_fsm_20 <= _stream_conv2d_12_sink_50_sink_fsm_20_2;
          end 
        end
        _stream_conv2d_12_sink_50_sink_fsm_20_2: begin
          if(stream_conv2d_12_sink_51_data && (_stream_conv2d_12_sink_50_sink_count == 1) && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_sink_50_sink_fsm_20 <= _stream_conv2d_12_sink_50_sink_fsm_20_init;
          end 
          if(_stream_conv2d_12_sink_stop && _stream_conv2d_12_stream_oready) begin
            _stream_conv2d_12_sink_50_sink_fsm_20 <= _stream_conv2d_12_sink_50_sink_fsm_20_init;
          end 
        end
      endcase
    end
  end

  localparam control_avg_pool_serial_20_1 = 1;
  localparam control_avg_pool_serial_20_2 = 2;
  localparam control_avg_pool_serial_20_3 = 3;
  localparam control_avg_pool_serial_20_4 = 4;
  localparam control_avg_pool_serial_20_5 = 5;
  localparam control_avg_pool_serial_20_6 = 6;
  localparam control_avg_pool_serial_20_7 = 7;
  localparam control_avg_pool_serial_20_8 = 8;
  localparam control_avg_pool_serial_20_9 = 9;
  localparam control_avg_pool_serial_20_10 = 10;
  localparam control_avg_pool_serial_20_11 = 11;
  localparam control_avg_pool_serial_20_12 = 12;
  localparam control_avg_pool_serial_20_13 = 13;
  localparam control_avg_pool_serial_20_14 = 14;
  localparam control_avg_pool_serial_20_15 = 15;
  localparam control_avg_pool_serial_20_16 = 16;
  localparam control_avg_pool_serial_20_17 = 17;
  localparam control_avg_pool_serial_20_18 = 18;
  localparam control_avg_pool_serial_20_19 = 19;
  localparam control_avg_pool_serial_20_20 = 20;
  localparam control_avg_pool_serial_20_21 = 21;
  localparam control_avg_pool_serial_20_22 = 22;
  localparam control_avg_pool_serial_20_23 = 23;
  localparam control_avg_pool_serial_20_24 = 24;
  localparam control_avg_pool_serial_20_25 = 25;
  localparam control_avg_pool_serial_20_26 = 26;
  localparam control_avg_pool_serial_20_27 = 27;
  localparam control_avg_pool_serial_20_28 = 28;
  localparam control_avg_pool_serial_20_29 = 29;
  localparam control_avg_pool_serial_20_30 = 30;
  localparam control_avg_pool_serial_20_31 = 31;
  localparam control_avg_pool_serial_20_32 = 32;
  localparam control_avg_pool_serial_20_33 = 33;
  localparam control_avg_pool_serial_20_34 = 34;
  localparam control_avg_pool_serial_20_35 = 35;
  localparam control_avg_pool_serial_20_36 = 36;
  localparam control_avg_pool_serial_20_37 = 37;
  localparam control_avg_pool_serial_20_38 = 38;
  localparam control_avg_pool_serial_20_39 = 39;
  localparam control_avg_pool_serial_20_40 = 40;
  localparam control_avg_pool_serial_20_41 = 41;
  localparam control_avg_pool_serial_20_42 = 42;
  localparam control_avg_pool_serial_20_43 = 43;
  localparam control_avg_pool_serial_20_44 = 44;
  localparam control_avg_pool_serial_20_45 = 45;
  localparam control_avg_pool_serial_20_46 = 46;
  localparam control_avg_pool_serial_20_47 = 47;
  localparam control_avg_pool_serial_20_48 = 48;
  localparam control_avg_pool_serial_20_49 = 49;
  localparam control_avg_pool_serial_20_50 = 50;
  localparam control_avg_pool_serial_20_51 = 51;
  localparam control_avg_pool_serial_20_52 = 52;
  localparam control_avg_pool_serial_20_53 = 53;
  localparam control_avg_pool_serial_20_54 = 54;
  localparam control_avg_pool_serial_20_55 = 55;
  localparam control_avg_pool_serial_20_56 = 56;
  localparam control_avg_pool_serial_20_57 = 57;
  localparam control_avg_pool_serial_20_58 = 58;
  localparam control_avg_pool_serial_20_59 = 59;
  localparam control_avg_pool_serial_20_60 = 60;
  localparam control_avg_pool_serial_20_61 = 61;
  localparam control_avg_pool_serial_20_62 = 62;
  localparam control_avg_pool_serial_20_63 = 63;
  localparam control_avg_pool_serial_20_64 = 64;
  localparam control_avg_pool_serial_20_65 = 65;
  localparam control_avg_pool_serial_20_66 = 66;
  localparam control_avg_pool_serial_20_67 = 67;
  localparam control_avg_pool_serial_20_68 = 68;
  localparam control_avg_pool_serial_20_69 = 69;
  localparam control_avg_pool_serial_20_70 = 70;
  localparam control_avg_pool_serial_20_71 = 71;
  localparam control_avg_pool_serial_20_72 = 72;
  localparam control_avg_pool_serial_20_73 = 73;
  localparam control_avg_pool_serial_20_74 = 74;
  localparam control_avg_pool_serial_20_75 = 75;
  localparam control_avg_pool_serial_20_76 = 76;
  localparam control_avg_pool_serial_20_77 = 77;
  localparam control_avg_pool_serial_20_78 = 78;
  localparam control_avg_pool_serial_20_79 = 79;
  localparam control_avg_pool_serial_20_80 = 80;
  localparam control_avg_pool_serial_20_81 = 81;
  localparam control_avg_pool_serial_20_82 = 82;
  localparam control_avg_pool_serial_20_83 = 83;
  localparam control_avg_pool_serial_20_84 = 84;
  localparam control_avg_pool_serial_20_85 = 85;
  localparam control_avg_pool_serial_20_86 = 86;
  localparam control_avg_pool_serial_20_87 = 87;
  localparam control_avg_pool_serial_20_88 = 88;
  localparam control_avg_pool_serial_20_89 = 89;
  localparam control_avg_pool_serial_20_90 = 90;
  localparam control_avg_pool_serial_20_91 = 91;
  localparam control_avg_pool_serial_20_92 = 92;
  localparam control_avg_pool_serial_20_93 = 93;
  localparam control_avg_pool_serial_20_94 = 94;
  localparam control_avg_pool_serial_20_95 = 95;
  localparam control_avg_pool_serial_20_96 = 96;
  localparam control_avg_pool_serial_20_97 = 97;
  localparam control_avg_pool_serial_20_98 = 98;
  localparam control_avg_pool_serial_20_99 = 99;
  localparam control_avg_pool_serial_20_100 = 100;
  localparam control_avg_pool_serial_20_101 = 101;
  localparam control_avg_pool_serial_20_102 = 102;
  localparam control_avg_pool_serial_20_103 = 103;
  localparam control_avg_pool_serial_20_104 = 104;
  localparam control_avg_pool_serial_20_105 = 105;
  localparam control_avg_pool_serial_20_106 = 106;
  localparam control_avg_pool_serial_20_107 = 107;
  localparam control_avg_pool_serial_20_108 = 108;
  localparam control_avg_pool_serial_20_109 = 109;
  localparam control_avg_pool_serial_20_110 = 110;
  localparam control_avg_pool_serial_20_111 = 111;
  localparam control_avg_pool_serial_20_112 = 112;
  localparam control_avg_pool_serial_20_113 = 113;
  localparam control_avg_pool_serial_20_114 = 114;
  localparam control_avg_pool_serial_20_115 = 115;
  localparam control_avg_pool_serial_20_116 = 116;
  localparam control_avg_pool_serial_20_117 = 117;
  localparam control_avg_pool_serial_20_118 = 118;
  localparam control_avg_pool_serial_20_119 = 119;
  localparam control_avg_pool_serial_20_120 = 120;
  localparam control_avg_pool_serial_20_121 = 121;
  localparam control_avg_pool_serial_20_122 = 122;
  localparam control_avg_pool_serial_20_123 = 123;
  localparam control_avg_pool_serial_20_124 = 124;
  localparam control_avg_pool_serial_20_125 = 125;
  localparam control_avg_pool_serial_20_126 = 126;
  localparam control_avg_pool_serial_20_127 = 127;
  localparam control_avg_pool_serial_20_128 = 128;
  localparam control_avg_pool_serial_20_129 = 129;
  localparam control_avg_pool_serial_20_130 = 130;
  localparam control_avg_pool_serial_20_131 = 131;
  localparam control_avg_pool_serial_20_132 = 132;
  localparam control_avg_pool_serial_20_133 = 133;
  localparam control_avg_pool_serial_20_134 = 134;
  localparam control_avg_pool_serial_20_135 = 135;
  localparam control_avg_pool_serial_20_136 = 136;
  localparam control_avg_pool_serial_20_137 = 137;
  localparam control_avg_pool_serial_20_138 = 138;
  localparam control_avg_pool_serial_20_139 = 139;
  localparam control_avg_pool_serial_20_140 = 140;
  localparam control_avg_pool_serial_20_141 = 141;
  localparam control_avg_pool_serial_20_142 = 142;
  localparam control_avg_pool_serial_20_143 = 143;
  localparam control_avg_pool_serial_20_144 = 144;
  localparam control_avg_pool_serial_20_145 = 145;
  localparam control_avg_pool_serial_20_146 = 146;
  localparam control_avg_pool_serial_20_147 = 147;
  localparam control_avg_pool_serial_20_148 = 148;
  localparam control_avg_pool_serial_20_149 = 149;
  localparam control_avg_pool_serial_20_150 = 150;
  localparam control_avg_pool_serial_20_151 = 151;
  localparam control_avg_pool_serial_20_152 = 152;
  localparam control_avg_pool_serial_20_153 = 153;
  localparam control_avg_pool_serial_20_154 = 154;
  localparam control_avg_pool_serial_20_155 = 155;
  localparam control_avg_pool_serial_20_156 = 156;
  localparam control_avg_pool_serial_20_157 = 157;
  localparam control_avg_pool_serial_20_158 = 158;
  localparam control_avg_pool_serial_20_159 = 159;
  localparam control_avg_pool_serial_20_160 = 160;

  always @(posedge CLK) begin
    if(RST) begin
      control_avg_pool_serial_20 <= control_avg_pool_serial_20_init;
      _control_avg_pool_serial_20_called <= 0;
      avg_pool_serial_20_act_base_offset_row <= 0;
      avg_pool_serial_20_act_base_offset_bat <= 0;
      avg_pool_serial_20_act_page <= 0;
      avg_pool_serial_20_act_page_comp_offset <= 0;
      avg_pool_serial_20_act_page_dma_offset <= 0;
      avg_pool_serial_20_out_base_offset_row <= 0;
      avg_pool_serial_20_out_base_offset_bat <= 0;
      avg_pool_serial_20_out_page <= 0;
      avg_pool_serial_20_out_page_comp_offset <= 0;
      avg_pool_serial_20_out_page_dma_offset <= 0;
      avg_pool_serial_20_row_count <= 0;
      avg_pool_serial_20_bat_count <= 0;
      avg_pool_serial_20_prev_row_count <= 0;
      avg_pool_serial_20_prev_bat_count <= 0;
      avg_pool_serial_20_skip_read_act <= 0;
      avg_pool_serial_20_skip_comp <= 0;
      avg_pool_serial_20_skip_write_out <= 0;
      avg_pool_serial_20_out_count <= 0;
    end else begin
      case(control_avg_pool_serial_20)
        control_avg_pool_serial_20_init: begin
          if(main_fsm == 51) begin
            _control_avg_pool_serial_20_called <= 1;
          end 
          if(main_fsm == 51) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_1;
          end 
        end
        control_avg_pool_serial_20_1: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_2;
        end
        control_avg_pool_serial_20_2: begin
          avg_pool_serial_20_act_base_offset_row <= 0;
          avg_pool_serial_20_act_base_offset_bat <= 0;
          avg_pool_serial_20_act_page <= 0;
          avg_pool_serial_20_act_page_comp_offset <= 0;
          avg_pool_serial_20_act_page_dma_offset <= 0;
          avg_pool_serial_20_out_base_offset_row <= 0;
          avg_pool_serial_20_out_base_offset_bat <= 0;
          avg_pool_serial_20_out_page <= 0;
          avg_pool_serial_20_out_page_comp_offset <= 0;
          avg_pool_serial_20_out_page_dma_offset <= 0;
          avg_pool_serial_20_row_count <= 0;
          avg_pool_serial_20_bat_count <= 0;
          avg_pool_serial_20_prev_row_count <= 0;
          avg_pool_serial_20_prev_bat_count <= 0;
          avg_pool_serial_20_skip_read_act <= 0;
          avg_pool_serial_20_skip_comp <= 0;
          avg_pool_serial_20_skip_write_out <= 1;
          avg_pool_serial_20_out_count <= 0;
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_3;
        end
        control_avg_pool_serial_20_3: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_4;
          if(avg_pool_serial_20_skip_read_act) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_152;
          end 
        end
        control_avg_pool_serial_20_4: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_5;
          if(avg_pool_serial_20_dma_pad_mask_0) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_7;
          end 
        end
        control_avg_pool_serial_20_5: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_6;
          end 
        end
        control_avg_pool_serial_20_6: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_7;
          end 
        end
        control_avg_pool_serial_20_7: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_8;
          if(avg_pool_serial_20_dma_pad_mask_1) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_10;
          end 
        end
        control_avg_pool_serial_20_8: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_9;
          end 
        end
        control_avg_pool_serial_20_9: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_10;
          end 
        end
        control_avg_pool_serial_20_10: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_11;
          if(avg_pool_serial_20_dma_pad_mask_2) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_13;
          end 
        end
        control_avg_pool_serial_20_11: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_12;
          end 
        end
        control_avg_pool_serial_20_12: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_13;
          end 
        end
        control_avg_pool_serial_20_13: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_14;
          if(avg_pool_serial_20_dma_pad_mask_3) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_16;
          end 
        end
        control_avg_pool_serial_20_14: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_15;
          end 
        end
        control_avg_pool_serial_20_15: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_16;
          end 
        end
        control_avg_pool_serial_20_16: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_17;
          if(avg_pool_serial_20_dma_pad_mask_4) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_19;
          end 
        end
        control_avg_pool_serial_20_17: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_18;
          end 
        end
        control_avg_pool_serial_20_18: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_19;
          end 
        end
        control_avg_pool_serial_20_19: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_20;
          if(avg_pool_serial_20_dma_pad_mask_5) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_22;
          end 
        end
        control_avg_pool_serial_20_20: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_21;
          end 
        end
        control_avg_pool_serial_20_21: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_22;
          end 
        end
        control_avg_pool_serial_20_22: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_23;
          if(avg_pool_serial_20_dma_pad_mask_6) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_25;
          end 
        end
        control_avg_pool_serial_20_23: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_24;
          end 
        end
        control_avg_pool_serial_20_24: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_25;
          end 
        end
        control_avg_pool_serial_20_25: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_26;
          if(avg_pool_serial_20_dma_pad_mask_7) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_28;
          end 
        end
        control_avg_pool_serial_20_26: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_27;
          end 
        end
        control_avg_pool_serial_20_27: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_28;
          end 
        end
        control_avg_pool_serial_20_28: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_29;
          if(avg_pool_serial_20_dma_pad_mask_8) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_31;
          end 
        end
        control_avg_pool_serial_20_29: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_30;
          end 
        end
        control_avg_pool_serial_20_30: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_31;
          end 
        end
        control_avg_pool_serial_20_31: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_32;
          if(avg_pool_serial_20_dma_pad_mask_9) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_34;
          end 
        end
        control_avg_pool_serial_20_32: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_33;
          end 
        end
        control_avg_pool_serial_20_33: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_34;
          end 
        end
        control_avg_pool_serial_20_34: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_35;
          if(avg_pool_serial_20_dma_pad_mask_10) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_37;
          end 
        end
        control_avg_pool_serial_20_35: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_36;
          end 
        end
        control_avg_pool_serial_20_36: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_37;
          end 
        end
        control_avg_pool_serial_20_37: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_38;
          if(avg_pool_serial_20_dma_pad_mask_11) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_40;
          end 
        end
        control_avg_pool_serial_20_38: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_39;
          end 
        end
        control_avg_pool_serial_20_39: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_40;
          end 
        end
        control_avg_pool_serial_20_40: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_41;
          if(avg_pool_serial_20_dma_pad_mask_12) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_43;
          end 
        end
        control_avg_pool_serial_20_41: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_42;
          end 
        end
        control_avg_pool_serial_20_42: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_43;
          end 
        end
        control_avg_pool_serial_20_43: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_44;
          if(avg_pool_serial_20_dma_pad_mask_13) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_46;
          end 
        end
        control_avg_pool_serial_20_44: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_45;
          end 
        end
        control_avg_pool_serial_20_45: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_46;
          end 
        end
        control_avg_pool_serial_20_46: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_47;
          if(avg_pool_serial_20_dma_pad_mask_14) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_49;
          end 
        end
        control_avg_pool_serial_20_47: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_48;
          end 
        end
        control_avg_pool_serial_20_48: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_49;
          end 
        end
        control_avg_pool_serial_20_49: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_50;
          if(avg_pool_serial_20_dma_pad_mask_15) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_52;
          end 
        end
        control_avg_pool_serial_20_50: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_51;
          end 
        end
        control_avg_pool_serial_20_51: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_52;
          end 
        end
        control_avg_pool_serial_20_52: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_53;
          if(avg_pool_serial_20_dma_pad_mask_16) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_55;
          end 
        end
        control_avg_pool_serial_20_53: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_54;
          end 
        end
        control_avg_pool_serial_20_54: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_55;
          end 
        end
        control_avg_pool_serial_20_55: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_56;
          if(avg_pool_serial_20_dma_pad_mask_17) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_58;
          end 
        end
        control_avg_pool_serial_20_56: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_57;
          end 
        end
        control_avg_pool_serial_20_57: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_58;
          end 
        end
        control_avg_pool_serial_20_58: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_59;
          if(avg_pool_serial_20_dma_pad_mask_18) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_61;
          end 
        end
        control_avg_pool_serial_20_59: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_60;
          end 
        end
        control_avg_pool_serial_20_60: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_61;
          end 
        end
        control_avg_pool_serial_20_61: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_62;
          if(avg_pool_serial_20_dma_pad_mask_19) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_64;
          end 
        end
        control_avg_pool_serial_20_62: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_63;
          end 
        end
        control_avg_pool_serial_20_63: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_64;
          end 
        end
        control_avg_pool_serial_20_64: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_65;
          if(avg_pool_serial_20_dma_pad_mask_20) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_67;
          end 
        end
        control_avg_pool_serial_20_65: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_66;
          end 
        end
        control_avg_pool_serial_20_66: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_67;
          end 
        end
        control_avg_pool_serial_20_67: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_68;
          if(avg_pool_serial_20_dma_pad_mask_21) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_70;
          end 
        end
        control_avg_pool_serial_20_68: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_69;
          end 
        end
        control_avg_pool_serial_20_69: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_70;
          end 
        end
        control_avg_pool_serial_20_70: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_71;
          if(avg_pool_serial_20_dma_pad_mask_22) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_73;
          end 
        end
        control_avg_pool_serial_20_71: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_72;
          end 
        end
        control_avg_pool_serial_20_72: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_73;
          end 
        end
        control_avg_pool_serial_20_73: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_74;
          if(avg_pool_serial_20_dma_pad_mask_23) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_76;
          end 
        end
        control_avg_pool_serial_20_74: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_75;
          end 
        end
        control_avg_pool_serial_20_75: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_76;
          end 
        end
        control_avg_pool_serial_20_76: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_77;
          if(avg_pool_serial_20_dma_pad_mask_24) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_79;
          end 
        end
        control_avg_pool_serial_20_77: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_78;
          end 
        end
        control_avg_pool_serial_20_78: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_79;
          end 
        end
        control_avg_pool_serial_20_79: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_80;
          if(avg_pool_serial_20_dma_pad_mask_25) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_82;
          end 
        end
        control_avg_pool_serial_20_80: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_81;
          end 
        end
        control_avg_pool_serial_20_81: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_82;
          end 
        end
        control_avg_pool_serial_20_82: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_83;
          if(avg_pool_serial_20_dma_pad_mask_26) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_85;
          end 
        end
        control_avg_pool_serial_20_83: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_84;
          end 
        end
        control_avg_pool_serial_20_84: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_85;
          end 
        end
        control_avg_pool_serial_20_85: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_86;
          if(avg_pool_serial_20_dma_pad_mask_27) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_88;
          end 
        end
        control_avg_pool_serial_20_86: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_87;
          end 
        end
        control_avg_pool_serial_20_87: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_88;
          end 
        end
        control_avg_pool_serial_20_88: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_89;
          if(avg_pool_serial_20_dma_pad_mask_28) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_91;
          end 
        end
        control_avg_pool_serial_20_89: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_90;
          end 
        end
        control_avg_pool_serial_20_90: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_91;
          end 
        end
        control_avg_pool_serial_20_91: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_92;
          if(avg_pool_serial_20_dma_pad_mask_29) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_94;
          end 
        end
        control_avg_pool_serial_20_92: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_93;
          end 
        end
        control_avg_pool_serial_20_93: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_94;
          end 
        end
        control_avg_pool_serial_20_94: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_95;
          if(avg_pool_serial_20_dma_pad_mask_30) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_97;
          end 
        end
        control_avg_pool_serial_20_95: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_96;
          end 
        end
        control_avg_pool_serial_20_96: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_97;
          end 
        end
        control_avg_pool_serial_20_97: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_98;
          if(avg_pool_serial_20_dma_pad_mask_31) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_100;
          end 
        end
        control_avg_pool_serial_20_98: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_99;
          end 
        end
        control_avg_pool_serial_20_99: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_100;
          end 
        end
        control_avg_pool_serial_20_100: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_101;
          if(avg_pool_serial_20_dma_pad_mask_32) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_103;
          end 
        end
        control_avg_pool_serial_20_101: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_102;
          end 
        end
        control_avg_pool_serial_20_102: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_103;
          end 
        end
        control_avg_pool_serial_20_103: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_104;
          if(avg_pool_serial_20_dma_pad_mask_33) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_106;
          end 
        end
        control_avg_pool_serial_20_104: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_105;
          end 
        end
        control_avg_pool_serial_20_105: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_106;
          end 
        end
        control_avg_pool_serial_20_106: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_107;
          if(avg_pool_serial_20_dma_pad_mask_34) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_109;
          end 
        end
        control_avg_pool_serial_20_107: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_108;
          end 
        end
        control_avg_pool_serial_20_108: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_109;
          end 
        end
        control_avg_pool_serial_20_109: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_110;
          if(avg_pool_serial_20_dma_pad_mask_35) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_112;
          end 
        end
        control_avg_pool_serial_20_110: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_111;
          end 
        end
        control_avg_pool_serial_20_111: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_112;
          end 
        end
        control_avg_pool_serial_20_112: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_113;
          if(avg_pool_serial_20_dma_pad_mask_36) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_115;
          end 
        end
        control_avg_pool_serial_20_113: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_114;
          end 
        end
        control_avg_pool_serial_20_114: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_115;
          end 
        end
        control_avg_pool_serial_20_115: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_116;
          if(avg_pool_serial_20_dma_pad_mask_37) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_118;
          end 
        end
        control_avg_pool_serial_20_116: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_117;
          end 
        end
        control_avg_pool_serial_20_117: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_118;
          end 
        end
        control_avg_pool_serial_20_118: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_119;
          if(avg_pool_serial_20_dma_pad_mask_38) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_121;
          end 
        end
        control_avg_pool_serial_20_119: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_120;
          end 
        end
        control_avg_pool_serial_20_120: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_121;
          end 
        end
        control_avg_pool_serial_20_121: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_122;
          if(avg_pool_serial_20_dma_pad_mask_39) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_124;
          end 
        end
        control_avg_pool_serial_20_122: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_123;
          end 
        end
        control_avg_pool_serial_20_123: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_124;
          end 
        end
        control_avg_pool_serial_20_124: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_125;
          if(avg_pool_serial_20_dma_pad_mask_40) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_127;
          end 
        end
        control_avg_pool_serial_20_125: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_126;
          end 
        end
        control_avg_pool_serial_20_126: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_127;
          end 
        end
        control_avg_pool_serial_20_127: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_128;
          if(avg_pool_serial_20_dma_pad_mask_41) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_130;
          end 
        end
        control_avg_pool_serial_20_128: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_129;
          end 
        end
        control_avg_pool_serial_20_129: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_130;
          end 
        end
        control_avg_pool_serial_20_130: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_131;
          if(avg_pool_serial_20_dma_pad_mask_42) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_133;
          end 
        end
        control_avg_pool_serial_20_131: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_132;
          end 
        end
        control_avg_pool_serial_20_132: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_133;
          end 
        end
        control_avg_pool_serial_20_133: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_134;
          if(avg_pool_serial_20_dma_pad_mask_43) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_136;
          end 
        end
        control_avg_pool_serial_20_134: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_135;
          end 
        end
        control_avg_pool_serial_20_135: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_136;
          end 
        end
        control_avg_pool_serial_20_136: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_137;
          if(avg_pool_serial_20_dma_pad_mask_44) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_139;
          end 
        end
        control_avg_pool_serial_20_137: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_138;
          end 
        end
        control_avg_pool_serial_20_138: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_139;
          end 
        end
        control_avg_pool_serial_20_139: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_140;
          if(avg_pool_serial_20_dma_pad_mask_45) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_142;
          end 
        end
        control_avg_pool_serial_20_140: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_141;
          end 
        end
        control_avg_pool_serial_20_141: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_142;
          end 
        end
        control_avg_pool_serial_20_142: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_143;
          if(avg_pool_serial_20_dma_pad_mask_46) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_145;
          end 
        end
        control_avg_pool_serial_20_143: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_144;
          end 
        end
        control_avg_pool_serial_20_144: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_145;
          end 
        end
        control_avg_pool_serial_20_145: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_146;
          if(avg_pool_serial_20_dma_pad_mask_47) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_148;
          end 
        end
        control_avg_pool_serial_20_146: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_147;
          end 
        end
        control_avg_pool_serial_20_147: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_148;
          end 
        end
        control_avg_pool_serial_20_148: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_149;
          if(avg_pool_serial_20_dma_pad_mask_48) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_151;
          end 
        end
        control_avg_pool_serial_20_149: begin
          if(_maxi_read_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_150;
          end 
        end
        control_avg_pool_serial_20_150: begin
          if(_maxi_read_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_151;
          end 
        end
        control_avg_pool_serial_20_151: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_152;
        end
        control_avg_pool_serial_20_152: begin
          if(_maxi_write_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_153;
          end 
        end
        control_avg_pool_serial_20_153: begin
          if(avg_pool_serial_20_comp_fsm == 0) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_154;
          end 
        end
        control_avg_pool_serial_20_154: begin
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_155;
          if(avg_pool_serial_20_skip_write_out) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_158;
          end 
        end
        control_avg_pool_serial_20_155: begin
          if(avg_pool_serial_20_comp_count >= avg_pool_serial_20_out_count + cparam_avg_pool_serial_20_out_write_size) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_156;
          end 
        end
        control_avg_pool_serial_20_156: begin
          if(_maxi_write_req_idle) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_157;
          end 
        end
        control_avg_pool_serial_20_157: begin
          avg_pool_serial_20_out_count <= avg_pool_serial_20_out_count + cparam_avg_pool_serial_20_out_write_size;
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_158;
        end
        control_avg_pool_serial_20_158: begin
          avg_pool_serial_20_act_base_offset_row <= avg_pool_serial_20_act_base_offset_row + cparam_avg_pool_serial_20_act_row_step;
          if(avg_pool_serial_20_row_count >= cparam_avg_pool_serial_20_max_row_count) begin
            avg_pool_serial_20_act_base_offset_row <= 0;
            avg_pool_serial_20_act_base_offset_bat <= avg_pool_serial_20_act_base_offset_bat + cparam_avg_pool_serial_20_act_bat_step;
          end 
          if((avg_pool_serial_20_row_count >= cparam_avg_pool_serial_20_max_row_count) && (avg_pool_serial_20_bat_count >= cparam_avg_pool_serial_20_max_bat_count)) begin
            avg_pool_serial_20_act_base_offset_bat <= 0;
          end 
          avg_pool_serial_20_row_count <= avg_pool_serial_20_row_count + cparam_avg_pool_serial_20_stride_row;
          if(avg_pool_serial_20_row_count >= cparam_avg_pool_serial_20_max_row_count) begin
            avg_pool_serial_20_row_count <= 0;
            avg_pool_serial_20_bat_count <= avg_pool_serial_20_bat_count + 1;
          end 
          if((avg_pool_serial_20_row_count >= cparam_avg_pool_serial_20_max_row_count) && (avg_pool_serial_20_bat_count >= cparam_avg_pool_serial_20_max_bat_count)) begin
            avg_pool_serial_20_bat_count <= 0;
          end 
          if(!avg_pool_serial_20_act_page) begin
            avg_pool_serial_20_act_page_comp_offset <= 32768;
            avg_pool_serial_20_act_page_dma_offset <= 32768;
            avg_pool_serial_20_act_page <= 1;
          end 
          if(avg_pool_serial_20_act_page) begin
            avg_pool_serial_20_act_page_comp_offset <= 0;
            avg_pool_serial_20_act_page_dma_offset <= 0;
            avg_pool_serial_20_act_page <= 0;
          end 
          if(!avg_pool_serial_20_skip_write_out) begin
            avg_pool_serial_20_out_base_offset_row <= avg_pool_serial_20_out_base_offset_row + cparam_avg_pool_serial_20_out_row_step;
          end 
          if(!avg_pool_serial_20_skip_write_out && (avg_pool_serial_20_prev_row_count >= cparam_avg_pool_serial_20_max_row_count)) begin
            avg_pool_serial_20_out_base_offset_row <= 0;
            avg_pool_serial_20_out_base_offset_bat <= avg_pool_serial_20_out_base_offset_bat + cparam_avg_pool_serial_20_out_bat_step;
          end 
          if(!avg_pool_serial_20_skip_write_out && (avg_pool_serial_20_prev_row_count >= cparam_avg_pool_serial_20_max_row_count) && (avg_pool_serial_20_prev_bat_count >= cparam_avg_pool_serial_20_max_bat_count)) begin
            avg_pool_serial_20_out_base_offset_bat <= 0;
          end 
          if(!avg_pool_serial_20_out_page) begin
            avg_pool_serial_20_out_page_comp_offset <= 256;
            avg_pool_serial_20_out_page_dma_offset <= 0;
            avg_pool_serial_20_out_page <= 1;
          end 
          if(avg_pool_serial_20_out_page) begin
            avg_pool_serial_20_out_page_comp_offset <= 0;
            avg_pool_serial_20_out_page_dma_offset <= 256;
            avg_pool_serial_20_out_page <= 0;
          end 
          avg_pool_serial_20_prev_row_count <= avg_pool_serial_20_row_count;
          avg_pool_serial_20_prev_bat_count <= avg_pool_serial_20_bat_count;
          if((avg_pool_serial_20_row_count >= cparam_avg_pool_serial_20_max_row_count) && (avg_pool_serial_20_bat_count >= cparam_avg_pool_serial_20_max_bat_count)) begin
            avg_pool_serial_20_skip_read_act <= 1;
          end 
          if((avg_pool_serial_20_row_count >= cparam_avg_pool_serial_20_max_row_count) && (avg_pool_serial_20_bat_count >= cparam_avg_pool_serial_20_max_bat_count)) begin
            avg_pool_serial_20_skip_comp <= 1;
          end 
          if(avg_pool_serial_20_skip_write_out && (avg_pool_serial_20_prev_row_count == 0) && (avg_pool_serial_20_prev_bat_count == 0)) begin
            avg_pool_serial_20_skip_write_out <= 0;
          end 
          control_avg_pool_serial_20 <= control_avg_pool_serial_20_3;
          if(!avg_pool_serial_20_skip_write_out && (avg_pool_serial_20_prev_row_count >= cparam_avg_pool_serial_20_max_row_count) && (avg_pool_serial_20_prev_bat_count >= cparam_avg_pool_serial_20_max_bat_count)) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_159;
          end 
        end
        control_avg_pool_serial_20_159: begin
          if(_maxi_write_idle && !_maxi_has_outstanding_write) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_160;
          end 
        end
        control_avg_pool_serial_20_160: begin
          if(main_fsm == 54) begin
            _control_avg_pool_serial_20_called <= 0;
          end 
          if(main_fsm == 54) begin
            control_avg_pool_serial_20 <= control_avg_pool_serial_20_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_26_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_26 <= write_burst_packed_fsm_26_init;
      write_burst_packed_addr_1116 <= 0;
      write_burst_packed_stride_1117 <= 0;
      write_burst_packed_length_1118 <= 0;
      write_burst_packed_done_1119 <= 0;
    end else begin
      case(write_burst_packed_fsm_26)
        write_burst_packed_fsm_26_init: begin
          write_burst_packed_addr_1116 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_1117 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_1118 <= _maxi_read_local_size_buf;
          write_burst_packed_done_1119 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 8) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_26 <= write_burst_packed_fsm_26_1;
          end 
        end
        write_burst_packed_fsm_26_1: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_packed_addr_1116 <= write_burst_packed_addr_1116 + write_burst_packed_stride_1117;
            write_burst_packed_length_1118 <= write_burst_packed_length_1118 - 1;
            write_burst_packed_done_1119 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_packed_length_1118 <= 1)) begin
            write_burst_packed_done_1119 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_packed_done_1119 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_packed_length_1118 <= 1)) begin
            write_burst_packed_fsm_26 <= write_burst_packed_fsm_26_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_packed_fsm_26 <= write_burst_packed_fsm_26_init;
          end 
          if(0) begin
            write_burst_packed_fsm_26 <= write_burst_packed_fsm_26_init;
          end 
        end
      endcase
    end
  end

  localparam avg_pool_serial_20_comp_fsm_1 = 1;
  localparam avg_pool_serial_20_comp_fsm_2 = 2;
  localparam avg_pool_serial_20_comp_fsm_3 = 3;
  localparam avg_pool_serial_20_comp_fsm_4 = 4;
  localparam avg_pool_serial_20_comp_fsm_5 = 5;
  localparam avg_pool_serial_20_comp_fsm_6 = 6;
  localparam avg_pool_serial_20_comp_fsm_7 = 7;

  always @(posedge CLK) begin
    if(RST) begin
      avg_pool_serial_20_comp_fsm <= avg_pool_serial_20_comp_fsm_init;
      avg_pool_serial_20_stream_act_local <= 0;
      avg_pool_serial_20_stream_out_local <= 0;
      avg_pool_serial_20_col_count <= 0;
      avg_pool_serial_20_act_page_comp_offset_buf <= 0;
      avg_pool_serial_20_out_page_comp_offset_buf <= 0;
      avg_pool_serial_20_row_count_buf <= 0;
      avg_pool_serial_20_stream_pad_masks <= 0;
      avg_pool_serial_20_comp_count <= 0;
    end else begin
      if(control_avg_pool_serial_20 == 2) begin
        avg_pool_serial_20_comp_count <= 0;
      end 
      if(_stream_avg_pool_serial_20_sink_stop) begin
        avg_pool_serial_20_comp_count <= avg_pool_serial_20_comp_count + cparam_avg_pool_serial_20_inc_out_laddr;
      end 
      case(avg_pool_serial_20_comp_fsm)
        avg_pool_serial_20_comp_fsm_init: begin
          if((control_avg_pool_serial_20 == 153) && !avg_pool_serial_20_skip_comp) begin
            avg_pool_serial_20_comp_fsm <= avg_pool_serial_20_comp_fsm_1;
          end 
        end
        avg_pool_serial_20_comp_fsm_1: begin
          avg_pool_serial_20_stream_act_local <= cparam_avg_pool_serial_20_local_pad_offset;
          avg_pool_serial_20_stream_out_local <= 0;
          avg_pool_serial_20_col_count <= 0;
          avg_pool_serial_20_act_page_comp_offset_buf <= avg_pool_serial_20_act_page_comp_offset;
          avg_pool_serial_20_out_page_comp_offset_buf <= avg_pool_serial_20_out_page_comp_offset;
          avg_pool_serial_20_row_count_buf <= avg_pool_serial_20_row_count;
          avg_pool_serial_20_comp_fsm <= avg_pool_serial_20_comp_fsm_2;
        end
        avg_pool_serial_20_comp_fsm_2: begin
          avg_pool_serial_20_stream_pad_masks <= { avg_pool_serial_20_stream_pad_mask_48_9, avg_pool_serial_20_stream_pad_mask_48_8, avg_pool_serial_20_stream_pad_mask_48_7, avg_pool_serial_20_stream_pad_mask_48_6, avg_pool_serial_20_stream_pad_mask_48_5, avg_pool_serial_20_stream_pad_mask_48_4, avg_pool_serial_20_stream_pad_mask_48_3, avg_pool_serial_20_stream_pad_mask_48_2, avg_pool_serial_20_stream_pad_mask_48_1, avg_pool_serial_20_stream_pad_mask_48_0, avg_pool_serial_20_stream_pad_mask_47_9, avg_pool_serial_20_stream_pad_mask_47_8, avg_pool_serial_20_stream_pad_mask_47_7, avg_pool_serial_20_stream_pad_mask_47_6, avg_pool_serial_20_stream_pad_mask_47_5, avg_pool_serial_20_stream_pad_mask_47_4, avg_pool_serial_20_stream_pad_mask_47_3, avg_pool_serial_20_stream_pad_mask_47_2, avg_pool_serial_20_stream_pad_mask_47_1, avg_pool_serial_20_stream_pad_mask_47_0, avg_pool_serial_20_stream_pad_mask_46_9, avg_pool_serial_20_stream_pad_mask_46_8, avg_pool_serial_20_stream_pad_mask_46_7, avg_pool_serial_20_stream_pad_mask_46_6, avg_pool_serial_20_stream_pad_mask_46_5, avg_pool_serial_20_stream_pad_mask_46_4, avg_pool_serial_20_stream_pad_mask_46_3, avg_pool_serial_20_stream_pad_mask_46_2, avg_pool_serial_20_stream_pad_mask_46_1, avg_pool_serial_20_stream_pad_mask_46_0, avg_pool_serial_20_stream_pad_mask_45_9, avg_pool_serial_20_stream_pad_mask_45_8, avg_pool_serial_20_stream_pad_mask_45_7, avg_pool_serial_20_stream_pad_mask_45_6, avg_pool_serial_20_stream_pad_mask_45_5, avg_pool_serial_20_stream_pad_mask_45_4, avg_pool_serial_20_stream_pad_mask_45_3, avg_pool_serial_20_stream_pad_mask_45_2, avg_pool_serial_20_stream_pad_mask_45_1, avg_pool_serial_20_stream_pad_mask_45_0, avg_pool_serial_20_stream_pad_mask_44_9, avg_pool_serial_20_stream_pad_mask_44_8, avg_pool_serial_20_stream_pad_mask_44_7, avg_pool_serial_20_stream_pad_mask_44_6, avg_pool_serial_20_stream_pad_mask_44_5, avg_pool_serial_20_stream_pad_mask_44_4, avg_pool_serial_20_stream_pad_mask_44_3, avg_pool_serial_20_stream_pad_mask_44_2, avg_pool_serial_20_stream_pad_mask_44_1, avg_pool_serial_20_stream_pad_mask_44_0, avg_pool_serial_20_stream_pad_mask_43_9, avg_pool_serial_20_stream_pad_mask_43_8, avg_pool_serial_20_stream_pad_mask_43_7, avg_pool_serial_20_stream_pad_mask_43_6, avg_pool_serial_20_stream_pad_mask_43_5, avg_pool_serial_20_stream_pad_mask_43_4, avg_pool_serial_20_stream_pad_mask_43_3, avg_pool_serial_20_stream_pad_mask_43_2, avg_pool_serial_20_stream_pad_mask_43_1, avg_pool_serial_20_stream_pad_mask_43_0, avg_pool_serial_20_stream_pad_mask_42_9, avg_pool_serial_20_stream_pad_mask_42_8, avg_pool_serial_20_stream_pad_mask_42_7, avg_pool_serial_20_stream_pad_mask_42_6, avg_pool_serial_20_stream_pad_mask_42_5, avg_pool_serial_20_stream_pad_mask_42_4, avg_pool_serial_20_stream_pad_mask_42_3, avg_pool_serial_20_stream_pad_mask_42_2, avg_pool_serial_20_stream_pad_mask_42_1, avg_pool_serial_20_stream_pad_mask_42_0, avg_pool_serial_20_stream_pad_mask_41_9, avg_pool_serial_20_stream_pad_mask_41_8, avg_pool_serial_20_stream_pad_mask_41_7, avg_pool_serial_20_stream_pad_mask_41_6, avg_pool_serial_20_stream_pad_mask_41_5, avg_pool_serial_20_stream_pad_mask_41_4, avg_pool_serial_20_stream_pad_mask_41_3, avg_pool_serial_20_stream_pad_mask_41_2, avg_pool_serial_20_stream_pad_mask_41_1, avg_pool_serial_20_stream_pad_mask_41_0, avg_pool_serial_20_stream_pad_mask_40_9, avg_pool_serial_20_stream_pad_mask_40_8, avg_pool_serial_20_stream_pad_mask_40_7, avg_pool_serial_20_stream_pad_mask_40_6, avg_pool_serial_20_stream_pad_mask_40_5, avg_pool_serial_20_stream_pad_mask_40_4, avg_pool_serial_20_stream_pad_mask_40_3, avg_pool_serial_20_stream_pad_mask_40_2, avg_pool_serial_20_stream_pad_mask_40_1, avg_pool_serial_20_stream_pad_mask_40_0, avg_pool_serial_20_stream_pad_mask_39_9, avg_pool_serial_20_stream_pad_mask_39_8, avg_pool_serial_20_stream_pad_mask_39_7, avg_pool_serial_20_stream_pad_mask_39_6, avg_pool_serial_20_stream_pad_mask_39_5, avg_pool_serial_20_stream_pad_mask_39_4, avg_pool_serial_20_stream_pad_mask_39_3, avg_pool_serial_20_stream_pad_mask_39_2, avg_pool_serial_20_stream_pad_mask_39_1, avg_pool_serial_20_stream_pad_mask_39_0, avg_pool_serial_20_stream_pad_mask_38_9, avg_pool_serial_20_stream_pad_mask_38_8, avg_pool_serial_20_stream_pad_mask_38_7, avg_pool_serial_20_stream_pad_mask_38_6, avg_pool_serial_20_stream_pad_mask_38_5, avg_pool_serial_20_stream_pad_mask_38_4, avg_pool_serial_20_stream_pad_mask_38_3, avg_pool_serial_20_stream_pad_mask_38_2, avg_pool_serial_20_stream_pad_mask_38_1, avg_pool_serial_20_stream_pad_mask_38_0, avg_pool_serial_20_stream_pad_mask_37_9, avg_pool_serial_20_stream_pad_mask_37_8, avg_pool_serial_20_stream_pad_mask_37_7, avg_pool_serial_20_stream_pad_mask_37_6, avg_pool_serial_20_stream_pad_mask_37_5, avg_pool_serial_20_stream_pad_mask_37_4, avg_pool_serial_20_stream_pad_mask_37_3, avg_pool_serial_20_stream_pad_mask_37_2, avg_pool_serial_20_stream_pad_mask_37_1, avg_pool_serial_20_stream_pad_mask_37_0, avg_pool_serial_20_stream_pad_mask_36_9, avg_pool_serial_20_stream_pad_mask_36_8, avg_pool_serial_20_stream_pad_mask_36_7, avg_pool_serial_20_stream_pad_mask_36_6, avg_pool_serial_20_stream_pad_mask_36_5, avg_pool_serial_20_stream_pad_mask_36_4, avg_pool_serial_20_stream_pad_mask_36_3, avg_pool_serial_20_stream_pad_mask_36_2, avg_pool_serial_20_stream_pad_mask_36_1, avg_pool_serial_20_stream_pad_mask_36_0, avg_pool_serial_20_stream_pad_mask_35_9, avg_pool_serial_20_stream_pad_mask_35_8, avg_pool_serial_20_stream_pad_mask_35_7, avg_pool_serial_20_stream_pad_mask_35_6, avg_pool_serial_20_stream_pad_mask_35_5, avg_pool_serial_20_stream_pad_mask_35_4, avg_pool_serial_20_stream_pad_mask_35_3, avg_pool_serial_20_stream_pad_mask_35_2, avg_pool_serial_20_stream_pad_mask_35_1, avg_pool_serial_20_stream_pad_mask_35_0, avg_pool_serial_20_stream_pad_mask_34_9, avg_pool_serial_20_stream_pad_mask_34_8, avg_pool_serial_20_stream_pad_mask_34_7, avg_pool_serial_20_stream_pad_mask_34_6, avg_pool_serial_20_stream_pad_mask_34_5, avg_pool_serial_20_stream_pad_mask_34_4, avg_pool_serial_20_stream_pad_mask_34_3, avg_pool_serial_20_stream_pad_mask_34_2, avg_pool_serial_20_stream_pad_mask_34_1, avg_pool_serial_20_stream_pad_mask_34_0, avg_pool_serial_20_stream_pad_mask_33_9, avg_pool_serial_20_stream_pad_mask_33_8, avg_pool_serial_20_stream_pad_mask_33_7, avg_pool_serial_20_stream_pad_mask_33_6, avg_pool_serial_20_stream_pad_mask_33_5, avg_pool_serial_20_stream_pad_mask_33_4, avg_pool_serial_20_stream_pad_mask_33_3, avg_pool_serial_20_stream_pad_mask_33_2, avg_pool_serial_20_stream_pad_mask_33_1, avg_pool_serial_20_stream_pad_mask_33_0, avg_pool_serial_20_stream_pad_mask_32_9, avg_pool_serial_20_stream_pad_mask_32_8, avg_pool_serial_20_stream_pad_mask_32_7, avg_pool_serial_20_stream_pad_mask_32_6, avg_pool_serial_20_stream_pad_mask_32_5, avg_pool_serial_20_stream_pad_mask_32_4, avg_pool_serial_20_stream_pad_mask_32_3, avg_pool_serial_20_stream_pad_mask_32_2, avg_pool_serial_20_stream_pad_mask_32_1, avg_pool_serial_20_stream_pad_mask_32_0, avg_pool_serial_20_stream_pad_mask_31_9, avg_pool_serial_20_stream_pad_mask_31_8, avg_pool_serial_20_stream_pad_mask_31_7, avg_pool_serial_20_stream_pad_mask_31_6, avg_pool_serial_20_stream_pad_mask_31_5, avg_pool_serial_20_stream_pad_mask_31_4, avg_pool_serial_20_stream_pad_mask_31_3, avg_pool_serial_20_stream_pad_mask_31_2, avg_pool_serial_20_stream_pad_mask_31_1, avg_pool_serial_20_stream_pad_mask_31_0, avg_pool_serial_20_stream_pad_mask_30_9, avg_pool_serial_20_stream_pad_mask_30_8, avg_pool_serial_20_stream_pad_mask_30_7, avg_pool_serial_20_stream_pad_mask_30_6, avg_pool_serial_20_stream_pad_mask_30_5, avg_pool_serial_20_stream_pad_mask_30_4, avg_pool_serial_20_stream_pad_mask_30_3, avg_pool_serial_20_stream_pad_mask_30_2, avg_pool_serial_20_stream_pad_mask_30_1, avg_pool_serial_20_stream_pad_mask_30_0, avg_pool_serial_20_stream_pad_mask_29_9, avg_pool_serial_20_stream_pad_mask_29_8, avg_pool_serial_20_stream_pad_mask_29_7, avg_pool_serial_20_stream_pad_mask_29_6, avg_pool_serial_20_stream_pad_mask_29_5, avg_pool_serial_20_stream_pad_mask_29_4, avg_pool_serial_20_stream_pad_mask_29_3, avg_pool_serial_20_stream_pad_mask_29_2, avg_pool_serial_20_stream_pad_mask_29_1, avg_pool_serial_20_stream_pad_mask_29_0, avg_pool_serial_20_stream_pad_mask_28_9, avg_pool_serial_20_stream_pad_mask_28_8, avg_pool_serial_20_stream_pad_mask_28_7, avg_pool_serial_20_stream_pad_mask_28_6, avg_pool_serial_20_stream_pad_mask_28_5, avg_pool_serial_20_stream_pad_mask_28_4, avg_pool_serial_20_stream_pad_mask_28_3, avg_pool_serial_20_stream_pad_mask_28_2, avg_pool_serial_20_stream_pad_mask_28_1, avg_pool_serial_20_stream_pad_mask_28_0, avg_pool_serial_20_stream_pad_mask_27_9, avg_pool_serial_20_stream_pad_mask_27_8, avg_pool_serial_20_stream_pad_mask_27_7, avg_pool_serial_20_stream_pad_mask_27_6, avg_pool_serial_20_stream_pad_mask_27_5, avg_pool_serial_20_stream_pad_mask_27_4, avg_pool_serial_20_stream_pad_mask_27_3, avg_pool_serial_20_stream_pad_mask_27_2, avg_pool_serial_20_stream_pad_mask_27_1, avg_pool_serial_20_stream_pad_mask_27_0, avg_pool_serial_20_stream_pad_mask_26_9, avg_pool_serial_20_stream_pad_mask_26_8, avg_pool_serial_20_stream_pad_mask_26_7, avg_pool_serial_20_stream_pad_mask_26_6, avg_pool_serial_20_stream_pad_mask_26_5, avg_pool_serial_20_stream_pad_mask_26_4, avg_pool_serial_20_stream_pad_mask_26_3, avg_pool_serial_20_stream_pad_mask_26_2, avg_pool_serial_20_stream_pad_mask_26_1, avg_pool_serial_20_stream_pad_mask_26_0, avg_pool_serial_20_stream_pad_mask_25_9, avg_pool_serial_20_stream_pad_mask_25_8, avg_pool_serial_20_stream_pad_mask_25_7, avg_pool_serial_20_stream_pad_mask_25_6, avg_pool_serial_20_stream_pad_mask_25_5, avg_pool_serial_20_stream_pad_mask_25_4, avg_pool_serial_20_stream_pad_mask_25_3, avg_pool_serial_20_stream_pad_mask_25_2, avg_pool_serial_20_stream_pad_mask_25_1, avg_pool_serial_20_stream_pad_mask_25_0, avg_pool_serial_20_stream_pad_mask_24_9, avg_pool_serial_20_stream_pad_mask_24_8, avg_pool_serial_20_stream_pad_mask_24_7, avg_pool_serial_20_stream_pad_mask_24_6, avg_pool_serial_20_stream_pad_mask_24_5, avg_pool_serial_20_stream_pad_mask_24_4, avg_pool_serial_20_stream_pad_mask_24_3, avg_pool_serial_20_stream_pad_mask_24_2, avg_pool_serial_20_stream_pad_mask_24_1, avg_pool_serial_20_stream_pad_mask_24_0, avg_pool_serial_20_stream_pad_mask_23_9, avg_pool_serial_20_stream_pad_mask_23_8, avg_pool_serial_20_stream_pad_mask_23_7, avg_pool_serial_20_stream_pad_mask_23_6, avg_pool_serial_20_stream_pad_mask_23_5, avg_pool_serial_20_stream_pad_mask_23_4, avg_pool_serial_20_stream_pad_mask_23_3, avg_pool_serial_20_stream_pad_mask_23_2, avg_pool_serial_20_stream_pad_mask_23_1, avg_pool_serial_20_stream_pad_mask_23_0, avg_pool_serial_20_stream_pad_mask_22_9, avg_pool_serial_20_stream_pad_mask_22_8, avg_pool_serial_20_stream_pad_mask_22_7, avg_pool_serial_20_stream_pad_mask_22_6, avg_pool_serial_20_stream_pad_mask_22_5, avg_pool_serial_20_stream_pad_mask_22_4, avg_pool_serial_20_stream_pad_mask_22_3, avg_pool_serial_20_stream_pad_mask_22_2, avg_pool_serial_20_stream_pad_mask_22_1, avg_pool_serial_20_stream_pad_mask_22_0, avg_pool_serial_20_stream_pad_mask_21_9, avg_pool_serial_20_stream_pad_mask_21_8, avg_pool_serial_20_stream_pad_mask_21_7, avg_pool_serial_20_stream_pad_mask_21_6, avg_pool_serial_20_stream_pad_mask_21_5, avg_pool_serial_20_stream_pad_mask_21_4, avg_pool_serial_20_stream_pad_mask_21_3, avg_pool_serial_20_stream_pad_mask_21_2, avg_pool_serial_20_stream_pad_mask_21_1, avg_pool_serial_20_stream_pad_mask_21_0, avg_pool_serial_20_stream_pad_mask_20_9, avg_pool_serial_20_stream_pad_mask_20_8, avg_pool_serial_20_stream_pad_mask_20_7, avg_pool_serial_20_stream_pad_mask_20_6, avg_pool_serial_20_stream_pad_mask_20_5, avg_pool_serial_20_stream_pad_mask_20_4, avg_pool_serial_20_stream_pad_mask_20_3, avg_pool_serial_20_stream_pad_mask_20_2, avg_pool_serial_20_stream_pad_mask_20_1, avg_pool_serial_20_stream_pad_mask_20_0, avg_pool_serial_20_stream_pad_mask_19_9, avg_pool_serial_20_stream_pad_mask_19_8, avg_pool_serial_20_stream_pad_mask_19_7, avg_pool_serial_20_stream_pad_mask_19_6, avg_pool_serial_20_stream_pad_mask_19_5, avg_pool_serial_20_stream_pad_mask_19_4, avg_pool_serial_20_stream_pad_mask_19_3, avg_pool_serial_20_stream_pad_mask_19_2, avg_pool_serial_20_stream_pad_mask_19_1, avg_pool_serial_20_stream_pad_mask_19_0, avg_pool_serial_20_stream_pad_mask_18_9, avg_pool_serial_20_stream_pad_mask_18_8, avg_pool_serial_20_stream_pad_mask_18_7, avg_pool_serial_20_stream_pad_mask_18_6, avg_pool_serial_20_stream_pad_mask_18_5, avg_pool_serial_20_stream_pad_mask_18_4, avg_pool_serial_20_stream_pad_mask_18_3, avg_pool_serial_20_stream_pad_mask_18_2, avg_pool_serial_20_stream_pad_mask_18_1, avg_pool_serial_20_stream_pad_mask_18_0, avg_pool_serial_20_stream_pad_mask_17_9, avg_pool_serial_20_stream_pad_mask_17_8, avg_pool_serial_20_stream_pad_mask_17_7, avg_pool_serial_20_stream_pad_mask_17_6, avg_pool_serial_20_stream_pad_mask_17_5, avg_pool_serial_20_stream_pad_mask_17_4, avg_pool_serial_20_stream_pad_mask_17_3, avg_pool_serial_20_stream_pad_mask_17_2, avg_pool_serial_20_stream_pad_mask_17_1, avg_pool_serial_20_stream_pad_mask_17_0, avg_pool_serial_20_stream_pad_mask_16_9, avg_pool_serial_20_stream_pad_mask_16_8, avg_pool_serial_20_stream_pad_mask_16_7, avg_pool_serial_20_stream_pad_mask_16_6, avg_pool_serial_20_stream_pad_mask_16_5, avg_pool_serial_20_stream_pad_mask_16_4, avg_pool_serial_20_stream_pad_mask_16_3, avg_pool_serial_20_stream_pad_mask_16_2, avg_pool_serial_20_stream_pad_mask_16_1, avg_pool_serial_20_stream_pad_mask_16_0, avg_pool_serial_20_stream_pad_mask_15_9, avg_pool_serial_20_stream_pad_mask_15_8, avg_pool_serial_20_stream_pad_mask_15_7, avg_pool_serial_20_stream_pad_mask_15_6, avg_pool_serial_20_stream_pad_mask_15_5, avg_pool_serial_20_stream_pad_mask_15_4, avg_pool_serial_20_stream_pad_mask_15_3, avg_pool_serial_20_stream_pad_mask_15_2, avg_pool_serial_20_stream_pad_mask_15_1, avg_pool_serial_20_stream_pad_mask_15_0, avg_pool_serial_20_stream_pad_mask_14_9, avg_pool_serial_20_stream_pad_mask_14_8, avg_pool_serial_20_stream_pad_mask_14_7, avg_pool_serial_20_stream_pad_mask_14_6, avg_pool_serial_20_stream_pad_mask_14_5, avg_pool_serial_20_stream_pad_mask_14_4, avg_pool_serial_20_stream_pad_mask_14_3, avg_pool_serial_20_stream_pad_mask_14_2, avg_pool_serial_20_stream_pad_mask_14_1, avg_pool_serial_20_stream_pad_mask_14_0, avg_pool_serial_20_stream_pad_mask_13_9, avg_pool_serial_20_stream_pad_mask_13_8, avg_pool_serial_20_stream_pad_mask_13_7, avg_pool_serial_20_stream_pad_mask_13_6, avg_pool_serial_20_stream_pad_mask_13_5, avg_pool_serial_20_stream_pad_mask_13_4, avg_pool_serial_20_stream_pad_mask_13_3, avg_pool_serial_20_stream_pad_mask_13_2, avg_pool_serial_20_stream_pad_mask_13_1, avg_pool_serial_20_stream_pad_mask_13_0, avg_pool_serial_20_stream_pad_mask_12_9, avg_pool_serial_20_stream_pad_mask_12_8, avg_pool_serial_20_stream_pad_mask_12_7, avg_pool_serial_20_stream_pad_mask_12_6, avg_pool_serial_20_stream_pad_mask_12_5, avg_pool_serial_20_stream_pad_mask_12_4, avg_pool_serial_20_stream_pad_mask_12_3, avg_pool_serial_20_stream_pad_mask_12_2, avg_pool_serial_20_stream_pad_mask_12_1, avg_pool_serial_20_stream_pad_mask_12_0, avg_pool_serial_20_stream_pad_mask_11_9, avg_pool_serial_20_stream_pad_mask_11_8, avg_pool_serial_20_stream_pad_mask_11_7, avg_pool_serial_20_stream_pad_mask_11_6, avg_pool_serial_20_stream_pad_mask_11_5, avg_pool_serial_20_stream_pad_mask_11_4, avg_pool_serial_20_stream_pad_mask_11_3, avg_pool_serial_20_stream_pad_mask_11_2, avg_pool_serial_20_stream_pad_mask_11_1, avg_pool_serial_20_stream_pad_mask_11_0, avg_pool_serial_20_stream_pad_mask_10_9, avg_pool_serial_20_stream_pad_mask_10_8, avg_pool_serial_20_stream_pad_mask_10_7, avg_pool_serial_20_stream_pad_mask_10_6, avg_pool_serial_20_stream_pad_mask_10_5, avg_pool_serial_20_stream_pad_mask_10_4, avg_pool_serial_20_stream_pad_mask_10_3, avg_pool_serial_20_stream_pad_mask_10_2, avg_pool_serial_20_stream_pad_mask_10_1, avg_pool_serial_20_stream_pad_mask_10_0, avg_pool_serial_20_stream_pad_mask_9_9, avg_pool_serial_20_stream_pad_mask_9_8, avg_pool_serial_20_stream_pad_mask_9_7, avg_pool_serial_20_stream_pad_mask_9_6, avg_pool_serial_20_stream_pad_mask_9_5, avg_pool_serial_20_stream_pad_mask_9_4, avg_pool_serial_20_stream_pad_mask_9_3, avg_pool_serial_20_stream_pad_mask_9_2, avg_pool_serial_20_stream_pad_mask_9_1, avg_pool_serial_20_stream_pad_mask_9_0, avg_pool_serial_20_stream_pad_mask_8_9, avg_pool_serial_20_stream_pad_mask_8_8, avg_pool_serial_20_stream_pad_mask_8_7, avg_pool_serial_20_stream_pad_mask_8_6, avg_pool_serial_20_stream_pad_mask_8_5, avg_pool_serial_20_stream_pad_mask_8_4, avg_pool_serial_20_stream_pad_mask_8_3, avg_pool_serial_20_stream_pad_mask_8_2, avg_pool_serial_20_stream_pad_mask_8_1, avg_pool_serial_20_stream_pad_mask_8_0, avg_pool_serial_20_stream_pad_mask_7_9, avg_pool_serial_20_stream_pad_mask_7_8, avg_pool_serial_20_stream_pad_mask_7_7, avg_pool_serial_20_stream_pad_mask_7_6, avg_pool_serial_20_stream_pad_mask_7_5, avg_pool_serial_20_stream_pad_mask_7_4, avg_pool_serial_20_stream_pad_mask_7_3, avg_pool_serial_20_stream_pad_mask_7_2, avg_pool_serial_20_stream_pad_mask_7_1, avg_pool_serial_20_stream_pad_mask_7_0, avg_pool_serial_20_stream_pad_mask_6_9, avg_pool_serial_20_stream_pad_mask_6_8, avg_pool_serial_20_stream_pad_mask_6_7, avg_pool_serial_20_stream_pad_mask_6_6, avg_pool_serial_20_stream_pad_mask_6_5, avg_pool_serial_20_stream_pad_mask_6_4, avg_pool_serial_20_stream_pad_mask_6_3, avg_pool_serial_20_stream_pad_mask_6_2, avg_pool_serial_20_stream_pad_mask_6_1, avg_pool_serial_20_stream_pad_mask_6_0, avg_pool_serial_20_stream_pad_mask_5_9, avg_pool_serial_20_stream_pad_mask_5_8, avg_pool_serial_20_stream_pad_mask_5_7, avg_pool_serial_20_stream_pad_mask_5_6, avg_pool_serial_20_stream_pad_mask_5_5, avg_pool_serial_20_stream_pad_mask_5_4, avg_pool_serial_20_stream_pad_mask_5_3, avg_pool_serial_20_stream_pad_mask_5_2, avg_pool_serial_20_stream_pad_mask_5_1, avg_pool_serial_20_stream_pad_mask_5_0, avg_pool_serial_20_stream_pad_mask_4_9, avg_pool_serial_20_stream_pad_mask_4_8, avg_pool_serial_20_stream_pad_mask_4_7, avg_pool_serial_20_stream_pad_mask_4_6, avg_pool_serial_20_stream_pad_mask_4_5, avg_pool_serial_20_stream_pad_mask_4_4, avg_pool_serial_20_stream_pad_mask_4_3, avg_pool_serial_20_stream_pad_mask_4_2, avg_pool_serial_20_stream_pad_mask_4_1, avg_pool_serial_20_stream_pad_mask_4_0, avg_pool_serial_20_stream_pad_mask_3_9, avg_pool_serial_20_stream_pad_mask_3_8, avg_pool_serial_20_stream_pad_mask_3_7, avg_pool_serial_20_stream_pad_mask_3_6, avg_pool_serial_20_stream_pad_mask_3_5, avg_pool_serial_20_stream_pad_mask_3_4, avg_pool_serial_20_stream_pad_mask_3_3, avg_pool_serial_20_stream_pad_mask_3_2, avg_pool_serial_20_stream_pad_mask_3_1, avg_pool_serial_20_stream_pad_mask_3_0, avg_pool_serial_20_stream_pad_mask_2_9, avg_pool_serial_20_stream_pad_mask_2_8, avg_pool_serial_20_stream_pad_mask_2_7, avg_pool_serial_20_stream_pad_mask_2_6, avg_pool_serial_20_stream_pad_mask_2_5, avg_pool_serial_20_stream_pad_mask_2_4, avg_pool_serial_20_stream_pad_mask_2_3, avg_pool_serial_20_stream_pad_mask_2_2, avg_pool_serial_20_stream_pad_mask_2_1, avg_pool_serial_20_stream_pad_mask_2_0, avg_pool_serial_20_stream_pad_mask_1_9, avg_pool_serial_20_stream_pad_mask_1_8, avg_pool_serial_20_stream_pad_mask_1_7, avg_pool_serial_20_stream_pad_mask_1_6, avg_pool_serial_20_stream_pad_mask_1_5, avg_pool_serial_20_stream_pad_mask_1_4, avg_pool_serial_20_stream_pad_mask_1_3, avg_pool_serial_20_stream_pad_mask_1_2, avg_pool_serial_20_stream_pad_mask_1_1, avg_pool_serial_20_stream_pad_mask_1_0, avg_pool_serial_20_stream_pad_mask_0_9, avg_pool_serial_20_stream_pad_mask_0_8, avg_pool_serial_20_stream_pad_mask_0_7, avg_pool_serial_20_stream_pad_mask_0_6, avg_pool_serial_20_stream_pad_mask_0_5, avg_pool_serial_20_stream_pad_mask_0_4, avg_pool_serial_20_stream_pad_mask_0_3, avg_pool_serial_20_stream_pad_mask_0_2, avg_pool_serial_20_stream_pad_mask_0_1, avg_pool_serial_20_stream_pad_mask_0_0 };
          avg_pool_serial_20_comp_fsm <= avg_pool_serial_20_comp_fsm_3;
        end
        avg_pool_serial_20_comp_fsm_3: begin
          if(!_stream_avg_pool_serial_20_source_busy) begin
            avg_pool_serial_20_comp_fsm <= avg_pool_serial_20_comp_fsm_4;
          end 
        end
        avg_pool_serial_20_comp_fsm_4: begin
          avg_pool_serial_20_comp_fsm <= avg_pool_serial_20_comp_fsm_5;
          avg_pool_serial_20_comp_fsm <= avg_pool_serial_20_comp_fsm_5;
          avg_pool_serial_20_comp_fsm <= avg_pool_serial_20_comp_fsm_5;
          if(_stream_avg_pool_serial_20_stream_oready) begin
            avg_pool_serial_20_comp_fsm <= avg_pool_serial_20_comp_fsm_5;
          end 
        end
        avg_pool_serial_20_comp_fsm_5: begin
          avg_pool_serial_20_comp_fsm <= avg_pool_serial_20_comp_fsm_6;
        end
        avg_pool_serial_20_comp_fsm_6: begin
          if(_stream_avg_pool_serial_20_busy) begin
            avg_pool_serial_20_comp_fsm <= avg_pool_serial_20_comp_fsm_7;
          end 
        end
        avg_pool_serial_20_comp_fsm_7: begin
          avg_pool_serial_20_stream_act_local <= avg_pool_serial_20_stream_act_local + cparam_avg_pool_serial_20_inc_act_laddr;
          if(avg_pool_serial_20_col_count >= cparam_avg_pool_serial_20_max_col_count) begin
            avg_pool_serial_20_stream_act_local <= cparam_avg_pool_serial_20_local_pad_offset;
          end 
          avg_pool_serial_20_stream_out_local <= avg_pool_serial_20_stream_out_local + cparam_avg_pool_serial_20_inc_out_laddr;
          if(avg_pool_serial_20_col_count >= cparam_avg_pool_serial_20_max_col_count) begin
            avg_pool_serial_20_stream_out_local <= 0;
          end 
          avg_pool_serial_20_col_count <= avg_pool_serial_20_col_count + cparam_avg_pool_serial_20_stride_col;
          if(avg_pool_serial_20_col_count >= cparam_avg_pool_serial_20_max_col_count) begin
            avg_pool_serial_20_col_count <= 0;
          end 
          avg_pool_serial_20_comp_fsm <= avg_pool_serial_20_comp_fsm_2;
          if(avg_pool_serial_20_col_count >= cparam_avg_pool_serial_20_max_col_count) begin
            avg_pool_serial_20_comp_fsm <= avg_pool_serial_20_comp_fsm_init;
          end 
        end
      endcase
    end
  end


  always @(posedge CLK) begin
    if(RST) begin
      _tmp_1368 <= 0;
    end else begin
      if(_stream_avg_pool_serial_20_stream_oready && _stream_avg_pool_serial_20_source_1_source_ram_renable && (_stream_avg_pool_serial_20_source_1_source_sel == 1)) begin
        _tmp_1368 <= read_rtl_bank_1367;
      end 
    end
  end

  localparam _stream_avg_pool_serial_20_source_1_source_pat_fsm_0_1 = 1;
  localparam _stream_avg_pool_serial_20_source_1_source_pat_fsm_0_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_avg_pool_serial_20_source_1_source_pat_fsm_0 <= _stream_avg_pool_serial_20_source_1_source_pat_fsm_0_init;
    end else begin
      case(_stream_avg_pool_serial_20_source_1_source_pat_fsm_0)
        _stream_avg_pool_serial_20_source_1_source_pat_fsm_0_init: begin
          if(_stream_avg_pool_serial_20_source_start && _stream_avg_pool_serial_20_source_1_source_mode & 5'b10 && _stream_avg_pool_serial_20_stream_oready) begin
            _stream_avg_pool_serial_20_source_1_source_pat_fsm_0 <= _stream_avg_pool_serial_20_source_1_source_pat_fsm_0_1;
          end 
        end
        _stream_avg_pool_serial_20_source_1_source_pat_fsm_0_1: begin
          if(_stream_avg_pool_serial_20_source_stop && _stream_avg_pool_serial_20_stream_oready) begin
            _stream_avg_pool_serial_20_source_1_source_pat_fsm_0 <= _stream_avg_pool_serial_20_source_1_source_pat_fsm_0_init;
          end 
          if((_source_stream_avg_pool_serial_20_source_1_pat_count_0 == 0) && (_source_stream_avg_pool_serial_20_source_1_pat_count_1 == 0) && (_source_stream_avg_pool_serial_20_source_1_pat_count_2 == 0) && (_source_stream_avg_pool_serial_20_source_1_pat_count_3 == 0) && _stream_avg_pool_serial_20_stream_oready) begin
            _stream_avg_pool_serial_20_source_1_source_pat_fsm_0 <= _stream_avg_pool_serial_20_source_1_source_pat_fsm_0_2;
          end 
        end
        _stream_avg_pool_serial_20_source_1_source_pat_fsm_0_2: begin
          if(_stream_avg_pool_serial_20_stream_oready) begin
            _stream_avg_pool_serial_20_source_1_source_pat_fsm_0 <= _stream_avg_pool_serial_20_source_1_source_pat_fsm_0_init;
          end 
        end
      endcase
    end
  end

  localparam _stream_avg_pool_serial_20_sink_6_sink_fsm_1_1 = 1;
  localparam _stream_avg_pool_serial_20_sink_6_sink_fsm_1_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_avg_pool_serial_20_sink_6_sink_fsm_1 <= _stream_avg_pool_serial_20_sink_6_sink_fsm_1_init;
    end else begin
      case(_stream_avg_pool_serial_20_sink_6_sink_fsm_1)
        _stream_avg_pool_serial_20_sink_6_sink_fsm_1_init: begin
          if(_stream_avg_pool_serial_20_sink_start && _stream_avg_pool_serial_20_sink_6_sink_mode & 5'b1 && _stream_avg_pool_serial_20_stream_oready) begin
            _stream_avg_pool_serial_20_sink_6_sink_fsm_1 <= _stream_avg_pool_serial_20_sink_6_sink_fsm_1_1;
          end 
        end
        _stream_avg_pool_serial_20_sink_6_sink_fsm_1_1: begin
          if(_stream_avg_pool_serial_20_stream_oready) begin
            _stream_avg_pool_serial_20_sink_6_sink_fsm_1 <= _stream_avg_pool_serial_20_sink_6_sink_fsm_1_2;
          end 
        end
        _stream_avg_pool_serial_20_sink_6_sink_fsm_1_2: begin
          if(stream_avg_pool_serial_20_sink_7_data && (_stream_avg_pool_serial_20_sink_6_sink_count == 1) && _stream_avg_pool_serial_20_stream_oready) begin
            _stream_avg_pool_serial_20_sink_6_sink_fsm_1 <= _stream_avg_pool_serial_20_sink_6_sink_fsm_1_init;
          end 
          if(_stream_avg_pool_serial_20_sink_stop && _stream_avg_pool_serial_20_stream_oready) begin
            _stream_avg_pool_serial_20_sink_6_sink_fsm_1 <= _stream_avg_pool_serial_20_sink_6_sink_fsm_1_init;
          end 
        end
      endcase
    end
  end

  localparam read_burst_packed_fsm_27_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      read_burst_packed_fsm_27 <= read_burst_packed_fsm_27_init;
      read_burst_packed_addr_1732 <= 0;
      read_burst_packed_stride_1733 <= 0;
      read_burst_packed_length_1734 <= 0;
      read_burst_packed_rvalid_1735 <= 0;
      read_burst_packed_rlast_1736 <= 0;
    end else begin
      case(read_burst_packed_fsm_27)
        read_burst_packed_fsm_27_init: begin
          read_burst_packed_addr_1732 <= _maxi_write_local_addr_buf;
          read_burst_packed_stride_1733 <= _maxi_write_local_stride_buf;
          read_burst_packed_length_1734 <= _maxi_write_size_buf;
          read_burst_packed_rvalid_1735 <= 0;
          read_burst_packed_rlast_1736 <= 0;
          if((_maxi_write_data_fsm == 1) && (_maxi_write_op_sel_buf == 2) && (_maxi_write_size_buf > 0)) begin
            read_burst_packed_fsm_27 <= read_burst_packed_fsm_27_1;
          end 
        end
        read_burst_packed_fsm_27_1: begin
          if((_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0) && (read_burst_packed_length_1734 > 0)) begin
            read_burst_packed_addr_1732 <= read_burst_packed_addr_1732 + read_burst_packed_stride_1733;
            read_burst_packed_length_1734 <= read_burst_packed_length_1734 - 1;
            read_burst_packed_rvalid_1735 <= 1;
          end 
          if((_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0) && (read_burst_packed_length_1734 <= 1)) begin
            read_burst_packed_rlast_1736 <= 1;
          end 
          if(read_burst_packed_rlast_1736 && read_burst_packed_rvalid_1735 && ((_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0))) begin
            read_burst_packed_rvalid_1735 <= 0;
            read_burst_packed_rlast_1736 <= 0;
          end 
          if(0) begin
            read_burst_packed_rvalid_1735 <= 0;
            read_burst_packed_rlast_1736 <= 0;
          end 
          if(read_burst_packed_rlast_1736 && read_burst_packed_rvalid_1735 && ((_maxi_wready_sb_0 || !_maxi_wvalid_sb_0) && (_maxi_write_size_buf > 0))) begin
            read_burst_packed_fsm_27 <= read_burst_packed_fsm_27_init;
          end 
          if(0) begin
            read_burst_packed_fsm_27 <= read_burst_packed_fsm_27_init;
          end 
        end
      endcase
    end
  end

  localparam control_conv2d_22_1 = 1;
  localparam control_conv2d_22_2 = 2;
  localparam control_conv2d_22_3 = 3;
  localparam control_conv2d_22_4 = 4;
  localparam control_conv2d_22_5 = 5;
  localparam control_conv2d_22_6 = 6;
  localparam control_conv2d_22_7 = 7;
  localparam control_conv2d_22_8 = 8;
  localparam control_conv2d_22_9 = 9;
  localparam control_conv2d_22_10 = 10;
  localparam control_conv2d_22_11 = 11;
  localparam control_conv2d_22_12 = 12;
  localparam control_conv2d_22_13 = 13;
  localparam control_conv2d_22_14 = 14;
  localparam control_conv2d_22_15 = 15;
  localparam control_conv2d_22_16 = 16;
  localparam control_conv2d_22_17 = 17;
  localparam control_conv2d_22_18 = 18;
  localparam control_conv2d_22_19 = 19;
  localparam control_conv2d_22_20 = 20;
  localparam control_conv2d_22_21 = 21;
  localparam control_conv2d_22_22 = 22;
  localparam control_conv2d_22_23 = 23;
  localparam control_conv2d_22_24 = 24;
  localparam control_conv2d_22_25 = 25;
  localparam control_conv2d_22_26 = 26;
  localparam control_conv2d_22_27 = 27;
  localparam control_conv2d_22_28 = 28;

  always @(posedge CLK) begin
    if(RST) begin
      control_conv2d_22 <= control_conv2d_22_init;
      _control_conv2d_22_called <= 0;
      conv2d_22_filter_base_offset <= 0;
      conv2d_22_filter_page_comp_offset <= 0;
      conv2d_22_filter_page_dma_offset <= 0;
      conv2d_22_act_base_offset_row <= 0;
      conv2d_22_act_base_offset_bat <= 0;
      conv2d_22_dma_flag_0 <= 0;
      conv2d_22_act_page_comp_offset_0 <= 0;
      conv2d_22_act_page_dma_offset_0 <= 0;
      conv2d_22_out_base_offset_val <= 0;
      conv2d_22_out_base_offset_col <= 0;
      conv2d_22_out_base_offset_row <= 0;
      conv2d_22_out_base_offset_bat <= 0;
      conv2d_22_out_base_offset_och <= 0;
      conv2d_22_out_page <= 0;
      conv2d_22_out_page_comp_offset <= 0;
      conv2d_22_out_page_dma_offset <= 0;
      conv2d_22_out_laddr_offset <= 0;
      conv2d_22_sync_out_count <= 0;
      conv2d_22_write_count <= 0;
      conv2d_22_next_out_write_size <= 0;
      conv2d_22_row_count <= 0;
      conv2d_22_bat_count <= 0;
      conv2d_22_och_count <= 0;
      conv2d_22_row_select <= 0;
      conv2d_22_prev_row_count <= 0;
      conv2d_22_prev_bat_count <= 0;
      conv2d_22_prev_och_count <= 0;
      conv2d_22_prev_row_select <= 0;
      conv2d_22_out_col_count <= 0;
      conv2d_22_out_row_count <= 0;
      conv2d_22_out_ram_select <= 0;
      conv2d_22_skip_read_filter <= 0;
      conv2d_22_skip_read_act <= 0;
      conv2d_22_skip_comp <= 0;
      conv2d_22_skip_write_out <= 1;
    end else begin
      case(control_conv2d_22)
        control_conv2d_22_init: begin
          if(main_fsm == 60) begin
            _control_conv2d_22_called <= 1;
          end 
          if(main_fsm == 60) begin
            control_conv2d_22 <= control_conv2d_22_1;
          end 
        end
        control_conv2d_22_1: begin
          control_conv2d_22 <= control_conv2d_22_2;
        end
        control_conv2d_22_2: begin
          conv2d_22_filter_base_offset <= 0;
          conv2d_22_filter_page_comp_offset <= 0;
          conv2d_22_filter_page_dma_offset <= 0;
          conv2d_22_act_base_offset_row <= 0;
          conv2d_22_act_base_offset_bat <= 0;
          conv2d_22_dma_flag_0 <= 1;
          conv2d_22_act_page_comp_offset_0 <= 0;
          conv2d_22_act_page_dma_offset_0 <= 0;
          conv2d_22_out_base_offset_val <= 0;
          conv2d_22_out_base_offset_col <= 0;
          conv2d_22_out_base_offset_row <= 0;
          conv2d_22_out_base_offset_bat <= 0;
          conv2d_22_out_base_offset_och <= 0;
          conv2d_22_out_page <= 0;
          conv2d_22_out_page_comp_offset <= 0;
          conv2d_22_out_page_dma_offset <= 0;
          conv2d_22_out_laddr_offset <= 0;
          conv2d_22_sync_out_count <= 0;
          conv2d_22_write_count <= 0;
          conv2d_22_next_out_write_size <= (cparam_conv2d_22_max_och_count == 0)? cparam_conv2d_22_out_write_size_res : cparam_conv2d_22_out_write_size;
          conv2d_22_row_count <= 0;
          conv2d_22_bat_count <= 0;
          conv2d_22_och_count <= 0;
          conv2d_22_row_select <= 0;
          conv2d_22_prev_row_count <= 0;
          conv2d_22_prev_bat_count <= 0;
          conv2d_22_prev_och_count <= 0;
          conv2d_22_prev_row_select <= 0;
          conv2d_22_out_col_count <= 0;
          conv2d_22_out_row_count <= 0;
          conv2d_22_out_ram_select <= 0;
          conv2d_22_skip_read_filter <= 0;
          conv2d_22_skip_read_act <= 0;
          conv2d_22_skip_comp <= 0;
          conv2d_22_skip_write_out <= 1;
          if(_maxi_read_req_idle) begin
            control_conv2d_22 <= control_conv2d_22_3;
          end 
        end
        control_conv2d_22_3: begin
          if(_maxi_read_idle) begin
            control_conv2d_22 <= control_conv2d_22_4;
          end 
        end
        control_conv2d_22_4: begin
          if(_maxi_read_req_idle) begin
            control_conv2d_22 <= control_conv2d_22_5;
          end 
        end
        control_conv2d_22_5: begin
          if(_maxi_read_idle) begin
            control_conv2d_22 <= control_conv2d_22_6;
          end 
        end
        control_conv2d_22_6: begin
          if(cparam_conv2d_22_data_stationary == 0) begin
            control_conv2d_22 <= control_conv2d_22_7;
          end 
          if(cparam_conv2d_22_data_stationary == 1) begin
            control_conv2d_22 <= control_conv2d_22_12;
          end 
        end
        control_conv2d_22_7: begin
          control_conv2d_22 <= control_conv2d_22_8;
          if(conv2d_22_skip_read_filter) begin
            control_conv2d_22 <= control_conv2d_22_11;
          end 
        end
        control_conv2d_22_8: begin
          if(_maxi_read_req_idle) begin
            control_conv2d_22 <= control_conv2d_22_9;
          end 
        end
        control_conv2d_22_9: begin
          if(_maxi_read_idle) begin
            control_conv2d_22 <= control_conv2d_22_10;
          end 
        end
        control_conv2d_22_10: begin
          control_conv2d_22 <= control_conv2d_22_11;
        end
        control_conv2d_22_11: begin
          if(cparam_conv2d_22_data_stationary == 0) begin
            control_conv2d_22 <= control_conv2d_22_12;
          end 
          if(cparam_conv2d_22_data_stationary == 1) begin
            control_conv2d_22 <= control_conv2d_22_18;
          end 
        end
        control_conv2d_22_12: begin
          control_conv2d_22 <= control_conv2d_22_13;
          if(conv2d_22_skip_read_act) begin
            control_conv2d_22 <= control_conv2d_22_17;
          end 
        end
        control_conv2d_22_13: begin
          control_conv2d_22 <= control_conv2d_22_14;
          if(conv2d_22_mux_dma_pad_mask_0 || !conv2d_22_mux_dma_flag_0) begin
            control_conv2d_22 <= control_conv2d_22_16;
          end 
        end
        control_conv2d_22_14: begin
          if(_maxi_read_req_idle) begin
            control_conv2d_22 <= control_conv2d_22_15;
          end 
        end
        control_conv2d_22_15: begin
          if(_maxi_read_idle) begin
            control_conv2d_22 <= control_conv2d_22_16;
          end 
        end
        control_conv2d_22_16: begin
          control_conv2d_22 <= control_conv2d_22_17;
        end
        control_conv2d_22_17: begin
          if(cparam_conv2d_22_data_stationary == 0) begin
            control_conv2d_22 <= control_conv2d_22_18;
          end 
          if(cparam_conv2d_22_data_stationary == 1) begin
            control_conv2d_22 <= control_conv2d_22_7;
          end 
        end
        control_conv2d_22_18: begin
          if(_maxi_write_idle) begin
            control_conv2d_22 <= control_conv2d_22_19;
          end 
        end
        control_conv2d_22_19: begin
          if(conv2d_22_comp_fsm == 0) begin
            control_conv2d_22 <= control_conv2d_22_20;
          end 
        end
        control_conv2d_22_20: begin
          control_conv2d_22 <= control_conv2d_22_21;
          if(conv2d_22_skip_write_out) begin
            control_conv2d_22 <= control_conv2d_22_26;
          end 
          if((cparam_conv2d_22_data_stationary == 1) && (conv2d_22_prev_och_count < cparam_conv2d_22_max_och_count)) begin
            control_conv2d_22 <= control_conv2d_22_26;
          end 
        end
        control_conv2d_22_21: begin
          if(conv2d_22_sync_comp_count >= conv2d_22_sync_out_count + cparam_conv2d_22_inc_sync_out) begin
            control_conv2d_22 <= control_conv2d_22_22;
          end 
        end
        control_conv2d_22_22: begin
          if(!conv2d_22_dma_out_mask_0) begin
            control_conv2d_22 <= control_conv2d_22_23;
          end 
          if(conv2d_22_dma_out_mask_0) begin
            control_conv2d_22 <= control_conv2d_22_24;
          end 
        end
        control_conv2d_22_23: begin
          if(_maxi_write_req_idle) begin
            control_conv2d_22 <= control_conv2d_22_24;
          end 
        end
        control_conv2d_22_24: begin
          control_conv2d_22 <= control_conv2d_22_25;
        end
        control_conv2d_22_25: begin
          conv2d_22_write_count <= conv2d_22_write_count + 1;
          if(conv2d_22_out_ram_select == 0) begin
            conv2d_22_out_laddr_offset <= conv2d_22_out_laddr_offset + conv2d_22_next_out_write_size;
          end 
          if((cparam_conv2d_22_data_stationary == 0) && !cparam_conv2d_22_keep_filter) begin
            conv2d_22_out_base_offset_col <= conv2d_22_out_base_offset_col + cparam_conv2d_22_out_col_step;
            conv2d_22_out_col_count <= conv2d_22_out_col_count + 1;
          end 
          conv2d_22_out_ram_select <= conv2d_22_out_ram_select + 1;
          if(conv2d_22_out_ram_select == 0) begin
            conv2d_22_out_ram_select <= 0;
          end 
          conv2d_22_sync_out_count <= conv2d_22_sync_out_count + cparam_conv2d_22_inc_sync_out;
          if((cparam_conv2d_22_data_stationary == 0) && !cparam_conv2d_22_keep_filter && (conv2d_22_write_count >= cparam_conv2d_22_out_num_col - 1) || (cparam_conv2d_22_data_stationary == 0) && cparam_conv2d_22_keep_filter || (cparam_conv2d_22_data_stationary == 1)) begin
            conv2d_22_sync_out_count <= conv2d_22_sync_out_count + (cparam_conv2d_22_inc_sync_out + cparam_conv2d_22_inc_sync_out_res);
          end 
          if((cparam_conv2d_22_data_stationary == 0) && !cparam_conv2d_22_keep_filter) begin
            control_conv2d_22 <= control_conv2d_22_20;
          end 
          if((cparam_conv2d_22_data_stationary == 0) && !cparam_conv2d_22_keep_filter && (conv2d_22_write_count >= cparam_conv2d_22_out_num_col - 1) || (cparam_conv2d_22_data_stationary == 0) && cparam_conv2d_22_keep_filter || (cparam_conv2d_22_data_stationary == 1)) begin
            control_conv2d_22 <= control_conv2d_22_26;
          end 
        end
        control_conv2d_22_26: begin
          if(conv2d_22_update_filter) begin
            conv2d_22_filter_base_offset <= conv2d_22_filter_base_offset + cparam_conv2d_22_filter_base_step;
          end 
          if((cparam_conv2d_22_data_stationary == 1) && (conv2d_22_och_count >= cparam_conv2d_22_max_och_count)) begin
            conv2d_22_filter_base_offset <= 0;
          end 
          if(conv2d_22_update_filter) begin
            conv2d_22_och_count <= conv2d_22_och_count + cparam_conv2d_22_och_count_step;
          end 
          if((cparam_conv2d_22_data_stationary == 1) && (conv2d_22_och_count >= cparam_conv2d_22_max_och_count)) begin
            conv2d_22_och_count <= 0;
          end 
          if(conv2d_22_update_filter) begin
            conv2d_22_filter_page_comp_offset <= conv2d_22_filter_page_comp_offset + cparam_conv2d_22_filter_read_step;
            conv2d_22_filter_page_dma_offset <= conv2d_22_filter_page_dma_offset + cparam_conv2d_22_filter_read_step;
          end 
          if(conv2d_22_update_filter && (conv2d_22_filter_page_comp_offset + cparam_conv2d_22_filter_read_step + cparam_conv2d_22_filter_read_step > 512)) begin
            conv2d_22_filter_page_comp_offset <= 0;
            conv2d_22_filter_page_dma_offset <= 0;
          end 
          if(conv2d_22_update_act) begin
            conv2d_22_act_base_offset_row <= conv2d_22_act_base_offset_row + cparam_conv2d_22_act_row_step;
          end 
          if(conv2d_22_update_act && (conv2d_22_row_count >= cparam_conv2d_22_max_row_count)) begin
            conv2d_22_act_base_offset_row <= 0;
            conv2d_22_act_base_offset_bat <= conv2d_22_act_base_offset_bat + cparam_conv2d_22_act_bat_step;
          end 
          if(conv2d_22_update_act && (conv2d_22_row_count >= cparam_conv2d_22_max_row_count) && (conv2d_22_bat_count >= cparam_conv2d_22_max_bat_count)) begin
            conv2d_22_act_base_offset_bat <= 0;
          end 
          if(!conv2d_22_update_act) begin
            conv2d_22_dma_flag_0 <= 0;
          end 
          if(conv2d_22_update_act) begin
            conv2d_22_dma_flag_0 <= cparam_conv2d_22_dma_flag_conds_0;
          end 
          if(conv2d_22_update_act && (conv2d_22_row_count >= cparam_conv2d_22_max_row_count)) begin
            conv2d_22_dma_flag_0 <= 1;
          end 
          if(conv2d_22_update_act) begin
            conv2d_22_row_count <= conv2d_22_row_count + cparam_conv2d_22_stride_row_par_row;
          end 
          if(conv2d_22_update_act && (conv2d_22_row_count >= cparam_conv2d_22_max_row_count)) begin
            conv2d_22_row_count <= 0;
            conv2d_22_bat_count <= conv2d_22_bat_count + 1;
          end 
          if(conv2d_22_update_act && (conv2d_22_row_count >= cparam_conv2d_22_max_row_count) && (conv2d_22_bat_count >= cparam_conv2d_22_max_bat_count)) begin
            conv2d_22_bat_count <= 0;
          end 
          if(conv2d_22_update_act && (cparam_conv2d_22_stride_row_par_row < 1)) begin
            conv2d_22_row_select <= conv2d_22_row_select + cparam_conv2d_22_stride_row_par_row;
            conv2d_22_prev_row_select <= conv2d_22_row_select;
          end 
          if(conv2d_22_update_act && (cparam_conv2d_22_stride_row_par_row < 1) && (conv2d_22_row_select + cparam_conv2d_22_stride_row_par_row >= 1)) begin
            conv2d_22_row_select <= conv2d_22_row_select - (1 - cparam_conv2d_22_stride_row_par_row);
            conv2d_22_prev_row_select <= conv2d_22_row_select;
          end 
          if(conv2d_22_update_act && !(cparam_conv2d_22_stride_row_par_row < 1)) begin
            conv2d_22_row_select <= 0;
            conv2d_22_prev_row_select <= 0;
          end 
          if(conv2d_22_update_act && (conv2d_22_row_count >= cparam_conv2d_22_max_row_count)) begin
            conv2d_22_row_select <= 0;
            conv2d_22_prev_row_select <= 0;
          end 
          if(conv2d_22_update_act && conv2d_22_mux_next_dma_flag_0) begin
            conv2d_22_act_page_comp_offset_0 <= conv2d_22_act_page_comp_offset_0 + cparam_conv2d_22_act_read_step;
            conv2d_22_act_page_dma_offset_0 <= conv2d_22_act_page_dma_offset_0 + cparam_conv2d_22_act_read_step;
          end 
          if(conv2d_22_update_act && conv2d_22_mux_next_dma_flag_0 && (conv2d_22_act_page_comp_offset_0 + cparam_conv2d_22_act_read_step + cparam_conv2d_22_act_read_step > 512)) begin
            conv2d_22_act_page_comp_offset_0 <= 0;
            conv2d_22_act_page_dma_offset_0 <= 0;
          end 
          if((cparam_conv2d_22_data_stationary == 0) && (conv2d_22_row_count >= cparam_conv2d_22_max_row_count) && (conv2d_22_bat_count >= cparam_conv2d_22_max_bat_count) && cparam_conv2d_22_keep_input) begin
            conv2d_22_act_page_comp_offset_0 <= 0;
            conv2d_22_act_page_dma_offset_0 <= 0;
          end 
          conv2d_22_next_out_write_size <= (conv2d_22_och_count >= cparam_conv2d_22_max_och_count)? cparam_conv2d_22_out_write_size_res : cparam_conv2d_22_out_write_size;
          if(!conv2d_22_skip_write_out) begin
            conv2d_22_write_count <= 0;
            conv2d_22_out_laddr_offset <= 0;
            conv2d_22_out_ram_select <= 0;
          end 
          if((cparam_conv2d_22_data_stationary == 0) && !conv2d_22_skip_write_out) begin
            conv2d_22_out_base_offset_col <= 0;
            conv2d_22_out_base_offset_row <= conv2d_22_out_base_offset_row + cparam_conv2d_22_out_row_step;
            conv2d_22_out_col_count <= 0;
            conv2d_22_out_row_count <= conv2d_22_out_row_count + 1;
          end 
          if((cparam_conv2d_22_data_stationary == 0) && !conv2d_22_skip_write_out && (conv2d_22_prev_row_count >= cparam_conv2d_22_max_row_count)) begin
            conv2d_22_out_base_offset_row <= 0;
            conv2d_22_out_base_offset_bat <= conv2d_22_out_base_offset_bat + cparam_conv2d_22_out_bat_step;
            conv2d_22_out_row_count <= 0;
          end 
          if((cparam_conv2d_22_data_stationary == 0) && !conv2d_22_skip_write_out && (conv2d_22_prev_row_count >= cparam_conv2d_22_max_row_count) && (conv2d_22_prev_bat_count >= cparam_conv2d_22_max_bat_count)) begin
            conv2d_22_out_base_offset_bat <= 0;
            conv2d_22_out_base_offset_och <= conv2d_22_out_base_offset_och + cparam_conv2d_22_out_och_step;
          end 
          if((cparam_conv2d_22_data_stationary == 1) && (conv2d_22_prev_och_count >= cparam_conv2d_22_max_och_count) && !conv2d_22_skip_write_out) begin
            conv2d_22_out_base_offset_row <= conv2d_22_out_base_offset_row + cparam_conv2d_22_out_row_step;
          end 
          if((cparam_conv2d_22_data_stationary == 0) && !conv2d_22_out_page) begin
            conv2d_22_out_page_comp_offset <= 256;
            conv2d_22_out_page_dma_offset <= 0;
            conv2d_22_out_page <= 1;
          end 
          if((cparam_conv2d_22_data_stationary == 0) && conv2d_22_out_page) begin
            conv2d_22_out_page_comp_offset <= 0;
            conv2d_22_out_page_dma_offset <= 256;
            conv2d_22_out_page <= 0;
          end 
          if((cparam_conv2d_22_data_stationary == 1) && (conv2d_22_och_count >= cparam_conv2d_22_max_och_count) && !conv2d_22_out_page) begin
            conv2d_22_out_page_comp_offset <= 256;
            conv2d_22_out_page_dma_offset <= 0;
            conv2d_22_out_page <= 1;
          end 
          if((cparam_conv2d_22_data_stationary == 1) && (conv2d_22_och_count >= cparam_conv2d_22_max_och_count) && conv2d_22_out_page) begin
            conv2d_22_out_page_comp_offset <= 0;
            conv2d_22_out_page_dma_offset <= 256;
            conv2d_22_out_page <= 0;
          end 
          conv2d_22_prev_row_count <= conv2d_22_row_count;
          conv2d_22_prev_bat_count <= conv2d_22_bat_count;
          conv2d_22_prev_och_count <= conv2d_22_och_count;
          if((conv2d_22_row_count >= cparam_conv2d_22_max_row_count) && (conv2d_22_bat_count >= cparam_conv2d_22_max_bat_count) && (conv2d_22_och_count >= cparam_conv2d_22_max_och_count)) begin
            conv2d_22_skip_read_filter <= 1;
          end 
          if((cparam_conv2d_22_data_stationary == 1) && cparam_conv2d_22_keep_filter) begin
            conv2d_22_skip_read_filter <= 1;
          end 
          if((conv2d_22_row_count >= cparam_conv2d_22_max_row_count) && (conv2d_22_bat_count >= cparam_conv2d_22_max_bat_count) && (conv2d_22_och_count >= cparam_conv2d_22_max_och_count)) begin
            conv2d_22_skip_read_act <= 1;
          end 
          if((cparam_conv2d_22_data_stationary == 0) && (conv2d_22_row_count >= cparam_conv2d_22_max_row_count) && (conv2d_22_bat_count >= cparam_conv2d_22_max_bat_count) && cparam_conv2d_22_keep_input) begin
            conv2d_22_skip_read_act <= 1;
          end 
          if((conv2d_22_row_count >= cparam_conv2d_22_max_row_count) && (conv2d_22_bat_count >= cparam_conv2d_22_max_bat_count) && (conv2d_22_och_count >= cparam_conv2d_22_max_och_count)) begin
            conv2d_22_skip_comp <= 1;
          end 
          if(conv2d_22_skip_write_out && (conv2d_22_prev_row_count == 0) && (conv2d_22_prev_bat_count == 0) && (conv2d_22_prev_och_count == 0)) begin
            conv2d_22_skip_write_out <= 0;
          end 
          if(cparam_conv2d_22_data_stationary == 0) begin
            control_conv2d_22 <= control_conv2d_22_12;
          end 
          if((cparam_conv2d_22_data_stationary == 0) && (conv2d_22_row_count >= cparam_conv2d_22_max_row_count) && (conv2d_22_bat_count >= cparam_conv2d_22_max_bat_count)) begin
            control_conv2d_22 <= control_conv2d_22_7;
          end 
          if(cparam_conv2d_22_data_stationary == 1) begin
            control_conv2d_22 <= control_conv2d_22_7;
          end 
          if((cparam_conv2d_22_data_stationary == 1) && (conv2d_22_och_count >= cparam_conv2d_22_max_och_count)) begin
            control_conv2d_22 <= control_conv2d_22_12;
          end 
          if(!conv2d_22_skip_write_out && (conv2d_22_prev_och_count >= cparam_conv2d_22_max_och_count) && (conv2d_22_prev_row_count >= cparam_conv2d_22_max_row_count) && (conv2d_22_prev_bat_count >= cparam_conv2d_22_max_bat_count)) begin
            control_conv2d_22 <= control_conv2d_22_27;
          end 
        end
        control_conv2d_22_27: begin
          if(_maxi_write_idle && !_maxi_has_outstanding_write) begin
            control_conv2d_22 <= control_conv2d_22_28;
          end 
        end
        control_conv2d_22_28: begin
          if(main_fsm == 63) begin
            _control_conv2d_22_called <= 0;
          end 
          if(main_fsm == 63) begin
            control_conv2d_22 <= control_conv2d_22_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_28_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_28 <= write_burst_packed_fsm_28_init;
      write_burst_packed_addr_1758 <= 0;
      write_burst_packed_stride_1759 <= 0;
      write_burst_packed_length_1760 <= 0;
      write_burst_packed_done_1761 <= 0;
    end else begin
      case(write_burst_packed_fsm_28)
        write_burst_packed_fsm_28_init: begin
          write_burst_packed_addr_1758 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_1759 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_1760 <= _maxi_read_local_size_buf;
          write_burst_packed_done_1761 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 9) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_28 <= write_burst_packed_fsm_28_1;
          end 
        end
        write_burst_packed_fsm_28_1: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_packed_addr_1758 <= write_burst_packed_addr_1758 + write_burst_packed_stride_1759;
            write_burst_packed_length_1760 <= write_burst_packed_length_1760 - 1;
            write_burst_packed_done_1761 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_packed_length_1760 <= 1)) begin
            write_burst_packed_done_1761 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_packed_done_1761 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_packed_length_1760 <= 1)) begin
            write_burst_packed_fsm_28 <= write_burst_packed_fsm_28_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_packed_fsm_28 <= write_burst_packed_fsm_28_init;
          end 
          if(0) begin
            write_burst_packed_fsm_28 <= write_burst_packed_fsm_28_init;
          end 
        end
      endcase
    end
  end

  localparam write_burst_packed_fsm_29_1 = 1;

  always @(posedge CLK) begin
    if(RST) begin
      write_burst_packed_fsm_29 <= write_burst_packed_fsm_29_init;
      write_burst_packed_addr_1771 <= 0;
      write_burst_packed_stride_1772 <= 0;
      write_burst_packed_length_1773 <= 0;
      write_burst_packed_done_1774 <= 0;
    end else begin
      case(write_burst_packed_fsm_29)
        write_burst_packed_fsm_29_init: begin
          write_burst_packed_addr_1771 <= _maxi_read_local_addr_buf;
          write_burst_packed_stride_1772 <= _maxi_read_local_stride_buf;
          write_burst_packed_length_1773 <= _maxi_read_local_size_buf;
          write_burst_packed_done_1774 <= 0;
          if((_maxi_read_data_fsm == 1) && (_maxi_read_op_sel_buf == 10) && (_maxi_read_local_size_buf > 0)) begin
            write_burst_packed_fsm_29 <= write_burst_packed_fsm_29_1;
          end 
        end
        write_burst_packed_fsm_29_1: begin
          if(_maxi_rvalid_sb_0) begin
            write_burst_packed_addr_1771 <= write_burst_packed_addr_1771 + write_burst_packed_stride_1772;
            write_burst_packed_length_1773 <= write_burst_packed_length_1773 - 1;
            write_burst_packed_done_1774 <= 0;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_packed_length_1773 <= 1)) begin
            write_burst_packed_done_1774 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_packed_done_1774 <= 1;
          end 
          if(_maxi_rvalid_sb_0 && (write_burst_packed_length_1773 <= 1)) begin
            write_burst_packed_fsm_29 <= write_burst_packed_fsm_29_init;
          end 
          if(_maxi_rvalid_sb_0 && 0) begin
            write_burst_packed_fsm_29 <= write_burst_packed_fsm_29_init;
          end 
          if(0) begin
            write_burst_packed_fsm_29 <= write_burst_packed_fsm_29_init;
          end 
        end
      endcase
    end
  end

  localparam conv2d_22_comp_fsm_1 = 1;
  localparam conv2d_22_comp_fsm_2 = 2;
  localparam conv2d_22_comp_fsm_3 = 3;
  localparam conv2d_22_comp_fsm_4 = 4;
  localparam conv2d_22_comp_fsm_5 = 5;
  localparam conv2d_22_comp_fsm_6 = 6;

  always @(posedge CLK) begin
    if(RST) begin
      conv2d_22_comp_fsm <= conv2d_22_comp_fsm_init;
      conv2d_22_stream_act_local_0 <= 0;
      conv2d_22_stream_out_local_col <= 0;
      conv2d_22_stream_out_local_val <= 0;
      conv2d_22_col_count <= 0;
      conv2d_22_col_select <= 0;
      conv2d_22_filter_page_comp_offset_buf <= 0;
      conv2d_22_act_page_comp_offset_buf_0 <= 0;
      conv2d_22_out_page_comp_offset_buf <= 0;
      conv2d_22_row_count_buf <= 0;
      conv2d_22_row_select_buf <= 0;
      conv2d_22_och_count_buf <= 0;
      conv2d_22_next_stream_num_ops <= 0;
      conv2d_22_stream_pad_masks <= 0;
      conv2d_22_sync_comp_count <= 0;
    end else begin
      if(_stream_conv2d_22_sink_stop) begin
        conv2d_22_sync_comp_count <= conv2d_22_sync_comp_count + 1;
      end 
      if(control_conv2d_22 == 6) begin
        conv2d_22_sync_comp_count <= 0;
      end 
      case(conv2d_22_comp_fsm)
        conv2d_22_comp_fsm_init: begin
          if((control_conv2d_22 == 19) && !conv2d_22_skip_comp) begin
            conv2d_22_comp_fsm <= conv2d_22_comp_fsm_1;
          end 
        end
        conv2d_22_comp_fsm_1: begin
          conv2d_22_stream_act_local_0 <= 0;
          if(cparam_conv2d_22_stream_act_local_small_flags_0) begin
            conv2d_22_stream_act_local_0 <= cparam_conv2d_22_stream_act_local_small_offset;
          end 
          if(cparam_conv2d_22_stream_act_local_large_flags_0) begin
            conv2d_22_stream_act_local_0 <= cparam_conv2d_22_stream_act_local_large_offset;
          end 
          conv2d_22_stream_out_local_col <= 0;
          if((cparam_conv2d_22_data_stationary == 1) && (conv2d_22_och_count == 0)) begin
            conv2d_22_stream_out_local_val <= 0;
          end 
          conv2d_22_col_count <= 0;
          conv2d_22_col_select <= cparam_conv2d_22_col_select_initval;
          conv2d_22_filter_page_comp_offset_buf <= conv2d_22_filter_page_comp_offset;
          conv2d_22_act_page_comp_offset_buf_0 <= conv2d_22_act_page_comp_offset_0;
          conv2d_22_out_page_comp_offset_buf <= conv2d_22_out_page_comp_offset;
          conv2d_22_row_count_buf <= conv2d_22_row_count;
          conv2d_22_row_select_buf <= conv2d_22_row_select;
          conv2d_22_och_count_buf <= conv2d_22_och_count;
          conv2d_22_next_stream_num_ops <= (conv2d_22_och_count >= cparam_conv2d_22_max_och_count)? cparam_conv2d_22_stream_num_ops_res : cparam_conv2d_22_stream_num_ops;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_2;
        end
        conv2d_22_comp_fsm_2: begin
          conv2d_22_stream_pad_masks <= { conv2d_22_stream_pad_mask_0_0 };
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_3;
        end
        conv2d_22_comp_fsm_3: begin
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          if(_stream_conv2d_22_stream_oready) begin
            conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
          end 
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_4;
        end
        conv2d_22_comp_fsm_4: begin
          if(!_stream_conv2d_22_source_busy) begin
            conv2d_22_comp_fsm <= conv2d_22_comp_fsm_5;
          end 
        end
        conv2d_22_comp_fsm_5: begin
          if(_stream_conv2d_22_busy) begin
            conv2d_22_comp_fsm <= conv2d_22_comp_fsm_6;
          end 
        end
        conv2d_22_comp_fsm_6: begin
          if(!((conv2d_22_col_select == 0)? cparam_conv2d_22_inc_act_laddr_conds_0 : 0)) begin
            conv2d_22_stream_act_local_0 <= conv2d_22_stream_act_local_0 + cparam_conv2d_22_inc_act_laddr_small;
          end 
          if((conv2d_22_col_select == 0)? cparam_conv2d_22_inc_act_laddr_conds_0 : 0) begin
            conv2d_22_stream_act_local_0 <= conv2d_22_stream_act_local_0 + cparam_conv2d_22_inc_act_laddr_large;
          end 
          if(conv2d_22_col_count >= cparam_conv2d_22_max_col_count) begin
            conv2d_22_stream_act_local_0 <= 0;
          end 
          if((conv2d_22_col_count >= cparam_conv2d_22_max_col_count) && cparam_conv2d_22_stream_act_local_small_flags_0) begin
            conv2d_22_stream_act_local_0 <= cparam_conv2d_22_stream_act_local_small_offset;
          end 
          if((conv2d_22_col_count >= cparam_conv2d_22_max_col_count) && cparam_conv2d_22_stream_act_local_large_flags_0) begin
            conv2d_22_stream_act_local_0 <= cparam_conv2d_22_stream_act_local_large_offset;
          end 
          if(cparam_conv2d_22_data_stationary == 0) begin
            conv2d_22_stream_out_local_col <= conv2d_22_stream_out_local_col + conv2d_22_next_stream_num_ops;
          end 
          if((cparam_conv2d_22_data_stationary == 0) && (conv2d_22_col_count >= cparam_conv2d_22_max_col_count)) begin
            conv2d_22_stream_out_local_col <= 0;
          end 
          if(cparam_conv2d_22_data_stationary == 1) begin
            conv2d_22_stream_out_local_col <= conv2d_22_stream_out_local_col + cparam_conv2d_22_inc_out_laddr_col;
          end 
          if((cparam_conv2d_22_data_stationary == 1) && (conv2d_22_col_count >= cparam_conv2d_22_max_col_count)) begin
            conv2d_22_stream_out_local_val <= conv2d_22_stream_out_local_val + conv2d_22_next_stream_num_ops;
            conv2d_22_stream_out_local_col <= 0;
          end 
          conv2d_22_col_count <= conv2d_22_col_count + cparam_conv2d_22_stride_col_par_col;
          if(conv2d_22_col_count >= cparam_conv2d_22_max_col_count) begin
            conv2d_22_col_count <= 0;
          end 
          conv2d_22_col_select <= conv2d_22_col_select + cparam_conv2d_22_stride_col_mod_filter_num;
          if(conv2d_22_col_select + cparam_conv2d_22_stride_col_mod_filter_num >= 1) begin
            conv2d_22_col_select <= conv2d_22_col_select - cparam_conv2d_22_filter_num_col_minus_stride_col_mod;
          end 
          if(conv2d_22_col_count >= cparam_conv2d_22_max_col_count) begin
            conv2d_22_col_select <= cparam_conv2d_22_col_select_initval;
          end 
          conv2d_22_comp_fsm <= conv2d_22_comp_fsm_2;
          if(conv2d_22_col_count >= cparam_conv2d_22_max_col_count) begin
            conv2d_22_comp_fsm <= conv2d_22_comp_fsm_init;
          end 
        end
      endcase
    end
  end

  localparam _stream_conv2d_22_source_7_source_pat_fsm_0_1 = 1;
  localparam _stream_conv2d_22_source_7_source_pat_fsm_0_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_22_source_7_source_pat_fsm_0 <= _stream_conv2d_22_source_7_source_pat_fsm_0_init;
    end else begin
      case(_stream_conv2d_22_source_7_source_pat_fsm_0)
        _stream_conv2d_22_source_7_source_pat_fsm_0_init: begin
          if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_7_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_7_source_pat_fsm_0 <= _stream_conv2d_22_source_7_source_pat_fsm_0_1;
          end 
        end
        _stream_conv2d_22_source_7_source_pat_fsm_0_1: begin
          if(_stream_conv2d_22_source_stop && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_7_source_pat_fsm_0 <= _stream_conv2d_22_source_7_source_pat_fsm_0_init;
          end 
          if((_source_stream_conv2d_22_source_7_pat_count_0 == 0) && (_source_stream_conv2d_22_source_7_pat_count_1 == 0) && (_source_stream_conv2d_22_source_7_pat_count_2 == 0) && (_source_stream_conv2d_22_source_7_pat_count_3 == 0) && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_7_source_pat_fsm_0 <= _stream_conv2d_22_source_7_source_pat_fsm_0_2;
          end 
        end
        _stream_conv2d_22_source_7_source_pat_fsm_0_2: begin
          if(_stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_7_source_pat_fsm_0 <= _stream_conv2d_22_source_7_source_pat_fsm_0_init;
          end 
        end
      endcase
    end
  end

  localparam _stream_conv2d_22_source_9_source_pat_fsm_1_1 = 1;
  localparam _stream_conv2d_22_source_9_source_pat_fsm_1_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_22_source_9_source_pat_fsm_1 <= _stream_conv2d_22_source_9_source_pat_fsm_1_init;
    end else begin
      case(_stream_conv2d_22_source_9_source_pat_fsm_1)
        _stream_conv2d_22_source_9_source_pat_fsm_1_init: begin
          if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_9_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_9_source_pat_fsm_1 <= _stream_conv2d_22_source_9_source_pat_fsm_1_1;
          end 
        end
        _stream_conv2d_22_source_9_source_pat_fsm_1_1: begin
          if(_stream_conv2d_22_source_stop && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_9_source_pat_fsm_1 <= _stream_conv2d_22_source_9_source_pat_fsm_1_init;
          end 
          if((_source_stream_conv2d_22_source_9_pat_count_0 == 0) && (_source_stream_conv2d_22_source_9_pat_count_1 == 0) && (_source_stream_conv2d_22_source_9_pat_count_2 == 0) && (_source_stream_conv2d_22_source_9_pat_count_3 == 0) && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_9_source_pat_fsm_1 <= _stream_conv2d_22_source_9_source_pat_fsm_1_2;
          end 
        end
        _stream_conv2d_22_source_9_source_pat_fsm_1_2: begin
          if(_stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_9_source_pat_fsm_1 <= _stream_conv2d_22_source_9_source_pat_fsm_1_init;
          end 
        end
      endcase
    end
  end

  localparam _stream_conv2d_22_source_20_source_pat_fsm_2_1 = 1;
  localparam _stream_conv2d_22_source_20_source_pat_fsm_2_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_22_source_20_source_pat_fsm_2 <= _stream_conv2d_22_source_20_source_pat_fsm_2_init;
    end else begin
      case(_stream_conv2d_22_source_20_source_pat_fsm_2)
        _stream_conv2d_22_source_20_source_pat_fsm_2_init: begin
          if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_20_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_20_source_pat_fsm_2 <= _stream_conv2d_22_source_20_source_pat_fsm_2_1;
          end 
        end
        _stream_conv2d_22_source_20_source_pat_fsm_2_1: begin
          if(_stream_conv2d_22_source_stop && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_20_source_pat_fsm_2 <= _stream_conv2d_22_source_20_source_pat_fsm_2_init;
          end 
          if((_source_stream_conv2d_22_source_20_pat_count_0 == 0) && (_source_stream_conv2d_22_source_20_pat_count_1 == 0) && (_source_stream_conv2d_22_source_20_pat_count_2 == 0) && (_source_stream_conv2d_22_source_20_pat_count_3 == 0) && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_20_source_pat_fsm_2 <= _stream_conv2d_22_source_20_source_pat_fsm_2_2;
          end 
        end
        _stream_conv2d_22_source_20_source_pat_fsm_2_2: begin
          if(_stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_20_source_pat_fsm_2 <= _stream_conv2d_22_source_20_source_pat_fsm_2_init;
          end 
        end
      endcase
    end
  end

  localparam _stream_conv2d_22_source_21_source_pat_fsm_3_1 = 1;
  localparam _stream_conv2d_22_source_21_source_pat_fsm_3_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_22_source_21_source_pat_fsm_3 <= _stream_conv2d_22_source_21_source_pat_fsm_3_init;
    end else begin
      case(_stream_conv2d_22_source_21_source_pat_fsm_3)
        _stream_conv2d_22_source_21_source_pat_fsm_3_init: begin
          if(_stream_conv2d_22_source_start && _stream_conv2d_22_source_21_source_mode & 5'b10 && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_21_source_pat_fsm_3 <= _stream_conv2d_22_source_21_source_pat_fsm_3_1;
          end 
        end
        _stream_conv2d_22_source_21_source_pat_fsm_3_1: begin
          if(_stream_conv2d_22_source_stop && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_21_source_pat_fsm_3 <= _stream_conv2d_22_source_21_source_pat_fsm_3_init;
          end 
          if((_source_stream_conv2d_22_source_21_pat_count_0 == 0) && (_source_stream_conv2d_22_source_21_pat_count_1 == 0) && (_source_stream_conv2d_22_source_21_pat_count_2 == 0) && (_source_stream_conv2d_22_source_21_pat_count_3 == 0) && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_21_source_pat_fsm_3 <= _stream_conv2d_22_source_21_source_pat_fsm_3_2;
          end 
        end
        _stream_conv2d_22_source_21_source_pat_fsm_3_2: begin
          if(_stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_source_21_source_pat_fsm_3 <= _stream_conv2d_22_source_21_source_pat_fsm_3_init;
          end 
        end
      endcase
    end
  end

  localparam _stream_conv2d_22_sink_26_sink_fsm_4_1 = 1;
  localparam _stream_conv2d_22_sink_26_sink_fsm_4_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream_conv2d_22_sink_26_sink_fsm_4 <= _stream_conv2d_22_sink_26_sink_fsm_4_init;
    end else begin
      case(_stream_conv2d_22_sink_26_sink_fsm_4)
        _stream_conv2d_22_sink_26_sink_fsm_4_init: begin
          if(_stream_conv2d_22_sink_start && _stream_conv2d_22_sink_26_sink_mode & 5'b1 && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_sink_26_sink_fsm_4 <= _stream_conv2d_22_sink_26_sink_fsm_4_1;
          end 
        end
        _stream_conv2d_22_sink_26_sink_fsm_4_1: begin
          if(_stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_sink_26_sink_fsm_4 <= _stream_conv2d_22_sink_26_sink_fsm_4_2;
          end 
        end
        _stream_conv2d_22_sink_26_sink_fsm_4_2: begin
          if(stream_conv2d_22_sink_27_data && (_stream_conv2d_22_sink_26_sink_count == 1) && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_sink_26_sink_fsm_4 <= _stream_conv2d_22_sink_26_sink_fsm_4_init;
          end 
          if(_stream_conv2d_22_sink_stop && _stream_conv2d_22_stream_oready) begin
            _stream_conv2d_22_sink_26_sink_fsm_4 <= _stream_conv2d_22_sink_26_sink_fsm_4_init;
          end 
        end
      endcase
    end
  end

  localparam control__lazy_reshape_24_1 = 1;
  localparam control__lazy_reshape_24_2 = 2;
  localparam control__lazy_reshape_24_3 = 3;
  localparam control__lazy_reshape_24_4 = 4;
  localparam control__lazy_reshape_24_5 = 5;
  localparam control__lazy_reshape_24_6 = 6;
  localparam control__lazy_reshape_24_7 = 7;
  localparam control__lazy_reshape_24_8 = 8;
  localparam control__lazy_reshape_24_9 = 9;
  localparam control__lazy_reshape_24_10 = 10;
  localparam control__lazy_reshape_24_11 = 11;
  localparam control__lazy_reshape_24_12 = 12;
  localparam control__lazy_reshape_24_13 = 13;
  localparam control__lazy_reshape_24_14 = 14;
  localparam control__lazy_reshape_24_15 = 15;

  always @(posedge CLK) begin
    if(RST) begin
      control__lazy_reshape_24 <= control__lazy_reshape_24_init;
      _control__lazy_reshape_24_called <= 0;
      _lazy_reshape_24_total_count <= 0;
      _lazy_reshape_24_in_offset <= 0;
      _lazy_reshape_24_out_offset <= 0;
      _lazy_reshape_24_count_read <= 0;
      _lazy_reshape_24_count_copy <= 0;
      _lazy_reshape_24_count_write <= 0;
      _lazy_reshape_24_copy_src <= 0;
      _lazy_reshape_24_copy_dst <= 0;
      _lazy_reshape_24_copy_size <= 0;
    end else begin
      case(control__lazy_reshape_24)
        control__lazy_reshape_24_init: begin
          if(main_fsm == 73) begin
            _control__lazy_reshape_24_called <= 1;
          end 
          if(main_fsm == 73) begin
            control__lazy_reshape_24 <= control__lazy_reshape_24_1;
          end 
        end
        control__lazy_reshape_24_1: begin
          control__lazy_reshape_24 <= control__lazy_reshape_24_2;
        end
        control__lazy_reshape_24_2: begin
          _lazy_reshape_24_total_count <= 0;
          _lazy_reshape_24_in_offset <= 0;
          _lazy_reshape_24_out_offset <= 0;
          _lazy_reshape_24_count_read <= 0;
          _lazy_reshape_24_count_copy <= 0;
          _lazy_reshape_24_count_write <= 0;
          _lazy_reshape_24_copy_src <= 0;
          _lazy_reshape_24_copy_dst <= 0;
          _lazy_reshape_24_copy_size <= 0;
          control__lazy_reshape_24 <= control__lazy_reshape_24_3;
        end
        control__lazy_reshape_24_3: begin
          if(_maxi_read_req_idle) begin
            control__lazy_reshape_24 <= control__lazy_reshape_24_4;
          end 
        end
        control__lazy_reshape_24_4: begin
          if(_maxi_read_idle) begin
            control__lazy_reshape_24 <= control__lazy_reshape_24_5;
          end 
        end
        control__lazy_reshape_24_5: begin
          _lazy_reshape_24_in_offset <= _lazy_reshape_24_in_offset + cparam__lazy_reshape_24_in_offset_inc;
          _lazy_reshape_24_count_read <= _lazy_reshape_24_count_read + cparam__lazy_reshape_24_read_size;
          _lazy_reshape_24_copy_src <= 0;
          control__lazy_reshape_24 <= control__lazy_reshape_24_6;
        end
        control__lazy_reshape_24_6: begin
          if(cparam__lazy_reshape_24_read_size <= cparam__lazy_reshape_24_write_size) begin
            _lazy_reshape_24_copy_size <= cparam__lazy_reshape_24_read_size;
          end 
          if((cparam__lazy_reshape_24_read_size <= cparam__lazy_reshape_24_write_size) && (_lazy_reshape_24_count_read - _lazy_reshape_24_count_copy < cparam__lazy_reshape_24_read_size)) begin
            _lazy_reshape_24_copy_size <= _lazy_reshape_24_count_read - _lazy_reshape_24_count_copy;
          end 
          if(cparam__lazy_reshape_24_write_size < cparam__lazy_reshape_24_read_size) begin
            _lazy_reshape_24_copy_size <= cparam__lazy_reshape_24_write_size;
          end 
          if((cparam__lazy_reshape_24_write_size < cparam__lazy_reshape_24_read_size) && (_lazy_reshape_24_count_read - _lazy_reshape_24_count_copy < cparam__lazy_reshape_24_write_size)) begin
            _lazy_reshape_24_copy_size <= _lazy_reshape_24_count_read - _lazy_reshape_24_count_copy;
          end 
          if(_lazy_reshape_24_count_read == _lazy_reshape_24_count_copy) begin
            control__lazy_reshape_24 <= control__lazy_reshape_24_3;
          end 
          if(_lazy_reshape_24_count_read > _lazy_reshape_24_count_copy) begin
            control__lazy_reshape_24 <= control__lazy_reshape_24_7;
          end 
        end
        control__lazy_reshape_24_7: begin
          control__lazy_reshape_24 <= control__lazy_reshape_24_8;
          if(_stream__lazy_reshape_24_stream_oready) begin
            control__lazy_reshape_24 <= control__lazy_reshape_24_8;
          end 
        end
        control__lazy_reshape_24_8: begin
          control__lazy_reshape_24 <= control__lazy_reshape_24_9;
        end
        control__lazy_reshape_24_9: begin
          if(_stream__lazy_reshape_24_busy) begin
            control__lazy_reshape_24 <= control__lazy_reshape_24_10;
          end 
        end
        control__lazy_reshape_24_10: begin
          if(!_stream__lazy_reshape_24_busy) begin
            control__lazy_reshape_24 <= control__lazy_reshape_24_11;
          end 
        end
        control__lazy_reshape_24_11: begin
          _lazy_reshape_24_count_copy <= _lazy_reshape_24_count_copy + _lazy_reshape_24_copy_size;
          if(_lazy_reshape_24_count_write + cparam__lazy_reshape_24_write_size > _lazy_reshape_24_count_copy + _lazy_reshape_24_copy_size) begin
            _lazy_reshape_24_copy_src <= 0;
            _lazy_reshape_24_copy_dst <= _lazy_reshape_24_copy_dst + _lazy_reshape_24_copy_size;
          end 
          if(_lazy_reshape_24_count_write + cparam__lazy_reshape_24_write_size <= _lazy_reshape_24_count_copy + _lazy_reshape_24_copy_size) begin
            _lazy_reshape_24_copy_src <= _lazy_reshape_24_copy_src + _lazy_reshape_24_copy_size;
            _lazy_reshape_24_copy_dst <= 0;
          end 
          if(_lazy_reshape_24_count_write + cparam__lazy_reshape_24_write_size > _lazy_reshape_24_count_copy + _lazy_reshape_24_copy_size) begin
            control__lazy_reshape_24 <= control__lazy_reshape_24_3;
          end 
          if(_lazy_reshape_24_count_write + cparam__lazy_reshape_24_write_size <= _lazy_reshape_24_count_copy + _lazy_reshape_24_copy_size) begin
            control__lazy_reshape_24 <= control__lazy_reshape_24_12;
          end 
        end
        control__lazy_reshape_24_12: begin
          if(_maxi_write_req_idle) begin
            control__lazy_reshape_24 <= control__lazy_reshape_24_13;
          end 
        end
        control__lazy_reshape_24_13: begin
          if(_maxi_write_idle && !_maxi_has_outstanding_write) begin
            control__lazy_reshape_24 <= control__lazy_reshape_24_14;
          end 
        end
        control__lazy_reshape_24_14: begin
          _lazy_reshape_24_total_count <= _lazy_reshape_24_total_count + cparam__lazy_reshape_24_write_size;
          _lazy_reshape_24_out_offset <= _lazy_reshape_24_out_offset + cparam__lazy_reshape_24_out_offset_inc;
          _lazy_reshape_24_count_write <= _lazy_reshape_24_count_write + cparam__lazy_reshape_24_write_size;
          _lazy_reshape_24_copy_dst <= 0;
          control__lazy_reshape_24 <= control__lazy_reshape_24_6;
          if(_lazy_reshape_24_total_count + cparam__lazy_reshape_24_write_size >= cparam__lazy_reshape_24_total_size) begin
            control__lazy_reshape_24 <= control__lazy_reshape_24_15;
          end 
        end
        control__lazy_reshape_24_15: begin
          if(main_fsm == 76) begin
            _control__lazy_reshape_24_called <= 0;
          end 
          if(main_fsm == 76) begin
            control__lazy_reshape_24 <= control__lazy_reshape_24_init;
          end 
        end
      endcase
    end
  end

  localparam _stream__lazy_reshape_24_source_0_source_fsm_0_1 = 1;
  localparam _stream__lazy_reshape_24_source_0_source_fsm_0_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream__lazy_reshape_24_source_0_source_fsm_0 <= _stream__lazy_reshape_24_source_0_source_fsm_0_init;
    end else begin
      case(_stream__lazy_reshape_24_source_0_source_fsm_0)
        _stream__lazy_reshape_24_source_0_source_fsm_0_init: begin
          if(_stream__lazy_reshape_24_source_start && _stream__lazy_reshape_24_source_0_source_mode & 5'b1 && _stream__lazy_reshape_24_stream_oready) begin
            _stream__lazy_reshape_24_source_0_source_fsm_0 <= _stream__lazy_reshape_24_source_0_source_fsm_0_1;
          end 
        end
        _stream__lazy_reshape_24_source_0_source_fsm_0_1: begin
          if(_stream__lazy_reshape_24_stream_oready) begin
            _stream__lazy_reshape_24_source_0_source_fsm_0 <= _stream__lazy_reshape_24_source_0_source_fsm_0_2;
          end 
        end
        _stream__lazy_reshape_24_source_0_source_fsm_0_2: begin
          if((_stream__lazy_reshape_24_source_0_source_count == 1) && _stream__lazy_reshape_24_stream_oready) begin
            _stream__lazy_reshape_24_source_0_source_fsm_0 <= _stream__lazy_reshape_24_source_0_source_fsm_0_init;
          end 
          if(_stream__lazy_reshape_24_source_stop && _stream__lazy_reshape_24_stream_oready) begin
            _stream__lazy_reshape_24_source_0_source_fsm_0 <= _stream__lazy_reshape_24_source_0_source_fsm_0_init;
          end 
        end
      endcase
    end
  end

  localparam _stream__lazy_reshape_24_sink_1_sink_fsm_1_1 = 1;
  localparam _stream__lazy_reshape_24_sink_1_sink_fsm_1_2 = 2;

  always @(posedge CLK) begin
    if(RST) begin
      _stream__lazy_reshape_24_sink_1_sink_fsm_1 <= _stream__lazy_reshape_24_sink_1_sink_fsm_1_init;
    end else begin
      case(_stream__lazy_reshape_24_sink_1_sink_fsm_1)
        _stream__lazy_reshape_24_sink_1_sink_fsm_1_init: begin
          if(_stream__lazy_reshape_24_sink_start && _stream__lazy_reshape_24_sink_1_sink_mode & 5'b1 && _stream__lazy_reshape_24_stream_oready) begin
            _stream__lazy_reshape_24_sink_1_sink_fsm_1 <= _stream__lazy_reshape_24_sink_1_sink_fsm_1_1;
          end 
        end
        _stream__lazy_reshape_24_sink_1_sink_fsm_1_1: begin
          if(_stream__lazy_reshape_24_stream_oready) begin
            _stream__lazy_reshape_24_sink_1_sink_fsm_1 <= _stream__lazy_reshape_24_sink_1_sink_fsm_1_2;
          end 
        end
        _stream__lazy_reshape_24_sink_1_sink_fsm_1_2: begin
          if((_stream__lazy_reshape_24_sink_1_sink_count == 1) && _stream__lazy_reshape_24_stream_oready) begin
            _stream__lazy_reshape_24_sink_1_sink_fsm_1 <= _stream__lazy_reshape_24_sink_1_sink_fsm_1_init;
          end 
          if(_stream__lazy_reshape_24_sink_stop && _stream__lazy_reshape_24_stream_oready) begin
            _stream__lazy_reshape_24_sink_1_sink_fsm_1 <= _stream__lazy_reshape_24_sink_1_sink_fsm_1_init;
          end 
        end
      endcase
    end
  end


endmodule



module _maxi_read_req_fifo
(
  input CLK,
  input RST,
  input _maxi_read_req_fifo_enq,
  input [137-1:0] _maxi_read_req_fifo_wdata,
  output _maxi_read_req_fifo_full,
  output _maxi_read_req_fifo_almost_full,
  input _maxi_read_req_fifo_deq,
  output [137-1:0] _maxi_read_req_fifo_rdata,
  output _maxi_read_req_fifo_empty,
  output _maxi_read_req_fifo_almost_empty
);

  reg [137-1:0] mem [0:8-1];
  reg [3-1:0] head;
  reg [3-1:0] tail;
  wire is_empty;
  wire is_almost_empty;
  wire is_full;
  wire is_almost_full;
  assign is_empty = head == tail;
  assign is_almost_empty = head == (tail + 1 & 7);
  assign is_full = (head + 1 & 7) == tail;
  assign is_almost_full = (head + 2 & 7) == tail;
  wire [137-1:0] rdata;
  assign _maxi_read_req_fifo_full = is_full;
  assign _maxi_read_req_fifo_almost_full = is_almost_full || is_full;
  assign _maxi_read_req_fifo_empty = is_empty;
  assign _maxi_read_req_fifo_almost_empty = is_almost_empty || is_empty;
  assign rdata = mem[tail];
  assign _maxi_read_req_fifo_rdata = rdata;

  always @(posedge CLK) begin
    if(RST) begin
      head <= 0;
      tail <= 0;
    end else begin
      if(_maxi_read_req_fifo_enq && !is_full) begin
        mem[head] <= _maxi_read_req_fifo_wdata;
        head <= head + 1;
      end 
      if(_maxi_read_req_fifo_deq && !is_empty) begin
        tail <= tail + 1;
      end 
    end
  end


endmodule



module _maxi_write_req_fifo
(
  input CLK,
  input RST,
  input _maxi_write_req_fifo_enq,
  input [137-1:0] _maxi_write_req_fifo_wdata,
  output _maxi_write_req_fifo_full,
  output _maxi_write_req_fifo_almost_full,
  input _maxi_write_req_fifo_deq,
  output [137-1:0] _maxi_write_req_fifo_rdata,
  output _maxi_write_req_fifo_empty,
  output _maxi_write_req_fifo_almost_empty
);

  reg [137-1:0] mem [0:8-1];
  reg [3-1:0] head;
  reg [3-1:0] tail;
  wire is_empty;
  wire is_almost_empty;
  wire is_full;
  wire is_almost_full;
  assign is_empty = head == tail;
  assign is_almost_empty = head == (tail + 1 & 7);
  assign is_full = (head + 1 & 7) == tail;
  assign is_almost_full = (head + 2 & 7) == tail;
  wire [137-1:0] rdata;
  assign _maxi_write_req_fifo_full = is_full;
  assign _maxi_write_req_fifo_almost_full = is_almost_full || is_full;
  assign _maxi_write_req_fifo_empty = is_empty;
  assign _maxi_write_req_fifo_almost_empty = is_almost_empty || is_empty;
  assign rdata = mem[tail];
  assign _maxi_write_req_fifo_rdata = rdata;

  always @(posedge CLK) begin
    if(RST) begin
      head <= 0;
      tail <= 0;
    end else begin
      if(_maxi_write_req_fifo_enq && !is_full) begin
        mem[head] <= _maxi_write_req_fifo_wdata;
        head <= head + 1;
      end 
      if(_maxi_write_req_fifo_deq && !is_empty) begin
        tail <= tail + 1;
      end 
    end
  end


endmodule



module ram_w16_l65536_id0_0
(
  input CLK,
  input [15-1:0] ram_w16_l65536_id0_0_0_addr,
  output [16-1:0] ram_w16_l65536_id0_0_0_rdata,
  input [16-1:0] ram_w16_l65536_id0_0_0_wdata,
  input ram_w16_l65536_id0_0_0_wenable,
  input ram_w16_l65536_id0_0_0_enable,
  input [15-1:0] ram_w16_l65536_id0_0_1_addr,
  output [16-1:0] ram_w16_l65536_id0_0_1_rdata,
  input [16-1:0] ram_w16_l65536_id0_0_1_wdata,
  input ram_w16_l65536_id0_0_1_wenable,
  input ram_w16_l65536_id0_0_1_enable
);

  reg [16-1:0] ram_w16_l65536_id0_0_0_rdata_out;
  assign ram_w16_l65536_id0_0_0_rdata = ram_w16_l65536_id0_0_0_rdata_out;
  reg [16-1:0] ram_w16_l65536_id0_0_1_rdata_out;
  assign ram_w16_l65536_id0_0_1_rdata = ram_w16_l65536_id0_0_1_rdata_out;
  reg [16-1:0] mem [0:32768-1];

  always @(posedge CLK) begin
    if(ram_w16_l65536_id0_0_0_enable) begin
      if(ram_w16_l65536_id0_0_0_wenable) begin
        mem[ram_w16_l65536_id0_0_0_addr] <= ram_w16_l65536_id0_0_0_wdata;
        ram_w16_l65536_id0_0_0_rdata_out <= ram_w16_l65536_id0_0_0_wdata;
      end else begin
        ram_w16_l65536_id0_0_0_rdata_out <= mem[ram_w16_l65536_id0_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l65536_id0_0_1_enable) begin
      if(ram_w16_l65536_id0_0_1_wenable) begin
        mem[ram_w16_l65536_id0_0_1_addr] <= ram_w16_l65536_id0_0_1_wdata;
        ram_w16_l65536_id0_0_1_rdata_out <= ram_w16_l65536_id0_0_1_wdata;
      end else begin
        ram_w16_l65536_id0_0_1_rdata_out <= mem[ram_w16_l65536_id0_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l65536_id0_1
(
  input CLK,
  input [15-1:0] ram_w16_l65536_id0_1_0_addr,
  output [16-1:0] ram_w16_l65536_id0_1_0_rdata,
  input [16-1:0] ram_w16_l65536_id0_1_0_wdata,
  input ram_w16_l65536_id0_1_0_wenable,
  input ram_w16_l65536_id0_1_0_enable,
  input [15-1:0] ram_w16_l65536_id0_1_1_addr,
  output [16-1:0] ram_w16_l65536_id0_1_1_rdata,
  input [16-1:0] ram_w16_l65536_id0_1_1_wdata,
  input ram_w16_l65536_id0_1_1_wenable,
  input ram_w16_l65536_id0_1_1_enable
);

  reg [16-1:0] ram_w16_l65536_id0_1_0_rdata_out;
  assign ram_w16_l65536_id0_1_0_rdata = ram_w16_l65536_id0_1_0_rdata_out;
  reg [16-1:0] ram_w16_l65536_id0_1_1_rdata_out;
  assign ram_w16_l65536_id0_1_1_rdata = ram_w16_l65536_id0_1_1_rdata_out;
  reg [16-1:0] mem [0:32768-1];

  always @(posedge CLK) begin
    if(ram_w16_l65536_id0_1_0_enable) begin
      if(ram_w16_l65536_id0_1_0_wenable) begin
        mem[ram_w16_l65536_id0_1_0_addr] <= ram_w16_l65536_id0_1_0_wdata;
        ram_w16_l65536_id0_1_0_rdata_out <= ram_w16_l65536_id0_1_0_wdata;
      end else begin
        ram_w16_l65536_id0_1_0_rdata_out <= mem[ram_w16_l65536_id0_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l65536_id0_1_1_enable) begin
      if(ram_w16_l65536_id0_1_1_wenable) begin
        mem[ram_w16_l65536_id0_1_1_addr] <= ram_w16_l65536_id0_1_1_wdata;
        ram_w16_l65536_id0_1_1_rdata_out <= ram_w16_l65536_id0_1_1_wdata;
      end else begin
        ram_w16_l65536_id0_1_1_rdata_out <= mem[ram_w16_l65536_id0_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id0_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id0_0_0_addr,
  output [16-1:0] ram_w16_l512_id0_0_0_rdata,
  input [16-1:0] ram_w16_l512_id0_0_0_wdata,
  input ram_w16_l512_id0_0_0_wenable,
  input ram_w16_l512_id0_0_0_enable,
  input [8-1:0] ram_w16_l512_id0_0_1_addr,
  output [16-1:0] ram_w16_l512_id0_0_1_rdata,
  input [16-1:0] ram_w16_l512_id0_0_1_wdata,
  input ram_w16_l512_id0_0_1_wenable,
  input ram_w16_l512_id0_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id0_0_0_rdata_out;
  assign ram_w16_l512_id0_0_0_rdata = ram_w16_l512_id0_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id0_0_1_rdata_out;
  assign ram_w16_l512_id0_0_1_rdata = ram_w16_l512_id0_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id0_0_0_enable) begin
      if(ram_w16_l512_id0_0_0_wenable) begin
        mem[ram_w16_l512_id0_0_0_addr] <= ram_w16_l512_id0_0_0_wdata;
        ram_w16_l512_id0_0_0_rdata_out <= ram_w16_l512_id0_0_0_wdata;
      end else begin
        ram_w16_l512_id0_0_0_rdata_out <= mem[ram_w16_l512_id0_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id0_0_1_enable) begin
      if(ram_w16_l512_id0_0_1_wenable) begin
        mem[ram_w16_l512_id0_0_1_addr] <= ram_w16_l512_id0_0_1_wdata;
        ram_w16_l512_id0_0_1_rdata_out <= ram_w16_l512_id0_0_1_wdata;
      end else begin
        ram_w16_l512_id0_0_1_rdata_out <= mem[ram_w16_l512_id0_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id0_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id0_1_0_addr,
  output [16-1:0] ram_w16_l512_id0_1_0_rdata,
  input [16-1:0] ram_w16_l512_id0_1_0_wdata,
  input ram_w16_l512_id0_1_0_wenable,
  input ram_w16_l512_id0_1_0_enable,
  input [8-1:0] ram_w16_l512_id0_1_1_addr,
  output [16-1:0] ram_w16_l512_id0_1_1_rdata,
  input [16-1:0] ram_w16_l512_id0_1_1_wdata,
  input ram_w16_l512_id0_1_1_wenable,
  input ram_w16_l512_id0_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id0_1_0_rdata_out;
  assign ram_w16_l512_id0_1_0_rdata = ram_w16_l512_id0_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id0_1_1_rdata_out;
  assign ram_w16_l512_id0_1_1_rdata = ram_w16_l512_id0_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id0_1_0_enable) begin
      if(ram_w16_l512_id0_1_0_wenable) begin
        mem[ram_w16_l512_id0_1_0_addr] <= ram_w16_l512_id0_1_0_wdata;
        ram_w16_l512_id0_1_0_rdata_out <= ram_w16_l512_id0_1_0_wdata;
      end else begin
        ram_w16_l512_id0_1_0_rdata_out <= mem[ram_w16_l512_id0_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id0_1_1_enable) begin
      if(ram_w16_l512_id0_1_1_wenable) begin
        mem[ram_w16_l512_id0_1_1_addr] <= ram_w16_l512_id0_1_1_wdata;
        ram_w16_l512_id0_1_1_rdata_out <= ram_w16_l512_id0_1_1_wdata;
      end else begin
        ram_w16_l512_id0_1_1_rdata_out <= mem[ram_w16_l512_id0_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id1_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id1_0_0_addr,
  output [16-1:0] ram_w16_l512_id1_0_0_rdata,
  input [16-1:0] ram_w16_l512_id1_0_0_wdata,
  input ram_w16_l512_id1_0_0_wenable,
  input ram_w16_l512_id1_0_0_enable,
  input [8-1:0] ram_w16_l512_id1_0_1_addr,
  output [16-1:0] ram_w16_l512_id1_0_1_rdata,
  input [16-1:0] ram_w16_l512_id1_0_1_wdata,
  input ram_w16_l512_id1_0_1_wenable,
  input ram_w16_l512_id1_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id1_0_0_rdata_out;
  assign ram_w16_l512_id1_0_0_rdata = ram_w16_l512_id1_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id1_0_1_rdata_out;
  assign ram_w16_l512_id1_0_1_rdata = ram_w16_l512_id1_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id1_0_0_enable) begin
      if(ram_w16_l512_id1_0_0_wenable) begin
        mem[ram_w16_l512_id1_0_0_addr] <= ram_w16_l512_id1_0_0_wdata;
        ram_w16_l512_id1_0_0_rdata_out <= ram_w16_l512_id1_0_0_wdata;
      end else begin
        ram_w16_l512_id1_0_0_rdata_out <= mem[ram_w16_l512_id1_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id1_0_1_enable) begin
      if(ram_w16_l512_id1_0_1_wenable) begin
        mem[ram_w16_l512_id1_0_1_addr] <= ram_w16_l512_id1_0_1_wdata;
        ram_w16_l512_id1_0_1_rdata_out <= ram_w16_l512_id1_0_1_wdata;
      end else begin
        ram_w16_l512_id1_0_1_rdata_out <= mem[ram_w16_l512_id1_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id1_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id1_1_0_addr,
  output [16-1:0] ram_w16_l512_id1_1_0_rdata,
  input [16-1:0] ram_w16_l512_id1_1_0_wdata,
  input ram_w16_l512_id1_1_0_wenable,
  input ram_w16_l512_id1_1_0_enable,
  input [8-1:0] ram_w16_l512_id1_1_1_addr,
  output [16-1:0] ram_w16_l512_id1_1_1_rdata,
  input [16-1:0] ram_w16_l512_id1_1_1_wdata,
  input ram_w16_l512_id1_1_1_wenable,
  input ram_w16_l512_id1_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id1_1_0_rdata_out;
  assign ram_w16_l512_id1_1_0_rdata = ram_w16_l512_id1_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id1_1_1_rdata_out;
  assign ram_w16_l512_id1_1_1_rdata = ram_w16_l512_id1_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id1_1_0_enable) begin
      if(ram_w16_l512_id1_1_0_wenable) begin
        mem[ram_w16_l512_id1_1_0_addr] <= ram_w16_l512_id1_1_0_wdata;
        ram_w16_l512_id1_1_0_rdata_out <= ram_w16_l512_id1_1_0_wdata;
      end else begin
        ram_w16_l512_id1_1_0_rdata_out <= mem[ram_w16_l512_id1_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id1_1_1_enable) begin
      if(ram_w16_l512_id1_1_1_wenable) begin
        mem[ram_w16_l512_id1_1_1_addr] <= ram_w16_l512_id1_1_1_wdata;
        ram_w16_l512_id1_1_1_rdata_out <= ram_w16_l512_id1_1_1_wdata;
      end else begin
        ram_w16_l512_id1_1_1_rdata_out <= mem[ram_w16_l512_id1_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id2_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id2_0_0_addr,
  output [16-1:0] ram_w16_l512_id2_0_0_rdata,
  input [16-1:0] ram_w16_l512_id2_0_0_wdata,
  input ram_w16_l512_id2_0_0_wenable,
  input ram_w16_l512_id2_0_0_enable,
  input [8-1:0] ram_w16_l512_id2_0_1_addr,
  output [16-1:0] ram_w16_l512_id2_0_1_rdata,
  input [16-1:0] ram_w16_l512_id2_0_1_wdata,
  input ram_w16_l512_id2_0_1_wenable,
  input ram_w16_l512_id2_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id2_0_0_rdata_out;
  assign ram_w16_l512_id2_0_0_rdata = ram_w16_l512_id2_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id2_0_1_rdata_out;
  assign ram_w16_l512_id2_0_1_rdata = ram_w16_l512_id2_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id2_0_0_enable) begin
      if(ram_w16_l512_id2_0_0_wenable) begin
        mem[ram_w16_l512_id2_0_0_addr] <= ram_w16_l512_id2_0_0_wdata;
        ram_w16_l512_id2_0_0_rdata_out <= ram_w16_l512_id2_0_0_wdata;
      end else begin
        ram_w16_l512_id2_0_0_rdata_out <= mem[ram_w16_l512_id2_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id2_0_1_enable) begin
      if(ram_w16_l512_id2_0_1_wenable) begin
        mem[ram_w16_l512_id2_0_1_addr] <= ram_w16_l512_id2_0_1_wdata;
        ram_w16_l512_id2_0_1_rdata_out <= ram_w16_l512_id2_0_1_wdata;
      end else begin
        ram_w16_l512_id2_0_1_rdata_out <= mem[ram_w16_l512_id2_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id2_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id2_1_0_addr,
  output [16-1:0] ram_w16_l512_id2_1_0_rdata,
  input [16-1:0] ram_w16_l512_id2_1_0_wdata,
  input ram_w16_l512_id2_1_0_wenable,
  input ram_w16_l512_id2_1_0_enable,
  input [8-1:0] ram_w16_l512_id2_1_1_addr,
  output [16-1:0] ram_w16_l512_id2_1_1_rdata,
  input [16-1:0] ram_w16_l512_id2_1_1_wdata,
  input ram_w16_l512_id2_1_1_wenable,
  input ram_w16_l512_id2_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id2_1_0_rdata_out;
  assign ram_w16_l512_id2_1_0_rdata = ram_w16_l512_id2_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id2_1_1_rdata_out;
  assign ram_w16_l512_id2_1_1_rdata = ram_w16_l512_id2_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id2_1_0_enable) begin
      if(ram_w16_l512_id2_1_0_wenable) begin
        mem[ram_w16_l512_id2_1_0_addr] <= ram_w16_l512_id2_1_0_wdata;
        ram_w16_l512_id2_1_0_rdata_out <= ram_w16_l512_id2_1_0_wdata;
      end else begin
        ram_w16_l512_id2_1_0_rdata_out <= mem[ram_w16_l512_id2_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id2_1_1_enable) begin
      if(ram_w16_l512_id2_1_1_wenable) begin
        mem[ram_w16_l512_id2_1_1_addr] <= ram_w16_l512_id2_1_1_wdata;
        ram_w16_l512_id2_1_1_rdata_out <= ram_w16_l512_id2_1_1_wdata;
      end else begin
        ram_w16_l512_id2_1_1_rdata_out <= mem[ram_w16_l512_id2_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id3_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id3_0_0_addr,
  output [16-1:0] ram_w16_l512_id3_0_0_rdata,
  input [16-1:0] ram_w16_l512_id3_0_0_wdata,
  input ram_w16_l512_id3_0_0_wenable,
  input ram_w16_l512_id3_0_0_enable,
  input [8-1:0] ram_w16_l512_id3_0_1_addr,
  output [16-1:0] ram_w16_l512_id3_0_1_rdata,
  input [16-1:0] ram_w16_l512_id3_0_1_wdata,
  input ram_w16_l512_id3_0_1_wenable,
  input ram_w16_l512_id3_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id3_0_0_rdata_out;
  assign ram_w16_l512_id3_0_0_rdata = ram_w16_l512_id3_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id3_0_1_rdata_out;
  assign ram_w16_l512_id3_0_1_rdata = ram_w16_l512_id3_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id3_0_0_enable) begin
      if(ram_w16_l512_id3_0_0_wenable) begin
        mem[ram_w16_l512_id3_0_0_addr] <= ram_w16_l512_id3_0_0_wdata;
        ram_w16_l512_id3_0_0_rdata_out <= ram_w16_l512_id3_0_0_wdata;
      end else begin
        ram_w16_l512_id3_0_0_rdata_out <= mem[ram_w16_l512_id3_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id3_0_1_enable) begin
      if(ram_w16_l512_id3_0_1_wenable) begin
        mem[ram_w16_l512_id3_0_1_addr] <= ram_w16_l512_id3_0_1_wdata;
        ram_w16_l512_id3_0_1_rdata_out <= ram_w16_l512_id3_0_1_wdata;
      end else begin
        ram_w16_l512_id3_0_1_rdata_out <= mem[ram_w16_l512_id3_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id3_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id3_1_0_addr,
  output [16-1:0] ram_w16_l512_id3_1_0_rdata,
  input [16-1:0] ram_w16_l512_id3_1_0_wdata,
  input ram_w16_l512_id3_1_0_wenable,
  input ram_w16_l512_id3_1_0_enable,
  input [8-1:0] ram_w16_l512_id3_1_1_addr,
  output [16-1:0] ram_w16_l512_id3_1_1_rdata,
  input [16-1:0] ram_w16_l512_id3_1_1_wdata,
  input ram_w16_l512_id3_1_1_wenable,
  input ram_w16_l512_id3_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id3_1_0_rdata_out;
  assign ram_w16_l512_id3_1_0_rdata = ram_w16_l512_id3_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id3_1_1_rdata_out;
  assign ram_w16_l512_id3_1_1_rdata = ram_w16_l512_id3_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id3_1_0_enable) begin
      if(ram_w16_l512_id3_1_0_wenable) begin
        mem[ram_w16_l512_id3_1_0_addr] <= ram_w16_l512_id3_1_0_wdata;
        ram_w16_l512_id3_1_0_rdata_out <= ram_w16_l512_id3_1_0_wdata;
      end else begin
        ram_w16_l512_id3_1_0_rdata_out <= mem[ram_w16_l512_id3_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id3_1_1_enable) begin
      if(ram_w16_l512_id3_1_1_wenable) begin
        mem[ram_w16_l512_id3_1_1_addr] <= ram_w16_l512_id3_1_1_wdata;
        ram_w16_l512_id3_1_1_rdata_out <= ram_w16_l512_id3_1_1_wdata;
      end else begin
        ram_w16_l512_id3_1_1_rdata_out <= mem[ram_w16_l512_id3_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id4_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id4_0_0_addr,
  output [16-1:0] ram_w16_l512_id4_0_0_rdata,
  input [16-1:0] ram_w16_l512_id4_0_0_wdata,
  input ram_w16_l512_id4_0_0_wenable,
  input ram_w16_l512_id4_0_0_enable,
  input [8-1:0] ram_w16_l512_id4_0_1_addr,
  output [16-1:0] ram_w16_l512_id4_0_1_rdata,
  input [16-1:0] ram_w16_l512_id4_0_1_wdata,
  input ram_w16_l512_id4_0_1_wenable,
  input ram_w16_l512_id4_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id4_0_0_rdata_out;
  assign ram_w16_l512_id4_0_0_rdata = ram_w16_l512_id4_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id4_0_1_rdata_out;
  assign ram_w16_l512_id4_0_1_rdata = ram_w16_l512_id4_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id4_0_0_enable) begin
      if(ram_w16_l512_id4_0_0_wenable) begin
        mem[ram_w16_l512_id4_0_0_addr] <= ram_w16_l512_id4_0_0_wdata;
        ram_w16_l512_id4_0_0_rdata_out <= ram_w16_l512_id4_0_0_wdata;
      end else begin
        ram_w16_l512_id4_0_0_rdata_out <= mem[ram_w16_l512_id4_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id4_0_1_enable) begin
      if(ram_w16_l512_id4_0_1_wenable) begin
        mem[ram_w16_l512_id4_0_1_addr] <= ram_w16_l512_id4_0_1_wdata;
        ram_w16_l512_id4_0_1_rdata_out <= ram_w16_l512_id4_0_1_wdata;
      end else begin
        ram_w16_l512_id4_0_1_rdata_out <= mem[ram_w16_l512_id4_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id4_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id4_1_0_addr,
  output [16-1:0] ram_w16_l512_id4_1_0_rdata,
  input [16-1:0] ram_w16_l512_id4_1_0_wdata,
  input ram_w16_l512_id4_1_0_wenable,
  input ram_w16_l512_id4_1_0_enable,
  input [8-1:0] ram_w16_l512_id4_1_1_addr,
  output [16-1:0] ram_w16_l512_id4_1_1_rdata,
  input [16-1:0] ram_w16_l512_id4_1_1_wdata,
  input ram_w16_l512_id4_1_1_wenable,
  input ram_w16_l512_id4_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id4_1_0_rdata_out;
  assign ram_w16_l512_id4_1_0_rdata = ram_w16_l512_id4_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id4_1_1_rdata_out;
  assign ram_w16_l512_id4_1_1_rdata = ram_w16_l512_id4_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id4_1_0_enable) begin
      if(ram_w16_l512_id4_1_0_wenable) begin
        mem[ram_w16_l512_id4_1_0_addr] <= ram_w16_l512_id4_1_0_wdata;
        ram_w16_l512_id4_1_0_rdata_out <= ram_w16_l512_id4_1_0_wdata;
      end else begin
        ram_w16_l512_id4_1_0_rdata_out <= mem[ram_w16_l512_id4_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id4_1_1_enable) begin
      if(ram_w16_l512_id4_1_1_wenable) begin
        mem[ram_w16_l512_id4_1_1_addr] <= ram_w16_l512_id4_1_1_wdata;
        ram_w16_l512_id4_1_1_rdata_out <= ram_w16_l512_id4_1_1_wdata;
      end else begin
        ram_w16_l512_id4_1_1_rdata_out <= mem[ram_w16_l512_id4_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id5_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id5_0_0_addr,
  output [16-1:0] ram_w16_l512_id5_0_0_rdata,
  input [16-1:0] ram_w16_l512_id5_0_0_wdata,
  input ram_w16_l512_id5_0_0_wenable,
  input ram_w16_l512_id5_0_0_enable,
  input [8-1:0] ram_w16_l512_id5_0_1_addr,
  output [16-1:0] ram_w16_l512_id5_0_1_rdata,
  input [16-1:0] ram_w16_l512_id5_0_1_wdata,
  input ram_w16_l512_id5_0_1_wenable,
  input ram_w16_l512_id5_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id5_0_0_rdata_out;
  assign ram_w16_l512_id5_0_0_rdata = ram_w16_l512_id5_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id5_0_1_rdata_out;
  assign ram_w16_l512_id5_0_1_rdata = ram_w16_l512_id5_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id5_0_0_enable) begin
      if(ram_w16_l512_id5_0_0_wenable) begin
        mem[ram_w16_l512_id5_0_0_addr] <= ram_w16_l512_id5_0_0_wdata;
        ram_w16_l512_id5_0_0_rdata_out <= ram_w16_l512_id5_0_0_wdata;
      end else begin
        ram_w16_l512_id5_0_0_rdata_out <= mem[ram_w16_l512_id5_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id5_0_1_enable) begin
      if(ram_w16_l512_id5_0_1_wenable) begin
        mem[ram_w16_l512_id5_0_1_addr] <= ram_w16_l512_id5_0_1_wdata;
        ram_w16_l512_id5_0_1_rdata_out <= ram_w16_l512_id5_0_1_wdata;
      end else begin
        ram_w16_l512_id5_0_1_rdata_out <= mem[ram_w16_l512_id5_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id5_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id5_1_0_addr,
  output [16-1:0] ram_w16_l512_id5_1_0_rdata,
  input [16-1:0] ram_w16_l512_id5_1_0_wdata,
  input ram_w16_l512_id5_1_0_wenable,
  input ram_w16_l512_id5_1_0_enable,
  input [8-1:0] ram_w16_l512_id5_1_1_addr,
  output [16-1:0] ram_w16_l512_id5_1_1_rdata,
  input [16-1:0] ram_w16_l512_id5_1_1_wdata,
  input ram_w16_l512_id5_1_1_wenable,
  input ram_w16_l512_id5_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id5_1_0_rdata_out;
  assign ram_w16_l512_id5_1_0_rdata = ram_w16_l512_id5_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id5_1_1_rdata_out;
  assign ram_w16_l512_id5_1_1_rdata = ram_w16_l512_id5_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id5_1_0_enable) begin
      if(ram_w16_l512_id5_1_0_wenable) begin
        mem[ram_w16_l512_id5_1_0_addr] <= ram_w16_l512_id5_1_0_wdata;
        ram_w16_l512_id5_1_0_rdata_out <= ram_w16_l512_id5_1_0_wdata;
      end else begin
        ram_w16_l512_id5_1_0_rdata_out <= mem[ram_w16_l512_id5_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id5_1_1_enable) begin
      if(ram_w16_l512_id5_1_1_wenable) begin
        mem[ram_w16_l512_id5_1_1_addr] <= ram_w16_l512_id5_1_1_wdata;
        ram_w16_l512_id5_1_1_rdata_out <= ram_w16_l512_id5_1_1_wdata;
      end else begin
        ram_w16_l512_id5_1_1_rdata_out <= mem[ram_w16_l512_id5_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id6_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id6_0_0_addr,
  output [16-1:0] ram_w16_l512_id6_0_0_rdata,
  input [16-1:0] ram_w16_l512_id6_0_0_wdata,
  input ram_w16_l512_id6_0_0_wenable,
  input ram_w16_l512_id6_0_0_enable,
  input [8-1:0] ram_w16_l512_id6_0_1_addr,
  output [16-1:0] ram_w16_l512_id6_0_1_rdata,
  input [16-1:0] ram_w16_l512_id6_0_1_wdata,
  input ram_w16_l512_id6_0_1_wenable,
  input ram_w16_l512_id6_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id6_0_0_rdata_out;
  assign ram_w16_l512_id6_0_0_rdata = ram_w16_l512_id6_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id6_0_1_rdata_out;
  assign ram_w16_l512_id6_0_1_rdata = ram_w16_l512_id6_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id6_0_0_enable) begin
      if(ram_w16_l512_id6_0_0_wenable) begin
        mem[ram_w16_l512_id6_0_0_addr] <= ram_w16_l512_id6_0_0_wdata;
        ram_w16_l512_id6_0_0_rdata_out <= ram_w16_l512_id6_0_0_wdata;
      end else begin
        ram_w16_l512_id6_0_0_rdata_out <= mem[ram_w16_l512_id6_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id6_0_1_enable) begin
      if(ram_w16_l512_id6_0_1_wenable) begin
        mem[ram_w16_l512_id6_0_1_addr] <= ram_w16_l512_id6_0_1_wdata;
        ram_w16_l512_id6_0_1_rdata_out <= ram_w16_l512_id6_0_1_wdata;
      end else begin
        ram_w16_l512_id6_0_1_rdata_out <= mem[ram_w16_l512_id6_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id6_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id6_1_0_addr,
  output [16-1:0] ram_w16_l512_id6_1_0_rdata,
  input [16-1:0] ram_w16_l512_id6_1_0_wdata,
  input ram_w16_l512_id6_1_0_wenable,
  input ram_w16_l512_id6_1_0_enable,
  input [8-1:0] ram_w16_l512_id6_1_1_addr,
  output [16-1:0] ram_w16_l512_id6_1_1_rdata,
  input [16-1:0] ram_w16_l512_id6_1_1_wdata,
  input ram_w16_l512_id6_1_1_wenable,
  input ram_w16_l512_id6_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id6_1_0_rdata_out;
  assign ram_w16_l512_id6_1_0_rdata = ram_w16_l512_id6_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id6_1_1_rdata_out;
  assign ram_w16_l512_id6_1_1_rdata = ram_w16_l512_id6_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id6_1_0_enable) begin
      if(ram_w16_l512_id6_1_0_wenable) begin
        mem[ram_w16_l512_id6_1_0_addr] <= ram_w16_l512_id6_1_0_wdata;
        ram_w16_l512_id6_1_0_rdata_out <= ram_w16_l512_id6_1_0_wdata;
      end else begin
        ram_w16_l512_id6_1_0_rdata_out <= mem[ram_w16_l512_id6_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id6_1_1_enable) begin
      if(ram_w16_l512_id6_1_1_wenable) begin
        mem[ram_w16_l512_id6_1_1_addr] <= ram_w16_l512_id6_1_1_wdata;
        ram_w16_l512_id6_1_1_rdata_out <= ram_w16_l512_id6_1_1_wdata;
      end else begin
        ram_w16_l512_id6_1_1_rdata_out <= mem[ram_w16_l512_id6_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id7_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id7_0_0_addr,
  output [16-1:0] ram_w16_l512_id7_0_0_rdata,
  input [16-1:0] ram_w16_l512_id7_0_0_wdata,
  input ram_w16_l512_id7_0_0_wenable,
  input ram_w16_l512_id7_0_0_enable,
  input [8-1:0] ram_w16_l512_id7_0_1_addr,
  output [16-1:0] ram_w16_l512_id7_0_1_rdata,
  input [16-1:0] ram_w16_l512_id7_0_1_wdata,
  input ram_w16_l512_id7_0_1_wenable,
  input ram_w16_l512_id7_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id7_0_0_rdata_out;
  assign ram_w16_l512_id7_0_0_rdata = ram_w16_l512_id7_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id7_0_1_rdata_out;
  assign ram_w16_l512_id7_0_1_rdata = ram_w16_l512_id7_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id7_0_0_enable) begin
      if(ram_w16_l512_id7_0_0_wenable) begin
        mem[ram_w16_l512_id7_0_0_addr] <= ram_w16_l512_id7_0_0_wdata;
        ram_w16_l512_id7_0_0_rdata_out <= ram_w16_l512_id7_0_0_wdata;
      end else begin
        ram_w16_l512_id7_0_0_rdata_out <= mem[ram_w16_l512_id7_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id7_0_1_enable) begin
      if(ram_w16_l512_id7_0_1_wenable) begin
        mem[ram_w16_l512_id7_0_1_addr] <= ram_w16_l512_id7_0_1_wdata;
        ram_w16_l512_id7_0_1_rdata_out <= ram_w16_l512_id7_0_1_wdata;
      end else begin
        ram_w16_l512_id7_0_1_rdata_out <= mem[ram_w16_l512_id7_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id7_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id7_1_0_addr,
  output [16-1:0] ram_w16_l512_id7_1_0_rdata,
  input [16-1:0] ram_w16_l512_id7_1_0_wdata,
  input ram_w16_l512_id7_1_0_wenable,
  input ram_w16_l512_id7_1_0_enable,
  input [8-1:0] ram_w16_l512_id7_1_1_addr,
  output [16-1:0] ram_w16_l512_id7_1_1_rdata,
  input [16-1:0] ram_w16_l512_id7_1_1_wdata,
  input ram_w16_l512_id7_1_1_wenable,
  input ram_w16_l512_id7_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id7_1_0_rdata_out;
  assign ram_w16_l512_id7_1_0_rdata = ram_w16_l512_id7_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id7_1_1_rdata_out;
  assign ram_w16_l512_id7_1_1_rdata = ram_w16_l512_id7_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id7_1_0_enable) begin
      if(ram_w16_l512_id7_1_0_wenable) begin
        mem[ram_w16_l512_id7_1_0_addr] <= ram_w16_l512_id7_1_0_wdata;
        ram_w16_l512_id7_1_0_rdata_out <= ram_w16_l512_id7_1_0_wdata;
      end else begin
        ram_w16_l512_id7_1_0_rdata_out <= mem[ram_w16_l512_id7_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id7_1_1_enable) begin
      if(ram_w16_l512_id7_1_1_wenable) begin
        mem[ram_w16_l512_id7_1_1_addr] <= ram_w16_l512_id7_1_1_wdata;
        ram_w16_l512_id7_1_1_rdata_out <= ram_w16_l512_id7_1_1_wdata;
      end else begin
        ram_w16_l512_id7_1_1_rdata_out <= mem[ram_w16_l512_id7_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id8_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id8_0_0_addr,
  output [16-1:0] ram_w16_l512_id8_0_0_rdata,
  input [16-1:0] ram_w16_l512_id8_0_0_wdata,
  input ram_w16_l512_id8_0_0_wenable,
  input ram_w16_l512_id8_0_0_enable,
  input [8-1:0] ram_w16_l512_id8_0_1_addr,
  output [16-1:0] ram_w16_l512_id8_0_1_rdata,
  input [16-1:0] ram_w16_l512_id8_0_1_wdata,
  input ram_w16_l512_id8_0_1_wenable,
  input ram_w16_l512_id8_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id8_0_0_rdata_out;
  assign ram_w16_l512_id8_0_0_rdata = ram_w16_l512_id8_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id8_0_1_rdata_out;
  assign ram_w16_l512_id8_0_1_rdata = ram_w16_l512_id8_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id8_0_0_enable) begin
      if(ram_w16_l512_id8_0_0_wenable) begin
        mem[ram_w16_l512_id8_0_0_addr] <= ram_w16_l512_id8_0_0_wdata;
        ram_w16_l512_id8_0_0_rdata_out <= ram_w16_l512_id8_0_0_wdata;
      end else begin
        ram_w16_l512_id8_0_0_rdata_out <= mem[ram_w16_l512_id8_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id8_0_1_enable) begin
      if(ram_w16_l512_id8_0_1_wenable) begin
        mem[ram_w16_l512_id8_0_1_addr] <= ram_w16_l512_id8_0_1_wdata;
        ram_w16_l512_id8_0_1_rdata_out <= ram_w16_l512_id8_0_1_wdata;
      end else begin
        ram_w16_l512_id8_0_1_rdata_out <= mem[ram_w16_l512_id8_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id8_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id8_1_0_addr,
  output [16-1:0] ram_w16_l512_id8_1_0_rdata,
  input [16-1:0] ram_w16_l512_id8_1_0_wdata,
  input ram_w16_l512_id8_1_0_wenable,
  input ram_w16_l512_id8_1_0_enable,
  input [8-1:0] ram_w16_l512_id8_1_1_addr,
  output [16-1:0] ram_w16_l512_id8_1_1_rdata,
  input [16-1:0] ram_w16_l512_id8_1_1_wdata,
  input ram_w16_l512_id8_1_1_wenable,
  input ram_w16_l512_id8_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id8_1_0_rdata_out;
  assign ram_w16_l512_id8_1_0_rdata = ram_w16_l512_id8_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id8_1_1_rdata_out;
  assign ram_w16_l512_id8_1_1_rdata = ram_w16_l512_id8_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id8_1_0_enable) begin
      if(ram_w16_l512_id8_1_0_wenable) begin
        mem[ram_w16_l512_id8_1_0_addr] <= ram_w16_l512_id8_1_0_wdata;
        ram_w16_l512_id8_1_0_rdata_out <= ram_w16_l512_id8_1_0_wdata;
      end else begin
        ram_w16_l512_id8_1_0_rdata_out <= mem[ram_w16_l512_id8_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id8_1_1_enable) begin
      if(ram_w16_l512_id8_1_1_wenable) begin
        mem[ram_w16_l512_id8_1_1_addr] <= ram_w16_l512_id8_1_1_wdata;
        ram_w16_l512_id8_1_1_rdata_out <= ram_w16_l512_id8_1_1_wdata;
      end else begin
        ram_w16_l512_id8_1_1_rdata_out <= mem[ram_w16_l512_id8_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id9_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id9_0_0_addr,
  output [16-1:0] ram_w16_l512_id9_0_0_rdata,
  input [16-1:0] ram_w16_l512_id9_0_0_wdata,
  input ram_w16_l512_id9_0_0_wenable,
  input ram_w16_l512_id9_0_0_enable,
  input [8-1:0] ram_w16_l512_id9_0_1_addr,
  output [16-1:0] ram_w16_l512_id9_0_1_rdata,
  input [16-1:0] ram_w16_l512_id9_0_1_wdata,
  input ram_w16_l512_id9_0_1_wenable,
  input ram_w16_l512_id9_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id9_0_0_rdata_out;
  assign ram_w16_l512_id9_0_0_rdata = ram_w16_l512_id9_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id9_0_1_rdata_out;
  assign ram_w16_l512_id9_0_1_rdata = ram_w16_l512_id9_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id9_0_0_enable) begin
      if(ram_w16_l512_id9_0_0_wenable) begin
        mem[ram_w16_l512_id9_0_0_addr] <= ram_w16_l512_id9_0_0_wdata;
        ram_w16_l512_id9_0_0_rdata_out <= ram_w16_l512_id9_0_0_wdata;
      end else begin
        ram_w16_l512_id9_0_0_rdata_out <= mem[ram_w16_l512_id9_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id9_0_1_enable) begin
      if(ram_w16_l512_id9_0_1_wenable) begin
        mem[ram_w16_l512_id9_0_1_addr] <= ram_w16_l512_id9_0_1_wdata;
        ram_w16_l512_id9_0_1_rdata_out <= ram_w16_l512_id9_0_1_wdata;
      end else begin
        ram_w16_l512_id9_0_1_rdata_out <= mem[ram_w16_l512_id9_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id9_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id9_1_0_addr,
  output [16-1:0] ram_w16_l512_id9_1_0_rdata,
  input [16-1:0] ram_w16_l512_id9_1_0_wdata,
  input ram_w16_l512_id9_1_0_wenable,
  input ram_w16_l512_id9_1_0_enable,
  input [8-1:0] ram_w16_l512_id9_1_1_addr,
  output [16-1:0] ram_w16_l512_id9_1_1_rdata,
  input [16-1:0] ram_w16_l512_id9_1_1_wdata,
  input ram_w16_l512_id9_1_1_wenable,
  input ram_w16_l512_id9_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id9_1_0_rdata_out;
  assign ram_w16_l512_id9_1_0_rdata = ram_w16_l512_id9_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id9_1_1_rdata_out;
  assign ram_w16_l512_id9_1_1_rdata = ram_w16_l512_id9_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id9_1_0_enable) begin
      if(ram_w16_l512_id9_1_0_wenable) begin
        mem[ram_w16_l512_id9_1_0_addr] <= ram_w16_l512_id9_1_0_wdata;
        ram_w16_l512_id9_1_0_rdata_out <= ram_w16_l512_id9_1_0_wdata;
      end else begin
        ram_w16_l512_id9_1_0_rdata_out <= mem[ram_w16_l512_id9_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id9_1_1_enable) begin
      if(ram_w16_l512_id9_1_1_wenable) begin
        mem[ram_w16_l512_id9_1_1_addr] <= ram_w16_l512_id9_1_1_wdata;
        ram_w16_l512_id9_1_1_rdata_out <= ram_w16_l512_id9_1_1_wdata;
      end else begin
        ram_w16_l512_id9_1_1_rdata_out <= mem[ram_w16_l512_id9_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id10_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id10_0_0_addr,
  output [16-1:0] ram_w16_l512_id10_0_0_rdata,
  input [16-1:0] ram_w16_l512_id10_0_0_wdata,
  input ram_w16_l512_id10_0_0_wenable,
  input ram_w16_l512_id10_0_0_enable,
  input [8-1:0] ram_w16_l512_id10_0_1_addr,
  output [16-1:0] ram_w16_l512_id10_0_1_rdata,
  input [16-1:0] ram_w16_l512_id10_0_1_wdata,
  input ram_w16_l512_id10_0_1_wenable,
  input ram_w16_l512_id10_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id10_0_0_rdata_out;
  assign ram_w16_l512_id10_0_0_rdata = ram_w16_l512_id10_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id10_0_1_rdata_out;
  assign ram_w16_l512_id10_0_1_rdata = ram_w16_l512_id10_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id10_0_0_enable) begin
      if(ram_w16_l512_id10_0_0_wenable) begin
        mem[ram_w16_l512_id10_0_0_addr] <= ram_w16_l512_id10_0_0_wdata;
        ram_w16_l512_id10_0_0_rdata_out <= ram_w16_l512_id10_0_0_wdata;
      end else begin
        ram_w16_l512_id10_0_0_rdata_out <= mem[ram_w16_l512_id10_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id10_0_1_enable) begin
      if(ram_w16_l512_id10_0_1_wenable) begin
        mem[ram_w16_l512_id10_0_1_addr] <= ram_w16_l512_id10_0_1_wdata;
        ram_w16_l512_id10_0_1_rdata_out <= ram_w16_l512_id10_0_1_wdata;
      end else begin
        ram_w16_l512_id10_0_1_rdata_out <= mem[ram_w16_l512_id10_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id10_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id10_1_0_addr,
  output [16-1:0] ram_w16_l512_id10_1_0_rdata,
  input [16-1:0] ram_w16_l512_id10_1_0_wdata,
  input ram_w16_l512_id10_1_0_wenable,
  input ram_w16_l512_id10_1_0_enable,
  input [8-1:0] ram_w16_l512_id10_1_1_addr,
  output [16-1:0] ram_w16_l512_id10_1_1_rdata,
  input [16-1:0] ram_w16_l512_id10_1_1_wdata,
  input ram_w16_l512_id10_1_1_wenable,
  input ram_w16_l512_id10_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id10_1_0_rdata_out;
  assign ram_w16_l512_id10_1_0_rdata = ram_w16_l512_id10_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id10_1_1_rdata_out;
  assign ram_w16_l512_id10_1_1_rdata = ram_w16_l512_id10_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id10_1_0_enable) begin
      if(ram_w16_l512_id10_1_0_wenable) begin
        mem[ram_w16_l512_id10_1_0_addr] <= ram_w16_l512_id10_1_0_wdata;
        ram_w16_l512_id10_1_0_rdata_out <= ram_w16_l512_id10_1_0_wdata;
      end else begin
        ram_w16_l512_id10_1_0_rdata_out <= mem[ram_w16_l512_id10_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id10_1_1_enable) begin
      if(ram_w16_l512_id10_1_1_wenable) begin
        mem[ram_w16_l512_id10_1_1_addr] <= ram_w16_l512_id10_1_1_wdata;
        ram_w16_l512_id10_1_1_rdata_out <= ram_w16_l512_id10_1_1_wdata;
      end else begin
        ram_w16_l512_id10_1_1_rdata_out <= mem[ram_w16_l512_id10_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id11_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id11_0_0_addr,
  output [16-1:0] ram_w16_l512_id11_0_0_rdata,
  input [16-1:0] ram_w16_l512_id11_0_0_wdata,
  input ram_w16_l512_id11_0_0_wenable,
  input ram_w16_l512_id11_0_0_enable,
  input [8-1:0] ram_w16_l512_id11_0_1_addr,
  output [16-1:0] ram_w16_l512_id11_0_1_rdata,
  input [16-1:0] ram_w16_l512_id11_0_1_wdata,
  input ram_w16_l512_id11_0_1_wenable,
  input ram_w16_l512_id11_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id11_0_0_rdata_out;
  assign ram_w16_l512_id11_0_0_rdata = ram_w16_l512_id11_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id11_0_1_rdata_out;
  assign ram_w16_l512_id11_0_1_rdata = ram_w16_l512_id11_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id11_0_0_enable) begin
      if(ram_w16_l512_id11_0_0_wenable) begin
        mem[ram_w16_l512_id11_0_0_addr] <= ram_w16_l512_id11_0_0_wdata;
        ram_w16_l512_id11_0_0_rdata_out <= ram_w16_l512_id11_0_0_wdata;
      end else begin
        ram_w16_l512_id11_0_0_rdata_out <= mem[ram_w16_l512_id11_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id11_0_1_enable) begin
      if(ram_w16_l512_id11_0_1_wenable) begin
        mem[ram_w16_l512_id11_0_1_addr] <= ram_w16_l512_id11_0_1_wdata;
        ram_w16_l512_id11_0_1_rdata_out <= ram_w16_l512_id11_0_1_wdata;
      end else begin
        ram_w16_l512_id11_0_1_rdata_out <= mem[ram_w16_l512_id11_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id11_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id11_1_0_addr,
  output [16-1:0] ram_w16_l512_id11_1_0_rdata,
  input [16-1:0] ram_w16_l512_id11_1_0_wdata,
  input ram_w16_l512_id11_1_0_wenable,
  input ram_w16_l512_id11_1_0_enable,
  input [8-1:0] ram_w16_l512_id11_1_1_addr,
  output [16-1:0] ram_w16_l512_id11_1_1_rdata,
  input [16-1:0] ram_w16_l512_id11_1_1_wdata,
  input ram_w16_l512_id11_1_1_wenable,
  input ram_w16_l512_id11_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id11_1_0_rdata_out;
  assign ram_w16_l512_id11_1_0_rdata = ram_w16_l512_id11_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id11_1_1_rdata_out;
  assign ram_w16_l512_id11_1_1_rdata = ram_w16_l512_id11_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id11_1_0_enable) begin
      if(ram_w16_l512_id11_1_0_wenable) begin
        mem[ram_w16_l512_id11_1_0_addr] <= ram_w16_l512_id11_1_0_wdata;
        ram_w16_l512_id11_1_0_rdata_out <= ram_w16_l512_id11_1_0_wdata;
      end else begin
        ram_w16_l512_id11_1_0_rdata_out <= mem[ram_w16_l512_id11_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id11_1_1_enable) begin
      if(ram_w16_l512_id11_1_1_wenable) begin
        mem[ram_w16_l512_id11_1_1_addr] <= ram_w16_l512_id11_1_1_wdata;
        ram_w16_l512_id11_1_1_rdata_out <= ram_w16_l512_id11_1_1_wdata;
      end else begin
        ram_w16_l512_id11_1_1_rdata_out <= mem[ram_w16_l512_id11_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id12_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id12_0_0_addr,
  output [16-1:0] ram_w16_l512_id12_0_0_rdata,
  input [16-1:0] ram_w16_l512_id12_0_0_wdata,
  input ram_w16_l512_id12_0_0_wenable,
  input ram_w16_l512_id12_0_0_enable,
  input [8-1:0] ram_w16_l512_id12_0_1_addr,
  output [16-1:0] ram_w16_l512_id12_0_1_rdata,
  input [16-1:0] ram_w16_l512_id12_0_1_wdata,
  input ram_w16_l512_id12_0_1_wenable,
  input ram_w16_l512_id12_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id12_0_0_rdata_out;
  assign ram_w16_l512_id12_0_0_rdata = ram_w16_l512_id12_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id12_0_1_rdata_out;
  assign ram_w16_l512_id12_0_1_rdata = ram_w16_l512_id12_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id12_0_0_enable) begin
      if(ram_w16_l512_id12_0_0_wenable) begin
        mem[ram_w16_l512_id12_0_0_addr] <= ram_w16_l512_id12_0_0_wdata;
        ram_w16_l512_id12_0_0_rdata_out <= ram_w16_l512_id12_0_0_wdata;
      end else begin
        ram_w16_l512_id12_0_0_rdata_out <= mem[ram_w16_l512_id12_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id12_0_1_enable) begin
      if(ram_w16_l512_id12_0_1_wenable) begin
        mem[ram_w16_l512_id12_0_1_addr] <= ram_w16_l512_id12_0_1_wdata;
        ram_w16_l512_id12_0_1_rdata_out <= ram_w16_l512_id12_0_1_wdata;
      end else begin
        ram_w16_l512_id12_0_1_rdata_out <= mem[ram_w16_l512_id12_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id12_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id12_1_0_addr,
  output [16-1:0] ram_w16_l512_id12_1_0_rdata,
  input [16-1:0] ram_w16_l512_id12_1_0_wdata,
  input ram_w16_l512_id12_1_0_wenable,
  input ram_w16_l512_id12_1_0_enable,
  input [8-1:0] ram_w16_l512_id12_1_1_addr,
  output [16-1:0] ram_w16_l512_id12_1_1_rdata,
  input [16-1:0] ram_w16_l512_id12_1_1_wdata,
  input ram_w16_l512_id12_1_1_wenable,
  input ram_w16_l512_id12_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id12_1_0_rdata_out;
  assign ram_w16_l512_id12_1_0_rdata = ram_w16_l512_id12_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id12_1_1_rdata_out;
  assign ram_w16_l512_id12_1_1_rdata = ram_w16_l512_id12_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id12_1_0_enable) begin
      if(ram_w16_l512_id12_1_0_wenable) begin
        mem[ram_w16_l512_id12_1_0_addr] <= ram_w16_l512_id12_1_0_wdata;
        ram_w16_l512_id12_1_0_rdata_out <= ram_w16_l512_id12_1_0_wdata;
      end else begin
        ram_w16_l512_id12_1_0_rdata_out <= mem[ram_w16_l512_id12_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id12_1_1_enable) begin
      if(ram_w16_l512_id12_1_1_wenable) begin
        mem[ram_w16_l512_id12_1_1_addr] <= ram_w16_l512_id12_1_1_wdata;
        ram_w16_l512_id12_1_1_rdata_out <= ram_w16_l512_id12_1_1_wdata;
      end else begin
        ram_w16_l512_id12_1_1_rdata_out <= mem[ram_w16_l512_id12_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id13_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id13_0_0_addr,
  output [16-1:0] ram_w16_l512_id13_0_0_rdata,
  input [16-1:0] ram_w16_l512_id13_0_0_wdata,
  input ram_w16_l512_id13_0_0_wenable,
  input ram_w16_l512_id13_0_0_enable,
  input [8-1:0] ram_w16_l512_id13_0_1_addr,
  output [16-1:0] ram_w16_l512_id13_0_1_rdata,
  input [16-1:0] ram_w16_l512_id13_0_1_wdata,
  input ram_w16_l512_id13_0_1_wenable,
  input ram_w16_l512_id13_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id13_0_0_rdata_out;
  assign ram_w16_l512_id13_0_0_rdata = ram_w16_l512_id13_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id13_0_1_rdata_out;
  assign ram_w16_l512_id13_0_1_rdata = ram_w16_l512_id13_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id13_0_0_enable) begin
      if(ram_w16_l512_id13_0_0_wenable) begin
        mem[ram_w16_l512_id13_0_0_addr] <= ram_w16_l512_id13_0_0_wdata;
        ram_w16_l512_id13_0_0_rdata_out <= ram_w16_l512_id13_0_0_wdata;
      end else begin
        ram_w16_l512_id13_0_0_rdata_out <= mem[ram_w16_l512_id13_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id13_0_1_enable) begin
      if(ram_w16_l512_id13_0_1_wenable) begin
        mem[ram_w16_l512_id13_0_1_addr] <= ram_w16_l512_id13_0_1_wdata;
        ram_w16_l512_id13_0_1_rdata_out <= ram_w16_l512_id13_0_1_wdata;
      end else begin
        ram_w16_l512_id13_0_1_rdata_out <= mem[ram_w16_l512_id13_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id13_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id13_1_0_addr,
  output [16-1:0] ram_w16_l512_id13_1_0_rdata,
  input [16-1:0] ram_w16_l512_id13_1_0_wdata,
  input ram_w16_l512_id13_1_0_wenable,
  input ram_w16_l512_id13_1_0_enable,
  input [8-1:0] ram_w16_l512_id13_1_1_addr,
  output [16-1:0] ram_w16_l512_id13_1_1_rdata,
  input [16-1:0] ram_w16_l512_id13_1_1_wdata,
  input ram_w16_l512_id13_1_1_wenable,
  input ram_w16_l512_id13_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id13_1_0_rdata_out;
  assign ram_w16_l512_id13_1_0_rdata = ram_w16_l512_id13_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id13_1_1_rdata_out;
  assign ram_w16_l512_id13_1_1_rdata = ram_w16_l512_id13_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id13_1_0_enable) begin
      if(ram_w16_l512_id13_1_0_wenable) begin
        mem[ram_w16_l512_id13_1_0_addr] <= ram_w16_l512_id13_1_0_wdata;
        ram_w16_l512_id13_1_0_rdata_out <= ram_w16_l512_id13_1_0_wdata;
      end else begin
        ram_w16_l512_id13_1_0_rdata_out <= mem[ram_w16_l512_id13_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id13_1_1_enable) begin
      if(ram_w16_l512_id13_1_1_wenable) begin
        mem[ram_w16_l512_id13_1_1_addr] <= ram_w16_l512_id13_1_1_wdata;
        ram_w16_l512_id13_1_1_rdata_out <= ram_w16_l512_id13_1_1_wdata;
      end else begin
        ram_w16_l512_id13_1_1_rdata_out <= mem[ram_w16_l512_id13_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id14_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id14_0_0_addr,
  output [16-1:0] ram_w16_l512_id14_0_0_rdata,
  input [16-1:0] ram_w16_l512_id14_0_0_wdata,
  input ram_w16_l512_id14_0_0_wenable,
  input ram_w16_l512_id14_0_0_enable,
  input [8-1:0] ram_w16_l512_id14_0_1_addr,
  output [16-1:0] ram_w16_l512_id14_0_1_rdata,
  input [16-1:0] ram_w16_l512_id14_0_1_wdata,
  input ram_w16_l512_id14_0_1_wenable,
  input ram_w16_l512_id14_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id14_0_0_rdata_out;
  assign ram_w16_l512_id14_0_0_rdata = ram_w16_l512_id14_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id14_0_1_rdata_out;
  assign ram_w16_l512_id14_0_1_rdata = ram_w16_l512_id14_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id14_0_0_enable) begin
      if(ram_w16_l512_id14_0_0_wenable) begin
        mem[ram_w16_l512_id14_0_0_addr] <= ram_w16_l512_id14_0_0_wdata;
        ram_w16_l512_id14_0_0_rdata_out <= ram_w16_l512_id14_0_0_wdata;
      end else begin
        ram_w16_l512_id14_0_0_rdata_out <= mem[ram_w16_l512_id14_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id14_0_1_enable) begin
      if(ram_w16_l512_id14_0_1_wenable) begin
        mem[ram_w16_l512_id14_0_1_addr] <= ram_w16_l512_id14_0_1_wdata;
        ram_w16_l512_id14_0_1_rdata_out <= ram_w16_l512_id14_0_1_wdata;
      end else begin
        ram_w16_l512_id14_0_1_rdata_out <= mem[ram_w16_l512_id14_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id14_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id14_1_0_addr,
  output [16-1:0] ram_w16_l512_id14_1_0_rdata,
  input [16-1:0] ram_w16_l512_id14_1_0_wdata,
  input ram_w16_l512_id14_1_0_wenable,
  input ram_w16_l512_id14_1_0_enable,
  input [8-1:0] ram_w16_l512_id14_1_1_addr,
  output [16-1:0] ram_w16_l512_id14_1_1_rdata,
  input [16-1:0] ram_w16_l512_id14_1_1_wdata,
  input ram_w16_l512_id14_1_1_wenable,
  input ram_w16_l512_id14_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id14_1_0_rdata_out;
  assign ram_w16_l512_id14_1_0_rdata = ram_w16_l512_id14_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id14_1_1_rdata_out;
  assign ram_w16_l512_id14_1_1_rdata = ram_w16_l512_id14_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id14_1_0_enable) begin
      if(ram_w16_l512_id14_1_0_wenable) begin
        mem[ram_w16_l512_id14_1_0_addr] <= ram_w16_l512_id14_1_0_wdata;
        ram_w16_l512_id14_1_0_rdata_out <= ram_w16_l512_id14_1_0_wdata;
      end else begin
        ram_w16_l512_id14_1_0_rdata_out <= mem[ram_w16_l512_id14_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id14_1_1_enable) begin
      if(ram_w16_l512_id14_1_1_wenable) begin
        mem[ram_w16_l512_id14_1_1_addr] <= ram_w16_l512_id14_1_1_wdata;
        ram_w16_l512_id14_1_1_rdata_out <= ram_w16_l512_id14_1_1_wdata;
      end else begin
        ram_w16_l512_id14_1_1_rdata_out <= mem[ram_w16_l512_id14_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id15_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id15_0_0_addr,
  output [16-1:0] ram_w16_l512_id15_0_0_rdata,
  input [16-1:0] ram_w16_l512_id15_0_0_wdata,
  input ram_w16_l512_id15_0_0_wenable,
  input ram_w16_l512_id15_0_0_enable,
  input [8-1:0] ram_w16_l512_id15_0_1_addr,
  output [16-1:0] ram_w16_l512_id15_0_1_rdata,
  input [16-1:0] ram_w16_l512_id15_0_1_wdata,
  input ram_w16_l512_id15_0_1_wenable,
  input ram_w16_l512_id15_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id15_0_0_rdata_out;
  assign ram_w16_l512_id15_0_0_rdata = ram_w16_l512_id15_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id15_0_1_rdata_out;
  assign ram_w16_l512_id15_0_1_rdata = ram_w16_l512_id15_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id15_0_0_enable) begin
      if(ram_w16_l512_id15_0_0_wenable) begin
        mem[ram_w16_l512_id15_0_0_addr] <= ram_w16_l512_id15_0_0_wdata;
        ram_w16_l512_id15_0_0_rdata_out <= ram_w16_l512_id15_0_0_wdata;
      end else begin
        ram_w16_l512_id15_0_0_rdata_out <= mem[ram_w16_l512_id15_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id15_0_1_enable) begin
      if(ram_w16_l512_id15_0_1_wenable) begin
        mem[ram_w16_l512_id15_0_1_addr] <= ram_w16_l512_id15_0_1_wdata;
        ram_w16_l512_id15_0_1_rdata_out <= ram_w16_l512_id15_0_1_wdata;
      end else begin
        ram_w16_l512_id15_0_1_rdata_out <= mem[ram_w16_l512_id15_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id15_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id15_1_0_addr,
  output [16-1:0] ram_w16_l512_id15_1_0_rdata,
  input [16-1:0] ram_w16_l512_id15_1_0_wdata,
  input ram_w16_l512_id15_1_0_wenable,
  input ram_w16_l512_id15_1_0_enable,
  input [8-1:0] ram_w16_l512_id15_1_1_addr,
  output [16-1:0] ram_w16_l512_id15_1_1_rdata,
  input [16-1:0] ram_w16_l512_id15_1_1_wdata,
  input ram_w16_l512_id15_1_1_wenable,
  input ram_w16_l512_id15_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id15_1_0_rdata_out;
  assign ram_w16_l512_id15_1_0_rdata = ram_w16_l512_id15_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id15_1_1_rdata_out;
  assign ram_w16_l512_id15_1_1_rdata = ram_w16_l512_id15_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id15_1_0_enable) begin
      if(ram_w16_l512_id15_1_0_wenable) begin
        mem[ram_w16_l512_id15_1_0_addr] <= ram_w16_l512_id15_1_0_wdata;
        ram_w16_l512_id15_1_0_rdata_out <= ram_w16_l512_id15_1_0_wdata;
      end else begin
        ram_w16_l512_id15_1_0_rdata_out <= mem[ram_w16_l512_id15_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id15_1_1_enable) begin
      if(ram_w16_l512_id15_1_1_wenable) begin
        mem[ram_w16_l512_id15_1_1_addr] <= ram_w16_l512_id15_1_1_wdata;
        ram_w16_l512_id15_1_1_rdata_out <= ram_w16_l512_id15_1_1_wdata;
      end else begin
        ram_w16_l512_id15_1_1_rdata_out <= mem[ram_w16_l512_id15_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id16_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id16_0_0_addr,
  output [16-1:0] ram_w16_l512_id16_0_0_rdata,
  input [16-1:0] ram_w16_l512_id16_0_0_wdata,
  input ram_w16_l512_id16_0_0_wenable,
  input ram_w16_l512_id16_0_0_enable,
  input [8-1:0] ram_w16_l512_id16_0_1_addr,
  output [16-1:0] ram_w16_l512_id16_0_1_rdata,
  input [16-1:0] ram_w16_l512_id16_0_1_wdata,
  input ram_w16_l512_id16_0_1_wenable,
  input ram_w16_l512_id16_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id16_0_0_rdata_out;
  assign ram_w16_l512_id16_0_0_rdata = ram_w16_l512_id16_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id16_0_1_rdata_out;
  assign ram_w16_l512_id16_0_1_rdata = ram_w16_l512_id16_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id16_0_0_enable) begin
      if(ram_w16_l512_id16_0_0_wenable) begin
        mem[ram_w16_l512_id16_0_0_addr] <= ram_w16_l512_id16_0_0_wdata;
        ram_w16_l512_id16_0_0_rdata_out <= ram_w16_l512_id16_0_0_wdata;
      end else begin
        ram_w16_l512_id16_0_0_rdata_out <= mem[ram_w16_l512_id16_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id16_0_1_enable) begin
      if(ram_w16_l512_id16_0_1_wenable) begin
        mem[ram_w16_l512_id16_0_1_addr] <= ram_w16_l512_id16_0_1_wdata;
        ram_w16_l512_id16_0_1_rdata_out <= ram_w16_l512_id16_0_1_wdata;
      end else begin
        ram_w16_l512_id16_0_1_rdata_out <= mem[ram_w16_l512_id16_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id16_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id16_1_0_addr,
  output [16-1:0] ram_w16_l512_id16_1_0_rdata,
  input [16-1:0] ram_w16_l512_id16_1_0_wdata,
  input ram_w16_l512_id16_1_0_wenable,
  input ram_w16_l512_id16_1_0_enable,
  input [8-1:0] ram_w16_l512_id16_1_1_addr,
  output [16-1:0] ram_w16_l512_id16_1_1_rdata,
  input [16-1:0] ram_w16_l512_id16_1_1_wdata,
  input ram_w16_l512_id16_1_1_wenable,
  input ram_w16_l512_id16_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id16_1_0_rdata_out;
  assign ram_w16_l512_id16_1_0_rdata = ram_w16_l512_id16_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id16_1_1_rdata_out;
  assign ram_w16_l512_id16_1_1_rdata = ram_w16_l512_id16_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id16_1_0_enable) begin
      if(ram_w16_l512_id16_1_0_wenable) begin
        mem[ram_w16_l512_id16_1_0_addr] <= ram_w16_l512_id16_1_0_wdata;
        ram_w16_l512_id16_1_0_rdata_out <= ram_w16_l512_id16_1_0_wdata;
      end else begin
        ram_w16_l512_id16_1_0_rdata_out <= mem[ram_w16_l512_id16_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id16_1_1_enable) begin
      if(ram_w16_l512_id16_1_1_wenable) begin
        mem[ram_w16_l512_id16_1_1_addr] <= ram_w16_l512_id16_1_1_wdata;
        ram_w16_l512_id16_1_1_rdata_out <= ram_w16_l512_id16_1_1_wdata;
      end else begin
        ram_w16_l512_id16_1_1_rdata_out <= mem[ram_w16_l512_id16_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id17_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id17_0_0_addr,
  output [16-1:0] ram_w16_l512_id17_0_0_rdata,
  input [16-1:0] ram_w16_l512_id17_0_0_wdata,
  input ram_w16_l512_id17_0_0_wenable,
  input ram_w16_l512_id17_0_0_enable,
  input [8-1:0] ram_w16_l512_id17_0_1_addr,
  output [16-1:0] ram_w16_l512_id17_0_1_rdata,
  input [16-1:0] ram_w16_l512_id17_0_1_wdata,
  input ram_w16_l512_id17_0_1_wenable,
  input ram_w16_l512_id17_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id17_0_0_rdata_out;
  assign ram_w16_l512_id17_0_0_rdata = ram_w16_l512_id17_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id17_0_1_rdata_out;
  assign ram_w16_l512_id17_0_1_rdata = ram_w16_l512_id17_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id17_0_0_enable) begin
      if(ram_w16_l512_id17_0_0_wenable) begin
        mem[ram_w16_l512_id17_0_0_addr] <= ram_w16_l512_id17_0_0_wdata;
        ram_w16_l512_id17_0_0_rdata_out <= ram_w16_l512_id17_0_0_wdata;
      end else begin
        ram_w16_l512_id17_0_0_rdata_out <= mem[ram_w16_l512_id17_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id17_0_1_enable) begin
      if(ram_w16_l512_id17_0_1_wenable) begin
        mem[ram_w16_l512_id17_0_1_addr] <= ram_w16_l512_id17_0_1_wdata;
        ram_w16_l512_id17_0_1_rdata_out <= ram_w16_l512_id17_0_1_wdata;
      end else begin
        ram_w16_l512_id17_0_1_rdata_out <= mem[ram_w16_l512_id17_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id17_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id17_1_0_addr,
  output [16-1:0] ram_w16_l512_id17_1_0_rdata,
  input [16-1:0] ram_w16_l512_id17_1_0_wdata,
  input ram_w16_l512_id17_1_0_wenable,
  input ram_w16_l512_id17_1_0_enable,
  input [8-1:0] ram_w16_l512_id17_1_1_addr,
  output [16-1:0] ram_w16_l512_id17_1_1_rdata,
  input [16-1:0] ram_w16_l512_id17_1_1_wdata,
  input ram_w16_l512_id17_1_1_wenable,
  input ram_w16_l512_id17_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id17_1_0_rdata_out;
  assign ram_w16_l512_id17_1_0_rdata = ram_w16_l512_id17_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id17_1_1_rdata_out;
  assign ram_w16_l512_id17_1_1_rdata = ram_w16_l512_id17_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id17_1_0_enable) begin
      if(ram_w16_l512_id17_1_0_wenable) begin
        mem[ram_w16_l512_id17_1_0_addr] <= ram_w16_l512_id17_1_0_wdata;
        ram_w16_l512_id17_1_0_rdata_out <= ram_w16_l512_id17_1_0_wdata;
      end else begin
        ram_w16_l512_id17_1_0_rdata_out <= mem[ram_w16_l512_id17_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id17_1_1_enable) begin
      if(ram_w16_l512_id17_1_1_wenable) begin
        mem[ram_w16_l512_id17_1_1_addr] <= ram_w16_l512_id17_1_1_wdata;
        ram_w16_l512_id17_1_1_rdata_out <= ram_w16_l512_id17_1_1_wdata;
      end else begin
        ram_w16_l512_id17_1_1_rdata_out <= mem[ram_w16_l512_id17_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id18_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id18_0_0_addr,
  output [16-1:0] ram_w16_l512_id18_0_0_rdata,
  input [16-1:0] ram_w16_l512_id18_0_0_wdata,
  input ram_w16_l512_id18_0_0_wenable,
  input ram_w16_l512_id18_0_0_enable,
  input [8-1:0] ram_w16_l512_id18_0_1_addr,
  output [16-1:0] ram_w16_l512_id18_0_1_rdata,
  input [16-1:0] ram_w16_l512_id18_0_1_wdata,
  input ram_w16_l512_id18_0_1_wenable,
  input ram_w16_l512_id18_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id18_0_0_rdata_out;
  assign ram_w16_l512_id18_0_0_rdata = ram_w16_l512_id18_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id18_0_1_rdata_out;
  assign ram_w16_l512_id18_0_1_rdata = ram_w16_l512_id18_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id18_0_0_enable) begin
      if(ram_w16_l512_id18_0_0_wenable) begin
        mem[ram_w16_l512_id18_0_0_addr] <= ram_w16_l512_id18_0_0_wdata;
        ram_w16_l512_id18_0_0_rdata_out <= ram_w16_l512_id18_0_0_wdata;
      end else begin
        ram_w16_l512_id18_0_0_rdata_out <= mem[ram_w16_l512_id18_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id18_0_1_enable) begin
      if(ram_w16_l512_id18_0_1_wenable) begin
        mem[ram_w16_l512_id18_0_1_addr] <= ram_w16_l512_id18_0_1_wdata;
        ram_w16_l512_id18_0_1_rdata_out <= ram_w16_l512_id18_0_1_wdata;
      end else begin
        ram_w16_l512_id18_0_1_rdata_out <= mem[ram_w16_l512_id18_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id18_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id18_1_0_addr,
  output [16-1:0] ram_w16_l512_id18_1_0_rdata,
  input [16-1:0] ram_w16_l512_id18_1_0_wdata,
  input ram_w16_l512_id18_1_0_wenable,
  input ram_w16_l512_id18_1_0_enable,
  input [8-1:0] ram_w16_l512_id18_1_1_addr,
  output [16-1:0] ram_w16_l512_id18_1_1_rdata,
  input [16-1:0] ram_w16_l512_id18_1_1_wdata,
  input ram_w16_l512_id18_1_1_wenable,
  input ram_w16_l512_id18_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id18_1_0_rdata_out;
  assign ram_w16_l512_id18_1_0_rdata = ram_w16_l512_id18_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id18_1_1_rdata_out;
  assign ram_w16_l512_id18_1_1_rdata = ram_w16_l512_id18_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id18_1_0_enable) begin
      if(ram_w16_l512_id18_1_0_wenable) begin
        mem[ram_w16_l512_id18_1_0_addr] <= ram_w16_l512_id18_1_0_wdata;
        ram_w16_l512_id18_1_0_rdata_out <= ram_w16_l512_id18_1_0_wdata;
      end else begin
        ram_w16_l512_id18_1_0_rdata_out <= mem[ram_w16_l512_id18_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id18_1_1_enable) begin
      if(ram_w16_l512_id18_1_1_wenable) begin
        mem[ram_w16_l512_id18_1_1_addr] <= ram_w16_l512_id18_1_1_wdata;
        ram_w16_l512_id18_1_1_rdata_out <= ram_w16_l512_id18_1_1_wdata;
      end else begin
        ram_w16_l512_id18_1_1_rdata_out <= mem[ram_w16_l512_id18_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id19_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id19_0_0_addr,
  output [16-1:0] ram_w16_l512_id19_0_0_rdata,
  input [16-1:0] ram_w16_l512_id19_0_0_wdata,
  input ram_w16_l512_id19_0_0_wenable,
  input ram_w16_l512_id19_0_0_enable,
  input [8-1:0] ram_w16_l512_id19_0_1_addr,
  output [16-1:0] ram_w16_l512_id19_0_1_rdata,
  input [16-1:0] ram_w16_l512_id19_0_1_wdata,
  input ram_w16_l512_id19_0_1_wenable,
  input ram_w16_l512_id19_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id19_0_0_rdata_out;
  assign ram_w16_l512_id19_0_0_rdata = ram_w16_l512_id19_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id19_0_1_rdata_out;
  assign ram_w16_l512_id19_0_1_rdata = ram_w16_l512_id19_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id19_0_0_enable) begin
      if(ram_w16_l512_id19_0_0_wenable) begin
        mem[ram_w16_l512_id19_0_0_addr] <= ram_w16_l512_id19_0_0_wdata;
        ram_w16_l512_id19_0_0_rdata_out <= ram_w16_l512_id19_0_0_wdata;
      end else begin
        ram_w16_l512_id19_0_0_rdata_out <= mem[ram_w16_l512_id19_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id19_0_1_enable) begin
      if(ram_w16_l512_id19_0_1_wenable) begin
        mem[ram_w16_l512_id19_0_1_addr] <= ram_w16_l512_id19_0_1_wdata;
        ram_w16_l512_id19_0_1_rdata_out <= ram_w16_l512_id19_0_1_wdata;
      end else begin
        ram_w16_l512_id19_0_1_rdata_out <= mem[ram_w16_l512_id19_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id19_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id19_1_0_addr,
  output [16-1:0] ram_w16_l512_id19_1_0_rdata,
  input [16-1:0] ram_w16_l512_id19_1_0_wdata,
  input ram_w16_l512_id19_1_0_wenable,
  input ram_w16_l512_id19_1_0_enable,
  input [8-1:0] ram_w16_l512_id19_1_1_addr,
  output [16-1:0] ram_w16_l512_id19_1_1_rdata,
  input [16-1:0] ram_w16_l512_id19_1_1_wdata,
  input ram_w16_l512_id19_1_1_wenable,
  input ram_w16_l512_id19_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id19_1_0_rdata_out;
  assign ram_w16_l512_id19_1_0_rdata = ram_w16_l512_id19_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id19_1_1_rdata_out;
  assign ram_w16_l512_id19_1_1_rdata = ram_w16_l512_id19_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id19_1_0_enable) begin
      if(ram_w16_l512_id19_1_0_wenable) begin
        mem[ram_w16_l512_id19_1_0_addr] <= ram_w16_l512_id19_1_0_wdata;
        ram_w16_l512_id19_1_0_rdata_out <= ram_w16_l512_id19_1_0_wdata;
      end else begin
        ram_w16_l512_id19_1_0_rdata_out <= mem[ram_w16_l512_id19_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id19_1_1_enable) begin
      if(ram_w16_l512_id19_1_1_wenable) begin
        mem[ram_w16_l512_id19_1_1_addr] <= ram_w16_l512_id19_1_1_wdata;
        ram_w16_l512_id19_1_1_rdata_out <= ram_w16_l512_id19_1_1_wdata;
      end else begin
        ram_w16_l512_id19_1_1_rdata_out <= mem[ram_w16_l512_id19_1_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id20_0
(
  input CLK,
  input [8-1:0] ram_w16_l512_id20_0_0_addr,
  output [16-1:0] ram_w16_l512_id20_0_0_rdata,
  input [16-1:0] ram_w16_l512_id20_0_0_wdata,
  input ram_w16_l512_id20_0_0_wenable,
  input ram_w16_l512_id20_0_0_enable,
  input [8-1:0] ram_w16_l512_id20_0_1_addr,
  output [16-1:0] ram_w16_l512_id20_0_1_rdata,
  input [16-1:0] ram_w16_l512_id20_0_1_wdata,
  input ram_w16_l512_id20_0_1_wenable,
  input ram_w16_l512_id20_0_1_enable
);

  reg [16-1:0] ram_w16_l512_id20_0_0_rdata_out;
  assign ram_w16_l512_id20_0_0_rdata = ram_w16_l512_id20_0_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id20_0_1_rdata_out;
  assign ram_w16_l512_id20_0_1_rdata = ram_w16_l512_id20_0_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id20_0_0_enable) begin
      if(ram_w16_l512_id20_0_0_wenable) begin
        mem[ram_w16_l512_id20_0_0_addr] <= ram_w16_l512_id20_0_0_wdata;
        ram_w16_l512_id20_0_0_rdata_out <= ram_w16_l512_id20_0_0_wdata;
      end else begin
        ram_w16_l512_id20_0_0_rdata_out <= mem[ram_w16_l512_id20_0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id20_0_1_enable) begin
      if(ram_w16_l512_id20_0_1_wenable) begin
        mem[ram_w16_l512_id20_0_1_addr] <= ram_w16_l512_id20_0_1_wdata;
        ram_w16_l512_id20_0_1_rdata_out <= ram_w16_l512_id20_0_1_wdata;
      end else begin
        ram_w16_l512_id20_0_1_rdata_out <= mem[ram_w16_l512_id20_0_1_addr];
      end
    end 
  end


endmodule



module ram_w16_l512_id20_1
(
  input CLK,
  input [8-1:0] ram_w16_l512_id20_1_0_addr,
  output [16-1:0] ram_w16_l512_id20_1_0_rdata,
  input [16-1:0] ram_w16_l512_id20_1_0_wdata,
  input ram_w16_l512_id20_1_0_wenable,
  input ram_w16_l512_id20_1_0_enable,
  input [8-1:0] ram_w16_l512_id20_1_1_addr,
  output [16-1:0] ram_w16_l512_id20_1_1_rdata,
  input [16-1:0] ram_w16_l512_id20_1_1_wdata,
  input ram_w16_l512_id20_1_1_wenable,
  input ram_w16_l512_id20_1_1_enable
);

  reg [16-1:0] ram_w16_l512_id20_1_0_rdata_out;
  assign ram_w16_l512_id20_1_0_rdata = ram_w16_l512_id20_1_0_rdata_out;
  reg [16-1:0] ram_w16_l512_id20_1_1_rdata_out;
  assign ram_w16_l512_id20_1_1_rdata = ram_w16_l512_id20_1_1_rdata_out;
  reg [16-1:0] mem [0:256-1];

  always @(posedge CLK) begin
    if(ram_w16_l512_id20_1_0_enable) begin
      if(ram_w16_l512_id20_1_0_wenable) begin
        mem[ram_w16_l512_id20_1_0_addr] <= ram_w16_l512_id20_1_0_wdata;
        ram_w16_l512_id20_1_0_rdata_out <= ram_w16_l512_id20_1_0_wdata;
      end else begin
        ram_w16_l512_id20_1_0_rdata_out <= mem[ram_w16_l512_id20_1_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w16_l512_id20_1_1_enable) begin
      if(ram_w16_l512_id20_1_1_wenable) begin
        mem[ram_w16_l512_id20_1_1_addr] <= ram_w16_l512_id20_1_1_wdata;
        ram_w16_l512_id20_1_1_rdata_out <= ram_w16_l512_id20_1_1_wdata;
      end else begin
        ram_w16_l512_id20_1_1_rdata_out <= mem[ram_w16_l512_id20_1_1_addr];
      end
    end 
  end


endmodule



module ram_w32_l128_id0
(
  input CLK,
  input [7-1:0] ram_w32_l128_id0_0_addr,
  output [32-1:0] ram_w32_l128_id0_0_rdata,
  input [32-1:0] ram_w32_l128_id0_0_wdata,
  input ram_w32_l128_id0_0_wenable,
  input ram_w32_l128_id0_0_enable,
  input [7-1:0] ram_w32_l128_id0_1_addr,
  output [32-1:0] ram_w32_l128_id0_1_rdata,
  input [32-1:0] ram_w32_l128_id0_1_wdata,
  input ram_w32_l128_id0_1_wenable,
  input ram_w32_l128_id0_1_enable
);

  reg [32-1:0] ram_w32_l128_id0_0_rdata_out;
  assign ram_w32_l128_id0_0_rdata = ram_w32_l128_id0_0_rdata_out;
  reg [32-1:0] ram_w32_l128_id0_1_rdata_out;
  assign ram_w32_l128_id0_1_rdata = ram_w32_l128_id0_1_rdata_out;
  reg [32-1:0] mem [0:128-1];

  always @(posedge CLK) begin
    if(ram_w32_l128_id0_0_enable) begin
      if(ram_w32_l128_id0_0_wenable) begin
        mem[ram_w32_l128_id0_0_addr] <= ram_w32_l128_id0_0_wdata;
        ram_w32_l128_id0_0_rdata_out <= ram_w32_l128_id0_0_wdata;
      end else begin
        ram_w32_l128_id0_0_rdata_out <= mem[ram_w32_l128_id0_0_addr];
      end
    end 
  end


  always @(posedge CLK) begin
    if(ram_w32_l128_id0_1_enable) begin
      if(ram_w32_l128_id0_1_wenable) begin
        mem[ram_w32_l128_id0_1_addr] <= ram_w32_l128_id0_1_wdata;
        ram_w32_l128_id0_1_rdata_out <= ram_w32_l128_id0_1_wdata;
      end else begin
        ram_w32_l128_id0_1_rdata_out <= mem[ram_w32_l128_id0_1_addr];
      end
    end 
  end


endmodule



module multiplier_0
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);


  multiplier_core_0
  mult
  (
    .CLK(CLK),
    .update(update),
    .a(a),
    .b(b),
    .c(c)
  );


endmodule



module multiplier_core_0
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);

  reg signed [16-1:0] _a;
  reg signed [16-1:0] _b;
  wire signed [32-1:0] _mul;
  reg signed [32-1:0] _pipe_mul0;
  reg signed [32-1:0] _pipe_mul1;
  assign _mul = _a * _b;
  assign c = _pipe_mul1;

  always @(posedge CLK) begin
    if(update) begin
      _a <= a;
      _b <= b;
      _pipe_mul0 <= _mul;
      _pipe_mul1 <= _pipe_mul0;
    end 
  end


endmodule



module multiplier_1
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);


  multiplier_core_1
  mult
  (
    .CLK(CLK),
    .update(update),
    .a(a),
    .b(b),
    .c(c)
  );


endmodule



module multiplier_core_1
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);

  reg signed [16-1:0] _a;
  reg signed [16-1:0] _b;
  wire signed [32-1:0] _mul;
  reg signed [32-1:0] _pipe_mul0;
  reg signed [32-1:0] _pipe_mul1;
  assign _mul = _a * _b;
  assign c = _pipe_mul1;

  always @(posedge CLK) begin
    if(update) begin
      _a <= a;
      _b <= b;
      _pipe_mul0 <= _mul;
      _pipe_mul1 <= _pipe_mul0;
    end 
  end


endmodule



module multiplier_2
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);


  multiplier_core_2
  mult
  (
    .CLK(CLK),
    .update(update),
    .a(a),
    .b(b),
    .c(c)
  );


endmodule



module multiplier_core_2
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);

  reg signed [16-1:0] _a;
  reg signed [16-1:0] _b;
  wire signed [32-1:0] _mul;
  reg signed [32-1:0] _pipe_mul0;
  reg signed [32-1:0] _pipe_mul1;
  assign _mul = _a * _b;
  assign c = _pipe_mul1;

  always @(posedge CLK) begin
    if(update) begin
      _a <= a;
      _b <= b;
      _pipe_mul0 <= _mul;
      _pipe_mul1 <= _pipe_mul0;
    end 
  end


endmodule



module multiplier_3
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);


  multiplier_core_3
  mult
  (
    .CLK(CLK),
    .update(update),
    .a(a),
    .b(b),
    .c(c)
  );


endmodule



module multiplier_core_3
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);

  reg signed [16-1:0] _a;
  reg signed [16-1:0] _b;
  wire signed [32-1:0] _mul;
  reg signed [32-1:0] _pipe_mul0;
  reg signed [32-1:0] _pipe_mul1;
  assign _mul = _a * _b;
  assign c = _pipe_mul1;

  always @(posedge CLK) begin
    if(update) begin
      _a <= a;
      _b <= b;
      _pipe_mul0 <= _mul;
      _pipe_mul1 <= _pipe_mul0;
    end 
  end


endmodule



module multiplier_4
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);


  multiplier_core_4
  mult
  (
    .CLK(CLK),
    .update(update),
    .a(a),
    .b(b),
    .c(c)
  );


endmodule



module multiplier_core_4
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);

  reg signed [16-1:0] _a;
  reg signed [16-1:0] _b;
  wire signed [32-1:0] _mul;
  reg signed [32-1:0] _pipe_mul0;
  reg signed [32-1:0] _pipe_mul1;
  assign _mul = _a * _b;
  assign c = _pipe_mul1;

  always @(posedge CLK) begin
    if(update) begin
      _a <= a;
      _b <= b;
      _pipe_mul0 <= _mul;
      _pipe_mul1 <= _pipe_mul0;
    end 
  end


endmodule



module multiplier_5
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);


  multiplier_core_5
  mult
  (
    .CLK(CLK),
    .update(update),
    .a(a),
    .b(b),
    .c(c)
  );


endmodule



module multiplier_core_5
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);

  reg signed [16-1:0] _a;
  reg signed [16-1:0] _b;
  wire signed [32-1:0] _mul;
  reg signed [32-1:0] _pipe_mul0;
  reg signed [32-1:0] _pipe_mul1;
  assign _mul = _a * _b;
  assign c = _pipe_mul1;

  always @(posedge CLK) begin
    if(update) begin
      _a <= a;
      _b <= b;
      _pipe_mul0 <= _mul;
      _pipe_mul1 <= _pipe_mul0;
    end 
  end


endmodule



module multiplier_6
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);


  multiplier_core_6
  mult
  (
    .CLK(CLK),
    .update(update),
    .a(a),
    .b(b),
    .c(c)
  );


endmodule



module multiplier_core_6
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);

  reg signed [16-1:0] _a;
  reg signed [16-1:0] _b;
  wire signed [32-1:0] _mul;
  reg signed [32-1:0] _pipe_mul0;
  reg signed [32-1:0] _pipe_mul1;
  assign _mul = _a * _b;
  assign c = _pipe_mul1;

  always @(posedge CLK) begin
    if(update) begin
      _a <= a;
      _b <= b;
      _pipe_mul0 <= _mul;
      _pipe_mul1 <= _pipe_mul0;
    end 
  end


endmodule



module multiplier_7
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);


  multiplier_core_7
  mult
  (
    .CLK(CLK),
    .update(update),
    .a(a),
    .b(b),
    .c(c)
  );


endmodule



module multiplier_core_7
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);

  reg signed [16-1:0] _a;
  reg signed [16-1:0] _b;
  wire signed [32-1:0] _mul;
  reg signed [32-1:0] _pipe_mul0;
  reg signed [32-1:0] _pipe_mul1;
  assign _mul = _a * _b;
  assign c = _pipe_mul1;

  always @(posedge CLK) begin
    if(update) begin
      _a <= a;
      _b <= b;
      _pipe_mul0 <= _mul;
      _pipe_mul1 <= _pipe_mul0;
    end 
  end


endmodule



module multiplier_8
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);


  multiplier_core_8
  mult
  (
    .CLK(CLK),
    .update(update),
    .a(a),
    .b(b),
    .c(c)
  );


endmodule



module multiplier_core_8
(
  input CLK,
  input update,
  input [16-1:0] a,
  input [16-1:0] b,
  output [32-1:0] c
);

  reg signed [16-1:0] _a;
  reg signed [16-1:0] _b;
  wire signed [32-1:0] _mul;
  reg signed [32-1:0] _pipe_mul0;
  reg signed [32-1:0] _pipe_mul1;
  assign _mul = _a * _b;
  assign c = _pipe_mul1;

  always @(posedge CLK) begin
    if(update) begin
      _a <= a;
      _b <= b;
      _pipe_mul0 <= _mul;
      _pipe_mul1 <= _pipe_mul0;
    end 
  end


endmodule



module multiplier_9
(
  input CLK,
  input update,
  input [64-1:0] a,
  input [16-1:0] b,
  output [80-1:0] c
);


  multiplier_core_9
  mult
  (
    .CLK(CLK),
    .update(update),
    .a(a),
    .b(b),
    .c(c)
  );


endmodule



module multiplier_core_9
(
  input CLK,
  input update,
  input [64-1:0] a,
  input [16-1:0] b,
  output [80-1:0] c
);

  reg signed [64-1:0] _a;
  reg signed [16-1:0] _b;
  wire signed [80-1:0] _mul;
  reg signed [80-1:0] _pipe_mul0;
  reg signed [80-1:0] _pipe_mul1;
  assign _mul = _a * _b;
  assign c = _pipe_mul1;

  always @(posedge CLK) begin
    if(update) begin
      _a <= a;
      _b <= b;
      _pipe_mul0 <= _mul;
      _pipe_mul1 <= _pipe_mul0;
    end 
  end


endmodule



module Divider #
(
  parameter W_D = 32,
  parameter A_SIGNED = 1,
  parameter B_SIGNED = 1,
  parameter O_SIGNED = 1
)
(
  input CLK,
  input RST,
  input [W_D-1:0] in_a,
  input [W_D-1:0] in_b,
  input update,
  input enable,
  output reg [W_D-1:0] rslt,
  output reg [W_D-1:0] mod,
  output reg valid
);

  localparam DEPTH = W_D + 1;

  function [0:0] getsign;
    input [W_D-1:0] in;
    begin
      getsign = in[W_D - 1];
    end
  endfunction


  function [0:0] is_positive;
    input [W_D-1:0] in;
    begin
      is_positive = getsign(in) == 0;
    end
  endfunction


  function [W_D-1:0] complement2;
    input [W_D-1:0] in;
    begin
      complement2 = ~in + { { W_D - 1{ 1'b0 } }, 1'b1 };
    end
  endfunction


  function [W_D*2-1:0] complement2_2x;
    input [W_D*2-1:0] in;
    begin
      complement2_2x = ~in + { { W_D * 2 - 1{ 1'b0 } }, 1'b1 };
    end
  endfunction


  function [W_D-1:0] absolute;
    input [W_D-1:0] in;
    begin
      if(getsign(in)) begin
        absolute = complement2(in);
      end else begin
        absolute = in;
      end
    end
  endfunction

  wire [W_D-1:0] abs_in_a;
  wire [W_D-1:0] abs_in_b;
  assign abs_in_a = (A_SIGNED)? absolute(in_a) : in_a;
  assign abs_in_b = (B_SIGNED)? absolute(in_b) : in_b;
  genvar d;

  generate for(d=0; d<DEPTH; d=d+1) begin : s_depth
    reg stage_valid;
    reg in_a_positive;
    reg in_b_positive;
    reg [W_D*2-1:0] dividend;
    reg [W_D*2-1:0] divisor;
    reg [W_D*2-1:0] stage_rslt;
    wire [W_D*2-1:0] sub_value;
    wire is_large;
    assign sub_value = dividend - divisor;
    assign is_large = !sub_value[W_D * 2 - 1];
    if(d == 0) begin

      always @(posedge CLK) begin
        if(RST) begin
          stage_valid <= 0;
          in_a_positive <= 0;
          in_b_positive <= 0;
        end else begin
          if(update) begin
            stage_valid <= enable;
            in_a_positive <= is_positive(in_a);
            in_b_positive <= is_positive(in_b);
          end 
        end
      end

    end else begin

      always @(posedge CLK) begin
        if(RST) begin
          stage_valid <= 0;
          in_a_positive <= 0;
          in_b_positive <= 0;
        end else begin
          if(update) begin
            stage_valid <= s_depth[(d - 1)].stage_valid;
            in_a_positive <= s_depth[(d - 1)].in_a_positive;
            in_b_positive <= s_depth[(d - 1)].in_b_positive;
          end 
        end
      end

    end
    if(d == 0) begin

      always @(posedge CLK) begin
        if(update) begin
          dividend <= abs_in_a;
          divisor <= abs_in_b << W_D - 1;
          stage_rslt <= 0;
        end 
      end

    end else begin

      always @(posedge CLK) begin
        if(update) begin
          dividend <= (s_depth[(d - 1)].is_large)? s_depth[(d - 1)].sub_value : s_depth[(d - 1)].dividend;
          divisor <= s_depth[(d - 1)].divisor >> 1;
          stage_rslt <= { s_depth[(d - 1)].stage_rslt, s_depth[(d - 1)].is_large };
        end 
      end

    end
  end
  endgenerate


  always @(posedge CLK) begin
    if(RST) begin
      valid <= 0;
    end else begin
      if(update) begin
        valid <= s_depth[(DEPTH - 1)].stage_valid;
      end 
    end
  end


  generate if(O_SIGNED) begin

    always @(posedge CLK) begin
      if(update) begin
        rslt <= (s_depth[(DEPTH - 1)].in_a_positive && s_depth[(DEPTH - 1)].in_b_positive)? s_depth[(DEPTH - 1)].stage_rslt : 
                (!s_depth[(DEPTH - 1)].in_a_positive && s_depth[(DEPTH - 1)].in_b_positive)? complement2_2x(s_depth[(DEPTH - 1)].stage_rslt) : 
                (s_depth[(DEPTH - 1)].in_a_positive && !s_depth[(DEPTH - 1)].in_b_positive)? complement2_2x(s_depth[(DEPTH - 1)].stage_rslt) : 
                (!s_depth[(DEPTH - 1)].in_a_positive && !s_depth[(DEPTH - 1)].in_b_positive)? s_depth[(DEPTH - 1)].stage_rslt : 'hx;
        mod <= (s_depth[(DEPTH - 1)].in_a_positive && s_depth[(DEPTH - 1)].in_b_positive)? s_depth[(DEPTH - 1)].dividend[W_D-1:0] : 
               (!s_depth[(DEPTH - 1)].in_a_positive && s_depth[(DEPTH - 1)].in_b_positive)? complement2_2x(s_depth[(DEPTH - 1)].dividend[W_D-1:0]) : 
               (s_depth[(DEPTH - 1)].in_a_positive && !s_depth[(DEPTH - 1)].in_b_positive)? s_depth[(DEPTH - 1)].dividend[W_D-1:0] : 
               (!s_depth[(DEPTH - 1)].in_a_positive && !s_depth[(DEPTH - 1)].in_b_positive)? complement2_2x(s_depth[(DEPTH - 1)].dividend[W_D-1:0]) : 'hx;
      end 
    end

  end else begin

    always @(posedge CLK) begin
      if(update) begin
        rslt <= s_depth[(DEPTH - 1)].stage_rslt;
        mod <= s_depth[(DEPTH - 1)].dividend[W_D-1:0];
      end 
    end

  end
  endgenerate


endmodule

