// Seed: 221278577
module module_0;
  assign id_1[1'h0] = id_1;
  uwire id_2;
  assign id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    output supply1 id_2,
    output wand id_3,
    input supply1 id_4,
    input wand id_5,
    output wire id_6,
    input wand id_7,
    input tri id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wand id_11,
    input supply1 id_12,
    output supply0 id_13,
    input wor id_14,
    output wire id_15,
    input wand id_16,
    input tri id_17,
    input tri1 id_18,
    output tri id_19
);
  wire id_21;
  nor primCall (
      id_0, id_10, id_11, id_12, id_14, id_16, id_17, id_18, id_21, id_4, id_5, id_7, id_8, id_9
  );
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
endmodule
