From 4a4da8081f15c0c100822837a1f9290384f1713e Mon Sep 17 00:00:00 2001
From: Terry Lv <r65388@freescale.com>
Date: Mon, 30 May 2011 15:41:21 +0800
Subject: [PATCH 304/678] ENGR00144224: MX53: Add MMU mapping for all
 peripherals

Not all peripherals are mapped in MMU.
Thus we add those missed mapped area.

Signed-off-by: Terry Lv <r65388@freescale.com>
---
 board/freescale/mx53_ard/mx53_ard.c   |   37 +++++++++++++++++++++++---------
 board/freescale/mx53_evk/mx53_evk.c   |   37 +++++++++++++++++++++++---------
 board/freescale/mx53_loco/mx53_loco.c |   23 ++++++++++++++------
 board/freescale/mx53_smd/mx53_smd.c   |   23 ++++++++++++++------
 4 files changed, 84 insertions(+), 36 deletions(-)

diff --git a/board/freescale/mx53_ard/mx53_ard.c b/board/freescale/mx53_ard/mx53_ard.c
index 1ece2a5..08fbbe8 100755
--- a/board/freescale/mx53_ard/mx53_ard.c
+++ b/board/freescale/mx53_ard/mx53_ard.c
@@ -248,16 +248,25 @@ void board_mmu_init(void)
 	/* Actual   Virtual  Size   Attributes          Function */
 	/* Base     Base     MB     cached? buffered?  access permissions */
 	/* xxx00000 xxx00000 */
-	X_ARM_MMU_SECTION(0x000, 0x000, 0x10,
+	X_ARM_MMU_SECTION(0x000, 0x000, 0x010,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* ROM, 16M */
+	X_ARM_MMU_SECTION(0x010, 0x010, 0x060,
+			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
+			ARM_ACCESS_PERM_RW_RW); /* Reserved, 96M */
 	X_ARM_MMU_SECTION(0x070, 0x070, 0x010,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
-			ARM_ACCESS_PERM_RW_RW); /* IRAM */
+			ARM_ACCESS_PERM_RW_RW); /* IRAM, 16M */
+	X_ARM_MMU_SECTION(0x080, 0x080, 0x080,
+			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
+			ARM_ACCESS_PERM_RW_RW); /* Reserved region + TZIC. 1M */
 	X_ARM_MMU_SECTION(0x100, 0x100, 0x040,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* SATA */
-	X_ARM_MMU_SECTION(0x180, 0x180, 0x100,
+	X_ARM_MMU_SECTION(0x140, 0x140, 0x040,
+			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
+			ARM_ACCESS_PERM_RW_RW); /* Reserved, 64M */
+	X_ARM_MMU_SECTION(0x180, 0x180, 0x080,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* IPUv3M */
 	X_ARM_MMU_SECTION(0x200, 0x200, 0x200,
@@ -266,21 +275,27 @@ void board_mmu_init(void)
 	X_ARM_MMU_SECTION(0x400, 0x400, 0x300,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* periperals */
-	X_ARM_MMU_SECTION(0x700, 0x700, 0x400,
+	X_ARM_MMU_SECTION(0x700, 0x700, 0x200,
+			ARM_CACHEABLE, ARM_BUFFERABLE,
+			ARM_ACCESS_PERM_RW_RW); /* CSD0 512M */
+	X_ARM_MMU_SECTION(0x700, 0x900, 0x200,
+			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
+			ARM_ACCESS_PERM_RW_RW); /* CSD0 512M */
+	X_ARM_MMU_SECTION(0xB00, 0xB00, 0x200,
 			ARM_CACHEABLE, ARM_BUFFERABLE,
-			ARM_ACCESS_PERM_RW_RW); /* CSD0 1G */
-	X_ARM_MMU_SECTION(0x700, 0xB00, 0x400,
+			ARM_ACCESS_PERM_RW_RW); /* CSD0 512M */
+	X_ARM_MMU_SECTION(0xB00, 0xD00, 0x200,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
-			ARM_ACCESS_PERM_RW_RW); /* CSD0 1G */
-	X_ARM_MMU_SECTION(0xF00, 0xF00, 0x100,
+			ARM_ACCESS_PERM_RW_RW); /* CSD0 512M */
+	X_ARM_MMU_SECTION(0xF00, 0xF00, 0x07F,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* CS1 EIM control*/
-	X_ARM_MMU_SECTION(0xF7F, 0xF7F, 0x040,
+	X_ARM_MMU_SECTION(0xF7F, 0xF7F, 0x001,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* NAND Flash buffer */
-	X_ARM_MMU_SECTION(0xF80, 0xF80, 0x001,
+	X_ARM_MMU_SECTION(0xF80, 0xF80, 0x080,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
-			ARM_ACCESS_PERM_RW_RW); /* iRam */
+			ARM_ACCESS_PERM_RW_RW); /* iRam + GPU3D + Reserved */
 
 	/* Workaround for arm errata #709718 */
 	/* Setup PRRR so device is always mapped to non-shared */
diff --git a/board/freescale/mx53_evk/mx53_evk.c b/board/freescale/mx53_evk/mx53_evk.c
index 1b8fbaa..f4d2317 100644
--- a/board/freescale/mx53_evk/mx53_evk.c
+++ b/board/freescale/mx53_evk/mx53_evk.c
@@ -176,16 +176,25 @@ void board_mmu_init(void)
 	/* Actual   Virtual  Size   Attributes          Function */
 	/* Base     Base     MB     cached? buffered?  access permissions */
 	/* xxx00000 xxx00000 */
-	X_ARM_MMU_SECTION(0x000, 0x000, 0x10,
+	X_ARM_MMU_SECTION(0x000, 0x000, 0x010,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* ROM, 16M */
+	X_ARM_MMU_SECTION(0x010, 0x010, 0x060,
+			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
+			ARM_ACCESS_PERM_RW_RW); /* Reserved, 96M */
 	X_ARM_MMU_SECTION(0x070, 0x070, 0x010,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
-			ARM_ACCESS_PERM_RW_RW); /* IRAM */
+			ARM_ACCESS_PERM_RW_RW); /* IRAM, 16M */
+	X_ARM_MMU_SECTION(0x080, 0x080, 0x080,
+			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
+			ARM_ACCESS_PERM_RW_RW); /* Reserved region + TZIC. 1M */
 	X_ARM_MMU_SECTION(0x100, 0x100, 0x040,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* SATA */
-	X_ARM_MMU_SECTION(0x180, 0x180, 0x100,
+	X_ARM_MMU_SECTION(0x140, 0x140, 0x040,
+			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
+			ARM_ACCESS_PERM_RW_RW); /* Reserved, 64M */
+	X_ARM_MMU_SECTION(0x180, 0x180, 0x080,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* IPUv3M */
 	X_ARM_MMU_SECTION(0x200, 0x200, 0x200,
@@ -194,21 +203,27 @@ void board_mmu_init(void)
 	X_ARM_MMU_SECTION(0x400, 0x400, 0x300,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* periperals */
-	X_ARM_MMU_SECTION(0x700, 0x700, 0x400,
+	X_ARM_MMU_SECTION(0x700, 0x700, 0x200,
+			ARM_CACHEABLE, ARM_BUFFERABLE,
+			ARM_ACCESS_PERM_RW_RW); /* CSD0 512M */
+	X_ARM_MMU_SECTION(0x700, 0x900, 0x200,
+			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
+			ARM_ACCESS_PERM_RW_RW); /* CSD0 512M */
+	X_ARM_MMU_SECTION(0xB00, 0xB00, 0x200,
 			ARM_CACHEABLE, ARM_BUFFERABLE,
-			ARM_ACCESS_PERM_RW_RW); /* CSD0 1G */
-	X_ARM_MMU_SECTION(0x700, 0xB00, 0x400,
+			ARM_ACCESS_PERM_RW_RW); /* CSD0 512M */
+	X_ARM_MMU_SECTION(0xB00, 0xD00, 0x200,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
-			ARM_ACCESS_PERM_RW_RW); /* CSD0 1G */
-	X_ARM_MMU_SECTION(0xF00, 0xF00, 0x100,
+			ARM_ACCESS_PERM_RW_RW); /* CSD0 512M */
+	X_ARM_MMU_SECTION(0xF00, 0xF00, 0x07F,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* CS1 EIM control*/
-	X_ARM_MMU_SECTION(0xF7F, 0xF7F, 0x040,
+	X_ARM_MMU_SECTION(0xF7F, 0xF7F, 0x001,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* NAND Flash buffer */
-	X_ARM_MMU_SECTION(0xF80, 0xF80, 0x001,
+	X_ARM_MMU_SECTION(0xF80, 0xF80, 0x080,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
-			ARM_ACCESS_PERM_RW_RW); /* iRam */
+			ARM_ACCESS_PERM_RW_RW); /* iRam + GPU3D + Reserved */
 
 	/* Workaround for arm errata #709718 */
 	/* Setup PRRR so device is always mapped to non-shared */
diff --git a/board/freescale/mx53_loco/mx53_loco.c b/board/freescale/mx53_loco/mx53_loco.c
index e77230f..5a5e820 100644
--- a/board/freescale/mx53_loco/mx53_loco.c
+++ b/board/freescale/mx53_loco/mx53_loco.c
@@ -173,16 +173,25 @@ void board_mmu_init(void)
 	/* Actual   Virtual  Size   Attributes          Function */
 	/* Base     Base     MB     cached? buffered?  access permissions */
 	/* xxx00000 xxx00000 */
-	X_ARM_MMU_SECTION(0x000, 0x000, 0x10,
+	X_ARM_MMU_SECTION(0x000, 0x000, 0x010,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* ROM, 16M */
+	X_ARM_MMU_SECTION(0x010, 0x010, 0x060,
+			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
+			ARM_ACCESS_PERM_RW_RW); /* Reserved, 96M */
 	X_ARM_MMU_SECTION(0x070, 0x070, 0x010,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
-			ARM_ACCESS_PERM_RW_RW); /* IRAM */
+			ARM_ACCESS_PERM_RW_RW); /* IRAM, 16M */
+	X_ARM_MMU_SECTION(0x080, 0x080, 0x080,
+			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
+			ARM_ACCESS_PERM_RW_RW); /* Reserved region + TZIC. 1M */
 	X_ARM_MMU_SECTION(0x100, 0x100, 0x040,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* SATA */
-	X_ARM_MMU_SECTION(0x180, 0x180, 0x100,
+	X_ARM_MMU_SECTION(0x140, 0x140, 0x040,
+			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
+			ARM_ACCESS_PERM_RW_RW); /* Reserved, 64M */
+	X_ARM_MMU_SECTION(0x180, 0x180, 0x080,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* IPUv3M */
 	X_ARM_MMU_SECTION(0x200, 0x200, 0x200,
@@ -203,15 +212,15 @@ void board_mmu_init(void)
 	X_ARM_MMU_SECTION(0xB00, 0xD00, 0x200,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* CSD0 512M */
-	X_ARM_MMU_SECTION(0xF00, 0xF00, 0x100,
+	X_ARM_MMU_SECTION(0xF00, 0xF00, 0x07F,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* CS1 EIM control*/
-	X_ARM_MMU_SECTION(0xF7F, 0xF7F, 0x040,
+	X_ARM_MMU_SECTION(0xF7F, 0xF7F, 0x001,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* NAND Flash buffer */
-	X_ARM_MMU_SECTION(0xF80, 0xF80, 0x001,
+	X_ARM_MMU_SECTION(0xF80, 0xF80, 0x080,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
-			ARM_ACCESS_PERM_RW_RW); /* iRam */
+			ARM_ACCESS_PERM_RW_RW); /* iRam + GPU3D + Reserved */
 
 	/* Workaround for arm errata #709718 */
 	/* Setup PRRR so device is always mapped to non-shared */
diff --git a/board/freescale/mx53_smd/mx53_smd.c b/board/freescale/mx53_smd/mx53_smd.c
index fb42bbd..3cfa430 100644
--- a/board/freescale/mx53_smd/mx53_smd.c
+++ b/board/freescale/mx53_smd/mx53_smd.c
@@ -243,16 +243,25 @@ void board_mmu_init(void)
 	/* Actual   Virtual  Size   Attributes          Function */
 	/* Base     Base     MB     cached? buffered?  access permissions */
 	/* xxx00000 xxx00000 */
-	X_ARM_MMU_SECTION(0x000, 0x000, 0x10,
+	X_ARM_MMU_SECTION(0x000, 0x000, 0x010,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* ROM, 16M */
+	X_ARM_MMU_SECTION(0x010, 0x010, 0x060,
+			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
+			ARM_ACCESS_PERM_RW_RW); /* Reserved, 96M */
 	X_ARM_MMU_SECTION(0x070, 0x070, 0x010,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
-			ARM_ACCESS_PERM_RW_RW); /* IRAM */
+			ARM_ACCESS_PERM_RW_RW); /* IRAM, 16M */
+	X_ARM_MMU_SECTION(0x080, 0x080, 0x080,
+			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
+			ARM_ACCESS_PERM_RW_RW); /* Reserved region + TZIC. 1M */
 	X_ARM_MMU_SECTION(0x100, 0x100, 0x040,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* SATA */
-	X_ARM_MMU_SECTION(0x180, 0x180, 0x100,
+	X_ARM_MMU_SECTION(0x140, 0x140, 0x040,
+			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
+			ARM_ACCESS_PERM_RW_RW); /* Reserved, 64M */
+	X_ARM_MMU_SECTION(0x180, 0x180, 0x080,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* IPUv3M */
 	X_ARM_MMU_SECTION(0x200, 0x200, 0x200,
@@ -273,15 +282,15 @@ void board_mmu_init(void)
 	X_ARM_MMU_SECTION(0xB00, 0xD00, 0x200,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* CSD0 512M */
-	X_ARM_MMU_SECTION(0xF00, 0xF00, 0x100,
+	X_ARM_MMU_SECTION(0xF00, 0xF00, 0x07F,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* CS1 EIM control*/
-	X_ARM_MMU_SECTION(0xF7F, 0xF7F, 0x040,
+	X_ARM_MMU_SECTION(0xF7F, 0xF7F, 0x001,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
 			ARM_ACCESS_PERM_RW_RW); /* NAND Flash buffer */
-	X_ARM_MMU_SECTION(0xF80, 0xF80, 0x001,
+	X_ARM_MMU_SECTION(0xF80, 0xF80, 0x080,
 			ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
-			ARM_ACCESS_PERM_RW_RW); /* iRam */
+			ARM_ACCESS_PERM_RW_RW); /* iRam + GPU3D + Reserved */
 
 	/* Workaround for arm errata #709718 */
 	/* Setup PRRR so device is always mapped to non-shared */
-- 
1.7.7.4

