\hypertarget{_p_o_r_t___p_d_d_8h}{}\section{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+P\+O\+R\+T\+\_\+\+P\+DD.h File Reference}
\label{_p_o_r_t___p_d_d_8h}\index{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
{\ttfamily \#include \char`\"{}P\+D\+D\+\_\+\+Types.\+h\char`\"{}}\newline
Include dependency graph for P\+O\+R\+T\+\_\+\+P\+D\+D.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a601b220ea969b8976f41f35625a0241a}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+0}~0x1U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_acd9defe7b555d6c06e578b0ee9643adb}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+1}~0x2U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_aebe7252a9ff6aaee5ea24d7e49e1f86e}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+2}~0x4U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a3823192acad027aa2aba1d0638a524f8}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+3}~0x8U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a5dfe25367b04c10bbff92603553adaa7}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+4}~0x10U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ad35af54f822faaea3f4361f6d9251359}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+5}~0x20U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a739c120b879dd3184f747cafdccb30a7}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+6}~0x40U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_afe83c064ba886c789068ad737988f4a9}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+7}~0x80U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_abfb6538c073e2c0dbdc6001920246bb7}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+8}~0x100U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a84fcf37aa59fdc25e5c51006eedba37f}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+9}~0x200U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ac4296f507a1cb5c9c7ce35a5cef7f834}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+10}~0x400U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ada19292b1ee680fcaba4a60985db4c5a}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+11}~0x800U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a290d621d250607c4807d1b2f1884227e}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+12}~0x1000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a5735d74f0458ff8272546b6eeabfbfe6}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+13}~0x2000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a667b6cdcf38032932b675d8a1039e9e0}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+14}~0x4000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_adac89c1519abedf0ec18ba8d74d25739}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+15}~0x8000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a65ce5ff6552f5a7aa235ec8028c8b1f8}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+16}~0x10000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ac1cccd1e4912861716e2579838e91b82}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+17}~0x20000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a2d01d8901e13e6d43f27760b16f140fd}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+18}~0x40000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ae79d32f9c2a10a0199712abb55b9cb20}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+19}~0x80000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a6f79e8f9a023c1188e77baa07876ba05}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+20}~0x100000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a0cbb5cce3ce32bee86715c0fdab7f5ef}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+21}~0x200000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a132e35f2ef08da6e0d87daf3aee44268}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+22}~0x400000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a932ecdd38e7986d7d4f790c6e230bd5b}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+23}~0x800000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a5813bea0bc69c5f3dfc80e64221b18d0}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+24}~0x1000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_aed7aa8ee29afe4a1e0d8b35beaa1de28}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+25}~0x2000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a1708b1d3be2c018c17462e5cf895e528}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+26}~0x4000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a1b55347850fae6762e3408b5de80f368}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+27}~0x8000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a4e87223234cd6fac88f6ce391a1deeba}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+28}~0x10000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a00977fb24dc8dd8f91c33ffb4d72a321}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+29}~0x20000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ab0eeb60785128fc3d7f1fe40711fe00c}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+30}~0x40000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_aada48490d5d683574623cffe4e1a6145}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+31}~0x80000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a886b8a9420f8b7558157882b4cbdc94b}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+B4}~0x1U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_aa827ab54ee096042de8705719423765e}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+B5}~0x2U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a0ff4a3fa16d752660ef4ac880cbde438}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D0}~0x4U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a2b1086523fdb5eb9c79736dcb398a99b}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D1}~0x8U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_af9ca950431a7632326a64a6f7f612df1}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+E0}~0x10U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_aa72f973f2677cd42d9935142f0779b95}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+E1}~0x20U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a64b6fb9d583dd11fa398857da77dfe92}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+H0}~0x40U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_aff32431f376fab9ee96a47377d20e25f}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+H1}~0x80U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_af2e91314e263c28d5d5fdc814ab7e1e6}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+F\+I\+L\+T\+ER}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a1965b196f3bbc89db3e6049b88d41848}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+LK}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a34340866bbf33b6a53c8315d3c3d27d8}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V1}~0x1U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a25efbdcbce5e32cd05aca23f4d41a920}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V2}~0x2U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ab50e3d94e3df4bb5cad149414dd87197}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V3}~0x3U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a22d66ebff5c818574049cf0c208c3905}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TA}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a0c9f542756622947fad23e22939e4e39}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TB}~0x2U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ab7fd966e749dc1eeeb3efa131f7c21c1}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TC}~0x4U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ab238cae7c24309440fb802247eb8da20}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TD}~0x6U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_af84483c3f6cb3e36ea74dddda06b40d0}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TE}~0x8U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a4464f88def6913ed9da5c576506d0634}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TF}~0x\+AU
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_aa695709523c8c89abad4345b69e6aff1}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TG}~0x\+CU
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ab34591a6b2fd9d7b844ef76c2610d4e0}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TH}~0x\+EU
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a7bda9c4ad2ff54aa073aa559ec52f795}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+ST}~0x10U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ab057a4fcd2433a2058bc277f9d9d5e12}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+K\+B\+I0}~0x12U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a449ccb807060f88dab2fce94de65e269}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+K\+B\+I1}~0x14U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a44859275e31b4f99c4da3dea7adee2cd}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+N\+MI}~0x16U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a97e50d7f27c3ed5808385b32de7dff45}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TI}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a8594f83a177d59766f7da14f1e62a9bb}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+RQ}~0x4U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a6f445c3b2fd937dd72bba9ef1470f1ff}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0}~0x6U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a367f53568e6b0de7c821a033464c1d8e}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1}~0x8U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_aedc2f2df518dcc9c3354c78cfbd7f205}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+WT}~0x\+AU
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a2543f0c6a990233dcaa37eb50259f815}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I2\+C0}~0x\+CU
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a699a8cfb3fe95aa560bf091e94926a4f}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I2\+C1}~0x\+EU
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ac9596b298502e2fd412c3a88220677da}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+D\+O\+WN}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_af9da620f07ab500bb27000360c5ceb4a}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+UP}~0x1U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a0ea7321e1b187e0b859790c6c0f383c5}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+D\+I\+S\+A\+B\+LE}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_adcb8dba9af4073f6e3412341279cd2da}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+E\+N\+A\+B\+LE}~0x2U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a374698e47885c1698ea26313f864f6d4}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+T\+E\+\_\+\+F\+A\+ST}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a185e5b1d5bbc0187c937fceee3643ab3}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+T\+E\+\_\+\+S\+L\+OW}~0x4U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a1bdd224fa79a44e78b028e03aa476a7a}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+S\+S\+I\+V\+E\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+D\+I\+S\+A\+B\+LE}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_affdcc1c837d4250c46fea2f3c2854bb5}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+S\+S\+I\+V\+E\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+E\+N\+A\+B\+LE}~0x10U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ae82e319b1b383a9e9c9d17a53bfd3500}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+I\+N\+\_\+\+D\+I\+S\+A\+B\+LE}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ad1ea9743ad5f1b674e7857e75ef54c1a}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+I\+N\+\_\+\+E\+N\+A\+B\+LE}~0x20U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a2f7c1bbd412fd1f25274092c034a998a}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+R\+I\+V\+E\+\_\+\+S\+T\+R\+E\+N\+G\+T\+H\+\_\+\+L\+OW}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ac4229e4e1a4976893c2dbf2eb6ba7023}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+R\+I\+V\+E\+\_\+\+S\+T\+R\+E\+N\+G\+T\+H\+\_\+\+H\+I\+GH}~0x40U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a6b47ec1406a4652e19014249ecb92f45}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+D\+I\+S\+A\+B\+LE}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a17fd35a430439fc607b087ed99caa2b4}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T1}~0x100U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a54b1e773eebcc88c808f545643c6d602}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T2}~0x200U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a78f6983084a0ab87d0469ced494bf8a0}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T3}~0x300U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ac20c9f616d24052c0f57e8f1b3de9b88}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T4}~0x400U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a208f6d417c902894942e092cffeb5808}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T5}~0x500U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a76a6397072b049f87b2aa9619f962a25}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T6}~0x600U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a4a3a80f505d7a5bcb8f3e76ce2ec3a64}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T7}~0x700U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_af27a337a9bb3dffef7eb563829d26bd8}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+U\+N\+L\+O\+CK}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a70021e55bd462cfa9b006c5cc4a3dc06}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+L\+O\+CK}~0x8000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a69412bdc0aa732a4013fe3ec3406b94b}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+D\+I\+S\+A\+B\+L\+ED}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_adb68566253364166e80437db1643adc5}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+NG}~0x10000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a724ccb98c502bc9039de0ac3aff74478}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+F\+A\+L\+L\+I\+NG}~0x20000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a0f7ea11f5a42193d52a60b123af9b458}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}~0x30000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a231581fa02b716014bf51515bd861d6e}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+Z\+E\+RO}~0x80000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ab6274930b046aa9343730788bc92f38f}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+NG}~0x90000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ad3aa35c24c253bd3b3f169af03803e81}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+F\+A\+L\+L\+I\+NG}~0x\+A0000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a6048651b2d9b5c950daff1badaaca08a}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}~0x\+B0000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_acfc71b62cd63a29d94f11e033be857e9}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+O\+NE}~0x\+C0000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a580886030f38b177417d2ef94ab07e9c}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a8c55e11898b79c090b5db6765e201672}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+\_\+\+C\+L\+O\+CK}~0x1U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_abb6269605b55681309a5cec77ffbbd64}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_afe6ec4383df964973e8c358bc84c61bf}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4}~0x1000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a59b23ab7853994620cde5111c26cf1cb}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+8}~0x2000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a024260608b8ec7a654ab631107d23748}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+16}~0x3000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a6e434cac793843fe37e6b3342bd3201a}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+32}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a1e4688b6e1f9eea2d3ab5bc493da94cc}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+64}~0x4000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_aef7a43a64e2515e9eb80391fe6d07fab}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+128}~0x8000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a901ddd9cb986b682b16ed199550dd505}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+256}~0x\+C000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_aa2732314ef9eb6bc2ab624e0bb2dca9a}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+512}~0x10000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a3cd6a8522e10fd1ca59b1fab29990027}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+1024}~0x14000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a0ebc582d7aed89bc62a334377af0b0d4}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2048}~0x18000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a8c2325a389ae842274fc9652bc990100}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4096}~0x1\+C000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_afb1cfeeaa84dc1b18db8e2549d63a132}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+LK}~0U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_acf4b164fea772c08ba9537a9641a1b36}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2}~0x20000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ac7ff352ac74a7b94c9d4a542406bc8c7}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4}~0x40000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a54e81edfc7fe6645fd4b675e6d491ad0}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+8}~0x60000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a17bd7c4e92abcfeb7e064422e841b3f3}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+16}~0x80000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a742bdbc57d99946df8002e3bebfbe0ce}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+32}~0x\+A0000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a82b1afc1282e49f06582643cb6713bdb}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+64}~0x\+C0000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a44ab4d1b3cde631ce717808c1d7c2ae7}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+128}~0x\+E0000000U
\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ab234a372160913b8a385fada21fe96c1}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Pull\+Select}(Peripheral\+Base,  Pin\+Index)
\begin{DoxyCompactList}\small\item\em Gets which pull resistor is selected. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_aaf06317aa4bc33ccbbf318e4c54ac420}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Pull\+Select}(Peripheral\+Base,  Pin\+Index,  Type)
\begin{DoxyCompactList}\small\item\em Sets pull type. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a2f3383e6b96293107c5c8465054212ca}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Pull\+Enable}(Peripheral\+Base,  Pin\+Index)
\begin{DoxyCompactList}\small\item\em Gets whether pull resistor is enabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a5f584de98f149121b873000f42ada603}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Pull\+Enable}(Peripheral\+Base,  Pin\+Index,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Sets pull type. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ab6dde9b82b214ab0ec3c705de07b82a8}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Slew\+Rate}(Peripheral\+Base,  Pin\+Index)
\begin{DoxyCompactList}\small\item\em Gets how slew rate is set. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a8634265f0e9a4d9ecedbc69c46302291}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Slew\+Rate}(Peripheral\+Base,  Pin\+Index,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Sets slew rate. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a35e32aaf42fe64f25101257ed5060b9f}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Passive\+Filter}(Peripheral\+Base,  Pin\+Index)
\begin{DoxyCompactList}\small\item\em Gets whether passive filter is enabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a85355f74d512fd0baffa3e49ca4aaf0a}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Passive\+Filter}(Peripheral\+Base,  Pin\+Index,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Sets passive filter. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a26abc3d31881657db6ffc3e0829d09fe}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Open\+Drain}(Peripheral\+Base,  Pin\+Index)
\begin{DoxyCompactList}\small\item\em Gets whether open drain is enabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a4b32b111f1da4e3c2bf17de4122007a4}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Open\+Drain}(Peripheral\+Base,  Pin\+Index,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Sets open drain. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a2348d60b64e627fb7b229b59beb7d173}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Driver\+Strength}(Peripheral\+Base,  Pin\+Index)
\begin{DoxyCompactList}\small\item\em Gets how drive strength is set. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a3287095d9b50acd9054443e95880a5d2}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Drive\+Strength}(Peripheral\+Base,  Pin\+Index,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Sets drive strength. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a8f6c8c9b3fcb37ec69851e0aedf460f8}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Mux\+Control}(Peripheral\+Base,  Pin\+Index)
\begin{DoxyCompactList}\small\item\em Gets how mux control is set. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ac66ececb07e79a37d2b6096d26e3d225}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Mux\+Control}(Peripheral\+Base,  Pin\+Index,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Sets mux control. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_aba25996b24758961daf7e3e23cbc9c50}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Control\+Lock}(Peripheral\+Base,  Pin\+Index)
\begin{DoxyCompactList}\small\item\em Gets how pin lock is set. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a90e3583d8de815a4c4c15b655c043cc9}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Lock\+Pin\+Control}(Peripheral\+Base,  Pin\+Index,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Locks pin control such as settings of pull, slew rate, passive filter, open drain, mux control and pin lock. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_adc746dd3549720b9e4776d18b1921b1a}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Interrupt\+Configuration}(Peripheral\+Base,  Pin\+Index)
\begin{DoxyCompactList}\small\item\em Gets how interupt configuration is set. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a579b7837abfb62141bdf86f6a9a9c8c9}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Interrupt\+Configuration}(Peripheral\+Base,  Pin\+Index,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Sets interrupt configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a38d7ce3d36998d317ae132c254c62916}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Interrupt\+Flag}(Peripheral\+Base,  Pin\+Index)
\begin{DoxyCompactList}\small\item\em Returns interrupt flags. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_abc090fec45e3dc5bcfca6da9c3d6dc96}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns interrupt flags. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a265862a65a5103e568f9dabed6489cfc}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Pin\+Interrupt\+Flag}(Peripheral\+Base,  Pin\+Index)
\begin{DoxyCompactList}\small\item\em Clears interrupt flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_acb6b479e3f872642dcd0d4265013a8ba}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears interrupt flag bits defined by mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a18f761121656455afa3543b18fbac5f3}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control}(Peripheral\+Base,  Mask,  Value)
\begin{DoxyCompactList}\small\item\em Sets required pin control for required pins of whole port. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a12da7df0a8e00686ddf6bd00e96ca7de}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control\+Low}(Peripheral\+Base,  Mask,  Value)
\begin{DoxyCompactList}\small\item\em Sets required pin control for required pins from low part of port. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a7a2a1620cc77bafd186fb1205022c383}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control\+High}(Peripheral\+Base,  Mask,  Value)
\begin{DoxyCompactList}\small\item\em Sets required pin control for required pins from high part of port. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a19e8fe8fe1094c8c1e7c3aba565712bd}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Enable\+Digital\+Filter\+Status\+Mask}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns enable status of digital filter for whole port. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a07e3b37cb90d7a5f16c8817ed75e02b3}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Digital\+Filters}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Enables digital filters. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a61f7758d46c371be1b2e3a94ce426712}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Digital\+Filters}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Disables digital filters. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a26d2babfb49fa048d67393c3897fae54}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Clock\+Source}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Gets how filter clock source is set. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ad6c429a13540e1a482a3bc560f6fc534}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Clock\+Source}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Sets filter clock source. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_abbbfe00a35ab250272b409a57b004e8e}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Length}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns filter length in clock cycles. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a6bdc80acb60902273c757b2ed813b2a1}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Length}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets filter length in clock cycles. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ab9693cee5a373d43da063c59bb4bd7c8}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set1}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Gets configuration of the Filter Division Set 1. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ad22633e8bb551114e8e64c2f3934a5df}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set1}(Peripheral\+Base,  Filter\+Division)
\begin{DoxyCompactList}\small\item\em Configures Filter Division Set 1. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a9c1b4dff3d17027b6e019c5509bceab1}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set2}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Gets configuration of the Filter Division Set 2. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a746a2ec32ea3cd8a0428c33d9601ab15}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set2}(Peripheral\+Base,  Filter\+Division)
\begin{DoxyCompactList}\small\item\em Configures Filter Division Set 2. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a396b009cbcbc3ee12d726cc94ec81825}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set3}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Gets configuration of the Filter Division Set 3. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a113a4955ce1fc2e9dd3d573455dd4e45}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set3}(Peripheral\+Base,  Filter\+Division)
\begin{DoxyCompactList}\small\item\em Configures Filter Division Set 3. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_adedf19ae529237a841390d74c4403fc4}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter}(Peripheral\+Base,  Module)
\begin{DoxyCompactList}\small\item\em Gets filter configuration for module input pins. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a0e966ea7fa77bf16a28ab7e58d442d4a}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter}(Peripheral\+Base,  Module,  Filter)
\begin{DoxyCompactList}\small\item\em Sets filter for module input pins. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_adbef43d4fb2dd7883c7e913cf973ca7a}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes port filter register. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a91fa614665b920e00dcac96e49f8a650}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads port filter register. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a1fb96d598b5a3b75dbfdbbcb2fc2c3e9}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+Low\+Port\+Mask}(Peripheral\+Base,  Pullup\+Disable\+Mask,  Pullup\+Enable\+Mask)
\begin{DoxyCompactList}\small\item\em Enables/\+Disables pullup resistors on low port pins specified by mask parameters. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a2c89f2427b67641868b9d68f0b140b4a}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Pullup\+Enable\+Low\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes pullup enable low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a7ee0ab21551b84082217830fc9edbed7}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Pullup\+Enable\+Low\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads pullup enable configuration of the low port pins. Bit \#0 of return value contains pullup setting of the low port pin \#0, bit \#31 contains setting of the pin \#31. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a24ee3832fde29e8f5beb91449aebd6ce}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+High\+Port\+Mask}(Peripheral\+Base,  Pullup\+Disable\+Mask,  Pullup\+Enable\+Mask)
\begin{DoxyCompactList}\small\item\em Enables/\+Disables pullup resistors on high port pins specified by mask parameters. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_af74c0e6a921a62d44ca74e3ad84f4502}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Pullup\+Enable\+High\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes pullup enable high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a1700372e7bfd205ea527fee43af55a76}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Pullup\+Enable\+High\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads pullup enable configuration of the high port pins. Bit \#0 of return value contains pullup setting of the high port pin \#0, bit \#31 contains setting of the pin \#31. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ad67d7289e66b50b6b819f2df0ea0805e}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+High\+Drive\+Mask}(Peripheral\+Base,  High\+Drive\+Disable\+Mask,  High\+Drive\+Enable\+Mask)
\begin{DoxyCompactList}\small\item\em Enables/\+Disables high current drive capability on port pins specified by mask parameters. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a986fd2bfedebe8264c17455005c5515c}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+High\+Drive\+Enable\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes high drive enable register. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_adabfd8a3639ba263378f0934c609a8ab}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+High\+Drive\+Enable\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads high drive enable configuration of the associated pins. Pins supporting high drive capability are defined by High drive pin list. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a19cc4472b7ed21f28bab98a0af0f53bb}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter0}(Peripheral\+Base,  Module)
\begin{DoxyCompactList}\small\item\em Gets filter 0 configuration for module input pins. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ab901897adf059197be6316526e98fc45}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter1}(Peripheral\+Base,  Module)
\begin{DoxyCompactList}\small\item\em Gets filter 1 configuration for module input pins. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a0d973419cb05678b7ca300d22c9a9fe1}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter0}(Peripheral\+Base,  Module,  Filter)
\begin{DoxyCompactList}\small\item\em Sets filter 0 for module input pins. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a51a5d4271eeafa57200f3cdc4094e7ce}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter1}(Peripheral\+Base,  Module,  Filter)
\begin{DoxyCompactList}\small\item\em Sets filter 1 for module input pins. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ad2d54f12ad0233f58237cd0795129f95}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter0\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes port filter 0 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a682c18a0b57aac1b1ac7ef77843764cc}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes port filter 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_ae55a71610b9a351e47df5c86ea42f64c}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter0\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads port filter 0 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_aff4752431e27d9eed9f0395384ea71f2}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads port filter 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_a1c891fa961da380335045c9b1da0e880}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+Port2\+Mask}(Peripheral\+Base,  Pullup\+Disable\+Mask,  Pullup\+Enable\+Mask)
\begin{DoxyCompactList}\small\item\em Enables/\+Disables pullup resistors on port 2 pins specified by mask parameters. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_af0c5ce477cb26cd71adb6b6baa19bacc}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port2\+Pullup\+Enable\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes port 2 pullup enable high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_p_o_r_t___p_d_d_8h_af65dd1ab76c00ff7eae14d2926b9559b}{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port2\+Pullup\+Enable\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads port 2 pullup enable configuration of the high port pins. Bit \#0 of return value contains pullup setting of the high port pin \#0, bit \#31 contains setting of the pin \#31. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a580886030f38b177417d2ef94ab07e9c}\label{_p_o_r_t___p_d_d_8h_a580886030f38b177417d2ef94ab07e9c}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK}{PORT\_PDD\_BUS\_CLOCK}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK~0U}

Bus clock as filter clock source \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a1965b196f3bbc89db3e6049b88d41848}\label{_p_o_r_t___p_d_d_8h_a1965b196f3bbc89db3e6049b88d41848}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+LK@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+LK}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+LK@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+LK}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+LK}{PORT\_PDD\_BUSCLK}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+LK~0U}

B\+U\+S\+C\+LK \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a3cd6a8522e10fd1ca59b1fab29990027}\label{_p_o_r_t___p_d_d_8h_a3cd6a8522e10fd1ca59b1fab29990027}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+1024@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+1024}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+1024@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+1024}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+1024}{PORT\_PDD\_BUSCLK\_DIV\_1024}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+1024~0x14000000U}

B\+U\+S\+C\+L\+K/1024 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_aef7a43a64e2515e9eb80391fe6d07fab}\label{_p_o_r_t___p_d_d_8h_aef7a43a64e2515e9eb80391fe6d07fab}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+128@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+128}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+128@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+128}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+128}{PORT\_PDD\_BUSCLK\_DIV\_128}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+128~0x8000000U}

B\+U\+S\+C\+L\+K/128 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a024260608b8ec7a654ab631107d23748}\label{_p_o_r_t___p_d_d_8h_a024260608b8ec7a654ab631107d23748}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+16@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+16}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+16@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+16}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+16}{PORT\_PDD\_BUSCLK\_DIV\_16}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+16~0x3000000U}

B\+U\+S\+C\+L\+K/16 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_abb6269605b55681309a5cec77ffbbd64}\label{_p_o_r_t___p_d_d_8h_abb6269605b55681309a5cec77ffbbd64}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2}{PORT\_PDD\_BUSCLK\_DIV\_2}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2~0U}

B\+U\+S\+C\+L\+K/2 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a0ebc582d7aed89bc62a334377af0b0d4}\label{_p_o_r_t___p_d_d_8h_a0ebc582d7aed89bc62a334377af0b0d4}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2048@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2048}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2048@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2048}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2048}{PORT\_PDD\_BUSCLK\_DIV\_2048}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2048~0x18000000U}

B\+U\+S\+C\+L\+K/2048 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a901ddd9cb986b682b16ed199550dd505}\label{_p_o_r_t___p_d_d_8h_a901ddd9cb986b682b16ed199550dd505}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+256@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+256}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+256@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+256}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+256}{PORT\_PDD\_BUSCLK\_DIV\_256}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+256~0x\+C000000U}

B\+U\+S\+C\+L\+K/256 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a6e434cac793843fe37e6b3342bd3201a}\label{_p_o_r_t___p_d_d_8h_a6e434cac793843fe37e6b3342bd3201a}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+32@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+32}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+32@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+32}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+32}{PORT\_PDD\_BUSCLK\_DIV\_32}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+32~0U}

B\+U\+S\+C\+L\+K/32 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_afe6ec4383df964973e8c358bc84c61bf}\label{_p_o_r_t___p_d_d_8h_afe6ec4383df964973e8c358bc84c61bf}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4}{PORT\_PDD\_BUSCLK\_DIV\_4}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4~0x1000000U}

B\+U\+S\+C\+L\+K/4 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a8c2325a389ae842274fc9652bc990100}\label{_p_o_r_t___p_d_d_8h_a8c2325a389ae842274fc9652bc990100}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4096@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4096}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4096@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4096}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4096}{PORT\_PDD\_BUSCLK\_DIV\_4096}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4096~0x1\+C000000U}

B\+U\+S\+C\+L\+K/4096 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_aa2732314ef9eb6bc2ab624e0bb2dca9a}\label{_p_o_r_t___p_d_d_8h_aa2732314ef9eb6bc2ab624e0bb2dca9a}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+512@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+512}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+512@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+512}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+512}{PORT\_PDD\_BUSCLK\_DIV\_512}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+512~0x10000000U}

B\+U\+S\+C\+L\+K/512 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a1e4688b6e1f9eea2d3ab5bc493da94cc}\label{_p_o_r_t___p_d_d_8h_a1e4688b6e1f9eea2d3ab5bc493da94cc}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+64@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+64}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+64@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+64}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+64}{PORT\_PDD\_BUSCLK\_DIV\_64}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+64~0x4000000U}

B\+U\+S\+C\+L\+K/64 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a59b23ab7853994620cde5111c26cf1cb}\label{_p_o_r_t___p_d_d_8h_a59b23ab7853994620cde5111c26cf1cb}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+8@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+8}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+8@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+8}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+8}{PORT\_PDD\_BUSCLK\_DIV\_8}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+8~0x2000000U}

B\+U\+S\+C\+L\+K/8 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_acb6b479e3f872642dcd0d4265013a8ba}\label{_p_o_r_t___p_d_d_8h_acb6b479e3f872642dcd0d4265013a8ba}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}{PORT\_PDD\_ClearInterruptFlags}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_ISFR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Clears interrupt flag bits defined by mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of pins to clearing theirs interrupt flags. Use constants from group \char`\"{}\+Pin masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+A\+\_\+\+I\+S\+FR, P\+O\+R\+T\+B\+\_\+\+I\+S\+FR, P\+O\+R\+T\+C\+\_\+\+I\+S\+FR, P\+O\+R\+T\+D\+\_\+\+I\+S\+FR, P\+O\+R\+T\+E\+\_\+\+I\+S\+FR, P\+O\+R\+T\+F\+\_\+\+I\+S\+FR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_acb6b479e3f872642dcd0d4265013a8ba}{PORT\_PDD\_ClearInterruptFlags}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_o_r_t___p_d_d_8h_a601b220ea969b8976f41f35625a0241a}{PORT\_PDD\_PIN\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a265862a65a5103e568f9dabed6489cfc}\label{_p_o_r_t___p_d_d_8h_a265862a65a5103e568f9dabed6489cfc}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Pin\+Interrupt\+Flag@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Pin\+Interrupt\+Flag}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Pin\+Interrupt\+Flag@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Pin\+Interrupt\+Flag}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Pin\+Interrupt\+Flag}{PORT\_PDD\_ClearPinInterruptFlag}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Pin\+Interrupt\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_PCR\_REG(PeripheralBase,(PinIndex)) |= \(\backslash\)
     PORT\_PCR\_ISF\_MASK \(\backslash\)
  )
\end{DoxyCode}


Clears interrupt flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a265862a65a5103e568f9dabed6489cfc}{PORT\_PDD\_ClearPinInterruptFlag}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a61f7758d46c371be1b2e3a94ce426712}\label{_p_o_r_t___p_d_d_8h_a61f7758d46c371be1b2e3a94ce426712}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Digital\+Filters@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Digital\+Filters}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Digital\+Filters@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Digital\+Filters}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Digital\+Filters}{PORT\_PDD\_DisableDigitalFilters}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Digital\+Filters(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_DFER\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(~(uint32\_t)(Mask)) \(\backslash\)
  )
\end{DoxyCode}


Disables digital filters. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of pins. Use constants from group \char`\"{}\+Pin masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+A\+\_\+\+D\+F\+ER, P\+O\+R\+T\+B\+\_\+\+D\+F\+ER, P\+O\+R\+T\+C\+\_\+\+D\+F\+ER, P\+O\+R\+T\+D\+\_\+\+D\+F\+ER, P\+O\+R\+T\+E\+\_\+\+D\+F\+ER, P\+O\+R\+T\+F\+\_\+\+D\+F\+ER (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a61f7758d46c371be1b2e3a94ce426712}{PORT\_PDD\_DisableDigitalFilters}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_o_r_t___p_d_d_8h_a601b220ea969b8976f41f35625a0241a}{PORT\_PDD\_PIN\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a724ccb98c502bc9039de0ac3aff74478}\label{_p_o_r_t___p_d_d_8h_a724ccb98c502bc9039de0ac3aff74478}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+F\+A\+L\+L\+I\+NG@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+F\+A\+L\+L\+I\+NG}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+F\+A\+L\+L\+I\+NG@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+F\+A\+L\+L\+I\+NG}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+F\+A\+L\+L\+I\+NG}{PORT\_PDD\_DMA\_ON\_FALLING}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+F\+A\+L\+L\+I\+NG~0x20000U}

D\+MA enabled on falling edge \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_adb68566253364166e80437db1643adc5}\label{_p_o_r_t___p_d_d_8h_adb68566253364166e80437db1643adc5}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+NG@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+NG}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+NG@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+NG}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+NG}{PORT\_PDD\_DMA\_ON\_RISING}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+NG~0x10000U}

D\+MA enabled on rising edge \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a0f7ea11f5a42193d52a60b123af9b458}\label{_p_o_r_t___p_d_d_8h_a0f7ea11f5a42193d52a60b123af9b458}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}{PORT\_PDD\_DMA\_ON\_RISING\_FALLING}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+M\+A\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG~0x30000U}

D\+MA enabled on rising and falling edges \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ac4229e4e1a4976893c2dbf2eb6ba7023}\label{_p_o_r_t___p_d_d_8h_ac4229e4e1a4976893c2dbf2eb6ba7023}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+R\+I\+V\+E\+\_\+\+S\+T\+R\+E\+N\+G\+T\+H\+\_\+\+H\+I\+GH@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+R\+I\+V\+E\+\_\+\+S\+T\+R\+E\+N\+G\+T\+H\+\_\+\+H\+I\+GH}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+R\+I\+V\+E\+\_\+\+S\+T\+R\+E\+N\+G\+T\+H\+\_\+\+H\+I\+GH@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+R\+I\+V\+E\+\_\+\+S\+T\+R\+E\+N\+G\+T\+H\+\_\+\+H\+I\+GH}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+R\+I\+V\+E\+\_\+\+S\+T\+R\+E\+N\+G\+T\+H\+\_\+\+H\+I\+GH}{PORT\_PDD\_DRIVE\_STRENGTH\_HIGH}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+R\+I\+V\+E\+\_\+\+S\+T\+R\+E\+N\+G\+T\+H\+\_\+\+H\+I\+GH~0x40U}

High drive strength \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a2f7c1bbd412fd1f25274092c034a998a}\label{_p_o_r_t___p_d_d_8h_a2f7c1bbd412fd1f25274092c034a998a}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+R\+I\+V\+E\+\_\+\+S\+T\+R\+E\+N\+G\+T\+H\+\_\+\+L\+OW@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+R\+I\+V\+E\+\_\+\+S\+T\+R\+E\+N\+G\+T\+H\+\_\+\+L\+OW}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+R\+I\+V\+E\+\_\+\+S\+T\+R\+E\+N\+G\+T\+H\+\_\+\+L\+OW@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+R\+I\+V\+E\+\_\+\+S\+T\+R\+E\+N\+G\+T\+H\+\_\+\+L\+OW}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+R\+I\+V\+E\+\_\+\+S\+T\+R\+E\+N\+G\+T\+H\+\_\+\+L\+OW}{PORT\_PDD\_DRIVE\_STRENGTH\_LOW}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+R\+I\+V\+E\+\_\+\+S\+T\+R\+E\+N\+G\+T\+H\+\_\+\+L\+OW~0U}

Low drive strength \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a07e3b37cb90d7a5f16c8817ed75e02b3}\label{_p_o_r_t___p_d_d_8h_a07e3b37cb90d7a5f16c8817ed75e02b3}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Digital\+Filters@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Digital\+Filters}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Digital\+Filters@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Digital\+Filters}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Digital\+Filters}{PORT\_PDD\_EnableDigitalFilters}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Digital\+Filters(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_DFER\_REG(PeripheralBase) |= \(\backslash\)
     (uint32\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Enables digital filters. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of pins. Use constants from group \char`\"{}\+Pin masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+A\+\_\+\+D\+F\+ER, P\+O\+R\+T\+B\+\_\+\+D\+F\+ER, P\+O\+R\+T\+C\+\_\+\+D\+F\+ER, P\+O\+R\+T\+D\+\_\+\+D\+F\+ER, P\+O\+R\+T\+E\+\_\+\+D\+F\+ER, P\+O\+R\+T\+F\+\_\+\+D\+F\+ER (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a07e3b37cb90d7a5f16c8817ed75e02b3}{PORT\_PDD\_EnableDigitalFilters}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_o_r_t___p_d_d_8h_a601b220ea969b8976f41f35625a0241a}{PORT\_PDD\_PIN\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ad67d7289e66b50b6b819f2df0ea0805e}\label{_p_o_r_t___p_d_d_8h_ad67d7289e66b50b6b819f2df0ea0805e}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+High\+Drive\+Mask@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+High\+Drive\+Mask}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+High\+Drive\+Mask@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+High\+Drive\+Mask}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+High\+Drive\+Mask}{PORT\_PDD\_EnableHighDriveMask}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+High\+Drive\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{High\+Drive\+Disable\+Mask,  }\item[{}]{High\+Drive\+Enable\+Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      PORT\_HDRVE\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(PORT\_HDRVE\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)(HighDriveDisableMask)))) | ( \(\backslash\)
        (uint32\_t)(HighDriveEnableMask))) \(\backslash\)
    )
\end{DoxyCode}


Enables/\+Disables high current drive capability on port pins specified by mask parameters. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em High\+Drive\+Disable\+Mask} & Mask of pins with high drive to be disabled. Use constants from group \char`\"{}\+List of pins offering high drive capability\char`\"{}. This parameter is 32 bits wide. \\
\hline
{\em High\+Drive\+Enable\+Mask} & Mask of pins with high drive to be enabled. Use constants from group \char`\"{}\+List of pins offering high drive capability\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+H\+D\+R\+VE. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_ad67d7289e66b50b6b819f2df0ea0805e}{PORT\_PDD\_EnableHighDriveMask}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_o_r_t___p_d_d_8h_a886b8a9420f8b7558157882b4cbdc94b}{PORT\_PDD\_PTB4},
\hyperlink{_p_o_r_t___p_d_d_8h_a886b8a9420f8b7558157882b4cbdc94b}{PORT\_PDD\_PTB4});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a24ee3832fde29e8f5beb91449aebd6ce}\label{_p_o_r_t___p_d_d_8h_a24ee3832fde29e8f5beb91449aebd6ce}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+High\+Port\+Mask@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+High\+Port\+Mask}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+High\+Port\+Mask@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+High\+Port\+Mask}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+High\+Port\+Mask}{PORT\_PDD\_EnablePullupHighPortMask}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+High\+Port\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pullup\+Disable\+Mask,  }\item[{}]{Pullup\+Enable\+Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      PORT\_PUE1\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(PORT\_PUE1\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)(PullupDisableMask)))) | ( \(\backslash\)
        (uint32\_t)(PullupEnableMask))) \(\backslash\)
    )
\end{DoxyCode}


Enables/\+Disables pullup resistors on high port pins specified by mask parameters. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pullup\+Disable\+Mask} & Mask of high port pins with pullup to be disabled. Use constants from group \char`\"{}\+Pin masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
{\em Pullup\+Enable\+Mask} & Mask of high port pins with pullup to be enabled. Use constants from group \char`\"{}\+Pin masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+P\+U\+EH, P\+O\+R\+T\+\_\+\+P\+U\+E1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a24ee3832fde29e8f5beb91449aebd6ce}{PORT\_PDD\_EnablePullupHighPortMask}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_o_r_t___p_d_d_8h_a601b220ea969b8976f41f35625a0241a}{PORT\_PDD\_PIN\_0}, \hyperlink{_p_o_r_t___p_d_d_8h_a601b220ea969b8976f41f35625a0241a}{PORT\_PDD\_PIN\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a1fb96d598b5a3b75dbfdbbcb2fc2c3e9}\label{_p_o_r_t___p_d_d_8h_a1fb96d598b5a3b75dbfdbbcb2fc2c3e9}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+Low\+Port\+Mask@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+Low\+Port\+Mask}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+Low\+Port\+Mask@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+Low\+Port\+Mask}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+Low\+Port\+Mask}{PORT\_PDD\_EnablePullupLowPortMask}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+Low\+Port\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pullup\+Disable\+Mask,  }\item[{}]{Pullup\+Enable\+Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      PORT\_PUEL\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(PORT\_PUEL\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)(PullupDisableMask)))) | ( \(\backslash\)
        (uint32\_t)(PullupEnableMask))) \(\backslash\)
    )
\end{DoxyCode}


Enables/\+Disables pullup resistors on low port pins specified by mask parameters. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pullup\+Disable\+Mask} & Mask of low port pins to be disabled. Use constants from group \char`\"{}\+Pin masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
{\em Pullup\+Enable\+Mask} & Mask of low port pins to be enabled. Use constants from group \char`\"{}\+Pin masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+P\+U\+EL, P\+O\+R\+T\+\_\+\+P\+U\+E0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a1fb96d598b5a3b75dbfdbbcb2fc2c3e9}{PORT\_PDD\_EnablePullupLowPortMask}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_o_r_t___p_d_d_8h_a601b220ea969b8976f41f35625a0241a}{PORT\_PDD\_PIN\_0},
\hyperlink{_p_o_r_t___p_d_d_8h_a601b220ea969b8976f41f35625a0241a}{PORT\_PDD\_PIN\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a1c891fa961da380335045c9b1da0e880}\label{_p_o_r_t___p_d_d_8h_a1c891fa961da380335045c9b1da0e880}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+Port2\+Mask@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+Port2\+Mask}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+Port2\+Mask@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+Port2\+Mask}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+Port2\+Mask}{PORT\_PDD\_EnablePullupPort2Mask}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pullup\+Port2\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pullup\+Disable\+Mask,  }\item[{}]{Pullup\+Enable\+Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_PUE2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(PORT\_PUE2\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)(PullupDisableMask)))) | ( \(\backslash\)
      (uint32\_t)(PullupEnableMask))) \(\backslash\)
  )
\end{DoxyCode}


Enables/\+Disables pullup resistors on port 2 pins specified by mask parameters. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pullup\+Disable\+Mask} & Mask of high port pins with pullup to be disabled. Use constants from group \char`\"{}\+Pin masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
{\em Pullup\+Enable\+Mask} & Mask of high port pins with pullup to be enabled. Use constants from group \char`\"{}\+Pin masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+P\+U\+E2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a1c891fa961da380335045c9b1da0e880}{PORT\_PDD\_EnablePullupPort2Mask}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_o_r_t___p_d_d_8h_a601b220ea969b8976f41f35625a0241a}{PORT\_PDD\_PIN\_0},
\hyperlink{_p_o_r_t___p_d_d_8h_a601b220ea969b8976f41f35625a0241a}{PORT\_PDD\_PIN\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a34340866bbf33b6a53c8315d3c3d27d8}\label{_p_o_r_t___p_d_d_8h_a34340866bbf33b6a53c8315d3c3d27d8}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V1}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V1}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V1}{PORT\_PDD\_FLTDIV1}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V1~0x1U}

F\+L\+T\+D\+I\+V1 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a25efbdcbce5e32cd05aca23f4d41a920}\label{_p_o_r_t___p_d_d_8h_a25efbdcbce5e32cd05aca23f4d41a920}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V2@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V2}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V2@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V2}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V2}{PORT\_PDD\_FLTDIV2}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V2~0x2U}

F\+L\+T\+D\+I\+V2 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ab50e3d94e3df4bb5cad149414dd87197}\label{_p_o_r_t___p_d_d_8h_ab50e3d94e3df4bb5cad149414dd87197}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V3@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V3}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V3@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V3}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V3}{PORT\_PDD\_FLTDIV3}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+L\+T\+D\+I\+V3~0x3U}

F\+L\+T\+D\+I\+V3 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a6f445c3b2fd937dd72bba9ef1470f1ff}\label{_p_o_r_t___p_d_d_8h_a6f445c3b2fd937dd72bba9ef1470f1ff}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0}{PORT\_PDD\_FTM0}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0~0x6U}

Selects filter for input from F\+T\+M0 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a367f53568e6b0de7c821a033464c1d8e}\label{_p_o_r_t___p_d_d_8h_a367f53568e6b0de7c821a033464c1d8e}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1}{PORT\_PDD\_FTM1}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1~0x8U}

Selects filter for input from F\+T\+M1 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a19e8fe8fe1094c8c1e7c3aba565712bd}\label{_p_o_r_t___p_d_d_8h_a19e8fe8fe1094c8c1e7c3aba565712bd}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Enable\+Digital\+Filter\+Status\+Mask@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Enable\+Digital\+Filter\+Status\+Mask}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Enable\+Digital\+Filter\+Status\+Mask@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Enable\+Digital\+Filter\+Status\+Mask}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Enable\+Digital\+Filter\+Status\+Mask}{PORT\_PDD\_GetEnableDigitalFilterStatusMask}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Enable\+Digital\+Filter\+Status\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_DFER\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns enable status of digital filter for whole port. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+A\+\_\+\+D\+F\+ER, P\+O\+R\+T\+B\+\_\+\+D\+F\+ER, P\+O\+R\+T\+C\+\_\+\+D\+F\+ER, P\+O\+R\+T\+D\+\_\+\+D\+F\+ER, P\+O\+R\+T\+E\+\_\+\+D\+F\+ER, P\+O\+R\+T\+F\+\_\+\+D\+F\+ER (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_p_o_r_t___p_d_d_8h_a19e8fe8fe1094c8c1e7c3aba565712bd}{PORT\_PDD\_GetEnableDigitalFilterStatusMask}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_adedf19ae529237a841390d74c4403fc4}\label{_p_o_r_t___p_d_d_8h_adedf19ae529237a841390d74c4403fc4}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter}{PORT\_PDD\_GetFilter}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Module }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)((uint8\_t)(PORT\_IOFLT\_REG(PeripheralBase) >> (uint8\_t)(Module)) & (uint8\_t)0x3U) \(\backslash\)
  )
\end{DoxyCode}


Gets filter configuration for module input pins. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Module} & Module. Use constants from group \char`\"{}\+Modules offering input pin
       filtering capability\char`\"{}. This parameter is 5 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+Filter selection\char`\"{} for processing return value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+LT. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_adedf19ae529237a841390d74c4403fc4}{PORT\_PDD\_GetFilter}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_o_r_t___p_d_d_8h_a22d66ebff5c818574049cf0c208c3905}{PORT\_PDD\_PTA});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a19cc4472b7ed21f28bab98a0af0f53bb}\label{_p_o_r_t___p_d_d_8h_a19cc4472b7ed21f28bab98a0af0f53bb}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter0}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter0}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter0}{PORT\_PDD\_GetFilter0}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter0(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Module }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(( \(\backslash\)
     (uint8\_t)(PORT\_IOFLT0\_REG(PeripheralBase) >> (uint8\_t)(Module))) & ( \(\backslash\)
     (uint8\_t)0x3U)) \(\backslash\)
  )
\end{DoxyCode}


Gets filter 0 configuration for module input pins. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Module} & Module. Use constants from group \char`\"{}\+Modules offering input pin
       filtering capability\char`\"{}. This parameter is 5 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+Filter selection\char`\"{} for processing return value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+L\+T0. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_a19cc4472b7ed21f28bab98a0af0f53bb}{PORT\_PDD\_GetFilter0}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_o_r_t___p_d_d_8h_a22d66ebff5c818574049cf0c208c3905}{PORT\_PDD\_PTA});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ab901897adf059197be6316526e98fc45}\label{_p_o_r_t___p_d_d_8h_ab901897adf059197be6316526e98fc45}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter1}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter1}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter1}{PORT\_PDD\_GetFilter1}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter1(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Module }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(( \(\backslash\)
     (uint8\_t)(PORT\_IOFLT1\_REG(PeripheralBase) >> (uint8\_t)(Module))) & ( \(\backslash\)
     (uint8\_t)0x3U)) \(\backslash\)
  )
\end{DoxyCode}


Gets filter 1 configuration for module input pins. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Module} & Module. Use constants from group \char`\"{}\+Modules offering input pin
       filtering capability\char`\"{}. This parameter is 5 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+Filter selection\char`\"{} for processing return value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+L\+T1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_ab901897adf059197be6316526e98fc45}{PORT\_PDD\_GetFilter1}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_o_r_t___p_d_d_8h_a22d66ebff5c818574049cf0c208c3905}{PORT\_PDD\_PTA});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a26d2babfb49fa048d67393c3897fae54}\label{_p_o_r_t___p_d_d_8h_a26d2babfb49fa048d67393c3897fae54}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Clock\+Source@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Clock\+Source}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Clock\+Source@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Clock\+Source}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Clock\+Source}{PORT\_PDD\_GetFilterClockSource}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Clock\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(PORT\_DFCR\_REG(PeripheralBase) & PORT\_DFCR\_CS\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Gets how filter clock source is set. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for digital clock source setting\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+A\+\_\+\+D\+F\+CR, P\+O\+R\+T\+B\+\_\+\+D\+F\+CR, P\+O\+R\+T\+C\+\_\+\+D\+F\+CR, P\+O\+R\+T\+D\+\_\+\+D\+F\+CR, P\+O\+R\+T\+E\+\_\+\+D\+F\+CR, P\+O\+R\+T\+F\+\_\+\+D\+F\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_a26d2babfb49fa048d67393c3897fae54}{PORT\_PDD\_GetFilterClockSource}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ab9693cee5a373d43da063c59bb4bd7c8}\label{_p_o_r_t___p_d_d_8h_ab9693cee5a373d43da063c59bb4bd7c8}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set1}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set1}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set1}{PORT\_PDD\_GetFilterDivisionSet1}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set1(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint32\_t)(PORT\_IOFLT\_REG(PeripheralBase) & PORT\_IOFLT\_FLTDIV1\_MASK) \(\backslash\)
    )
\end{DoxyCode}


Gets configuration of the Filter Division Set 1. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for Filter Division Set 1\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+LT, P\+O\+R\+T\+\_\+\+I\+O\+F\+L\+T0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_ab9693cee5a373d43da063c59bb4bd7c8}{PORT\_PDD\_GetFilterDivisionSet1}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a9c1b4dff3d17027b6e019c5509bceab1}\label{_p_o_r_t___p_d_d_8h_a9c1b4dff3d17027b6e019c5509bceab1}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set2@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set2}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set2@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set2}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set2}{PORT\_PDD\_GetFilterDivisionSet2}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set2(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint32\_t)(PORT\_IOFLT\_REG(PeripheralBase) & PORT\_IOFLT\_FLTDIV2\_MASK) \(\backslash\)
    )
\end{DoxyCode}


Gets configuration of the Filter Division Set 2. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for Filter Division Set 2\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+LT, P\+O\+R\+T\+\_\+\+I\+O\+F\+L\+T0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_a9c1b4dff3d17027b6e019c5509bceab1}{PORT\_PDD\_GetFilterDivisionSet2}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a396b009cbcbc3ee12d726cc94ec81825}\label{_p_o_r_t___p_d_d_8h_a396b009cbcbc3ee12d726cc94ec81825}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set3@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set3}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set3@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set3}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set3}{PORT\_PDD\_GetFilterDivisionSet3}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Division\+Set3(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint32\_t)(PORT\_IOFLT\_REG(PeripheralBase) & PORT\_IOFLT\_FLTDIV3\_MASK) \(\backslash\)
    )
\end{DoxyCode}


Gets configuration of the Filter Division Set 3. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for Filter Division Set 3\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+LT, P\+O\+R\+T\+\_\+\+I\+O\+F\+L\+T0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_a396b009cbcbc3ee12d726cc94ec81825}{PORT\_PDD\_GetFilterDivisionSet3}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_abbbfe00a35ab250272b409a57b004e8e}\label{_p_o_r_t___p_d_d_8h_abbbfe00a35ab250272b409a57b004e8e}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Length@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Length}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Length@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Length}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Length}{PORT\_PDD\_GetFilterLength}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Filter\+Length(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_DFWR\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns filter length in clock cycles. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+A\+\_\+\+D\+F\+WR, P\+O\+R\+T\+B\+\_\+\+D\+F\+WR, P\+O\+R\+T\+C\+\_\+\+D\+F\+WR, P\+O\+R\+T\+D\+\_\+\+D\+F\+WR, P\+O\+R\+T\+E\+\_\+\+D\+F\+WR, P\+O\+R\+T\+F\+\_\+\+D\+F\+WR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_abbbfe00a35ab250272b409a57b004e8e}{PORT\_PDD\_GetFilterLength}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_abc090fec45e3dc5bcfca6da9c3d6dc96}\label{_p_o_r_t___p_d_d_8h_abc090fec45e3dc5bcfca6da9c3d6dc96}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}{PORT\_PDD\_GetInterruptFlags}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_ISFR\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns interrupt flags. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+A\+\_\+\+I\+S\+FR, P\+O\+R\+T\+B\+\_\+\+I\+S\+FR, P\+O\+R\+T\+C\+\_\+\+I\+S\+FR, P\+O\+R\+T\+D\+\_\+\+I\+S\+FR, P\+O\+R\+T\+E\+\_\+\+I\+S\+FR, P\+O\+R\+T\+F\+\_\+\+I\+S\+FR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_abc090fec45e3dc5bcfca6da9c3d6dc96}{PORT\_PDD\_GetInterruptFlags}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_aba25996b24758961daf7e3e23cbc9c50}\label{_p_o_r_t___p_d_d_8h_aba25996b24758961daf7e3e23cbc9c50}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Control\+Lock@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Control\+Lock}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Control\+Lock@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Control\+Lock}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Control\+Lock}{PORT\_PDD\_GetPinControlLock}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Control\+Lock(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex)) & PORT\_PCR\_LK\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Gets how pin lock is set. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for pin lock setting\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_aba25996b24758961daf7e3e23cbc9c50}{PORT\_PDD\_GetPinControlLock}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a2348d60b64e627fb7b229b59beb7d173}\label{_p_o_r_t___p_d_d_8h_a2348d60b64e627fb7b229b59beb7d173}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Driver\+Strength@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Driver\+Strength}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Driver\+Strength@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Driver\+Strength}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Driver\+Strength}{PORT\_PDD\_GetPinDriverStrength}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Driver\+Strength(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex)) & 
      \hyperlink{group___p_o_r_t___register___masks_gae1c37b9f66e58bd80e7764232fd05cee}{PORT\_PCR\_DSE\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Gets how drive strength is set. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for drive strength setting\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_a2348d60b64e627fb7b229b59beb7d173}{PORT\_PDD\_GetPinDriverStrength}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_adc746dd3549720b9e4776d18b1921b1a}\label{_p_o_r_t___p_d_d_8h_adc746dd3549720b9e4776d18b1921b1a}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Interrupt\+Configuration@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Interrupt\+Configuration}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Interrupt\+Configuration@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Interrupt\+Configuration}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Interrupt\+Configuration}{PORT\_PDD\_GetPinInterruptConfiguration}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Interrupt\+Configuration(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex)) & 
      \hyperlink{group___p_o_r_t___register___masks_gabaef70d886fda0a7da8e862308bf5909}{PORT\_PCR\_IRQC\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Gets how interupt configuration is set. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for interrupt configuration setting\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_p_o_r_t___p_d_d_8h_adc746dd3549720b9e4776d18b1921b1a}{PORT\_PDD\_GetPinInterruptConfiguration}(<peripheral>\_BASE\_PTR, periphID)
      ;
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a38d7ce3d36998d317ae132c254c62916}\label{_p_o_r_t___p_d_d_8h_a38d7ce3d36998d317ae132c254c62916}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Interrupt\+Flag@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Interrupt\+Flag}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Interrupt\+Flag@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Interrupt\+Flag}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Interrupt\+Flag}{PORT\_PDD\_GetPinInterruptFlag}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Interrupt\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex)) & 
      \hyperlink{group___p_o_r_t___register___masks_ga154d9308c2ab5b6a78ab04d9f3b08879}{PORT\_PCR\_ISF\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns interrupt flags. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_a38d7ce3d36998d317ae132c254c62916}{PORT\_PDD\_GetPinInterruptFlag}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a8f6c8c9b3fcb37ec69851e0aedf460f8}\label{_p_o_r_t___p_d_d_8h_a8f6c8c9b3fcb37ec69851e0aedf460f8}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Mux\+Control@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Mux\+Control}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Mux\+Control@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Mux\+Control}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Mux\+Control}{PORT\_PDD\_GetPinMuxControl}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Mux\+Control(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex)) & 
      \hyperlink{group___p_o_r_t___register___masks_ga0feec5fc6b285b83c573f913c74e5c41}{PORT\_PCR\_MUX\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Gets how mux control is set. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for mux control setting\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_a8f6c8c9b3fcb37ec69851e0aedf460f8}{PORT\_PDD\_GetPinMuxControl}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a26abc3d31881657db6ffc3e0829d09fe}\label{_p_o_r_t___p_d_d_8h_a26abc3d31881657db6ffc3e0829d09fe}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Open\+Drain@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Open\+Drain}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Open\+Drain@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Open\+Drain}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Open\+Drain}{PORT\_PDD\_GetPinOpenDrain}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Open\+Drain(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex)) & PORT\_PCR\_ODE\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Gets whether open drain is enabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for open drain setting\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_a26abc3d31881657db6ffc3e0829d09fe}{PORT\_PDD\_GetPinOpenDrain}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a35e32aaf42fe64f25101257ed5060b9f}\label{_p_o_r_t___p_d_d_8h_a35e32aaf42fe64f25101257ed5060b9f}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Passive\+Filter@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Passive\+Filter}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Passive\+Filter@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Passive\+Filter}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Passive\+Filter}{PORT\_PDD\_GetPinPassiveFilter}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Passive\+Filter(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex)) & 
      \hyperlink{group___p_o_r_t___register___masks_ga7f1f5c3812018f9ed4d84a187146ba91}{PORT\_PCR\_PFE\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Gets whether passive filter is enabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for slew rate setting\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_a35e32aaf42fe64f25101257ed5060b9f}{PORT\_PDD\_GetPinPassiveFilter}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a2f3383e6b96293107c5c8465054212ca}\label{_p_o_r_t___p_d_d_8h_a2f3383e6b96293107c5c8465054212ca}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Pull\+Enable@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Pull\+Enable}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Pull\+Enable@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Pull\+Enable}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Pull\+Enable}{PORT\_PDD\_GetPinPullEnable}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Pull\+Enable(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex)) & 
      \hyperlink{group___p_o_r_t___register___masks_ga125482aa2497e8435dac49c039b7fa97}{PORT\_PCR\_PE\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Gets whether pull resistor is enabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for pull enabling/disabling\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_a2f3383e6b96293107c5c8465054212ca}{PORT\_PDD\_GetPinPullEnable}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ab234a372160913b8a385fada21fe96c1}\label{_p_o_r_t___p_d_d_8h_ab234a372160913b8a385fada21fe96c1}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Pull\+Select@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Pull\+Select}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Pull\+Select@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Pull\+Select}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Pull\+Select}{PORT\_PDD\_GetPinPullSelect}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Pull\+Select(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex)) & 
      \hyperlink{group___p_o_r_t___register___masks_ga075e53298ec26cb1b463c95b902c39c1}{PORT\_PCR\_PS\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Gets which pull resistor is selected. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for pull type selection\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_ab234a372160913b8a385fada21fe96c1}{PORT\_PDD\_GetPinPullSelect}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ab6dde9b82b214ab0ec3c705de07b82a8}\label{_p_o_r_t___p_d_d_8h_ab6dde9b82b214ab0ec3c705de07b82a8}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Slew\+Rate@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Slew\+Rate}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Slew\+Rate@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Slew\+Rate}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Slew\+Rate}{PORT\_PDD\_GetPinSlewRate}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Pin\+Slew\+Rate(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex)) & 
      \hyperlink{group___p_o_r_t___register___masks_ga9cdf02a7b160ee528de8e18aad2cae60}{PORT\_PCR\_SRE\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Gets how slew rate is set. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for slew rate setting\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_ab6dde9b82b214ab0ec3c705de07b82a8}{PORT\_PDD\_GetPinSlewRate}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a2543f0c6a990233dcaa37eb50259f815}\label{_p_o_r_t___p_d_d_8h_a2543f0c6a990233dcaa37eb50259f815}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I2\+C0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I2\+C0}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I2\+C0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I2\+C0}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I2\+C0}{PORT\_PDD\_I2C0}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I2\+C0~0x\+CU}

Selects filter for input from I2\+C0 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a699a8cfb3fe95aa560bf091e94926a4f}\label{_p_o_r_t___p_d_d_8h_a699a8cfb3fe95aa560bf091e94926a4f}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I2\+C1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I2\+C1}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I2\+C1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I2\+C1}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I2\+C1}{PORT\_PDD\_I2C1}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I2\+C1~0x\+EU}

Selects filter for input from I2\+C1 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a69412bdc0aa732a4013fe3ec3406b94b}\label{_p_o_r_t___p_d_d_8h_a69412bdc0aa732a4013fe3ec3406b94b}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{PORT\_PDD\_INTERRUPT\_DMA\_DISABLED}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+D\+I\+S\+A\+B\+L\+ED~0U}

Interrupt and D\+MA disabled \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ad3aa35c24c253bd3b3f169af03803e81}\label{_p_o_r_t___p_d_d_8h_ad3aa35c24c253bd3b3f169af03803e81}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+F\+A\+L\+L\+I\+NG@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+F\+A\+L\+L\+I\+NG}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+F\+A\+L\+L\+I\+NG@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+F\+A\+L\+L\+I\+NG}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+F\+A\+L\+L\+I\+NG}{PORT\_PDD\_INTERRUPT\_ON\_FALLING}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+F\+A\+L\+L\+I\+NG~0x\+A0000U}

Interrupt enabled on falling edge \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_acfc71b62cd63a29d94f11e033be857e9}\label{_p_o_r_t___p_d_d_8h_acfc71b62cd63a29d94f11e033be857e9}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+O\+NE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+O\+NE}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+O\+NE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+O\+NE}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+O\+NE}{PORT\_PDD\_INTERRUPT\_ON\_ONE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+O\+NE~0x\+C0000U}

Interrupt enabled on high level \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ab6274930b046aa9343730788bc92f38f}\label{_p_o_r_t___p_d_d_8h_ab6274930b046aa9343730788bc92f38f}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+NG@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+NG}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+NG@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+NG}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+NG}{PORT\_PDD\_INTERRUPT\_ON\_RISING}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+NG~0x90000U}

Interrupt enabled on rising edge \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a6048651b2d9b5c950daff1badaaca08a}\label{_p_o_r_t___p_d_d_8h_a6048651b2d9b5c950daff1badaaca08a}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}{PORT\_PDD\_INTERRUPT\_ON\_RISING\_FALLING}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG~0x\+B0000U}

Interrupt enabled on rising and falling edges \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a231581fa02b716014bf51515bd861d6e}\label{_p_o_r_t___p_d_d_8h_a231581fa02b716014bf51515bd861d6e}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+Z\+E\+RO@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+Z\+E\+RO}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+Z\+E\+RO@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+Z\+E\+RO}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+Z\+E\+RO}{PORT\_PDD\_INTERRUPT\_ON\_ZERO}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+N\+\_\+\+Z\+E\+RO~0x80000U}

Interrupt enabled on low level \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a8594f83a177d59766f7da14f1e62a9bb}\label{_p_o_r_t___p_d_d_8h_a8594f83a177d59766f7da14f1e62a9bb}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+RQ@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+RQ}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+RQ@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+RQ}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+RQ}{PORT\_PDD\_IRQ}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+RQ~0x4U}

Selects filter for input from I\+RQ \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ab057a4fcd2433a2058bc277f9d9d5e12}\label{_p_o_r_t___p_d_d_8h_ab057a4fcd2433a2058bc277f9d9d5e12}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+K\+B\+I0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+K\+B\+I0}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+K\+B\+I0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+K\+B\+I0}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+K\+B\+I0}{PORT\_PDD\_KBI0}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+K\+B\+I0~0x12U}

Selects filter for input from K\+B\+I0 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a449ccb807060f88dab2fce94de65e269}\label{_p_o_r_t___p_d_d_8h_a449ccb807060f88dab2fce94de65e269}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+K\+B\+I1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+K\+B\+I1}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+K\+B\+I1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+K\+B\+I1}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+K\+B\+I1}{PORT\_PDD\_KBI1}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+K\+B\+I1~0x14U}

Selects filter for input from K\+B\+I1 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a90e3583d8de815a4c4c15b655c043cc9}\label{_p_o_r_t___p_d_d_8h_a90e3583d8de815a4c4c15b655c043cc9}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Lock\+Pin\+Control@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Lock\+Pin\+Control}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Lock\+Pin\+Control@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Lock\+Pin\+Control}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Lock\+Pin\+Control}{PORT\_PDD\_LockPinControl}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Lock\+Pin\+Control(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_PCR\_REG(PeripheralBase,(PinIndex)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex))) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)PORT\_PCR\_LK\_MASK)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___p_o_r_t___register___masks_ga154d9308c2ab5b6a78ab04d9f3b08879}{PORT\_PCR\_ISF\_MASK}))))) | ( \(\backslash\)
      (uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Locks pin control such as settings of pull, slew rate, passive filter, open drain, mux control and pin lock. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
{\em State} & Requested state of pin lock. This parameter is of \char`\"{}\+Constants for
       pin lock setting\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a90e3583d8de815a4c4c15b655c043cc9}{PORT\_PDD\_LockPinControl}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_p_o_r_t___p_d_d_8h_af27a337a9bb3dffef7eb563829d26bd8}{PORT\_PDD\_PIN\_CONTROL\_UNLOCK});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a8c55e11898b79c090b5db6765e201672}\label{_p_o_r_t___p_d_d_8h_a8c55e11898b79c090b5db6765e201672}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+\_\+\+C\+L\+O\+CK@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+\_\+\+C\+L\+O\+CK}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+\_\+\+C\+L\+O\+CK@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+\_\+\+C\+L\+O\+CK}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+\_\+\+C\+L\+O\+CK}{PORT\_PDD\_LPO\_CLOCK}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+\_\+\+C\+L\+O\+CK~0x1U}

L\+PO clock as filter clock source \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_afb1cfeeaa84dc1b18db8e2549d63a132}\label{_p_o_r_t___p_d_d_8h_afb1cfeeaa84dc1b18db8e2549d63a132}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+LK@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+LK}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+LK@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+LK}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+LK}{PORT\_PDD\_LPOCLK}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+LK~0U}

L\+P\+O\+C\+LK \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a44ab4d1b3cde631ce717808c1d7c2ae7}\label{_p_o_r_t___p_d_d_8h_a44ab4d1b3cde631ce717808c1d7c2ae7}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+128@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+128}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+128@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+128}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+128}{PORT\_PDD\_LPOCLK\_DIV\_128}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+128~0x\+E0000000U}

L\+P\+O\+C\+L\+K/128 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a17bd7c4e92abcfeb7e064422e841b3f3}\label{_p_o_r_t___p_d_d_8h_a17bd7c4e92abcfeb7e064422e841b3f3}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+16@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+16}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+16@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+16}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+16}{PORT\_PDD\_LPOCLK\_DIV\_16}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+16~0x80000000U}

L\+P\+O\+C\+L\+K/16 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_acf4b164fea772c08ba9537a9641a1b36}\label{_p_o_r_t___p_d_d_8h_acf4b164fea772c08ba9537a9641a1b36}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2}{PORT\_PDD\_LPOCLK\_DIV\_2}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2~0x20000000U}

L\+P\+O\+C\+L\+K/2 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a742bdbc57d99946df8002e3bebfbe0ce}\label{_p_o_r_t___p_d_d_8h_a742bdbc57d99946df8002e3bebfbe0ce}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+32@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+32}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+32@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+32}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+32}{PORT\_PDD\_LPOCLK\_DIV\_32}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+32~0x\+A0000000U}

L\+P\+O\+C\+L\+K/32 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ac7ff352ac74a7b94c9d4a542406bc8c7}\label{_p_o_r_t___p_d_d_8h_ac7ff352ac74a7b94c9d4a542406bc8c7}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4}{PORT\_PDD\_LPOCLK\_DIV\_4}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4~0x40000000U}

L\+P\+O\+C\+L\+K/4 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a82b1afc1282e49f06582643cb6713bdb}\label{_p_o_r_t___p_d_d_8h_a82b1afc1282e49f06582643cb6713bdb}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+64@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+64}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+64@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+64}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+64}{PORT\_PDD\_LPOCLK\_DIV\_64}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+64~0x\+C0000000U}

L\+P\+O\+C\+L\+K/64 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a54e81edfc7fe6645fd4b675e6d491ad0}\label{_p_o_r_t___p_d_d_8h_a54e81edfc7fe6645fd4b675e6d491ad0}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+8@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+8}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+8@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+8}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+8}{PORT\_PDD\_LPOCLK\_DIV\_8}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+P\+O\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+8~0x60000000U}

L\+P\+O\+C\+L\+K/8 \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a17fd35a430439fc607b087ed99caa2b4}\label{_p_o_r_t___p_d_d_8h_a17fd35a430439fc607b087ed99caa2b4}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T1}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T1}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T1}{PORT\_PDD\_MUX\_CONTROL\_ALT1}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T1~0x100U}

Pin used with alternate 1 functionality \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a54b1e773eebcc88c808f545643c6d602}\label{_p_o_r_t___p_d_d_8h_a54b1e773eebcc88c808f545643c6d602}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T2@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T2}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T2@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T2}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T2}{PORT\_PDD\_MUX\_CONTROL\_ALT2}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T2~0x200U}

Pin used with alternate 2 functionality \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a78f6983084a0ab87d0469ced494bf8a0}\label{_p_o_r_t___p_d_d_8h_a78f6983084a0ab87d0469ced494bf8a0}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T3@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T3}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T3@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T3}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T3}{PORT\_PDD\_MUX\_CONTROL\_ALT3}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T3~0x300U}

Pin used with alternate 3 functionality \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ac20c9f616d24052c0f57e8f1b3de9b88}\label{_p_o_r_t___p_d_d_8h_ac20c9f616d24052c0f57e8f1b3de9b88}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T4@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T4}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T4@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T4}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T4}{PORT\_PDD\_MUX\_CONTROL\_ALT4}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T4~0x400U}

Pin used with alternate 4 functionality \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a208f6d417c902894942e092cffeb5808}\label{_p_o_r_t___p_d_d_8h_a208f6d417c902894942e092cffeb5808}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T5@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T5}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T5@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T5}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T5}{PORT\_PDD\_MUX\_CONTROL\_ALT5}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T5~0x500U}

Pin used with alternate 5 functionality \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a76a6397072b049f87b2aa9619f962a25}\label{_p_o_r_t___p_d_d_8h_a76a6397072b049f87b2aa9619f962a25}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T6@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T6}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T6@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T6}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T6}{PORT\_PDD\_MUX\_CONTROL\_ALT6}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T6~0x600U}

Pin used with alternate 6 functionality \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a4a3a80f505d7a5bcb8f3e76ce2ec3a64}\label{_p_o_r_t___p_d_d_8h_a4a3a80f505d7a5bcb8f3e76ce2ec3a64}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T7@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T7}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T7@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T7}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T7}{PORT\_PDD\_MUX\_CONTROL\_ALT7}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+L\+T7~0x700U}

Pin used with alternate 7 functionality \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a6b47ec1406a4652e19014249ecb92f45}\label{_p_o_r_t___p_d_d_8h_a6b47ec1406a4652e19014249ecb92f45}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+D\+I\+S\+A\+B\+LE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+D\+I\+S\+A\+B\+LE}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+D\+I\+S\+A\+B\+LE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+D\+I\+S\+A\+B\+LE}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+D\+I\+S\+A\+B\+LE}{PORT\_PDD\_MUX\_CONTROL\_DISABLE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+U\+X\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+D\+I\+S\+A\+B\+LE~0U}

Mux control disabled \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a44859275e31b4f99c4da3dea7adee2cd}\label{_p_o_r_t___p_d_d_8h_a44859275e31b4f99c4da3dea7adee2cd}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+N\+MI@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+N\+MI}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+N\+MI@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+N\+MI}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+N\+MI}{PORT\_PDD\_NMI}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+N\+MI~0x16U}

Selects filter for input from N\+MI \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_af2e91314e263c28d5d5fdc814ab7e1e6}\label{_p_o_r_t___p_d_d_8h_af2e91314e263c28d5d5fdc814ab7e1e6}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+F\+I\+L\+T\+ER@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+F\+I\+L\+T\+ER}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+F\+I\+L\+T\+ER@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+F\+I\+L\+T\+ER}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+F\+I\+L\+T\+ER}{PORT\_PDD\_NO\_FILTER}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+F\+I\+L\+T\+ER~0U}

No filter \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ae82e319b1b383a9e9c9d17a53bfd3500}\label{_p_o_r_t___p_d_d_8h_ae82e319b1b383a9e9c9d17a53bfd3500}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+I\+N\+\_\+\+D\+I\+S\+A\+B\+LE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+I\+N\+\_\+\+D\+I\+S\+A\+B\+LE}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+I\+N\+\_\+\+D\+I\+S\+A\+B\+LE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+I\+N\+\_\+\+D\+I\+S\+A\+B\+LE}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+I\+N\+\_\+\+D\+I\+S\+A\+B\+LE}{PORT\_PDD\_OPEN\_DRAIN\_DISABLE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+I\+N\+\_\+\+D\+I\+S\+A\+B\+LE~0U}

Open drain disabled \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ad1ea9743ad5f1b674e7857e75ef54c1a}\label{_p_o_r_t___p_d_d_8h_ad1ea9743ad5f1b674e7857e75ef54c1a}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+I\+N\+\_\+\+E\+N\+A\+B\+LE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+I\+N\+\_\+\+E\+N\+A\+B\+LE}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+I\+N\+\_\+\+E\+N\+A\+B\+LE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+I\+N\+\_\+\+E\+N\+A\+B\+LE}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+I\+N\+\_\+\+E\+N\+A\+B\+LE}{PORT\_PDD\_OPEN\_DRAIN\_ENABLE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+I\+N\+\_\+\+E\+N\+A\+B\+LE~0x20U}

Open drain enabled \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a1bdd224fa79a44e78b028e03aa476a7a}\label{_p_o_r_t___p_d_d_8h_a1bdd224fa79a44e78b028e03aa476a7a}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+S\+S\+I\+V\+E\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+D\+I\+S\+A\+B\+LE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+S\+S\+I\+V\+E\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+D\+I\+S\+A\+B\+LE}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+S\+S\+I\+V\+E\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+D\+I\+S\+A\+B\+LE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+S\+S\+I\+V\+E\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+D\+I\+S\+A\+B\+LE}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+S\+S\+I\+V\+E\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+D\+I\+S\+A\+B\+LE}{PORT\_PDD\_PASSIVE\_FILTER\_DISABLE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+S\+S\+I\+V\+E\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+D\+I\+S\+A\+B\+LE~0U}

Passive filter disabled \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_affdcc1c837d4250c46fea2f3c2854bb5}\label{_p_o_r_t___p_d_d_8h_affdcc1c837d4250c46fea2f3c2854bb5}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+S\+S\+I\+V\+E\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+E\+N\+A\+B\+LE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+S\+S\+I\+V\+E\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+E\+N\+A\+B\+LE}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+S\+S\+I\+V\+E\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+E\+N\+A\+B\+LE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+S\+S\+I\+V\+E\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+E\+N\+A\+B\+LE}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+S\+S\+I\+V\+E\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+E\+N\+A\+B\+LE}{PORT\_PDD\_PASSIVE\_FILTER\_ENABLE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+S\+S\+I\+V\+E\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+E\+N\+A\+B\+LE~0x10U}

Passive filter enabled \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a601b220ea969b8976f41f35625a0241a}\label{_p_o_r_t___p_d_d_8h_a601b220ea969b8976f41f35625a0241a}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+0}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+0}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+0}{PORT\_PDD\_PIN\_0}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+0~0x1U}

Pin 0 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_acd9defe7b555d6c06e578b0ee9643adb}\label{_p_o_r_t___p_d_d_8h_acd9defe7b555d6c06e578b0ee9643adb}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+1}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+1}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+1}{PORT\_PDD\_PIN\_1}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+1~0x2U}

Pin 1 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ac4296f507a1cb5c9c7ce35a5cef7f834}\label{_p_o_r_t___p_d_d_8h_ac4296f507a1cb5c9c7ce35a5cef7f834}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+10@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+10}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+10@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+10}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+10}{PORT\_PDD\_PIN\_10}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+10~0x400U}

Pin 10 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ada19292b1ee680fcaba4a60985db4c5a}\label{_p_o_r_t___p_d_d_8h_ada19292b1ee680fcaba4a60985db4c5a}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+11@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+11}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+11@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+11}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+11}{PORT\_PDD\_PIN\_11}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+11~0x800U}

Pin 11 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a290d621d250607c4807d1b2f1884227e}\label{_p_o_r_t___p_d_d_8h_a290d621d250607c4807d1b2f1884227e}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+12@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+12}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+12@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+12}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+12}{PORT\_PDD\_PIN\_12}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+12~0x1000U}

Pin 12 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a5735d74f0458ff8272546b6eeabfbfe6}\label{_p_o_r_t___p_d_d_8h_a5735d74f0458ff8272546b6eeabfbfe6}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+13@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+13}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+13@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+13}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+13}{PORT\_PDD\_PIN\_13}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+13~0x2000U}

Pin 13 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a667b6cdcf38032932b675d8a1039e9e0}\label{_p_o_r_t___p_d_d_8h_a667b6cdcf38032932b675d8a1039e9e0}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+14@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+14}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+14@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+14}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+14}{PORT\_PDD\_PIN\_14}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+14~0x4000U}

Pin 14 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_adac89c1519abedf0ec18ba8d74d25739}\label{_p_o_r_t___p_d_d_8h_adac89c1519abedf0ec18ba8d74d25739}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+15@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+15}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+15@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+15}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+15}{PORT\_PDD\_PIN\_15}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+15~0x8000U}

Pin 15 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a65ce5ff6552f5a7aa235ec8028c8b1f8}\label{_p_o_r_t___p_d_d_8h_a65ce5ff6552f5a7aa235ec8028c8b1f8}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+16@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+16}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+16@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+16}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+16}{PORT\_PDD\_PIN\_16}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+16~0x10000U}

Pin 16 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ac1cccd1e4912861716e2579838e91b82}\label{_p_o_r_t___p_d_d_8h_ac1cccd1e4912861716e2579838e91b82}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+17@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+17}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+17@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+17}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+17}{PORT\_PDD\_PIN\_17}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+17~0x20000U}

Pin 17 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a2d01d8901e13e6d43f27760b16f140fd}\label{_p_o_r_t___p_d_d_8h_a2d01d8901e13e6d43f27760b16f140fd}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+18@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+18}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+18@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+18}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+18}{PORT\_PDD\_PIN\_18}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+18~0x40000U}

Pin 18 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ae79d32f9c2a10a0199712abb55b9cb20}\label{_p_o_r_t___p_d_d_8h_ae79d32f9c2a10a0199712abb55b9cb20}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+19@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+19}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+19@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+19}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+19}{PORT\_PDD\_PIN\_19}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+19~0x80000U}

Pin 19 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_aebe7252a9ff6aaee5ea24d7e49e1f86e}\label{_p_o_r_t___p_d_d_8h_aebe7252a9ff6aaee5ea24d7e49e1f86e}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+2@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+2}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+2@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+2}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+2}{PORT\_PDD\_PIN\_2}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+2~0x4U}

Pin 2 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a6f79e8f9a023c1188e77baa07876ba05}\label{_p_o_r_t___p_d_d_8h_a6f79e8f9a023c1188e77baa07876ba05}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+20@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+20}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+20@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+20}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+20}{PORT\_PDD\_PIN\_20}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+20~0x100000U}

Pin 20 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a0cbb5cce3ce32bee86715c0fdab7f5ef}\label{_p_o_r_t___p_d_d_8h_a0cbb5cce3ce32bee86715c0fdab7f5ef}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+21@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+21}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+21@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+21}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+21}{PORT\_PDD\_PIN\_21}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+21~0x200000U}

Pin 21 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a132e35f2ef08da6e0d87daf3aee44268}\label{_p_o_r_t___p_d_d_8h_a132e35f2ef08da6e0d87daf3aee44268}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+22@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+22}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+22@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+22}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+22}{PORT\_PDD\_PIN\_22}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+22~0x400000U}

Pin 22 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a932ecdd38e7986d7d4f790c6e230bd5b}\label{_p_o_r_t___p_d_d_8h_a932ecdd38e7986d7d4f790c6e230bd5b}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+23@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+23}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+23@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+23}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+23}{PORT\_PDD\_PIN\_23}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+23~0x800000U}

Pin 23 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a5813bea0bc69c5f3dfc80e64221b18d0}\label{_p_o_r_t___p_d_d_8h_a5813bea0bc69c5f3dfc80e64221b18d0}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+24@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+24}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+24@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+24}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+24}{PORT\_PDD\_PIN\_24}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+24~0x1000000U}

Pin 24 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_aed7aa8ee29afe4a1e0d8b35beaa1de28}\label{_p_o_r_t___p_d_d_8h_aed7aa8ee29afe4a1e0d8b35beaa1de28}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+25@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+25}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+25@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+25}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+25}{PORT\_PDD\_PIN\_25}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+25~0x2000000U}

Pin 25 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a1708b1d3be2c018c17462e5cf895e528}\label{_p_o_r_t___p_d_d_8h_a1708b1d3be2c018c17462e5cf895e528}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+26@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+26}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+26@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+26}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+26}{PORT\_PDD\_PIN\_26}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+26~0x4000000U}

Pin 26 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a1b55347850fae6762e3408b5de80f368}\label{_p_o_r_t___p_d_d_8h_a1b55347850fae6762e3408b5de80f368}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+27@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+27}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+27@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+27}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+27}{PORT\_PDD\_PIN\_27}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+27~0x8000000U}

Pin 27 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a4e87223234cd6fac88f6ce391a1deeba}\label{_p_o_r_t___p_d_d_8h_a4e87223234cd6fac88f6ce391a1deeba}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+28@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+28}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+28@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+28}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+28}{PORT\_PDD\_PIN\_28}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+28~0x10000000U}

Pin 28 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a00977fb24dc8dd8f91c33ffb4d72a321}\label{_p_o_r_t___p_d_d_8h_a00977fb24dc8dd8f91c33ffb4d72a321}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+29@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+29}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+29@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+29}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+29}{PORT\_PDD\_PIN\_29}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+29~0x20000000U}

Pin 29 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a3823192acad027aa2aba1d0638a524f8}\label{_p_o_r_t___p_d_d_8h_a3823192acad027aa2aba1d0638a524f8}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+3@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+3}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+3@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+3}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+3}{PORT\_PDD\_PIN\_3}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+3~0x8U}

Pin 3 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ab0eeb60785128fc3d7f1fe40711fe00c}\label{_p_o_r_t___p_d_d_8h_ab0eeb60785128fc3d7f1fe40711fe00c}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+30@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+30}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+30@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+30}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+30}{PORT\_PDD\_PIN\_30}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+30~0x40000000U}

Pin 30 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_aada48490d5d683574623cffe4e1a6145}\label{_p_o_r_t___p_d_d_8h_aada48490d5d683574623cffe4e1a6145}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+31@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+31}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+31@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+31}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+31}{PORT\_PDD\_PIN\_31}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+31~0x80000000U}

Pin 31 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a5dfe25367b04c10bbff92603553adaa7}\label{_p_o_r_t___p_d_d_8h_a5dfe25367b04c10bbff92603553adaa7}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+4@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+4}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+4@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+4}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+4}{PORT\_PDD\_PIN\_4}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+4~0x10U}

Pin 4 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ad35af54f822faaea3f4361f6d9251359}\label{_p_o_r_t___p_d_d_8h_ad35af54f822faaea3f4361f6d9251359}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+5@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+5}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+5@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+5}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+5}{PORT\_PDD\_PIN\_5}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+5~0x20U}

Pin 5 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a739c120b879dd3184f747cafdccb30a7}\label{_p_o_r_t___p_d_d_8h_a739c120b879dd3184f747cafdccb30a7}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+6@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+6}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+6@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+6}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+6}{PORT\_PDD\_PIN\_6}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+6~0x40U}

Pin 6 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_afe83c064ba886c789068ad737988f4a9}\label{_p_o_r_t___p_d_d_8h_afe83c064ba886c789068ad737988f4a9}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+7@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+7}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+7@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+7}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+7}{PORT\_PDD\_PIN\_7}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+7~0x80U}

Pin 7 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_abfb6538c073e2c0dbdc6001920246bb7}\label{_p_o_r_t___p_d_d_8h_abfb6538c073e2c0dbdc6001920246bb7}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+8@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+8}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+8@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+8}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+8}{PORT\_PDD\_PIN\_8}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+8~0x100U}

Pin 8 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a84fcf37aa59fdc25e5c51006eedba37f}\label{_p_o_r_t___p_d_d_8h_a84fcf37aa59fdc25e5c51006eedba37f}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+9@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+9}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+9@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+9}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+9}{PORT\_PDD\_PIN\_9}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+9~0x200U}

Pin 9 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a70021e55bd462cfa9b006c5cc4a3dc06}\label{_p_o_r_t___p_d_d_8h_a70021e55bd462cfa9b006c5cc4a3dc06}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+L\+O\+CK@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+L\+O\+CK}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+L\+O\+CK@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+L\+O\+CK}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+L\+O\+CK}{PORT\_PDD\_PIN\_CONTROL\_LOCK}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+L\+O\+CK~0x8000U}

Pin control locked \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_af27a337a9bb3dffef7eb563829d26bd8}\label{_p_o_r_t___p_d_d_8h_af27a337a9bb3dffef7eb563829d26bd8}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+U\+N\+L\+O\+CK@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+U\+N\+L\+O\+CK}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+U\+N\+L\+O\+CK@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+U\+N\+L\+O\+CK}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+U\+N\+L\+O\+CK}{PORT\_PDD\_PIN\_CONTROL\_UNLOCK}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+U\+N\+L\+O\+CK~0U}

Pin control unlocked \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a22d66ebff5c818574049cf0c208c3905}\label{_p_o_r_t___p_d_d_8h_a22d66ebff5c818574049cf0c208c3905}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TA@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TA}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TA@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TA}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TA}{PORT\_PDD\_PTA}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TA~0U}

Selects filter for input from P\+TA \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a0c9f542756622947fad23e22939e4e39}\label{_p_o_r_t___p_d_d_8h_a0c9f542756622947fad23e22939e4e39}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TB@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TB}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TB@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TB}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TB}{PORT\_PDD\_PTB}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TB~0x2U}

Selects filter for input from P\+TB \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a886b8a9420f8b7558157882b4cbdc94b}\label{_p_o_r_t___p_d_d_8h_a886b8a9420f8b7558157882b4cbdc94b}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+B4@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+B4}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+B4@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+B4}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+B4}{PORT\_PDD\_PTB4}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+B4~0x1U}

P\+T\+B4 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_aa827ab54ee096042de8705719423765e}\label{_p_o_r_t___p_d_d_8h_aa827ab54ee096042de8705719423765e}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+B5@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+B5}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+B5@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+B5}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+B5}{PORT\_PDD\_PTB5}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+B5~0x2U}

P\+T\+B5 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ab7fd966e749dc1eeeb3efa131f7c21c1}\label{_p_o_r_t___p_d_d_8h_ab7fd966e749dc1eeeb3efa131f7c21c1}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TC@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TC}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TC@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TC}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TC}{PORT\_PDD\_PTC}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TC~0x4U}

Selects filter for input from P\+TC \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ab238cae7c24309440fb802247eb8da20}\label{_p_o_r_t___p_d_d_8h_ab238cae7c24309440fb802247eb8da20}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TD@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TD}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TD@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TD}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TD}{PORT\_PDD\_PTD}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TD~0x6U}

Selects filter for input from P\+TD \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a0ff4a3fa16d752660ef4ac880cbde438}\label{_p_o_r_t___p_d_d_8h_a0ff4a3fa16d752660ef4ac880cbde438}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D0}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D0}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D0}{PORT\_PDD\_PTD0}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D0~0x4U}

P\+T\+D0 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a2b1086523fdb5eb9c79736dcb398a99b}\label{_p_o_r_t___p_d_d_8h_a2b1086523fdb5eb9c79736dcb398a99b}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D1}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D1}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D1}{PORT\_PDD\_PTD1}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D1~0x8U}

P\+T\+D1 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_af84483c3f6cb3e36ea74dddda06b40d0}\label{_p_o_r_t___p_d_d_8h_af84483c3f6cb3e36ea74dddda06b40d0}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TE}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TE}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TE}{PORT\_PDD\_PTE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TE~0x8U}

Selects filter for input from P\+TE \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_af9ca950431a7632326a64a6f7f612df1}\label{_p_o_r_t___p_d_d_8h_af9ca950431a7632326a64a6f7f612df1}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+E0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+E0}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+E0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+E0}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+E0}{PORT\_PDD\_PTE0}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+E0~0x10U}

P\+T\+E0 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_aa72f973f2677cd42d9935142f0779b95}\label{_p_o_r_t___p_d_d_8h_aa72f973f2677cd42d9935142f0779b95}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+E1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+E1}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+E1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+E1}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+E1}{PORT\_PDD\_PTE1}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+E1~0x20U}

P\+T\+E1 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a4464f88def6913ed9da5c576506d0634}\label{_p_o_r_t___p_d_d_8h_a4464f88def6913ed9da5c576506d0634}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TF@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TF}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TF@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TF}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TF}{PORT\_PDD\_PTF}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TF~0x\+AU}

Selects filter for input from P\+TF \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_aa695709523c8c89abad4345b69e6aff1}\label{_p_o_r_t___p_d_d_8h_aa695709523c8c89abad4345b69e6aff1}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TG@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TG}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TG@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TG}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TG}{PORT\_PDD\_PTG}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TG~0x\+CU}

Selects filter for input from P\+TG \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ab34591a6b2fd9d7b844ef76c2610d4e0}\label{_p_o_r_t___p_d_d_8h_ab34591a6b2fd9d7b844ef76c2610d4e0}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TH@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TH}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TH@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TH}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TH}{PORT\_PDD\_PTH}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TH~0x\+EU}

Selects filter for input from P\+TH \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a64b6fb9d583dd11fa398857da77dfe92}\label{_p_o_r_t___p_d_d_8h_a64b6fb9d583dd11fa398857da77dfe92}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+H0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+H0}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+H0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+H0}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+H0}{PORT\_PDD\_PTH0}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+H0~0x40U}

P\+T\+H0 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_aff32431f376fab9ee96a47377d20e25f}\label{_p_o_r_t___p_d_d_8h_aff32431f376fab9ee96a47377d20e25f}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+H1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+H1}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+H1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+H1}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+H1}{PORT\_PDD\_PTH1}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+T\+H1~0x80U}

P\+T\+H1 mask \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a97e50d7f27c3ed5808385b32de7dff45}\label{_p_o_r_t___p_d_d_8h_a97e50d7f27c3ed5808385b32de7dff45}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TI@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TI}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TI@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TI}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TI}{PORT\_PDD\_PTI}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+TI~0U}

Selects filter for input from P\+TI \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a0ea7321e1b187e0b859790c6c0f383c5}\label{_p_o_r_t___p_d_d_8h_a0ea7321e1b187e0b859790c6c0f383c5}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+D\+I\+S\+A\+B\+LE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+D\+I\+S\+A\+B\+LE}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+D\+I\+S\+A\+B\+LE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+D\+I\+S\+A\+B\+LE}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+D\+I\+S\+A\+B\+LE}{PORT\_PDD\_PULL\_DISABLE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+D\+I\+S\+A\+B\+LE~0U}

Pull resistor disabled \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ac9596b298502e2fd412c3a88220677da}\label{_p_o_r_t___p_d_d_8h_ac9596b298502e2fd412c3a88220677da}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+D\+O\+WN@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+D\+O\+WN}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+D\+O\+WN@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+D\+O\+WN}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+D\+O\+WN}{PORT\_PDD\_PULL\_DOWN}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+D\+O\+WN~0U}

Pull down \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_adcb8dba9af4073f6e3412341279cd2da}\label{_p_o_r_t___p_d_d_8h_adcb8dba9af4073f6e3412341279cd2da}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+E\+N\+A\+B\+LE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+E\+N\+A\+B\+LE}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+E\+N\+A\+B\+LE@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+E\+N\+A\+B\+LE}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+E\+N\+A\+B\+LE}{PORT\_PDD\_PULL\_ENABLE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+E\+N\+A\+B\+LE~0x2U}

Pull resistor enabled \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_af9da620f07ab500bb27000360c5ceb4a}\label{_p_o_r_t___p_d_d_8h_af9da620f07ab500bb27000360c5ceb4a}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+UP@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+UP}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+UP@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+UP}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+UP}{PORT\_PDD\_PULL\_UP}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+U\+L\+L\+\_\+\+UP~0x1U}

Pull up \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_aedc2f2df518dcc9c3354c78cfbd7f205}\label{_p_o_r_t___p_d_d_8h_aedc2f2df518dcc9c3354c78cfbd7f205}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+WT@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+WT}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+WT@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+WT}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+WT}{PORT\_PDD\_PWT}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+WT~0x\+AU}

Selects filter for input from P\+WT \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_adabfd8a3639ba263378f0934c609a8ab}\label{_p_o_r_t___p_d_d_8h_adabfd8a3639ba263378f0934c609a8ab}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+High\+Drive\+Enable\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+High\+Drive\+Enable\+Reg}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+High\+Drive\+Enable\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+High\+Drive\+Enable\+Reg}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+High\+Drive\+Enable\+Reg}{PORT\_PDD\_ReadHighDriveEnableReg}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+High\+Drive\+Enable\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_HDRVE\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads high drive enable configuration of the associated pins. Pins supporting high drive capability are defined by High drive pin list. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+H\+D\+R\+VE. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_p_o_r_t___p_d_d_8h_adabfd8a3639ba263378f0934c609a8ab}{PORT\_PDD\_ReadHighDriveEnableReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_af65dd1ab76c00ff7eae14d2926b9559b}\label{_p_o_r_t___p_d_d_8h_af65dd1ab76c00ff7eae14d2926b9559b}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port2\+Pullup\+Enable\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port2\+Pullup\+Enable\+Reg}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port2\+Pullup\+Enable\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port2\+Pullup\+Enable\+Reg}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port2\+Pullup\+Enable\+Reg}{PORT\_PDD\_ReadPort2PullupEnableReg}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port2\+Pullup\+Enable\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_PUE2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads port 2 pullup enable configuration of the high port pins. Bit \#0 of return value contains pullup setting of the high port pin \#0, bit \#31 contains setting of the pin \#31. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+P\+U\+E2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_p_o_r_t___p_d_d_8h_af65dd1ab76c00ff7eae14d2926b9559b}{PORT\_PDD\_ReadPort2PullupEnableReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ae55a71610b9a351e47df5c86ea42f64c}\label{_p_o_r_t___p_d_d_8h_ae55a71610b9a351e47df5c86ea42f64c}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter0\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter0\+Reg}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter0\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter0\+Reg}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter0\+Reg}{PORT\_PDD\_ReadPortFilter0Reg}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter0\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_IOFLT0\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads port filter 0 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+L\+T0. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_ae55a71610b9a351e47df5c86ea42f64c}{PORT\_PDD\_ReadPortFilter0Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_aff4752431e27d9eed9f0395384ea71f2}\label{_p_o_r_t___p_d_d_8h_aff4752431e27d9eed9f0395384ea71f2}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter1\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter1\+Reg}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter1\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter1\+Reg}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter1\+Reg}{PORT\_PDD\_ReadPortFilter1Reg}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_IOFLT1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads port filter 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+L\+T1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_aff4752431e27d9eed9f0395384ea71f2}{PORT\_PDD\_ReadPortFilter1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a91fa614665b920e00dcac96e49f8a650}\label{_p_o_r_t___p_d_d_8h_a91fa614665b920e00dcac96e49f8a650}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter\+Reg}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter\+Reg}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter\+Reg}{PORT\_PDD\_ReadPortFilterReg}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Port\+Filter\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_IOFLT\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads port filter register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+LT. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_p_o_r_t___p_d_d_8h_a91fa614665b920e00dcac96e49f8a650}{PORT\_PDD\_ReadPortFilterReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a1700372e7bfd205ea527fee43af55a76}\label{_p_o_r_t___p_d_d_8h_a1700372e7bfd205ea527fee43af55a76}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Pullup\+Enable\+High\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Pullup\+Enable\+High\+Reg}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Pullup\+Enable\+High\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Pullup\+Enable\+High\+Reg}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Pullup\+Enable\+High\+Reg}{PORT\_PDD\_ReadPullupEnableHighReg}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Pullup\+Enable\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      PORT\_PUE1\_REG(PeripheralBase) \(\backslash\)
    )
\end{DoxyCode}


Reads pullup enable configuration of the high port pins. Bit \#0 of return value contains pullup setting of the high port pin \#0, bit \#31 contains setting of the pin \#31. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+P\+U\+EH, P\+O\+R\+T\+\_\+\+P\+U\+E1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_p_o_r_t___p_d_d_8h_a1700372e7bfd205ea527fee43af55a76}{PORT\_PDD\_ReadPullupEnableHighReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a7ee0ab21551b84082217830fc9edbed7}\label{_p_o_r_t___p_d_d_8h_a7ee0ab21551b84082217830fc9edbed7}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Pullup\+Enable\+Low\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Pullup\+Enable\+Low\+Reg}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Pullup\+Enable\+Low\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Pullup\+Enable\+Low\+Reg}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Pullup\+Enable\+Low\+Reg}{PORT\_PDD\_ReadPullupEnableLowReg}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Pullup\+Enable\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      PORT\_PUEL\_REG(PeripheralBase) \(\backslash\)
    )
\end{DoxyCode}


Reads pullup enable configuration of the low port pins. Bit \#0 of return value contains pullup setting of the low port pin \#0, bit \#31 contains setting of the pin \#31. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+P\+U\+EL, P\+O\+R\+T\+\_\+\+P\+U\+E0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_p_o_r_t___p_d_d_8h_a7ee0ab21551b84082217830fc9edbed7}{PORT\_PDD\_ReadPullupEnableLowReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a7bda9c4ad2ff54aa073aa559ec52f795}\label{_p_o_r_t___p_d_d_8h_a7bda9c4ad2ff54aa073aa559ec52f795}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+ST@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+ST}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+ST@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+ST}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+ST}{PORT\_PDD\_RST}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+ST~0x10U}

Selects filter for input from R\+ST \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a0e966ea7fa77bf16a28ab7e58d442d4a}\label{_p_o_r_t___p_d_d_8h_a0e966ea7fa77bf16a28ab7e58d442d4a}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter}{PORT\_PDD\_SetFilter}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Module,  }\item[{}]{Filter }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_IOFLT\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       PORT\_IOFLT\_REG(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)((uint32\_t)0x3U << (uint8\_t)(Module)))))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Filter) << (uint8\_t)(Module)))) \(\backslash\)
  )
\end{DoxyCode}


Sets filter for module input pins. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Module} & Module to be configured. Use constants from group \char`\"{}\+Modules
       offering input pin filtering capability\char`\"{}. This parameter is 5 bits wide. \\
\hline
{\em Filter} & Selected filter. Use constants from group \char`\"{}\+Filter selection\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+LT. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a0e966ea7fa77bf16a28ab7e58d442d4a}{PORT\_PDD\_SetFilter}(<peripheral>\_BASE\_PTR, \hyperlink{_p_o_r_t___p_d_d_8h_a22d66ebff5c818574049cf0c208c3905}{PORT\_PDD\_PTA},
\hyperlink{_p_o_r_t___p_d_d_8h_af2e91314e263c28d5d5fdc814ab7e1e6}{PORT\_PDD\_NO\_FILTER});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a0d973419cb05678b7ca300d22c9a9fe1}\label{_p_o_r_t___p_d_d_8h_a0d973419cb05678b7ca300d22c9a9fe1}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter0}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter0@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter0}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter0}{PORT\_PDD\_SetFilter0}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter0(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Module,  }\item[{}]{Filter }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_IOFLT0\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       PORT\_IOFLT0\_REG(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)((uint32\_t)0x3U << (uint8\_t)(Module)))))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Filter) << (uint8\_t)(Module)))) \(\backslash\)
  )
\end{DoxyCode}


Sets filter 0 for module input pins. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Module} & Module to be configured. Use constants from group \char`\"{}\+Modules
       offering input pin filtering capability\char`\"{}. This parameter is 5 bits wide. \\
\hline
{\em Filter} & Selected filter. Use constants from group \char`\"{}\+Filter selection\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+L\+T0. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a0d973419cb05678b7ca300d22c9a9fe1}{PORT\_PDD\_SetFilter0}(<peripheral>\_BASE\_PTR, \hyperlink{_p_o_r_t___p_d_d_8h_a22d66ebff5c818574049cf0c208c3905}{PORT\_PDD\_PTA},
\hyperlink{_p_o_r_t___p_d_d_8h_af2e91314e263c28d5d5fdc814ab7e1e6}{PORT\_PDD\_NO\_FILTER});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a51a5d4271eeafa57200f3cdc4094e7ce}\label{_p_o_r_t___p_d_d_8h_a51a5d4271eeafa57200f3cdc4094e7ce}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter1}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter1}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter1}{PORT\_PDD\_SetFilter1}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter1(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Module,  }\item[{}]{Filter }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_IOFLT1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       PORT\_IOFLT1\_REG(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)((uint32\_t)0x3U << (uint8\_t)(Module)))))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Filter) << (uint8\_t)(Module)))) \(\backslash\)
  )
\end{DoxyCode}


Sets filter 1 for module input pins. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Module} & Module to be configured. Use constants from group \char`\"{}\+Modules
       offering input pin filtering capability\char`\"{}. This parameter is 5 bits wide. \\
\hline
{\em Filter} & Selected filter. Use constants from group \char`\"{}\+Filter selection\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+L\+T1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a51a5d4271eeafa57200f3cdc4094e7ce}{PORT\_PDD\_SetFilter1}(<peripheral>\_BASE\_PTR, \hyperlink{_p_o_r_t___p_d_d_8h_a22d66ebff5c818574049cf0c208c3905}{PORT\_PDD\_PTA},
\hyperlink{_p_o_r_t___p_d_d_8h_af2e91314e263c28d5d5fdc814ab7e1e6}{PORT\_PDD\_NO\_FILTER});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ad6c429a13540e1a482a3bc560f6fc534}\label{_p_o_r_t___p_d_d_8h_ad6c429a13540e1a482a3bc560f6fc534}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Clock\+Source@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Clock\+Source}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Clock\+Source@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Clock\+Source}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Clock\+Source}{PORT\_PDD\_SetFilterClockSource}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Clock\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_DFCR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(PORT\_DFCR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)PORT\_DFCR\_CS\_MASK))) | ( \(\backslash\)
      (uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Sets filter clock source. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of filter clock source. This parameter is of \char`\"{}\+Constants for digital clock source setting\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+A\+\_\+\+D\+F\+CR, P\+O\+R\+T\+B\+\_\+\+D\+F\+CR, P\+O\+R\+T\+C\+\_\+\+D\+F\+CR, P\+O\+R\+T\+D\+\_\+\+D\+F\+CR, P\+O\+R\+T\+E\+\_\+\+D\+F\+CR, P\+O\+R\+T\+F\+\_\+\+D\+F\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_ad6c429a13540e1a482a3bc560f6fc534}{PORT\_PDD\_SetFilterClockSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_o_r_t___p_d_d_8h_a580886030f38b177417d2ef94ab07e9c}{PORT\_PDD\_BUS\_CLOCK});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ad22633e8bb551114e8e64c2f3934a5df}\label{_p_o_r_t___p_d_d_8h_ad22633e8bb551114e8e64c2f3934a5df}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set1}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set1@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set1}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set1}{PORT\_PDD\_SetFilterDivisionSet1}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set1(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Filter\+Division }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      PORT\_IOFLT\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         PORT\_IOFLT\_REG(PeripheralBase)) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)PORT\_IOFLT\_FLTDIV1\_MASK)))) | ( \(\backslash\)
        (uint32\_t)(FilterDivision))) \(\backslash\)
    )
\end{DoxyCode}


Configures Filter Division Set 1. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Filter\+Division} & Filter division 1. This parameter is of \char`\"{}\+Constants for
       Filter Division Set 1\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+LT, P\+O\+R\+T\+\_\+\+I\+O\+F\+L\+T0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_ad22633e8bb551114e8e64c2f3934a5df}{PORT\_PDD\_SetFilterDivisionSet1}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_o_r_t___p_d_d_8h_abb6269605b55681309a5cec77ffbbd64}{PORT\_PDD\_BUSCLK\_DIV\_2});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a746a2ec32ea3cd8a0428c33d9601ab15}\label{_p_o_r_t___p_d_d_8h_a746a2ec32ea3cd8a0428c33d9601ab15}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set2@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set2}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set2@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set2}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set2}{PORT\_PDD\_SetFilterDivisionSet2}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set2(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Filter\+Division }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      PORT\_IOFLT\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         PORT\_IOFLT\_REG(PeripheralBase)) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)PORT\_IOFLT\_FLTDIV2\_MASK)))) | ( \(\backslash\)
        (uint32\_t)(FilterDivision))) \(\backslash\)
    )
\end{DoxyCode}


Configures Filter Division Set 2. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Filter\+Division} & Filter division 2. This parameter is of \char`\"{}\+Constants for
       Filter Division Set 2\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+LT, P\+O\+R\+T\+\_\+\+I\+O\+F\+L\+T0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a746a2ec32ea3cd8a0428c33d9601ab15}{PORT\_PDD\_SetFilterDivisionSet2}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_o_r_t___p_d_d_8h_a6e434cac793843fe37e6b3342bd3201a}{PORT\_PDD\_BUSCLK\_DIV\_32});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a113a4955ce1fc2e9dd3d573455dd4e45}\label{_p_o_r_t___p_d_d_8h_a113a4955ce1fc2e9dd3d573455dd4e45}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set3@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set3}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set3@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set3}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set3}{PORT\_PDD\_SetFilterDivisionSet3}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Division\+Set3(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Filter\+Division }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      PORT\_IOFLT\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         PORT\_IOFLT\_REG(PeripheralBase)) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)PORT\_IOFLT\_FLTDIV3\_MASK)))) | ( \(\backslash\)
        (uint32\_t)(FilterDivision))) \(\backslash\)
    )
\end{DoxyCode}


Configures Filter Division Set 3. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Filter\+Division} & Filter division 3. This parameter is of \char`\"{}\+Constants for
       Filter Division Set 3\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+LT, P\+O\+R\+T\+\_\+\+I\+O\+F\+L\+T0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a113a4955ce1fc2e9dd3d573455dd4e45}{PORT\_PDD\_SetFilterDivisionSet3}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_o_r_t___p_d_d_8h_afb1cfeeaa84dc1b18db8e2549d63a132}{PORT\_PDD\_LPOCLK});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a6bdc80acb60902273c757b2ed813b2a1}\label{_p_o_r_t___p_d_d_8h_a6bdc80acb60902273c757b2ed813b2a1}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Length@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Length}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Length@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Length}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Length}{PORT\_PDD\_SetFilterLength}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Filter\+Length(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_DFWR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Sets filter length in clock cycles. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new value. This parameter is a 5-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+A\+\_\+\+D\+F\+WR, P\+O\+R\+T\+B\+\_\+\+D\+F\+WR, P\+O\+R\+T\+C\+\_\+\+D\+F\+WR, P\+O\+R\+T\+D\+\_\+\+D\+F\+WR, P\+O\+R\+T\+E\+\_\+\+D\+F\+WR, P\+O\+R\+T\+F\+\_\+\+D\+F\+WR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a6bdc80acb60902273c757b2ed813b2a1}{PORT\_PDD\_SetFilterLength}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a18f761121656455afa3543b18fbac5f3}\label{_p_o_r_t___p_d_d_8h_a18f761121656455afa3543b18fbac5f3}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control}{PORT\_PDD\_SetGlobalPinControl}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{group___p_o_r_t___register___accessor___macros_ga87d8b85c821b383c37cfedaa30eeb27c}{PORT\_GPCLR\_REG}(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)((uint32\_t)((uint32\_t)(Mask) & 0xFFFFU) << \hyperlink{group___p_o_r_t___register___masks_ga340d6aadd9516b3cac26187b014ce9d3}{PORT\_GPCLR\_GPWE\_SHIFT})) | (
       \(\backslash\)
      (uint32\_t)(Value)))), \(\backslash\)
    (\hyperlink{group___p_o_r_t___register___accessor___macros_ga5b60d88d1233de175d8e51c5b65b3ff0}{PORT\_GPCHR\_REG}(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)((uint32\_t)(Mask) & (uint32\_t)(~(uint32\_t)0xFFFFU))) | ( \(\backslash\)
      (uint32\_t)(Value)))) \(\backslash\)
  )
\end{DoxyCode}


Sets required pin control for required pins of whole port. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of pins in port where the bit 0 corresponds with the pin which has index 0 within the port and the bit 31 corresponds with the pin which has index 31 within the port. This parameter is a 32-\/bit value. \\
\hline
{\em Value} & Settings of pull, slew rate, passive filter, open drain, mux control and pin lock . This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+A\+\_\+\+G\+P\+C\+LR, P\+O\+R\+T\+A\+\_\+\+G\+P\+C\+HR, P\+O\+R\+T\+B\+\_\+\+G\+P\+C\+LR, P\+O\+R\+T\+B\+\_\+\+G\+P\+C\+HR, P\+O\+R\+T\+C\+\_\+\+G\+P\+C\+LR, P\+O\+R\+T\+C\+\_\+\+G\+P\+C\+HR, P\+O\+R\+T\+D\+\_\+\+G\+P\+C\+LR, P\+O\+R\+T\+D\+\_\+\+G\+P\+C\+HR, P\+O\+R\+T\+E\+\_\+\+G\+P\+C\+LR, P\+O\+R\+T\+E\+\_\+\+G\+P\+C\+HR, P\+O\+R\+T\+F\+\_\+\+G\+P\+C\+LR, P\+O\+R\+T\+F\+\_\+\+G\+P\+C\+HR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a18f761121656455afa3543b18fbac5f3}{PORT\_PDD\_SetGlobalPinControl}(<peripheral>\_BASE\_PTR, 1, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a7a2a1620cc77bafd186fb1205022c383}\label{_p_o_r_t___p_d_d_8h_a7a2a1620cc77bafd186fb1205022c383}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control\+High@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control\+High}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control\+High@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control\+High}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control\+High}{PORT\_PDD\_SetGlobalPinControlHigh}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control\+High(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_GPCHR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)((uint32\_t)((uint32\_t)(Mask) << \hyperlink{group___p_o_r_t___register___masks_gacbc69d159ff1e697736d296bbc95566d}{PORT\_GPCHR\_GPWE\_SHIFT}) | (uint32\_t)(
      Value)) \(\backslash\)
  )
\end{DoxyCode}


Sets required pin control for required pins from high part of port. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of pins in port where the bit 0 corresponds with the pin which has index 16 within the port and the bit 15 corresponds with the pin which has index 31 within the port. This parameter is a 16-\/bit value. \\
\hline
{\em Value} & Settings of pull, slew rate, passive filter, open drain, mux control and pin lock . This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+A\+\_\+\+G\+P\+C\+HR, P\+O\+R\+T\+B\+\_\+\+G\+P\+C\+HR, P\+O\+R\+T\+C\+\_\+\+G\+P\+C\+HR, P\+O\+R\+T\+D\+\_\+\+G\+P\+C\+HR, P\+O\+R\+T\+E\+\_\+\+G\+P\+C\+HR, P\+O\+R\+T\+F\+\_\+\+G\+P\+C\+HR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a7a2a1620cc77bafd186fb1205022c383}{PORT\_PDD\_SetGlobalPinControlHigh}(<peripheral>\_BASE\_PTR, 1, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a12da7df0a8e00686ddf6bd00e96ca7de}\label{_p_o_r_t___p_d_d_8h_a12da7df0a8e00686ddf6bd00e96ca7de}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control\+Low@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control\+Low}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control\+Low@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control\+Low}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control\+Low}{PORT\_PDD\_SetGlobalPinControlLow}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Pin\+Control\+Low(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_GPCLR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)((uint32\_t)((uint32\_t)(Mask) << \hyperlink{group___p_o_r_t___register___masks_ga340d6aadd9516b3cac26187b014ce9d3}{PORT\_GPCLR\_GPWE\_SHIFT}) | (uint32\_t)(
      Value)) \(\backslash\)
  )
\end{DoxyCode}


Sets required pin control for required pins from low part of port. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of pins in port where the bit 0 corresponds with the pin which has index 0 within the port and the bit 15 corresponds with the pin which has index 15 within the port. This parameter is a 16-\/bit value. \\
\hline
{\em Value} & Settings of pull, slew rate, passive filter, open drain, mux control and pin lock . This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+A\+\_\+\+G\+P\+C\+LR, P\+O\+R\+T\+B\+\_\+\+G\+P\+C\+LR, P\+O\+R\+T\+C\+\_\+\+G\+P\+C\+LR, P\+O\+R\+T\+D\+\_\+\+G\+P\+C\+LR, P\+O\+R\+T\+E\+\_\+\+G\+P\+C\+LR, P\+O\+R\+T\+F\+\_\+\+G\+P\+C\+LR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a12da7df0a8e00686ddf6bd00e96ca7de}{PORT\_PDD\_SetGlobalPinControlLow}(<peripheral>\_BASE\_PTR, 1, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a3287095d9b50acd9054443e95880a5d2}\label{_p_o_r_t___p_d_d_8h_a3287095d9b50acd9054443e95880a5d2}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Drive\+Strength@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Drive\+Strength}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Drive\+Strength@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Drive\+Strength}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Drive\+Strength}{PORT\_PDD\_SetPinDriveStrength}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Drive\+Strength(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_PCR\_REG(PeripheralBase,(PinIndex)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex))) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___p_o_r_t___register___masks_gae1c37b9f66e58bd80e7764232fd05cee}{PORT\_PCR\_DSE\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___p_o_r_t___register___masks_ga154d9308c2ab5b6a78ab04d9f3b08879}{PORT\_PCR\_ISF\_MASK}))))) | ( \(\backslash\)
      (uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Sets drive strength. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
{\em State} & Requested state of drive strength. This parameter is of \char`\"{}\+Constants for drive strength setting\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a3287095d9b50acd9054443e95880a5d2}{PORT\_PDD\_SetPinDriveStrength}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_p_o_r_t___p_d_d_8h_a2f7c1bbd412fd1f25274092c034a998a}{PORT\_PDD\_DRIVE\_STRENGTH\_LOW});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a579b7837abfb62141bdf86f6a9a9c8c9}\label{_p_o_r_t___p_d_d_8h_a579b7837abfb62141bdf86f6a9a9c8c9}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Interrupt\+Configuration@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Interrupt\+Configuration}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Interrupt\+Configuration@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Interrupt\+Configuration}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Interrupt\+Configuration}{PORT\_PDD\_SetPinInterruptConfiguration}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Interrupt\+Configuration(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_PCR\_REG(PeripheralBase,(PinIndex)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex))) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___p_o_r_t___register___masks_gabaef70d886fda0a7da8e862308bf5909}{PORT\_PCR\_IRQC\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___p_o_r_t___register___masks_ga154d9308c2ab5b6a78ab04d9f3b08879}{PORT\_PCR\_ISF\_MASK}))))) | ( \(\backslash\)
      (uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Sets interrupt configuration. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
{\em State} & Requested state of interrupt configuration. This parameter is of \char`\"{}\+Constants for interrupt configuration setting\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a579b7837abfb62141bdf86f6a9a9c8c9}{PORT\_PDD\_SetPinInterruptConfiguration}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_p_o_r_t___p_d_d_8h_a69412bdc0aa732a4013fe3ec3406b94b}{PORT\_PDD\_INTERRUPT\_DMA\_DISABLED});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ac66ececb07e79a37d2b6096d26e3d225}\label{_p_o_r_t___p_d_d_8h_ac66ececb07e79a37d2b6096d26e3d225}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Mux\+Control@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Mux\+Control}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Mux\+Control@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Mux\+Control}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Mux\+Control}{PORT\_PDD\_SetPinMuxControl}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Mux\+Control(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_PCR\_REG(PeripheralBase,(PinIndex)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex))) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___p_o_r_t___register___masks_ga0feec5fc6b285b83c573f913c74e5c41}{PORT\_PCR\_MUX\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___p_o_r_t___register___masks_ga154d9308c2ab5b6a78ab04d9f3b08879}{PORT\_PCR\_ISF\_MASK}))))) | ( \(\backslash\)
      (uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Sets mux control. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
{\em State} & Requested state of Mux control. This parameter is of \char`\"{}\+Constants
       for mux control setting\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_ac66ececb07e79a37d2b6096d26e3d225}{PORT\_PDD\_SetPinMuxControl}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_p_o_r_t___p_d_d_8h_a6b47ec1406a4652e19014249ecb92f45}{PORT\_PDD\_MUX\_CONTROL\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a4b32b111f1da4e3c2bf17de4122007a4}\label{_p_o_r_t___p_d_d_8h_a4b32b111f1da4e3c2bf17de4122007a4}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Open\+Drain@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Open\+Drain}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Open\+Drain@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Open\+Drain}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Open\+Drain}{PORT\_PDD\_SetPinOpenDrain}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Open\+Drain(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_PCR\_REG(PeripheralBase,(PinIndex)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex))) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)PORT\_PCR\_ODE\_MASK)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___p_o_r_t___register___masks_ga154d9308c2ab5b6a78ab04d9f3b08879}{PORT\_PCR\_ISF\_MASK}))))) | ( \(\backslash\)
      (uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Sets open drain. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
{\em State} & Requested state of open drain. This parameter is of \char`\"{}\+Constants
       for open drain setting\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a4b32b111f1da4e3c2bf17de4122007a4}{PORT\_PDD\_SetPinOpenDrain}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_p_o_r_t___p_d_d_8h_ae82e319b1b383a9e9c9d17a53bfd3500}{PORT\_PDD\_OPEN\_DRAIN\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a85355f74d512fd0baffa3e49ca4aaf0a}\label{_p_o_r_t___p_d_d_8h_a85355f74d512fd0baffa3e49ca4aaf0a}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Passive\+Filter@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Passive\+Filter}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Passive\+Filter@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Passive\+Filter}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Passive\+Filter}{PORT\_PDD\_SetPinPassiveFilter}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Passive\+Filter(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_PCR\_REG(PeripheralBase,(PinIndex)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex))) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___p_o_r_t___register___masks_ga7f1f5c3812018f9ed4d84a187146ba91}{PORT\_PCR\_PFE\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___p_o_r_t___register___masks_ga154d9308c2ab5b6a78ab04d9f3b08879}{PORT\_PCR\_ISF\_MASK}))))) | ( \(\backslash\)
      (uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Sets passive filter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
{\em State} & Requested state of passive filter. This parameter is of \char`\"{}\+Constants for slew rate setting\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a85355f74d512fd0baffa3e49ca4aaf0a}{PORT\_PDD\_SetPinPassiveFilter}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_p_o_r_t___p_d_d_8h_a1bdd224fa79a44e78b028e03aa476a7a}{PORT\_PDD\_PASSIVE\_FILTER\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a5f584de98f149121b873000f42ada603}\label{_p_o_r_t___p_d_d_8h_a5f584de98f149121b873000f42ada603}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Pull\+Enable@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Pull\+Enable}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Pull\+Enable@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Pull\+Enable}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Pull\+Enable}{PORT\_PDD\_SetPinPullEnable}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Pull\+Enable(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_PCR\_REG(PeripheralBase,(PinIndex)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex))) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___p_o_r_t___register___masks_ga125482aa2497e8435dac49c039b7fa97}{PORT\_PCR\_PE\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___p_o_r_t___register___masks_ga154d9308c2ab5b6a78ab04d9f3b08879}{PORT\_PCR\_ISF\_MASK}))))) | ( \(\backslash\)
      (uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Sets pull type. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
{\em State} & Requested state of pull enable. This parameter is of \char`\"{}\+Constants
       for pull enabling/disabling\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a5f584de98f149121b873000f42ada603}{PORT\_PDD\_SetPinPullEnable}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_p_o_r_t___p_d_d_8h_a0ea7321e1b187e0b859790c6c0f383c5}{PORT\_PDD\_PULL\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_aaf06317aa4bc33ccbbf318e4c54ac420}\label{_p_o_r_t___p_d_d_8h_aaf06317aa4bc33ccbbf318e4c54ac420}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Pull\+Select@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Pull\+Select}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Pull\+Select@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Pull\+Select}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Pull\+Select}{PORT\_PDD\_SetPinPullSelect}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Pull\+Select(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index,  }\item[{}]{Type }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_PCR\_REG(PeripheralBase,(PinIndex)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex))) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___p_o_r_t___register___masks_ga075e53298ec26cb1b463c95b902c39c1}{PORT\_PCR\_PS\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___p_o_r_t___register___masks_ga154d9308c2ab5b6a78ab04d9f3b08879}{PORT\_PCR\_ISF\_MASK}))))) | ( \(\backslash\)
      (uint32\_t)(Type))) \(\backslash\)
  )
\end{DoxyCode}


Sets pull type. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
{\em Type} & Pull type. This parameter is of \char`\"{}\+Constants for pull type
       selection\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_aaf06317aa4bc33ccbbf318e4c54ac420}{PORT\_PDD\_SetPinPullSelect}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_p_o_r_t___p_d_d_8h_ac9596b298502e2fd412c3a88220677da}{PORT\_PDD\_PULL\_DOWN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a8634265f0e9a4d9ecedbc69c46302291}\label{_p_o_r_t___p_d_d_8h_a8634265f0e9a4d9ecedbc69c46302291}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Slew\+Rate@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Slew\+Rate}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Slew\+Rate@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Slew\+Rate}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Slew\+Rate}{PORT\_PDD\_SetPinSlewRate}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Pin\+Slew\+Rate(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pin\+Index,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_PCR\_REG(PeripheralBase,(PinIndex)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___p_o_r_t___register___accessor___macros_ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea}{PORT\_PCR\_REG}(PeripheralBase,(PinIndex))) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___p_o_r_t___register___masks_ga9cdf02a7b160ee528de8e18aad2cae60}{PORT\_PCR\_SRE\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___p_o_r_t___register___masks_ga154d9308c2ab5b6a78ab04d9f3b08879}{PORT\_PCR\_ISF\_MASK}))))) | ( \(\backslash\)
      (uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Sets slew rate. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pin\+Index} & Pin index inside the port. This parameter is of index type. \\
\hline
{\em State} & Requested state of slew rate. This parameter is of \char`\"{}\+Constants
       for slew rate setting\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+CR\mbox{[}Pin\+Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a8634265f0e9a4d9ecedbc69c46302291}{PORT\_PDD\_SetPinSlewRate}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_p_o_r_t___p_d_d_8h_a374698e47885c1698ea26313f864f6d4}{PORT\_PDD\_SLEW\_RATE\_FAST});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a374698e47885c1698ea26313f864f6d4}\label{_p_o_r_t___p_d_d_8h_a374698e47885c1698ea26313f864f6d4}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+T\+E\+\_\+\+F\+A\+ST@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+T\+E\+\_\+\+F\+A\+ST}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+T\+E\+\_\+\+F\+A\+ST@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+T\+E\+\_\+\+F\+A\+ST}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+T\+E\+\_\+\+F\+A\+ST}{PORT\_PDD\_SLEW\_RATE\_FAST}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+T\+E\+\_\+\+F\+A\+ST~0U}

Fast slew rate \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a185e5b1d5bbc0187c937fceee3643ab3}\label{_p_o_r_t___p_d_d_8h_a185e5b1d5bbc0187c937fceee3643ab3}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+T\+E\+\_\+\+S\+L\+OW@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+T\+E\+\_\+\+S\+L\+OW}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+T\+E\+\_\+\+S\+L\+OW@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+T\+E\+\_\+\+S\+L\+OW}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+T\+E\+\_\+\+S\+L\+OW}{PORT\_PDD\_SLEW\_RATE\_SLOW}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+T\+E\+\_\+\+S\+L\+OW~0x4U}

Slow slew rate \mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a986fd2bfedebe8264c17455005c5515c}\label{_p_o_r_t___p_d_d_8h_a986fd2bfedebe8264c17455005c5515c}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+High\+Drive\+Enable\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+High\+Drive\+Enable\+Reg}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+High\+Drive\+Enable\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+High\+Drive\+Enable\+Reg}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+High\+Drive\+Enable\+Reg}{PORT\_PDD\_WriteHighDriveEnableReg}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+High\+Drive\+Enable\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_HDRVE\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes high drive enable register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying mask of the new high drive enable setting for associated pins. Pins supporting high drive capability are defined by High drive pin list. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+H\+D\+R\+VE. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a986fd2bfedebe8264c17455005c5515c}{PORT\_PDD\_WriteHighDriveEnableReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_af0c5ce477cb26cd71adb6b6baa19bacc}\label{_p_o_r_t___p_d_d_8h_af0c5ce477cb26cd71adb6b6baa19bacc}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port2\+Pullup\+Enable\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port2\+Pullup\+Enable\+Reg}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port2\+Pullup\+Enable\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port2\+Pullup\+Enable\+Reg}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port2\+Pullup\+Enable\+Reg}{PORT\_PDD\_WritePort2PullupEnableReg}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port2\+Pullup\+Enable\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_PUE2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes port 2 pullup enable high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying mask of the new pullup enable setting for high port pins. Bit \#0 of the mask controls pullup setting of the high port pin \#0, bit \#31 controls setting of the pin \#31. Bit value 0 disables pullup for associated high port pin, bit value 1 enables pullup for associated high port pin. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+P\+U\+E2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_af0c5ce477cb26cd71adb6b6baa19bacc}{PORT\_PDD\_WritePort2PullupEnableReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_ad2d54f12ad0233f58237cd0795129f95}\label{_p_o_r_t___p_d_d_8h_ad2d54f12ad0233f58237cd0795129f95}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter0\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter0\+Reg}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter0\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter0\+Reg}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter0\+Reg}{PORT\_PDD\_WritePortFilter0Reg}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter0\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_IOFLT0\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes port filter 0 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written into I\+O\+F\+L\+T1 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+L\+T0. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_ad2d54f12ad0233f58237cd0795129f95}{PORT\_PDD\_WritePortFilter0Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a682c18a0b57aac1b1ac7ef77843764cc}\label{_p_o_r_t___p_d_d_8h_a682c18a0b57aac1b1ac7ef77843764cc}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter1\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter1\+Reg}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter1\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter1\+Reg}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter1\+Reg}{PORT\_PDD\_WritePortFilter1Reg}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_IOFLT1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes port filter 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written into I\+O\+F\+LT register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+L\+T1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a682c18a0b57aac1b1ac7ef77843764cc}{PORT\_PDD\_WritePortFilter1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_adbef43d4fb2dd7883c7e913cf973ca7a}\label{_p_o_r_t___p_d_d_8h_adbef43d4fb2dd7883c7e913cf973ca7a}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter\+Reg}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter\+Reg}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter\+Reg}{PORT\_PDD\_WritePortFilterReg}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Port\+Filter\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    PORT\_IOFLT\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes port filter register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written into I\+O\+F\+L\+T0 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+I\+O\+F\+LT. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_adbef43d4fb2dd7883c7e913cf973ca7a}{PORT\_PDD\_WritePortFilterReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_af74c0e6a921a62d44ca74e3ad84f4502}\label{_p_o_r_t___p_d_d_8h_af74c0e6a921a62d44ca74e3ad84f4502}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Pullup\+Enable\+High\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Pullup\+Enable\+High\+Reg}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Pullup\+Enable\+High\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Pullup\+Enable\+High\+Reg}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Pullup\+Enable\+High\+Reg}{PORT\_PDD\_WritePullupEnableHighReg}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Pullup\+Enable\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      PORT\_PUE1\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(Value) \(\backslash\)
    )
\end{DoxyCode}


Writes pullup enable high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying mask of the new pullup enable setting for high port pins. Bit \#0 of the mask controls pullup setting of the high port pin \#0, bit \#31 controls setting of the pin \#31. Bit value 0 disables pullup for associated high port pin, bit value 1 enables pullup for associated high port pin. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+P\+U\+EH, P\+O\+R\+T\+\_\+\+P\+U\+E1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_af74c0e6a921a62d44ca74e3ad84f4502}{PORT\_PDD\_WritePullupEnableHighReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_p_o_r_t___p_d_d_8h_a2c89f2427b67641868b9d68f0b140b4a}\label{_p_o_r_t___p_d_d_8h_a2c89f2427b67641868b9d68f0b140b4a}} 
\index{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}!P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Pullup\+Enable\+Low\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Pullup\+Enable\+Low\+Reg}}
\index{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Pullup\+Enable\+Low\+Reg@{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Pullup\+Enable\+Low\+Reg}!P\+O\+R\+T\+\_\+\+P\+D\+D.\+h@{P\+O\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Pullup\+Enable\+Low\+Reg}{PORT\_PDD\_WritePullupEnableLowReg}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Pullup\+Enable\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      PORT\_PUEL\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(Value) \(\backslash\)
    )
\end{DoxyCode}


Writes pullup enable low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying mask of the new pullup enable setting for low port pins. Bit \#0 of the mask controls pullup setting of the low port pin \#0, bit \#31 controls setting of the pin \#31. Bit value 0 disables pullup for associated low port pin, bit value 1 enables pullup for associated low port pin. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: P\+O\+R\+T\+\_\+\+P\+U\+EL, P\+O\+R\+T\+\_\+\+P\+U\+E0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_p_o_r_t___p_d_d_8h_a2c89f2427b67641868b9d68f0b140b4a}{PORT\_PDD\_WritePullupEnableLowReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
