

================================================================
== Vivado HLS Report for 'phy_data_confirm'
================================================================
* Date:           Wed Nov 11 13:42:26 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.457 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      203| 20.000 ns | 2.030 us |    2|  203|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      200|      200|         2|          -|          -|   100|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i8]* %frame_to_transfer) nounwind, !map !110"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @phy_data_confirm_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%count_load = load i7* @count, align 1" [fyp/PHY_DATA_confirm.c:10]   --->   Operation 7 'load' 'count_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.46ns)   --->   "%icmp_ln10 = icmp eq i7 %count_load, 0" [fyp/PHY_DATA_confirm.c:10]   --->   Operation 8 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.preheader.preheader, label %.loopexit" [fyp/PHY_DATA_confirm.c:10]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.66ns)   --->   "br label %.preheader" [fyp/PHY_DATA_confirm.c:11]   --->   Operation 10 'br' <Predicate = (icmp_ln10)> <Delay = 1.66>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%q_0 = phi i7 [ %q, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 11 'phi' 'q_0' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.46ns)   --->   "%icmp_ln11 = icmp eq i7 %q_0, -28" [fyp/PHY_DATA_confirm.c:11]   --->   Operation 12 'icmp' 'icmp_ln11' <Predicate = (icmp_ln10)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.03ns)   --->   "%q = add i7 %q_0, 1" [fyp/PHY_DATA_confirm.c:11]   --->   Operation 14 'add' 'q' <Predicate = (icmp_ln10)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %.loopexit.loopexit, label %1" [fyp/PHY_DATA_confirm.c:11]   --->   Operation 15 'br' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %q_0 to i64" [fyp/PHY_DATA_confirm.c:12]   --->   Operation 16 'zext' 'zext_ln12' <Predicate = (icmp_ln10 & !icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%frame_to_transfer_ad = getelementptr [100 x i8]* %frame_to_transfer, i64 0, i64 %zext_ln12" [fyp/PHY_DATA_confirm.c:12]   --->   Operation 17 'getelementptr' 'frame_to_transfer_ad' <Predicate = (icmp_ln10 & !icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.22ns)   --->   "%frame_to_transfer_lo = load i8* %frame_to_transfer_ad, align 1" [fyp/PHY_DATA_confirm.c:12]   --->   Operation 18 'load' 'frame_to_transfer_lo' <Predicate = (icmp_ln10 & !icmp_ln11)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 19 'br' <Predicate = (icmp_ln10 & icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.03ns)   --->   "%add_ln15 = add i7 %count_load, 1" [fyp/PHY_DATA_confirm.c:15]   --->   Operation 20 'add' 'add_ln15' <Predicate = (icmp_ln11) | (!icmp_ln10)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.46ns)   --->   "%icmp_ln16 = icmp eq i7 %add_ln15, -28" [fyp/PHY_DATA_confirm.c:16]   --->   Operation 21 'icmp' 'icmp_ln16' <Predicate = (icmp_ln11) | (!icmp_ln10)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %2, label %4" [fyp/PHY_DATA_confirm.c:16]   --->   Operation 22 'br' <Predicate = (icmp_ln11) | (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.22ns)   --->   "call fastcc void @phy_data_request([100 x i8]* @frame, i7 %add_ln15) nounwind" [fyp/PHY_DATA_confirm.c:21]   --->   Operation 23 'call' <Predicate = (icmp_ln11 & !icmp_ln16) | (!icmp_ln10 & !icmp_ln16)> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%stop_tx_load = load i1* @stop_tx, align 1" [fyp/PHY_TXEND_request.c:6->fyp/PHY_DATA_confirm.c:17]   --->   Operation 24 'load' 'stop_tx_load' <Predicate = (icmp_ln11 & icmp_ln16) | (!icmp_ln10 & icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %stop_tx_load, label %phy_txend_request.exit, label %3" [fyp/PHY_TXEND_request.c:6->fyp/PHY_DATA_confirm.c:17]   --->   Operation 25 'br' <Predicate = (icmp_ln11 & icmp_ln16) | (!icmp_ln10 & icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "store i1 true, i1* @stop_tx, align 1" [fyp/PHY_TXEND_request.c:7->fyp/PHY_DATA_confirm.c:17]   --->   Operation 26 'store' <Predicate = (icmp_ln11 & icmp_ln16 & !stop_tx_load) | (!icmp_ln10 & icmp_ln16 & !stop_tx_load)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br label %phy_txend_request.exit" [fyp/PHY_TXEND_request.c:8->fyp/PHY_DATA_confirm.c:17]   --->   Operation 27 'br' <Predicate = (icmp_ln11 & icmp_ln16 & !stop_tx_load) | (!icmp_ln10 & icmp_ln16 & !stop_tx_load)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.66ns)   --->   "br label %mergeST" [fyp/PHY_DATA_confirm.c:19]   --->   Operation 28 'br' <Predicate = (icmp_ln11 & icmp_ln16) | (!icmp_ln10 & icmp_ln16)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.45>
ST_3 : Operation 29 [1/2] (2.22ns)   --->   "%frame_to_transfer_lo = load i8* %frame_to_transfer_ad, align 1" [fyp/PHY_DATA_confirm.c:12]   --->   Operation 29 'load' 'frame_to_transfer_lo' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%frame_addr = getelementptr inbounds [100 x i8]* @frame, i64 0, i64 %zext_ln12" [fyp/PHY_DATA_confirm.c:12]   --->   Operation 30 'getelementptr' 'frame_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.22ns)   --->   "store i8 %frame_to_transfer_lo, i8* %frame_addr, align 1" [fyp/PHY_DATA_confirm.c:12]   --->   Operation 31 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.preheader" [fyp/PHY_DATA_confirm.c:11]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.66>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @phy_data_request([100 x i8]* @frame, i7 %add_ln15) nounwind" [fyp/PHY_DATA_confirm.c:21]   --->   Operation 33 'call' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 34 [1/1] (1.66ns)   --->   "br label %mergeST" [fyp/PHY_DATA_confirm.c:22]   --->   Operation 34 'br' <Predicate = (!icmp_ln16)> <Delay = 1.66>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%count_new_0 = phi i7 [ 0, %phy_txend_request.exit ], [ %add_ln15, %4 ]" [fyp/PHY_DATA_confirm.c:15]   --->   Operation 35 'phi' 'count_new_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "store i7 %count_new_0, i7* @count, align 1" [fyp/PHY_DATA_confirm.c:15]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [fyp/PHY_DATA_confirm.c:24]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q') with incoming values : ('q', fyp/PHY_DATA_confirm.c:11) [16]  (1.66 ns)

 <State 2>: 4.26ns
The critical path consists of the following:
	'add' operation ('add_ln15', fyp/PHY_DATA_confirm.c:15) [31]  (2.03 ns)
	'call' operation ('call_ln21', fyp/PHY_DATA_confirm.c:21) to 'phy_data_request' [35]  (2.23 ns)

 <State 3>: 4.46ns
The critical path consists of the following:
	'load' operation ('frame_to_transfer_lo', fyp/PHY_DATA_confirm.c:12) on array 'frame_to_transfer' [24]  (2.23 ns)
	'store' operation ('store_ln12', fyp/PHY_DATA_confirm.c:12) of variable 'frame_to_transfer_lo', fyp/PHY_DATA_confirm.c:12 on array 'frame' [26]  (2.23 ns)

 <State 4>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('count_new_0', fyp/PHY_DATA_confirm.c:15) with incoming values : ('add_ln15', fyp/PHY_DATA_confirm.c:15) [46]  (1.66 ns)
	'phi' operation ('count_new_0', fyp/PHY_DATA_confirm.c:15) with incoming values : ('add_ln15', fyp/PHY_DATA_confirm.c:15) [46]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
