
Master.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002c18  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000142  00800060  00002c18  00002cac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000004  008001a2  008001a2  00002dee  2**0
                  ALLOC
  3 .stab         0000237c  00000000  00000000  00002df0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000cb3  00000000  00000000  0000516c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00005e1f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  00005fbf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  000061b1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  000085bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  00009942  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000ab18  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000acd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000afce  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b93c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 00 14 	jmp	0x2800	; 0x2800 <__vector_1>
       8:	0c 94 d6 14 	jmp	0x29ac	; 0x29ac <__vector_2>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 e1       	ldi	r30, 0x18	; 24
      68:	fc e2       	ldi	r31, 0x2C	; 44
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 3a       	cpi	r26, 0xA2	; 162
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a2 ea       	ldi	r26, 0xA2	; 162
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a6 3a       	cpi	r26, 0xA6	; 166
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 10 13 	call	0x2620	; 0x2620 <main>
      8a:	0c 94 0a 16 	jmp	0x2c14	; 0x2c14 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 d3 15 	jmp	0x2ba6	; 0x2ba6 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a5 e9       	ldi	r26, 0x95	; 149
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 ef 15 	jmp	0x2bde	; 0x2bde <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 df 15 	jmp	0x2bbe	; 0x2bbe <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 fb 15 	jmp	0x2bf6	; 0x2bf6 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 df 15 	jmp	0x2bbe	; 0x2bbe <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 fb 15 	jmp	0x2bf6	; 0x2bf6 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 d3 15 	jmp	0x2ba6	; 0x2ba6 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	85 e9       	ldi	r24, 0x95	; 149
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 ef 15 	jmp	0x2bde	; 0x2bde <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 db 15 	jmp	0x2bb6	; 0x2bb6 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	65 e9       	ldi	r22, 0x95	; 149
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 f7 15 	jmp	0x2bee	; 0x2bee <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 df 15 	jmp	0x2bbe	; 0x2bbe <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 fb 15 	jmp	0x2bf6	; 0x2bf6 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 df 15 	jmp	0x2bbe	; 0x2bbe <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 fb 15 	jmp	0x2bf6	; 0x2bf6 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 df 15 	jmp	0x2bbe	; 0x2bbe <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 fb 15 	jmp	0x2bf6	; 0x2bf6 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 e3 15 	jmp	0x2bc6	; 0x2bc6 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 ff 15 	jmp	0x2bfe	; 0x2bfe <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 db 15 	jmp	0x2bb6	; 0x2bb6 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 f7 15 	jmp	0x2bee	; 0x2bee <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e3 56       	subi	r30, 0x63	; 99
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <ADC_INIT>:
#include "STD_TYPES.h"
#include "BIT_MATH.h"
#include "INTERRUPT.h"

void ADC_INIT()
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
											101 - 32
											110 - 64
											111 - 128 )
	 */

	ADMUX = 0b01000000;
     e36:	e7 e2       	ldi	r30, 0x27	; 39
     e38:	f0 e0       	ldi	r31, 0x00	; 0
     e3a:	80 e4       	ldi	r24, 0x40	; 64
     e3c:	80 83       	st	Z, r24

	// enable adc - set prescaler to 128 division
	ADCSRA = 0b10000111;
     e3e:	e6 e2       	ldi	r30, 0x26	; 38
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	87 e8       	ldi	r24, 0x87	; 135
     e44:	80 83       	st	Z, r24

}
     e46:	cf 91       	pop	r28
     e48:	df 91       	pop	r29
     e4a:	08 95       	ret

00000e4c <ADC_u16_READ>:

u16 ADC_u16_READ(u8 channel)
{
     e4c:	df 93       	push	r29
     e4e:	cf 93       	push	r28
     e50:	00 d0       	rcall	.+0      	; 0xe52 <ADC_u16_READ+0x6>
     e52:	0f 92       	push	r0
     e54:	cd b7       	in	r28, 0x3d	; 61
     e56:	de b7       	in	r29, 0x3e	; 62
     e58:	8b 83       	std	Y+3, r24	; 0x03
	channel &=0b00000111;
     e5a:	8b 81       	ldd	r24, Y+3	; 0x03
     e5c:	87 70       	andi	r24, 0x07	; 7
     e5e:	8b 83       	std	Y+3, r24	; 0x03
	ADMUX &= 0b11100000;
     e60:	a7 e2       	ldi	r26, 0x27	; 39
     e62:	b0 e0       	ldi	r27, 0x00	; 0
     e64:	e7 e2       	ldi	r30, 0x27	; 39
     e66:	f0 e0       	ldi	r31, 0x00	; 0
     e68:	80 81       	ld	r24, Z
     e6a:	80 7e       	andi	r24, 0xE0	; 224
     e6c:	8c 93       	st	X, r24

	ADMUX |= channel;
     e6e:	a7 e2       	ldi	r26, 0x27	; 39
     e70:	b0 e0       	ldi	r27, 0x00	; 0
     e72:	e7 e2       	ldi	r30, 0x27	; 39
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	90 81       	ld	r25, Z
     e78:	8b 81       	ldd	r24, Y+3	; 0x03
     e7a:	89 2b       	or	r24, r25
     e7c:	8c 93       	st	X, r24
	// disable interrupts
	INTERRUPT_GIE_DISABLE();
     e7e:	0e 94 ff 0a 	call	0x15fe	; 0x15fe <INTERRUPT_GIE_DISABLE>

	// start conversation , enable adc interrupt , set prescaler to 123
	ADCSRA |=0b01001111;
     e82:	a6 e2       	ldi	r26, 0x26	; 38
     e84:	b0 e0       	ldi	r27, 0x00	; 0
     e86:	e6 e2       	ldi	r30, 0x26	; 38
     e88:	f0 e0       	ldi	r31, 0x00	; 0
     e8a:	80 81       	ld	r24, Z
     e8c:	8f 64       	ori	r24, 0x4F	; 79
     e8e:	8c 93       	st	X, r24

	while(GET_BIT(ADCSRA , 4)==0){}
     e90:	e6 e2       	ldi	r30, 0x26	; 38
     e92:	f0 e0       	ldi	r31, 0x00	; 0
     e94:	80 81       	ld	r24, Z
     e96:	82 95       	swap	r24
     e98:	8f 70       	andi	r24, 0x0F	; 15
     e9a:	88 2f       	mov	r24, r24
     e9c:	90 e0       	ldi	r25, 0x00	; 0
     e9e:	81 70       	andi	r24, 0x01	; 1
     ea0:	90 70       	andi	r25, 0x00	; 0
     ea2:	00 97       	sbiw	r24, 0x00	; 0
     ea4:	a9 f3       	breq	.-22     	; 0xe90 <ADC_u16_READ+0x44>

	// clear interrupt flag
	SET_BIT(ADCSRA , 4);
     ea6:	a6 e2       	ldi	r26, 0x26	; 38
     ea8:	b0 e0       	ldi	r27, 0x00	; 0
     eaa:	e6 e2       	ldi	r30, 0x26	; 38
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	80 81       	ld	r24, Z
     eb0:	80 61       	ori	r24, 0x10	; 16
     eb2:	8c 93       	st	X, r24

	// enable interrupts
	INTERRUPT_GIE_ENABLE();
     eb4:	0e 94 f1 0a 	call	0x15e2	; 0x15e2 <INTERRUPT_GIE_ENABLE>


	u16 data =  ADCL | ADCH<<8;
     eb8:	e4 e2       	ldi	r30, 0x24	; 36
     eba:	f0 e0       	ldi	r31, 0x00	; 0
     ebc:	80 81       	ld	r24, Z
     ebe:	28 2f       	mov	r18, r24
     ec0:	30 e0       	ldi	r19, 0x00	; 0
     ec2:	e5 e2       	ldi	r30, 0x25	; 37
     ec4:	f0 e0       	ldi	r31, 0x00	; 0
     ec6:	80 81       	ld	r24, Z
     ec8:	88 2f       	mov	r24, r24
     eca:	90 e0       	ldi	r25, 0x00	; 0
     ecc:	98 2f       	mov	r25, r24
     ece:	88 27       	eor	r24, r24
     ed0:	82 2b       	or	r24, r18
     ed2:	93 2b       	or	r25, r19
     ed4:	9a 83       	std	Y+2, r25	; 0x02
     ed6:	89 83       	std	Y+1, r24	; 0x01

	return data;
     ed8:	89 81       	ldd	r24, Y+1	; 0x01
     eda:	9a 81       	ldd	r25, Y+2	; 0x02

}
     edc:	0f 90       	pop	r0
     ede:	0f 90       	pop	r0
     ee0:	0f 90       	pop	r0
     ee2:	cf 91       	pop	r28
     ee4:	df 91       	pop	r29
     ee6:	08 95       	ret

00000ee8 <DIO_u8_SET_PIN>:
#include "STD_TYPES.h"
#include "DIO.h"
#include "DIO_REGISTER.h"

u8 DIO_u8_SET_PIN(u8 Port , u8 Pin , u8 Direction)
{
     ee8:	df 93       	push	r29
     eea:	cf 93       	push	r28
     eec:	00 d0       	rcall	.+0      	; 0xeee <DIO_u8_SET_PIN+0x6>
     eee:	00 d0       	rcall	.+0      	; 0xef0 <DIO_u8_SET_PIN+0x8>
     ef0:	00 d0       	rcall	.+0      	; 0xef2 <DIO_u8_SET_PIN+0xa>
     ef2:	cd b7       	in	r28, 0x3d	; 61
     ef4:	de b7       	in	r29, 0x3e	; 62
     ef6:	8a 83       	std	Y+2, r24	; 0x02
     ef8:	6b 83       	std	Y+3, r22	; 0x03
     efa:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8_error_state ;

	if ((Port >= PORTA && Port <= PORTD) && (Pin >= PIN0 && Pin <= PIN7) && (Direction == INPUT || Direction == OUTPUT))
     efc:	8a 81       	ldd	r24, Y+2	; 0x02
     efe:	84 30       	cpi	r24, 0x04	; 4
     f00:	08 f0       	brcs	.+2      	; 0xf04 <DIO_u8_SET_PIN+0x1c>
     f02:	ee c0       	rjmp	.+476    	; 0x10e0 <DIO_u8_SET_PIN+0x1f8>
     f04:	8b 81       	ldd	r24, Y+3	; 0x03
     f06:	88 30       	cpi	r24, 0x08	; 8
     f08:	08 f0       	brcs	.+2      	; 0xf0c <DIO_u8_SET_PIN+0x24>
     f0a:	ea c0       	rjmp	.+468    	; 0x10e0 <DIO_u8_SET_PIN+0x1f8>
     f0c:	8c 81       	ldd	r24, Y+4	; 0x04
     f0e:	88 23       	and	r24, r24
     f10:	21 f0       	breq	.+8      	; 0xf1a <DIO_u8_SET_PIN+0x32>
     f12:	8c 81       	ldd	r24, Y+4	; 0x04
     f14:	81 30       	cpi	r24, 0x01	; 1
     f16:	09 f0       	breq	.+2      	; 0xf1a <DIO_u8_SET_PIN+0x32>
     f18:	e3 c0       	rjmp	.+454    	; 0x10e0 <DIO_u8_SET_PIN+0x1f8>
	{
		Local_u8_error_state = OK;
     f1a:	81 e0       	ldi	r24, 0x01	; 1
     f1c:	89 83       	std	Y+1, r24	; 0x01
		switch(Port){
     f1e:	8a 81       	ldd	r24, Y+2	; 0x02
     f20:	28 2f       	mov	r18, r24
     f22:	30 e0       	ldi	r19, 0x00	; 0
     f24:	3e 83       	std	Y+6, r19	; 0x06
     f26:	2d 83       	std	Y+5, r18	; 0x05
     f28:	8d 81       	ldd	r24, Y+5	; 0x05
     f2a:	9e 81       	ldd	r25, Y+6	; 0x06
     f2c:	81 30       	cpi	r24, 0x01	; 1
     f2e:	91 05       	cpc	r25, r1
     f30:	09 f4       	brne	.+2      	; 0xf34 <DIO_u8_SET_PIN+0x4c>
     f32:	47 c0       	rjmp	.+142    	; 0xfc2 <DIO_u8_SET_PIN+0xda>
     f34:	2d 81       	ldd	r18, Y+5	; 0x05
     f36:	3e 81       	ldd	r19, Y+6	; 0x06
     f38:	22 30       	cpi	r18, 0x02	; 2
     f3a:	31 05       	cpc	r19, r1
     f3c:	2c f4       	brge	.+10     	; 0xf48 <DIO_u8_SET_PIN+0x60>
     f3e:	8d 81       	ldd	r24, Y+5	; 0x05
     f40:	9e 81       	ldd	r25, Y+6	; 0x06
     f42:	00 97       	sbiw	r24, 0x00	; 0
     f44:	71 f0       	breq	.+28     	; 0xf62 <DIO_u8_SET_PIN+0x7a>
     f46:	cd c0       	rjmp	.+410    	; 0x10e2 <DIO_u8_SET_PIN+0x1fa>
     f48:	2d 81       	ldd	r18, Y+5	; 0x05
     f4a:	3e 81       	ldd	r19, Y+6	; 0x06
     f4c:	22 30       	cpi	r18, 0x02	; 2
     f4e:	31 05       	cpc	r19, r1
     f50:	09 f4       	brne	.+2      	; 0xf54 <DIO_u8_SET_PIN+0x6c>
     f52:	67 c0       	rjmp	.+206    	; 0x1022 <DIO_u8_SET_PIN+0x13a>
     f54:	8d 81       	ldd	r24, Y+5	; 0x05
     f56:	9e 81       	ldd	r25, Y+6	; 0x06
     f58:	83 30       	cpi	r24, 0x03	; 3
     f5a:	91 05       	cpc	r25, r1
     f5c:	09 f4       	brne	.+2      	; 0xf60 <DIO_u8_SET_PIN+0x78>
     f5e:	91 c0       	rjmp	.+290    	; 0x1082 <DIO_u8_SET_PIN+0x19a>
     f60:	c0 c0       	rjmp	.+384    	; 0x10e2 <DIO_u8_SET_PIN+0x1fa>
		case PORTA:
			if(Direction == INPUT)
     f62:	8c 81       	ldd	r24, Y+4	; 0x04
     f64:	88 23       	and	r24, r24
     f66:	a9 f4       	brne	.+42     	; 0xf92 <DIO_u8_SET_PIN+0xaa>
				CLEAR_BIT(DDRA_REGISTER, Pin);
     f68:	aa e3       	ldi	r26, 0x3A	; 58
     f6a:	b0 e0       	ldi	r27, 0x00	; 0
     f6c:	ea e3       	ldi	r30, 0x3A	; 58
     f6e:	f0 e0       	ldi	r31, 0x00	; 0
     f70:	80 81       	ld	r24, Z
     f72:	48 2f       	mov	r20, r24
     f74:	8b 81       	ldd	r24, Y+3	; 0x03
     f76:	28 2f       	mov	r18, r24
     f78:	30 e0       	ldi	r19, 0x00	; 0
     f7a:	81 e0       	ldi	r24, 0x01	; 1
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	02 2e       	mov	r0, r18
     f80:	02 c0       	rjmp	.+4      	; 0xf86 <DIO_u8_SET_PIN+0x9e>
     f82:	88 0f       	add	r24, r24
     f84:	99 1f       	adc	r25, r25
     f86:	0a 94       	dec	r0
     f88:	e2 f7       	brpl	.-8      	; 0xf82 <DIO_u8_SET_PIN+0x9a>
     f8a:	80 95       	com	r24
     f8c:	84 23       	and	r24, r20
     f8e:	8c 93       	st	X, r24
     f90:	a8 c0       	rjmp	.+336    	; 0x10e2 <DIO_u8_SET_PIN+0x1fa>
			else if(Direction == OUTPUT)
     f92:	8c 81       	ldd	r24, Y+4	; 0x04
     f94:	81 30       	cpi	r24, 0x01	; 1
     f96:	09 f0       	breq	.+2      	; 0xf9a <DIO_u8_SET_PIN+0xb2>
     f98:	a4 c0       	rjmp	.+328    	; 0x10e2 <DIO_u8_SET_PIN+0x1fa>
				SET_BIT(DDRA_REGISTER, Pin);
     f9a:	aa e3       	ldi	r26, 0x3A	; 58
     f9c:	b0 e0       	ldi	r27, 0x00	; 0
     f9e:	ea e3       	ldi	r30, 0x3A	; 58
     fa0:	f0 e0       	ldi	r31, 0x00	; 0
     fa2:	80 81       	ld	r24, Z
     fa4:	48 2f       	mov	r20, r24
     fa6:	8b 81       	ldd	r24, Y+3	; 0x03
     fa8:	28 2f       	mov	r18, r24
     faa:	30 e0       	ldi	r19, 0x00	; 0
     fac:	81 e0       	ldi	r24, 0x01	; 1
     fae:	90 e0       	ldi	r25, 0x00	; 0
     fb0:	02 2e       	mov	r0, r18
     fb2:	02 c0       	rjmp	.+4      	; 0xfb8 <DIO_u8_SET_PIN+0xd0>
     fb4:	88 0f       	add	r24, r24
     fb6:	99 1f       	adc	r25, r25
     fb8:	0a 94       	dec	r0
     fba:	e2 f7       	brpl	.-8      	; 0xfb4 <DIO_u8_SET_PIN+0xcc>
     fbc:	84 2b       	or	r24, r20
     fbe:	8c 93       	st	X, r24
     fc0:	90 c0       	rjmp	.+288    	; 0x10e2 <DIO_u8_SET_PIN+0x1fa>
			break;

		case PORTB:
			if(Direction == INPUT)
     fc2:	8c 81       	ldd	r24, Y+4	; 0x04
     fc4:	88 23       	and	r24, r24
     fc6:	a9 f4       	brne	.+42     	; 0xff2 <DIO_u8_SET_PIN+0x10a>
				CLEAR_BIT(DDRB_REGISTER, Pin);
     fc8:	a7 e3       	ldi	r26, 0x37	; 55
     fca:	b0 e0       	ldi	r27, 0x00	; 0
     fcc:	e7 e3       	ldi	r30, 0x37	; 55
     fce:	f0 e0       	ldi	r31, 0x00	; 0
     fd0:	80 81       	ld	r24, Z
     fd2:	48 2f       	mov	r20, r24
     fd4:	8b 81       	ldd	r24, Y+3	; 0x03
     fd6:	28 2f       	mov	r18, r24
     fd8:	30 e0       	ldi	r19, 0x00	; 0
     fda:	81 e0       	ldi	r24, 0x01	; 1
     fdc:	90 e0       	ldi	r25, 0x00	; 0
     fde:	02 2e       	mov	r0, r18
     fe0:	02 c0       	rjmp	.+4      	; 0xfe6 <DIO_u8_SET_PIN+0xfe>
     fe2:	88 0f       	add	r24, r24
     fe4:	99 1f       	adc	r25, r25
     fe6:	0a 94       	dec	r0
     fe8:	e2 f7       	brpl	.-8      	; 0xfe2 <DIO_u8_SET_PIN+0xfa>
     fea:	80 95       	com	r24
     fec:	84 23       	and	r24, r20
     fee:	8c 93       	st	X, r24
     ff0:	78 c0       	rjmp	.+240    	; 0x10e2 <DIO_u8_SET_PIN+0x1fa>
			else if(Direction == OUTPUT)
     ff2:	8c 81       	ldd	r24, Y+4	; 0x04
     ff4:	81 30       	cpi	r24, 0x01	; 1
     ff6:	09 f0       	breq	.+2      	; 0xffa <DIO_u8_SET_PIN+0x112>
     ff8:	74 c0       	rjmp	.+232    	; 0x10e2 <DIO_u8_SET_PIN+0x1fa>
				SET_BIT(DDRB_REGISTER, Pin);
     ffa:	a7 e3       	ldi	r26, 0x37	; 55
     ffc:	b0 e0       	ldi	r27, 0x00	; 0
     ffe:	e7 e3       	ldi	r30, 0x37	; 55
    1000:	f0 e0       	ldi	r31, 0x00	; 0
    1002:	80 81       	ld	r24, Z
    1004:	48 2f       	mov	r20, r24
    1006:	8b 81       	ldd	r24, Y+3	; 0x03
    1008:	28 2f       	mov	r18, r24
    100a:	30 e0       	ldi	r19, 0x00	; 0
    100c:	81 e0       	ldi	r24, 0x01	; 1
    100e:	90 e0       	ldi	r25, 0x00	; 0
    1010:	02 2e       	mov	r0, r18
    1012:	02 c0       	rjmp	.+4      	; 0x1018 <DIO_u8_SET_PIN+0x130>
    1014:	88 0f       	add	r24, r24
    1016:	99 1f       	adc	r25, r25
    1018:	0a 94       	dec	r0
    101a:	e2 f7       	brpl	.-8      	; 0x1014 <DIO_u8_SET_PIN+0x12c>
    101c:	84 2b       	or	r24, r20
    101e:	8c 93       	st	X, r24
    1020:	60 c0       	rjmp	.+192    	; 0x10e2 <DIO_u8_SET_PIN+0x1fa>
			break;

		case PORTC:
			if(Direction == INPUT)
    1022:	8c 81       	ldd	r24, Y+4	; 0x04
    1024:	88 23       	and	r24, r24
    1026:	a9 f4       	brne	.+42     	; 0x1052 <DIO_u8_SET_PIN+0x16a>
				CLEAR_BIT(DDRC_REGISTER, Pin);
    1028:	a4 e3       	ldi	r26, 0x34	; 52
    102a:	b0 e0       	ldi	r27, 0x00	; 0
    102c:	e4 e3       	ldi	r30, 0x34	; 52
    102e:	f0 e0       	ldi	r31, 0x00	; 0
    1030:	80 81       	ld	r24, Z
    1032:	48 2f       	mov	r20, r24
    1034:	8b 81       	ldd	r24, Y+3	; 0x03
    1036:	28 2f       	mov	r18, r24
    1038:	30 e0       	ldi	r19, 0x00	; 0
    103a:	81 e0       	ldi	r24, 0x01	; 1
    103c:	90 e0       	ldi	r25, 0x00	; 0
    103e:	02 2e       	mov	r0, r18
    1040:	02 c0       	rjmp	.+4      	; 0x1046 <DIO_u8_SET_PIN+0x15e>
    1042:	88 0f       	add	r24, r24
    1044:	99 1f       	adc	r25, r25
    1046:	0a 94       	dec	r0
    1048:	e2 f7       	brpl	.-8      	; 0x1042 <DIO_u8_SET_PIN+0x15a>
    104a:	80 95       	com	r24
    104c:	84 23       	and	r24, r20
    104e:	8c 93       	st	X, r24
    1050:	48 c0       	rjmp	.+144    	; 0x10e2 <DIO_u8_SET_PIN+0x1fa>
			else if(Direction == OUTPUT)
    1052:	8c 81       	ldd	r24, Y+4	; 0x04
    1054:	81 30       	cpi	r24, 0x01	; 1
    1056:	09 f0       	breq	.+2      	; 0x105a <DIO_u8_SET_PIN+0x172>
    1058:	44 c0       	rjmp	.+136    	; 0x10e2 <DIO_u8_SET_PIN+0x1fa>
				SET_BIT(DDRC_REGISTER, Pin);
    105a:	a4 e3       	ldi	r26, 0x34	; 52
    105c:	b0 e0       	ldi	r27, 0x00	; 0
    105e:	e4 e3       	ldi	r30, 0x34	; 52
    1060:	f0 e0       	ldi	r31, 0x00	; 0
    1062:	80 81       	ld	r24, Z
    1064:	48 2f       	mov	r20, r24
    1066:	8b 81       	ldd	r24, Y+3	; 0x03
    1068:	28 2f       	mov	r18, r24
    106a:	30 e0       	ldi	r19, 0x00	; 0
    106c:	81 e0       	ldi	r24, 0x01	; 1
    106e:	90 e0       	ldi	r25, 0x00	; 0
    1070:	02 2e       	mov	r0, r18
    1072:	02 c0       	rjmp	.+4      	; 0x1078 <DIO_u8_SET_PIN+0x190>
    1074:	88 0f       	add	r24, r24
    1076:	99 1f       	adc	r25, r25
    1078:	0a 94       	dec	r0
    107a:	e2 f7       	brpl	.-8      	; 0x1074 <DIO_u8_SET_PIN+0x18c>
    107c:	84 2b       	or	r24, r20
    107e:	8c 93       	st	X, r24
    1080:	30 c0       	rjmp	.+96     	; 0x10e2 <DIO_u8_SET_PIN+0x1fa>
			break;

		case PORTD:
			if(Direction == INPUT)
    1082:	8c 81       	ldd	r24, Y+4	; 0x04
    1084:	88 23       	and	r24, r24
    1086:	a9 f4       	brne	.+42     	; 0x10b2 <DIO_u8_SET_PIN+0x1ca>
				CLEAR_BIT(DDRD_REGISTER, Pin);
    1088:	a1 e3       	ldi	r26, 0x31	; 49
    108a:	b0 e0       	ldi	r27, 0x00	; 0
    108c:	e1 e3       	ldi	r30, 0x31	; 49
    108e:	f0 e0       	ldi	r31, 0x00	; 0
    1090:	80 81       	ld	r24, Z
    1092:	48 2f       	mov	r20, r24
    1094:	8b 81       	ldd	r24, Y+3	; 0x03
    1096:	28 2f       	mov	r18, r24
    1098:	30 e0       	ldi	r19, 0x00	; 0
    109a:	81 e0       	ldi	r24, 0x01	; 1
    109c:	90 e0       	ldi	r25, 0x00	; 0
    109e:	02 2e       	mov	r0, r18
    10a0:	02 c0       	rjmp	.+4      	; 0x10a6 <DIO_u8_SET_PIN+0x1be>
    10a2:	88 0f       	add	r24, r24
    10a4:	99 1f       	adc	r25, r25
    10a6:	0a 94       	dec	r0
    10a8:	e2 f7       	brpl	.-8      	; 0x10a2 <DIO_u8_SET_PIN+0x1ba>
    10aa:	80 95       	com	r24
    10ac:	84 23       	and	r24, r20
    10ae:	8c 93       	st	X, r24
    10b0:	18 c0       	rjmp	.+48     	; 0x10e2 <DIO_u8_SET_PIN+0x1fa>
			else if(Direction == OUTPUT)
    10b2:	8c 81       	ldd	r24, Y+4	; 0x04
    10b4:	81 30       	cpi	r24, 0x01	; 1
    10b6:	a9 f4       	brne	.+42     	; 0x10e2 <DIO_u8_SET_PIN+0x1fa>
				SET_BIT(DDRD_REGISTER, Pin);
    10b8:	a1 e3       	ldi	r26, 0x31	; 49
    10ba:	b0 e0       	ldi	r27, 0x00	; 0
    10bc:	e1 e3       	ldi	r30, 0x31	; 49
    10be:	f0 e0       	ldi	r31, 0x00	; 0
    10c0:	80 81       	ld	r24, Z
    10c2:	48 2f       	mov	r20, r24
    10c4:	8b 81       	ldd	r24, Y+3	; 0x03
    10c6:	28 2f       	mov	r18, r24
    10c8:	30 e0       	ldi	r19, 0x00	; 0
    10ca:	81 e0       	ldi	r24, 0x01	; 1
    10cc:	90 e0       	ldi	r25, 0x00	; 0
    10ce:	02 2e       	mov	r0, r18
    10d0:	02 c0       	rjmp	.+4      	; 0x10d6 <DIO_u8_SET_PIN+0x1ee>
    10d2:	88 0f       	add	r24, r24
    10d4:	99 1f       	adc	r25, r25
    10d6:	0a 94       	dec	r0
    10d8:	e2 f7       	brpl	.-8      	; 0x10d2 <DIO_u8_SET_PIN+0x1ea>
    10da:	84 2b       	or	r24, r20
    10dc:	8c 93       	st	X, r24
    10de:	01 c0       	rjmp	.+2      	; 0x10e2 <DIO_u8_SET_PIN+0x1fa>
			break;
		}
	}
	else{
		Local_u8_error_state = ERR;
    10e0:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_u8_error_state;
    10e2:	89 81       	ldd	r24, Y+1	; 0x01
}
    10e4:	26 96       	adiw	r28, 0x06	; 6
    10e6:	0f b6       	in	r0, 0x3f	; 63
    10e8:	f8 94       	cli
    10ea:	de bf       	out	0x3e, r29	; 62
    10ec:	0f be       	out	0x3f, r0	; 63
    10ee:	cd bf       	out	0x3d, r28	; 61
    10f0:	cf 91       	pop	r28
    10f2:	df 91       	pop	r29
    10f4:	08 95       	ret

000010f6 <DIO_u8_SET_PORT>:
u8 DIO_u8_SET_PORT(u8 Port , u8 Direction)
{
    10f6:	df 93       	push	r29
    10f8:	cf 93       	push	r28
    10fa:	00 d0       	rcall	.+0      	; 0x10fc <DIO_u8_SET_PORT+0x6>
    10fc:	00 d0       	rcall	.+0      	; 0x10fe <DIO_u8_SET_PORT+0x8>
    10fe:	0f 92       	push	r0
    1100:	cd b7       	in	r28, 0x3d	; 61
    1102:	de b7       	in	r29, 0x3e	; 62
    1104:	8a 83       	std	Y+2, r24	; 0x02
    1106:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8_error_state = OK;
    1108:	81 e0       	ldi	r24, 0x01	; 1
    110a:	89 83       	std	Y+1, r24	; 0x01
	if(Port > PORTD || Port < PORTA){
    110c:	8a 81       	ldd	r24, Y+2	; 0x02
    110e:	84 30       	cpi	r24, 0x04	; 4
    1110:	10 f0       	brcs	.+4      	; 0x1116 <DIO_u8_SET_PORT+0x20>
		Local_u8_error_state = ERR;
    1112:	19 82       	std	Y+1, r1	; 0x01
    1114:	32 c0       	rjmp	.+100    	; 0x117a <DIO_u8_SET_PORT+0x84>
	}else{
		switch(Port)
    1116:	8a 81       	ldd	r24, Y+2	; 0x02
    1118:	28 2f       	mov	r18, r24
    111a:	30 e0       	ldi	r19, 0x00	; 0
    111c:	3d 83       	std	Y+5, r19	; 0x05
    111e:	2c 83       	std	Y+4, r18	; 0x04
    1120:	8c 81       	ldd	r24, Y+4	; 0x04
    1122:	9d 81       	ldd	r25, Y+5	; 0x05
    1124:	81 30       	cpi	r24, 0x01	; 1
    1126:	91 05       	cpc	r25, r1
    1128:	d1 f0       	breq	.+52     	; 0x115e <DIO_u8_SET_PORT+0x68>
    112a:	2c 81       	ldd	r18, Y+4	; 0x04
    112c:	3d 81       	ldd	r19, Y+5	; 0x05
    112e:	22 30       	cpi	r18, 0x02	; 2
    1130:	31 05       	cpc	r19, r1
    1132:	2c f4       	brge	.+10     	; 0x113e <DIO_u8_SET_PORT+0x48>
    1134:	8c 81       	ldd	r24, Y+4	; 0x04
    1136:	9d 81       	ldd	r25, Y+5	; 0x05
    1138:	00 97       	sbiw	r24, 0x00	; 0
    113a:	61 f0       	breq	.+24     	; 0x1154 <DIO_u8_SET_PORT+0x5e>
    113c:	1e c0       	rjmp	.+60     	; 0x117a <DIO_u8_SET_PORT+0x84>
    113e:	2c 81       	ldd	r18, Y+4	; 0x04
    1140:	3d 81       	ldd	r19, Y+5	; 0x05
    1142:	22 30       	cpi	r18, 0x02	; 2
    1144:	31 05       	cpc	r19, r1
    1146:	81 f0       	breq	.+32     	; 0x1168 <DIO_u8_SET_PORT+0x72>
    1148:	8c 81       	ldd	r24, Y+4	; 0x04
    114a:	9d 81       	ldd	r25, Y+5	; 0x05
    114c:	83 30       	cpi	r24, 0x03	; 3
    114e:	91 05       	cpc	r25, r1
    1150:	81 f0       	breq	.+32     	; 0x1172 <DIO_u8_SET_PORT+0x7c>
    1152:	13 c0       	rjmp	.+38     	; 0x117a <DIO_u8_SET_PORT+0x84>
		{
		case PORTA:
			DDRA_REGISTER= Direction;
    1154:	ea e3       	ldi	r30, 0x3A	; 58
    1156:	f0 e0       	ldi	r31, 0x00	; 0
    1158:	8b 81       	ldd	r24, Y+3	; 0x03
    115a:	80 83       	st	Z, r24
    115c:	0e c0       	rjmp	.+28     	; 0x117a <DIO_u8_SET_PORT+0x84>
			break;
		case PORTB:
			DDRB_REGISTER= Direction;
    115e:	e7 e3       	ldi	r30, 0x37	; 55
    1160:	f0 e0       	ldi	r31, 0x00	; 0
    1162:	8b 81       	ldd	r24, Y+3	; 0x03
    1164:	80 83       	st	Z, r24
    1166:	09 c0       	rjmp	.+18     	; 0x117a <DIO_u8_SET_PORT+0x84>
			break;
		case PORTC:
			DDRC_REGISTER= Direction;
    1168:	e4 e3       	ldi	r30, 0x34	; 52
    116a:	f0 e0       	ldi	r31, 0x00	; 0
    116c:	8b 81       	ldd	r24, Y+3	; 0x03
    116e:	80 83       	st	Z, r24
    1170:	04 c0       	rjmp	.+8      	; 0x117a <DIO_u8_SET_PORT+0x84>
			break;
		case PORTD:
			DDRD_REGISTER= Direction;
    1172:	e1 e3       	ldi	r30, 0x31	; 49
    1174:	f0 e0       	ldi	r31, 0x00	; 0
    1176:	8b 81       	ldd	r24, Y+3	; 0x03
    1178:	80 83       	st	Z, r24
			break;
		}
	}
	return Local_u8_error_state;
    117a:	89 81       	ldd	r24, Y+1	; 0x01

}
    117c:	0f 90       	pop	r0
    117e:	0f 90       	pop	r0
    1180:	0f 90       	pop	r0
    1182:	0f 90       	pop	r0
    1184:	0f 90       	pop	r0
    1186:	cf 91       	pop	r28
    1188:	df 91       	pop	r29
    118a:	08 95       	ret

0000118c <DIO_u8_WRITE_PIN>:

u8 DIO_u8_WRITE_PIN(u8 Port , u8 Pin , u8 Value)
{
    118c:	df 93       	push	r29
    118e:	cf 93       	push	r28
    1190:	00 d0       	rcall	.+0      	; 0x1192 <DIO_u8_WRITE_PIN+0x6>
    1192:	00 d0       	rcall	.+0      	; 0x1194 <DIO_u8_WRITE_PIN+0x8>
    1194:	00 d0       	rcall	.+0      	; 0x1196 <DIO_u8_WRITE_PIN+0xa>
    1196:	cd b7       	in	r28, 0x3d	; 61
    1198:	de b7       	in	r29, 0x3e	; 62
    119a:	8a 83       	std	Y+2, r24	; 0x02
    119c:	6b 83       	std	Y+3, r22	; 0x03
    119e:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8_error_state = OK;
    11a0:	81 e0       	ldi	r24, 0x01	; 1
    11a2:	89 83       	std	Y+1, r24	; 0x01
	if(Port > PORTD || Port < PORTA || Pin > PIN7 || Pin < PIN0 || (Value != HIGH && Value != LOW)){
    11a4:	8a 81       	ldd	r24, Y+2	; 0x02
    11a6:	84 30       	cpi	r24, 0x04	; 4
    11a8:	48 f4       	brcc	.+18     	; 0x11bc <DIO_u8_WRITE_PIN+0x30>
    11aa:	8b 81       	ldd	r24, Y+3	; 0x03
    11ac:	88 30       	cpi	r24, 0x08	; 8
    11ae:	30 f4       	brcc	.+12     	; 0x11bc <DIO_u8_WRITE_PIN+0x30>
    11b0:	8c 81       	ldd	r24, Y+4	; 0x04
    11b2:	81 30       	cpi	r24, 0x01	; 1
    11b4:	29 f0       	breq	.+10     	; 0x11c0 <DIO_u8_WRITE_PIN+0x34>
    11b6:	8c 81       	ldd	r24, Y+4	; 0x04
    11b8:	88 23       	and	r24, r24
    11ba:	11 f0       	breq	.+4      	; 0x11c0 <DIO_u8_WRITE_PIN+0x34>
		Local_u8_error_state = ERR;
    11bc:	19 82       	std	Y+1, r1	; 0x01
    11be:	e0 c0       	rjmp	.+448    	; 0x1380 <DIO_u8_WRITE_PIN+0x1f4>
	}
	else{

		switch(Port){
    11c0:	8a 81       	ldd	r24, Y+2	; 0x02
    11c2:	28 2f       	mov	r18, r24
    11c4:	30 e0       	ldi	r19, 0x00	; 0
    11c6:	3e 83       	std	Y+6, r19	; 0x06
    11c8:	2d 83       	std	Y+5, r18	; 0x05
    11ca:	8d 81       	ldd	r24, Y+5	; 0x05
    11cc:	9e 81       	ldd	r25, Y+6	; 0x06
    11ce:	81 30       	cpi	r24, 0x01	; 1
    11d0:	91 05       	cpc	r25, r1
    11d2:	09 f4       	brne	.+2      	; 0x11d6 <DIO_u8_WRITE_PIN+0x4a>
    11d4:	47 c0       	rjmp	.+142    	; 0x1264 <DIO_u8_WRITE_PIN+0xd8>
    11d6:	2d 81       	ldd	r18, Y+5	; 0x05
    11d8:	3e 81       	ldd	r19, Y+6	; 0x06
    11da:	22 30       	cpi	r18, 0x02	; 2
    11dc:	31 05       	cpc	r19, r1
    11de:	2c f4       	brge	.+10     	; 0x11ea <DIO_u8_WRITE_PIN+0x5e>
    11e0:	8d 81       	ldd	r24, Y+5	; 0x05
    11e2:	9e 81       	ldd	r25, Y+6	; 0x06
    11e4:	00 97       	sbiw	r24, 0x00	; 0
    11e6:	71 f0       	breq	.+28     	; 0x1204 <DIO_u8_WRITE_PIN+0x78>
    11e8:	cb c0       	rjmp	.+406    	; 0x1380 <DIO_u8_WRITE_PIN+0x1f4>
    11ea:	2d 81       	ldd	r18, Y+5	; 0x05
    11ec:	3e 81       	ldd	r19, Y+6	; 0x06
    11ee:	22 30       	cpi	r18, 0x02	; 2
    11f0:	31 05       	cpc	r19, r1
    11f2:	09 f4       	brne	.+2      	; 0x11f6 <DIO_u8_WRITE_PIN+0x6a>
    11f4:	67 c0       	rjmp	.+206    	; 0x12c4 <DIO_u8_WRITE_PIN+0x138>
    11f6:	8d 81       	ldd	r24, Y+5	; 0x05
    11f8:	9e 81       	ldd	r25, Y+6	; 0x06
    11fa:	83 30       	cpi	r24, 0x03	; 3
    11fc:	91 05       	cpc	r25, r1
    11fe:	09 f4       	brne	.+2      	; 0x1202 <DIO_u8_WRITE_PIN+0x76>
    1200:	91 c0       	rjmp	.+290    	; 0x1324 <DIO_u8_WRITE_PIN+0x198>
    1202:	be c0       	rjmp	.+380    	; 0x1380 <DIO_u8_WRITE_PIN+0x1f4>
		case PORTA:
			if(Value == LOW)
    1204:	8c 81       	ldd	r24, Y+4	; 0x04
    1206:	88 23       	and	r24, r24
    1208:	a9 f4       	brne	.+42     	; 0x1234 <DIO_u8_WRITE_PIN+0xa8>
				CLEAR_BIT(PORTA_REGISTER, Pin);
    120a:	ab e3       	ldi	r26, 0x3B	; 59
    120c:	b0 e0       	ldi	r27, 0x00	; 0
    120e:	eb e3       	ldi	r30, 0x3B	; 59
    1210:	f0 e0       	ldi	r31, 0x00	; 0
    1212:	80 81       	ld	r24, Z
    1214:	48 2f       	mov	r20, r24
    1216:	8b 81       	ldd	r24, Y+3	; 0x03
    1218:	28 2f       	mov	r18, r24
    121a:	30 e0       	ldi	r19, 0x00	; 0
    121c:	81 e0       	ldi	r24, 0x01	; 1
    121e:	90 e0       	ldi	r25, 0x00	; 0
    1220:	02 2e       	mov	r0, r18
    1222:	02 c0       	rjmp	.+4      	; 0x1228 <DIO_u8_WRITE_PIN+0x9c>
    1224:	88 0f       	add	r24, r24
    1226:	99 1f       	adc	r25, r25
    1228:	0a 94       	dec	r0
    122a:	e2 f7       	brpl	.-8      	; 0x1224 <DIO_u8_WRITE_PIN+0x98>
    122c:	80 95       	com	r24
    122e:	84 23       	and	r24, r20
    1230:	8c 93       	st	X, r24
    1232:	a6 c0       	rjmp	.+332    	; 0x1380 <DIO_u8_WRITE_PIN+0x1f4>
			else if(Value == HIGH)
    1234:	8c 81       	ldd	r24, Y+4	; 0x04
    1236:	81 30       	cpi	r24, 0x01	; 1
    1238:	09 f0       	breq	.+2      	; 0x123c <DIO_u8_WRITE_PIN+0xb0>
    123a:	a2 c0       	rjmp	.+324    	; 0x1380 <DIO_u8_WRITE_PIN+0x1f4>
				SET_BIT(PORTA_REGISTER, Pin);
    123c:	ab e3       	ldi	r26, 0x3B	; 59
    123e:	b0 e0       	ldi	r27, 0x00	; 0
    1240:	eb e3       	ldi	r30, 0x3B	; 59
    1242:	f0 e0       	ldi	r31, 0x00	; 0
    1244:	80 81       	ld	r24, Z
    1246:	48 2f       	mov	r20, r24
    1248:	8b 81       	ldd	r24, Y+3	; 0x03
    124a:	28 2f       	mov	r18, r24
    124c:	30 e0       	ldi	r19, 0x00	; 0
    124e:	81 e0       	ldi	r24, 0x01	; 1
    1250:	90 e0       	ldi	r25, 0x00	; 0
    1252:	02 2e       	mov	r0, r18
    1254:	02 c0       	rjmp	.+4      	; 0x125a <DIO_u8_WRITE_PIN+0xce>
    1256:	88 0f       	add	r24, r24
    1258:	99 1f       	adc	r25, r25
    125a:	0a 94       	dec	r0
    125c:	e2 f7       	brpl	.-8      	; 0x1256 <DIO_u8_WRITE_PIN+0xca>
    125e:	84 2b       	or	r24, r20
    1260:	8c 93       	st	X, r24
    1262:	8e c0       	rjmp	.+284    	; 0x1380 <DIO_u8_WRITE_PIN+0x1f4>
			break;

		case PORTB:
			if(Value == LOW)
    1264:	8c 81       	ldd	r24, Y+4	; 0x04
    1266:	88 23       	and	r24, r24
    1268:	a9 f4       	brne	.+42     	; 0x1294 <DIO_u8_WRITE_PIN+0x108>
				CLEAR_BIT(PORTB_REGISTER, Pin);
    126a:	a8 e3       	ldi	r26, 0x38	; 56
    126c:	b0 e0       	ldi	r27, 0x00	; 0
    126e:	e8 e3       	ldi	r30, 0x38	; 56
    1270:	f0 e0       	ldi	r31, 0x00	; 0
    1272:	80 81       	ld	r24, Z
    1274:	48 2f       	mov	r20, r24
    1276:	8b 81       	ldd	r24, Y+3	; 0x03
    1278:	28 2f       	mov	r18, r24
    127a:	30 e0       	ldi	r19, 0x00	; 0
    127c:	81 e0       	ldi	r24, 0x01	; 1
    127e:	90 e0       	ldi	r25, 0x00	; 0
    1280:	02 2e       	mov	r0, r18
    1282:	02 c0       	rjmp	.+4      	; 0x1288 <DIO_u8_WRITE_PIN+0xfc>
    1284:	88 0f       	add	r24, r24
    1286:	99 1f       	adc	r25, r25
    1288:	0a 94       	dec	r0
    128a:	e2 f7       	brpl	.-8      	; 0x1284 <DIO_u8_WRITE_PIN+0xf8>
    128c:	80 95       	com	r24
    128e:	84 23       	and	r24, r20
    1290:	8c 93       	st	X, r24
    1292:	76 c0       	rjmp	.+236    	; 0x1380 <DIO_u8_WRITE_PIN+0x1f4>
			else if(Value == HIGH)
    1294:	8c 81       	ldd	r24, Y+4	; 0x04
    1296:	81 30       	cpi	r24, 0x01	; 1
    1298:	09 f0       	breq	.+2      	; 0x129c <DIO_u8_WRITE_PIN+0x110>
    129a:	72 c0       	rjmp	.+228    	; 0x1380 <DIO_u8_WRITE_PIN+0x1f4>
				SET_BIT(PORTB_REGISTER, Pin);
    129c:	a8 e3       	ldi	r26, 0x38	; 56
    129e:	b0 e0       	ldi	r27, 0x00	; 0
    12a0:	e8 e3       	ldi	r30, 0x38	; 56
    12a2:	f0 e0       	ldi	r31, 0x00	; 0
    12a4:	80 81       	ld	r24, Z
    12a6:	48 2f       	mov	r20, r24
    12a8:	8b 81       	ldd	r24, Y+3	; 0x03
    12aa:	28 2f       	mov	r18, r24
    12ac:	30 e0       	ldi	r19, 0x00	; 0
    12ae:	81 e0       	ldi	r24, 0x01	; 1
    12b0:	90 e0       	ldi	r25, 0x00	; 0
    12b2:	02 2e       	mov	r0, r18
    12b4:	02 c0       	rjmp	.+4      	; 0x12ba <DIO_u8_WRITE_PIN+0x12e>
    12b6:	88 0f       	add	r24, r24
    12b8:	99 1f       	adc	r25, r25
    12ba:	0a 94       	dec	r0
    12bc:	e2 f7       	brpl	.-8      	; 0x12b6 <DIO_u8_WRITE_PIN+0x12a>
    12be:	84 2b       	or	r24, r20
    12c0:	8c 93       	st	X, r24
    12c2:	5e c0       	rjmp	.+188    	; 0x1380 <DIO_u8_WRITE_PIN+0x1f4>
			break;

		case PORTC:
			if(Value == LOW)
    12c4:	8c 81       	ldd	r24, Y+4	; 0x04
    12c6:	88 23       	and	r24, r24
    12c8:	a9 f4       	brne	.+42     	; 0x12f4 <DIO_u8_WRITE_PIN+0x168>
				CLEAR_BIT(PORTC_REGISTER, Pin);
    12ca:	a5 e3       	ldi	r26, 0x35	; 53
    12cc:	b0 e0       	ldi	r27, 0x00	; 0
    12ce:	e5 e3       	ldi	r30, 0x35	; 53
    12d0:	f0 e0       	ldi	r31, 0x00	; 0
    12d2:	80 81       	ld	r24, Z
    12d4:	48 2f       	mov	r20, r24
    12d6:	8b 81       	ldd	r24, Y+3	; 0x03
    12d8:	28 2f       	mov	r18, r24
    12da:	30 e0       	ldi	r19, 0x00	; 0
    12dc:	81 e0       	ldi	r24, 0x01	; 1
    12de:	90 e0       	ldi	r25, 0x00	; 0
    12e0:	02 2e       	mov	r0, r18
    12e2:	02 c0       	rjmp	.+4      	; 0x12e8 <DIO_u8_WRITE_PIN+0x15c>
    12e4:	88 0f       	add	r24, r24
    12e6:	99 1f       	adc	r25, r25
    12e8:	0a 94       	dec	r0
    12ea:	e2 f7       	brpl	.-8      	; 0x12e4 <DIO_u8_WRITE_PIN+0x158>
    12ec:	80 95       	com	r24
    12ee:	84 23       	and	r24, r20
    12f0:	8c 93       	st	X, r24
    12f2:	46 c0       	rjmp	.+140    	; 0x1380 <DIO_u8_WRITE_PIN+0x1f4>
			else if(Value == HIGH)
    12f4:	8c 81       	ldd	r24, Y+4	; 0x04
    12f6:	81 30       	cpi	r24, 0x01	; 1
    12f8:	09 f0       	breq	.+2      	; 0x12fc <DIO_u8_WRITE_PIN+0x170>
    12fa:	42 c0       	rjmp	.+132    	; 0x1380 <DIO_u8_WRITE_PIN+0x1f4>
				SET_BIT(PORTC_REGISTER, Pin);
    12fc:	a5 e3       	ldi	r26, 0x35	; 53
    12fe:	b0 e0       	ldi	r27, 0x00	; 0
    1300:	e5 e3       	ldi	r30, 0x35	; 53
    1302:	f0 e0       	ldi	r31, 0x00	; 0
    1304:	80 81       	ld	r24, Z
    1306:	48 2f       	mov	r20, r24
    1308:	8b 81       	ldd	r24, Y+3	; 0x03
    130a:	28 2f       	mov	r18, r24
    130c:	30 e0       	ldi	r19, 0x00	; 0
    130e:	81 e0       	ldi	r24, 0x01	; 1
    1310:	90 e0       	ldi	r25, 0x00	; 0
    1312:	02 2e       	mov	r0, r18
    1314:	02 c0       	rjmp	.+4      	; 0x131a <DIO_u8_WRITE_PIN+0x18e>
    1316:	88 0f       	add	r24, r24
    1318:	99 1f       	adc	r25, r25
    131a:	0a 94       	dec	r0
    131c:	e2 f7       	brpl	.-8      	; 0x1316 <DIO_u8_WRITE_PIN+0x18a>
    131e:	84 2b       	or	r24, r20
    1320:	8c 93       	st	X, r24
    1322:	2e c0       	rjmp	.+92     	; 0x1380 <DIO_u8_WRITE_PIN+0x1f4>
			break;

		case PORTD:
			if(Value == LOW)
    1324:	8c 81       	ldd	r24, Y+4	; 0x04
    1326:	88 23       	and	r24, r24
    1328:	a9 f4       	brne	.+42     	; 0x1354 <DIO_u8_WRITE_PIN+0x1c8>
				CLEAR_BIT(PORTD_REGISTER, Pin);
    132a:	a2 e3       	ldi	r26, 0x32	; 50
    132c:	b0 e0       	ldi	r27, 0x00	; 0
    132e:	e2 e3       	ldi	r30, 0x32	; 50
    1330:	f0 e0       	ldi	r31, 0x00	; 0
    1332:	80 81       	ld	r24, Z
    1334:	48 2f       	mov	r20, r24
    1336:	8b 81       	ldd	r24, Y+3	; 0x03
    1338:	28 2f       	mov	r18, r24
    133a:	30 e0       	ldi	r19, 0x00	; 0
    133c:	81 e0       	ldi	r24, 0x01	; 1
    133e:	90 e0       	ldi	r25, 0x00	; 0
    1340:	02 2e       	mov	r0, r18
    1342:	02 c0       	rjmp	.+4      	; 0x1348 <DIO_u8_WRITE_PIN+0x1bc>
    1344:	88 0f       	add	r24, r24
    1346:	99 1f       	adc	r25, r25
    1348:	0a 94       	dec	r0
    134a:	e2 f7       	brpl	.-8      	; 0x1344 <DIO_u8_WRITE_PIN+0x1b8>
    134c:	80 95       	com	r24
    134e:	84 23       	and	r24, r20
    1350:	8c 93       	st	X, r24
    1352:	16 c0       	rjmp	.+44     	; 0x1380 <DIO_u8_WRITE_PIN+0x1f4>
			else if(Value == HIGH)
    1354:	8c 81       	ldd	r24, Y+4	; 0x04
    1356:	81 30       	cpi	r24, 0x01	; 1
    1358:	99 f4       	brne	.+38     	; 0x1380 <DIO_u8_WRITE_PIN+0x1f4>
				SET_BIT(PORTD_REGISTER, Pin);
    135a:	a2 e3       	ldi	r26, 0x32	; 50
    135c:	b0 e0       	ldi	r27, 0x00	; 0
    135e:	e2 e3       	ldi	r30, 0x32	; 50
    1360:	f0 e0       	ldi	r31, 0x00	; 0
    1362:	80 81       	ld	r24, Z
    1364:	48 2f       	mov	r20, r24
    1366:	8b 81       	ldd	r24, Y+3	; 0x03
    1368:	28 2f       	mov	r18, r24
    136a:	30 e0       	ldi	r19, 0x00	; 0
    136c:	81 e0       	ldi	r24, 0x01	; 1
    136e:	90 e0       	ldi	r25, 0x00	; 0
    1370:	02 2e       	mov	r0, r18
    1372:	02 c0       	rjmp	.+4      	; 0x1378 <DIO_u8_WRITE_PIN+0x1ec>
    1374:	88 0f       	add	r24, r24
    1376:	99 1f       	adc	r25, r25
    1378:	0a 94       	dec	r0
    137a:	e2 f7       	brpl	.-8      	; 0x1374 <DIO_u8_WRITE_PIN+0x1e8>
    137c:	84 2b       	or	r24, r20
    137e:	8c 93       	st	X, r24
			break;
		}
	}

	return Local_u8_error_state;
    1380:	89 81       	ldd	r24, Y+1	; 0x01

}
    1382:	26 96       	adiw	r28, 0x06	; 6
    1384:	0f b6       	in	r0, 0x3f	; 63
    1386:	f8 94       	cli
    1388:	de bf       	out	0x3e, r29	; 62
    138a:	0f be       	out	0x3f, r0	; 63
    138c:	cd bf       	out	0x3d, r28	; 61
    138e:	cf 91       	pop	r28
    1390:	df 91       	pop	r29
    1392:	08 95       	ret

00001394 <DIO_u8_WRITE_PORT>:
u8 DIO_u8_WRITE_PORT(u8 Port , u8 Value)
{
    1394:	df 93       	push	r29
    1396:	cf 93       	push	r28
    1398:	00 d0       	rcall	.+0      	; 0x139a <DIO_u8_WRITE_PORT+0x6>
    139a:	00 d0       	rcall	.+0      	; 0x139c <DIO_u8_WRITE_PORT+0x8>
    139c:	0f 92       	push	r0
    139e:	cd b7       	in	r28, 0x3d	; 61
    13a0:	de b7       	in	r29, 0x3e	; 62
    13a2:	8a 83       	std	Y+2, r24	; 0x02
    13a4:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8_error_state = OK;
    13a6:	81 e0       	ldi	r24, 0x01	; 1
    13a8:	89 83       	std	Y+1, r24	; 0x01
	if(Port > PORTD || Port < PORTA)
    13aa:	8a 81       	ldd	r24, Y+2	; 0x02
    13ac:	84 30       	cpi	r24, 0x04	; 4
    13ae:	10 f0       	brcs	.+4      	; 0x13b4 <DIO_u8_WRITE_PORT+0x20>
	{
		Local_u8_error_state = ERR;
    13b0:	19 82       	std	Y+1, r1	; 0x01
    13b2:	32 c0       	rjmp	.+100    	; 0x1418 <DIO_u8_WRITE_PORT+0x84>
	}else{
		switch(Port){
    13b4:	8a 81       	ldd	r24, Y+2	; 0x02
    13b6:	28 2f       	mov	r18, r24
    13b8:	30 e0       	ldi	r19, 0x00	; 0
    13ba:	3d 83       	std	Y+5, r19	; 0x05
    13bc:	2c 83       	std	Y+4, r18	; 0x04
    13be:	8c 81       	ldd	r24, Y+4	; 0x04
    13c0:	9d 81       	ldd	r25, Y+5	; 0x05
    13c2:	81 30       	cpi	r24, 0x01	; 1
    13c4:	91 05       	cpc	r25, r1
    13c6:	d1 f0       	breq	.+52     	; 0x13fc <DIO_u8_WRITE_PORT+0x68>
    13c8:	2c 81       	ldd	r18, Y+4	; 0x04
    13ca:	3d 81       	ldd	r19, Y+5	; 0x05
    13cc:	22 30       	cpi	r18, 0x02	; 2
    13ce:	31 05       	cpc	r19, r1
    13d0:	2c f4       	brge	.+10     	; 0x13dc <DIO_u8_WRITE_PORT+0x48>
    13d2:	8c 81       	ldd	r24, Y+4	; 0x04
    13d4:	9d 81       	ldd	r25, Y+5	; 0x05
    13d6:	00 97       	sbiw	r24, 0x00	; 0
    13d8:	61 f0       	breq	.+24     	; 0x13f2 <DIO_u8_WRITE_PORT+0x5e>
    13da:	1e c0       	rjmp	.+60     	; 0x1418 <DIO_u8_WRITE_PORT+0x84>
    13dc:	2c 81       	ldd	r18, Y+4	; 0x04
    13de:	3d 81       	ldd	r19, Y+5	; 0x05
    13e0:	22 30       	cpi	r18, 0x02	; 2
    13e2:	31 05       	cpc	r19, r1
    13e4:	81 f0       	breq	.+32     	; 0x1406 <DIO_u8_WRITE_PORT+0x72>
    13e6:	8c 81       	ldd	r24, Y+4	; 0x04
    13e8:	9d 81       	ldd	r25, Y+5	; 0x05
    13ea:	83 30       	cpi	r24, 0x03	; 3
    13ec:	91 05       	cpc	r25, r1
    13ee:	81 f0       	breq	.+32     	; 0x1410 <DIO_u8_WRITE_PORT+0x7c>
    13f0:	13 c0       	rjmp	.+38     	; 0x1418 <DIO_u8_WRITE_PORT+0x84>
		case PORTA:
			PORTA_REGISTER=Value;
    13f2:	eb e3       	ldi	r30, 0x3B	; 59
    13f4:	f0 e0       	ldi	r31, 0x00	; 0
    13f6:	8b 81       	ldd	r24, Y+3	; 0x03
    13f8:	80 83       	st	Z, r24
    13fa:	0e c0       	rjmp	.+28     	; 0x1418 <DIO_u8_WRITE_PORT+0x84>
			break;
		case PORTB:
			PORTB_REGISTER=Value;
    13fc:	e8 e3       	ldi	r30, 0x38	; 56
    13fe:	f0 e0       	ldi	r31, 0x00	; 0
    1400:	8b 81       	ldd	r24, Y+3	; 0x03
    1402:	80 83       	st	Z, r24
    1404:	09 c0       	rjmp	.+18     	; 0x1418 <DIO_u8_WRITE_PORT+0x84>
			break;
		case PORTC:
			PORTC_REGISTER=Value;
    1406:	e5 e3       	ldi	r30, 0x35	; 53
    1408:	f0 e0       	ldi	r31, 0x00	; 0
    140a:	8b 81       	ldd	r24, Y+3	; 0x03
    140c:	80 83       	st	Z, r24
    140e:	04 c0       	rjmp	.+8      	; 0x1418 <DIO_u8_WRITE_PORT+0x84>
			break;
		case PORTD:
			PORTD_REGISTER=Value;
    1410:	e2 e3       	ldi	r30, 0x32	; 50
    1412:	f0 e0       	ldi	r31, 0x00	; 0
    1414:	8b 81       	ldd	r24, Y+3	; 0x03
    1416:	80 83       	st	Z, r24
			break;
		}
	}
	return Local_u8_error_state;
    1418:	89 81       	ldd	r24, Y+1	; 0x01
}
    141a:	0f 90       	pop	r0
    141c:	0f 90       	pop	r0
    141e:	0f 90       	pop	r0
    1420:	0f 90       	pop	r0
    1422:	0f 90       	pop	r0
    1424:	cf 91       	pop	r28
    1426:	df 91       	pop	r29
    1428:	08 95       	ret

0000142a <DIO_u8_READ_PORT>:

u8 DIO_u8_READ_PORT(u8 Port )
{
    142a:	df 93       	push	r29
    142c:	cf 93       	push	r28
    142e:	00 d0       	rcall	.+0      	; 0x1430 <DIO_u8_READ_PORT+0x6>
    1430:	00 d0       	rcall	.+0      	; 0x1432 <DIO_u8_READ_PORT+0x8>
    1432:	00 d0       	rcall	.+0      	; 0x1434 <DIO_u8_READ_PORT+0xa>
    1434:	cd b7       	in	r28, 0x3d	; 61
    1436:	de b7       	in	r29, 0x3e	; 62
    1438:	8b 83       	std	Y+3, r24	; 0x03
	if (Port >= PORTA && Port <= PORTD){
    143a:	8b 81       	ldd	r24, Y+3	; 0x03
    143c:	84 30       	cpi	r24, 0x04	; 4
    143e:	a8 f5       	brcc	.+106    	; 0x14aa <DIO_u8_READ_PORT+0x80>
		u8 Value;
		switch(Port){
    1440:	8b 81       	ldd	r24, Y+3	; 0x03
    1442:	28 2f       	mov	r18, r24
    1444:	30 e0       	ldi	r19, 0x00	; 0
    1446:	3e 83       	std	Y+6, r19	; 0x06
    1448:	2d 83       	std	Y+5, r18	; 0x05
    144a:	8d 81       	ldd	r24, Y+5	; 0x05
    144c:	9e 81       	ldd	r25, Y+6	; 0x06
    144e:	81 30       	cpi	r24, 0x01	; 1
    1450:	91 05       	cpc	r25, r1
    1452:	d1 f0       	breq	.+52     	; 0x1488 <DIO_u8_READ_PORT+0x5e>
    1454:	2d 81       	ldd	r18, Y+5	; 0x05
    1456:	3e 81       	ldd	r19, Y+6	; 0x06
    1458:	22 30       	cpi	r18, 0x02	; 2
    145a:	31 05       	cpc	r19, r1
    145c:	2c f4       	brge	.+10     	; 0x1468 <DIO_u8_READ_PORT+0x3e>
    145e:	8d 81       	ldd	r24, Y+5	; 0x05
    1460:	9e 81       	ldd	r25, Y+6	; 0x06
    1462:	00 97       	sbiw	r24, 0x00	; 0
    1464:	61 f0       	breq	.+24     	; 0x147e <DIO_u8_READ_PORT+0x54>
    1466:	1e c0       	rjmp	.+60     	; 0x14a4 <DIO_u8_READ_PORT+0x7a>
    1468:	2d 81       	ldd	r18, Y+5	; 0x05
    146a:	3e 81       	ldd	r19, Y+6	; 0x06
    146c:	22 30       	cpi	r18, 0x02	; 2
    146e:	31 05       	cpc	r19, r1
    1470:	81 f0       	breq	.+32     	; 0x1492 <DIO_u8_READ_PORT+0x68>
    1472:	8d 81       	ldd	r24, Y+5	; 0x05
    1474:	9e 81       	ldd	r25, Y+6	; 0x06
    1476:	83 30       	cpi	r24, 0x03	; 3
    1478:	91 05       	cpc	r25, r1
    147a:	81 f0       	breq	.+32     	; 0x149c <DIO_u8_READ_PORT+0x72>
    147c:	13 c0       	rjmp	.+38     	; 0x14a4 <DIO_u8_READ_PORT+0x7a>
		case PORTA:
			Value = PINA_REGISTER;
    147e:	e9 e3       	ldi	r30, 0x39	; 57
    1480:	f0 e0       	ldi	r31, 0x00	; 0
    1482:	80 81       	ld	r24, Z
    1484:	8a 83       	std	Y+2, r24	; 0x02
    1486:	0e c0       	rjmp	.+28     	; 0x14a4 <DIO_u8_READ_PORT+0x7a>
			break;

		case PORTB:
			Value = PINB_REGISTER;
    1488:	e6 e3       	ldi	r30, 0x36	; 54
    148a:	f0 e0       	ldi	r31, 0x00	; 0
    148c:	80 81       	ld	r24, Z
    148e:	8a 83       	std	Y+2, r24	; 0x02
    1490:	09 c0       	rjmp	.+18     	; 0x14a4 <DIO_u8_READ_PORT+0x7a>
			break;

		case PORTC:
			Value = PINC_REGISTER;
    1492:	e3 e3       	ldi	r30, 0x33	; 51
    1494:	f0 e0       	ldi	r31, 0x00	; 0
    1496:	80 81       	ld	r24, Z
    1498:	8a 83       	std	Y+2, r24	; 0x02
    149a:	04 c0       	rjmp	.+8      	; 0x14a4 <DIO_u8_READ_PORT+0x7a>
			break;

		case PORTD:
			Value = PIND_REGISTER;
    149c:	e0 e3       	ldi	r30, 0x30	; 48
    149e:	f0 e0       	ldi	r31, 0x00	; 0
    14a0:	80 81       	ld	r24, Z
    14a2:	8a 83       	std	Y+2, r24	; 0x02
			break;
		}
		return Value;
    14a4:	9a 81       	ldd	r25, Y+2	; 0x02
    14a6:	9c 83       	std	Y+4, r25	; 0x04
    14a8:	03 c0       	rjmp	.+6      	; 0x14b0 <DIO_u8_READ_PORT+0x86>
	}else{
		u8 Local_u8_error_state=ERR;
    14aa:	19 82       	std	Y+1, r1	; 0x01
		return Local_u8_error_state;
    14ac:	29 81       	ldd	r18, Y+1	; 0x01
    14ae:	2c 83       	std	Y+4, r18	; 0x04
    14b0:	8c 81       	ldd	r24, Y+4	; 0x04
	}
}
    14b2:	26 96       	adiw	r28, 0x06	; 6
    14b4:	0f b6       	in	r0, 0x3f	; 63
    14b6:	f8 94       	cli
    14b8:	de bf       	out	0x3e, r29	; 62
    14ba:	0f be       	out	0x3f, r0	; 63
    14bc:	cd bf       	out	0x3d, r28	; 61
    14be:	cf 91       	pop	r28
    14c0:	df 91       	pop	r29
    14c2:	08 95       	ret

000014c4 <DIO_u8_READ_PIN>:
u8 DIO_u8_READ_PIN(u8 Port , u8 Pin)
{
    14c4:	df 93       	push	r29
    14c6:	cf 93       	push	r28
    14c8:	cd b7       	in	r28, 0x3d	; 61
    14ca:	de b7       	in	r29, 0x3e	; 62
    14cc:	27 97       	sbiw	r28, 0x07	; 7
    14ce:	0f b6       	in	r0, 0x3f	; 63
    14d0:	f8 94       	cli
    14d2:	de bf       	out	0x3e, r29	; 62
    14d4:	0f be       	out	0x3f, r0	; 63
    14d6:	cd bf       	out	0x3d, r28	; 61
    14d8:	8b 83       	std	Y+3, r24	; 0x03
    14da:	6c 83       	std	Y+4, r22	; 0x04
	u8 Local_u8_error_state =OK;
    14dc:	81 e0       	ldi	r24, 0x01	; 1
    14de:	8a 83       	std	Y+2, r24	; 0x02

	if ((Port >= PORTA && Port <= PORTD) && (Pin >= PIN0 && Pin <= PIN7))
    14e0:	8b 81       	ldd	r24, Y+3	; 0x03
    14e2:	84 30       	cpi	r24, 0x04	; 4
    14e4:	08 f0       	brcs	.+2      	; 0x14e8 <DIO_u8_READ_PIN+0x24>
    14e6:	70 c0       	rjmp	.+224    	; 0x15c8 <DIO_u8_READ_PIN+0x104>
    14e8:	8c 81       	ldd	r24, Y+4	; 0x04
    14ea:	88 30       	cpi	r24, 0x08	; 8
    14ec:	08 f0       	brcs	.+2      	; 0x14f0 <DIO_u8_READ_PIN+0x2c>
    14ee:	6c c0       	rjmp	.+216    	; 0x15c8 <DIO_u8_READ_PIN+0x104>
	{
		Local_u8_error_state = OK;
    14f0:	81 e0       	ldi	r24, 0x01	; 1
    14f2:	8a 83       	std	Y+2, r24	; 0x02
		u8 Value;
		switch(Port){
    14f4:	8b 81       	ldd	r24, Y+3	; 0x03
    14f6:	28 2f       	mov	r18, r24
    14f8:	30 e0       	ldi	r19, 0x00	; 0
    14fa:	3f 83       	std	Y+7, r19	; 0x07
    14fc:	2e 83       	std	Y+6, r18	; 0x06
    14fe:	4e 81       	ldd	r20, Y+6	; 0x06
    1500:	5f 81       	ldd	r21, Y+7	; 0x07
    1502:	41 30       	cpi	r20, 0x01	; 1
    1504:	51 05       	cpc	r21, r1
    1506:	41 f1       	breq	.+80     	; 0x1558 <DIO_u8_READ_PIN+0x94>
    1508:	8e 81       	ldd	r24, Y+6	; 0x06
    150a:	9f 81       	ldd	r25, Y+7	; 0x07
    150c:	82 30       	cpi	r24, 0x02	; 2
    150e:	91 05       	cpc	r25, r1
    1510:	34 f4       	brge	.+12     	; 0x151e <DIO_u8_READ_PIN+0x5a>
    1512:	2e 81       	ldd	r18, Y+6	; 0x06
    1514:	3f 81       	ldd	r19, Y+7	; 0x07
    1516:	21 15       	cp	r18, r1
    1518:	31 05       	cpc	r19, r1
    151a:	61 f0       	breq	.+24     	; 0x1534 <DIO_u8_READ_PIN+0x70>
    151c:	52 c0       	rjmp	.+164    	; 0x15c2 <DIO_u8_READ_PIN+0xfe>
    151e:	4e 81       	ldd	r20, Y+6	; 0x06
    1520:	5f 81       	ldd	r21, Y+7	; 0x07
    1522:	42 30       	cpi	r20, 0x02	; 2
    1524:	51 05       	cpc	r21, r1
    1526:	51 f1       	breq	.+84     	; 0x157c <DIO_u8_READ_PIN+0xb8>
    1528:	8e 81       	ldd	r24, Y+6	; 0x06
    152a:	9f 81       	ldd	r25, Y+7	; 0x07
    152c:	83 30       	cpi	r24, 0x03	; 3
    152e:	91 05       	cpc	r25, r1
    1530:	b9 f1       	breq	.+110    	; 0x15a0 <DIO_u8_READ_PIN+0xdc>
    1532:	47 c0       	rjmp	.+142    	; 0x15c2 <DIO_u8_READ_PIN+0xfe>
		case PORTA:
			Value= GET_BIT(PINA_REGISTER,Pin);
    1534:	e9 e3       	ldi	r30, 0x39	; 57
    1536:	f0 e0       	ldi	r31, 0x00	; 0
    1538:	80 81       	ld	r24, Z
    153a:	28 2f       	mov	r18, r24
    153c:	30 e0       	ldi	r19, 0x00	; 0
    153e:	8c 81       	ldd	r24, Y+4	; 0x04
    1540:	88 2f       	mov	r24, r24
    1542:	90 e0       	ldi	r25, 0x00	; 0
    1544:	a9 01       	movw	r20, r18
    1546:	02 c0       	rjmp	.+4      	; 0x154c <DIO_u8_READ_PIN+0x88>
    1548:	55 95       	asr	r21
    154a:	47 95       	ror	r20
    154c:	8a 95       	dec	r24
    154e:	e2 f7       	brpl	.-8      	; 0x1548 <DIO_u8_READ_PIN+0x84>
    1550:	ca 01       	movw	r24, r20
    1552:	81 70       	andi	r24, 0x01	; 1
    1554:	89 83       	std	Y+1, r24	; 0x01
    1556:	35 c0       	rjmp	.+106    	; 0x15c2 <DIO_u8_READ_PIN+0xfe>
			break;

		case PORTB:
			Value= GET_BIT(PINB_REGISTER,Pin);
    1558:	e6 e3       	ldi	r30, 0x36	; 54
    155a:	f0 e0       	ldi	r31, 0x00	; 0
    155c:	80 81       	ld	r24, Z
    155e:	28 2f       	mov	r18, r24
    1560:	30 e0       	ldi	r19, 0x00	; 0
    1562:	8c 81       	ldd	r24, Y+4	; 0x04
    1564:	88 2f       	mov	r24, r24
    1566:	90 e0       	ldi	r25, 0x00	; 0
    1568:	a9 01       	movw	r20, r18
    156a:	02 c0       	rjmp	.+4      	; 0x1570 <DIO_u8_READ_PIN+0xac>
    156c:	55 95       	asr	r21
    156e:	47 95       	ror	r20
    1570:	8a 95       	dec	r24
    1572:	e2 f7       	brpl	.-8      	; 0x156c <DIO_u8_READ_PIN+0xa8>
    1574:	ca 01       	movw	r24, r20
    1576:	81 70       	andi	r24, 0x01	; 1
    1578:	89 83       	std	Y+1, r24	; 0x01
    157a:	23 c0       	rjmp	.+70     	; 0x15c2 <DIO_u8_READ_PIN+0xfe>
			break;

		case PORTC:
			Value= GET_BIT(PINC_REGISTER,Pin);
    157c:	e3 e3       	ldi	r30, 0x33	; 51
    157e:	f0 e0       	ldi	r31, 0x00	; 0
    1580:	80 81       	ld	r24, Z
    1582:	28 2f       	mov	r18, r24
    1584:	30 e0       	ldi	r19, 0x00	; 0
    1586:	8c 81       	ldd	r24, Y+4	; 0x04
    1588:	88 2f       	mov	r24, r24
    158a:	90 e0       	ldi	r25, 0x00	; 0
    158c:	a9 01       	movw	r20, r18
    158e:	02 c0       	rjmp	.+4      	; 0x1594 <DIO_u8_READ_PIN+0xd0>
    1590:	55 95       	asr	r21
    1592:	47 95       	ror	r20
    1594:	8a 95       	dec	r24
    1596:	e2 f7       	brpl	.-8      	; 0x1590 <DIO_u8_READ_PIN+0xcc>
    1598:	ca 01       	movw	r24, r20
    159a:	81 70       	andi	r24, 0x01	; 1
    159c:	89 83       	std	Y+1, r24	; 0x01
    159e:	11 c0       	rjmp	.+34     	; 0x15c2 <DIO_u8_READ_PIN+0xfe>
			break;

		case PORTD:
			Value= GET_BIT(PIND_REGISTER,Pin);
    15a0:	e0 e3       	ldi	r30, 0x30	; 48
    15a2:	f0 e0       	ldi	r31, 0x00	; 0
    15a4:	80 81       	ld	r24, Z
    15a6:	28 2f       	mov	r18, r24
    15a8:	30 e0       	ldi	r19, 0x00	; 0
    15aa:	8c 81       	ldd	r24, Y+4	; 0x04
    15ac:	88 2f       	mov	r24, r24
    15ae:	90 e0       	ldi	r25, 0x00	; 0
    15b0:	a9 01       	movw	r20, r18
    15b2:	02 c0       	rjmp	.+4      	; 0x15b8 <DIO_u8_READ_PIN+0xf4>
    15b4:	55 95       	asr	r21
    15b6:	47 95       	ror	r20
    15b8:	8a 95       	dec	r24
    15ba:	e2 f7       	brpl	.-8      	; 0x15b4 <DIO_u8_READ_PIN+0xf0>
    15bc:	ca 01       	movw	r24, r20
    15be:	81 70       	andi	r24, 0x01	; 1
    15c0:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
		return Value;
    15c2:	59 81       	ldd	r21, Y+1	; 0x01
    15c4:	5d 83       	std	Y+5, r21	; 0x05
    15c6:	03 c0       	rjmp	.+6      	; 0x15ce <DIO_u8_READ_PIN+0x10a>

	}else{
		Local_u8_error_state=ERR;
    15c8:	1a 82       	std	Y+2, r1	; 0x02
		return Local_u8_error_state;
    15ca:	8a 81       	ldd	r24, Y+2	; 0x02
    15cc:	8d 83       	std	Y+5, r24	; 0x05
    15ce:	8d 81       	ldd	r24, Y+5	; 0x05
	}
}
    15d0:	27 96       	adiw	r28, 0x07	; 7
    15d2:	0f b6       	in	r0, 0x3f	; 63
    15d4:	f8 94       	cli
    15d6:	de bf       	out	0x3e, r29	; 62
    15d8:	0f be       	out	0x3f, r0	; 63
    15da:	cd bf       	out	0x3d, r28	; 61
    15dc:	cf 91       	pop	r28
    15de:	df 91       	pop	r29
    15e0:	08 95       	ret

000015e2 <INTERRUPT_GIE_ENABLE>:
#include "BIT_MATH.h"

// MCUCR & MCUCSR - controls the type of trigger - rising edge , falling edge etc...

void INTERRUPT_GIE_ENABLE()
{
    15e2:	df 93       	push	r29
    15e4:	cf 93       	push	r28
    15e6:	cd b7       	in	r28, 0x3d	; 61
    15e8:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,SREG_I);
    15ea:	af e5       	ldi	r26, 0x5F	; 95
    15ec:	b0 e0       	ldi	r27, 0x00	; 0
    15ee:	ef e5       	ldi	r30, 0x5F	; 95
    15f0:	f0 e0       	ldi	r31, 0x00	; 0
    15f2:	80 81       	ld	r24, Z
    15f4:	80 68       	ori	r24, 0x80	; 128
    15f6:	8c 93       	st	X, r24
}
    15f8:	cf 91       	pop	r28
    15fa:	df 91       	pop	r29
    15fc:	08 95       	ret

000015fe <INTERRUPT_GIE_DISABLE>:

void  INTERRUPT_GIE_DISABLE()
{
    15fe:	df 93       	push	r29
    1600:	cf 93       	push	r28
    1602:	cd b7       	in	r28, 0x3d	; 61
    1604:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(SREG,SREG_I);
    1606:	af e5       	ldi	r26, 0x5F	; 95
    1608:	b0 e0       	ldi	r27, 0x00	; 0
    160a:	ef e5       	ldi	r30, 0x5F	; 95
    160c:	f0 e0       	ldi	r31, 0x00	; 0
    160e:	80 81       	ld	r24, Z
    1610:	8f 77       	andi	r24, 0x7F	; 127
    1612:	8c 93       	st	X, r24
}
    1614:	cf 91       	pop	r28
    1616:	df 91       	pop	r29
    1618:	08 95       	ret

0000161a <INTERRUPT_INIT>:

void INTERRUPT_INIT(u8 INTERRUPT_PIN_X , u8 MOOD_X)
{
    161a:	df 93       	push	r29
    161c:	cf 93       	push	r28
    161e:	cd b7       	in	r28, 0x3d	; 61
    1620:	de b7       	in	r29, 0x3e	; 62
    1622:	2a 97       	sbiw	r28, 0x0a	; 10
    1624:	0f b6       	in	r0, 0x3f	; 63
    1626:	f8 94       	cli
    1628:	de bf       	out	0x3e, r29	; 62
    162a:	0f be       	out	0x3f, r0	; 63
    162c:	cd bf       	out	0x3d, r28	; 61
    162e:	89 83       	std	Y+1, r24	; 0x01
    1630:	6a 83       	std	Y+2, r22	; 0x02
	switch(INTERRUPT_PIN_X){
    1632:	89 81       	ldd	r24, Y+1	; 0x01
    1634:	28 2f       	mov	r18, r24
    1636:	30 e0       	ldi	r19, 0x00	; 0
    1638:	3a 87       	std	Y+10, r19	; 0x0a
    163a:	29 87       	std	Y+9, r18	; 0x09
    163c:	89 85       	ldd	r24, Y+9	; 0x09
    163e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1640:	81 30       	cpi	r24, 0x01	; 1
    1642:	91 05       	cpc	r25, r1
    1644:	09 f4       	brne	.+2      	; 0x1648 <INTERRUPT_INIT+0x2e>
    1646:	52 c0       	rjmp	.+164    	; 0x16ec <INTERRUPT_INIT+0xd2>
    1648:	29 85       	ldd	r18, Y+9	; 0x09
    164a:	3a 85       	ldd	r19, Y+10	; 0x0a
    164c:	22 30       	cpi	r18, 0x02	; 2
    164e:	31 05       	cpc	r19, r1
    1650:	09 f4       	brne	.+2      	; 0x1654 <INTERRUPT_INIT+0x3a>
    1652:	93 c0       	rjmp	.+294    	; 0x177a <INTERRUPT_INIT+0x160>
    1654:	89 85       	ldd	r24, Y+9	; 0x09
    1656:	9a 85       	ldd	r25, Y+10	; 0x0a
    1658:	00 97       	sbiw	r24, 0x00	; 0
    165a:	09 f0       	breq	.+2      	; 0x165e <INTERRUPT_INIT+0x44>
    165c:	b3 c0       	rjmp	.+358    	; 0x17c4 <INTERRUPT_INIT+0x1aa>

	case INTERRUPT_PIN_0:
		switch(MOOD_X){
    165e:	8a 81       	ldd	r24, Y+2	; 0x02
    1660:	28 2f       	mov	r18, r24
    1662:	30 e0       	ldi	r19, 0x00	; 0
    1664:	38 87       	std	Y+8, r19	; 0x08
    1666:	2f 83       	std	Y+7, r18	; 0x07
    1668:	8f 81       	ldd	r24, Y+7	; 0x07
    166a:	98 85       	ldd	r25, Y+8	; 0x08
    166c:	81 30       	cpi	r24, 0x01	; 1
    166e:	91 05       	cpc	r25, r1
    1670:	c1 f0       	breq	.+48     	; 0x16a2 <INTERRUPT_INIT+0x88>
    1672:	2f 81       	ldd	r18, Y+7	; 0x07
    1674:	38 85       	ldd	r19, Y+8	; 0x08
    1676:	22 30       	cpi	r18, 0x02	; 2
    1678:	31 05       	cpc	r19, r1
    167a:	11 f1       	breq	.+68     	; 0x16c0 <INTERRUPT_INIT+0xa6>
    167c:	8f 81       	ldd	r24, Y+7	; 0x07
    167e:	98 85       	ldd	r25, Y+8	; 0x08
    1680:	00 97       	sbiw	r24, 0x00	; 0
    1682:	61 f5       	brne	.+88     	; 0x16dc <INTERRUPT_INIT+0xc2>
		case MOOD_FALL:
			// set sense control for Int0 to falling edge
			SET_BIT(MCUCR , ISC01);
    1684:	a5 e5       	ldi	r26, 0x55	; 85
    1686:	b0 e0       	ldi	r27, 0x00	; 0
    1688:	e5 e5       	ldi	r30, 0x55	; 85
    168a:	f0 e0       	ldi	r31, 0x00	; 0
    168c:	80 81       	ld	r24, Z
    168e:	82 60       	ori	r24, 0x02	; 2
    1690:	8c 93       	st	X, r24
			CLEAR_BIT(MCUCR , ISC00);
    1692:	a5 e5       	ldi	r26, 0x55	; 85
    1694:	b0 e0       	ldi	r27, 0x00	; 0
    1696:	e5 e5       	ldi	r30, 0x55	; 85
    1698:	f0 e0       	ldi	r31, 0x00	; 0
    169a:	80 81       	ld	r24, Z
    169c:	8e 7f       	andi	r24, 0xFE	; 254
    169e:	8c 93       	st	X, r24
    16a0:	1d c0       	rjmp	.+58     	; 0x16dc <INTERRUPT_INIT+0xc2>
			break;
		case MOOD_RISE:
			// set sense control for Int0 to Rising edge
			SET_BIT(MCUCR , ISC01);
    16a2:	a5 e5       	ldi	r26, 0x55	; 85
    16a4:	b0 e0       	ldi	r27, 0x00	; 0
    16a6:	e5 e5       	ldi	r30, 0x55	; 85
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	80 81       	ld	r24, Z
    16ac:	82 60       	ori	r24, 0x02	; 2
    16ae:	8c 93       	st	X, r24
			SET_BIT(MCUCR , ISC00);
    16b0:	a5 e5       	ldi	r26, 0x55	; 85
    16b2:	b0 e0       	ldi	r27, 0x00	; 0
    16b4:	e5 e5       	ldi	r30, 0x55	; 85
    16b6:	f0 e0       	ldi	r31, 0x00	; 0
    16b8:	80 81       	ld	r24, Z
    16ba:	81 60       	ori	r24, 0x01	; 1
    16bc:	8c 93       	st	X, r24
    16be:	0e c0       	rjmp	.+28     	; 0x16dc <INTERRUPT_INIT+0xc2>
			break;
		case MOOD_LOGIC:
			// set sense control for Int0 to Logical Change
			CLEAR_BIT(MCUCR , ISC01);
    16c0:	a5 e5       	ldi	r26, 0x55	; 85
    16c2:	b0 e0       	ldi	r27, 0x00	; 0
    16c4:	e5 e5       	ldi	r30, 0x55	; 85
    16c6:	f0 e0       	ldi	r31, 0x00	; 0
    16c8:	80 81       	ld	r24, Z
    16ca:	8d 7f       	andi	r24, 0xFD	; 253
    16cc:	8c 93       	st	X, r24
			SET_BIT(MCUCR , ISC00);
    16ce:	a5 e5       	ldi	r26, 0x55	; 85
    16d0:	b0 e0       	ldi	r27, 0x00	; 0
    16d2:	e5 e5       	ldi	r30, 0x55	; 85
    16d4:	f0 e0       	ldi	r31, 0x00	; 0
    16d6:	80 81       	ld	r24, Z
    16d8:	81 60       	ori	r24, 0x01	; 1
    16da:	8c 93       	st	X, r24
			break;
		}
		SET_BIT(GICR, GICR_INT0);
    16dc:	ab e5       	ldi	r26, 0x5B	; 91
    16de:	b0 e0       	ldi	r27, 0x00	; 0
    16e0:	eb e5       	ldi	r30, 0x5B	; 91
    16e2:	f0 e0       	ldi	r31, 0x00	; 0
    16e4:	80 81       	ld	r24, Z
    16e6:	80 64       	ori	r24, 0x40	; 64
    16e8:	8c 93       	st	X, r24
    16ea:	6c c0       	rjmp	.+216    	; 0x17c4 <INTERRUPT_INIT+0x1aa>
		break;

		case INTERRUPT_PIN_1:
			switch(MOOD_X){
    16ec:	8a 81       	ldd	r24, Y+2	; 0x02
    16ee:	28 2f       	mov	r18, r24
    16f0:	30 e0       	ldi	r19, 0x00	; 0
    16f2:	3e 83       	std	Y+6, r19	; 0x06
    16f4:	2d 83       	std	Y+5, r18	; 0x05
    16f6:	8d 81       	ldd	r24, Y+5	; 0x05
    16f8:	9e 81       	ldd	r25, Y+6	; 0x06
    16fa:	81 30       	cpi	r24, 0x01	; 1
    16fc:	91 05       	cpc	r25, r1
    16fe:	c1 f0       	breq	.+48     	; 0x1730 <INTERRUPT_INIT+0x116>
    1700:	2d 81       	ldd	r18, Y+5	; 0x05
    1702:	3e 81       	ldd	r19, Y+6	; 0x06
    1704:	22 30       	cpi	r18, 0x02	; 2
    1706:	31 05       	cpc	r19, r1
    1708:	11 f1       	breq	.+68     	; 0x174e <INTERRUPT_INIT+0x134>
    170a:	8d 81       	ldd	r24, Y+5	; 0x05
    170c:	9e 81       	ldd	r25, Y+6	; 0x06
    170e:	00 97       	sbiw	r24, 0x00	; 0
    1710:	61 f5       	brne	.+88     	; 0x176a <INTERRUPT_INIT+0x150>
			case MOOD_FALL:
				// set sense control for Int0 to falling edge
				SET_BIT(MCUCR , ISC11);
    1712:	a5 e5       	ldi	r26, 0x55	; 85
    1714:	b0 e0       	ldi	r27, 0x00	; 0
    1716:	e5 e5       	ldi	r30, 0x55	; 85
    1718:	f0 e0       	ldi	r31, 0x00	; 0
    171a:	80 81       	ld	r24, Z
    171c:	88 60       	ori	r24, 0x08	; 8
    171e:	8c 93       	st	X, r24
				CLEAR_BIT(MCUCR , ISC10);
    1720:	a5 e5       	ldi	r26, 0x55	; 85
    1722:	b0 e0       	ldi	r27, 0x00	; 0
    1724:	e5 e5       	ldi	r30, 0x55	; 85
    1726:	f0 e0       	ldi	r31, 0x00	; 0
    1728:	80 81       	ld	r24, Z
    172a:	8b 7f       	andi	r24, 0xFB	; 251
    172c:	8c 93       	st	X, r24
    172e:	1d c0       	rjmp	.+58     	; 0x176a <INTERRUPT_INIT+0x150>
				break;
			case MOOD_RISE:
				// set sense control for Int0 to Rising edge
				SET_BIT(MCUCR , ISC11);
    1730:	a5 e5       	ldi	r26, 0x55	; 85
    1732:	b0 e0       	ldi	r27, 0x00	; 0
    1734:	e5 e5       	ldi	r30, 0x55	; 85
    1736:	f0 e0       	ldi	r31, 0x00	; 0
    1738:	80 81       	ld	r24, Z
    173a:	88 60       	ori	r24, 0x08	; 8
    173c:	8c 93       	st	X, r24
				SET_BIT(MCUCR , ISC10);
    173e:	a5 e5       	ldi	r26, 0x55	; 85
    1740:	b0 e0       	ldi	r27, 0x00	; 0
    1742:	e5 e5       	ldi	r30, 0x55	; 85
    1744:	f0 e0       	ldi	r31, 0x00	; 0
    1746:	80 81       	ld	r24, Z
    1748:	84 60       	ori	r24, 0x04	; 4
    174a:	8c 93       	st	X, r24
    174c:	0e c0       	rjmp	.+28     	; 0x176a <INTERRUPT_INIT+0x150>
				break;
			case MOOD_LOGIC:
				// set sense control for Int0 to Logical Change
				CLEAR_BIT(MCUCR , ISC11);
    174e:	a5 e5       	ldi	r26, 0x55	; 85
    1750:	b0 e0       	ldi	r27, 0x00	; 0
    1752:	e5 e5       	ldi	r30, 0x55	; 85
    1754:	f0 e0       	ldi	r31, 0x00	; 0
    1756:	80 81       	ld	r24, Z
    1758:	87 7f       	andi	r24, 0xF7	; 247
    175a:	8c 93       	st	X, r24
				SET_BIT(MCUCR , ISC10);
    175c:	a5 e5       	ldi	r26, 0x55	; 85
    175e:	b0 e0       	ldi	r27, 0x00	; 0
    1760:	e5 e5       	ldi	r30, 0x55	; 85
    1762:	f0 e0       	ldi	r31, 0x00	; 0
    1764:	80 81       	ld	r24, Z
    1766:	84 60       	ori	r24, 0x04	; 4
    1768:	8c 93       	st	X, r24
				break;
			}
			SET_BIT(GICR, GICR_INT1);
    176a:	ab e5       	ldi	r26, 0x5B	; 91
    176c:	b0 e0       	ldi	r27, 0x00	; 0
    176e:	eb e5       	ldi	r30, 0x5B	; 91
    1770:	f0 e0       	ldi	r31, 0x00	; 0
    1772:	80 81       	ld	r24, Z
    1774:	80 68       	ori	r24, 0x80	; 128
    1776:	8c 93       	st	X, r24
    1778:	25 c0       	rjmp	.+74     	; 0x17c4 <INTERRUPT_INIT+0x1aa>
			break;

			case INTERRUPT_PIN_2:
				switch(MOOD_X){
    177a:	8a 81       	ldd	r24, Y+2	; 0x02
    177c:	28 2f       	mov	r18, r24
    177e:	30 e0       	ldi	r19, 0x00	; 0
    1780:	3c 83       	std	Y+4, r19	; 0x04
    1782:	2b 83       	std	Y+3, r18	; 0x03
    1784:	8b 81       	ldd	r24, Y+3	; 0x03
    1786:	9c 81       	ldd	r25, Y+4	; 0x04
    1788:	00 97       	sbiw	r24, 0x00	; 0
    178a:	31 f0       	breq	.+12     	; 0x1798 <INTERRUPT_INIT+0x17e>
    178c:	2b 81       	ldd	r18, Y+3	; 0x03
    178e:	3c 81       	ldd	r19, Y+4	; 0x04
    1790:	21 30       	cpi	r18, 0x01	; 1
    1792:	31 05       	cpc	r19, r1
    1794:	49 f0       	breq	.+18     	; 0x17a8 <INTERRUPT_INIT+0x18e>
    1796:	0f c0       	rjmp	.+30     	; 0x17b6 <INTERRUPT_INIT+0x19c>
				case MOOD_FALL:
					CLEAR_BIT(MCUCSR,ISC2);
    1798:	a4 e5       	ldi	r26, 0x54	; 84
    179a:	b0 e0       	ldi	r27, 0x00	; 0
    179c:	e4 e5       	ldi	r30, 0x54	; 84
    179e:	f0 e0       	ldi	r31, 0x00	; 0
    17a0:	80 81       	ld	r24, Z
    17a2:	8f 7b       	andi	r24, 0xBF	; 191
    17a4:	8c 93       	st	X, r24
    17a6:	07 c0       	rjmp	.+14     	; 0x17b6 <INTERRUPT_INIT+0x19c>
					break;
				case MOOD_RISE:
					SET_BIT(MCUCSR,ISC2);
    17a8:	a4 e5       	ldi	r26, 0x54	; 84
    17aa:	b0 e0       	ldi	r27, 0x00	; 0
    17ac:	e4 e5       	ldi	r30, 0x54	; 84
    17ae:	f0 e0       	ldi	r31, 0x00	; 0
    17b0:	80 81       	ld	r24, Z
    17b2:	80 64       	ori	r24, 0x40	; 64
    17b4:	8c 93       	st	X, r24
					break;
				}
				SET_BIT(GICR, GICR_INT2);
    17b6:	ab e5       	ldi	r26, 0x5B	; 91
    17b8:	b0 e0       	ldi	r27, 0x00	; 0
    17ba:	eb e5       	ldi	r30, 0x5B	; 91
    17bc:	f0 e0       	ldi	r31, 0x00	; 0
    17be:	80 81       	ld	r24, Z
    17c0:	80 62       	ori	r24, 0x20	; 32
    17c2:	8c 93       	st	X, r24
				break;
	}
}
    17c4:	2a 96       	adiw	r28, 0x0a	; 10
    17c6:	0f b6       	in	r0, 0x3f	; 63
    17c8:	f8 94       	cli
    17ca:	de bf       	out	0x3e, r29	; 62
    17cc:	0f be       	out	0x3f, r0	; 63
    17ce:	cd bf       	out	0x3d, r28	; 61
    17d0:	cf 91       	pop	r28
    17d2:	df 91       	pop	r29
    17d4:	08 95       	ret

000017d6 <intToString>:
#include "STD_TYPES.h"
#include "LCD.h"
#include "avr/delay.h"


void intToString(int num, char str[]) {
    17d6:	df 93       	push	r29
    17d8:	cf 93       	push	r28
    17da:	cd b7       	in	r28, 0x3d	; 61
    17dc:	de b7       	in	r29, 0x3e	; 62
    17de:	2b 97       	sbiw	r28, 0x0b	; 11
    17e0:	0f b6       	in	r0, 0x3f	; 63
    17e2:	f8 94       	cli
    17e4:	de bf       	out	0x3e, r29	; 62
    17e6:	0f be       	out	0x3f, r0	; 63
    17e8:	cd bf       	out	0x3d, r28	; 61
    17ea:	99 87       	std	Y+9, r25	; 0x09
    17ec:	88 87       	std	Y+8, r24	; 0x08
    17ee:	7b 87       	std	Y+11, r23	; 0x0b
    17f0:	6a 87       	std	Y+10, r22	; 0x0a
	int index = 0;
    17f2:	1f 82       	std	Y+7, r1	; 0x07
    17f4:	1e 82       	std	Y+6, r1	; 0x06

	if (num == 0) {
    17f6:	88 85       	ldd	r24, Y+8	; 0x08
    17f8:	99 85       	ldd	r25, Y+9	; 0x09
    17fa:	00 97       	sbiw	r24, 0x00	; 0
    17fc:	71 f5       	brne	.+92     	; 0x185a <intToString+0x84>
		str[index++] = '0';
    17fe:	2e 81       	ldd	r18, Y+6	; 0x06
    1800:	3f 81       	ldd	r19, Y+7	; 0x07
    1802:	8a 85       	ldd	r24, Y+10	; 0x0a
    1804:	9b 85       	ldd	r25, Y+11	; 0x0b
    1806:	fc 01       	movw	r30, r24
    1808:	e2 0f       	add	r30, r18
    180a:	f3 1f       	adc	r31, r19
    180c:	80 e3       	ldi	r24, 0x30	; 48
    180e:	80 83       	st	Z, r24
    1810:	8e 81       	ldd	r24, Y+6	; 0x06
    1812:	9f 81       	ldd	r25, Y+7	; 0x07
    1814:	01 96       	adiw	r24, 0x01	; 1
    1816:	9f 83       	std	Y+7, r25	; 0x07
    1818:	8e 83       	std	Y+6, r24	; 0x06
    181a:	24 c0       	rjmp	.+72     	; 0x1864 <intToString+0x8e>
	} else {
		while (num > 0) {
			str[index++] = num % 10 + '0';
    181c:	2e 81       	ldd	r18, Y+6	; 0x06
    181e:	3f 81       	ldd	r19, Y+7	; 0x07
    1820:	8a 85       	ldd	r24, Y+10	; 0x0a
    1822:	9b 85       	ldd	r25, Y+11	; 0x0b
    1824:	fc 01       	movw	r30, r24
    1826:	e2 0f       	add	r30, r18
    1828:	f3 1f       	adc	r31, r19
    182a:	88 85       	ldd	r24, Y+8	; 0x08
    182c:	99 85       	ldd	r25, Y+9	; 0x09
    182e:	2a e0       	ldi	r18, 0x0A	; 10
    1830:	30 e0       	ldi	r19, 0x00	; 0
    1832:	b9 01       	movw	r22, r18
    1834:	0e 94 ac 15 	call	0x2b58	; 0x2b58 <__divmodhi4>
    1838:	80 5d       	subi	r24, 0xD0	; 208
    183a:	80 83       	st	Z, r24
    183c:	8e 81       	ldd	r24, Y+6	; 0x06
    183e:	9f 81       	ldd	r25, Y+7	; 0x07
    1840:	01 96       	adiw	r24, 0x01	; 1
    1842:	9f 83       	std	Y+7, r25	; 0x07
    1844:	8e 83       	std	Y+6, r24	; 0x06
			num /= 10;
    1846:	88 85       	ldd	r24, Y+8	; 0x08
    1848:	99 85       	ldd	r25, Y+9	; 0x09
    184a:	2a e0       	ldi	r18, 0x0A	; 10
    184c:	30 e0       	ldi	r19, 0x00	; 0
    184e:	b9 01       	movw	r22, r18
    1850:	0e 94 ac 15 	call	0x2b58	; 0x2b58 <__divmodhi4>
    1854:	cb 01       	movw	r24, r22
    1856:	99 87       	std	Y+9, r25	; 0x09
    1858:	88 87       	std	Y+8, r24	; 0x08
	int index = 0;

	if (num == 0) {
		str[index++] = '0';
	} else {
		while (num > 0) {
    185a:	88 85       	ldd	r24, Y+8	; 0x08
    185c:	99 85       	ldd	r25, Y+9	; 0x09
    185e:	18 16       	cp	r1, r24
    1860:	19 06       	cpc	r1, r25
    1862:	e4 f2       	brlt	.-72     	; 0x181c <intToString+0x46>
			str[index++] = num % 10 + '0';
			num /= 10;
		}
	}

	str[index] = '\0';
    1864:	2e 81       	ldd	r18, Y+6	; 0x06
    1866:	3f 81       	ldd	r19, Y+7	; 0x07
    1868:	8a 85       	ldd	r24, Y+10	; 0x0a
    186a:	9b 85       	ldd	r25, Y+11	; 0x0b
    186c:	fc 01       	movw	r30, r24
    186e:	e2 0f       	add	r30, r18
    1870:	f3 1f       	adc	r31, r19
    1872:	10 82       	st	Z, r1

	// Reverse the string
	for (int i = 0, j = index - 1; i < j; i++, j--) {
    1874:	1d 82       	std	Y+5, r1	; 0x05
    1876:	1c 82       	std	Y+4, r1	; 0x04
    1878:	8e 81       	ldd	r24, Y+6	; 0x06
    187a:	9f 81       	ldd	r25, Y+7	; 0x07
    187c:	01 97       	sbiw	r24, 0x01	; 1
    187e:	9b 83       	std	Y+3, r25	; 0x03
    1880:	8a 83       	std	Y+2, r24	; 0x02
    1882:	2c c0       	rjmp	.+88     	; 0x18dc <intToString+0x106>
		char temp = str[i];
    1884:	2c 81       	ldd	r18, Y+4	; 0x04
    1886:	3d 81       	ldd	r19, Y+5	; 0x05
    1888:	8a 85       	ldd	r24, Y+10	; 0x0a
    188a:	9b 85       	ldd	r25, Y+11	; 0x0b
    188c:	fc 01       	movw	r30, r24
    188e:	e2 0f       	add	r30, r18
    1890:	f3 1f       	adc	r31, r19
    1892:	80 81       	ld	r24, Z
    1894:	89 83       	std	Y+1, r24	; 0x01
		str[i] = str[j];
    1896:	2c 81       	ldd	r18, Y+4	; 0x04
    1898:	3d 81       	ldd	r19, Y+5	; 0x05
    189a:	8a 85       	ldd	r24, Y+10	; 0x0a
    189c:	9b 85       	ldd	r25, Y+11	; 0x0b
    189e:	dc 01       	movw	r26, r24
    18a0:	a2 0f       	add	r26, r18
    18a2:	b3 1f       	adc	r27, r19
    18a4:	2a 81       	ldd	r18, Y+2	; 0x02
    18a6:	3b 81       	ldd	r19, Y+3	; 0x03
    18a8:	8a 85       	ldd	r24, Y+10	; 0x0a
    18aa:	9b 85       	ldd	r25, Y+11	; 0x0b
    18ac:	fc 01       	movw	r30, r24
    18ae:	e2 0f       	add	r30, r18
    18b0:	f3 1f       	adc	r31, r19
    18b2:	80 81       	ld	r24, Z
    18b4:	8c 93       	st	X, r24
		str[j] = temp;
    18b6:	2a 81       	ldd	r18, Y+2	; 0x02
    18b8:	3b 81       	ldd	r19, Y+3	; 0x03
    18ba:	8a 85       	ldd	r24, Y+10	; 0x0a
    18bc:	9b 85       	ldd	r25, Y+11	; 0x0b
    18be:	fc 01       	movw	r30, r24
    18c0:	e2 0f       	add	r30, r18
    18c2:	f3 1f       	adc	r31, r19
    18c4:	89 81       	ldd	r24, Y+1	; 0x01
    18c6:	80 83       	st	Z, r24
	}

	str[index] = '\0';

	// Reverse the string
	for (int i = 0, j = index - 1; i < j; i++, j--) {
    18c8:	8c 81       	ldd	r24, Y+4	; 0x04
    18ca:	9d 81       	ldd	r25, Y+5	; 0x05
    18cc:	01 96       	adiw	r24, 0x01	; 1
    18ce:	9d 83       	std	Y+5, r25	; 0x05
    18d0:	8c 83       	std	Y+4, r24	; 0x04
    18d2:	8a 81       	ldd	r24, Y+2	; 0x02
    18d4:	9b 81       	ldd	r25, Y+3	; 0x03
    18d6:	01 97       	sbiw	r24, 0x01	; 1
    18d8:	9b 83       	std	Y+3, r25	; 0x03
    18da:	8a 83       	std	Y+2, r24	; 0x02
    18dc:	2c 81       	ldd	r18, Y+4	; 0x04
    18de:	3d 81       	ldd	r19, Y+5	; 0x05
    18e0:	8a 81       	ldd	r24, Y+2	; 0x02
    18e2:	9b 81       	ldd	r25, Y+3	; 0x03
    18e4:	28 17       	cp	r18, r24
    18e6:	39 07       	cpc	r19, r25
    18e8:	6c f2       	brlt	.-102    	; 0x1884 <intToString+0xae>
		char temp = str[i];
		str[i] = str[j];
		str[j] = temp;
	}
}
    18ea:	2b 96       	adiw	r28, 0x0b	; 11
    18ec:	0f b6       	in	r0, 0x3f	; 63
    18ee:	f8 94       	cli
    18f0:	de bf       	out	0x3e, r29	; 62
    18f2:	0f be       	out	0x3f, r0	; 63
    18f4:	cd bf       	out	0x3d, r28	; 61
    18f6:	cf 91       	pop	r28
    18f8:	df 91       	pop	r29
    18fa:	08 95       	ret

000018fc <LCD_WRITE_COMMAND>:


void LCD_WRITE_COMMAND(u8 Data)
{
    18fc:	df 93       	push	r29
    18fe:	cf 93       	push	r28
    1900:	cd b7       	in	r28, 0x3d	; 61
    1902:	de b7       	in	r29, 0x3e	; 62
    1904:	2f 97       	sbiw	r28, 0x0f	; 15
    1906:	0f b6       	in	r0, 0x3f	; 63
    1908:	f8 94       	cli
    190a:	de bf       	out	0x3e, r29	; 62
    190c:	0f be       	out	0x3f, r0	; 63
    190e:	cd bf       	out	0x3d, r28	; 61
    1910:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_u8_WRITE_PIN(CONTROL_PORT, RS , 0);
    1912:	83 e0       	ldi	r24, 0x03	; 3
    1914:	65 e0       	ldi	r22, 0x05	; 5
    1916:	40 e0       	ldi	r20, 0x00	; 0
    1918:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>
	DIO_u8_WRITE_PIN(CONTROL_PORT, RW , 0);
    191c:	83 e0       	ldi	r24, 0x03	; 3
    191e:	66 e0       	ldi	r22, 0x06	; 6
    1920:	40 e0       	ldi	r20, 0x00	; 0
    1922:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>

	DIO_u8_WRITE_PORT(DATA_PORT, Data);
    1926:	82 e0       	ldi	r24, 0x02	; 2
    1928:	6f 85       	ldd	r22, Y+15	; 0x0f
    192a:	0e 94 ca 09 	call	0x1394	; 0x1394 <DIO_u8_WRITE_PORT>


	DIO_u8_WRITE_PIN(CONTROL_PORT, E , 1);
    192e:	83 e0       	ldi	r24, 0x03	; 3
    1930:	67 e0       	ldi	r22, 0x07	; 7
    1932:	41 e0       	ldi	r20, 0x01	; 1
    1934:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>
    1938:	80 e0       	ldi	r24, 0x00	; 0
    193a:	90 e0       	ldi	r25, 0x00	; 0
    193c:	a0 e8       	ldi	r26, 0x80	; 128
    193e:	bf e3       	ldi	r27, 0x3F	; 63
    1940:	8b 87       	std	Y+11, r24	; 0x0b
    1942:	9c 87       	std	Y+12, r25	; 0x0c
    1944:	ad 87       	std	Y+13, r26	; 0x0d
    1946:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1948:	6b 85       	ldd	r22, Y+11	; 0x0b
    194a:	7c 85       	ldd	r23, Y+12	; 0x0c
    194c:	8d 85       	ldd	r24, Y+13	; 0x0d
    194e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1950:	20 e0       	ldi	r18, 0x00	; 0
    1952:	30 e0       	ldi	r19, 0x00	; 0
    1954:	4a ef       	ldi	r20, 0xFA	; 250
    1956:	54 e4       	ldi	r21, 0x44	; 68
    1958:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    195c:	dc 01       	movw	r26, r24
    195e:	cb 01       	movw	r24, r22
    1960:	8f 83       	std	Y+7, r24	; 0x07
    1962:	98 87       	std	Y+8, r25	; 0x08
    1964:	a9 87       	std	Y+9, r26	; 0x09
    1966:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1968:	6f 81       	ldd	r22, Y+7	; 0x07
    196a:	78 85       	ldd	r23, Y+8	; 0x08
    196c:	89 85       	ldd	r24, Y+9	; 0x09
    196e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1970:	20 e0       	ldi	r18, 0x00	; 0
    1972:	30 e0       	ldi	r19, 0x00	; 0
    1974:	40 e8       	ldi	r20, 0x80	; 128
    1976:	5f e3       	ldi	r21, 0x3F	; 63
    1978:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    197c:	88 23       	and	r24, r24
    197e:	2c f4       	brge	.+10     	; 0x198a <LCD_WRITE_COMMAND+0x8e>
		__ticks = 1;
    1980:	81 e0       	ldi	r24, 0x01	; 1
    1982:	90 e0       	ldi	r25, 0x00	; 0
    1984:	9e 83       	std	Y+6, r25	; 0x06
    1986:	8d 83       	std	Y+5, r24	; 0x05
    1988:	3f c0       	rjmp	.+126    	; 0x1a08 <LCD_WRITE_COMMAND+0x10c>
	else if (__tmp > 65535)
    198a:	6f 81       	ldd	r22, Y+7	; 0x07
    198c:	78 85       	ldd	r23, Y+8	; 0x08
    198e:	89 85       	ldd	r24, Y+9	; 0x09
    1990:	9a 85       	ldd	r25, Y+10	; 0x0a
    1992:	20 e0       	ldi	r18, 0x00	; 0
    1994:	3f ef       	ldi	r19, 0xFF	; 255
    1996:	4f e7       	ldi	r20, 0x7F	; 127
    1998:	57 e4       	ldi	r21, 0x47	; 71
    199a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    199e:	18 16       	cp	r1, r24
    19a0:	4c f5       	brge	.+82     	; 0x19f4 <LCD_WRITE_COMMAND+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19a2:	6b 85       	ldd	r22, Y+11	; 0x0b
    19a4:	7c 85       	ldd	r23, Y+12	; 0x0c
    19a6:	8d 85       	ldd	r24, Y+13	; 0x0d
    19a8:	9e 85       	ldd	r25, Y+14	; 0x0e
    19aa:	20 e0       	ldi	r18, 0x00	; 0
    19ac:	30 e0       	ldi	r19, 0x00	; 0
    19ae:	40 e2       	ldi	r20, 0x20	; 32
    19b0:	51 e4       	ldi	r21, 0x41	; 65
    19b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19b6:	dc 01       	movw	r26, r24
    19b8:	cb 01       	movw	r24, r22
    19ba:	bc 01       	movw	r22, r24
    19bc:	cd 01       	movw	r24, r26
    19be:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19c2:	dc 01       	movw	r26, r24
    19c4:	cb 01       	movw	r24, r22
    19c6:	9e 83       	std	Y+6, r25	; 0x06
    19c8:	8d 83       	std	Y+5, r24	; 0x05
    19ca:	0f c0       	rjmp	.+30     	; 0x19ea <LCD_WRITE_COMMAND+0xee>
    19cc:	88 ec       	ldi	r24, 0xC8	; 200
    19ce:	90 e0       	ldi	r25, 0x00	; 0
    19d0:	9c 83       	std	Y+4, r25	; 0x04
    19d2:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    19d4:	8b 81       	ldd	r24, Y+3	; 0x03
    19d6:	9c 81       	ldd	r25, Y+4	; 0x04
    19d8:	01 97       	sbiw	r24, 0x01	; 1
    19da:	f1 f7       	brne	.-4      	; 0x19d8 <LCD_WRITE_COMMAND+0xdc>
    19dc:	9c 83       	std	Y+4, r25	; 0x04
    19de:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19e0:	8d 81       	ldd	r24, Y+5	; 0x05
    19e2:	9e 81       	ldd	r25, Y+6	; 0x06
    19e4:	01 97       	sbiw	r24, 0x01	; 1
    19e6:	9e 83       	std	Y+6, r25	; 0x06
    19e8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19ea:	8d 81       	ldd	r24, Y+5	; 0x05
    19ec:	9e 81       	ldd	r25, Y+6	; 0x06
    19ee:	00 97       	sbiw	r24, 0x00	; 0
    19f0:	69 f7       	brne	.-38     	; 0x19cc <LCD_WRITE_COMMAND+0xd0>
    19f2:	14 c0       	rjmp	.+40     	; 0x1a1c <LCD_WRITE_COMMAND+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19f4:	6f 81       	ldd	r22, Y+7	; 0x07
    19f6:	78 85       	ldd	r23, Y+8	; 0x08
    19f8:	89 85       	ldd	r24, Y+9	; 0x09
    19fa:	9a 85       	ldd	r25, Y+10	; 0x0a
    19fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a00:	dc 01       	movw	r26, r24
    1a02:	cb 01       	movw	r24, r22
    1a04:	9e 83       	std	Y+6, r25	; 0x06
    1a06:	8d 83       	std	Y+5, r24	; 0x05
    1a08:	8d 81       	ldd	r24, Y+5	; 0x05
    1a0a:	9e 81       	ldd	r25, Y+6	; 0x06
    1a0c:	9a 83       	std	Y+2, r25	; 0x02
    1a0e:	89 83       	std	Y+1, r24	; 0x01
    1a10:	89 81       	ldd	r24, Y+1	; 0x01
    1a12:	9a 81       	ldd	r25, Y+2	; 0x02
    1a14:	01 97       	sbiw	r24, 0x01	; 1
    1a16:	f1 f7       	brne	.-4      	; 0x1a14 <LCD_WRITE_COMMAND+0x118>
    1a18:	9a 83       	std	Y+2, r25	; 0x02
    1a1a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	DIO_u8_WRITE_PIN(CONTROL_PORT, E , 0);
    1a1c:	83 e0       	ldi	r24, 0x03	; 3
    1a1e:	67 e0       	ldi	r22, 0x07	; 7
    1a20:	40 e0       	ldi	r20, 0x00	; 0
    1a22:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>
}
    1a26:	2f 96       	adiw	r28, 0x0f	; 15
    1a28:	0f b6       	in	r0, 0x3f	; 63
    1a2a:	f8 94       	cli
    1a2c:	de bf       	out	0x3e, r29	; 62
    1a2e:	0f be       	out	0x3f, r0	; 63
    1a30:	cd bf       	out	0x3d, r28	; 61
    1a32:	cf 91       	pop	r28
    1a34:	df 91       	pop	r29
    1a36:	08 95       	ret

00001a38 <LCD_CLEAR>:

void LCD_CLEAR(){
    1a38:	df 93       	push	r29
    1a3a:	cf 93       	push	r28
    1a3c:	cd b7       	in	r28, 0x3d	; 61
    1a3e:	de b7       	in	r29, 0x3e	; 62
    1a40:	2e 97       	sbiw	r28, 0x0e	; 14
    1a42:	0f b6       	in	r0, 0x3f	; 63
    1a44:	f8 94       	cli
    1a46:	de bf       	out	0x3e, r29	; 62
    1a48:	0f be       	out	0x3f, r0	; 63
    1a4a:	cd bf       	out	0x3d, r28	; 61
	LCD_WRITE_COMMAND(0b00000001);
    1a4c:	81 e0       	ldi	r24, 0x01	; 1
    1a4e:	0e 94 7e 0c 	call	0x18fc	; 0x18fc <LCD_WRITE_COMMAND>
    1a52:	80 e0       	ldi	r24, 0x00	; 0
    1a54:	90 e0       	ldi	r25, 0x00	; 0
    1a56:	a0 e0       	ldi	r26, 0x00	; 0
    1a58:	b0 e4       	ldi	r27, 0x40	; 64
    1a5a:	8b 87       	std	Y+11, r24	; 0x0b
    1a5c:	9c 87       	std	Y+12, r25	; 0x0c
    1a5e:	ad 87       	std	Y+13, r26	; 0x0d
    1a60:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a62:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a64:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a66:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a68:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a6a:	20 e0       	ldi	r18, 0x00	; 0
    1a6c:	30 e0       	ldi	r19, 0x00	; 0
    1a6e:	4a ef       	ldi	r20, 0xFA	; 250
    1a70:	54 e4       	ldi	r21, 0x44	; 68
    1a72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a76:	dc 01       	movw	r26, r24
    1a78:	cb 01       	movw	r24, r22
    1a7a:	8f 83       	std	Y+7, r24	; 0x07
    1a7c:	98 87       	std	Y+8, r25	; 0x08
    1a7e:	a9 87       	std	Y+9, r26	; 0x09
    1a80:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1a82:	6f 81       	ldd	r22, Y+7	; 0x07
    1a84:	78 85       	ldd	r23, Y+8	; 0x08
    1a86:	89 85       	ldd	r24, Y+9	; 0x09
    1a88:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a8a:	20 e0       	ldi	r18, 0x00	; 0
    1a8c:	30 e0       	ldi	r19, 0x00	; 0
    1a8e:	40 e8       	ldi	r20, 0x80	; 128
    1a90:	5f e3       	ldi	r21, 0x3F	; 63
    1a92:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1a96:	88 23       	and	r24, r24
    1a98:	2c f4       	brge	.+10     	; 0x1aa4 <LCD_CLEAR+0x6c>
		__ticks = 1;
    1a9a:	81 e0       	ldi	r24, 0x01	; 1
    1a9c:	90 e0       	ldi	r25, 0x00	; 0
    1a9e:	9e 83       	std	Y+6, r25	; 0x06
    1aa0:	8d 83       	std	Y+5, r24	; 0x05
    1aa2:	3f c0       	rjmp	.+126    	; 0x1b22 <LCD_CLEAR+0xea>
	else if (__tmp > 65535)
    1aa4:	6f 81       	ldd	r22, Y+7	; 0x07
    1aa6:	78 85       	ldd	r23, Y+8	; 0x08
    1aa8:	89 85       	ldd	r24, Y+9	; 0x09
    1aaa:	9a 85       	ldd	r25, Y+10	; 0x0a
    1aac:	20 e0       	ldi	r18, 0x00	; 0
    1aae:	3f ef       	ldi	r19, 0xFF	; 255
    1ab0:	4f e7       	ldi	r20, 0x7F	; 127
    1ab2:	57 e4       	ldi	r21, 0x47	; 71
    1ab4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ab8:	18 16       	cp	r1, r24
    1aba:	4c f5       	brge	.+82     	; 0x1b0e <LCD_CLEAR+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1abc:	6b 85       	ldd	r22, Y+11	; 0x0b
    1abe:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ac0:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ac2:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ac4:	20 e0       	ldi	r18, 0x00	; 0
    1ac6:	30 e0       	ldi	r19, 0x00	; 0
    1ac8:	40 e2       	ldi	r20, 0x20	; 32
    1aca:	51 e4       	ldi	r21, 0x41	; 65
    1acc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ad0:	dc 01       	movw	r26, r24
    1ad2:	cb 01       	movw	r24, r22
    1ad4:	bc 01       	movw	r22, r24
    1ad6:	cd 01       	movw	r24, r26
    1ad8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1adc:	dc 01       	movw	r26, r24
    1ade:	cb 01       	movw	r24, r22
    1ae0:	9e 83       	std	Y+6, r25	; 0x06
    1ae2:	8d 83       	std	Y+5, r24	; 0x05
    1ae4:	0f c0       	rjmp	.+30     	; 0x1b04 <LCD_CLEAR+0xcc>
    1ae6:	88 ec       	ldi	r24, 0xC8	; 200
    1ae8:	90 e0       	ldi	r25, 0x00	; 0
    1aea:	9c 83       	std	Y+4, r25	; 0x04
    1aec:	8b 83       	std	Y+3, r24	; 0x03
    1aee:	8b 81       	ldd	r24, Y+3	; 0x03
    1af0:	9c 81       	ldd	r25, Y+4	; 0x04
    1af2:	01 97       	sbiw	r24, 0x01	; 1
    1af4:	f1 f7       	brne	.-4      	; 0x1af2 <LCD_CLEAR+0xba>
    1af6:	9c 83       	std	Y+4, r25	; 0x04
    1af8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1afa:	8d 81       	ldd	r24, Y+5	; 0x05
    1afc:	9e 81       	ldd	r25, Y+6	; 0x06
    1afe:	01 97       	sbiw	r24, 0x01	; 1
    1b00:	9e 83       	std	Y+6, r25	; 0x06
    1b02:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b04:	8d 81       	ldd	r24, Y+5	; 0x05
    1b06:	9e 81       	ldd	r25, Y+6	; 0x06
    1b08:	00 97       	sbiw	r24, 0x00	; 0
    1b0a:	69 f7       	brne	.-38     	; 0x1ae6 <LCD_CLEAR+0xae>
    1b0c:	14 c0       	rjmp	.+40     	; 0x1b36 <LCD_CLEAR+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b0e:	6f 81       	ldd	r22, Y+7	; 0x07
    1b10:	78 85       	ldd	r23, Y+8	; 0x08
    1b12:	89 85       	ldd	r24, Y+9	; 0x09
    1b14:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b16:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b1a:	dc 01       	movw	r26, r24
    1b1c:	cb 01       	movw	r24, r22
    1b1e:	9e 83       	std	Y+6, r25	; 0x06
    1b20:	8d 83       	std	Y+5, r24	; 0x05
    1b22:	8d 81       	ldd	r24, Y+5	; 0x05
    1b24:	9e 81       	ldd	r25, Y+6	; 0x06
    1b26:	9a 83       	std	Y+2, r25	; 0x02
    1b28:	89 83       	std	Y+1, r24	; 0x01
    1b2a:	89 81       	ldd	r24, Y+1	; 0x01
    1b2c:	9a 81       	ldd	r25, Y+2	; 0x02
    1b2e:	01 97       	sbiw	r24, 0x01	; 1
    1b30:	f1 f7       	brne	.-4      	; 0x1b2e <LCD_CLEAR+0xf6>
    1b32:	9a 83       	std	Y+2, r25	; 0x02
    1b34:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    1b36:	2e 96       	adiw	r28, 0x0e	; 14
    1b38:	0f b6       	in	r0, 0x3f	; 63
    1b3a:	f8 94       	cli
    1b3c:	de bf       	out	0x3e, r29	; 62
    1b3e:	0f be       	out	0x3f, r0	; 63
    1b40:	cd bf       	out	0x3d, r28	; 61
    1b42:	cf 91       	pop	r28
    1b44:	df 91       	pop	r29
    1b46:	08 95       	ret

00001b48 <LCD_INIT>:

void LCD_INIT()
{
    1b48:	df 93       	push	r29
    1b4a:	cf 93       	push	r28
    1b4c:	cd b7       	in	r28, 0x3d	; 61
    1b4e:	de b7       	in	r29, 0x3e	; 62
    1b50:	6c 97       	sbiw	r28, 0x1c	; 28
    1b52:	0f b6       	in	r0, 0x3f	; 63
    1b54:	f8 94       	cli
    1b56:	de bf       	out	0x3e, r29	; 62
    1b58:	0f be       	out	0x3f, r0	; 63
    1b5a:	cd bf       	out	0x3d, r28	; 61

	DIO_u8_SET_PIN(CONTROL_PORT , RS, OUTPUT);
    1b5c:	83 e0       	ldi	r24, 0x03	; 3
    1b5e:	65 e0       	ldi	r22, 0x05	; 5
    1b60:	41 e0       	ldi	r20, 0x01	; 1
    1b62:	0e 94 74 07 	call	0xee8	; 0xee8 <DIO_u8_SET_PIN>
	DIO_u8_SET_PIN(CONTROL_PORT , RW, OUTPUT);
    1b66:	83 e0       	ldi	r24, 0x03	; 3
    1b68:	66 e0       	ldi	r22, 0x06	; 6
    1b6a:	41 e0       	ldi	r20, 0x01	; 1
    1b6c:	0e 94 74 07 	call	0xee8	; 0xee8 <DIO_u8_SET_PIN>
	DIO_u8_SET_PIN(CONTROL_PORT , E , OUTPUT);
    1b70:	83 e0       	ldi	r24, 0x03	; 3
    1b72:	67 e0       	ldi	r22, 0x07	; 7
    1b74:	41 e0       	ldi	r20, 0x01	; 1
    1b76:	0e 94 74 07 	call	0xee8	; 0xee8 <DIO_u8_SET_PIN>

	DIO_u8_SET_PORT(DATA_PORT, PORT_OUTPUT);
    1b7a:	82 e0       	ldi	r24, 0x02	; 2
    1b7c:	6f ef       	ldi	r22, 0xFF	; 255
    1b7e:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <DIO_u8_SET_PORT>

	//function set
	LCD_WRITE_COMMAND(0b00111000);
    1b82:	88 e3       	ldi	r24, 0x38	; 56
    1b84:	0e 94 7e 0c 	call	0x18fc	; 0x18fc <LCD_WRITE_COMMAND>
    1b88:	80 e0       	ldi	r24, 0x00	; 0
    1b8a:	90 e0       	ldi	r25, 0x00	; 0
    1b8c:	a0 e8       	ldi	r26, 0x80	; 128
    1b8e:	bf e3       	ldi	r27, 0x3F	; 63
    1b90:	89 8f       	std	Y+25, r24	; 0x19
    1b92:	9a 8f       	std	Y+26, r25	; 0x1a
    1b94:	ab 8f       	std	Y+27, r26	; 0x1b
    1b96:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b98:	69 8d       	ldd	r22, Y+25	; 0x19
    1b9a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1b9c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1b9e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1ba0:	20 e0       	ldi	r18, 0x00	; 0
    1ba2:	30 e0       	ldi	r19, 0x00	; 0
    1ba4:	4a ef       	ldi	r20, 0xFA	; 250
    1ba6:	54 e4       	ldi	r21, 0x44	; 68
    1ba8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bac:	dc 01       	movw	r26, r24
    1bae:	cb 01       	movw	r24, r22
    1bb0:	8d 8b       	std	Y+21, r24	; 0x15
    1bb2:	9e 8b       	std	Y+22, r25	; 0x16
    1bb4:	af 8b       	std	Y+23, r26	; 0x17
    1bb6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1bb8:	6d 89       	ldd	r22, Y+21	; 0x15
    1bba:	7e 89       	ldd	r23, Y+22	; 0x16
    1bbc:	8f 89       	ldd	r24, Y+23	; 0x17
    1bbe:	98 8d       	ldd	r25, Y+24	; 0x18
    1bc0:	20 e0       	ldi	r18, 0x00	; 0
    1bc2:	30 e0       	ldi	r19, 0x00	; 0
    1bc4:	40 e8       	ldi	r20, 0x80	; 128
    1bc6:	5f e3       	ldi	r21, 0x3F	; 63
    1bc8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1bcc:	88 23       	and	r24, r24
    1bce:	2c f4       	brge	.+10     	; 0x1bda <LCD_INIT+0x92>
		__ticks = 1;
    1bd0:	81 e0       	ldi	r24, 0x01	; 1
    1bd2:	90 e0       	ldi	r25, 0x00	; 0
    1bd4:	9c 8b       	std	Y+20, r25	; 0x14
    1bd6:	8b 8b       	std	Y+19, r24	; 0x13
    1bd8:	3f c0       	rjmp	.+126    	; 0x1c58 <LCD_INIT+0x110>
	else if (__tmp > 65535)
    1bda:	6d 89       	ldd	r22, Y+21	; 0x15
    1bdc:	7e 89       	ldd	r23, Y+22	; 0x16
    1bde:	8f 89       	ldd	r24, Y+23	; 0x17
    1be0:	98 8d       	ldd	r25, Y+24	; 0x18
    1be2:	20 e0       	ldi	r18, 0x00	; 0
    1be4:	3f ef       	ldi	r19, 0xFF	; 255
    1be6:	4f e7       	ldi	r20, 0x7F	; 127
    1be8:	57 e4       	ldi	r21, 0x47	; 71
    1bea:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1bee:	18 16       	cp	r1, r24
    1bf0:	4c f5       	brge	.+82     	; 0x1c44 <LCD_INIT+0xfc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1bf2:	69 8d       	ldd	r22, Y+25	; 0x19
    1bf4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1bf6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1bf8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1bfa:	20 e0       	ldi	r18, 0x00	; 0
    1bfc:	30 e0       	ldi	r19, 0x00	; 0
    1bfe:	40 e2       	ldi	r20, 0x20	; 32
    1c00:	51 e4       	ldi	r21, 0x41	; 65
    1c02:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c06:	dc 01       	movw	r26, r24
    1c08:	cb 01       	movw	r24, r22
    1c0a:	bc 01       	movw	r22, r24
    1c0c:	cd 01       	movw	r24, r26
    1c0e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c12:	dc 01       	movw	r26, r24
    1c14:	cb 01       	movw	r24, r22
    1c16:	9c 8b       	std	Y+20, r25	; 0x14
    1c18:	8b 8b       	std	Y+19, r24	; 0x13
    1c1a:	0f c0       	rjmp	.+30     	; 0x1c3a <LCD_INIT+0xf2>
    1c1c:	88 ec       	ldi	r24, 0xC8	; 200
    1c1e:	90 e0       	ldi	r25, 0x00	; 0
    1c20:	9a 8b       	std	Y+18, r25	; 0x12
    1c22:	89 8b       	std	Y+17, r24	; 0x11
    1c24:	89 89       	ldd	r24, Y+17	; 0x11
    1c26:	9a 89       	ldd	r25, Y+18	; 0x12
    1c28:	01 97       	sbiw	r24, 0x01	; 1
    1c2a:	f1 f7       	brne	.-4      	; 0x1c28 <LCD_INIT+0xe0>
    1c2c:	9a 8b       	std	Y+18, r25	; 0x12
    1c2e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c30:	8b 89       	ldd	r24, Y+19	; 0x13
    1c32:	9c 89       	ldd	r25, Y+20	; 0x14
    1c34:	01 97       	sbiw	r24, 0x01	; 1
    1c36:	9c 8b       	std	Y+20, r25	; 0x14
    1c38:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c3a:	8b 89       	ldd	r24, Y+19	; 0x13
    1c3c:	9c 89       	ldd	r25, Y+20	; 0x14
    1c3e:	00 97       	sbiw	r24, 0x00	; 0
    1c40:	69 f7       	brne	.-38     	; 0x1c1c <LCD_INIT+0xd4>
    1c42:	14 c0       	rjmp	.+40     	; 0x1c6c <LCD_INIT+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c44:	6d 89       	ldd	r22, Y+21	; 0x15
    1c46:	7e 89       	ldd	r23, Y+22	; 0x16
    1c48:	8f 89       	ldd	r24, Y+23	; 0x17
    1c4a:	98 8d       	ldd	r25, Y+24	; 0x18
    1c4c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c50:	dc 01       	movw	r26, r24
    1c52:	cb 01       	movw	r24, r22
    1c54:	9c 8b       	std	Y+20, r25	; 0x14
    1c56:	8b 8b       	std	Y+19, r24	; 0x13
    1c58:	8b 89       	ldd	r24, Y+19	; 0x13
    1c5a:	9c 89       	ldd	r25, Y+20	; 0x14
    1c5c:	98 8b       	std	Y+16, r25	; 0x10
    1c5e:	8f 87       	std	Y+15, r24	; 0x0f
    1c60:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c62:	98 89       	ldd	r25, Y+16	; 0x10
    1c64:	01 97       	sbiw	r24, 0x01	; 1
    1c66:	f1 f7       	brne	.-4      	; 0x1c64 <LCD_INIT+0x11c>
    1c68:	98 8b       	std	Y+16, r25	; 0x10
    1c6a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);


	//on-off control
	LCD_WRITE_COMMAND(0b00001110);
    1c6c:	8e e0       	ldi	r24, 0x0E	; 14
    1c6e:	0e 94 7e 0c 	call	0x18fc	; 0x18fc <LCD_WRITE_COMMAND>
    1c72:	80 e0       	ldi	r24, 0x00	; 0
    1c74:	90 e0       	ldi	r25, 0x00	; 0
    1c76:	a0 e8       	ldi	r26, 0x80	; 128
    1c78:	bf e3       	ldi	r27, 0x3F	; 63
    1c7a:	8b 87       	std	Y+11, r24	; 0x0b
    1c7c:	9c 87       	std	Y+12, r25	; 0x0c
    1c7e:	ad 87       	std	Y+13, r26	; 0x0d
    1c80:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c82:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c84:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c86:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c88:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c8a:	20 e0       	ldi	r18, 0x00	; 0
    1c8c:	30 e0       	ldi	r19, 0x00	; 0
    1c8e:	4a ef       	ldi	r20, 0xFA	; 250
    1c90:	54 e4       	ldi	r21, 0x44	; 68
    1c92:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c96:	dc 01       	movw	r26, r24
    1c98:	cb 01       	movw	r24, r22
    1c9a:	8f 83       	std	Y+7, r24	; 0x07
    1c9c:	98 87       	std	Y+8, r25	; 0x08
    1c9e:	a9 87       	std	Y+9, r26	; 0x09
    1ca0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1ca2:	6f 81       	ldd	r22, Y+7	; 0x07
    1ca4:	78 85       	ldd	r23, Y+8	; 0x08
    1ca6:	89 85       	ldd	r24, Y+9	; 0x09
    1ca8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1caa:	20 e0       	ldi	r18, 0x00	; 0
    1cac:	30 e0       	ldi	r19, 0x00	; 0
    1cae:	40 e8       	ldi	r20, 0x80	; 128
    1cb0:	5f e3       	ldi	r21, 0x3F	; 63
    1cb2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1cb6:	88 23       	and	r24, r24
    1cb8:	2c f4       	brge	.+10     	; 0x1cc4 <LCD_INIT+0x17c>
		__ticks = 1;
    1cba:	81 e0       	ldi	r24, 0x01	; 1
    1cbc:	90 e0       	ldi	r25, 0x00	; 0
    1cbe:	9e 83       	std	Y+6, r25	; 0x06
    1cc0:	8d 83       	std	Y+5, r24	; 0x05
    1cc2:	3f c0       	rjmp	.+126    	; 0x1d42 <LCD_INIT+0x1fa>
	else if (__tmp > 65535)
    1cc4:	6f 81       	ldd	r22, Y+7	; 0x07
    1cc6:	78 85       	ldd	r23, Y+8	; 0x08
    1cc8:	89 85       	ldd	r24, Y+9	; 0x09
    1cca:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ccc:	20 e0       	ldi	r18, 0x00	; 0
    1cce:	3f ef       	ldi	r19, 0xFF	; 255
    1cd0:	4f e7       	ldi	r20, 0x7F	; 127
    1cd2:	57 e4       	ldi	r21, 0x47	; 71
    1cd4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1cd8:	18 16       	cp	r1, r24
    1cda:	4c f5       	brge	.+82     	; 0x1d2e <LCD_INIT+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cdc:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cde:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ce0:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ce2:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ce4:	20 e0       	ldi	r18, 0x00	; 0
    1ce6:	30 e0       	ldi	r19, 0x00	; 0
    1ce8:	40 e2       	ldi	r20, 0x20	; 32
    1cea:	51 e4       	ldi	r21, 0x41	; 65
    1cec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cf0:	dc 01       	movw	r26, r24
    1cf2:	cb 01       	movw	r24, r22
    1cf4:	bc 01       	movw	r22, r24
    1cf6:	cd 01       	movw	r24, r26
    1cf8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cfc:	dc 01       	movw	r26, r24
    1cfe:	cb 01       	movw	r24, r22
    1d00:	9e 83       	std	Y+6, r25	; 0x06
    1d02:	8d 83       	std	Y+5, r24	; 0x05
    1d04:	0f c0       	rjmp	.+30     	; 0x1d24 <LCD_INIT+0x1dc>
    1d06:	88 ec       	ldi	r24, 0xC8	; 200
    1d08:	90 e0       	ldi	r25, 0x00	; 0
    1d0a:	9c 83       	std	Y+4, r25	; 0x04
    1d0c:	8b 83       	std	Y+3, r24	; 0x03
    1d0e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d10:	9c 81       	ldd	r25, Y+4	; 0x04
    1d12:	01 97       	sbiw	r24, 0x01	; 1
    1d14:	f1 f7       	brne	.-4      	; 0x1d12 <LCD_INIT+0x1ca>
    1d16:	9c 83       	std	Y+4, r25	; 0x04
    1d18:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d1a:	8d 81       	ldd	r24, Y+5	; 0x05
    1d1c:	9e 81       	ldd	r25, Y+6	; 0x06
    1d1e:	01 97       	sbiw	r24, 0x01	; 1
    1d20:	9e 83       	std	Y+6, r25	; 0x06
    1d22:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d24:	8d 81       	ldd	r24, Y+5	; 0x05
    1d26:	9e 81       	ldd	r25, Y+6	; 0x06
    1d28:	00 97       	sbiw	r24, 0x00	; 0
    1d2a:	69 f7       	brne	.-38     	; 0x1d06 <LCD_INIT+0x1be>
    1d2c:	14 c0       	rjmp	.+40     	; 0x1d56 <LCD_INIT+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d2e:	6f 81       	ldd	r22, Y+7	; 0x07
    1d30:	78 85       	ldd	r23, Y+8	; 0x08
    1d32:	89 85       	ldd	r24, Y+9	; 0x09
    1d34:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d36:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d3a:	dc 01       	movw	r26, r24
    1d3c:	cb 01       	movw	r24, r22
    1d3e:	9e 83       	std	Y+6, r25	; 0x06
    1d40:	8d 83       	std	Y+5, r24	; 0x05
    1d42:	8d 81       	ldd	r24, Y+5	; 0x05
    1d44:	9e 81       	ldd	r25, Y+6	; 0x06
    1d46:	9a 83       	std	Y+2, r25	; 0x02
    1d48:	89 83       	std	Y+1, r24	; 0x01
    1d4a:	89 81       	ldd	r24, Y+1	; 0x01
    1d4c:	9a 81       	ldd	r25, Y+2	; 0x02
    1d4e:	01 97       	sbiw	r24, 0x01	; 1
    1d50:	f1 f7       	brne	.-4      	; 0x1d4e <LCD_INIT+0x206>
    1d52:	9a 83       	std	Y+2, r25	; 0x02
    1d54:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

	LCD_CLEAR();
    1d56:	0e 94 1c 0d 	call	0x1a38	; 0x1a38 <LCD_CLEAR>

	//entry mood
	LCD_WRITE_COMMAND(0b00000110);
    1d5a:	86 e0       	ldi	r24, 0x06	; 6
    1d5c:	0e 94 7e 0c 	call	0x18fc	; 0x18fc <LCD_WRITE_COMMAND>
}
    1d60:	6c 96       	adiw	r28, 0x1c	; 28
    1d62:	0f b6       	in	r0, 0x3f	; 63
    1d64:	f8 94       	cli
    1d66:	de bf       	out	0x3e, r29	; 62
    1d68:	0f be       	out	0x3f, r0	; 63
    1d6a:	cd bf       	out	0x3d, r28	; 61
    1d6c:	cf 91       	pop	r28
    1d6e:	df 91       	pop	r29
    1d70:	08 95       	ret

00001d72 <LCD_WRITE_CHAR>:

void LCD_WRITE_CHAR(u8 Data)
{
    1d72:	df 93       	push	r29
    1d74:	cf 93       	push	r28
    1d76:	cd b7       	in	r28, 0x3d	; 61
    1d78:	de b7       	in	r29, 0x3e	; 62
    1d7a:	2f 97       	sbiw	r28, 0x0f	; 15
    1d7c:	0f b6       	in	r0, 0x3f	; 63
    1d7e:	f8 94       	cli
    1d80:	de bf       	out	0x3e, r29	; 62
    1d82:	0f be       	out	0x3f, r0	; 63
    1d84:	cd bf       	out	0x3d, r28	; 61
    1d86:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_u8_WRITE_PIN(CONTROL_PORT, RS , 1);
    1d88:	83 e0       	ldi	r24, 0x03	; 3
    1d8a:	65 e0       	ldi	r22, 0x05	; 5
    1d8c:	41 e0       	ldi	r20, 0x01	; 1
    1d8e:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>
	DIO_u8_WRITE_PIN(CONTROL_PORT, RW , 0);
    1d92:	83 e0       	ldi	r24, 0x03	; 3
    1d94:	66 e0       	ldi	r22, 0x06	; 6
    1d96:	40 e0       	ldi	r20, 0x00	; 0
    1d98:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>

	DIO_u8_WRITE_PORT(DATA_PORT, Data);
    1d9c:	82 e0       	ldi	r24, 0x02	; 2
    1d9e:	6f 85       	ldd	r22, Y+15	; 0x0f
    1da0:	0e 94 ca 09 	call	0x1394	; 0x1394 <DIO_u8_WRITE_PORT>


	DIO_u8_WRITE_PIN(CONTROL_PORT, E , 1);
    1da4:	83 e0       	ldi	r24, 0x03	; 3
    1da6:	67 e0       	ldi	r22, 0x07	; 7
    1da8:	41 e0       	ldi	r20, 0x01	; 1
    1daa:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>
    1dae:	80 e0       	ldi	r24, 0x00	; 0
    1db0:	90 e0       	ldi	r25, 0x00	; 0
    1db2:	a0 e8       	ldi	r26, 0x80	; 128
    1db4:	bf e3       	ldi	r27, 0x3F	; 63
    1db6:	8b 87       	std	Y+11, r24	; 0x0b
    1db8:	9c 87       	std	Y+12, r25	; 0x0c
    1dba:	ad 87       	std	Y+13, r26	; 0x0d
    1dbc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1dbe:	6b 85       	ldd	r22, Y+11	; 0x0b
    1dc0:	7c 85       	ldd	r23, Y+12	; 0x0c
    1dc2:	8d 85       	ldd	r24, Y+13	; 0x0d
    1dc4:	9e 85       	ldd	r25, Y+14	; 0x0e
    1dc6:	20 e0       	ldi	r18, 0x00	; 0
    1dc8:	30 e0       	ldi	r19, 0x00	; 0
    1dca:	4a ef       	ldi	r20, 0xFA	; 250
    1dcc:	54 e4       	ldi	r21, 0x44	; 68
    1dce:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dd2:	dc 01       	movw	r26, r24
    1dd4:	cb 01       	movw	r24, r22
    1dd6:	8f 83       	std	Y+7, r24	; 0x07
    1dd8:	98 87       	std	Y+8, r25	; 0x08
    1dda:	a9 87       	std	Y+9, r26	; 0x09
    1ddc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1dde:	6f 81       	ldd	r22, Y+7	; 0x07
    1de0:	78 85       	ldd	r23, Y+8	; 0x08
    1de2:	89 85       	ldd	r24, Y+9	; 0x09
    1de4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1de6:	20 e0       	ldi	r18, 0x00	; 0
    1de8:	30 e0       	ldi	r19, 0x00	; 0
    1dea:	40 e8       	ldi	r20, 0x80	; 128
    1dec:	5f e3       	ldi	r21, 0x3F	; 63
    1dee:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1df2:	88 23       	and	r24, r24
    1df4:	2c f4       	brge	.+10     	; 0x1e00 <LCD_WRITE_CHAR+0x8e>
		__ticks = 1;
    1df6:	81 e0       	ldi	r24, 0x01	; 1
    1df8:	90 e0       	ldi	r25, 0x00	; 0
    1dfa:	9e 83       	std	Y+6, r25	; 0x06
    1dfc:	8d 83       	std	Y+5, r24	; 0x05
    1dfe:	3f c0       	rjmp	.+126    	; 0x1e7e <LCD_WRITE_CHAR+0x10c>
	else if (__tmp > 65535)
    1e00:	6f 81       	ldd	r22, Y+7	; 0x07
    1e02:	78 85       	ldd	r23, Y+8	; 0x08
    1e04:	89 85       	ldd	r24, Y+9	; 0x09
    1e06:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e08:	20 e0       	ldi	r18, 0x00	; 0
    1e0a:	3f ef       	ldi	r19, 0xFF	; 255
    1e0c:	4f e7       	ldi	r20, 0x7F	; 127
    1e0e:	57 e4       	ldi	r21, 0x47	; 71
    1e10:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1e14:	18 16       	cp	r1, r24
    1e16:	4c f5       	brge	.+82     	; 0x1e6a <LCD_WRITE_CHAR+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e18:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e1a:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e1c:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e1e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e20:	20 e0       	ldi	r18, 0x00	; 0
    1e22:	30 e0       	ldi	r19, 0x00	; 0
    1e24:	40 e2       	ldi	r20, 0x20	; 32
    1e26:	51 e4       	ldi	r21, 0x41	; 65
    1e28:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e2c:	dc 01       	movw	r26, r24
    1e2e:	cb 01       	movw	r24, r22
    1e30:	bc 01       	movw	r22, r24
    1e32:	cd 01       	movw	r24, r26
    1e34:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e38:	dc 01       	movw	r26, r24
    1e3a:	cb 01       	movw	r24, r22
    1e3c:	9e 83       	std	Y+6, r25	; 0x06
    1e3e:	8d 83       	std	Y+5, r24	; 0x05
    1e40:	0f c0       	rjmp	.+30     	; 0x1e60 <LCD_WRITE_CHAR+0xee>
    1e42:	88 ec       	ldi	r24, 0xC8	; 200
    1e44:	90 e0       	ldi	r25, 0x00	; 0
    1e46:	9c 83       	std	Y+4, r25	; 0x04
    1e48:	8b 83       	std	Y+3, r24	; 0x03
    1e4a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e4c:	9c 81       	ldd	r25, Y+4	; 0x04
    1e4e:	01 97       	sbiw	r24, 0x01	; 1
    1e50:	f1 f7       	brne	.-4      	; 0x1e4e <LCD_WRITE_CHAR+0xdc>
    1e52:	9c 83       	std	Y+4, r25	; 0x04
    1e54:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e56:	8d 81       	ldd	r24, Y+5	; 0x05
    1e58:	9e 81       	ldd	r25, Y+6	; 0x06
    1e5a:	01 97       	sbiw	r24, 0x01	; 1
    1e5c:	9e 83       	std	Y+6, r25	; 0x06
    1e5e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e60:	8d 81       	ldd	r24, Y+5	; 0x05
    1e62:	9e 81       	ldd	r25, Y+6	; 0x06
    1e64:	00 97       	sbiw	r24, 0x00	; 0
    1e66:	69 f7       	brne	.-38     	; 0x1e42 <LCD_WRITE_CHAR+0xd0>
    1e68:	14 c0       	rjmp	.+40     	; 0x1e92 <LCD_WRITE_CHAR+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e6a:	6f 81       	ldd	r22, Y+7	; 0x07
    1e6c:	78 85       	ldd	r23, Y+8	; 0x08
    1e6e:	89 85       	ldd	r24, Y+9	; 0x09
    1e70:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e72:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e76:	dc 01       	movw	r26, r24
    1e78:	cb 01       	movw	r24, r22
    1e7a:	9e 83       	std	Y+6, r25	; 0x06
    1e7c:	8d 83       	std	Y+5, r24	; 0x05
    1e7e:	8d 81       	ldd	r24, Y+5	; 0x05
    1e80:	9e 81       	ldd	r25, Y+6	; 0x06
    1e82:	9a 83       	std	Y+2, r25	; 0x02
    1e84:	89 83       	std	Y+1, r24	; 0x01
    1e86:	89 81       	ldd	r24, Y+1	; 0x01
    1e88:	9a 81       	ldd	r25, Y+2	; 0x02
    1e8a:	01 97       	sbiw	r24, 0x01	; 1
    1e8c:	f1 f7       	brne	.-4      	; 0x1e8a <LCD_WRITE_CHAR+0x118>
    1e8e:	9a 83       	std	Y+2, r25	; 0x02
    1e90:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	DIO_u8_WRITE_PIN(CONTROL_PORT, E , 0);
    1e92:	83 e0       	ldi	r24, 0x03	; 3
    1e94:	67 e0       	ldi	r22, 0x07	; 7
    1e96:	40 e0       	ldi	r20, 0x00	; 0
    1e98:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>
}
    1e9c:	2f 96       	adiw	r28, 0x0f	; 15
    1e9e:	0f b6       	in	r0, 0x3f	; 63
    1ea0:	f8 94       	cli
    1ea2:	de bf       	out	0x3e, r29	; 62
    1ea4:	0f be       	out	0x3f, r0	; 63
    1ea6:	cd bf       	out	0x3d, r28	; 61
    1ea8:	cf 91       	pop	r28
    1eaa:	df 91       	pop	r29
    1eac:	08 95       	ret

00001eae <LCD_WRITE_STRING>:

void LCD_WRITE_STRING(u8 * Str)
{
    1eae:	df 93       	push	r29
    1eb0:	cf 93       	push	r28
    1eb2:	00 d0       	rcall	.+0      	; 0x1eb4 <LCD_WRITE_STRING+0x6>
    1eb4:	0f 92       	push	r0
    1eb6:	cd b7       	in	r28, 0x3d	; 61
    1eb8:	de b7       	in	r29, 0x3e	; 62
    1eba:	9b 83       	std	Y+3, r25	; 0x03
    1ebc:	8a 83       	std	Y+2, r24	; 0x02
	for(u8 i=0 ; Str[i] != '\0'; i++)
    1ebe:	19 82       	std	Y+1, r1	; 0x01
    1ec0:	0e c0       	rjmp	.+28     	; 0x1ede <LCD_WRITE_STRING+0x30>
	{
		LCD_WRITE_CHAR(Str[i]);
    1ec2:	89 81       	ldd	r24, Y+1	; 0x01
    1ec4:	28 2f       	mov	r18, r24
    1ec6:	30 e0       	ldi	r19, 0x00	; 0
    1ec8:	8a 81       	ldd	r24, Y+2	; 0x02
    1eca:	9b 81       	ldd	r25, Y+3	; 0x03
    1ecc:	fc 01       	movw	r30, r24
    1ece:	e2 0f       	add	r30, r18
    1ed0:	f3 1f       	adc	r31, r19
    1ed2:	80 81       	ld	r24, Z
    1ed4:	0e 94 b9 0e 	call	0x1d72	; 0x1d72 <LCD_WRITE_CHAR>
	DIO_u8_WRITE_PIN(CONTROL_PORT, E , 0);
}

void LCD_WRITE_STRING(u8 * Str)
{
	for(u8 i=0 ; Str[i] != '\0'; i++)
    1ed8:	89 81       	ldd	r24, Y+1	; 0x01
    1eda:	8f 5f       	subi	r24, 0xFF	; 255
    1edc:	89 83       	std	Y+1, r24	; 0x01
    1ede:	89 81       	ldd	r24, Y+1	; 0x01
    1ee0:	28 2f       	mov	r18, r24
    1ee2:	30 e0       	ldi	r19, 0x00	; 0
    1ee4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ee6:	9b 81       	ldd	r25, Y+3	; 0x03
    1ee8:	fc 01       	movw	r30, r24
    1eea:	e2 0f       	add	r30, r18
    1eec:	f3 1f       	adc	r31, r19
    1eee:	80 81       	ld	r24, Z
    1ef0:	88 23       	and	r24, r24
    1ef2:	39 f7       	brne	.-50     	; 0x1ec2 <LCD_WRITE_STRING+0x14>
	{
		LCD_WRITE_CHAR(Str[i]);
	}
}
    1ef4:	0f 90       	pop	r0
    1ef6:	0f 90       	pop	r0
    1ef8:	0f 90       	pop	r0
    1efa:	cf 91       	pop	r28
    1efc:	df 91       	pop	r29
    1efe:	08 95       	ret

00001f00 <LCD_GOTO>:

// setting position of display cursor in DDRAM
void LCD_GOTO(u8 x, u8 y)
{
    1f00:	df 93       	push	r29
    1f02:	cf 93       	push	r28
    1f04:	00 d0       	rcall	.+0      	; 0x1f06 <LCD_GOTO+0x6>
    1f06:	cd b7       	in	r28, 0x3d	; 61
    1f08:	de b7       	in	r29, 0x3e	; 62
    1f0a:	89 83       	std	Y+1, r24	; 0x01
    1f0c:	6a 83       	std	Y+2, r22	; 0x02
	LCD_WRITE_COMMAND(128+ y*0x40 + x);
    1f0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f10:	88 2f       	mov	r24, r24
    1f12:	90 e0       	ldi	r25, 0x00	; 0
    1f14:	02 96       	adiw	r24, 0x02	; 2
    1f16:	00 24       	eor	r0, r0
    1f18:	96 95       	lsr	r25
    1f1a:	87 95       	ror	r24
    1f1c:	07 94       	ror	r0
    1f1e:	96 95       	lsr	r25
    1f20:	87 95       	ror	r24
    1f22:	07 94       	ror	r0
    1f24:	98 2f       	mov	r25, r24
    1f26:	80 2d       	mov	r24, r0
    1f28:	98 2f       	mov	r25, r24
    1f2a:	89 81       	ldd	r24, Y+1	; 0x01
    1f2c:	89 0f       	add	r24, r25
    1f2e:	0e 94 7e 0c 	call	0x18fc	; 0x18fc <LCD_WRITE_COMMAND>
}
    1f32:	0f 90       	pop	r0
    1f34:	0f 90       	pop	r0
    1f36:	cf 91       	pop	r28
    1f38:	df 91       	pop	r29
    1f3a:	08 95       	ret

00001f3c <LCD_SHIFT>:

void LCD_SHIFT(u8 Direction)
{
    1f3c:	df 93       	push	r29
    1f3e:	cf 93       	push	r28
    1f40:	00 d0       	rcall	.+0      	; 0x1f42 <LCD_SHIFT+0x6>
    1f42:	0f 92       	push	r0
    1f44:	cd b7       	in	r28, 0x3d	; 61
    1f46:	de b7       	in	r29, 0x3e	; 62
    1f48:	89 83       	std	Y+1, r24	; 0x01

	switch(Direction){
    1f4a:	89 81       	ldd	r24, Y+1	; 0x01
    1f4c:	28 2f       	mov	r18, r24
    1f4e:	30 e0       	ldi	r19, 0x00	; 0
    1f50:	3b 83       	std	Y+3, r19	; 0x03
    1f52:	2a 83       	std	Y+2, r18	; 0x02
    1f54:	8a 81       	ldd	r24, Y+2	; 0x02
    1f56:	9b 81       	ldd	r25, Y+3	; 0x03
    1f58:	00 97       	sbiw	r24, 0x00	; 0
    1f5a:	31 f0       	breq	.+12     	; 0x1f68 <LCD_SHIFT+0x2c>
    1f5c:	2a 81       	ldd	r18, Y+2	; 0x02
    1f5e:	3b 81       	ldd	r19, Y+3	; 0x03
    1f60:	21 30       	cpi	r18, 0x01	; 1
    1f62:	31 05       	cpc	r19, r1
    1f64:	29 f0       	breq	.+10     	; 0x1f70 <LCD_SHIFT+0x34>
    1f66:	07 c0       	rjmp	.+14     	; 0x1f76 <LCD_SHIFT+0x3a>
	case LEFT:
		LCD_WRITE_COMMAND(0b00011000);
    1f68:	88 e1       	ldi	r24, 0x18	; 24
    1f6a:	0e 94 7e 0c 	call	0x18fc	; 0x18fc <LCD_WRITE_COMMAND>
    1f6e:	03 c0       	rjmp	.+6      	; 0x1f76 <LCD_SHIFT+0x3a>
		break;
	case RIGHT:
		LCD_WRITE_COMMAND(0b00011100);
    1f70:	8c e1       	ldi	r24, 0x1C	; 28
    1f72:	0e 94 7e 0c 	call	0x18fc	; 0x18fc <LCD_WRITE_COMMAND>
		break;
	}

}
    1f76:	0f 90       	pop	r0
    1f78:	0f 90       	pop	r0
    1f7a:	0f 90       	pop	r0
    1f7c:	cf 91       	pop	r28
    1f7e:	df 91       	pop	r29
    1f80:	08 95       	ret

00001f82 <LCD_WRITE_INT>:

void LCD_WRITE_INT(u16 integer){
    1f82:	df 93       	push	r29
    1f84:	cf 93       	push	r28
    1f86:	cd b7       	in	r28, 0x3d	; 61
    1f88:	de b7       	in	r29, 0x3e	; 62
    1f8a:	2a 97       	sbiw	r28, 0x0a	; 10
    1f8c:	0f b6       	in	r0, 0x3f	; 63
    1f8e:	f8 94       	cli
    1f90:	de bf       	out	0x3e, r29	; 62
    1f92:	0f be       	out	0x3f, r0	; 63
    1f94:	cd bf       	out	0x3d, r28	; 61
    1f96:	9a 87       	std	Y+10, r25	; 0x0a
    1f98:	89 87       	std	Y+9, r24	; 0x09
	u8 arr[8];
	intToString(integer, arr);
    1f9a:	89 85       	ldd	r24, Y+9	; 0x09
    1f9c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f9e:	9e 01       	movw	r18, r28
    1fa0:	2f 5f       	subi	r18, 0xFF	; 255
    1fa2:	3f 4f       	sbci	r19, 0xFF	; 255
    1fa4:	b9 01       	movw	r22, r18
    1fa6:	0e 94 eb 0b 	call	0x17d6	; 0x17d6 <intToString>
	LCD_WRITE_STRING(arr);
    1faa:	ce 01       	movw	r24, r28
    1fac:	01 96       	adiw	r24, 0x01	; 1
    1fae:	0e 94 57 0f 	call	0x1eae	; 0x1eae <LCD_WRITE_STRING>
}
    1fb2:	2a 96       	adiw	r28, 0x0a	; 10
    1fb4:	0f b6       	in	r0, 0x3f	; 63
    1fb6:	f8 94       	cli
    1fb8:	de bf       	out	0x3e, r29	; 62
    1fba:	0f be       	out	0x3f, r0	; 63
    1fbc:	cd bf       	out	0x3d, r28	; 61
    1fbe:	cf 91       	pop	r28
    1fc0:	df 91       	pop	r29
    1fc2:	08 95       	ret

00001fc4 <UART_INIT>:

#include "BIT_MATH.h"
#include "UART_REGISTER.h"
#include "UART.h"

void UART_INIT(){
    1fc4:	df 93       	push	r29
    1fc6:	cf 93       	push	r28
    1fc8:	cd b7       	in	r28, 0x3d	; 61
    1fca:	de b7       	in	r29, 0x3e	; 62
	// enable send and recieve
	SET_BIT(UCSRB, RXEN);
    1fcc:	aa e2       	ldi	r26, 0x2A	; 42
    1fce:	b0 e0       	ldi	r27, 0x00	; 0
    1fd0:	ea e2       	ldi	r30, 0x2A	; 42
    1fd2:	f0 e0       	ldi	r31, 0x00	; 0
    1fd4:	80 81       	ld	r24, Z
    1fd6:	80 61       	ori	r24, 0x10	; 16
    1fd8:	8c 93       	st	X, r24
	SET_BIT(UCSRB, TXEN);
    1fda:	aa e2       	ldi	r26, 0x2A	; 42
    1fdc:	b0 e0       	ldi	r27, 0x00	; 0
    1fde:	ea e2       	ldi	r30, 0x2A	; 42
    1fe0:	f0 e0       	ldi	r31, 0x00	; 0
    1fe2:	80 81       	ld	r24, Z
    1fe4:	88 60       	ori	r24, 0x08	; 8
    1fe6:	8c 93       	st	X, r24

	//set data bit size to 8 bit

	SET_BIT(UCSRC, 7);
    1fe8:	a0 e4       	ldi	r26, 0x40	; 64
    1fea:	b0 e0       	ldi	r27, 0x00	; 0
    1fec:	e0 e4       	ldi	r30, 0x40	; 64
    1fee:	f0 e0       	ldi	r31, 0x00	; 0
    1ff0:	80 81       	ld	r24, Z
    1ff2:	80 68       	ori	r24, 0x80	; 128
    1ff4:	8c 93       	st	X, r24

	CLEAR_BIT(UCSRB, UCSZ2);
    1ff6:	aa e2       	ldi	r26, 0x2A	; 42
    1ff8:	b0 e0       	ldi	r27, 0x00	; 0
    1ffa:	ea e2       	ldi	r30, 0x2A	; 42
    1ffc:	f0 e0       	ldi	r31, 0x00	; 0
    1ffe:	80 81       	ld	r24, Z
    2000:	8b 7f       	andi	r24, 0xFB	; 251
    2002:	8c 93       	st	X, r24
	SET_BIT(UCSRC, UCSZ1);
    2004:	a0 e4       	ldi	r26, 0x40	; 64
    2006:	b0 e0       	ldi	r27, 0x00	; 0
    2008:	e0 e4       	ldi	r30, 0x40	; 64
    200a:	f0 e0       	ldi	r31, 0x00	; 0
    200c:	80 81       	ld	r24, Z
    200e:	84 60       	ori	r24, 0x04	; 4
    2010:	8c 93       	st	X, r24
	SET_BIT(UCSRC, UCSZ0);
    2012:	a0 e4       	ldi	r26, 0x40	; 64
    2014:	b0 e0       	ldi	r27, 0x00	; 0
    2016:	e0 e4       	ldi	r30, 0x40	; 64
    2018:	f0 e0       	ldi	r31, 0x00	; 0
    201a:	80 81       	ld	r24, Z
    201c:	82 60       	ori	r24, 0x02	; 2
    201e:	8c 93       	st	X, r24

	//set baud rate to 9600 at 8 mhz
	UBRRL = 51;
    2020:	e9 e2       	ldi	r30, 0x29	; 41
    2022:	f0 e0       	ldi	r31, 0x00	; 0
    2024:	83 e3       	ldi	r24, 0x33	; 51
    2026:	80 83       	st	Z, r24
}
    2028:	cf 91       	pop	r28
    202a:	df 91       	pop	r29
    202c:	08 95       	ret

0000202e <UART_SEND_DATA>:



void UART_SEND_DATA(u8 data){
    202e:	df 93       	push	r29
    2030:	cf 93       	push	r28
    2032:	0f 92       	push	r0
    2034:	cd b7       	in	r28, 0x3d	; 61
    2036:	de b7       	in	r29, 0x3e	; 62
    2038:	89 83       	std	Y+1, r24	; 0x01
	//udre=1 --> buffer empty
	while(GET_BIT(UCSRA, UDRE)==0){}
    203a:	eb e2       	ldi	r30, 0x2B	; 43
    203c:	f0 e0       	ldi	r31, 0x00	; 0
    203e:	80 81       	ld	r24, Z
    2040:	82 95       	swap	r24
    2042:	86 95       	lsr	r24
    2044:	87 70       	andi	r24, 0x07	; 7
    2046:	88 2f       	mov	r24, r24
    2048:	90 e0       	ldi	r25, 0x00	; 0
    204a:	81 70       	andi	r24, 0x01	; 1
    204c:	90 70       	andi	r25, 0x00	; 0
    204e:	00 97       	sbiw	r24, 0x00	; 0
    2050:	a1 f3       	breq	.-24     	; 0x203a <UART_SEND_DATA+0xc>
	UDR=data;
    2052:	ec e2       	ldi	r30, 0x2C	; 44
    2054:	f0 e0       	ldi	r31, 0x00	; 0
    2056:	89 81       	ldd	r24, Y+1	; 0x01
    2058:	80 83       	st	Z, r24
}
    205a:	0f 90       	pop	r0
    205c:	cf 91       	pop	r28
    205e:	df 91       	pop	r29
    2060:	08 95       	ret

00002062 <UART_RECIEVE_DATA>:

u8 UART_RECIEVE_DATA(){
    2062:	df 93       	push	r29
    2064:	cf 93       	push	r28
    2066:	cd b7       	in	r28, 0x3d	; 61
    2068:	de b7       	in	r29, 0x3e	; 62
	while(GET_BIT(UCSRA, RXC)==0){}
    206a:	eb e2       	ldi	r30, 0x2B	; 43
    206c:	f0 e0       	ldi	r31, 0x00	; 0
    206e:	80 81       	ld	r24, Z
    2070:	88 23       	and	r24, r24
    2072:	dc f7       	brge	.-10     	; 0x206a <UART_RECIEVE_DATA+0x8>
	return UDR;
    2074:	ec e2       	ldi	r30, 0x2C	; 44
    2076:	f0 e0       	ldi	r31, 0x00	; 0
    2078:	80 81       	ld	r24, Z
}
    207a:	cf 91       	pop	r28
    207c:	df 91       	pop	r29
    207e:	08 95       	ret

00002080 <motor_control>:
u8 last_m0=10;
u8 last_m1=10;
u8 last_m2=10;
u8 last_m3=10;

void motor_control(u8 slave , u8 speed){
    2080:	df 93       	push	r29
    2082:	cf 93       	push	r28
    2084:	00 d0       	rcall	.+0      	; 0x2086 <motor_control+0x6>
    2086:	cd b7       	in	r28, 0x3d	; 61
    2088:	de b7       	in	r29, 0x3e	; 62
    208a:	89 83       	std	Y+1, r24	; 0x01
    208c:	6a 83       	std	Y+2, r22	; 0x02
	UART_SEND_DATA(slave | MOTOR);
    208e:	89 81       	ldd	r24, Y+1	; 0x01
    2090:	0e 94 17 10 	call	0x202e	; 0x202e <UART_SEND_DATA>
	UART_SEND_DATA(speed);
    2094:	8a 81       	ldd	r24, Y+2	; 0x02
    2096:	0e 94 17 10 	call	0x202e	; 0x202e <UART_SEND_DATA>
}
    209a:	0f 90       	pop	r0
    209c:	0f 90       	pop	r0
    209e:	cf 91       	pop	r28
    20a0:	df 91       	pop	r29
    20a2:	08 95       	ret

000020a4 <check_num_add>:

u8 check_num_add(u8 speed, u8 number) {
    20a4:	df 93       	push	r29
    20a6:	cf 93       	push	r28
    20a8:	00 d0       	rcall	.+0      	; 0x20aa <check_num_add+0x6>
    20aa:	0f 92       	push	r0
    20ac:	cd b7       	in	r28, 0x3d	; 61
    20ae:	de b7       	in	r29, 0x3e	; 62
    20b0:	89 83       	std	Y+1, r24	; 0x01
    20b2:	6a 83       	std	Y+2, r22	; 0x02
	if (speed > (255 - number)) {
    20b4:	89 81       	ldd	r24, Y+1	; 0x01
    20b6:	48 2f       	mov	r20, r24
    20b8:	50 e0       	ldi	r21, 0x00	; 0
    20ba:	8a 81       	ldd	r24, Y+2	; 0x02
    20bc:	28 2f       	mov	r18, r24
    20be:	30 e0       	ldi	r19, 0x00	; 0
    20c0:	8f ef       	ldi	r24, 0xFF	; 255
    20c2:	90 e0       	ldi	r25, 0x00	; 0
    20c4:	82 1b       	sub	r24, r18
    20c6:	93 0b       	sbc	r25, r19
    20c8:	84 17       	cp	r24, r20
    20ca:	95 07       	cpc	r25, r21
    20cc:	1c f4       	brge	.+6      	; 0x20d4 <check_num_add+0x30>
		return 255;
    20ce:	2f ef       	ldi	r18, 0xFF	; 255
    20d0:	2b 83       	std	Y+3, r18	; 0x03
    20d2:	05 c0       	rjmp	.+10     	; 0x20de <check_num_add+0x3a>
	} else {
		return speed + number;
    20d4:	99 81       	ldd	r25, Y+1	; 0x01
    20d6:	8a 81       	ldd	r24, Y+2	; 0x02
    20d8:	29 2f       	mov	r18, r25
    20da:	28 0f       	add	r18, r24
    20dc:	2b 83       	std	Y+3, r18	; 0x03
    20de:	8b 81       	ldd	r24, Y+3	; 0x03
	}
}
    20e0:	0f 90       	pop	r0
    20e2:	0f 90       	pop	r0
    20e4:	0f 90       	pop	r0
    20e6:	cf 91       	pop	r28
    20e8:	df 91       	pop	r29
    20ea:	08 95       	ret

000020ec <check_num_sub>:

u8 check_num_sub(u8 speed, u8 number) {
    20ec:	df 93       	push	r29
    20ee:	cf 93       	push	r28
    20f0:	00 d0       	rcall	.+0      	; 0x20f2 <check_num_sub+0x6>
    20f2:	0f 92       	push	r0
    20f4:	cd b7       	in	r28, 0x3d	; 61
    20f6:	de b7       	in	r29, 0x3e	; 62
    20f8:	89 83       	std	Y+1, r24	; 0x01
    20fa:	6a 83       	std	Y+2, r22	; 0x02
	if (speed < number) {
    20fc:	99 81       	ldd	r25, Y+1	; 0x01
    20fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2100:	98 17       	cp	r25, r24
    2102:	10 f4       	brcc	.+4      	; 0x2108 <check_num_sub+0x1c>
		return 0;
    2104:	1b 82       	std	Y+3, r1	; 0x03
    2106:	05 c0       	rjmp	.+10     	; 0x2112 <check_num_sub+0x26>
	} else {
		return speed - number;
    2108:	99 81       	ldd	r25, Y+1	; 0x01
    210a:	8a 81       	ldd	r24, Y+2	; 0x02
    210c:	29 2f       	mov	r18, r25
    210e:	28 1b       	sub	r18, r24
    2110:	2b 83       	std	Y+3, r18	; 0x03
    2112:	8b 81       	ldd	r24, Y+3	; 0x03
	}
}
    2114:	0f 90       	pop	r0
    2116:	0f 90       	pop	r0
    2118:	0f 90       	pop	r0
    211a:	cf 91       	pop	r28
    211c:	df 91       	pop	r29
    211e:	08 95       	ret

00002120 <mov_hor>:


void mov_hor(u16 value){
    2120:	df 93       	push	r29
    2122:	cf 93       	push	r28
    2124:	cd b7       	in	r28, 0x3d	; 61
    2126:	de b7       	in	r29, 0x3e	; 62
    2128:	62 97       	sbiw	r28, 0x12	; 18
    212a:	0f b6       	in	r0, 0x3f	; 63
    212c:	f8 94       	cli
    212e:	de bf       	out	0x3e, r29	; 62
    2130:	0f be       	out	0x3f, r0	; 63
    2132:	cd bf       	out	0x3d, r28	; 61
    2134:	9a 8b       	std	Y+18, r25	; 0x12
    2136:	89 8b       	std	Y+17, r24	; 0x11

	if(value > (1024.0/2.0 + 70)){ // 140 neutral zone |...(+ve)...|...70...0...70...|...(-ve)...|
    2138:	89 89       	ldd	r24, Y+17	; 0x11
    213a:	9a 89       	ldd	r25, Y+18	; 0x12
    213c:	cc 01       	movw	r24, r24
    213e:	a0 e0       	ldi	r26, 0x00	; 0
    2140:	b0 e0       	ldi	r27, 0x00	; 0
    2142:	bc 01       	movw	r22, r24
    2144:	cd 01       	movw	r24, r26
    2146:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    214a:	dc 01       	movw	r26, r24
    214c:	cb 01       	movw	r24, r22
    214e:	bc 01       	movw	r22, r24
    2150:	cd 01       	movw	r24, r26
    2152:	20 e0       	ldi	r18, 0x00	; 0
    2154:	30 e8       	ldi	r19, 0x80	; 128
    2156:	41 e1       	ldi	r20, 0x11	; 17
    2158:	54 e4       	ldi	r21, 0x44	; 68
    215a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    215e:	18 16       	cp	r1, r24
    2160:	0c f0       	brlt	.+2      	; 0x2164 <mov_hor+0x44>
    2162:	45 c0       	rjmp	.+138    	; 0x21ee <mov_hor+0xce>
		//move left
		//if value greate than half by little ... make change to speed by little

		// - +
		// - +
		u8 correction_factor = ((value-512) / 512.0)*20;
    2164:	89 89       	ldd	r24, Y+17	; 0x11
    2166:	9a 89       	ldd	r25, Y+18	; 0x12
    2168:	80 50       	subi	r24, 0x00	; 0
    216a:	92 40       	sbci	r25, 0x02	; 2
    216c:	cc 01       	movw	r24, r24
    216e:	a0 e0       	ldi	r26, 0x00	; 0
    2170:	b0 e0       	ldi	r27, 0x00	; 0
    2172:	bc 01       	movw	r22, r24
    2174:	cd 01       	movw	r24, r26
    2176:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    217a:	dc 01       	movw	r26, r24
    217c:	cb 01       	movw	r24, r22
    217e:	bc 01       	movw	r22, r24
    2180:	cd 01       	movw	r24, r26
    2182:	20 e0       	ldi	r18, 0x00	; 0
    2184:	30 e0       	ldi	r19, 0x00	; 0
    2186:	40 e0       	ldi	r20, 0x00	; 0
    2188:	54 e4       	ldi	r21, 0x44	; 68
    218a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    218e:	dc 01       	movw	r26, r24
    2190:	cb 01       	movw	r24, r22
    2192:	bc 01       	movw	r22, r24
    2194:	cd 01       	movw	r24, r26
    2196:	20 e0       	ldi	r18, 0x00	; 0
    2198:	30 e0       	ldi	r19, 0x00	; 0
    219a:	40 ea       	ldi	r20, 0xA0	; 160
    219c:	51 e4       	ldi	r21, 0x41	; 65
    219e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21a2:	dc 01       	movw	r26, r24
    21a4:	cb 01       	movw	r24, r22
    21a6:	bc 01       	movw	r22, r24
    21a8:	cd 01       	movw	r24, r26
    21aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21ae:	dc 01       	movw	r26, r24
    21b0:	cb 01       	movw	r24, r22
    21b2:	88 8b       	std	Y+16, r24	; 0x10
		m0 = check_num_sub(m0,correction_factor);
    21b4:	80 91 a2 01 	lds	r24, 0x01A2
    21b8:	68 89       	ldd	r22, Y+16	; 0x10
    21ba:	0e 94 76 10 	call	0x20ec	; 0x20ec <check_num_sub>
    21be:	80 93 a2 01 	sts	0x01A2, r24
		m1 = check_num_add(m1,correction_factor);
    21c2:	80 91 a3 01 	lds	r24, 0x01A3
    21c6:	68 89       	ldd	r22, Y+16	; 0x10
    21c8:	0e 94 52 10 	call	0x20a4	; 0x20a4 <check_num_add>
    21cc:	80 93 a3 01 	sts	0x01A3, r24
		m2 = check_num_sub(m2,correction_factor);
    21d0:	80 91 a4 01 	lds	r24, 0x01A4
    21d4:	68 89       	ldd	r22, Y+16	; 0x10
    21d6:	0e 94 76 10 	call	0x20ec	; 0x20ec <check_num_sub>
    21da:	80 93 a4 01 	sts	0x01A4, r24
		m3 = check_num_add(m3,correction_factor);
    21de:	80 91 a5 01 	lds	r24, 0x01A5
    21e2:	68 89       	ldd	r22, Y+16	; 0x10
    21e4:	0e 94 52 10 	call	0x20a4	; 0x20a4 <check_num_add>
    21e8:	80 93 a5 01 	sts	0x01A5, r24
    21ec:	5e c0       	rjmp	.+188    	; 0x22aa <mov_hor+0x18a>


	}else if(value < (1024.0/2.0 - 50)){ // move right
    21ee:	89 89       	ldd	r24, Y+17	; 0x11
    21f0:	9a 89       	ldd	r25, Y+18	; 0x12
    21f2:	cc 01       	movw	r24, r24
    21f4:	a0 e0       	ldi	r26, 0x00	; 0
    21f6:	b0 e0       	ldi	r27, 0x00	; 0
    21f8:	bc 01       	movw	r22, r24
    21fa:	cd 01       	movw	r24, r26
    21fc:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    2200:	dc 01       	movw	r26, r24
    2202:	cb 01       	movw	r24, r22
    2204:	bc 01       	movw	r22, r24
    2206:	cd 01       	movw	r24, r26
    2208:	20 e0       	ldi	r18, 0x00	; 0
    220a:	30 e0       	ldi	r19, 0x00	; 0
    220c:	47 ee       	ldi	r20, 0xE7	; 231
    220e:	53 e4       	ldi	r21, 0x43	; 67
    2210:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2214:	88 23       	and	r24, r24
    2216:	0c f0       	brlt	.+2      	; 0x221a <mov_hor+0xfa>
    2218:	48 c0       	rjmp	.+144    	; 0x22aa <mov_hor+0x18a>
		// + -
		// + -
		u8 correction_factor = ((512-value) / 512.0)*20;
    221a:	20 e0       	ldi	r18, 0x00	; 0
    221c:	32 e0       	ldi	r19, 0x02	; 2
    221e:	89 89       	ldd	r24, Y+17	; 0x11
    2220:	9a 89       	ldd	r25, Y+18	; 0x12
    2222:	a9 01       	movw	r20, r18
    2224:	48 1b       	sub	r20, r24
    2226:	59 0b       	sbc	r21, r25
    2228:	ca 01       	movw	r24, r20
    222a:	cc 01       	movw	r24, r24
    222c:	a0 e0       	ldi	r26, 0x00	; 0
    222e:	b0 e0       	ldi	r27, 0x00	; 0
    2230:	bc 01       	movw	r22, r24
    2232:	cd 01       	movw	r24, r26
    2234:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    2238:	dc 01       	movw	r26, r24
    223a:	cb 01       	movw	r24, r22
    223c:	bc 01       	movw	r22, r24
    223e:	cd 01       	movw	r24, r26
    2240:	20 e0       	ldi	r18, 0x00	; 0
    2242:	30 e0       	ldi	r19, 0x00	; 0
    2244:	40 e0       	ldi	r20, 0x00	; 0
    2246:	54 e4       	ldi	r21, 0x44	; 68
    2248:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    224c:	dc 01       	movw	r26, r24
    224e:	cb 01       	movw	r24, r22
    2250:	bc 01       	movw	r22, r24
    2252:	cd 01       	movw	r24, r26
    2254:	20 e0       	ldi	r18, 0x00	; 0
    2256:	30 e0       	ldi	r19, 0x00	; 0
    2258:	40 ea       	ldi	r20, 0xA0	; 160
    225a:	51 e4       	ldi	r21, 0x41	; 65
    225c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2260:	dc 01       	movw	r26, r24
    2262:	cb 01       	movw	r24, r22
    2264:	bc 01       	movw	r22, r24
    2266:	cd 01       	movw	r24, r26
    2268:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    226c:	dc 01       	movw	r26, r24
    226e:	cb 01       	movw	r24, r22
    2270:	8f 87       	std	Y+15, r24	; 0x0f
		m0 = check_num_add(m0,correction_factor);
    2272:	80 91 a2 01 	lds	r24, 0x01A2
    2276:	6f 85       	ldd	r22, Y+15	; 0x0f
    2278:	0e 94 52 10 	call	0x20a4	; 0x20a4 <check_num_add>
    227c:	80 93 a2 01 	sts	0x01A2, r24
		m1 = check_num_sub(m1,correction_factor);
    2280:	80 91 a3 01 	lds	r24, 0x01A3
    2284:	6f 85       	ldd	r22, Y+15	; 0x0f
    2286:	0e 94 76 10 	call	0x20ec	; 0x20ec <check_num_sub>
    228a:	80 93 a3 01 	sts	0x01A3, r24
		m2 = check_num_add(m2,correction_factor);
    228e:	80 91 a4 01 	lds	r24, 0x01A4
    2292:	6f 85       	ldd	r22, Y+15	; 0x0f
    2294:	0e 94 52 10 	call	0x20a4	; 0x20a4 <check_num_add>
    2298:	80 93 a4 01 	sts	0x01A4, r24
		m3 = check_num_sub(m3,correction_factor);
    229c:	80 91 a5 01 	lds	r24, 0x01A5
    22a0:	6f 85       	ldd	r22, Y+15	; 0x0f
    22a2:	0e 94 76 10 	call	0x20ec	; 0x20ec <check_num_sub>
    22a6:	80 93 a5 01 	sts	0x01A5, r24
    22aa:	80 e0       	ldi	r24, 0x00	; 0
    22ac:	90 e0       	ldi	r25, 0x00	; 0
    22ae:	a0 ea       	ldi	r26, 0xA0	; 160
    22b0:	b1 e4       	ldi	r27, 0x41	; 65
    22b2:	8b 87       	std	Y+11, r24	; 0x0b
    22b4:	9c 87       	std	Y+12, r25	; 0x0c
    22b6:	ad 87       	std	Y+13, r26	; 0x0d
    22b8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    22ba:	6b 85       	ldd	r22, Y+11	; 0x0b
    22bc:	7c 85       	ldd	r23, Y+12	; 0x0c
    22be:	8d 85       	ldd	r24, Y+13	; 0x0d
    22c0:	9e 85       	ldd	r25, Y+14	; 0x0e
    22c2:	20 e0       	ldi	r18, 0x00	; 0
    22c4:	30 e0       	ldi	r19, 0x00	; 0
    22c6:	4a ef       	ldi	r20, 0xFA	; 250
    22c8:	54 e4       	ldi	r21, 0x44	; 68
    22ca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22ce:	dc 01       	movw	r26, r24
    22d0:	cb 01       	movw	r24, r22
    22d2:	8f 83       	std	Y+7, r24	; 0x07
    22d4:	98 87       	std	Y+8, r25	; 0x08
    22d6:	a9 87       	std	Y+9, r26	; 0x09
    22d8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    22da:	6f 81       	ldd	r22, Y+7	; 0x07
    22dc:	78 85       	ldd	r23, Y+8	; 0x08
    22de:	89 85       	ldd	r24, Y+9	; 0x09
    22e0:	9a 85       	ldd	r25, Y+10	; 0x0a
    22e2:	20 e0       	ldi	r18, 0x00	; 0
    22e4:	30 e0       	ldi	r19, 0x00	; 0
    22e6:	40 e8       	ldi	r20, 0x80	; 128
    22e8:	5f e3       	ldi	r21, 0x3F	; 63
    22ea:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    22ee:	88 23       	and	r24, r24
    22f0:	2c f4       	brge	.+10     	; 0x22fc <mov_hor+0x1dc>
		__ticks = 1;
    22f2:	81 e0       	ldi	r24, 0x01	; 1
    22f4:	90 e0       	ldi	r25, 0x00	; 0
    22f6:	9e 83       	std	Y+6, r25	; 0x06
    22f8:	8d 83       	std	Y+5, r24	; 0x05
    22fa:	3f c0       	rjmp	.+126    	; 0x237a <mov_hor+0x25a>
	else if (__tmp > 65535)
    22fc:	6f 81       	ldd	r22, Y+7	; 0x07
    22fe:	78 85       	ldd	r23, Y+8	; 0x08
    2300:	89 85       	ldd	r24, Y+9	; 0x09
    2302:	9a 85       	ldd	r25, Y+10	; 0x0a
    2304:	20 e0       	ldi	r18, 0x00	; 0
    2306:	3f ef       	ldi	r19, 0xFF	; 255
    2308:	4f e7       	ldi	r20, 0x7F	; 127
    230a:	57 e4       	ldi	r21, 0x47	; 71
    230c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2310:	18 16       	cp	r1, r24
    2312:	4c f5       	brge	.+82     	; 0x2366 <mov_hor+0x246>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2314:	6b 85       	ldd	r22, Y+11	; 0x0b
    2316:	7c 85       	ldd	r23, Y+12	; 0x0c
    2318:	8d 85       	ldd	r24, Y+13	; 0x0d
    231a:	9e 85       	ldd	r25, Y+14	; 0x0e
    231c:	20 e0       	ldi	r18, 0x00	; 0
    231e:	30 e0       	ldi	r19, 0x00	; 0
    2320:	40 e2       	ldi	r20, 0x20	; 32
    2322:	51 e4       	ldi	r21, 0x41	; 65
    2324:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2328:	dc 01       	movw	r26, r24
    232a:	cb 01       	movw	r24, r22
    232c:	bc 01       	movw	r22, r24
    232e:	cd 01       	movw	r24, r26
    2330:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2334:	dc 01       	movw	r26, r24
    2336:	cb 01       	movw	r24, r22
    2338:	9e 83       	std	Y+6, r25	; 0x06
    233a:	8d 83       	std	Y+5, r24	; 0x05
    233c:	0f c0       	rjmp	.+30     	; 0x235c <mov_hor+0x23c>
    233e:	88 ec       	ldi	r24, 0xC8	; 200
    2340:	90 e0       	ldi	r25, 0x00	; 0
    2342:	9c 83       	std	Y+4, r25	; 0x04
    2344:	8b 83       	std	Y+3, r24	; 0x03
    2346:	8b 81       	ldd	r24, Y+3	; 0x03
    2348:	9c 81       	ldd	r25, Y+4	; 0x04
    234a:	01 97       	sbiw	r24, 0x01	; 1
    234c:	f1 f7       	brne	.-4      	; 0x234a <mov_hor+0x22a>
    234e:	9c 83       	std	Y+4, r25	; 0x04
    2350:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2352:	8d 81       	ldd	r24, Y+5	; 0x05
    2354:	9e 81       	ldd	r25, Y+6	; 0x06
    2356:	01 97       	sbiw	r24, 0x01	; 1
    2358:	9e 83       	std	Y+6, r25	; 0x06
    235a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    235c:	8d 81       	ldd	r24, Y+5	; 0x05
    235e:	9e 81       	ldd	r25, Y+6	; 0x06
    2360:	00 97       	sbiw	r24, 0x00	; 0
    2362:	69 f7       	brne	.-38     	; 0x233e <mov_hor+0x21e>
    2364:	14 c0       	rjmp	.+40     	; 0x238e <mov_hor+0x26e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2366:	6f 81       	ldd	r22, Y+7	; 0x07
    2368:	78 85       	ldd	r23, Y+8	; 0x08
    236a:	89 85       	ldd	r24, Y+9	; 0x09
    236c:	9a 85       	ldd	r25, Y+10	; 0x0a
    236e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2372:	dc 01       	movw	r26, r24
    2374:	cb 01       	movw	r24, r22
    2376:	9e 83       	std	Y+6, r25	; 0x06
    2378:	8d 83       	std	Y+5, r24	; 0x05
    237a:	8d 81       	ldd	r24, Y+5	; 0x05
    237c:	9e 81       	ldd	r25, Y+6	; 0x06
    237e:	9a 83       	std	Y+2, r25	; 0x02
    2380:	89 83       	std	Y+1, r24	; 0x01
    2382:	89 81       	ldd	r24, Y+1	; 0x01
    2384:	9a 81       	ldd	r25, Y+2	; 0x02
    2386:	01 97       	sbiw	r24, 0x01	; 1
    2388:	f1 f7       	brne	.-4      	; 0x2386 <mov_hor+0x266>
    238a:	9a 83       	std	Y+2, r25	; 0x02
    238c:	89 83       	std	Y+1, r24	; 0x01
	}
	_delay_ms(20);
}
    238e:	62 96       	adiw	r28, 0x12	; 18
    2390:	0f b6       	in	r0, 0x3f	; 63
    2392:	f8 94       	cli
    2394:	de bf       	out	0x3e, r29	; 62
    2396:	0f be       	out	0x3f, r0	; 63
    2398:	cd bf       	out	0x3d, r28	; 61
    239a:	cf 91       	pop	r28
    239c:	df 91       	pop	r29
    239e:	08 95       	ret

000023a0 <mov_ver>:


void mov_ver(u16 value){
    23a0:	df 93       	push	r29
    23a2:	cf 93       	push	r28
    23a4:	cd b7       	in	r28, 0x3d	; 61
    23a6:	de b7       	in	r29, 0x3e	; 62
    23a8:	62 97       	sbiw	r28, 0x12	; 18
    23aa:	0f b6       	in	r0, 0x3f	; 63
    23ac:	f8 94       	cli
    23ae:	de bf       	out	0x3e, r29	; 62
    23b0:	0f be       	out	0x3f, r0	; 63
    23b2:	cd bf       	out	0x3d, r28	; 61
    23b4:	9a 8b       	std	Y+18, r25	; 0x12
    23b6:	89 8b       	std	Y+17, r24	; 0x11
	if(value > (1024.0/2.0 + 70)){
    23b8:	89 89       	ldd	r24, Y+17	; 0x11
    23ba:	9a 89       	ldd	r25, Y+18	; 0x12
    23bc:	cc 01       	movw	r24, r24
    23be:	a0 e0       	ldi	r26, 0x00	; 0
    23c0:	b0 e0       	ldi	r27, 0x00	; 0
    23c2:	bc 01       	movw	r22, r24
    23c4:	cd 01       	movw	r24, r26
    23c6:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    23ca:	dc 01       	movw	r26, r24
    23cc:	cb 01       	movw	r24, r22
    23ce:	bc 01       	movw	r22, r24
    23d0:	cd 01       	movw	r24, r26
    23d2:	20 e0       	ldi	r18, 0x00	; 0
    23d4:	30 e8       	ldi	r19, 0x80	; 128
    23d6:	41 e1       	ldi	r20, 0x11	; 17
    23d8:	54 e4       	ldi	r21, 0x44	; 68
    23da:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    23de:	18 16       	cp	r1, r24
    23e0:	0c f0       	brlt	.+2      	; 0x23e4 <mov_ver+0x44>
    23e2:	45 c0       	rjmp	.+138    	; 0x246e <mov_ver+0xce>
		//if value greate than half by little ... make change to speed by little


		// - -
		// + +
		u8 correction_factor = ((value-512) / 512.0)*20;
    23e4:	89 89       	ldd	r24, Y+17	; 0x11
    23e6:	9a 89       	ldd	r25, Y+18	; 0x12
    23e8:	80 50       	subi	r24, 0x00	; 0
    23ea:	92 40       	sbci	r25, 0x02	; 2
    23ec:	cc 01       	movw	r24, r24
    23ee:	a0 e0       	ldi	r26, 0x00	; 0
    23f0:	b0 e0       	ldi	r27, 0x00	; 0
    23f2:	bc 01       	movw	r22, r24
    23f4:	cd 01       	movw	r24, r26
    23f6:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    23fa:	dc 01       	movw	r26, r24
    23fc:	cb 01       	movw	r24, r22
    23fe:	bc 01       	movw	r22, r24
    2400:	cd 01       	movw	r24, r26
    2402:	20 e0       	ldi	r18, 0x00	; 0
    2404:	30 e0       	ldi	r19, 0x00	; 0
    2406:	40 e0       	ldi	r20, 0x00	; 0
    2408:	54 e4       	ldi	r21, 0x44	; 68
    240a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    240e:	dc 01       	movw	r26, r24
    2410:	cb 01       	movw	r24, r22
    2412:	bc 01       	movw	r22, r24
    2414:	cd 01       	movw	r24, r26
    2416:	20 e0       	ldi	r18, 0x00	; 0
    2418:	30 e0       	ldi	r19, 0x00	; 0
    241a:	40 ea       	ldi	r20, 0xA0	; 160
    241c:	51 e4       	ldi	r21, 0x41	; 65
    241e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2422:	dc 01       	movw	r26, r24
    2424:	cb 01       	movw	r24, r22
    2426:	bc 01       	movw	r22, r24
    2428:	cd 01       	movw	r24, r26
    242a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    242e:	dc 01       	movw	r26, r24
    2430:	cb 01       	movw	r24, r22
    2432:	88 8b       	std	Y+16, r24	; 0x10
		m0 = check_num_sub(m0,correction_factor);
    2434:	80 91 a2 01 	lds	r24, 0x01A2
    2438:	68 89       	ldd	r22, Y+16	; 0x10
    243a:	0e 94 76 10 	call	0x20ec	; 0x20ec <check_num_sub>
    243e:	80 93 a2 01 	sts	0x01A2, r24
		m1 = check_num_sub(m1,correction_factor);
    2442:	80 91 a3 01 	lds	r24, 0x01A3
    2446:	68 89       	ldd	r22, Y+16	; 0x10
    2448:	0e 94 76 10 	call	0x20ec	; 0x20ec <check_num_sub>
    244c:	80 93 a3 01 	sts	0x01A3, r24
		m2 = check_num_add(m2,correction_factor);
    2450:	80 91 a4 01 	lds	r24, 0x01A4
    2454:	68 89       	ldd	r22, Y+16	; 0x10
    2456:	0e 94 52 10 	call	0x20a4	; 0x20a4 <check_num_add>
    245a:	80 93 a4 01 	sts	0x01A4, r24
		m3 = check_num_add(m3,correction_factor);
    245e:	80 91 a5 01 	lds	r24, 0x01A5
    2462:	68 89       	ldd	r22, Y+16	; 0x10
    2464:	0e 94 52 10 	call	0x20a4	; 0x20a4 <check_num_add>
    2468:	80 93 a5 01 	sts	0x01A5, r24
    246c:	5e c0       	rjmp	.+188    	; 0x252a <mov_ver+0x18a>

	}else if(value < (1024.0/2.0 - 50)){
    246e:	89 89       	ldd	r24, Y+17	; 0x11
    2470:	9a 89       	ldd	r25, Y+18	; 0x12
    2472:	cc 01       	movw	r24, r24
    2474:	a0 e0       	ldi	r26, 0x00	; 0
    2476:	b0 e0       	ldi	r27, 0x00	; 0
    2478:	bc 01       	movw	r22, r24
    247a:	cd 01       	movw	r24, r26
    247c:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    2480:	dc 01       	movw	r26, r24
    2482:	cb 01       	movw	r24, r22
    2484:	bc 01       	movw	r22, r24
    2486:	cd 01       	movw	r24, r26
    2488:	20 e0       	ldi	r18, 0x00	; 0
    248a:	30 e0       	ldi	r19, 0x00	; 0
    248c:	47 ee       	ldi	r20, 0xE7	; 231
    248e:	53 e4       	ldi	r21, 0x43	; 67
    2490:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2494:	88 23       	and	r24, r24
    2496:	0c f0       	brlt	.+2      	; 0x249a <mov_ver+0xfa>
    2498:	48 c0       	rjmp	.+144    	; 0x252a <mov_ver+0x18a>
		// move back

		// + +
		// - -
		u8 correction_factor = ((512-value) / 512.0)*20;
    249a:	20 e0       	ldi	r18, 0x00	; 0
    249c:	32 e0       	ldi	r19, 0x02	; 2
    249e:	89 89       	ldd	r24, Y+17	; 0x11
    24a0:	9a 89       	ldd	r25, Y+18	; 0x12
    24a2:	a9 01       	movw	r20, r18
    24a4:	48 1b       	sub	r20, r24
    24a6:	59 0b       	sbc	r21, r25
    24a8:	ca 01       	movw	r24, r20
    24aa:	cc 01       	movw	r24, r24
    24ac:	a0 e0       	ldi	r26, 0x00	; 0
    24ae:	b0 e0       	ldi	r27, 0x00	; 0
    24b0:	bc 01       	movw	r22, r24
    24b2:	cd 01       	movw	r24, r26
    24b4:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    24b8:	dc 01       	movw	r26, r24
    24ba:	cb 01       	movw	r24, r22
    24bc:	bc 01       	movw	r22, r24
    24be:	cd 01       	movw	r24, r26
    24c0:	20 e0       	ldi	r18, 0x00	; 0
    24c2:	30 e0       	ldi	r19, 0x00	; 0
    24c4:	40 e0       	ldi	r20, 0x00	; 0
    24c6:	54 e4       	ldi	r21, 0x44	; 68
    24c8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    24cc:	dc 01       	movw	r26, r24
    24ce:	cb 01       	movw	r24, r22
    24d0:	bc 01       	movw	r22, r24
    24d2:	cd 01       	movw	r24, r26
    24d4:	20 e0       	ldi	r18, 0x00	; 0
    24d6:	30 e0       	ldi	r19, 0x00	; 0
    24d8:	40 ea       	ldi	r20, 0xA0	; 160
    24da:	51 e4       	ldi	r21, 0x41	; 65
    24dc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24e0:	dc 01       	movw	r26, r24
    24e2:	cb 01       	movw	r24, r22
    24e4:	bc 01       	movw	r22, r24
    24e6:	cd 01       	movw	r24, r26
    24e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24ec:	dc 01       	movw	r26, r24
    24ee:	cb 01       	movw	r24, r22
    24f0:	8f 87       	std	Y+15, r24	; 0x0f
		m0 = check_num_add(m0,correction_factor);
    24f2:	80 91 a2 01 	lds	r24, 0x01A2
    24f6:	6f 85       	ldd	r22, Y+15	; 0x0f
    24f8:	0e 94 52 10 	call	0x20a4	; 0x20a4 <check_num_add>
    24fc:	80 93 a2 01 	sts	0x01A2, r24
		m1 = check_num_add(m1,correction_factor);
    2500:	80 91 a3 01 	lds	r24, 0x01A3
    2504:	6f 85       	ldd	r22, Y+15	; 0x0f
    2506:	0e 94 52 10 	call	0x20a4	; 0x20a4 <check_num_add>
    250a:	80 93 a3 01 	sts	0x01A3, r24
		m2 = check_num_sub(m2,correction_factor);
    250e:	80 91 a4 01 	lds	r24, 0x01A4
    2512:	6f 85       	ldd	r22, Y+15	; 0x0f
    2514:	0e 94 76 10 	call	0x20ec	; 0x20ec <check_num_sub>
    2518:	80 93 a4 01 	sts	0x01A4, r24
		m3 = check_num_sub(m3,correction_factor);
    251c:	80 91 a5 01 	lds	r24, 0x01A5
    2520:	6f 85       	ldd	r22, Y+15	; 0x0f
    2522:	0e 94 76 10 	call	0x20ec	; 0x20ec <check_num_sub>
    2526:	80 93 a5 01 	sts	0x01A5, r24
    252a:	80 e0       	ldi	r24, 0x00	; 0
    252c:	90 e0       	ldi	r25, 0x00	; 0
    252e:	a0 ea       	ldi	r26, 0xA0	; 160
    2530:	b1 e4       	ldi	r27, 0x41	; 65
    2532:	8b 87       	std	Y+11, r24	; 0x0b
    2534:	9c 87       	std	Y+12, r25	; 0x0c
    2536:	ad 87       	std	Y+13, r26	; 0x0d
    2538:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    253a:	6b 85       	ldd	r22, Y+11	; 0x0b
    253c:	7c 85       	ldd	r23, Y+12	; 0x0c
    253e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2540:	9e 85       	ldd	r25, Y+14	; 0x0e
    2542:	20 e0       	ldi	r18, 0x00	; 0
    2544:	30 e0       	ldi	r19, 0x00	; 0
    2546:	4a ef       	ldi	r20, 0xFA	; 250
    2548:	54 e4       	ldi	r21, 0x44	; 68
    254a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    254e:	dc 01       	movw	r26, r24
    2550:	cb 01       	movw	r24, r22
    2552:	8f 83       	std	Y+7, r24	; 0x07
    2554:	98 87       	std	Y+8, r25	; 0x08
    2556:	a9 87       	std	Y+9, r26	; 0x09
    2558:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    255a:	6f 81       	ldd	r22, Y+7	; 0x07
    255c:	78 85       	ldd	r23, Y+8	; 0x08
    255e:	89 85       	ldd	r24, Y+9	; 0x09
    2560:	9a 85       	ldd	r25, Y+10	; 0x0a
    2562:	20 e0       	ldi	r18, 0x00	; 0
    2564:	30 e0       	ldi	r19, 0x00	; 0
    2566:	40 e8       	ldi	r20, 0x80	; 128
    2568:	5f e3       	ldi	r21, 0x3F	; 63
    256a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    256e:	88 23       	and	r24, r24
    2570:	2c f4       	brge	.+10     	; 0x257c <mov_ver+0x1dc>
		__ticks = 1;
    2572:	81 e0       	ldi	r24, 0x01	; 1
    2574:	90 e0       	ldi	r25, 0x00	; 0
    2576:	9e 83       	std	Y+6, r25	; 0x06
    2578:	8d 83       	std	Y+5, r24	; 0x05
    257a:	3f c0       	rjmp	.+126    	; 0x25fa <mov_ver+0x25a>
	else if (__tmp > 65535)
    257c:	6f 81       	ldd	r22, Y+7	; 0x07
    257e:	78 85       	ldd	r23, Y+8	; 0x08
    2580:	89 85       	ldd	r24, Y+9	; 0x09
    2582:	9a 85       	ldd	r25, Y+10	; 0x0a
    2584:	20 e0       	ldi	r18, 0x00	; 0
    2586:	3f ef       	ldi	r19, 0xFF	; 255
    2588:	4f e7       	ldi	r20, 0x7F	; 127
    258a:	57 e4       	ldi	r21, 0x47	; 71
    258c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2590:	18 16       	cp	r1, r24
    2592:	4c f5       	brge	.+82     	; 0x25e6 <mov_ver+0x246>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2594:	6b 85       	ldd	r22, Y+11	; 0x0b
    2596:	7c 85       	ldd	r23, Y+12	; 0x0c
    2598:	8d 85       	ldd	r24, Y+13	; 0x0d
    259a:	9e 85       	ldd	r25, Y+14	; 0x0e
    259c:	20 e0       	ldi	r18, 0x00	; 0
    259e:	30 e0       	ldi	r19, 0x00	; 0
    25a0:	40 e2       	ldi	r20, 0x20	; 32
    25a2:	51 e4       	ldi	r21, 0x41	; 65
    25a4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25a8:	dc 01       	movw	r26, r24
    25aa:	cb 01       	movw	r24, r22
    25ac:	bc 01       	movw	r22, r24
    25ae:	cd 01       	movw	r24, r26
    25b0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25b4:	dc 01       	movw	r26, r24
    25b6:	cb 01       	movw	r24, r22
    25b8:	9e 83       	std	Y+6, r25	; 0x06
    25ba:	8d 83       	std	Y+5, r24	; 0x05
    25bc:	0f c0       	rjmp	.+30     	; 0x25dc <mov_ver+0x23c>
    25be:	88 ec       	ldi	r24, 0xC8	; 200
    25c0:	90 e0       	ldi	r25, 0x00	; 0
    25c2:	9c 83       	std	Y+4, r25	; 0x04
    25c4:	8b 83       	std	Y+3, r24	; 0x03
    25c6:	8b 81       	ldd	r24, Y+3	; 0x03
    25c8:	9c 81       	ldd	r25, Y+4	; 0x04
    25ca:	01 97       	sbiw	r24, 0x01	; 1
    25cc:	f1 f7       	brne	.-4      	; 0x25ca <mov_ver+0x22a>
    25ce:	9c 83       	std	Y+4, r25	; 0x04
    25d0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    25d2:	8d 81       	ldd	r24, Y+5	; 0x05
    25d4:	9e 81       	ldd	r25, Y+6	; 0x06
    25d6:	01 97       	sbiw	r24, 0x01	; 1
    25d8:	9e 83       	std	Y+6, r25	; 0x06
    25da:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    25dc:	8d 81       	ldd	r24, Y+5	; 0x05
    25de:	9e 81       	ldd	r25, Y+6	; 0x06
    25e0:	00 97       	sbiw	r24, 0x00	; 0
    25e2:	69 f7       	brne	.-38     	; 0x25be <mov_ver+0x21e>
    25e4:	14 c0       	rjmp	.+40     	; 0x260e <mov_ver+0x26e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    25e6:	6f 81       	ldd	r22, Y+7	; 0x07
    25e8:	78 85       	ldd	r23, Y+8	; 0x08
    25ea:	89 85       	ldd	r24, Y+9	; 0x09
    25ec:	9a 85       	ldd	r25, Y+10	; 0x0a
    25ee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25f2:	dc 01       	movw	r26, r24
    25f4:	cb 01       	movw	r24, r22
    25f6:	9e 83       	std	Y+6, r25	; 0x06
    25f8:	8d 83       	std	Y+5, r24	; 0x05
    25fa:	8d 81       	ldd	r24, Y+5	; 0x05
    25fc:	9e 81       	ldd	r25, Y+6	; 0x06
    25fe:	9a 83       	std	Y+2, r25	; 0x02
    2600:	89 83       	std	Y+1, r24	; 0x01
    2602:	89 81       	ldd	r24, Y+1	; 0x01
    2604:	9a 81       	ldd	r25, Y+2	; 0x02
    2606:	01 97       	sbiw	r24, 0x01	; 1
    2608:	f1 f7       	brne	.-4      	; 0x2606 <mov_ver+0x266>
    260a:	9a 83       	std	Y+2, r25	; 0x02
    260c:	89 83       	std	Y+1, r24	; 0x01
	}
	_delay_ms(20);
}
    260e:	62 96       	adiw	r28, 0x12	; 18
    2610:	0f b6       	in	r0, 0x3f	; 63
    2612:	f8 94       	cli
    2614:	de bf       	out	0x3e, r29	; 62
    2616:	0f be       	out	0x3f, r0	; 63
    2618:	cd bf       	out	0x3d, r28	; 61
    261a:	cf 91       	pop	r28
    261c:	df 91       	pop	r29
    261e:	08 95       	ret

00002620 <main>:



void main(){
    2620:	df 93       	push	r29
    2622:	cf 93       	push	r28
    2624:	cd b7       	in	r28, 0x3d	; 61
    2626:	de b7       	in	r29, 0x3e	; 62
    2628:	2e 97       	sbiw	r28, 0x0e	; 14
    262a:	0f b6       	in	r0, 0x3f	; 63
    262c:	f8 94       	cli
    262e:	de bf       	out	0x3e, r29	; 62
    2630:	0f be       	out	0x3f, r0	; 63
    2632:	cd bf       	out	0x3d, r28	; 61
	// MASTER
	DIO_u8_SET_PIN(PORTB , PIN0 , OUTPUT);
    2634:	81 e0       	ldi	r24, 0x01	; 1
    2636:	60 e0       	ldi	r22, 0x00	; 0
    2638:	41 e0       	ldi	r20, 0x01	; 1
    263a:	0e 94 74 07 	call	0xee8	; 0xee8 <DIO_u8_SET_PIN>
	DIO_u8_WRITE_PIN(PORTB , PIN0, HIGH);
    263e:	81 e0       	ldi	r24, 0x01	; 1
    2640:	60 e0       	ldi	r22, 0x00	; 0
    2642:	41 e0       	ldi	r20, 0x01	; 1
    2644:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>
	DIO_u8_SET_PIN(PORTB , PIN1 , OUTPUT);
    2648:	81 e0       	ldi	r24, 0x01	; 1
    264a:	61 e0       	ldi	r22, 0x01	; 1
    264c:	41 e0       	ldi	r20, 0x01	; 1
    264e:	0e 94 74 07 	call	0xee8	; 0xee8 <DIO_u8_SET_PIN>

	LCD_INIT();
    2652:	0e 94 a4 0d 	call	0x1b48	; 0x1b48 <LCD_INIT>
	UART_INIT();
    2656:	0e 94 e2 0f 	call	0x1fc4	; 0x1fc4 <UART_INIT>
	ADC_INIT();
    265a:	0e 94 17 07 	call	0xe2e	; 0xe2e <ADC_INIT>

	INTERRUPT_INIT(INTERRUPT_PIN_0 , MOOD_FALL);
    265e:	80 e0       	ldi	r24, 0x00	; 0
    2660:	60 e0       	ldi	r22, 0x00	; 0
    2662:	0e 94 0d 0b 	call	0x161a	; 0x161a <INTERRUPT_INIT>
	DIO_u8_SET_PIN(PORTD , PIN2 , INPUT);
    2666:	83 e0       	ldi	r24, 0x03	; 3
    2668:	62 e0       	ldi	r22, 0x02	; 2
    266a:	40 e0       	ldi	r20, 0x00	; 0
    266c:	0e 94 74 07 	call	0xee8	; 0xee8 <DIO_u8_SET_PIN>
	DIO_u8_WRITE_PIN(PORTD , PIN2, HIGH);
    2670:	83 e0       	ldi	r24, 0x03	; 3
    2672:	62 e0       	ldi	r22, 0x02	; 2
    2674:	41 e0       	ldi	r20, 0x01	; 1
    2676:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>

	INTERRUPT_INIT(INTERRUPT_PIN_1 , MOOD_FALL);
    267a:	81 e0       	ldi	r24, 0x01	; 1
    267c:	60 e0       	ldi	r22, 0x00	; 0
    267e:	0e 94 0d 0b 	call	0x161a	; 0x161a <INTERRUPT_INIT>

	DIO_u8_SET_PIN(PORTD , PIN3 , INPUT);
    2682:	83 e0       	ldi	r24, 0x03	; 3
    2684:	63 e0       	ldi	r22, 0x03	; 3
    2686:	40 e0       	ldi	r20, 0x00	; 0
    2688:	0e 94 74 07 	call	0xee8	; 0xee8 <DIO_u8_SET_PIN>
	DIO_u8_WRITE_PIN(PORTD , PIN3, HIGH);
    268c:	83 e0       	ldi	r24, 0x03	; 3
    268e:	63 e0       	ldi	r22, 0x03	; 3
    2690:	41 e0       	ldi	r20, 0x01	; 1
    2692:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>



	DIO_u8_WRITE_PIN(PORTB , PIN0, LOW);
    2696:	81 e0       	ldi	r24, 0x01	; 1
    2698:	60 e0       	ldi	r22, 0x00	; 0
    269a:	40 e0       	ldi	r20, 0x00	; 0
    269c:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>
	DIO_u8_WRITE_PIN(PORTB , PIN1, HIGH);
    26a0:	81 e0       	ldi	r24, 0x01	; 1
    26a2:	61 e0       	ldi	r22, 0x01	; 1
    26a4:	41 e0       	ldi	r20, 0x01	; 1
    26a6:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>
	u16 hor;
	u16 ver;

	while(1){

		hor = (u16)ADC_u16_READ(ADC0);
    26aa:	80 e0       	ldi	r24, 0x00	; 0
    26ac:	0e 94 26 07 	call	0xe4c	; 0xe4c <ADC_u16_READ>
    26b0:	9c 83       	std	Y+4, r25	; 0x04
    26b2:	8b 83       	std	Y+3, r24	; 0x03
		ver = (u16)ADC_u16_READ(ADC1);
    26b4:	81 e0       	ldi	r24, 0x01	; 1
    26b6:	0e 94 26 07 	call	0xe4c	; 0xe4c <ADC_u16_READ>
    26ba:	9a 83       	std	Y+2, r25	; 0x02
    26bc:	89 83       	std	Y+1, r24	; 0x01

		mov_hor(hor);
    26be:	8b 81       	ldd	r24, Y+3	; 0x03
    26c0:	9c 81       	ldd	r25, Y+4	; 0x04
    26c2:	0e 94 90 10 	call	0x2120	; 0x2120 <mov_hor>
		mov_ver(ver);
    26c6:	89 81       	ldd	r24, Y+1	; 0x01
    26c8:	9a 81       	ldd	r25, Y+2	; 0x02
    26ca:	0e 94 d0 11 	call	0x23a0	; 0x23a0 <mov_ver>

		if((last_m0 != m0) |(last_m1 != m1 )|(last_m2 != m2) |(last_m3 != m3) ){
    26ce:	90 91 9d 01 	lds	r25, 0x019D
    26d2:	80 91 a2 01 	lds	r24, 0x01A2
    26d6:	1e 86       	std	Y+14, r1	; 0x0e
    26d8:	98 17       	cp	r25, r24
    26da:	11 f0       	breq	.+4      	; 0x26e0 <main+0xc0>
    26dc:	21 e0       	ldi	r18, 0x01	; 1
    26de:	2e 87       	std	Y+14, r18	; 0x0e
    26e0:	90 91 9e 01 	lds	r25, 0x019E
    26e4:	80 91 a3 01 	lds	r24, 0x01A3
    26e8:	1d 86       	std	Y+13, r1	; 0x0d
    26ea:	98 17       	cp	r25, r24
    26ec:	11 f0       	breq	.+4      	; 0x26f2 <main+0xd2>
    26ee:	31 e0       	ldi	r19, 0x01	; 1
    26f0:	3d 87       	std	Y+13, r19	; 0x0d
    26f2:	8e 85       	ldd	r24, Y+14	; 0x0e
    26f4:	9d 85       	ldd	r25, Y+13	; 0x0d
    26f6:	89 2b       	or	r24, r25
    26f8:	28 2f       	mov	r18, r24
    26fa:	30 e0       	ldi	r19, 0x00	; 0
    26fc:	3c 87       	std	Y+12, r19	; 0x0c
    26fe:	2b 87       	std	Y+11, r18	; 0x0b
    2700:	90 91 9f 01 	lds	r25, 0x019F
    2704:	80 91 a4 01 	lds	r24, 0x01A4
    2708:	1a 86       	std	Y+10, r1	; 0x0a
    270a:	19 86       	std	Y+9, r1	; 0x09
    270c:	98 17       	cp	r25, r24
    270e:	21 f0       	breq	.+8      	; 0x2718 <main+0xf8>
    2710:	81 e0       	ldi	r24, 0x01	; 1
    2712:	90 e0       	ldi	r25, 0x00	; 0
    2714:	9a 87       	std	Y+10, r25	; 0x0a
    2716:	89 87       	std	Y+9, r24	; 0x09
    2718:	2b 85       	ldd	r18, Y+11	; 0x0b
    271a:	3c 85       	ldd	r19, Y+12	; 0x0c
    271c:	89 85       	ldd	r24, Y+9	; 0x09
    271e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2720:	28 2b       	or	r18, r24
    2722:	39 2b       	or	r19, r25
    2724:	38 87       	std	Y+8, r19	; 0x08
    2726:	2f 83       	std	Y+7, r18	; 0x07
    2728:	90 91 a0 01 	lds	r25, 0x01A0
    272c:	80 91 a5 01 	lds	r24, 0x01A5
    2730:	1e 82       	std	Y+6, r1	; 0x06
    2732:	1d 82       	std	Y+5, r1	; 0x05
    2734:	98 17       	cp	r25, r24
    2736:	21 f0       	breq	.+8      	; 0x2740 <main+0x120>
    2738:	21 e0       	ldi	r18, 0x01	; 1
    273a:	30 e0       	ldi	r19, 0x00	; 0
    273c:	3e 83       	std	Y+6, r19	; 0x06
    273e:	2d 83       	std	Y+5, r18	; 0x05
    2740:	8f 81       	ldd	r24, Y+7	; 0x07
    2742:	98 85       	ldd	r25, Y+8	; 0x08
    2744:	2d 81       	ldd	r18, Y+5	; 0x05
    2746:	3e 81       	ldd	r19, Y+6	; 0x06
    2748:	82 2b       	or	r24, r18
    274a:	93 2b       	or	r25, r19
    274c:	00 97       	sbiw	r24, 0x00	; 0
    274e:	09 f4       	brne	.+2      	; 0x2752 <main+0x132>
    2750:	ac cf       	rjmp	.-168    	; 0x26aa <main+0x8a>
			motor_control(SLAVE0 , m0);
    2752:	90 91 a2 01 	lds	r25, 0x01A2
    2756:	80 e0       	ldi	r24, 0x00	; 0
    2758:	69 2f       	mov	r22, r25
    275a:	0e 94 40 10 	call	0x2080	; 0x2080 <motor_control>
			motor_control(SLAVE1 , m1);
    275e:	90 91 a3 01 	lds	r25, 0x01A3
    2762:	80 e4       	ldi	r24, 0x40	; 64
    2764:	69 2f       	mov	r22, r25
    2766:	0e 94 40 10 	call	0x2080	; 0x2080 <motor_control>
			motor_control(SLAVE2 , m2);
    276a:	90 91 a4 01 	lds	r25, 0x01A4
    276e:	80 e8       	ldi	r24, 0x80	; 128
    2770:	69 2f       	mov	r22, r25
    2772:	0e 94 40 10 	call	0x2080	; 0x2080 <motor_control>
			motor_control(SLAVE3 , m3);
    2776:	90 91 a5 01 	lds	r25, 0x01A5
    277a:	80 ec       	ldi	r24, 0xC0	; 192
    277c:	69 2f       	mov	r22, r25
    277e:	0e 94 40 10 	call	0x2080	; 0x2080 <motor_control>

			/******* MODIFY LCD *******/
			LCD_CLEAR();
    2782:	0e 94 1c 0d 	call	0x1a38	; 0x1a38 <LCD_CLEAR>

			LCD_WRITE_STRING("M0 :");
    2786:	80 e6       	ldi	r24, 0x60	; 96
    2788:	90 e0       	ldi	r25, 0x00	; 0
    278a:	0e 94 57 0f 	call	0x1eae	; 0x1eae <LCD_WRITE_STRING>
			LCD_WRITE_INT(m0);
    278e:	80 91 a2 01 	lds	r24, 0x01A2
    2792:	88 2f       	mov	r24, r24
    2794:	90 e0       	ldi	r25, 0x00	; 0
    2796:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <LCD_WRITE_INT>
			LCD_WRITE_STRING(" |M1 :");
    279a:	85 e6       	ldi	r24, 0x65	; 101
    279c:	90 e0       	ldi	r25, 0x00	; 0
    279e:	0e 94 57 0f 	call	0x1eae	; 0x1eae <LCD_WRITE_STRING>
			LCD_WRITE_INT(m1);
    27a2:	80 91 a3 01 	lds	r24, 0x01A3
    27a6:	88 2f       	mov	r24, r24
    27a8:	90 e0       	ldi	r25, 0x00	; 0
    27aa:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <LCD_WRITE_INT>

			LCD_GOTO(0,1);
    27ae:	80 e0       	ldi	r24, 0x00	; 0
    27b0:	61 e0       	ldi	r22, 0x01	; 1
    27b2:	0e 94 80 0f 	call	0x1f00	; 0x1f00 <LCD_GOTO>

			LCD_WRITE_STRING("M2 :");
    27b6:	8c e6       	ldi	r24, 0x6C	; 108
    27b8:	90 e0       	ldi	r25, 0x00	; 0
    27ba:	0e 94 57 0f 	call	0x1eae	; 0x1eae <LCD_WRITE_STRING>
			LCD_WRITE_INT(m2);
    27be:	80 91 a4 01 	lds	r24, 0x01A4
    27c2:	88 2f       	mov	r24, r24
    27c4:	90 e0       	ldi	r25, 0x00	; 0
    27c6:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <LCD_WRITE_INT>
			LCD_WRITE_STRING(" |M3 :");
    27ca:	81 e7       	ldi	r24, 0x71	; 113
    27cc:	90 e0       	ldi	r25, 0x00	; 0
    27ce:	0e 94 57 0f 	call	0x1eae	; 0x1eae <LCD_WRITE_STRING>
			LCD_WRITE_INT(m3);
    27d2:	80 91 a5 01 	lds	r24, 0x01A5
    27d6:	88 2f       	mov	r24, r24
    27d8:	90 e0       	ldi	r25, 0x00	; 0
    27da:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <LCD_WRITE_INT>

			last_m0 =m0;
    27de:	80 91 a2 01 	lds	r24, 0x01A2
    27e2:	80 93 9d 01 	sts	0x019D, r24
			last_m1 =m1;
    27e6:	80 91 a3 01 	lds	r24, 0x01A3
    27ea:	80 93 9e 01 	sts	0x019E, r24
			last_m2 =m2;
    27ee:	80 91 a4 01 	lds	r24, 0x01A4
    27f2:	80 93 9f 01 	sts	0x019F, r24
			last_m3 =m3;
    27f6:	80 91 a5 01 	lds	r24, 0x01A5
    27fa:	80 93 a0 01 	sts	0x01A0, r24
    27fe:	55 cf       	rjmp	.-342    	; 0x26aa <main+0x8a>

00002800 <__vector_1>:
		}

	}
}

ISR(INT0){
    2800:	1f 92       	push	r1
    2802:	0f 92       	push	r0
    2804:	0f b6       	in	r0, 0x3f	; 63
    2806:	0f 92       	push	r0
    2808:	11 24       	eor	r1, r1
    280a:	2f 93       	push	r18
    280c:	3f 93       	push	r19
    280e:	4f 93       	push	r20
    2810:	5f 93       	push	r21
    2812:	6f 93       	push	r22
    2814:	7f 93       	push	r23
    2816:	8f 93       	push	r24
    2818:	9f 93       	push	r25
    281a:	af 93       	push	r26
    281c:	bf 93       	push	r27
    281e:	ef 93       	push	r30
    2820:	ff 93       	push	r31
    2822:	df 93       	push	r29
    2824:	cf 93       	push	r28
    2826:	cd b7       	in	r28, 0x3d	; 61
    2828:	de b7       	in	r29, 0x3e	; 62
    282a:	2e 97       	sbiw	r28, 0x0e	; 14
    282c:	de bf       	out	0x3e, r29	; 62
    282e:	cd bf       	out	0x3d, r28	; 61


	    DIO_u8_WRITE_PIN(PORTB , PIN1, LOW);
    2830:	81 e0       	ldi	r24, 0x01	; 1
    2832:	61 e0       	ldi	r22, 0x01	; 1
    2834:	40 e0       	ldi	r20, 0x00	; 0
    2836:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>
	    DIO_u8_WRITE_PIN(PORTB , PIN0, HIGH);
    283a:	81 e0       	ldi	r24, 0x01	; 1
    283c:	60 e0       	ldi	r22, 0x00	; 0
    283e:	41 e0       	ldi	r20, 0x01	; 1
    2840:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>
	    LCD_CLEAR();
    2844:	0e 94 1c 0d 	call	0x1a38	; 0x1a38 <LCD_CLEAR>
	    LCD_WRITE_STRING("ASCENDING ...");
    2848:	88 e7       	ldi	r24, 0x78	; 120
    284a:	90 e0       	ldi	r25, 0x00	; 0
    284c:	0e 94 57 0f 	call	0x1eae	; 0x1eae <LCD_WRITE_STRING>

	    m0 = check_num_add(m0,20);
    2850:	80 91 a2 01 	lds	r24, 0x01A2
    2854:	64 e1       	ldi	r22, 0x14	; 20
    2856:	0e 94 52 10 	call	0x20a4	; 0x20a4 <check_num_add>
    285a:	80 93 a2 01 	sts	0x01A2, r24
	    m1 = check_num_add(m1,20);
    285e:	80 91 a3 01 	lds	r24, 0x01A3
    2862:	64 e1       	ldi	r22, 0x14	; 20
    2864:	0e 94 52 10 	call	0x20a4	; 0x20a4 <check_num_add>
    2868:	80 93 a3 01 	sts	0x01A3, r24
	    m2 = check_num_add(m2,20);
    286c:	80 91 a4 01 	lds	r24, 0x01A4
    2870:	64 e1       	ldi	r22, 0x14	; 20
    2872:	0e 94 52 10 	call	0x20a4	; 0x20a4 <check_num_add>
    2876:	80 93 a4 01 	sts	0x01A4, r24
	    m3 = check_num_add(m3,20);
    287a:	80 91 a5 01 	lds	r24, 0x01A5
    287e:	64 e1       	ldi	r22, 0x14	; 20
    2880:	0e 94 52 10 	call	0x20a4	; 0x20a4 <check_num_add>
    2884:	80 93 a5 01 	sts	0x01A5, r24
    2888:	80 e0       	ldi	r24, 0x00	; 0
    288a:	90 e0       	ldi	r25, 0x00	; 0
    288c:	a0 ea       	ldi	r26, 0xA0	; 160
    288e:	b1 e4       	ldi	r27, 0x41	; 65
    2890:	8b 87       	std	Y+11, r24	; 0x0b
    2892:	9c 87       	std	Y+12, r25	; 0x0c
    2894:	ad 87       	std	Y+13, r26	; 0x0d
    2896:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2898:	6b 85       	ldd	r22, Y+11	; 0x0b
    289a:	7c 85       	ldd	r23, Y+12	; 0x0c
    289c:	8d 85       	ldd	r24, Y+13	; 0x0d
    289e:	9e 85       	ldd	r25, Y+14	; 0x0e
    28a0:	20 e0       	ldi	r18, 0x00	; 0
    28a2:	30 e0       	ldi	r19, 0x00	; 0
    28a4:	4a ef       	ldi	r20, 0xFA	; 250
    28a6:	54 e4       	ldi	r21, 0x44	; 68
    28a8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28ac:	dc 01       	movw	r26, r24
    28ae:	cb 01       	movw	r24, r22
    28b0:	8f 83       	std	Y+7, r24	; 0x07
    28b2:	98 87       	std	Y+8, r25	; 0x08
    28b4:	a9 87       	std	Y+9, r26	; 0x09
    28b6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    28b8:	6f 81       	ldd	r22, Y+7	; 0x07
    28ba:	78 85       	ldd	r23, Y+8	; 0x08
    28bc:	89 85       	ldd	r24, Y+9	; 0x09
    28be:	9a 85       	ldd	r25, Y+10	; 0x0a
    28c0:	20 e0       	ldi	r18, 0x00	; 0
    28c2:	30 e0       	ldi	r19, 0x00	; 0
    28c4:	40 e8       	ldi	r20, 0x80	; 128
    28c6:	5f e3       	ldi	r21, 0x3F	; 63
    28c8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    28cc:	88 23       	and	r24, r24
    28ce:	2c f4       	brge	.+10     	; 0x28da <__vector_1+0xda>
		__ticks = 1;
    28d0:	81 e0       	ldi	r24, 0x01	; 1
    28d2:	90 e0       	ldi	r25, 0x00	; 0
    28d4:	9e 83       	std	Y+6, r25	; 0x06
    28d6:	8d 83       	std	Y+5, r24	; 0x05
    28d8:	3f c0       	rjmp	.+126    	; 0x2958 <__vector_1+0x158>
	else if (__tmp > 65535)
    28da:	6f 81       	ldd	r22, Y+7	; 0x07
    28dc:	78 85       	ldd	r23, Y+8	; 0x08
    28de:	89 85       	ldd	r24, Y+9	; 0x09
    28e0:	9a 85       	ldd	r25, Y+10	; 0x0a
    28e2:	20 e0       	ldi	r18, 0x00	; 0
    28e4:	3f ef       	ldi	r19, 0xFF	; 255
    28e6:	4f e7       	ldi	r20, 0x7F	; 127
    28e8:	57 e4       	ldi	r21, 0x47	; 71
    28ea:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    28ee:	18 16       	cp	r1, r24
    28f0:	4c f5       	brge	.+82     	; 0x2944 <__vector_1+0x144>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    28f2:	6b 85       	ldd	r22, Y+11	; 0x0b
    28f4:	7c 85       	ldd	r23, Y+12	; 0x0c
    28f6:	8d 85       	ldd	r24, Y+13	; 0x0d
    28f8:	9e 85       	ldd	r25, Y+14	; 0x0e
    28fa:	20 e0       	ldi	r18, 0x00	; 0
    28fc:	30 e0       	ldi	r19, 0x00	; 0
    28fe:	40 e2       	ldi	r20, 0x20	; 32
    2900:	51 e4       	ldi	r21, 0x41	; 65
    2902:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2906:	dc 01       	movw	r26, r24
    2908:	cb 01       	movw	r24, r22
    290a:	bc 01       	movw	r22, r24
    290c:	cd 01       	movw	r24, r26
    290e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2912:	dc 01       	movw	r26, r24
    2914:	cb 01       	movw	r24, r22
    2916:	9e 83       	std	Y+6, r25	; 0x06
    2918:	8d 83       	std	Y+5, r24	; 0x05
    291a:	0f c0       	rjmp	.+30     	; 0x293a <__vector_1+0x13a>
    291c:	88 ec       	ldi	r24, 0xC8	; 200
    291e:	90 e0       	ldi	r25, 0x00	; 0
    2920:	9c 83       	std	Y+4, r25	; 0x04
    2922:	8b 83       	std	Y+3, r24	; 0x03
    2924:	8b 81       	ldd	r24, Y+3	; 0x03
    2926:	9c 81       	ldd	r25, Y+4	; 0x04
    2928:	01 97       	sbiw	r24, 0x01	; 1
    292a:	f1 f7       	brne	.-4      	; 0x2928 <__vector_1+0x128>
    292c:	9c 83       	std	Y+4, r25	; 0x04
    292e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2930:	8d 81       	ldd	r24, Y+5	; 0x05
    2932:	9e 81       	ldd	r25, Y+6	; 0x06
    2934:	01 97       	sbiw	r24, 0x01	; 1
    2936:	9e 83       	std	Y+6, r25	; 0x06
    2938:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    293a:	8d 81       	ldd	r24, Y+5	; 0x05
    293c:	9e 81       	ldd	r25, Y+6	; 0x06
    293e:	00 97       	sbiw	r24, 0x00	; 0
    2940:	69 f7       	brne	.-38     	; 0x291c <__vector_1+0x11c>
    2942:	14 c0       	rjmp	.+40     	; 0x296c <__vector_1+0x16c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2944:	6f 81       	ldd	r22, Y+7	; 0x07
    2946:	78 85       	ldd	r23, Y+8	; 0x08
    2948:	89 85       	ldd	r24, Y+9	; 0x09
    294a:	9a 85       	ldd	r25, Y+10	; 0x0a
    294c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2950:	dc 01       	movw	r26, r24
    2952:	cb 01       	movw	r24, r22
    2954:	9e 83       	std	Y+6, r25	; 0x06
    2956:	8d 83       	std	Y+5, r24	; 0x05
    2958:	8d 81       	ldd	r24, Y+5	; 0x05
    295a:	9e 81       	ldd	r25, Y+6	; 0x06
    295c:	9a 83       	std	Y+2, r25	; 0x02
    295e:	89 83       	std	Y+1, r24	; 0x01
    2960:	89 81       	ldd	r24, Y+1	; 0x01
    2962:	9a 81       	ldd	r25, Y+2	; 0x02
    2964:	01 97       	sbiw	r24, 0x01	; 1
    2966:	f1 f7       	brne	.-4      	; 0x2964 <__vector_1+0x164>
    2968:	9a 83       	std	Y+2, r25	; 0x02
    296a:	89 83       	std	Y+1, r24	; 0x01

	    _delay_ms(20);

	    DIO_u8_WRITE_PIN(PORTB , PIN0, LOW);
    296c:	81 e0       	ldi	r24, 0x01	; 1
    296e:	60 e0       	ldi	r22, 0x00	; 0
    2970:	40 e0       	ldi	r20, 0x00	; 0
    2972:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>
	    DIO_u8_WRITE_PIN(PORTB , PIN1, HIGH);
    2976:	81 e0       	ldi	r24, 0x01	; 1
    2978:	61 e0       	ldi	r22, 0x01	; 1
    297a:	41 e0       	ldi	r20, 0x01	; 1
    297c:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>


}
    2980:	2e 96       	adiw	r28, 0x0e	; 14
    2982:	de bf       	out	0x3e, r29	; 62
    2984:	cd bf       	out	0x3d, r28	; 61
    2986:	cf 91       	pop	r28
    2988:	df 91       	pop	r29
    298a:	ff 91       	pop	r31
    298c:	ef 91       	pop	r30
    298e:	bf 91       	pop	r27
    2990:	af 91       	pop	r26
    2992:	9f 91       	pop	r25
    2994:	8f 91       	pop	r24
    2996:	7f 91       	pop	r23
    2998:	6f 91       	pop	r22
    299a:	5f 91       	pop	r21
    299c:	4f 91       	pop	r20
    299e:	3f 91       	pop	r19
    29a0:	2f 91       	pop	r18
    29a2:	0f 90       	pop	r0
    29a4:	0f be       	out	0x3f, r0	; 63
    29a6:	0f 90       	pop	r0
    29a8:	1f 90       	pop	r1
    29aa:	18 95       	reti

000029ac <__vector_2>:


ISR(INT1){
    29ac:	1f 92       	push	r1
    29ae:	0f 92       	push	r0
    29b0:	0f b6       	in	r0, 0x3f	; 63
    29b2:	0f 92       	push	r0
    29b4:	11 24       	eor	r1, r1
    29b6:	2f 93       	push	r18
    29b8:	3f 93       	push	r19
    29ba:	4f 93       	push	r20
    29bc:	5f 93       	push	r21
    29be:	6f 93       	push	r22
    29c0:	7f 93       	push	r23
    29c2:	8f 93       	push	r24
    29c4:	9f 93       	push	r25
    29c6:	af 93       	push	r26
    29c8:	bf 93       	push	r27
    29ca:	ef 93       	push	r30
    29cc:	ff 93       	push	r31
    29ce:	df 93       	push	r29
    29d0:	cf 93       	push	r28
    29d2:	cd b7       	in	r28, 0x3d	; 61
    29d4:	de b7       	in	r29, 0x3e	; 62
    29d6:	2e 97       	sbiw	r28, 0x0e	; 14
    29d8:	de bf       	out	0x3e, r29	; 62
    29da:	cd bf       	out	0x3d, r28	; 61
	//land
	DIO_u8_WRITE_PIN(PORTB , PIN1, LOW);
    29dc:	81 e0       	ldi	r24, 0x01	; 1
    29de:	61 e0       	ldi	r22, 0x01	; 1
    29e0:	40 e0       	ldi	r20, 0x00	; 0
    29e2:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>
	DIO_u8_WRITE_PIN(PORTB , PIN0, HIGH);
    29e6:	81 e0       	ldi	r24, 0x01	; 1
    29e8:	60 e0       	ldi	r22, 0x00	; 0
    29ea:	41 e0       	ldi	r20, 0x01	; 1
    29ec:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>

	LCD_CLEAR();
    29f0:	0e 94 1c 0d 	call	0x1a38	; 0x1a38 <LCD_CLEAR>
	LCD_WRITE_STRING("DESCENDING ...");
    29f4:	86 e8       	ldi	r24, 0x86	; 134
    29f6:	90 e0       	ldi	r25, 0x00	; 0
    29f8:	0e 94 57 0f 	call	0x1eae	; 0x1eae <LCD_WRITE_STRING>

	m0 = check_num_sub(m0,20);
    29fc:	80 91 a2 01 	lds	r24, 0x01A2
    2a00:	64 e1       	ldi	r22, 0x14	; 20
    2a02:	0e 94 76 10 	call	0x20ec	; 0x20ec <check_num_sub>
    2a06:	80 93 a2 01 	sts	0x01A2, r24
	m1 = check_num_sub(m1,20);
    2a0a:	80 91 a3 01 	lds	r24, 0x01A3
    2a0e:	64 e1       	ldi	r22, 0x14	; 20
    2a10:	0e 94 76 10 	call	0x20ec	; 0x20ec <check_num_sub>
    2a14:	80 93 a3 01 	sts	0x01A3, r24
	m2 = check_num_sub(m2,20);
    2a18:	80 91 a4 01 	lds	r24, 0x01A4
    2a1c:	64 e1       	ldi	r22, 0x14	; 20
    2a1e:	0e 94 76 10 	call	0x20ec	; 0x20ec <check_num_sub>
    2a22:	80 93 a4 01 	sts	0x01A4, r24
	m3 = check_num_sub(m3,20);
    2a26:	80 91 a5 01 	lds	r24, 0x01A5
    2a2a:	64 e1       	ldi	r22, 0x14	; 20
    2a2c:	0e 94 76 10 	call	0x20ec	; 0x20ec <check_num_sub>
    2a30:	80 93 a5 01 	sts	0x01A5, r24
    2a34:	80 e0       	ldi	r24, 0x00	; 0
    2a36:	90 e0       	ldi	r25, 0x00	; 0
    2a38:	a0 ea       	ldi	r26, 0xA0	; 160
    2a3a:	b1 e4       	ldi	r27, 0x41	; 65
    2a3c:	8b 87       	std	Y+11, r24	; 0x0b
    2a3e:	9c 87       	std	Y+12, r25	; 0x0c
    2a40:	ad 87       	std	Y+13, r26	; 0x0d
    2a42:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a44:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a46:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a48:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a4a:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a4c:	20 e0       	ldi	r18, 0x00	; 0
    2a4e:	30 e0       	ldi	r19, 0x00	; 0
    2a50:	4a ef       	ldi	r20, 0xFA	; 250
    2a52:	54 e4       	ldi	r21, 0x44	; 68
    2a54:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a58:	dc 01       	movw	r26, r24
    2a5a:	cb 01       	movw	r24, r22
    2a5c:	8f 83       	std	Y+7, r24	; 0x07
    2a5e:	98 87       	std	Y+8, r25	; 0x08
    2a60:	a9 87       	std	Y+9, r26	; 0x09
    2a62:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2a64:	6f 81       	ldd	r22, Y+7	; 0x07
    2a66:	78 85       	ldd	r23, Y+8	; 0x08
    2a68:	89 85       	ldd	r24, Y+9	; 0x09
    2a6a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a6c:	20 e0       	ldi	r18, 0x00	; 0
    2a6e:	30 e0       	ldi	r19, 0x00	; 0
    2a70:	40 e8       	ldi	r20, 0x80	; 128
    2a72:	5f e3       	ldi	r21, 0x3F	; 63
    2a74:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2a78:	88 23       	and	r24, r24
    2a7a:	2c f4       	brge	.+10     	; 0x2a86 <__vector_2+0xda>
		__ticks = 1;
    2a7c:	81 e0       	ldi	r24, 0x01	; 1
    2a7e:	90 e0       	ldi	r25, 0x00	; 0
    2a80:	9e 83       	std	Y+6, r25	; 0x06
    2a82:	8d 83       	std	Y+5, r24	; 0x05
    2a84:	3f c0       	rjmp	.+126    	; 0x2b04 <__vector_2+0x158>
	else if (__tmp > 65535)
    2a86:	6f 81       	ldd	r22, Y+7	; 0x07
    2a88:	78 85       	ldd	r23, Y+8	; 0x08
    2a8a:	89 85       	ldd	r24, Y+9	; 0x09
    2a8c:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a8e:	20 e0       	ldi	r18, 0x00	; 0
    2a90:	3f ef       	ldi	r19, 0xFF	; 255
    2a92:	4f e7       	ldi	r20, 0x7F	; 127
    2a94:	57 e4       	ldi	r21, 0x47	; 71
    2a96:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2a9a:	18 16       	cp	r1, r24
    2a9c:	4c f5       	brge	.+82     	; 0x2af0 <__vector_2+0x144>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2a9e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2aa0:	7c 85       	ldd	r23, Y+12	; 0x0c
    2aa2:	8d 85       	ldd	r24, Y+13	; 0x0d
    2aa4:	9e 85       	ldd	r25, Y+14	; 0x0e
    2aa6:	20 e0       	ldi	r18, 0x00	; 0
    2aa8:	30 e0       	ldi	r19, 0x00	; 0
    2aaa:	40 e2       	ldi	r20, 0x20	; 32
    2aac:	51 e4       	ldi	r21, 0x41	; 65
    2aae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ab2:	dc 01       	movw	r26, r24
    2ab4:	cb 01       	movw	r24, r22
    2ab6:	bc 01       	movw	r22, r24
    2ab8:	cd 01       	movw	r24, r26
    2aba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2abe:	dc 01       	movw	r26, r24
    2ac0:	cb 01       	movw	r24, r22
    2ac2:	9e 83       	std	Y+6, r25	; 0x06
    2ac4:	8d 83       	std	Y+5, r24	; 0x05
    2ac6:	0f c0       	rjmp	.+30     	; 0x2ae6 <__vector_2+0x13a>
    2ac8:	88 ec       	ldi	r24, 0xC8	; 200
    2aca:	90 e0       	ldi	r25, 0x00	; 0
    2acc:	9c 83       	std	Y+4, r25	; 0x04
    2ace:	8b 83       	std	Y+3, r24	; 0x03
    2ad0:	8b 81       	ldd	r24, Y+3	; 0x03
    2ad2:	9c 81       	ldd	r25, Y+4	; 0x04
    2ad4:	01 97       	sbiw	r24, 0x01	; 1
    2ad6:	f1 f7       	brne	.-4      	; 0x2ad4 <__vector_2+0x128>
    2ad8:	9c 83       	std	Y+4, r25	; 0x04
    2ada:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2adc:	8d 81       	ldd	r24, Y+5	; 0x05
    2ade:	9e 81       	ldd	r25, Y+6	; 0x06
    2ae0:	01 97       	sbiw	r24, 0x01	; 1
    2ae2:	9e 83       	std	Y+6, r25	; 0x06
    2ae4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2ae6:	8d 81       	ldd	r24, Y+5	; 0x05
    2ae8:	9e 81       	ldd	r25, Y+6	; 0x06
    2aea:	00 97       	sbiw	r24, 0x00	; 0
    2aec:	69 f7       	brne	.-38     	; 0x2ac8 <__vector_2+0x11c>
    2aee:	14 c0       	rjmp	.+40     	; 0x2b18 <__vector_2+0x16c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2af0:	6f 81       	ldd	r22, Y+7	; 0x07
    2af2:	78 85       	ldd	r23, Y+8	; 0x08
    2af4:	89 85       	ldd	r24, Y+9	; 0x09
    2af6:	9a 85       	ldd	r25, Y+10	; 0x0a
    2af8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2afc:	dc 01       	movw	r26, r24
    2afe:	cb 01       	movw	r24, r22
    2b00:	9e 83       	std	Y+6, r25	; 0x06
    2b02:	8d 83       	std	Y+5, r24	; 0x05
    2b04:	8d 81       	ldd	r24, Y+5	; 0x05
    2b06:	9e 81       	ldd	r25, Y+6	; 0x06
    2b08:	9a 83       	std	Y+2, r25	; 0x02
    2b0a:	89 83       	std	Y+1, r24	; 0x01
    2b0c:	89 81       	ldd	r24, Y+1	; 0x01
    2b0e:	9a 81       	ldd	r25, Y+2	; 0x02
    2b10:	01 97       	sbiw	r24, 0x01	; 1
    2b12:	f1 f7       	brne	.-4      	; 0x2b10 <__vector_2+0x164>
    2b14:	9a 83       	std	Y+2, r25	; 0x02
    2b16:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(20);

	DIO_u8_WRITE_PIN(PORTB , PIN0, LOW);
    2b18:	81 e0       	ldi	r24, 0x01	; 1
    2b1a:	60 e0       	ldi	r22, 0x00	; 0
    2b1c:	40 e0       	ldi	r20, 0x00	; 0
    2b1e:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>
	DIO_u8_WRITE_PIN(PORTB , PIN1, HIGH);
    2b22:	81 e0       	ldi	r24, 0x01	; 1
    2b24:	61 e0       	ldi	r22, 0x01	; 1
    2b26:	41 e0       	ldi	r20, 0x01	; 1
    2b28:	0e 94 c6 08 	call	0x118c	; 0x118c <DIO_u8_WRITE_PIN>

}
    2b2c:	2e 96       	adiw	r28, 0x0e	; 14
    2b2e:	de bf       	out	0x3e, r29	; 62
    2b30:	cd bf       	out	0x3d, r28	; 61
    2b32:	cf 91       	pop	r28
    2b34:	df 91       	pop	r29
    2b36:	ff 91       	pop	r31
    2b38:	ef 91       	pop	r30
    2b3a:	bf 91       	pop	r27
    2b3c:	af 91       	pop	r26
    2b3e:	9f 91       	pop	r25
    2b40:	8f 91       	pop	r24
    2b42:	7f 91       	pop	r23
    2b44:	6f 91       	pop	r22
    2b46:	5f 91       	pop	r21
    2b48:	4f 91       	pop	r20
    2b4a:	3f 91       	pop	r19
    2b4c:	2f 91       	pop	r18
    2b4e:	0f 90       	pop	r0
    2b50:	0f be       	out	0x3f, r0	; 63
    2b52:	0f 90       	pop	r0
    2b54:	1f 90       	pop	r1
    2b56:	18 95       	reti

00002b58 <__divmodhi4>:
    2b58:	97 fb       	bst	r25, 7
    2b5a:	09 2e       	mov	r0, r25
    2b5c:	07 26       	eor	r0, r23
    2b5e:	0a d0       	rcall	.+20     	; 0x2b74 <__divmodhi4_neg1>
    2b60:	77 fd       	sbrc	r23, 7
    2b62:	04 d0       	rcall	.+8      	; 0x2b6c <__divmodhi4_neg2>
    2b64:	0c d0       	rcall	.+24     	; 0x2b7e <__udivmodhi4>
    2b66:	06 d0       	rcall	.+12     	; 0x2b74 <__divmodhi4_neg1>
    2b68:	00 20       	and	r0, r0
    2b6a:	1a f4       	brpl	.+6      	; 0x2b72 <__divmodhi4_exit>

00002b6c <__divmodhi4_neg2>:
    2b6c:	70 95       	com	r23
    2b6e:	61 95       	neg	r22
    2b70:	7f 4f       	sbci	r23, 0xFF	; 255

00002b72 <__divmodhi4_exit>:
    2b72:	08 95       	ret

00002b74 <__divmodhi4_neg1>:
    2b74:	f6 f7       	brtc	.-4      	; 0x2b72 <__divmodhi4_exit>
    2b76:	90 95       	com	r25
    2b78:	81 95       	neg	r24
    2b7a:	9f 4f       	sbci	r25, 0xFF	; 255
    2b7c:	08 95       	ret

00002b7e <__udivmodhi4>:
    2b7e:	aa 1b       	sub	r26, r26
    2b80:	bb 1b       	sub	r27, r27
    2b82:	51 e1       	ldi	r21, 0x11	; 17
    2b84:	07 c0       	rjmp	.+14     	; 0x2b94 <__udivmodhi4_ep>

00002b86 <__udivmodhi4_loop>:
    2b86:	aa 1f       	adc	r26, r26
    2b88:	bb 1f       	adc	r27, r27
    2b8a:	a6 17       	cp	r26, r22
    2b8c:	b7 07       	cpc	r27, r23
    2b8e:	10 f0       	brcs	.+4      	; 0x2b94 <__udivmodhi4_ep>
    2b90:	a6 1b       	sub	r26, r22
    2b92:	b7 0b       	sbc	r27, r23

00002b94 <__udivmodhi4_ep>:
    2b94:	88 1f       	adc	r24, r24
    2b96:	99 1f       	adc	r25, r25
    2b98:	5a 95       	dec	r21
    2b9a:	a9 f7       	brne	.-22     	; 0x2b86 <__udivmodhi4_loop>
    2b9c:	80 95       	com	r24
    2b9e:	90 95       	com	r25
    2ba0:	bc 01       	movw	r22, r24
    2ba2:	cd 01       	movw	r24, r26
    2ba4:	08 95       	ret

00002ba6 <__prologue_saves__>:
    2ba6:	2f 92       	push	r2
    2ba8:	3f 92       	push	r3
    2baa:	4f 92       	push	r4
    2bac:	5f 92       	push	r5
    2bae:	6f 92       	push	r6
    2bb0:	7f 92       	push	r7
    2bb2:	8f 92       	push	r8
    2bb4:	9f 92       	push	r9
    2bb6:	af 92       	push	r10
    2bb8:	bf 92       	push	r11
    2bba:	cf 92       	push	r12
    2bbc:	df 92       	push	r13
    2bbe:	ef 92       	push	r14
    2bc0:	ff 92       	push	r15
    2bc2:	0f 93       	push	r16
    2bc4:	1f 93       	push	r17
    2bc6:	cf 93       	push	r28
    2bc8:	df 93       	push	r29
    2bca:	cd b7       	in	r28, 0x3d	; 61
    2bcc:	de b7       	in	r29, 0x3e	; 62
    2bce:	ca 1b       	sub	r28, r26
    2bd0:	db 0b       	sbc	r29, r27
    2bd2:	0f b6       	in	r0, 0x3f	; 63
    2bd4:	f8 94       	cli
    2bd6:	de bf       	out	0x3e, r29	; 62
    2bd8:	0f be       	out	0x3f, r0	; 63
    2bda:	cd bf       	out	0x3d, r28	; 61
    2bdc:	09 94       	ijmp

00002bde <__epilogue_restores__>:
    2bde:	2a 88       	ldd	r2, Y+18	; 0x12
    2be0:	39 88       	ldd	r3, Y+17	; 0x11
    2be2:	48 88       	ldd	r4, Y+16	; 0x10
    2be4:	5f 84       	ldd	r5, Y+15	; 0x0f
    2be6:	6e 84       	ldd	r6, Y+14	; 0x0e
    2be8:	7d 84       	ldd	r7, Y+13	; 0x0d
    2bea:	8c 84       	ldd	r8, Y+12	; 0x0c
    2bec:	9b 84       	ldd	r9, Y+11	; 0x0b
    2bee:	aa 84       	ldd	r10, Y+10	; 0x0a
    2bf0:	b9 84       	ldd	r11, Y+9	; 0x09
    2bf2:	c8 84       	ldd	r12, Y+8	; 0x08
    2bf4:	df 80       	ldd	r13, Y+7	; 0x07
    2bf6:	ee 80       	ldd	r14, Y+6	; 0x06
    2bf8:	fd 80       	ldd	r15, Y+5	; 0x05
    2bfa:	0c 81       	ldd	r16, Y+4	; 0x04
    2bfc:	1b 81       	ldd	r17, Y+3	; 0x03
    2bfe:	aa 81       	ldd	r26, Y+2	; 0x02
    2c00:	b9 81       	ldd	r27, Y+1	; 0x01
    2c02:	ce 0f       	add	r28, r30
    2c04:	d1 1d       	adc	r29, r1
    2c06:	0f b6       	in	r0, 0x3f	; 63
    2c08:	f8 94       	cli
    2c0a:	de bf       	out	0x3e, r29	; 62
    2c0c:	0f be       	out	0x3f, r0	; 63
    2c0e:	cd bf       	out	0x3d, r28	; 61
    2c10:	ed 01       	movw	r28, r26
    2c12:	08 95       	ret

00002c14 <_exit>:
    2c14:	f8 94       	cli

00002c16 <__stop_program>:
    2c16:	ff cf       	rjmp	.-2      	; 0x2c16 <__stop_program>
