###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 16 20:38:30 2025
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: RegFile/\memory_reg[1][5] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.773
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.153
- Arrival Time                 17.442
= Slack Time                    2.711
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.711 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.033 |   0.033 |    2.745 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    2.775 | 
     | DFT_REF_MUX/U1                          | A ^ -> Y ^   | MX2X6M     | 0.165 | 0.218 |   0.282 |    2.993 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y ^   | CLKBUFX12M | 0.115 | 0.184 |   0.466 |    3.177 | 
     | REF_CLK_M__L2_I0                        | A ^ -> Y v   | CLKINVX40M | 0.073 | 0.081 |   0.547 |    3.258 | 
     | REF_CLK_M__L3_I1                        | A v -> Y ^   | CLKINVX40M | 0.069 | 0.070 |   0.617 |    3.328 | 
     | REF_CLK_M__L4_I2                        | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.089 |   0.706 |    3.417 | 
     | REF_CLK_M__L5_I9                        | A v -> Y ^   | CLKINVX40M | 0.053 | 0.062 |   0.768 |    3.479 | 
     | RegFile/\memory_reg[1][5]               | CK ^ -> Q ^  | SDFFRQX2M  | 0.546 | 0.644 |   1.412 |    4.123 | 
     | U0_ALU/div_51/U33                       | A ^ -> Y v   | INVX2M     | 0.192 | 0.195 |   1.607 |    4.318 | 
     | U0_ALU/div_51/U67                       | C v -> Y v   | AND3X1M    | 0.097 | 0.293 |   1.901 |    4.612 | 
     | U0_ALU/div_51/U65                       | A v -> Y v   | AND2X1M    | 0.109 | 0.207 |   2.107 |    4.819 | 
     | U0_ALU/div_51/U62                       | B v -> Y v   | AND4X1M    | 0.142 | 0.297 |   2.404 |    5.116 | 
     | U0_ALU/div_51/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.118 | 0.242 |   2.647 |    5.358 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.117 | 0.483 |   3.129 |    5.841 | 
     | U0_ALU/div_51/U63                       | C ^ -> Y ^   | AND3X1M    | 0.219 | 0.289 |   3.418 |    6.129 | 
     | U0_ALU/div_51/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.134 | 0.277 |   3.694 |    6.406 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.474 |   4.168 |    6.879 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.318 |   4.486 |    7.197 | 
     | U0_ALU/div_51/U64                       | A v -> Y v   | AND2X1M    | 0.194 | 0.274 |   4.760 |    7.471 | 
     | U0_ALU/div_51/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.253 |   5.013 |    7.724 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.476 |   5.488 |    8.200 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   5.831 |    8.542 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   6.146 |    8.858 | 
     | U0_ALU/div_51/U66                       | A v -> Y v   | AND2X1M    | 0.235 | 0.302 |   6.448 |    9.159 | 
     | U0_ALU/div_51/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.128 | 0.256 |   6.704 |    9.415 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.473 |   7.176 |    9.888 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.136 | 0.349 |   7.525 |   10.236 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.133 | 0.343 |   7.869 |   10.580 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.117 | 0.319 |   8.187 |   10.898 | 
     | U0_ALU/div_51/U68                       | C v -> Y v   | AND3X1M    | 0.304 | 0.431 |   8.618 |   11.329 | 
     | U0_ALU/div_51/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.132 | 0.276 |   8.894 |   11.605 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.473 |   9.367 |   12.078 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |   9.712 |   12.423 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.136 | 0.347 |  10.059 |   12.770 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.342 |  10.401 |   13.112 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.115 | 0.316 |  10.717 |   13.428 | 
     | U0_ALU/div_51/U69                       | A v -> Y v   | AND2X1M    | 0.365 | 0.381 |  11.097 |   13.808 | 
     | U0_ALU/div_51/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.134 | 0.295 |  11.392 |   14.104 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.137 | 0.479 |  11.872 |   14.583 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.138 | 0.352 |  12.224 |   14.935 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |  12.575 |   15.286 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.341 |  12.916 |   15.627 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  13.258 |   15.969 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.115 | 0.316 |  13.574 |   16.285 | 
     | U0_ALU/div_51/U71                       | A v -> Y v   | AND2X1M    | 0.440 | 0.426 |  14.000 |   16.711 | 
     | U0_ALU/div_51/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.102 | 0.284 |  14.284 |   16.995 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.463 |  14.747 |   17.458 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.137 | 0.349 |  15.095 |   17.806 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.137 | 0.350 |  15.445 |   18.156 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.342 |  15.787 |   18.499 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.136 | 0.347 |  16.135 |   18.846 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |  16.480 |   19.191 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |  16.831 |   19.542 | 
     | U0_ALU/U115                             | A0N v -> Y v | OAI2BB1X2M | 0.088 | 0.206 |  17.038 |   19.749 | 
     | U0_ALU/U94                              | B0 v -> Y ^  | AOI211X2M  | 0.359 | 0.239 |  17.277 |   19.988 | 
     | U0_ALU/U92                              | A2 ^ -> Y v  | AOI31X2M   | 0.173 | 0.164 |  17.441 |   20.153 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M  | 0.173 | 0.000 |  17.442 |   20.153 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |               |             |       |       |  Time   |   Time   | 
     |---------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.711 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.033 |   0.033 |   -2.678 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -2.647 | 
     | DFT_REF_MUX/U1            | A ^ -> Y ^    | MX2X6M      | 0.165 | 0.218 |   0.282 |   -2.429 | 
     | REF_CLK_M__L1_I1          | A ^ -> Y ^    | BUFX32M     | 0.044 | 0.110 |   0.392 |   -2.319 | 
     | U_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.097 | 0.147 |   0.539 |   -2.172 | 
     | U_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.539 |   -2.172 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v    | CLKINVX6M   | 0.056 | 0.064 |   0.604 |   -2.107 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.725 |   -1.986 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.048 |   0.773 |   -1.938 | 
     | U0_ALU/\ALU_OUT_reg[0]    | CK ^          | SDFFRQX2M   | 0.047 | 0.000 |   0.773 |   -1.938 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin UART_TX_ClkDiv/New_clk_reg/CK 
Endpoint:   UART_TX_ClkDiv/New_clk_reg/D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.371
- Setup                         0.438
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.907
- Arrival Time                  5.617
= Slack Time                    4.290
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |             |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                            | scan_clk ^  |             | 0.000 |       |   0.000 |    4.290 | 
     | scan_clk__L1_I0            | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    4.320 | 
     | scan_clk__L2_I0            | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    4.355 | 
     | scan_clk__L3_I0            | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    4.433 | 
     | scan_clk__L4_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    4.538 | 
     | scan_clk__L5_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    4.642 | 
     | scan_clk__L6_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    4.743 | 
     | scan_clk__L7_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    4.848 | 
     | scan_clk__L8_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    4.956 | 
     | scan_clk__L9_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    5.062 | 
     | scan_clk__L10_I0           | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    5.141 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    5.363 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    5.547 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    5.628 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.070 |   1.408 |    5.698 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.092 |   1.500 |    5.790 | 
     | REF_CLK_M__L5_I14          | A v -> Y ^  | CLKINVX40M  | 0.053 | 0.062 |   1.561 |    5.852 | 
     | RegFile/\memory_reg[3][1]  | CK ^ -> Q v | SDFFRQX2M   | 0.190 | 0.539 |   2.100 |    6.390 | 
     | UART_TX_ClkDiv/U6          | B v -> Y v  | OR2X2M      | 0.080 | 0.227 |   2.327 |    6.617 | 
     | UART_TX_ClkDiv/U18         | A v -> Y v  | OR2X1M      | 0.129 | 0.265 |   2.592 |    6.882 | 
     | UART_TX_ClkDiv/U20         | A0 v -> Y v | AO21XLM     | 0.157 | 0.342 |   2.934 |    7.224 | 
     | UART_TX_ClkDiv/U72         | AN v -> Y v | NOR2BX1M    | 0.089 | 0.210 |   3.144 |    7.435 | 
     | UART_TX_ClkDiv/U64         | B0 v -> Y v | OA22X1M     | 0.134 | 0.401 |   3.546 |    7.836 | 
     | UART_TX_ClkDiv/U61         | B0 v -> Y ^ | OAI222X1M   | 0.456 | 0.282 |   3.827 |    8.118 | 
     | UART_TX_ClkDiv/U60         | A ^ -> Y v  | CLKINVX1M   | 0.145 | 0.126 |   3.953 |    8.243 | 
     | UART_TX_ClkDiv/U56         | A0 v -> Y ^ | OAI32X1M    | 0.751 | 0.453 |   4.406 |    8.696 | 
     | UART_TX_ClkDiv/U52         | AN ^ -> Y ^ | NAND4BX1M   | 0.194 | 0.247 |   4.653 |    8.944 | 
     | UART_TX_ClkDiv/U42         | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.135 |   4.788 |    9.078 | 
     | UART_TX_ClkDiv/U41         | A v -> Y ^  | CLKNAND2X2M | 0.092 | 0.095 |   4.883 |    9.174 | 
     | UART_TX_ClkDiv/U39         | B0 ^ -> Y v | OAI211X1M   | 0.642 | 0.410 |   5.294 |    9.584 | 
     | UART_TX_ClkDiv/U26         | S0 v -> Y v | MXI2X1M     | 0.213 | 0.323 |   5.617 |    9.907 | 
     | UART_TX_ClkDiv/New_clk_reg | D v         | SDFFSX1M    | 0.213 | 0.000 |   5.617 |    9.907 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.290 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -4.261 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -4.225 | 
     | UART_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.100 | 0.166 |   0.231 |   -4.060 | 
     | UART_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.076 | 0.139 |   0.369 |   -3.921 | 
     | UART_TX_ClkDiv/New_clk_reg | CK ^       | SDFFSX1M   | 0.076 | 0.001 |   0.371 |   -3.920 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin UART_RX_ClkDiv/New_clk_reg/CK 
Endpoint:   UART_RX_ClkDiv/New_clk_reg/D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.452
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.996
- Arrival Time                  5.216
= Slack Time                    4.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |              |            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^   |            | 0.000 |       |   0.000 |    4.780 | 
     | scan_clk__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.030 | 0.029 |   0.029 |    4.809 | 
     | scan_clk__L2_I0            | A v -> Y ^   | CLKINVX24M | 0.035 | 0.036 |   0.065 |    4.845 | 
     | scan_clk__L3_I0            | A ^ -> Y ^   | BUFX12M    | 0.048 | 0.078 |   0.143 |    4.923 | 
     | scan_clk__L4_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    5.028 | 
     | scan_clk__L5_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    5.132 | 
     | scan_clk__L6_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    5.233 | 
     | scan_clk__L7_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    5.338 | 
     | scan_clk__L8_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    5.446 | 
     | scan_clk__L9_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    5.552 | 
     | scan_clk__L10_I0           | A ^ -> Y ^   | BUFX8M     | 0.045 | 0.079 |   0.851 |    5.631 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^   | MX2X6M     | 0.165 | 0.222 |   1.073 |    5.853 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^   | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    6.037 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v   | CLKINVX40M | 0.073 | 0.081 |   1.338 |    6.118 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^   | CLKINVX40M | 0.068 | 0.072 |   1.410 |    6.190 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.090 |   1.500 |    6.280 | 
     | REF_CLK_M__L5_I3           | A v -> Y ^   | CLKINVX40M | 0.052 | 0.063 |   1.563 |    6.343 | 
     | RegFile/\memory_reg[2][4]  | CK ^ -> Q v  | SDFFRQX2M  | 0.410 | 0.683 |   2.246 |    7.026 | 
     | CLKDIV_MUX/U9              | A v -> Y ^   | INVX2M     | 0.176 | 0.189 |   2.435 |    7.215 | 
     | CLKDIV_MUX/U4              | C ^ -> Y v   | NAND4BX1M  | 0.405 | 0.277 |   2.712 |    7.492 | 
     | CLKDIV_MUX/U5              | A v -> Y ^   | NOR3X2M    | 0.599 | 0.439 |   3.151 |    7.931 | 
     | UART_RX_ClkDiv/U13         | B ^ -> Y ^   | OR2X2M     | 0.146 | 0.257 |   3.407 |    8.188 | 
     | UART_RX_ClkDiv/U12         | B0N ^ -> Y ^ | AOI21BX2M  | 0.179 | 0.215 |   3.623 |    8.403 | 
     | UART_RX_ClkDiv/U17         | A1 ^ -> Y v  | AOI22X1M   | 0.215 | 0.115 |   3.738 |    8.518 | 
     | UART_RX_ClkDiv/U9          | A2 v -> Y ^  | OAI32X1M   | 0.975 | 0.644 |   4.381 |    9.161 | 
     | UART_RX_ClkDiv/U18         | B0 ^ -> Y v  | AOI211X2M  | 0.250 | 0.168 |   4.549 |    9.329 | 
     | UART_RX_ClkDiv/U25         | A v -> Y ^   | NAND3X2M   | 0.174 | 0.163 |   4.713 |    9.493 | 
     | UART_RX_ClkDiv/U10         | B0 ^ -> Y v  | OAI2B11X2M | 0.369 | 0.269 |   4.982 |    9.762 | 
     | UART_RX_ClkDiv/U24         | B0 v -> Y ^  | OAI21X2M   | 0.198 | 0.137 |   5.118 |    9.899 | 
     | UART_RX_ClkDiv/U23         | B0 ^ -> Y v  | OAI21X2M   | 0.140 | 0.097 |   5.216 |    9.996 | 
     | UART_RX_ClkDiv/New_clk_reg | D v          | SDFFSX1M   | 0.140 | 0.000 |   5.216 |    9.996 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.780 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -4.751 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -4.715 | 
     | UART_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.100 | 0.166 |   0.231 |   -4.549 | 
     | UART_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.076 | 0.139 |   0.369 |   -4.411 | 
     | UART_CLK_M__L2_I1          | A ^ -> Y ^ | BUFX8M     | 0.037 | 0.083 |   0.452 |   -4.328 | 
     | UART_RX_ClkDiv/New_clk_reg | CK ^       | SDFFSX1M   | 0.037 | 0.000 |   0.452 |   -4.328 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: RegFile/\memory_reg[1][5] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.773
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.150
- Arrival Time                 14.693
= Slack Time                    5.457
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.457 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.033 |   0.033 |    5.490 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.520 | 
     | DFT_REF_MUX/U1                          | A ^ -> Y ^   | MX2X6M     | 0.165 | 0.218 |   0.282 |    5.739 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y ^   | CLKBUFX12M | 0.115 | 0.184 |   0.466 |    5.923 | 
     | REF_CLK_M__L2_I0                        | A ^ -> Y v   | CLKINVX40M | 0.073 | 0.081 |   0.547 |    6.003 | 
     | REF_CLK_M__L3_I1                        | A v -> Y ^   | CLKINVX40M | 0.069 | 0.070 |   0.617 |    6.073 | 
     | REF_CLK_M__L4_I2                        | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.089 |   0.706 |    6.163 | 
     | REF_CLK_M__L5_I9                        | A v -> Y ^   | CLKINVX40M | 0.053 | 0.062 |   0.768 |    6.225 | 
     | RegFile/\memory_reg[1][5]               | CK ^ -> Q ^  | SDFFRQX2M  | 0.546 | 0.644 |   1.412 |    6.869 | 
     | U0_ALU/div_51/U33                       | A ^ -> Y v   | INVX2M     | 0.192 | 0.195 |   1.607 |    7.064 | 
     | U0_ALU/div_51/U67                       | C v -> Y v   | AND3X1M    | 0.097 | 0.293 |   1.901 |    7.357 | 
     | U0_ALU/div_51/U65                       | A v -> Y v   | AND2X1M    | 0.109 | 0.207 |   2.108 |    7.564 | 
     | U0_ALU/div_51/U62                       | B v -> Y v   | AND4X1M    | 0.142 | 0.297 |   2.404 |    7.861 | 
     | U0_ALU/div_51/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.118 | 0.242 |   2.647 |    8.103 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.117 | 0.483 |   3.129 |    8.586 | 
     | U0_ALU/div_51/U63                       | C ^ -> Y ^   | AND3X1M    | 0.219 | 0.289 |   3.418 |    8.875 | 
     | U0_ALU/div_51/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.134 | 0.277 |   3.695 |    9.151 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.474 |   4.168 |    9.625 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.318 |   4.486 |    9.943 | 
     | U0_ALU/div_51/U64                       | A v -> Y v   | AND2X1M    | 0.194 | 0.274 |   4.760 |   10.217 | 
     | U0_ALU/div_51/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.253 |   5.013 |   10.470 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.476 |   5.489 |   10.945 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   5.831 |   11.288 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   6.146 |   11.603 | 
     | U0_ALU/div_51/U66                       | A v -> Y v   | AND2X1M    | 0.235 | 0.302 |   6.448 |   11.905 | 
     | U0_ALU/div_51/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.128 | 0.256 |   6.704 |   12.161 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.473 |   7.177 |   12.633 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.136 | 0.349 |   7.525 |   12.982 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.133 | 0.343 |   7.869 |   13.325 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.117 | 0.319 |   8.187 |   13.644 | 
     | U0_ALU/div_51/U68                       | C v -> Y v   | AND3X1M    | 0.304 | 0.431 |   8.618 |   14.074 | 
     | U0_ALU/div_51/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.132 | 0.276 |   8.894 |   14.351 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.473 |   9.367 |   14.824 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |   9.712 |   15.169 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.136 | 0.347 |  10.059 |   15.516 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.342 |  10.401 |   15.857 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.115 | 0.316 |  10.717 |   16.173 | 
     | U0_ALU/div_51/U69                       | A v -> Y v   | AND2X1M    | 0.365 | 0.381 |  11.097 |   16.554 | 
     | U0_ALU/div_51/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.134 | 0.295 |  11.392 |   16.849 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.137 | 0.479 |  11.872 |   17.328 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.138 | 0.352 |  12.224 |   17.681 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |  12.575 |   18.032 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.341 |  12.916 |   18.373 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  13.258 |   18.715 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.115 | 0.316 |  13.574 |   19.031 | 
     | U0_ALU/div_51/U71                       | A v -> Y v   | AND2X1M    | 0.440 | 0.426 |  14.000 |   19.456 | 
     | U0_ALU/U118                             | A0N v -> Y v | OAI2BB1X2M | 0.087 | 0.295 |  14.295 |   19.752 | 
     | U0_ALU/U97                              | B0 v -> Y ^  | AOI211X2M  | 0.354 | 0.236 |  14.531 |   19.988 | 
     | U0_ALU/U96                              | A2 ^ -> Y v  | AOI31X2M   | 0.186 | 0.162 |  14.693 |   20.150 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M  | 0.186 | 0.000 |  14.693 |   20.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |               |             |       |       |  Time   |   Time   | 
     |---------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.457 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.033 |   0.033 |   -5.423 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -5.393 | 
     | DFT_REF_MUX/U1            | A ^ -> Y ^    | MX2X6M      | 0.165 | 0.218 |   0.282 |   -5.175 | 
     | REF_CLK_M__L1_I1          | A ^ -> Y ^    | BUFX32M     | 0.044 | 0.110 |   0.392 |   -5.065 | 
     | U_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.097 | 0.147 |   0.539 |   -4.917 | 
     | U_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.539 |   -4.917 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v    | CLKINVX6M   | 0.056 | 0.064 |   0.604 |   -4.853 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.725 |   -4.732 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.048 |   0.773 |   -4.684 | 
     | U0_ALU/\ALU_OUT_reg[1]    | CK ^          | SDFFRQX2M   | 0.047 | 0.000 |   0.773 |   -4.683 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin RegFile/\RdData_reg[4] /CK 
Endpoint:   RegFile/\RdData_reg[4] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.565
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.131
- Arrival Time                  5.646
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.485 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    5.515 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    5.550 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    5.628 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    5.733 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    5.837 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    5.938 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.043 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.151 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    6.257 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    6.336 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    6.558 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    6.742 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    6.823 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    6.895 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    6.985 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.053 | 0.059 |   1.559 |    7.044 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.101 | 0.462 |   2.021 |    7.506 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.289 | 0.195 |   2.216 |    7.701 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.616 | 0.437 |   2.653 |    8.138 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.138 | 0.343 |   2.996 |    8.481 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.181 | 0.146 |   3.142 |    8.627 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.602 | 0.427 |   3.569 |    9.054 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.199 | 0.197 |   3.765 |    9.251 | 
     | RegFile/U142                        | A v -> Y ^  | INVX4M     | 0.873 | 0.527 |   4.292 |    9.778 | 
     | RegFile/U234                        | S0 ^ -> Y v | MX4X1M     | 0.234 | 0.585 |   4.878 |   10.363 | 
     | RegFile/U207                        | D v -> Y v  | MX4X1M     | 0.148 | 0.420 |   5.298 |   10.783 | 
     | RegFile/U206                        | A0 v -> Y v | AO22X1M    | 0.119 | 0.348 |   5.646 |   11.131 | 
     | RegFile/\RdData_reg[4]              | D v         | SDFFRQX2M  | 0.119 | 0.000 |   5.646 |   11.131 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.456 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.420 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -5.343 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -5.237 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -5.133 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -5.032 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -4.928 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -4.819 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -4.714 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -4.634 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -4.412 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -4.229 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -4.148 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -4.078 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -3.986 | 
     | REF_CLK_M__L5_I13      | A v -> Y ^ | CLKINVX40M | 0.054 | 0.062 |   1.562 |   -3.923 | 
     | RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.565 |   -3.921 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin RegFile/\RdData_reg[2] /CK 
Endpoint:   RegFile/\RdData_reg[2] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.566
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.135
- Arrival Time                  5.600
= Slack Time                    5.535
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.535 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    5.564 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    5.600 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    5.677 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    5.783 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    5.887 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    5.988 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.092 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.201 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    6.307 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    6.386 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    6.608 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    6.792 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    6.872 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    6.945 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.035 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.053 | 0.059 |   1.559 |    7.093 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.101 | 0.462 |   2.021 |    7.555 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.289 | 0.195 |   2.216 |    7.751 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.616 | 0.437 |   2.653 |    8.188 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.138 | 0.343 |   2.996 |    8.531 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.181 | 0.146 |   3.142 |    8.677 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.602 | 0.427 |   3.569 |    9.104 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.199 | 0.197 |   3.765 |    9.300 | 
     | RegFile/U142                        | A v -> Y ^  | INVX4M     | 0.873 | 0.527 |   4.292 |    9.827 | 
     | RegFile/U232                        | S0 ^ -> Y v | MX4X1M     | 0.202 | 0.563 |   4.855 |   10.390 | 
     | RegFile/U199                        | D v -> Y v  | MX4X1M     | 0.149 | 0.411 |   5.266 |   10.801 | 
     | RegFile/U198                        | A0 v -> Y v | AO22X1M    | 0.106 | 0.335 |   5.600 |   11.135 | 
     | RegFile/\RdData_reg[2]              | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.600 |   11.135 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.535 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.506 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.470 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -5.392 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -5.287 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -5.183 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -5.082 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -4.977 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -4.869 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -4.763 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -4.684 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -4.462 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -4.278 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -4.197 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -4.127 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -4.035 | 
     | REF_CLK_M__L5_I14      | A v -> Y ^ | CLKINVX40M | 0.053 | 0.062 |   1.562 |   -3.973 | 
     | RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.053 | 0.005 |   1.566 |   -3.969 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin RegFile/\RdData_reg[3] /CK 
Endpoint:   RegFile/\RdData_reg[3] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.565
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.133
- Arrival Time                  5.595
= Slack Time                    5.538
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.538 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    5.568 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    5.603 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    5.681 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    5.787 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    5.890 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    5.992 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.096 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.204 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    6.310 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    6.389 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    6.611 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    6.795 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    6.876 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    6.948 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.038 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.053 | 0.059 |   1.559 |    7.097 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.101 | 0.462 |   2.021 |    7.559 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.289 | 0.195 |   2.216 |    7.754 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.616 | 0.437 |   2.653 |    8.191 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.138 | 0.343 |   2.996 |    8.534 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.181 | 0.146 |   3.142 |    8.680 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.602 | 0.427 |   3.569 |    9.107 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.199 | 0.197 |   3.765 |    9.304 | 
     | RegFile/U142                        | A v -> Y ^  | INVX4M     | 0.873 | 0.527 |   4.292 |    9.831 | 
     | RegFile/U226                        | S0 ^ -> Y v | MX4X1M     | 0.191 | 0.557 |   4.850 |   10.388 | 
     | RegFile/U203                        | C v -> Y v  | MX4X1M     | 0.157 | 0.405 |   5.255 |   10.794 | 
     | RegFile/U202                        | A0 v -> Y v | AO22X1M    | 0.109 | 0.340 |   5.595 |   11.133 | 
     | RegFile/\RdData_reg[3]              | D v         | SDFFRQX2M  | 0.109 | 0.000 |   5.595 |   11.133 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.538 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.509 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.473 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -5.396 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -5.290 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -5.187 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -5.085 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -4.981 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -4.872 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -4.767 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -4.687 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -4.465 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -4.282 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -4.201 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -4.131 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -4.039 | 
     | REF_CLK_M__L5_I13      | A v -> Y ^ | CLKINVX40M | 0.054 | 0.062 |   1.562 |   -3.976 | 
     | RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.565 |   -3.974 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RegFile/\RdData_reg[1] /CK 
Endpoint:   RegFile/\RdData_reg[1] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.566
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.131
- Arrival Time                  5.586
= Slack Time                    5.546
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.545 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    5.575 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    5.611 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    5.688 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    5.794 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    5.897 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    5.999 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.103 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.211 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    6.317 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    6.397 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    6.618 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    6.802 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    6.883 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    6.955 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.045 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.053 | 0.059 |   1.559 |    7.104 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.101 | 0.462 |   2.021 |    7.566 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.289 | 0.195 |   2.216 |    7.761 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.616 | 0.437 |   2.653 |    8.198 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.138 | 0.343 |   2.996 |    8.541 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.181 | 0.146 |   3.142 |    8.687 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.602 | 0.427 |   3.569 |    9.114 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.199 | 0.197 |   3.765 |    9.311 | 
     | RegFile/U142                        | A v -> Y ^  | INVX4M     | 0.873 | 0.527 |   4.292 |    9.838 | 
     | RegFile/U224                        | S0 ^ -> Y v | MX4X1M     | 0.177 | 0.544 |   4.836 |   10.382 | 
     | RegFile/U195                        | C v -> Y v  | MX4X1M     | 0.149 | 0.393 |   5.230 |   10.775 | 
     | RegFile/U194                        | A0 v -> Y v | AO22X1M    | 0.126 | 0.356 |   5.586 |   11.131 | 
     | RegFile/\RdData_reg[1]              | D v         | SDFFRQX2M  | 0.126 | 0.000 |   5.586 |   11.131 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.546 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.516 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.480 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -5.403 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -5.297 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -5.194 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -5.092 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -4.988 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -4.880 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -4.774 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -4.694 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -4.473 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -4.289 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -4.208 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -4.138 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -4.046 | 
     | REF_CLK_M__L5_I14      | A v -> Y ^ | CLKINVX40M | 0.053 | 0.062 |   1.562 |   -3.984 | 
     | RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.053 | 0.005 |   1.566 |   -3.979 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RegFile/\RdData_reg[5] /CK 
Endpoint:   RegFile/\RdData_reg[5] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.566
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.135
- Arrival Time                  5.582
= Slack Time                    5.552
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.552 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    5.582 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    5.617 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    5.695 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    5.801 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    5.904 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.006 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.110 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.218 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    6.324 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    6.403 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    6.625 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    6.809 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    6.890 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    6.962 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.052 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.053 | 0.059 |   1.559 |    7.111 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.101 | 0.462 |   2.021 |    7.573 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.289 | 0.195 |   2.216 |    7.768 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.616 | 0.437 |   2.653 |    8.205 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.138 | 0.343 |   2.996 |    8.548 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.181 | 0.146 |   3.142 |    8.694 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.602 | 0.427 |   3.569 |    9.121 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.199 | 0.197 |   3.765 |    9.318 | 
     | RegFile/U144                        | A v -> Y ^  | INVX4M     | 0.852 | 0.526 |   4.292 |    9.844 | 
     | RegFile/U235                        | S0 ^ -> Y v | MX4X1M     | 0.215 | 0.557 |   4.849 |   10.402 | 
     | RegFile/U211                        | D v -> Y v  | MX4X1M     | 0.137 | 0.401 |   5.250 |   10.803 | 
     | RegFile/U210                        | A0 v -> Y v | AO22X1M    | 0.107 | 0.332 |   5.582 |   11.135 | 
     | RegFile/\RdData_reg[5]              | D v         | SDFFRQX2M  | 0.107 | 0.000 |   5.582 |   11.135 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.552 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.523 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.487 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -5.410 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -5.304 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -5.201 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -5.099 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -4.995 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -4.886 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -4.781 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -4.701 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -4.479 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -4.296 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -4.215 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -4.145 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -4.053 | 
     | REF_CLK_M__L5_I14      | A v -> Y ^ | CLKINVX40M | 0.053 | 0.062 |   1.562 |   -3.991 | 
     | RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.053 | 0.004 |   1.566 |   -3.986 | 
     +---------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin RegFile/\RdData_reg[6] /CK 
Endpoint:   RegFile/\RdData_reg[6] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.564
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.132
- Arrival Time                  5.578
= Slack Time                    5.554
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.554 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    5.584 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    5.620 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    5.697 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    5.803 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    5.906 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.008 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.112 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.220 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    6.326 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    6.406 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    6.627 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    6.811 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    6.892 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    6.964 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.054 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.053 | 0.059 |   1.559 |    7.113 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.101 | 0.462 |   2.021 |    7.575 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.289 | 0.195 |   2.216 |    7.770 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.616 | 0.437 |   2.653 |    8.207 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.138 | 0.343 |   2.996 |    8.550 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.181 | 0.146 |   3.142 |    8.696 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.602 | 0.427 |   3.569 |    9.123 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.199 | 0.197 |   3.765 |    9.320 | 
     | RegFile/U144                        | A v -> Y ^  | INVX4M     | 0.852 | 0.526 |   4.292 |    9.846 | 
     | RegFile/U236                        | S0 ^ -> Y v | MX4X1M     | 0.178 | 0.523 |   4.815 |   10.369 | 
     | RegFile/U215                        | D v -> Y v  | MX4X1M     | 0.162 | 0.417 |   5.232 |   10.786 | 
     | RegFile/U214                        | A0 v -> Y v | AO22X1M    | 0.114 | 0.346 |   5.578 |   11.132 | 
     | RegFile/\RdData_reg[6]              | D v         | SDFFRQX2M  | 0.114 | 0.000 |   5.578 |   11.132 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.555 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.525 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.489 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -5.412 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -5.306 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -5.203 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -5.101 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -4.997 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -4.888 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -4.783 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -4.703 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -4.481 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -4.298 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -4.217 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -4.147 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -4.055 | 
     | REF_CLK_M__L5_I13      | A v -> Y ^ | CLKINVX40M | 0.054 | 0.062 |   1.562 |   -3.992 | 
     | RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.564 |   -3.990 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin RegFile/\RdData_reg[0] /CK 
Endpoint:   RegFile/\RdData_reg[0] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.567
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.135
- Arrival Time                  5.564
= Slack Time                    5.571
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.571 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    5.601 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    5.637 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    5.714 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    5.820 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    5.923 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.025 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.129 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.237 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    6.343 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    6.423 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    6.644 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    6.828 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    6.909 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    6.981 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.071 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.053 | 0.059 |   1.559 |    7.130 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.101 | 0.462 |   2.021 |    7.592 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.289 | 0.195 |   2.216 |    7.787 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.616 | 0.437 |   2.653 |    8.224 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.138 | 0.343 |   2.996 |    8.567 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.181 | 0.146 |   3.142 |    8.713 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.602 | 0.427 |   3.569 |    9.140 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.199 | 0.197 |   3.765 |    9.337 | 
     | RegFile/U144                        | A v -> Y ^  | INVX4M     | 0.852 | 0.526 |   4.292 |    9.863 | 
     | RegFile/U231                        | S0 ^ -> Y v | MX4X1M     | 0.181 | 0.520 |   4.812 |   10.384 | 
     | RegFile/U191                        | D v -> Y v  | MX4X1M     | 0.157 | 0.412 |   5.224 |   10.796 | 
     | RegFile/U190                        | A0 v -> Y v | AO22X1M    | 0.109 | 0.339 |   5.564 |   11.135 | 
     | RegFile/\RdData_reg[0]              | D v         | SDFFRQX2M  | 0.109 | 0.000 |   5.564 |   11.135 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.572 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.542 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.506 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -5.429 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -5.323 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -5.220 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -5.118 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -5.014 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -4.905 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -4.800 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -4.720 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -4.498 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -4.315 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -4.234 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -4.164 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -4.072 | 
     | REF_CLK_M__L5_I14      | A v -> Y ^ | CLKINVX40M | 0.053 | 0.062 |   1.562 |   -4.010 | 
     | RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.053 | 0.005 |   1.567 |   -4.005 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin RegFile/\RdData_reg[7] /CK 
Endpoint:   RegFile/\RdData_reg[7] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.564
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.131
- Arrival Time                  5.530
= Slack Time                    5.601
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.601 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    5.631 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    5.666 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    5.744 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    5.850 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    5.953 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.055 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.159 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.267 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    6.373 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    6.453 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    6.674 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    6.858 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    6.939 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.011 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.101 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.053 | 0.059 |   1.559 |    7.160 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.101 | 0.462 |   2.021 |    7.622 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.289 | 0.195 |   2.216 |    7.817 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.616 | 0.437 |   2.653 |    8.254 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.138 | 0.343 |   2.996 |    8.597 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.181 | 0.146 |   3.142 |    8.743 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.602 | 0.427 |   3.569 |    9.170 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.199 | 0.197 |   3.765 |    9.367 | 
     | RegFile/U144                        | A v -> Y ^  | INVX4M     | 0.852 | 0.526 |   4.292 |    9.893 | 
     | RegFile/U237                        | S0 ^ -> Y v | MX4X1M     | 0.156 | 0.499 |   4.791 |   10.392 | 
     | RegFile/U219                        | D v -> Y v  | MX4X1M     | 0.146 | 0.394 |   5.185 |   10.787 | 
     | RegFile/U218                        | A0 v -> Y v | AO22X1M    | 0.116 | 0.345 |   5.530 |   11.131 | 
     | RegFile/\RdData_reg[7]              | D v         | SDFFRQX2M  | 0.116 | 0.000 |   5.530 |   11.131 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.601 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.572 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.536 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -5.459 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -5.353 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -5.250 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -5.148 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -5.044 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -4.935 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -4.830 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -4.750 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -4.528 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -4.345 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -4.264 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -4.194 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -4.102 | 
     | REF_CLK_M__L5_I13      | A v -> Y ^ | CLKINVX40M | 0.054 | 0.062 |   1.562 |   -4.039 | 
     | RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.564 |   -4.037 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[0] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[0] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.561
- Setup                         0.295
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.241
- Arrival Time                  5.518
= Slack Time                    5.723
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.000 |       |   0.000 |    5.723 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    5.752 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    5.788 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    5.865 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    5.971 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.075 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.176 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.280 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    6.389 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    6.495 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    6.574 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    6.796 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    6.980 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.060 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.070 |   1.408 |    7.130 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.092 |   1.500 |    7.223 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.053 | 0.062 |   1.561 |    7.284 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.190 | 0.539 |   2.100 |    7.823 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.080 | 0.227 |   2.327 |    8.049 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.129 | 0.265 |   2.592 |    8.314 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.157 | 0.342 |   2.934 |    8.657 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.089 | 0.210 |   3.144 |    8.867 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.401 |   3.546 |    9.268 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.456 | 0.282 |   3.827 |    9.550 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.145 | 0.126 |   3.953 |    9.676 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.751 | 0.453 |   4.406 |   10.129 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.194 | 0.247 |   4.653 |   10.376 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.135 |   4.788 |   10.511 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.092 | 0.095 |   4.883 |   10.606 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.642 | 0.410 |   5.294 |   11.016 | 
     | UART_TX_ClkDiv/U38           | B v -> Y ^  | NOR2BX1M    | 0.218 | 0.224 |   5.518 |   11.241 | 
     | UART_TX_ClkDiv/\Count_reg[0] | D ^         | SDFFRQX2M   | 0.218 | 0.000 |   5.518 |   11.241 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.723 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.694 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.658 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.100 | 0.166 |   0.231 |   -5.492 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.076 | 0.139 |   0.369 |   -5.353 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.113 |   0.482 |   -5.241 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.587 |   -5.135 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.058 | 0.113 |   0.700 |   -5.022 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.109 |   0.810 |   -4.913 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.108 |   0.918 |   -4.805 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.105 |   1.022 |   -4.700 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.107 |   1.130 |   -4.593 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   1.240 |   -4.483 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.111 |   1.351 |   -4.372 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   1.467 |   -4.255 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.517 |   -4.206 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.042 |   1.560 |   -4.163 | 
     | UART_TX_ClkDiv/\Count_reg[0] | CK ^       | SDFFRQX2M  | 0.043 | 0.002 |   1.561 |   -4.161 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[3] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[3] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.294
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.243
- Arrival Time                  5.512
= Slack Time                    5.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.000 |       |   0.000 |    5.731 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    5.761 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    5.796 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    5.874 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    5.979 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.083 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.184 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.289 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    6.397 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    6.503 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    6.582 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    6.804 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    6.988 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.069 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.070 |   1.408 |    7.139 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.092 |   1.500 |    7.231 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.053 | 0.062 |   1.561 |    7.293 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.190 | 0.539 |   2.100 |    7.831 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.080 | 0.227 |   2.327 |    8.058 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.129 | 0.265 |   2.592 |    8.323 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.157 | 0.342 |   2.934 |    8.665 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.089 | 0.210 |   3.144 |    8.876 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.401 |   3.546 |    9.277 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.456 | 0.282 |   3.827 |    9.559 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.145 | 0.126 |   3.953 |    9.684 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.751 | 0.453 |   4.406 |   10.137 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.194 | 0.247 |   4.653 |   10.385 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.135 |   4.788 |   10.519 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.092 | 0.095 |   4.883 |   10.615 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.642 | 0.410 |   5.294 |   11.025 | 
     | UART_TX_ClkDiv/U35           | B v -> Y ^  | NOR2BX1M    | 0.210 | 0.218 |   5.512 |   11.243 | 
     | UART_TX_ClkDiv/\Count_reg[3] | D ^         | SDFFRQX2M   | 0.210 | 0.000 |   5.512 |   11.243 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.731 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.702 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.666 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.100 | 0.166 |   0.231 |   -5.501 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.076 | 0.139 |   0.369 |   -5.362 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.113 |   0.482 |   -5.249 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.587 |   -5.144 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.058 | 0.113 |   0.700 |   -5.031 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.109 |   0.810 |   -4.922 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.108 |   0.918 |   -4.814 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.105 |   1.022 |   -4.709 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.107 |   1.130 |   -4.601 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   1.240 |   -4.491 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.111 |   1.351 |   -4.380 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   1.467 |   -4.264 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.517 |   -4.214 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.042 |   1.560 |   -4.172 | 
     | UART_TX_ClkDiv/\Count_reg[3] | CK ^       | SDFFRQX2M  | 0.043 | 0.002 |   1.562 |   -4.169 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[4] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[4] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.293
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.244
- Arrival Time                  5.510
= Slack Time                    5.734
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.000 |       |   0.000 |    5.734 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    5.763 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    5.799 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    5.877 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    5.982 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.086 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.187 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.291 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    6.400 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    6.506 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    6.585 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    6.807 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    6.991 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.072 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.070 |   1.408 |    7.142 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.092 |   1.500 |    7.234 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.053 | 0.062 |   1.561 |    7.296 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.190 | 0.539 |   2.100 |    7.834 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.080 | 0.227 |   2.327 |    8.061 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.129 | 0.265 |   2.592 |    8.326 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.157 | 0.342 |   2.934 |    8.668 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.089 | 0.210 |   3.144 |    8.878 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.401 |   3.546 |    9.280 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.456 | 0.282 |   3.827 |    9.561 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.145 | 0.126 |   3.953 |    9.687 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.751 | 0.453 |   4.406 |   10.140 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.194 | 0.247 |   4.653 |   10.387 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.135 |   4.788 |   10.522 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.092 | 0.095 |   4.883 |   10.617 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.642 | 0.410 |   5.294 |   11.028 | 
     | UART_TX_ClkDiv/U34           | B v -> Y ^  | NOR2BX1M    | 0.207 | 0.216 |   5.509 |   11.244 | 
     | UART_TX_ClkDiv/\Count_reg[4] | D ^         | SDFFRQX2M   | 0.207 | 0.000 |   5.510 |   11.244 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.734 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.705 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.669 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.100 | 0.166 |   0.231 |   -5.503 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.076 | 0.139 |   0.369 |   -5.365 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.113 |   0.482 |   -5.252 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.587 |   -5.147 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.058 | 0.113 |   0.700 |   -5.034 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.109 |   0.810 |   -4.925 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.108 |   0.918 |   -4.817 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.105 |   1.022 |   -4.712 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.107 |   1.130 |   -4.604 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   1.240 |   -4.494 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.111 |   1.351 |   -4.383 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   1.467 |   -4.267 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.517 |   -4.217 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.042 |   1.560 |   -4.174 | 
     | UART_TX_ClkDiv/\Count_reg[4] | CK ^       | SDFFRQX2M  | 0.043 | 0.002 |   1.562 |   -4.172 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[5] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[5] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.292
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.245
- Arrival Time                  5.503
= Slack Time                    5.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.000 |       |   0.000 |    5.742 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    5.771 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    5.807 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    5.885 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    5.990 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.094 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.195 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.300 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    6.408 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    6.514 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    6.593 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    6.815 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    6.999 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.080 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.070 |   1.408 |    7.150 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.092 |   1.500 |    7.242 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.053 | 0.062 |   1.561 |    7.304 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.190 | 0.539 |   2.100 |    7.842 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.080 | 0.227 |   2.327 |    8.069 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.129 | 0.265 |   2.592 |    8.334 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.157 | 0.342 |   2.934 |    8.676 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.089 | 0.210 |   3.144 |    8.886 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.401 |   3.546 |    9.288 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.456 | 0.282 |   3.827 |    9.569 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.145 | 0.126 |   3.953 |    9.695 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.751 | 0.453 |   4.406 |   10.148 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.194 | 0.247 |   4.653 |   10.395 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.135 |   4.788 |   10.530 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.092 | 0.095 |   4.883 |   10.625 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.642 | 0.410 |   5.294 |   11.036 | 
     | UART_TX_ClkDiv/U33           | B v -> Y ^  | NOR2BX1M    | 0.199 | 0.209 |   5.503 |   11.245 | 
     | UART_TX_ClkDiv/\Count_reg[5] | D ^         | SDFFRQX2M   | 0.199 | 0.000 |   5.503 |   11.245 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.742 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.713 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.677 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.100 | 0.166 |   0.231 |   -5.512 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.076 | 0.139 |   0.369 |   -5.373 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.113 |   0.482 |   -5.260 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.587 |   -5.155 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.058 | 0.113 |   0.700 |   -5.042 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.109 |   0.810 |   -4.933 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.108 |   0.918 |   -4.825 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.105 |   1.022 |   -4.720 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.107 |   1.130 |   -4.612 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   1.240 |   -4.502 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.111 |   1.351 |   -4.391 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   1.467 |   -4.275 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.517 |   -4.225 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.042 |   1.560 |   -4.182 | 
     | UART_TX_ClkDiv/\Count_reg[5] | CK ^       | SDFFRQX2M  | 0.043 | 0.002 |   1.562 |   -4.180 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[1] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[1] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.291
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.246
- Arrival Time                  5.497
= Slack Time                    5.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.000 |       |   0.000 |    5.749 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    5.778 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    5.814 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    5.892 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    5.997 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.101 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.202 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.307 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    6.415 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    6.521 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    6.600 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    6.822 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    7.006 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.087 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.070 |   1.408 |    7.157 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.092 |   1.500 |    7.249 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.053 | 0.062 |   1.561 |    7.311 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.190 | 0.539 |   2.100 |    7.849 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.080 | 0.227 |   2.327 |    8.076 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.129 | 0.265 |   2.592 |    8.341 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.157 | 0.342 |   2.934 |    8.683 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.089 | 0.210 |   3.144 |    8.893 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.401 |   3.546 |    9.295 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.456 | 0.282 |   3.827 |    9.577 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.145 | 0.126 |   3.953 |    9.702 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.751 | 0.453 |   4.406 |   10.155 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.194 | 0.247 |   4.653 |   10.402 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.135 |   4.788 |   10.537 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.092 | 0.095 |   4.883 |   10.633 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.642 | 0.410 |   5.294 |   11.043 | 
     | UART_TX_ClkDiv/U37           | B v -> Y ^  | NOR2BX1M    | 0.192 | 0.203 |   5.497 |   11.246 | 
     | UART_TX_ClkDiv/\Count_reg[1] | D ^         | SDFFRQX2M   | 0.192 | 0.000 |   5.497 |   11.246 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.749 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.720 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.684 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.100 | 0.166 |   0.231 |   -5.519 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.076 | 0.139 |   0.369 |   -5.380 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.113 |   0.482 |   -5.267 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.587 |   -5.162 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.058 | 0.113 |   0.700 |   -5.049 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.109 |   0.810 |   -4.940 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.108 |   0.918 |   -4.832 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.105 |   1.022 |   -4.727 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.107 |   1.130 |   -4.619 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   1.240 |   -4.509 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.111 |   1.351 |   -4.398 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   1.467 |   -4.282 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.517 |   -4.232 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.042 |   1.560 |   -4.189 | 
     | UART_TX_ClkDiv/\Count_reg[1] | CK ^       | SDFFRQX2M  | 0.043 | 0.002 |   1.562 |   -4.187 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[2] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[2] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.290
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.247
- Arrival Time                  5.493
= Slack Time                    5.754
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.000 |       |   0.000 |    5.754 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    5.784 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    5.819 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    5.897 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    6.002 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.106 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.207 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.312 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    6.420 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    6.526 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    6.605 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    6.827 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    7.011 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.092 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.070 |   1.408 |    7.162 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.092 |   1.500 |    7.254 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.053 | 0.062 |   1.561 |    7.316 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.190 | 0.539 |   2.100 |    7.854 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.080 | 0.227 |   2.327 |    8.081 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.129 | 0.265 |   2.592 |    8.346 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.157 | 0.342 |   2.934 |    8.688 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.089 | 0.210 |   3.144 |    8.899 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.401 |   3.546 |    9.300 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.456 | 0.282 |   3.827 |    9.582 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.145 | 0.126 |   3.953 |    9.707 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.751 | 0.453 |   4.406 |   10.160 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.194 | 0.247 |   4.653 |   10.408 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.135 |   4.788 |   10.542 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.092 | 0.095 |   4.883 |   10.638 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.642 | 0.410 |   5.294 |   11.048 | 
     | UART_TX_ClkDiv/U36           | B v -> Y ^  | NOR2BX1M    | 0.187 | 0.199 |   5.493 |   11.247 | 
     | UART_TX_ClkDiv/\Count_reg[2] | D ^         | SDFFRQX2M   | 0.187 | 0.000 |   5.493 |   11.247 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.754 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.725 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.689 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.100 | 0.166 |   0.231 |   -5.524 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.076 | 0.139 |   0.369 |   -5.385 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.113 |   0.482 |   -5.272 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.587 |   -5.167 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.058 | 0.113 |   0.700 |   -5.054 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.109 |   0.810 |   -4.945 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.108 |   0.918 |   -4.837 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.105 |   1.022 |   -4.732 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.107 |   1.130 |   -4.624 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   1.240 |   -4.514 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.111 |   1.351 |   -4.403 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   1.467 |   -4.287 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.517 |   -4.237 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.042 |   1.560 |   -4.195 | 
     | UART_TX_ClkDiv/\Count_reg[2] | CK ^       | SDFFRQX2M  | 0.043 | 0.002 |   1.562 |   -4.192 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[6] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[6] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.290
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.247
- Arrival Time                  5.492
= Slack Time                    5.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.000 |       |   0.000 |    5.755 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    5.785 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    5.820 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    5.898 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    6.004 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.107 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.209 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.313 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    6.421 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    6.527 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    6.606 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    6.828 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    7.012 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.093 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.070 |   1.408 |    7.163 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.092 |   1.500 |    7.255 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.053 | 0.062 |   1.561 |    7.317 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.190 | 0.539 |   2.100 |    7.855 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.080 | 0.227 |   2.327 |    8.082 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.129 | 0.265 |   2.592 |    8.347 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.157 | 0.342 |   2.934 |    8.689 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.089 | 0.210 |   3.144 |    8.900 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.401 |   3.546 |    9.301 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.456 | 0.282 |   3.827 |    9.583 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.145 | 0.126 |   3.953 |    9.708 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.751 | 0.453 |   4.406 |   10.161 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.194 | 0.247 |   4.653 |   10.409 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.135 |   4.788 |   10.543 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.092 | 0.095 |   4.883 |   10.639 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.642 | 0.410 |   5.294 |   11.049 | 
     | UART_TX_ClkDiv/U32           | B v -> Y ^  | NOR2BX1M    | 0.186 | 0.198 |   5.492 |   11.247 | 
     | UART_TX_ClkDiv/\Count_reg[6] | D ^         | SDFFRQX2M   | 0.186 | 0.000 |   5.492 |   11.247 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.755 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.726 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.690 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.100 | 0.166 |   0.231 |   -5.525 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.076 | 0.139 |   0.369 |   -5.386 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.113 |   0.482 |   -5.273 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.587 |   -5.168 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.058 | 0.113 |   0.700 |   -5.055 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.109 |   0.810 |   -4.946 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.108 |   0.918 |   -4.838 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.105 |   1.022 |   -4.733 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.107 |   1.130 |   -4.626 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   1.240 |   -4.515 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.111 |   1.351 |   -4.404 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   1.467 |   -4.288 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.517 |   -4.238 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.042 |   1.560 |   -4.196 | 
     | UART_TX_ClkDiv/\Count_reg[6] | CK ^       | SDFFRQX2M  | 0.043 | 0.002 |   1.562 |   -4.193 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin UART_TX_ClkDiv/Flag_reg/CK 
Endpoint:   UART_TX_ClkDiv/Flag_reg/D    (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.283
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.253
- Arrival Time                  5.343
= Slack Time                    5.910
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    5.910 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    5.939 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    5.975 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    6.053 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    6.158 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.262 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.363 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.467 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    6.576 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    6.682 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    6.761 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    6.983 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    7.167 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.248 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.070 |   1.408 |    7.318 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.092 |   1.500 |    7.410 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^  | CLKINVX40M  | 0.053 | 0.062 |   1.561 |    7.471 | 
     | RegFile/\memory_reg[3][1] | CK ^ -> Q v | SDFFRQX2M   | 0.190 | 0.539 |   2.100 |    8.010 | 
     | UART_TX_ClkDiv/U6         | B v -> Y v  | OR2X2M      | 0.080 | 0.227 |   2.327 |    8.237 | 
     | UART_TX_ClkDiv/U18        | A v -> Y v  | OR2X1M      | 0.129 | 0.265 |   2.592 |    8.502 | 
     | UART_TX_ClkDiv/U20        | A0 v -> Y v | AO21XLM     | 0.157 | 0.342 |   2.934 |    8.844 | 
     | UART_TX_ClkDiv/U72        | AN v -> Y v | NOR2BX1M    | 0.089 | 0.210 |   3.144 |    9.054 | 
     | UART_TX_ClkDiv/U64        | B0 v -> Y v | OA22X1M     | 0.134 | 0.401 |   3.546 |    9.456 | 
     | UART_TX_ClkDiv/U61        | B0 v -> Y ^ | OAI222X1M   | 0.456 | 0.282 |   3.827 |    9.737 | 
     | UART_TX_ClkDiv/U60        | A ^ -> Y v  | CLKINVX1M   | 0.145 | 0.126 |   3.953 |    9.863 | 
     | UART_TX_ClkDiv/U56        | A0 v -> Y ^ | OAI32X1M    | 0.751 | 0.453 |   4.406 |   10.316 | 
     | UART_TX_ClkDiv/U52        | AN ^ -> Y ^ | NAND4BX1M   | 0.194 | 0.247 |   4.653 |   10.563 | 
     | UART_TX_ClkDiv/U42        | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.135 |   4.788 |   10.698 | 
     | UART_TX_ClkDiv/U41        | A v -> Y ^  | CLKNAND2X2M | 0.092 | 0.095 |   4.883 |   10.793 | 
     | UART_TX_ClkDiv/U31        | A ^ -> Y v  | CLKINVX1M   | 0.103 | 0.090 |   4.973 |   10.884 | 
     | UART_TX_ClkDiv/U30        | A v -> Y ^  | NOR2X1M     | 0.165 | 0.123 |   5.097 |   11.007 | 
     | UART_TX_ClkDiv/U29        | B ^ -> Y v  | MXI2X1M     | 0.159 | 0.113 |   5.210 |   11.120 | 
     | UART_TX_ClkDiv/U28        | B v -> Y ^  | NOR2X1M     | 0.147 | 0.134 |   5.343 |   11.253 | 
     | UART_TX_ClkDiv/Flag_reg   | D ^         | SDFFRQX2M   | 0.147 | 0.000 |   5.343 |   11.253 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.910 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.881 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.845 | 
     | UART_CLK_MUX/U1         | B ^ -> Y ^ | MX2X2M     | 0.100 | 0.166 |   0.231 |   -5.679 | 
     | UART_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.076 | 0.139 |   0.369 |   -5.541 | 
     | UART_CLK_M__L2_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.113 |   0.482 |   -5.428 | 
     | UART_CLK_M__L3_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.587 |   -5.323 | 
     | UART_CLK_M__L4_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.058 | 0.113 |   0.700 |   -5.210 | 
     | UART_CLK_M__L5_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.109 |   0.810 |   -5.100 | 
     | UART_CLK_M__L6_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.108 |   0.918 |   -4.992 | 
     | UART_CLK_M__L7_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.105 |   1.022 |   -4.888 | 
     | UART_CLK_M__L8_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.107 |   1.130 |   -4.780 | 
     | UART_CLK_M__L9_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   1.240 |   -4.670 | 
     | UART_CLK_M__L10_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.111 |   1.351 |   -4.559 | 
     | UART_CLK_M__L11_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   1.467 |   -4.443 | 
     | UART_CLK_M__L12_I0      | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.517 |   -4.393 | 
     | UART_CLK_M__L13_I0      | A v -> Y ^ | CLKINVX40M | 0.043 | 0.042 |   1.560 |   -4.350 | 
     | UART_TX_ClkDiv/Flag_reg | CK ^       | SDFFRQX2M  | 0.043 | 0.002 |   1.562 |   -4.348 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin UART_RX_ClkDiv/\Count_reg[2] /CK 
Endpoint:   UART_RX_ClkDiv/\Count_reg[2] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.561
- Setup                         0.325
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.212
- Arrival Time                  5.287
= Slack Time                    5.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^   |            | 0.000 |       |   0.000 |    5.924 | 
     | scan_clk__L1_I0              | A ^ -> Y v   | CLKINVX40M | 0.030 | 0.029 |   0.029 |    5.954 | 
     | scan_clk__L2_I0              | A v -> Y ^   | CLKINVX24M | 0.035 | 0.036 |   0.065 |    5.990 | 
     | scan_clk__L3_I0              | A ^ -> Y ^   | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.067 | 
     | scan_clk__L4_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.173 | 
     | scan_clk__L5_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.276 | 
     | scan_clk__L6_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.378 | 
     | scan_clk__L7_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.482 | 
     | scan_clk__L8_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.591 | 
     | scan_clk__L9_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    6.696 | 
     | scan_clk__L10_I0             | A ^ -> Y ^   | BUFX8M     | 0.045 | 0.079 |   0.851 |    6.776 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^   | MX2X6M     | 0.165 | 0.222 |   1.073 |    6.998 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^   | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.181 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v   | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.262 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^   | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.334 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.424 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^   | CLKINVX40M | 0.052 | 0.063 |   1.563 |    7.487 | 
     | RegFile/\memory_reg[2][4]    | CK ^ -> Q v  | SDFFRQX2M  | 0.410 | 0.683 |   2.246 |    8.171 | 
     | CLKDIV_MUX/U9                | A v -> Y ^   | INVX2M     | 0.176 | 0.189 |   2.435 |    8.360 | 
     | CLKDIV_MUX/U4                | C ^ -> Y v   | NAND4BX1M  | 0.405 | 0.277 |   2.712 |    8.637 | 
     | CLKDIV_MUX/U5                | A v -> Y ^   | NOR3X2M    | 0.599 | 0.439 |   3.151 |    9.075 | 
     | UART_RX_ClkDiv/U13           | B ^ -> Y ^   | OR2X2M     | 0.146 | 0.257 |   3.407 |    9.332 | 
     | UART_RX_ClkDiv/U12           | B0N ^ -> Y ^ | AOI21BX2M  | 0.179 | 0.215 |   3.623 |    9.547 | 
     | UART_RX_ClkDiv/U17           | A1 ^ -> Y v  | AOI22X1M   | 0.215 | 0.115 |   3.738 |    9.662 | 
     | UART_RX_ClkDiv/U9            | A2 v -> Y ^  | OAI32X1M   | 0.975 | 0.644 |   4.381 |   10.306 | 
     | UART_RX_ClkDiv/U18           | B0 ^ -> Y v  | AOI211X2M  | 0.250 | 0.168 |   4.549 |   10.474 | 
     | UART_RX_ClkDiv/U25           | A v -> Y ^   | NAND3X2M   | 0.174 | 0.163 |   4.713 |   10.637 | 
     | UART_RX_ClkDiv/U10           | B0 ^ -> Y v  | OAI2B11X2M | 0.369 | 0.269 |   4.982 |   10.906 | 
     | UART_RX_ClkDiv/U21           | A0 v -> Y ^  | OAI32X1M   | 0.394 | 0.306 |   5.287 |   11.212 | 
     | UART_RX_ClkDiv/\Count_reg[2] | D ^          | SDFFRQX2M  | 0.394 | 0.000 |   5.287 |   11.212 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.925 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.895 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.859 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.100 | 0.166 |   0.231 |   -5.694 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.076 | 0.139 |   0.369 |   -5.555 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.113 |   0.482 |   -5.442 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.587 |   -5.337 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.058 | 0.113 |   0.700 |   -5.224 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.109 |   0.810 |   -5.115 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.108 |   0.918 |   -5.007 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.105 |   1.022 |   -4.902 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.107 |   1.130 |   -4.795 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   1.240 |   -4.684 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.111 |   1.351 |   -4.573 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   1.467 |   -4.457 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.517 |   -4.407 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.042 |   1.560 |   -4.365 | 
     | UART_RX_ClkDiv/\Count_reg[2] | CK ^       | SDFFRQX2M  | 0.043 | 0.002 |   1.561 |   -4.363 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin UART_RX/U3/\Bit_Count_reg[2] /CK 
Endpoint:   UART_RX/U3/\Bit_Count_reg[2] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.568
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.133
- Arrival Time                  5.157
= Slack Time                    5.976
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |    5.976 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.005 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.041 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.119 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.224 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.328 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.429 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.533 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.642 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    6.748 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    6.827 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.049 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.233 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.314 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.386 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.476 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^  | CLKINVX40M | 0.052 | 0.063 |   1.563 |    7.539 | 
     | RegFile/\memory_reg[2][3]    | CK ^ -> Q v | SDFFRQX2M  | 0.403 | 0.678 |   2.241 |    8.217 | 
     | UART_RX/U3/U31               | A v -> Y v  | OR2X2M     | 0.084 | 0.270 |   2.511 |    8.487 | 
     | UART_RX/U3/U43               | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.764 |    8.740 | 
     | UART_RX/U3/U45               | A v -> Y v  | OR2X1M     | 0.123 | 0.267 |   3.031 |    9.007 | 
     | UART_RX/U3/U47               | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.298 |    9.273 | 
     | UART_RX/U3/U50               | A0 v -> Y v | AO21XLM    | 0.125 | 0.312 |   3.609 |    9.585 | 
     | UART_RX/U3/U55               | A v -> Y ^  | XNOR2X1M   | 0.277 | 0.129 |   3.739 |    9.714 | 
     | UART_RX/U3/U58               | C ^ -> Y v  | NAND4BX1M  | 0.211 | 0.193 |   3.932 |    9.908 | 
     | UART_RX/U3/U62               | A v -> Y ^  | NOR4X1M    | 0.769 | 0.462 |   4.394 |   10.370 | 
     | UART_RX/U3/U15               | B ^ -> Y v  | NOR2X2M    | 0.275 | 0.274 |   4.667 |   10.643 | 
     | UART_RX/U3/U16               | B0 v -> Y ^ | AOI21X2M   | 0.255 | 0.215 |   4.883 |   10.859 | 
     | UART_RX/U3/U24               | B0 ^ -> Y ^ | OA21X2M    | 0.081 | 0.182 |   5.065 |   11.041 | 
     | UART_RX/U3/U23               | B0 ^ -> Y v | OAI32X1M   | 0.125 | 0.092 |   5.157 |   11.133 | 
     | UART_RX/U3/\Bit_Count_reg[2] | D v         | SDFFRQX2M  | 0.125 | 0.000 |   5.157 |   11.133 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.976 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.947 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.911 | 
     | scan_clk__L3_I1              | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -5.827 | 
     | scan_clk__L4_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -5.720 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.615 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.510 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.403 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.681 |   -5.295 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.190 | 
     | scan_clk__L10_I1             | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.084 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.002 |   -4.974 | 
     | scan_clk__L12_I1             | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -4.870 | 
     | RX_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -4.692 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.538 | 
     | RX_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.464 | 
     | RX_CLK_M__L3_I1              | A v -> Y ^ | CLKINVX32M | 0.051 | 0.054 |   1.566 |   -4.410 | 
     | UART_RX/U3/\Bit_Count_reg[2] | CK ^       | SDFFRQX2M  | 0.051 | 0.002 |   1.568 |   -4.408 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin UART_RX/U2/\N_reg[3] /CK 
Endpoint:   UART_RX/U2/\N_reg[3] /D      (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.565
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.112
- Arrival Time                  5.083
= Slack Time                    6.029
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.029 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    6.058 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    6.094 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    6.171 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    6.277 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.381 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.482 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.586 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    6.695 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    6.801 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    6.880 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    7.102 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    7.286 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.366 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.068 | 0.072 |   1.410 |    7.439 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.090 |   1.500 |    7.529 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.052 | 0.063 |   1.563 |    7.592 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.403 | 0.678 |   2.241 |    8.270 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.091 | 0.282 |   2.523 |    8.552 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.304 | 0.197 |   2.719 |    8.748 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.197 | 0.189 |   2.908 |    8.937 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.153 |   3.062 |    9.090 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.332 |   3.393 |    9.422 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.265 | 0.115 |   3.508 |    9.537 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.190 | 0.167 |   3.675 |    9.704 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.400 | 0.246 |   3.921 |    9.950 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.441 | 0.365 |   4.286 |   10.315 | 
     | UART_RX/U2/U19            | B v -> Y ^  | NAND2X2M    | 0.192 | 0.211 |   4.497 |   10.526 | 
     | UART_RX/U2/U38            | B0 ^ -> Y ^ | OA21X2M     | 0.134 | 0.203 |   4.700 |   10.729 | 
     | UART_RX/U2/U21            | B0 ^ -> Y v | OAI21X2M    | 0.175 | 0.116 |   4.816 |   10.845 | 
     | UART_RX/U2/U37            | B0 v -> Y ^ | AOI21X2M    | 0.208 | 0.175 |   4.991 |   11.020 | 
     | UART_RX/U2/U35            | A0 ^ -> Y v | OAI21X2M    | 0.081 | 0.092 |   5.083 |   11.112 | 
     | UART_RX/U2/\N_reg[3]      | D v         | SDFFRX1M    | 0.081 | 0.000 |   5.083 |   11.112 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.029 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -5.999 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.964 | 
     | scan_clk__L3_I1      | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -5.880 | 
     | scan_clk__L4_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -5.773 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.668 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.563 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.456 | 
     | scan_clk__L8_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.681 |   -5.348 | 
     | scan_clk__L9_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.243 | 
     | scan_clk__L10_I1     | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.137 | 
     | scan_clk__L11_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.002 |   -5.027 | 
     | scan_clk__L12_I1     | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -4.923 | 
     | RX_CLK_MUX/U1        | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -4.745 | 
     | RX_CLK_M__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.590 | 
     | RX_CLK_M__L2_I0      | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.517 | 
     | RX_CLK_M__L3_I0      | A v -> Y ^ | CLKINVX32M | 0.050 | 0.053 |   1.565 |   -4.464 | 
     | UART_RX/U2/\N_reg[3] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   1.565 |   -4.463 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin UART_RX/U2/\N_reg[2] /CK 
Endpoint:   UART_RX/U2/\N_reg[2] /D      (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.565
- Setup                         0.399
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.142
- Arrival Time                  5.080
= Slack Time                    6.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.062 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    6.091 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    6.127 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    6.204 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    6.310 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.414 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.515 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.619 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    6.728 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    6.834 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    6.913 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    7.135 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    7.319 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.399 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.068 | 0.072 |   1.410 |    7.472 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.090 |   1.500 |    7.562 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.052 | 0.063 |   1.563 |    7.625 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.403 | 0.678 |   2.241 |    8.303 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.091 | 0.282 |   2.523 |    8.585 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.304 | 0.197 |   2.719 |    8.781 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.197 | 0.189 |   2.908 |    8.970 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.153 |   3.062 |    9.123 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.332 |   3.393 |    9.455 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.265 | 0.115 |   3.508 |    9.570 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.190 | 0.167 |   3.675 |    9.737 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.400 | 0.246 |   3.921 |    9.983 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.441 | 0.365 |   4.286 |   10.348 | 
     | UART_RX/U2/U19            | B v -> Y ^  | NAND2X2M    | 0.192 | 0.211 |   4.497 |   10.559 | 
     | UART_RX/U2/U38            | B0 ^ -> Y ^ | OA21X2M     | 0.134 | 0.203 |   4.700 |   10.762 | 
     | UART_RX/U2/U21            | B0 ^ -> Y v | OAI21X2M    | 0.175 | 0.116 |   4.816 |   10.878 | 
     | UART_RX/U2/U41            | B0 v -> Y ^ | AOI32X1M    | 0.268 | 0.199 |   5.015 |   11.077 | 
     | UART_RX/U2/U40            | A ^ -> Y v  | INVX2M      | 0.068 | 0.064 |   5.080 |   11.142 | 
     | UART_RX/U2/\N_reg[2]      | D v         | SDFFRQX2M   | 0.068 | 0.000 |   5.080 |   11.142 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.062 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.033 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -5.997 | 
     | scan_clk__L3_I1      | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -5.913 | 
     | scan_clk__L4_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -5.806 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.701 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.596 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.489 | 
     | scan_clk__L8_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.680 |   -5.381 | 
     | scan_clk__L9_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.276 | 
     | scan_clk__L10_I1     | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.170 | 
     | scan_clk__L11_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.001 |   -5.060 | 
     | scan_clk__L12_I1     | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -4.956 | 
     | RX_CLK_MUX/U1        | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -4.778 | 
     | RX_CLK_M__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.624 | 
     | RX_CLK_M__L2_I0      | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.550 | 
     | RX_CLK_M__L3_I0      | A v -> Y ^ | CLKINVX32M | 0.050 | 0.053 |   1.565 |   -4.497 | 
     | UART_RX/U2/\N_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.001 |   1.565 |   -4.496 | 
     +-------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin UART_RX/U3/\Bit_Count_reg[1] /CK 
Endpoint:   UART_RX/U3/\Bit_Count_reg[1] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.568
- Setup                         0.305
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.238
- Arrival Time                  5.157
= Slack Time                    6.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |    6.081 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.110 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.146 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.223 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.329 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.432 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.534 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.638 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.747 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    6.852 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    6.932 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.154 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.337 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.418 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.490 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.580 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^  | CLKINVX40M | 0.052 | 0.063 |   1.563 |    7.643 | 
     | RegFile/\memory_reg[2][3]    | CK ^ -> Q v | SDFFRQX2M  | 0.403 | 0.678 |   2.241 |    8.321 | 
     | UART_RX/U3/U31               | A v -> Y v  | OR2X2M     | 0.084 | 0.270 |   2.511 |    8.592 | 
     | UART_RX/U3/U43               | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.764 |    8.844 | 
     | UART_RX/U3/U45               | A v -> Y v  | OR2X1M     | 0.123 | 0.267 |   3.031 |    9.112 | 
     | UART_RX/U3/U47               | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.297 |    9.378 | 
     | UART_RX/U3/U50               | A0 v -> Y v | AO21XLM    | 0.125 | 0.312 |   3.609 |    9.690 | 
     | UART_RX/U3/U55               | A v -> Y ^  | XNOR2X1M   | 0.277 | 0.129 |   3.738 |    9.819 | 
     | UART_RX/U3/U58               | C ^ -> Y v  | NAND4BX1M  | 0.211 | 0.193 |   3.932 |   10.012 | 
     | UART_RX/U3/U62               | A v -> Y ^  | NOR4X1M    | 0.769 | 0.462 |   4.394 |   10.474 | 
     | UART_RX/U3/U15               | B ^ -> Y v  | NOR2X2M    | 0.275 | 0.274 |   4.667 |   10.748 | 
     | UART_RX/U3/U6                | A v -> Y ^  | INVX2M     | 0.145 | 0.152 |   4.819 |   10.900 | 
     | UART_RX/U3/U29               | B ^ -> Y v  | NAND3X2M   | 0.146 | 0.122 |   4.940 |   11.021 | 
     | UART_RX/U3/U30               | B1 v -> Y ^ | OAI22X1M   | 0.281 | 0.217 |   5.157 |   11.238 | 
     | UART_RX/U3/\Bit_Count_reg[1] | D ^         | SDFFRQX2M  | 0.281 | 0.000 |   5.157 |   11.238 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.081 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.051 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.016 | 
     | scan_clk__L3_I1              | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -5.931 | 
     | scan_clk__L4_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -5.824 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.720 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.615 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.508 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.680 |   -5.400 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.294 | 
     | scan_clk__L10_I1             | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.189 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.001 |   -5.079 | 
     | scan_clk__L12_I1             | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -4.974 | 
     | RX_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -4.797 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.642 | 
     | RX_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.569 | 
     | RX_CLK_M__L3_I1              | A v -> Y ^ | CLKINVX32M | 0.051 | 0.054 |   1.565 |   -4.515 | 
     | UART_RX/U3/\Bit_Count_reg[1] | CK ^       | SDFFRQX2M  | 0.051 | 0.002 |   1.568 |   -4.513 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin UART_RX_ClkDiv/\Count_reg[1] /CK 
Endpoint:   UART_RX_ClkDiv/\Count_reg[1] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.561
- Setup                         0.412
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.124
- Arrival Time                  5.042
= Slack Time                    6.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^   |            | 0.000 |       |   0.000 |    6.082 | 
     | scan_clk__L1_I0              | A ^ -> Y v   | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.111 | 
     | scan_clk__L2_I0              | A v -> Y ^   | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.147 | 
     | scan_clk__L3_I0              | A ^ -> Y ^   | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.225 | 
     | scan_clk__L4_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.330 | 
     | scan_clk__L5_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.434 | 
     | scan_clk__L6_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.535 | 
     | scan_clk__L7_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.640 | 
     | scan_clk__L8_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.748 | 
     | scan_clk__L9_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    6.854 | 
     | scan_clk__L10_I0             | A ^ -> Y ^   | BUFX8M     | 0.045 | 0.079 |   0.851 |    6.933 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^   | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.155 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^   | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.339 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v   | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.420 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^   | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.492 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.582 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^   | CLKINVX40M | 0.052 | 0.063 |   1.563 |    7.645 | 
     | RegFile/\memory_reg[2][4]    | CK ^ -> Q v  | SDFFRQX2M  | 0.410 | 0.683 |   2.246 |    8.328 | 
     | CLKDIV_MUX/U9                | A v -> Y ^   | INVX2M     | 0.176 | 0.189 |   2.435 |    8.517 | 
     | CLKDIV_MUX/U4                | C ^ -> Y v   | NAND4BX1M  | 0.405 | 0.277 |   2.712 |    8.794 | 
     | CLKDIV_MUX/U5                | A v -> Y ^   | NOR3X2M    | 0.599 | 0.439 |   3.151 |    9.233 | 
     | UART_RX_ClkDiv/U13           | B ^ -> Y ^   | OR2X2M     | 0.146 | 0.257 |   3.407 |    9.490 | 
     | UART_RX_ClkDiv/U14           | B ^ -> Y ^   | AND2X2M    | 0.116 | 0.173 |   3.580 |    9.663 | 
     | UART_RX_ClkDiv/U29           | AN ^ -> Y ^  | NOR2BX2M   | 0.224 | 0.208 |   3.788 |    9.870 | 
     | UART_RX_ClkDiv/U9            | A1 ^ -> Y v  | OAI32X1M   | 0.310 | 0.255 |   4.043 |   10.125 | 
     | UART_RX_ClkDiv/U18           | B0 v -> Y ^  | AOI211X2M  | 0.493 | 0.367 |   4.410 |   10.493 | 
     | UART_RX_ClkDiv/U10           | A1N ^ -> Y ^ | OAI2B11X2M | 0.655 | 0.527 |   4.938 |   11.020 | 
     | UART_RX_ClkDiv/U26           | B ^ -> Y v   | NOR2X2M    | 0.129 | 0.104 |   5.042 |   11.124 | 
     | UART_RX_ClkDiv/\Count_reg[1] | D v          | SDFFRQX2M  | 0.129 | 0.000 |   5.042 |   11.124 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.082 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.053 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.017 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.100 | 0.166 |   0.231 |   -5.852 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.076 | 0.139 |   0.369 |   -5.713 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.113 |   0.482 |   -5.600 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.587 |   -5.495 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.058 | 0.113 |   0.700 |   -5.382 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.109 |   0.810 |   -5.273 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.108 |   0.918 |   -5.165 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.105 |   1.022 |   -5.060 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.107 |   1.130 |   -4.952 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   1.240 |   -4.842 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.111 |   1.351 |   -4.731 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   1.467 |   -4.615 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.517 |   -4.565 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.042 |   1.560 |   -4.522 | 
     | UART_RX_ClkDiv/\Count_reg[1] | CK ^       | SDFFRQX2M  | 0.043 | 0.002 |   1.561 |   -4.521 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin UART_RX_ClkDiv/\Count_reg[0] /CK 
Endpoint:   UART_RX_ClkDiv/\Count_reg[0] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.561
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.126
- Arrival Time                  5.031
= Slack Time                    6.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^   |            | 0.000 |       |   0.000 |    6.095 | 
     | scan_clk__L1_I0              | A ^ -> Y v   | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.124 | 
     | scan_clk__L2_I0              | A v -> Y ^   | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.160 | 
     | scan_clk__L3_I0              | A ^ -> Y ^   | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.238 | 
     | scan_clk__L4_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.343 | 
     | scan_clk__L5_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.447 | 
     | scan_clk__L6_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.548 | 
     | scan_clk__L7_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.652 | 
     | scan_clk__L8_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.761 | 
     | scan_clk__L9_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    6.867 | 
     | scan_clk__L10_I0             | A ^ -> Y ^   | BUFX8M     | 0.045 | 0.079 |   0.851 |    6.946 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^   | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.168 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^   | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.352 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v   | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.433 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^   | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.505 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.595 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^   | CLKINVX40M | 0.052 | 0.063 |   1.563 |    7.658 | 
     | RegFile/\memory_reg[2][4]    | CK ^ -> Q v  | SDFFRQX2M  | 0.410 | 0.683 |   2.246 |    8.341 | 
     | CLKDIV_MUX/U9                | A v -> Y ^   | INVX2M     | 0.176 | 0.189 |   2.435 |    8.530 | 
     | CLKDIV_MUX/U4                | C ^ -> Y v   | NAND4BX1M  | 0.405 | 0.277 |   2.712 |    8.807 | 
     | CLKDIV_MUX/U5                | A v -> Y ^   | NOR3X2M    | 0.599 | 0.439 |   3.151 |    9.246 | 
     | UART_RX_ClkDiv/U13           | B ^ -> Y ^   | OR2X2M     | 0.146 | 0.257 |   3.407 |    9.502 | 
     | UART_RX_ClkDiv/U14           | B ^ -> Y ^   | AND2X2M    | 0.116 | 0.173 |   3.580 |    9.676 | 
     | UART_RX_ClkDiv/U29           | AN ^ -> Y ^  | NOR2BX2M   | 0.224 | 0.208 |   3.788 |    9.883 | 
     | UART_RX_ClkDiv/U9            | A1 ^ -> Y v  | OAI32X1M   | 0.310 | 0.255 |   4.043 |   10.138 | 
     | UART_RX_ClkDiv/U18           | B0 v -> Y ^  | AOI211X2M  | 0.493 | 0.367 |   4.410 |   10.505 | 
     | UART_RX_ClkDiv/U10           | A1N ^ -> Y ^ | OAI2B11X2M | 0.655 | 0.527 |   4.938 |   11.033 | 
     | UART_RX_ClkDiv/U28           | B ^ -> Y v   | NOR2X2M    | 0.120 | 0.093 |   5.031 |   11.126 | 
     | UART_RX_ClkDiv/\Count_reg[0] | D v          | SDFFRQX2M  | 0.120 | 0.000 |   5.031 |   11.126 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.095 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.066 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.030 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.100 | 0.166 |   0.231 |   -5.864 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.076 | 0.139 |   0.369 |   -5.726 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.113 |   0.482 |   -5.613 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.587 |   -5.508 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.058 | 0.113 |   0.700 |   -5.395 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.109 |   0.810 |   -5.285 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.108 |   0.918 |   -5.178 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.105 |   1.022 |   -5.073 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.107 |   1.130 |   -4.965 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   1.240 |   -4.855 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.111 |   1.351 |   -4.744 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   1.467 |   -4.628 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.517 |   -4.578 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.042 |   1.560 |   -4.535 | 
     | UART_RX_ClkDiv/\Count_reg[0] | CK ^       | SDFFRQX2M  | 0.043 | 0.002 |   1.561 |   -4.534 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin UART_RX/U4/par_err_reg/CK 
Endpoint:   UART_RX/U4/par_err_reg/D     (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.567
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.118
- Arrival Time                  4.949
= Slack Time                    6.168
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |    6.168 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.198 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.233 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.311 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.417 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.520 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.622 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.726 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.834 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    6.940 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    7.019 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.241 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.425 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.506 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.578 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.668 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M | 0.052 | 0.063 |   1.563 |    7.731 | 
     | RegFile/\memory_reg[2][4] | CK ^ -> Q v | SDFFRQX2M  | 0.410 | 0.683 |   2.246 |    8.414 | 
     | UART_RX/U7/U25            | A v -> Y v  | AND2X1M    | 0.097 | 0.294 |   2.540 |    8.708 | 
     | UART_RX/U7/U23            | A v -> Y v  | AND2X1M    | 0.093 | 0.194 |   2.734 |    8.902 | 
     | UART_RX/U7/U22            | B v -> Y ^  | CLKXOR2X2M | 0.096 | 0.273 |   3.007 |    9.175 | 
     | UART_RX/U7/U80            | B ^ -> Y v  | CLKXOR2X2M | 0.098 | 0.305 |   3.312 |    9.480 | 
     | UART_RX/U7/U79            | C v -> Y ^  | NOR3X1M    | 0.298 | 0.244 |   3.556 |    9.724 | 
     | UART_RX/U7/U78            | D ^ -> Y v  | NAND4X1M   | 0.650 | 0.463 |   4.019 |   10.187 | 
     | UART_RX/U7/U74            | A v -> Y ^  | NOR3X1M    | 0.572 | 0.481 |   4.500 |   10.668 | 
     | UART_RX/U4/U5             | B ^ -> Y v  | NOR2X2M    | 0.152 | 0.114 |   4.614 |   10.782 | 
     | UART_RX/U4/U8             | A0 v -> Y ^ | OAI21X2M   | 0.233 | 0.192 |   4.805 |   10.974 | 
     | UART_RX/U4/U6             | B0 ^ -> Y v | OAI31X1M   | 0.192 | 0.144 |   4.949 |   11.117 | 
     | UART_RX/U4/par_err_reg    | D v         | SDFFRQX2M  | 0.192 | 0.000 |   4.949 |   11.118 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.168 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.139 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.103 | 
     | scan_clk__L3_I1        | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.019 | 
     | scan_clk__L4_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -5.912 | 
     | scan_clk__L5_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.808 | 
     | scan_clk__L6_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.703 | 
     | scan_clk__L7_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.595 | 
     | scan_clk__L8_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.681 |   -5.488 | 
     | scan_clk__L9_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.382 | 
     | scan_clk__L10_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.277 | 
     | scan_clk__L11_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.002 |   -5.167 | 
     | scan_clk__L12_I1       | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.062 | 
     | RX_CLK_MUX/U1          | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -4.884 | 
     | RX_CLK_M__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.730 | 
     | RX_CLK_M__L2_I0        | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.657 | 
     | RX_CLK_M__L3_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.053 |   1.565 |   -4.603 | 
     | UART_RX/U4/par_err_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   1.567 |   -4.602 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin UART_RX/U3/\Bit_Count_reg[3] /CK 
Endpoint:   UART_RX/U3/\Bit_Count_reg[3] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.568
- Setup                         0.413
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.130
- Arrival Time                  4.947
= Slack Time                    6.183
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |    6.183 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.212 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.248 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.325 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.431 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.534 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.636 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.740 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.849 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    6.954 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    7.034 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.256 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.439 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.520 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.592 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.682 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^  | CLKINVX40M | 0.052 | 0.063 |   1.563 |    7.745 | 
     | RegFile/\memory_reg[2][3]    | CK ^ -> Q v | SDFFRQX2M  | 0.403 | 0.678 |   2.241 |    8.423 | 
     | UART_RX/U3/U31               | A v -> Y v  | OR2X2M     | 0.084 | 0.270 |   2.511 |    8.694 | 
     | UART_RX/U3/U43               | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.764 |    8.946 | 
     | UART_RX/U3/U45               | A v -> Y v  | OR2X1M     | 0.123 | 0.267 |   3.031 |    9.214 | 
     | UART_RX/U3/U47               | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.298 |    9.480 | 
     | UART_RX/U3/U50               | A0 v -> Y v | AO21XLM    | 0.125 | 0.312 |   3.609 |    9.792 | 
     | UART_RX/U3/U55               | A v -> Y ^  | XNOR2X1M   | 0.277 | 0.129 |   3.739 |    9.921 | 
     | UART_RX/U3/U58               | C ^ -> Y v  | NAND4BX1M  | 0.211 | 0.193 |   3.932 |   10.115 | 
     | UART_RX/U3/U62               | A v -> Y ^  | NOR4X1M    | 0.769 | 0.462 |   4.394 |   10.576 | 
     | UART_RX/U3/U15               | B ^ -> Y v  | NOR2X2M    | 0.275 | 0.274 |   4.667 |   10.850 | 
     | UART_RX/U3/U6                | A v -> Y ^  | INVX2M     | 0.145 | 0.152 |   4.819 |   11.002 | 
     | UART_RX/U3/U25               | A1 ^ -> Y v | OAI22X1M   | 0.140 | 0.128 |   4.947 |   11.129 | 
     | UART_RX/U3/\Bit_Count_reg[3] | D v         | SDFFRQX2M  | 0.140 | 0.000 |   4.947 |   11.130 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.183 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.153 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.117 | 
     | scan_clk__L3_I1              | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.033 | 
     | scan_clk__L4_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -5.926 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.822 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.717 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.610 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.680 |   -5.502 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.396 | 
     | scan_clk__L10_I1             | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.291 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.001 |   -5.181 | 
     | scan_clk__L12_I1             | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.076 | 
     | RX_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -4.898 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.744 | 
     | RX_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.671 | 
     | RX_CLK_M__L3_I1              | A v -> Y ^ | CLKINVX32M | 0.051 | 0.054 |   1.565 |   -4.617 | 
     | UART_RX/U3/\Bit_Count_reg[3] | CK ^       | SDFFRQX2M  | 0.051 | 0.002 |   1.568 |   -4.615 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin UART_RX/U3/\Bit_Count_reg[0] /CK 
Endpoint:   UART_RX/U3/\Bit_Count_reg[0] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.567
- Setup                         0.420
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.122
- Arrival Time                  4.937
= Slack Time                    6.185
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |    6.185 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.214 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.250 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.327 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.433 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.537 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.638 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.742 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.851 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    6.957 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    7.036 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.258 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.442 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.522 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.595 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.685 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^  | CLKINVX40M | 0.052 | 0.063 |   1.563 |    7.748 | 
     | RegFile/\memory_reg[2][3]    | CK ^ -> Q v | SDFFRQX2M  | 0.403 | 0.678 |   2.241 |    8.426 | 
     | UART_RX/U3/U31               | A v -> Y v  | OR2X2M     | 0.084 | 0.270 |   2.511 |    8.696 | 
     | UART_RX/U3/U43               | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.764 |    8.949 | 
     | UART_RX/U3/U45               | A v -> Y v  | OR2X1M     | 0.123 | 0.267 |   3.031 |    9.216 | 
     | UART_RX/U3/U47               | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.298 |    9.482 | 
     | UART_RX/U3/U50               | A0 v -> Y v | AO21XLM    | 0.125 | 0.312 |   3.609 |    9.794 | 
     | UART_RX/U3/U55               | A v -> Y ^  | XNOR2X1M   | 0.277 | 0.129 |   3.739 |    9.923 | 
     | UART_RX/U3/U58               | C ^ -> Y v  | NAND4BX1M  | 0.211 | 0.193 |   3.932 |   10.117 | 
     | UART_RX/U3/U62               | A v -> Y ^  | NOR4X1M    | 0.769 | 0.462 |   4.394 |   10.579 | 
     | UART_RX/U3/U15               | B ^ -> Y v  | NOR2X2M    | 0.275 | 0.274 |   4.667 |   10.852 | 
     | UART_RX/U3/U6                | A v -> Y ^  | INVX2M     | 0.145 | 0.152 |   4.819 |   11.004 | 
     | UART_RX/U3/U22               | B1 ^ -> Y v | OAI32X1M   | 0.173 | 0.118 |   4.937 |   11.122 | 
     | UART_RX/U3/\Bit_Count_reg[0] | D v         | SDFFRQX2M  | 0.173 | 0.000 |   4.937 |   11.122 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.185 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.156 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.120 | 
     | scan_clk__L3_I1              | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.036 | 
     | scan_clk__L4_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -5.929 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.824 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.719 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.612 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.680 |   -5.504 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.399 | 
     | scan_clk__L10_I1             | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.293 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.001 |   -5.183 | 
     | scan_clk__L12_I1             | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.079 | 
     | RX_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -4.901 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.747 | 
     | RX_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.673 | 
     | RX_CLK_M__L3_I1              | A v -> Y ^ | CLKINVX32M | 0.051 | 0.054 |   1.566 |   -4.619 | 
     | UART_RX/U3/\Bit_Count_reg[0] | CK ^       | SDFFRQX2M  | 0.051 | 0.002 |   1.567 |   -4.618 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin UART_RX_ClkDiv/Flag_reg/CK 
Endpoint:   UART_RX_ClkDiv/Flag_reg/D    (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.561
- Setup                         0.457
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.079
- Arrival Time                  4.831
= Slack Time                    6.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^   |            | 0.000 |       |   0.000 |    6.248 | 
     | scan_clk__L1_I0           | A ^ -> Y v   | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.277 | 
     | scan_clk__L2_I0           | A v -> Y ^   | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.313 | 
     | scan_clk__L3_I0           | A ^ -> Y ^   | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.391 | 
     | scan_clk__L4_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.496 | 
     | scan_clk__L5_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.600 | 
     | scan_clk__L6_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.701 | 
     | scan_clk__L7_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.805 | 
     | scan_clk__L8_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.914 | 
     | scan_clk__L9_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    7.020 | 
     | scan_clk__L10_I0          | A ^ -> Y ^   | BUFX8M     | 0.045 | 0.079 |   0.851 |    7.099 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^   | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.321 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^   | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.505 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v   | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.586 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.658 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.748 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^   | CLKINVX40M | 0.052 | 0.063 |   1.563 |    7.811 | 
     | RegFile/\memory_reg[2][4] | CK ^ -> Q v  | SDFFRQX2M  | 0.410 | 0.683 |   2.246 |    8.494 | 
     | CLKDIV_MUX/U9             | A v -> Y ^   | INVX2M     | 0.176 | 0.189 |   2.435 |    8.683 | 
     | CLKDIV_MUX/U4             | C ^ -> Y v   | NAND4BX1M  | 0.405 | 0.277 |   2.712 |    8.960 | 
     | CLKDIV_MUX/U5             | A v -> Y ^   | NOR3X2M    | 0.599 | 0.439 |   3.151 |    9.399 | 
     | UART_RX_ClkDiv/U13        | B ^ -> Y ^   | OR2X2M     | 0.146 | 0.257 |   3.407 |    9.656 | 
     | UART_RX_ClkDiv/U12        | B0N ^ -> Y ^ | AOI21BX2M  | 0.179 | 0.215 |   3.623 |    9.871 | 
     | UART_RX_ClkDiv/U17        | A1 ^ -> Y v  | AOI22X1M   | 0.215 | 0.115 |   3.738 |    9.986 | 
     | UART_RX_ClkDiv/U9         | A2 v -> Y ^  | OAI32X1M   | 0.975 | 0.644 |   4.381 |   10.629 | 
     | UART_RX_ClkDiv/U18        | B0 ^ -> Y v  | AOI211X2M  | 0.250 | 0.168 |   4.549 |   10.797 | 
     | UART_RX_ClkDiv/U25        | A v -> Y ^   | NAND3X2M   | 0.174 | 0.163 |   4.713 |   10.961 | 
     | UART_RX_ClkDiv/U31        | B0 ^ -> Y v  | OAI32X1M   | 0.214 | 0.118 |   4.831 |   11.079 | 
     | UART_RX_ClkDiv/Flag_reg   | D v          | SDFFRX1M   | 0.214 | 0.000 |   4.831 |   11.079 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.248 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.219 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.183 | 
     | UART_CLK_MUX/U1         | B ^ -> Y ^ | MX2X2M     | 0.100 | 0.166 |   0.231 |   -6.017 | 
     | UART_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.076 | 0.139 |   0.369 |   -5.879 | 
     | UART_CLK_M__L2_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.113 |   0.482 |   -5.766 | 
     | UART_CLK_M__L3_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.587 |   -5.661 | 
     | UART_CLK_M__L4_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.058 | 0.113 |   0.700 |   -5.548 | 
     | UART_CLK_M__L5_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.109 |   0.810 |   -5.439 | 
     | UART_CLK_M__L6_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.108 |   0.918 |   -5.331 | 
     | UART_CLK_M__L7_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.105 |   1.022 |   -5.226 | 
     | UART_CLK_M__L8_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.107 |   1.130 |   -5.118 | 
     | UART_CLK_M__L9_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   1.240 |   -5.008 | 
     | UART_CLK_M__L10_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.111 |   1.351 |   -4.897 | 
     | UART_CLK_M__L11_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   1.467 |   -4.781 | 
     | UART_CLK_M__L12_I0      | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.517 |   -4.731 | 
     | UART_CLK_M__L13_I0      | A v -> Y ^ | CLKINVX40M | 0.043 | 0.042 |   1.560 |   -4.688 | 
     | UART_RX_ClkDiv/Flag_reg | CK ^       | SDFFRX1M   | 0.043 | 0.002 |   1.561 |   -4.687 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[5] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[5] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.568
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.147
- Arrival Time                  4.894
= Slack Time                    6.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |    6.253 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.283 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.319 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.396 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.502 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.605 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.707 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.811 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.919 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    7.025 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    7.105 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.326 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.510 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.591 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.663 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.753 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.052 | 0.063 |   1.563 |    7.816 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.403 | 0.678 |   2.241 |    8.494 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.084 | 0.270 |   2.511 |    8.765 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.764 |    9.017 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.123 | 0.267 |   3.031 |    9.285 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.297 |    9.551 | 
     | UART_RX/U3/U50                | A0 v -> Y v | AO21XLM    | 0.125 | 0.312 |   3.609 |    9.863 | 
     | UART_RX/U3/U55                | A v -> Y ^  | XNOR2X1M   | 0.277 | 0.129 |   3.738 |    9.992 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.211 | 0.193 |   3.932 |   10.185 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.769 | 0.462 |   4.394 |   10.647 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.275 | 0.274 |   4.667 |   10.921 | 
     | UART_RX/U3/U32                | B v -> Y v  | AND2X2M    | 0.056 | 0.226 |   4.894 |   11.147 | 
     | UART_RX/U3/\Edge_Count_reg[5] | D v         | SDFFRQX2M  | 0.056 | 0.000 |   4.894 |   11.147 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.254 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.224 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.188 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.104 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -5.997 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.893 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.788 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.681 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.680 |   -5.573 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.467 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.362 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.001 |   -5.252 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.147 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -4.969 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.815 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.742 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.051 | 0.054 |   1.565 |   -4.688 | 
     | UART_RX/U3/\Edge_Count_reg[5] | CK ^       | SDFFRQX2M  | 0.051 | 0.002 |   1.568 |   -4.686 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[1] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[1] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.568
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.147
- Arrival Time                  4.893
= Slack Time                    6.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |    6.254 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.283 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.319 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.396 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.502 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.606 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.707 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.811 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.920 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    7.025 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    7.105 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.327 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.510 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.591 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.663 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.754 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.052 | 0.063 |   1.563 |    7.817 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.403 | 0.678 |   2.241 |    8.495 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.084 | 0.270 |   2.511 |    8.765 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.764 |    9.017 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.123 | 0.267 |   3.031 |    9.285 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.297 |    9.551 | 
     | UART_RX/U3/U50                | A0 v -> Y v | AO21XLM    | 0.125 | 0.312 |   3.609 |    9.863 | 
     | UART_RX/U3/U55                | A v -> Y ^  | XNOR2X1M   | 0.277 | 0.129 |   3.738 |    9.992 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.211 | 0.193 |   3.932 |   10.186 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.769 | 0.462 |   4.394 |   10.647 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.275 | 0.274 |   4.667 |   10.921 | 
     | UART_RX/U3/U17                | B v -> Y v  | AND2X2M    | 0.056 | 0.226 |   4.893 |   11.147 | 
     | UART_RX/U3/\Edge_Count_reg[1] | D v         | SDFFRQX2M  | 0.056 | 0.000 |   4.893 |   11.147 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.254 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.224 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.189 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.105 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -5.997 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.893 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.788 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.681 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.680 |   -5.573 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.468 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.362 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.001 |   -5.252 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.148 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -4.970 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.815 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.742 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.051 | 0.054 |   1.565 |   -4.688 | 
     | UART_RX/U3/\Edge_Count_reg[1] | CK ^       | SDFFRQX2M  | 0.051 | 0.002 |   1.568 |   -4.686 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[2] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[2] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.568
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.147
- Arrival Time                  4.892
= Slack Time                    6.255
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |    6.255 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.285 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.320 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.398 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.504 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.607 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.709 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.813 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.921 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    7.027 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    7.106 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.328 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.512 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.593 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.665 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.755 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.052 | 0.063 |   1.563 |    7.818 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.403 | 0.678 |   2.241 |    8.496 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.084 | 0.270 |   2.511 |    8.766 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.764 |    9.019 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.123 | 0.267 |   3.031 |    9.286 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.298 |    9.553 | 
     | UART_RX/U3/U50                | A0 v -> Y v | AO21XLM    | 0.125 | 0.312 |   3.609 |    9.864 | 
     | UART_RX/U3/U55                | A v -> Y ^  | XNOR2X1M   | 0.277 | 0.129 |   3.739 |    9.994 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.211 | 0.193 |   3.932 |   10.187 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.769 | 0.462 |   4.394 |   10.649 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.275 | 0.274 |   4.667 |   10.923 | 
     | UART_RX/U3/U18                | B v -> Y v  | AND2X2M    | 0.055 | 0.224 |   4.892 |   11.147 | 
     | UART_RX/U3/\Edge_Count_reg[2] | D v         | SDFFRQX2M  | 0.055 | 0.000 |   4.892 |   11.147 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.255 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.226 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.190 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.106 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -5.999 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.894 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.790 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.682 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.680 |   -5.575 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.469 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.364 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.001 |   -5.254 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.149 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -4.971 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.817 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.744 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.051 | 0.054 |   1.565 |   -4.690 | 
     | UART_RX/U3/\Edge_Count_reg[2] | CK ^       | SDFFRQX2M  | 0.051 | 0.002 |   1.568 |   -4.688 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[4] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[4] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.568
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.148
- Arrival Time                  4.889
= Slack Time                    6.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |    6.259 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.288 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.324 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.401 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.507 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.611 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.712 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.816 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.925 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    7.030 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    7.110 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.332 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.515 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.596 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.668 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.759 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.052 | 0.063 |   1.563 |    7.822 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.403 | 0.678 |   2.241 |    8.500 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.084 | 0.270 |   2.511 |    8.770 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.764 |    9.023 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.123 | 0.267 |   3.031 |    9.290 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.298 |    9.556 | 
     | UART_RX/U3/U50                | A0 v -> Y v | AO21XLM    | 0.125 | 0.312 |   3.609 |    9.868 | 
     | UART_RX/U3/U55                | A v -> Y ^  | XNOR2X1M   | 0.277 | 0.129 |   3.739 |    9.997 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.211 | 0.193 |   3.932 |   10.191 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.769 | 0.462 |   4.394 |   10.652 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.275 | 0.274 |   4.667 |   10.926 | 
     | UART_RX/U3/U20                | B v -> Y v  | AND2X2M    | 0.052 | 0.222 |   4.889 |   11.148 | 
     | UART_RX/U3/\Edge_Count_reg[4] | D v         | SDFFRQX2M  | 0.052 | 0.000 |   4.889 |   11.148 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.259 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.229 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.194 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.110 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -6.002 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.898 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.793 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.686 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.680 |   -5.578 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.473 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.367 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.001 |   -5.257 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.152 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -4.975 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.820 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.747 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.051 | 0.054 |   1.565 |   -4.693 | 
     | UART_RX/U3/\Edge_Count_reg[4] | CK ^       | SDFFRQX2M  | 0.051 | 0.002 |   1.568 |   -4.691 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[3] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[3] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.568
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.148
- Arrival Time                  4.887
= Slack Time                    6.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |    6.262 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.291 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.327 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.404 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.510 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.613 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.715 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.819 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.928 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    7.033 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    7.113 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.335 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.518 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.599 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.671 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.761 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.052 | 0.063 |   1.563 |    7.824 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.403 | 0.678 |   2.241 |    8.502 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.084 | 0.270 |   2.511 |    8.773 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.764 |    9.025 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.123 | 0.267 |   3.031 |    9.293 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.298 |    9.559 | 
     | UART_RX/U3/U50                | A0 v -> Y v | AO21XLM    | 0.125 | 0.312 |   3.609 |    9.871 | 
     | UART_RX/U3/U55                | A v -> Y ^  | XNOR2X1M   | 0.277 | 0.129 |   3.739 |   10.000 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.211 | 0.193 |   3.932 |   10.194 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.769 | 0.462 |   4.394 |   10.655 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.275 | 0.274 |   4.667 |   10.929 | 
     | UART_RX/U3/U19                | B v -> Y v  | AND2X2M    | 0.050 | 0.219 |   4.887 |   11.148 | 
     | UART_RX/U3/\Edge_Count_reg[3] | D v         | SDFFRQX2M  | 0.050 | 0.000 |   4.887 |   11.148 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.262 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.232 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.197 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.112 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -6.005 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.901 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.796 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.689 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.680 |   -5.581 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.475 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.370 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.001 |   -5.260 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.155 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -4.977 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.823 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.750 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.051 | 0.054 |   1.565 |   -4.696 | 
     | UART_RX/U3/\Edge_Count_reg[3] | CK ^       | SDFFRQX2M  | 0.051 | 0.002 |   1.568 |   -4.694 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[0] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[0] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.567
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.148
- Arrival Time                  4.886
= Slack Time                    6.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |    6.262 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.292 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.327 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.405 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.510 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.614 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.715 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.820 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    6.928 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    7.034 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.045 | 0.079 |   0.851 |    7.113 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.335 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.519 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.600 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.672 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.762 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.052 | 0.063 |   1.563 |    7.825 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.403 | 0.678 |   2.241 |    8.503 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.084 | 0.270 |   2.511 |    8.773 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.764 |    9.026 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.123 | 0.267 |   3.031 |    9.293 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.298 |    9.560 | 
     | UART_RX/U3/U50                | A0 v -> Y v | AO21XLM    | 0.125 | 0.312 |   3.609 |    9.871 | 
     | UART_RX/U3/U55                | A v -> Y ^  | XNOR2X1M   | 0.277 | 0.129 |   3.739 |   10.001 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.211 | 0.193 |   3.932 |   10.194 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.769 | 0.462 |   4.394 |   10.656 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.275 | 0.274 |   4.667 |   10.930 | 
     | UART_RX/U3/U33                | B v -> Y v  | AND2X2M    | 0.050 | 0.218 |   4.886 |   11.148 | 
     | UART_RX/U3/\Edge_Count_reg[0] | D v         | SDFFRQX2M  | 0.050 | 0.000 |   4.886 |   11.148 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.262 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.233 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.197 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.113 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -6.006 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.901 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.797 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.689 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.680 |   -5.582 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.476 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.371 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.001 |   -5.261 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.156 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -4.978 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.824 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.751 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.051 | 0.054 |   1.565 |   -4.697 | 
     | UART_RX/U3/\Edge_Count_reg[0] | CK ^       | SDFFRQX2M  | 0.051 | 0.002 |   1.567 |   -4.695 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin UART_RX/U1/\Samples_reg[2] /CK 
Endpoint:   UART_RX/U1/\Samples_reg[2] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q  (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.566
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.124
- Arrival Time                  4.821
= Slack Time                    6.303
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |             |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                            | scan_clk ^  |             | 0.000 |       |   0.000 |    6.303 | 
     | scan_clk__L1_I0            | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    6.332 | 
     | scan_clk__L2_I0            | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    6.368 | 
     | scan_clk__L3_I0            | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    6.446 | 
     | scan_clk__L4_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    6.551 | 
     | scan_clk__L5_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.655 | 
     | scan_clk__L6_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.756 | 
     | scan_clk__L7_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.860 | 
     | scan_clk__L8_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    6.969 | 
     | scan_clk__L9_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    7.075 | 
     | scan_clk__L10_I0           | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    7.154 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    7.376 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    7.560 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.641 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^  | CLKINVX40M  | 0.068 | 0.072 |   1.410 |    7.713 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.090 |   1.500 |    7.803 | 
     | REF_CLK_M__L5_I3           | A v -> Y ^  | CLKINVX40M  | 0.052 | 0.063 |   1.563 |    7.866 | 
     | RegFile/\memory_reg[2][4]  | CK ^ -> Q v | SDFFRQX2M   | 0.410 | 0.683 |   2.246 |    8.549 | 
     | UART_RX/U1/U13             | A v -> Y ^  | NOR2X1M     | 0.331 | 0.301 |   2.547 |    8.850 | 
     | UART_RX/U1/U15             | A ^ -> Y v  | CLKNAND2X2M | 0.205 | 0.200 |   2.747 |    9.050 | 
     | UART_RX/U1/U18             | B v -> Y ^  | NOR2X1M     | 0.191 | 0.155 |   2.902 |    9.205 | 
     | UART_RX/U1/U19             | B ^ -> Y v  | CLKXOR2X2M  | 0.124 | 0.352 |   3.253 |    9.556 | 
     | UART_RX/U1/U44             | A v -> Y v  | CLKXOR2X2M  | 0.089 | 0.178 |   3.432 |    9.735 | 
     | UART_RX/U1/U42             | A v -> Y ^  | NOR3X1M     | 0.291 | 0.186 |   3.618 |    9.921 | 
     | UART_RX/U1/U41             | D ^ -> Y v  | NAND4X1M    | 0.401 | 0.317 |   3.935 |   10.238 | 
     | UART_RX/U1/U32             | AN v -> Y v | NOR4BX1M    | 0.130 | 0.285 |   4.220 |   10.523 | 
     | UART_RX/U1/U31             | D v -> Y ^  | NAND4X1M    | 0.207 | 0.163 |   4.383 |   10.686 | 
     | UART_RX/U1/U27             | C ^ -> Y v  | NAND4BX1M   | 0.197 | 0.179 |   4.561 |   10.864 | 
     | UART_RX/U1/U21             | A v -> Y ^  | NOR2X1M     | 0.198 | 0.169 |   4.731 |   11.034 | 
     | UART_RX/U1/U20             | S0 ^ -> Y v | MXI2X1M     | 0.159 | 0.090 |   4.821 |   11.124 | 
     | UART_RX/U1/\Samples_reg[2] | D v         | SDFFRQX2M   | 0.159 | 0.000 |   4.821 |   11.124 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.303 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.274 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.238 | 
     | scan_clk__L3_I1            | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.154 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -6.047 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.942 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.837 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.730 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.680 |   -5.623 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.517 | 
     | scan_clk__L10_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.411 | 
     | scan_clk__L11_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.001 |   -5.302 | 
     | scan_clk__L12_I1           | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.197 | 
     | RX_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -5.019 | 
     | RX_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.865 | 
     | RX_CLK_M__L2_I0            | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.791 | 
     | RX_CLK_M__L3_I0            | A v -> Y ^ | CLKINVX32M | 0.050 | 0.053 |   1.565 |   -4.738 | 
     | UART_RX/U1/\Samples_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   1.566 |   -4.736 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin UART_RX/U2/\P_out_reg[4] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[4] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.566
- Setup                         0.447
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.093
- Arrival Time                  4.790
= Slack Time                    6.304
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.304 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    6.333 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    6.369 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    6.446 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    6.552 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.655 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.757 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.861 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    6.970 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    7.075 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    7.155 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    7.377 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    7.560 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.641 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.068 | 0.072 |   1.410 |    7.713 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.090 |   1.500 |    7.803 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.052 | 0.063 |   1.563 |    7.866 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.403 | 0.678 |   2.241 |    8.544 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.091 | 0.282 |   2.523 |    8.826 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.304 | 0.197 |   2.719 |    9.023 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.197 | 0.189 |   2.908 |    9.212 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.153 |   3.061 |    9.365 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.332 |   3.393 |    9.697 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.265 | 0.115 |   3.508 |    9.812 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.190 | 0.167 |   3.675 |    9.979 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.400 | 0.246 |   3.921 |   10.224 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.441 | 0.365 |   4.286 |   10.589 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.374 | 0.335 |   4.621 |   10.925 | 
     | UART_RX/U2/U26            | A0 ^ -> Y v | OAI22X1M    | 0.172 | 0.168 |   4.789 |   11.093 | 
     | UART_RX/U2/\P_out_reg[4]  | D v         | SDFFRX1M    | 0.172 | 0.000 |   4.790 |   11.093 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.304 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.274 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.239 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.154 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -6.047 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.943 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.838 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.731 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.681 |   -5.623 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.517 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.412 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.002 |   -5.302 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.197 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -5.020 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.865 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.792 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.053 |   1.565 |   -4.739 | 
     | UART_RX/U2/\P_out_reg[4] | CK ^       | SDFFRX1M   | 0.050 | 0.001 |   1.566 |   -4.738 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin UART_RX/U2/\P_out_reg[2] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[2] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.565
- Setup                         0.446
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.095
- Arrival Time                  4.782
= Slack Time                    6.313
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.312 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    6.342 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    6.378 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    6.455 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    6.561 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.664 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.766 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.870 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    6.978 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    7.084 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    7.164 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    7.385 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    7.569 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.650 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.068 | 0.072 |   1.410 |    7.722 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.090 |   1.500 |    7.812 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.052 | 0.063 |   1.563 |    7.875 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.403 | 0.678 |   2.241 |    8.553 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.091 | 0.282 |   2.523 |    8.835 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.304 | 0.197 |   2.719 |    9.032 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.197 | 0.189 |   2.908 |    9.221 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.153 |   3.061 |    9.374 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.332 |   3.393 |    9.706 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.265 | 0.115 |   3.508 |    9.821 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.190 | 0.167 |   3.675 |    9.988 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.400 | 0.246 |   3.921 |   10.233 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.441 | 0.365 |   4.286 |   10.598 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.374 | 0.335 |   4.621 |   10.934 | 
     | UART_RX/U2/U24            | A0 ^ -> Y v | OAI22X1M    | 0.164 | 0.161 |   4.782 |   11.095 | 
     | UART_RX/U2/\P_out_reg[2]  | D v         | SDFFRX1M    | 0.164 | 0.000 |   4.782 |   11.095 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.313 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.283 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.247 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.163 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -6.056 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.952 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.847 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.740 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.680 |   -5.632 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.526 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.421 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.001 |   -5.311 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.206 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -5.028 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.874 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.801 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.053 |   1.565 |   -4.748 | 
     | UART_RX/U2/\P_out_reg[2] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   1.565 |   -4.747 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin UART_RX/U2/\P_out_reg[3] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[3] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.565
- Setup                         0.445
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.096
- Arrival Time                  4.779
= Slack Time                    6.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.317 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    6.346 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    6.382 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    6.459 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    6.565 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.668 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.770 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.874 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    6.983 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    7.088 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    7.168 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    7.390 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    7.573 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.654 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.068 | 0.072 |   1.410 |    7.726 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.090 |   1.500 |    7.816 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.052 | 0.063 |   1.563 |    7.879 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.403 | 0.678 |   2.241 |    8.557 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.091 | 0.282 |   2.523 |    8.839 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.304 | 0.197 |   2.719 |    9.036 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.197 | 0.189 |   2.908 |    9.225 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.153 |   3.061 |    9.378 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.332 |   3.393 |    9.710 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.265 | 0.115 |   3.508 |    9.825 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.190 | 0.167 |   3.675 |    9.992 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.400 | 0.246 |   3.921 |   10.237 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.441 | 0.365 |   4.286 |   10.602 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.374 | 0.335 |   4.621 |   10.938 | 
     | UART_RX/U2/U25            | A0 ^ -> Y v | OAI22X1M    | 0.160 | 0.157 |   4.779 |   11.095 | 
     | UART_RX/U2/\P_out_reg[3]  | D v         | SDFFRX1M    | 0.160 | 0.000 |   4.779 |   11.096 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.317 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.287 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.252 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.167 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -6.060 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.956 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.851 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.744 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.680 |   -5.636 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.530 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.425 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.001 |   -5.315 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.210 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -5.033 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.878 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.805 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.053 |   1.565 |   -4.752 | 
     | UART_RX/U2/\P_out_reg[3] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   1.565 |   -4.751 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin UART_RX/U2/\P_out_reg[5] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[5] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.566
- Setup                         0.444
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.096
- Arrival Time                  4.778
= Slack Time                    6.318
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.318 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    6.347 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    6.383 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    6.460 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    6.566 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.670 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.771 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.875 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    6.984 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    7.090 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    7.169 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    7.391 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    7.575 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.655 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.068 | 0.072 |   1.410 |    7.728 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.090 |   1.500 |    7.818 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.052 | 0.063 |   1.563 |    7.881 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.403 | 0.678 |   2.241 |    8.559 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.091 | 0.282 |   2.523 |    8.841 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.304 | 0.197 |   2.719 |    9.037 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.197 | 0.189 |   2.908 |    9.226 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.153 |   3.062 |    9.379 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.332 |   3.393 |    9.711 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.265 | 0.115 |   3.508 |    9.826 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.190 | 0.167 |   3.675 |    9.993 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.400 | 0.246 |   3.921 |   10.239 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.441 | 0.365 |   4.286 |   10.604 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.374 | 0.335 |   4.621 |   10.939 | 
     | UART_RX/U2/U27            | A0 ^ -> Y v | OAI22X1M    | 0.159 | 0.157 |   4.778 |   11.096 | 
     | UART_RX/U2/\P_out_reg[5]  | D v         | SDFFRX1M    | 0.159 | 0.000 |   4.778 |   11.096 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.318 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.289 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.253 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.169 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -6.062 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.957 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.852 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.745 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.680 |   -5.637 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.532 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.426 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.001 |   -5.316 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.212 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -5.034 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.879 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.806 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.053 |   1.565 |   -4.753 | 
     | UART_RX/U2/\P_out_reg[5] | CK ^       | SDFFRX1M   | 0.050 | 0.001 |   1.566 |   -4.752 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin UART_RX/U2/\P_out_reg[6] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[6] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.566
- Setup                         0.442
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.099
- Arrival Time                  4.769
= Slack Time                    6.330
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.330 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    6.359 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    6.395 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    6.473 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    6.578 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.682 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.783 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.887 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    6.996 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    7.102 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    7.181 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    7.403 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    7.587 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.668 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.068 | 0.072 |   1.410 |    7.740 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.090 |   1.500 |    7.830 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.052 | 0.063 |   1.563 |    7.893 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.403 | 0.678 |   2.241 |    8.571 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.091 | 0.282 |   2.523 |    8.853 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.304 | 0.197 |   2.719 |    9.049 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.197 | 0.189 |   2.908 |    9.238 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.153 |   3.061 |    9.391 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.332 |   3.393 |    9.723 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.265 | 0.115 |   3.508 |    9.838 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.190 | 0.167 |   3.675 |   10.005 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.400 | 0.246 |   3.921 |   10.251 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.441 | 0.365 |   4.286 |   10.616 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.374 | 0.335 |   4.621 |   10.951 | 
     | UART_RX/U2/U28            | A0 ^ -> Y v | OAI22X1M    | 0.148 | 0.147 |   4.768 |   11.098 | 
     | UART_RX/U2/\P_out_reg[6]  | D v         | SDFFRX1M    | 0.148 | 0.000 |   4.769 |   11.099 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.330 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.301 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.265 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.181 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -6.074 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.969 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.864 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.757 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.681 |   -5.649 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.544 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.438 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.002 |   -5.328 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.224 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -5.046 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.892 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.818 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.053 |   1.565 |   -4.765 | 
     | UART_RX/U2/\P_out_reg[6] | CK ^       | SDFFRX1M   | 0.050 | 0.001 |   1.566 |   -4.764 | 
     +-----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin UART_RX/U2/\N_reg[1] /CK 
Endpoint:   UART_RX/U2/\N_reg[1] /D      (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.566
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.132
- Arrival Time                  4.798
= Slack Time                    6.335
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.335 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    6.364 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    6.400 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    6.477 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    6.583 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.687 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.788 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.892 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    7.001 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    7.107 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    7.186 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    7.408 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    7.592 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.672 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.068 | 0.072 |   1.410 |    7.745 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.090 |   1.500 |    7.835 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.052 | 0.063 |   1.563 |    7.898 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.403 | 0.678 |   2.241 |    8.576 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.091 | 0.282 |   2.523 |    8.858 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.304 | 0.197 |   2.719 |    9.054 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.197 | 0.189 |   2.908 |    9.243 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.153 |   3.061 |    9.396 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.332 |   3.393 |    9.728 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.265 | 0.115 |   3.508 |    9.843 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.190 | 0.167 |   3.675 |   10.010 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.400 | 0.246 |   3.921 |   10.256 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.441 | 0.365 |   4.286 |   10.621 | 
     | UART_RX/U2/U19            | B v -> Y ^  | NAND2X2M    | 0.192 | 0.211 |   4.497 |   10.832 | 
     | UART_RX/U2/U38            | B0 ^ -> Y ^ | OA21X2M     | 0.134 | 0.203 |   4.700 |   11.035 | 
     | UART_RX/U2/U30            | B0 ^ -> Y v | OAI2BB2X1M  | 0.115 | 0.097 |   4.797 |   11.132 | 
     | UART_RX/U2/\N_reg[1]      | D v         | SDFFRQX2M   | 0.115 | 0.000 |   4.798 |   11.132 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.335 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.306 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.270 | 
     | scan_clk__L3_I1      | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.186 | 
     | scan_clk__L4_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -6.079 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.974 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.869 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.762 | 
     | scan_clk__L8_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.680 |   -5.654 | 
     | scan_clk__L9_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.549 | 
     | scan_clk__L10_I1     | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.443 | 
     | scan_clk__L11_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.001 |   -5.333 | 
     | scan_clk__L12_I1     | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.229 | 
     | RX_CLK_MUX/U1        | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -5.051 | 
     | RX_CLK_M__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.897 | 
     | RX_CLK_M__L2_I0      | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.823 | 
     | RX_CLK_M__L3_I0      | A v -> Y ^ | CLKINVX32M | 0.050 | 0.053 |   1.565 |   -4.770 | 
     | UART_RX/U2/\N_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.001 |   1.566 |   -4.769 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin UART_RX/U2/\P_out_reg[7] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[7] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.566
- Setup                         0.439
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.101
- Arrival Time                  4.765
= Slack Time                    6.336
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.336 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    6.365 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    6.401 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    6.479 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    6.584 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.688 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.789 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.893 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    7.002 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    7.108 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    7.187 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    7.409 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    7.593 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.674 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.068 | 0.072 |   1.410 |    7.746 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.090 |   1.500 |    7.836 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.052 | 0.063 |   1.563 |    7.899 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.403 | 0.678 |   2.241 |    8.577 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.091 | 0.282 |   2.523 |    8.859 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.304 | 0.197 |   2.719 |    9.055 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.197 | 0.189 |   2.908 |    9.244 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.153 |   3.061 |    9.398 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.332 |   3.393 |    9.729 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.265 | 0.115 |   3.508 |    9.844 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.190 | 0.167 |   3.675 |   10.011 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.400 | 0.246 |   3.921 |   10.257 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.441 | 0.365 |   4.286 |   10.622 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.374 | 0.335 |   4.621 |   10.958 | 
     | UART_RX/U2/U34            | B0 ^ -> Y v | OAI2BB2X1M  | 0.133 | 0.144 |   4.765 |   11.101 | 
     | UART_RX/U2/\P_out_reg[7]  | D v         | SDFFRX1M    | 0.133 | 0.000 |   4.765 |   11.101 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.336 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.307 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.271 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.187 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -6.080 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.975 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.870 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.763 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.681 |   -5.656 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.550 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.444 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.002 |   -5.335 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.230 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -5.052 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.898 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.824 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.053 |   1.565 |   -4.771 | 
     | UART_RX/U2/\P_out_reg[7] | CK ^       | SDFFRX1M   | 0.050 | 0.001 |   1.566 |   -4.770 | 
     +-----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin UART_RX/U2/\P_out_reg[1] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[1] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.565
- Setup                         0.440
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.100
- Arrival Time                  4.758
= Slack Time                    6.342
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.342 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.030 | 0.029 |   0.029 |    6.371 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.035 | 0.036 |   0.065 |    6.407 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.048 | 0.078 |   0.143 |    6.485 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.106 |   0.248 |    6.590 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.352 |    6.694 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.453 |    6.795 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.049 | 0.104 |   0.557 |    6.900 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.052 | 0.109 |   0.666 |    7.008 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.046 | 0.106 |   0.772 |    7.114 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.045 | 0.079 |   0.851 |    7.193 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.165 | 0.222 |   1.073 |    7.415 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.115 | 0.184 |   1.257 |    7.599 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.073 | 0.081 |   1.338 |    7.680 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.068 | 0.072 |   1.410 |    7.752 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.090 |   1.500 |    7.842 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.052 | 0.063 |   1.563 |    7.905 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.403 | 0.678 |   2.241 |    8.583 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.091 | 0.282 |   2.523 |    8.865 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.304 | 0.197 |   2.719 |    9.061 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.197 | 0.189 |   2.908 |    9.250 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.153 |   3.061 |    9.404 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.332 |   3.393 |    9.735 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.265 | 0.115 |   3.508 |    9.850 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.190 | 0.167 |   3.675 |   10.017 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.400 | 0.246 |   3.921 |   10.263 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.441 | 0.365 |   4.286 |   10.628 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.374 | 0.335 |   4.621 |   10.964 | 
     | UART_RX/U2/U23            | A0 ^ -> Y v | OAI22X1M    | 0.137 | 0.137 |   4.758 |   11.100 | 
     | UART_RX/U2/\P_out_reg[1]  | D v         | SDFFRX1M    | 0.137 | 0.000 |   4.758 |   11.100 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.342 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.313 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.277 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.057 | 0.084 |   0.149 |   -6.193 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.107 |   0.256 |   -6.086 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.361 |   -5.981 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.466 |   -5.877 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.107 |   0.573 |   -5.769 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.108 |   0.680 |   -5.662 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.786 |   -5.556 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.892 |   -5.451 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.110 |   1.001 |   -5.341 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.047 | 0.105 |   1.106 |   -5.236 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.178 |   1.284 |   -5.058 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.094 | 0.154 |   1.438 |   -4.904 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.067 | 0.073 |   1.512 |   -4.831 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.053 |   1.565 |   -4.777 | 
     | UART_RX/U2/\P_out_reg[1] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   1.565 |   -4.777 | 
     +-----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile/\memory_reg[12][7] /CK 
Endpoint:   RegFile/\memory_reg[12][7] /D          (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.559
- Setup                         0.416
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.117
- Arrival Time                  4.720
= Slack Time                    6.397
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |            | 0.000 |       |   0.000 |    6.397 | 
     | scan_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.426 | 
     | scan_clk__L2_I0                     | A v -> Y ^   | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.462 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^   | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.540 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.645 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.749 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.850 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.954 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    7.063 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    7.169 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^   | BUFX8M     | 0.045 | 0.079 |   0.851 |    7.248 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^   | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.470 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.654 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.735 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^   | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.807 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.897 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^   | CLKINVX40M | 0.053 | 0.059 |   1.559 |    7.956 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.101 | 0.462 |   2.021 |    8.418 | 
     | SYS_Cntroller/U94                   | A v -> Y ^   | INVX2M     | 0.289 | 0.195 |   2.216 |    8.613 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v   | NAND4X2M   | 0.616 | 0.437 |   2.653 |    9.050 | 
     | SYS_Cntroller/U46                   | AN v -> Y v  | NOR2BX2M   | 0.138 | 0.343 |   2.996 |    9.393 | 
     | SYS_Cntroller/U79                   | A v -> Y ^   | NOR2X4M    | 1.028 | 0.623 |   3.619 |   10.016 | 
     | RegFile/U183                        | A ^ -> Y ^   | AND2X2M    | 0.114 | 0.253 |   3.873 |   10.270 | 
     | RegFile/U180                        | A ^ -> Y ^   | AND2X2M    | 0.204 | 0.220 |   4.092 |   10.489 | 
     | RegFile/U153                        | B ^ -> Y v   | NAND2X2M   | 0.398 | 0.288 |   4.380 |   10.777 | 
     | RegFile/U350                        | A1N v -> Y v | OAI2BB2X1M | 0.156 | 0.340 |   4.720 |   11.117 | 
     | RegFile/\memory_reg[12][7]          | D v          | SDFFRQX2M  | 0.156 | 0.000 |   4.720 |   11.117 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.397 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.368 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.332 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.255 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.149 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.045 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -5.944 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -5.840 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -5.731 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -5.625 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -5.546 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -5.324 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.140 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.059 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -4.989 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -4.900 | 
     | REF_CLK_M__L5_I10          | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -4.838 | 
     | RegFile/\memory_reg[12][7] | CK ^       | SDFFRQX2M  | 0.052 | 0.000 |   1.559 |   -4.838 | 
     +-------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile/\memory_reg[12][0] /CK 
Endpoint:   RegFile/\memory_reg[12][0] /D          (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.560
- Setup                         0.416
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.119
- Arrival Time                  4.717
= Slack Time                    6.402
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |            | 0.000 |       |   0.000 |    6.402 | 
     | scan_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.432 | 
     | scan_clk__L2_I0                     | A v -> Y ^   | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.467 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^   | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.545 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.651 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.754 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.856 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.960 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    7.068 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    7.174 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^   | BUFX8M     | 0.045 | 0.079 |   0.851 |    7.253 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^   | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.475 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.659 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.740 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^   | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.812 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.902 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^   | CLKINVX40M | 0.053 | 0.059 |   1.559 |    7.961 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.101 | 0.462 |   2.021 |    8.423 | 
     | SYS_Cntroller/U94                   | A v -> Y ^   | INVX2M     | 0.289 | 0.195 |   2.216 |    8.618 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v   | NAND4X2M   | 0.616 | 0.437 |   2.653 |    9.055 | 
     | SYS_Cntroller/U46                   | AN v -> Y v  | NOR2BX2M   | 0.138 | 0.343 |   2.996 |    9.398 | 
     | SYS_Cntroller/U79                   | A v -> Y ^   | NOR2X4M    | 1.028 | 0.623 |   3.619 |   10.022 | 
     | RegFile/U183                        | A ^ -> Y ^   | AND2X2M    | 0.114 | 0.253 |   3.873 |   10.275 | 
     | RegFile/U180                        | A ^ -> Y ^   | AND2X2M    | 0.204 | 0.220 |   4.092 |   10.495 | 
     | RegFile/U153                        | B ^ -> Y v   | NAND2X2M   | 0.398 | 0.288 |   4.380 |   10.782 | 
     | RegFile/U343                        | A1N v -> Y v | OAI2BB2X1M | 0.156 | 0.337 |   4.717 |   11.119 | 
     | RegFile/\memory_reg[12][0]          | D v          | SDFFRQX2M  | 0.156 | 0.000 |   4.717 |   11.119 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.402 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.373 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.337 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.260 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.154 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.051 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -5.949 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -5.845 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -5.736 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -5.631 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -5.551 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -5.329 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.146 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.065 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -4.995 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -4.905 | 
     | REF_CLK_M__L5_I10          | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -4.844 | 
     | RegFile/\memory_reg[12][0] | CK ^       | SDFFRQX2M  | 0.052 | 0.002 |   1.560 |   -4.842 | 
     +-------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile/\memory_reg[12][4] /CK 
Endpoint:   RegFile/\memory_reg[12][4] /D          (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.416
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.121
- Arrival Time                  4.715
= Slack Time                    6.406
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |            | 0.000 |       |   0.000 |    6.406 | 
     | scan_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.436 | 
     | scan_clk__L2_I0                     | A v -> Y ^   | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.471 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^   | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.549 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.654 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.758 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.859 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.964 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    7.072 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    7.178 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^   | BUFX8M     | 0.045 | 0.079 |   0.851 |    7.257 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^   | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.479 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.663 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.744 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^   | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.816 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.906 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^   | CLKINVX40M | 0.053 | 0.059 |   1.559 |    7.965 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.101 | 0.462 |   2.021 |    8.427 | 
     | SYS_Cntroller/U94                   | A v -> Y ^   | INVX2M     | 0.289 | 0.195 |   2.216 |    8.622 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v   | NAND4X2M   | 0.616 | 0.437 |   2.653 |    9.059 | 
     | SYS_Cntroller/U46                   | AN v -> Y v  | NOR2BX2M   | 0.138 | 0.343 |   2.996 |    9.402 | 
     | SYS_Cntroller/U79                   | A v -> Y ^   | NOR2X4M    | 1.028 | 0.623 |   3.619 |   10.025 | 
     | RegFile/U183                        | A ^ -> Y ^   | AND2X2M    | 0.114 | 0.253 |   3.873 |   10.279 | 
     | RegFile/U180                        | A ^ -> Y ^   | AND2X2M    | 0.204 | 0.220 |   4.092 |   10.499 | 
     | RegFile/U153                        | B ^ -> Y v   | NAND2X2M   | 0.398 | 0.288 |   4.380 |   10.786 | 
     | RegFile/U347                        | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.335 |   4.715 |   11.121 | 
     | RegFile/\memory_reg[12][4]          | D v          | SDFFRQX2M  | 0.154 | 0.000 |   4.715 |   11.121 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.406 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.377 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.341 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.264 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.158 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.054 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -5.953 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -5.849 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -5.740 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -5.634 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -5.555 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -5.333 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.149 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.069 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -4.999 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -4.909 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -4.847 | 
     | RegFile/\memory_reg[12][4] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.562 |   -4.844 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\memory_reg[12][5] /CK 
Endpoint:   RegFile/\memory_reg[12][5] /D          (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.416
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.122
- Arrival Time                  4.713
= Slack Time                    6.409
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |            | 0.000 |       |   0.000 |    6.409 | 
     | scan_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.030 | 0.029 |   0.029 |    6.438 | 
     | scan_clk__L2_I0                     | A v -> Y ^   | CLKINVX24M | 0.035 | 0.036 |   0.065 |    6.474 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^   | BUFX12M    | 0.048 | 0.078 |   0.143 |    6.551 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.106 |   0.248 |    6.657 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.352 |    6.761 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.453 |    6.862 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.049 | 0.104 |   0.557 |    6.966 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.052 | 0.109 |   0.666 |    7.075 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.046 | 0.106 |   0.772 |    7.181 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^   | BUFX8M     | 0.045 | 0.079 |   0.851 |    7.260 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^   | MX2X6M     | 0.165 | 0.222 |   1.073 |    7.482 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX12M | 0.115 | 0.184 |   1.257 |    7.666 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.073 | 0.081 |   1.338 |    7.747 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^   | CLKINVX40M | 0.068 | 0.072 |   1.410 |    7.819 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.090 |   1.500 |    7.909 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^   | CLKINVX40M | 0.053 | 0.059 |   1.559 |    7.968 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.101 | 0.462 |   2.021 |    8.430 | 
     | SYS_Cntroller/U94                   | A v -> Y ^   | INVX2M     | 0.289 | 0.195 |   2.216 |    8.625 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v   | NAND4X2M   | 0.616 | 0.437 |   2.653 |    9.062 | 
     | SYS_Cntroller/U46                   | AN v -> Y v  | NOR2BX2M   | 0.138 | 0.343 |   2.996 |    9.405 | 
     | SYS_Cntroller/U79                   | A v -> Y ^   | NOR2X4M    | 1.028 | 0.623 |   3.619 |   10.028 | 
     | RegFile/U183                        | A ^ -> Y ^   | AND2X2M    | 0.114 | 0.253 |   3.873 |   10.282 | 
     | RegFile/U180                        | A ^ -> Y ^   | AND2X2M    | 0.204 | 0.220 |   4.092 |   10.501 | 
     | RegFile/U153                        | B ^ -> Y v   | NAND2X2M   | 0.398 | 0.288 |   4.380 |   10.789 | 
     | RegFile/U348                        | A1N v -> Y v | OAI2BB2X1M | 0.153 | 0.333 |   4.713 |   11.122 | 
     | RegFile/\memory_reg[12][5]          | D v          | SDFFRQX2M  | 0.153 | 0.000 |   4.713 |   11.122 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.409 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -6.380 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -6.344 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.266 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.161 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.057 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -5.956 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -5.852 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -5.743 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -5.637 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -5.558 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -5.336 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.152 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.071 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.001 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -4.912 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -4.850 | 
     | RegFile/\memory_reg[12][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -4.846 | 
     +-------------------------------------------------------------------------------------------+ 

