/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [12:0] _01_;
  wire [2:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_1z;
  wire [16:0] celloutsig_0_28z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [22:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(celloutsig_1_7z[0] | celloutsig_1_0z);
  assign celloutsig_1_12z = ~((celloutsig_1_6z[0] | celloutsig_1_2z) & celloutsig_1_7z[1]);
  assign celloutsig_0_7z = ~((in_data[44] | celloutsig_0_6z[3]) & celloutsig_0_4z);
  assign celloutsig_0_10z = ~((celloutsig_0_2z[8] | celloutsig_0_6z[3]) & celloutsig_0_6z[0]);
  assign celloutsig_0_16z = ~((celloutsig_0_0z | _00_) & celloutsig_0_11z[9]);
  assign celloutsig_0_3z = celloutsig_0_0z | celloutsig_0_2z[3];
  assign celloutsig_0_31z = celloutsig_0_13z[4] | celloutsig_0_6z[0];
  assign celloutsig_1_17z = celloutsig_1_13z[6:4] + { celloutsig_1_6z[0], celloutsig_1_4z, celloutsig_1_14z };
  assign celloutsig_0_6z = celloutsig_0_2z[5:2] + { in_data[52:51], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_5z[7:4] + celloutsig_0_13z[3:0];
  reg [3:0] _13_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 4'h0;
    else _13_ <= { celloutsig_1_1z[2:0], celloutsig_1_2z };
  assign _01_[6:3] = _13_;
  reg [2:0] _14_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 3'h0;
    else _14_ <= celloutsig_0_6z[2:0];
  assign { _02_[2], _00_, _02_[0] } = _14_;
  assign celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_2z } / { 1'h1, celloutsig_1_9z[10:9], celloutsig_1_8z };
  assign celloutsig_0_5z = { celloutsig_0_2z[10:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z } / { 1'h1, celloutsig_0_2z, celloutsig_0_1z[4:1], in_data[0] };
  assign celloutsig_0_0z = in_data[15:2] == in_data[86:73];
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_16z } <= { celloutsig_1_9z[19:14], celloutsig_1_9z[18:16], celloutsig_1_9z[10:7], celloutsig_1_9z[14], celloutsig_1_9z[14], celloutsig_1_9z[4:0], celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_7z[2:1], celloutsig_1_16z, celloutsig_1_14z } <= celloutsig_1_13z[4:1];
  assign celloutsig_0_8z = { in_data[8:6], celloutsig_0_1z } <= celloutsig_0_5z[9:2];
  assign celloutsig_1_14z = { celloutsig_1_9z[14], celloutsig_1_9z[14], celloutsig_1_9z[4:0], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_0z } || { celloutsig_1_9z[16:14], celloutsig_1_9z[18:16], _01_[6:3] };
  assign celloutsig_1_1z = - { in_data[116:114], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = & { celloutsig_1_1z[4:3], celloutsig_1_0z };
  assign celloutsig_1_4z = & { _01_[6:3], celloutsig_1_1z };
  assign celloutsig_0_4z = & in_data[68:57];
  assign celloutsig_1_8z = celloutsig_1_4z & celloutsig_1_7z[0];
  assign celloutsig_1_0z = ~^ in_data[117:111];
  assign celloutsig_1_6z = { _01_[6], celloutsig_1_4z, celloutsig_1_2z } >> { in_data[141:140], celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_10z[2:0], _01_[6:3], celloutsig_1_8z } >> { celloutsig_1_10z[2:0], celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_2z[10:2], celloutsig_0_1z, celloutsig_0_1z } >> { _02_[2], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_12z = { in_data[83], _02_[2], _00_, _02_[0], celloutsig_0_3z } >> { in_data[24:23], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_32z = { celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_12z } >> celloutsig_0_28z[7:1];
  assign celloutsig_0_1z = in_data[28:24] >> { in_data[54:51], celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_5z[9:4], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_0z } >> celloutsig_0_5z;
  assign celloutsig_1_5z = celloutsig_1_1z[4:1] - { in_data[127:125], celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_1z[3:1] - in_data[114:112];
  assign celloutsig_1_15z = { celloutsig_1_6z[0], celloutsig_1_5z } - celloutsig_1_1z;
  assign celloutsig_0_13z = { celloutsig_0_2z[8:6], celloutsig_0_4z, celloutsig_0_4z } - { celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_2z = { celloutsig_0_1z[3:0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } - in_data[53:43];
  assign { celloutsig_1_9z[18:16], celloutsig_1_9z[21:19], celloutsig_1_9z[4:0], celloutsig_1_9z[10:7], celloutsig_1_9z[14], celloutsig_1_9z[15], celloutsig_1_9z[22] } = ~ { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, _01_[6:3], celloutsig_1_2z, celloutsig_1_0z, in_data[174] };
  assign { _01_[12:7], _01_[2:0] } = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z };
  assign _02_[1] = _00_;
  assign { celloutsig_1_9z[13:11], celloutsig_1_9z[6:5] } = { celloutsig_1_9z[18:16], celloutsig_1_9z[14], celloutsig_1_9z[14] };
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
