
M-PFW-043-00.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013b8c  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002bd0  08013d84  08013d84  00023d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08016954  08016954  00026954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801695c  0801695c  0002695c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08016960  08016960  00026960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000005d4  20020000  08016964  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .dtcmram      00000000  20000000  20000000  000305d4  2**0
                  CONTENTS
  8 .sram2        00000000  2007c000  2007c000  000305d4  2**0
                  CONTENTS
  9 .bss          0000bbfc  200205d8  200205d8  000305d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000400  2002c1d4  2002c1d4  000305d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000305d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000bed05  00000000  00000000  00030604  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000bbaa  00000000  00000000  000ef309  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002920  00000000  00000000  000faeb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002488  00000000  00000000  000fd7d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0001f550  00000000  00000000  000ffc60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000ede6  00000000  00000000  0011f1b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0012df96  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000a844  00000000  00000000  0012e014  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000014d  00000000  00000000  00138858  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	200205d8 	.word	0x200205d8
 8000214:	00000000 	.word	0x00000000
 8000218:	08013d6c 	.word	0x08013d6c

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	200205dc 	.word	0x200205dc
 8000234:	08013d6c 	.word	0x08013d6c

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295
 8000248:	f04f 30ff 	movne.w	r0, #4294967295
 800024c:	f000 b97a 	b.w	8000544 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	468c      	mov	ip, r1
 800026e:	460d      	mov	r5, r1
 8000270:	4604      	mov	r4, r0
 8000272:	9e08      	ldr	r6, [sp, #32]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d151      	bne.n	800031c <__udivmoddi4+0xb4>
 8000278:	428a      	cmp	r2, r1
 800027a:	4617      	mov	r7, r2
 800027c:	d96d      	bls.n	800035a <__udivmoddi4+0xf2>
 800027e:	fab2 fe82 	clz	lr, r2
 8000282:	f1be 0f00 	cmp.w	lr, #0
 8000286:	d00b      	beq.n	80002a0 <__udivmoddi4+0x38>
 8000288:	f1ce 0c20 	rsb	ip, lr, #32
 800028c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000290:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000294:	fa02 f70e 	lsl.w	r7, r2, lr
 8000298:	ea4c 0c05 	orr.w	ip, ip, r5
 800029c:	fa00 f40e 	lsl.w	r4, r0, lr
 80002a0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002a4:	0c25      	lsrs	r5, r4, #16
 80002a6:	fbbc f8fa 	udiv	r8, ip, sl
 80002aa:	fa1f f987 	uxth.w	r9, r7
 80002ae:	fb0a cc18 	mls	ip, sl, r8, ip
 80002b2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002b6:	fb08 f309 	mul.w	r3, r8, r9
 80002ba:	42ab      	cmp	r3, r5
 80002bc:	d90a      	bls.n	80002d4 <__udivmoddi4+0x6c>
 80002be:	19ed      	adds	r5, r5, r7
 80002c0:	f108 32ff 	add.w	r2, r8, #4294967295
 80002c4:	f080 8123 	bcs.w	800050e <__udivmoddi4+0x2a6>
 80002c8:	42ab      	cmp	r3, r5
 80002ca:	f240 8120 	bls.w	800050e <__udivmoddi4+0x2a6>
 80002ce:	f1a8 0802 	sub.w	r8, r8, #2
 80002d2:	443d      	add	r5, r7
 80002d4:	1aed      	subs	r5, r5, r3
 80002d6:	b2a4      	uxth	r4, r4
 80002d8:	fbb5 f0fa 	udiv	r0, r5, sl
 80002dc:	fb0a 5510 	mls	r5, sl, r0, r5
 80002e0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002e4:	fb00 f909 	mul.w	r9, r0, r9
 80002e8:	45a1      	cmp	r9, r4
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x98>
 80002ec:	19e4      	adds	r4, r4, r7
 80002ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80002f2:	f080 810a 	bcs.w	800050a <__udivmoddi4+0x2a2>
 80002f6:	45a1      	cmp	r9, r4
 80002f8:	f240 8107 	bls.w	800050a <__udivmoddi4+0x2a2>
 80002fc:	3802      	subs	r0, #2
 80002fe:	443c      	add	r4, r7
 8000300:	eba4 0409 	sub.w	r4, r4, r9
 8000304:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000308:	2100      	movs	r1, #0
 800030a:	2e00      	cmp	r6, #0
 800030c:	d061      	beq.n	80003d2 <__udivmoddi4+0x16a>
 800030e:	fa24 f40e 	lsr.w	r4, r4, lr
 8000312:	2300      	movs	r3, #0
 8000314:	6034      	str	r4, [r6, #0]
 8000316:	6073      	str	r3, [r6, #4]
 8000318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031c:	428b      	cmp	r3, r1
 800031e:	d907      	bls.n	8000330 <__udivmoddi4+0xc8>
 8000320:	2e00      	cmp	r6, #0
 8000322:	d054      	beq.n	80003ce <__udivmoddi4+0x166>
 8000324:	2100      	movs	r1, #0
 8000326:	e886 0021 	stmia.w	r6, {r0, r5}
 800032a:	4608      	mov	r0, r1
 800032c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000330:	fab3 f183 	clz	r1, r3
 8000334:	2900      	cmp	r1, #0
 8000336:	f040 808e 	bne.w	8000456 <__udivmoddi4+0x1ee>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d302      	bcc.n	8000344 <__udivmoddi4+0xdc>
 800033e:	4282      	cmp	r2, r0
 8000340:	f200 80fa 	bhi.w	8000538 <__udivmoddi4+0x2d0>
 8000344:	1a84      	subs	r4, r0, r2
 8000346:	eb65 0503 	sbc.w	r5, r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	46ac      	mov	ip, r5
 800034e:	2e00      	cmp	r6, #0
 8000350:	d03f      	beq.n	80003d2 <__udivmoddi4+0x16a>
 8000352:	e886 1010 	stmia.w	r6, {r4, ip}
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	b912      	cbnz	r2, 8000362 <__udivmoddi4+0xfa>
 800035c:	2701      	movs	r7, #1
 800035e:	fbb7 f7f2 	udiv	r7, r7, r2
 8000362:	fab7 fe87 	clz	lr, r7
 8000366:	f1be 0f00 	cmp.w	lr, #0
 800036a:	d134      	bne.n	80003d6 <__udivmoddi4+0x16e>
 800036c:	1beb      	subs	r3, r5, r7
 800036e:	0c3a      	lsrs	r2, r7, #16
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	2101      	movs	r1, #1
 8000376:	fbb3 f8f2 	udiv	r8, r3, r2
 800037a:	0c25      	lsrs	r5, r4, #16
 800037c:	fb02 3318 	mls	r3, r2, r8, r3
 8000380:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000384:	fb0c f308 	mul.w	r3, ip, r8
 8000388:	42ab      	cmp	r3, r5
 800038a:	d907      	bls.n	800039c <__udivmoddi4+0x134>
 800038c:	19ed      	adds	r5, r5, r7
 800038e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000392:	d202      	bcs.n	800039a <__udivmoddi4+0x132>
 8000394:	42ab      	cmp	r3, r5
 8000396:	f200 80d1 	bhi.w	800053c <__udivmoddi4+0x2d4>
 800039a:	4680      	mov	r8, r0
 800039c:	1aed      	subs	r5, r5, r3
 800039e:	b2a3      	uxth	r3, r4
 80003a0:	fbb5 f0f2 	udiv	r0, r5, r2
 80003a4:	fb02 5510 	mls	r5, r2, r0, r5
 80003a8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003ac:	fb0c fc00 	mul.w	ip, ip, r0
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x15c>
 80003b4:	19e4      	adds	r4, r4, r7
 80003b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x15a>
 80003bc:	45a4      	cmp	ip, r4
 80003be:	f200 80b8 	bhi.w	8000532 <__udivmoddi4+0x2ca>
 80003c2:	4618      	mov	r0, r3
 80003c4:	eba4 040c 	sub.w	r4, r4, ip
 80003c8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003cc:	e79d      	b.n	800030a <__udivmoddi4+0xa2>
 80003ce:	4631      	mov	r1, r6
 80003d0:	4630      	mov	r0, r6
 80003d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d6:	f1ce 0420 	rsb	r4, lr, #32
 80003da:	fa05 f30e 	lsl.w	r3, r5, lr
 80003de:	fa07 f70e 	lsl.w	r7, r7, lr
 80003e2:	fa20 f804 	lsr.w	r8, r0, r4
 80003e6:	0c3a      	lsrs	r2, r7, #16
 80003e8:	fa25 f404 	lsr.w	r4, r5, r4
 80003ec:	ea48 0803 	orr.w	r8, r8, r3
 80003f0:	fbb4 f1f2 	udiv	r1, r4, r2
 80003f4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003f8:	fb02 4411 	mls	r4, r2, r1, r4
 80003fc:	fa1f fc87 	uxth.w	ip, r7
 8000400:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000404:	fb01 f30c 	mul.w	r3, r1, ip
 8000408:	42ab      	cmp	r3, r5
 800040a:	fa00 f40e 	lsl.w	r4, r0, lr
 800040e:	d909      	bls.n	8000424 <__udivmoddi4+0x1bc>
 8000410:	19ed      	adds	r5, r5, r7
 8000412:	f101 30ff 	add.w	r0, r1, #4294967295
 8000416:	f080 808a 	bcs.w	800052e <__udivmoddi4+0x2c6>
 800041a:	42ab      	cmp	r3, r5
 800041c:	f240 8087 	bls.w	800052e <__udivmoddi4+0x2c6>
 8000420:	3902      	subs	r1, #2
 8000422:	443d      	add	r5, r7
 8000424:	1aeb      	subs	r3, r5, r3
 8000426:	fa1f f588 	uxth.w	r5, r8
 800042a:	fbb3 f0f2 	udiv	r0, r3, r2
 800042e:	fb02 3310 	mls	r3, r2, r0, r3
 8000432:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000436:	fb00 f30c 	mul.w	r3, r0, ip
 800043a:	42ab      	cmp	r3, r5
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x1e6>
 800043e:	19ed      	adds	r5, r5, r7
 8000440:	f100 38ff 	add.w	r8, r0, #4294967295
 8000444:	d26f      	bcs.n	8000526 <__udivmoddi4+0x2be>
 8000446:	42ab      	cmp	r3, r5
 8000448:	d96d      	bls.n	8000526 <__udivmoddi4+0x2be>
 800044a:	3802      	subs	r0, #2
 800044c:	443d      	add	r5, r7
 800044e:	1aeb      	subs	r3, r5, r3
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	e78f      	b.n	8000376 <__udivmoddi4+0x10e>
 8000456:	f1c1 0720 	rsb	r7, r1, #32
 800045a:	fa22 f807 	lsr.w	r8, r2, r7
 800045e:	408b      	lsls	r3, r1
 8000460:	fa05 f401 	lsl.w	r4, r5, r1
 8000464:	ea48 0303 	orr.w	r3, r8, r3
 8000468:	fa20 fe07 	lsr.w	lr, r0, r7
 800046c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000470:	40fd      	lsrs	r5, r7
 8000472:	ea4e 0e04 	orr.w	lr, lr, r4
 8000476:	fbb5 f9fc 	udiv	r9, r5, ip
 800047a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800047e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000482:	fa1f f883 	uxth.w	r8, r3
 8000486:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800048a:	fb09 f408 	mul.w	r4, r9, r8
 800048e:	42ac      	cmp	r4, r5
 8000490:	fa02 f201 	lsl.w	r2, r2, r1
 8000494:	fa00 fa01 	lsl.w	sl, r0, r1
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0x244>
 800049a:	18ed      	adds	r5, r5, r3
 800049c:	f109 30ff 	add.w	r0, r9, #4294967295
 80004a0:	d243      	bcs.n	800052a <__udivmoddi4+0x2c2>
 80004a2:	42ac      	cmp	r4, r5
 80004a4:	d941      	bls.n	800052a <__udivmoddi4+0x2c2>
 80004a6:	f1a9 0902 	sub.w	r9, r9, #2
 80004aa:	441d      	add	r5, r3
 80004ac:	1b2d      	subs	r5, r5, r4
 80004ae:	fa1f fe8e 	uxth.w	lr, lr
 80004b2:	fbb5 f0fc 	udiv	r0, r5, ip
 80004b6:	fb0c 5510 	mls	r5, ip, r0, r5
 80004ba:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004be:	fb00 f808 	mul.w	r8, r0, r8
 80004c2:	45a0      	cmp	r8, r4
 80004c4:	d907      	bls.n	80004d6 <__udivmoddi4+0x26e>
 80004c6:	18e4      	adds	r4, r4, r3
 80004c8:	f100 35ff 	add.w	r5, r0, #4294967295
 80004cc:	d229      	bcs.n	8000522 <__udivmoddi4+0x2ba>
 80004ce:	45a0      	cmp	r8, r4
 80004d0:	d927      	bls.n	8000522 <__udivmoddi4+0x2ba>
 80004d2:	3802      	subs	r0, #2
 80004d4:	441c      	add	r4, r3
 80004d6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004da:	eba4 0408 	sub.w	r4, r4, r8
 80004de:	fba0 8902 	umull	r8, r9, r0, r2
 80004e2:	454c      	cmp	r4, r9
 80004e4:	46c6      	mov	lr, r8
 80004e6:	464d      	mov	r5, r9
 80004e8:	d315      	bcc.n	8000516 <__udivmoddi4+0x2ae>
 80004ea:	d012      	beq.n	8000512 <__udivmoddi4+0x2aa>
 80004ec:	b156      	cbz	r6, 8000504 <__udivmoddi4+0x29c>
 80004ee:	ebba 030e 	subs.w	r3, sl, lr
 80004f2:	eb64 0405 	sbc.w	r4, r4, r5
 80004f6:	fa04 f707 	lsl.w	r7, r4, r7
 80004fa:	40cb      	lsrs	r3, r1
 80004fc:	431f      	orrs	r7, r3
 80004fe:	40cc      	lsrs	r4, r1
 8000500:	6037      	str	r7, [r6, #0]
 8000502:	6074      	str	r4, [r6, #4]
 8000504:	2100      	movs	r1, #0
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	4618      	mov	r0, r3
 800050c:	e6f8      	b.n	8000300 <__udivmoddi4+0x98>
 800050e:	4690      	mov	r8, r2
 8000510:	e6e0      	b.n	80002d4 <__udivmoddi4+0x6c>
 8000512:	45c2      	cmp	sl, r8
 8000514:	d2ea      	bcs.n	80004ec <__udivmoddi4+0x284>
 8000516:	ebb8 0e02 	subs.w	lr, r8, r2
 800051a:	eb69 0503 	sbc.w	r5, r9, r3
 800051e:	3801      	subs	r0, #1
 8000520:	e7e4      	b.n	80004ec <__udivmoddi4+0x284>
 8000522:	4628      	mov	r0, r5
 8000524:	e7d7      	b.n	80004d6 <__udivmoddi4+0x26e>
 8000526:	4640      	mov	r0, r8
 8000528:	e791      	b.n	800044e <__udivmoddi4+0x1e6>
 800052a:	4681      	mov	r9, r0
 800052c:	e7be      	b.n	80004ac <__udivmoddi4+0x244>
 800052e:	4601      	mov	r1, r0
 8000530:	e778      	b.n	8000424 <__udivmoddi4+0x1bc>
 8000532:	3802      	subs	r0, #2
 8000534:	443c      	add	r4, r7
 8000536:	e745      	b.n	80003c4 <__udivmoddi4+0x15c>
 8000538:	4608      	mov	r0, r1
 800053a:	e708      	b.n	800034e <__udivmoddi4+0xe6>
 800053c:	f1a8 0802 	sub.w	r8, r8, #2
 8000540:	443d      	add	r5, r7
 8000542:	e72b      	b.n	800039c <__udivmoddi4+0x134>

08000544 <__aeabi_idiv0>:
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop

08000548 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800054c:	2003      	movs	r0, #3
 800054e:	f000 fe73 	bl	8001238 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000552:	2000      	movs	r0, #0
 8000554:	f000 f806 	bl	8000564 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000558:	f012 fe42 	bl	80131e0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800055c:	2300      	movs	r3, #0
}
 800055e:	4618      	mov	r0, r3
 8000560:	bd80      	pop	{r7, pc}
	...

08000564 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800056c:	4b12      	ldr	r3, [pc, #72]	; (80005b8 <HAL_InitTick+0x54>)
 800056e:	681a      	ldr	r2, [r3, #0]
 8000570:	4b12      	ldr	r3, [pc, #72]	; (80005bc <HAL_InitTick+0x58>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	4619      	mov	r1, r3
 8000576:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800057a:	fbb3 f3f1 	udiv	r3, r3, r1
 800057e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000582:	4618      	mov	r0, r3
 8000584:	f000 fe9b 	bl	80012be <HAL_SYSTICK_Config>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800058e:	2301      	movs	r3, #1
 8000590:	e00e      	b.n	80005b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	2b0f      	cmp	r3, #15
 8000596:	d80a      	bhi.n	80005ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000598:	2200      	movs	r2, #0
 800059a:	6879      	ldr	r1, [r7, #4]
 800059c:	f04f 30ff 	mov.w	r0, #4294967295
 80005a0:	f000 fe55 	bl	800124e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005a4:	4a06      	ldr	r2, [pc, #24]	; (80005c0 <HAL_InitTick+0x5c>)
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005aa:	2300      	movs	r3, #0
 80005ac:	e000      	b.n	80005b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005ae:	2301      	movs	r3, #1
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	200200cc 	.word	0x200200cc
 80005bc:	20020004 	.word	0x20020004
 80005c0:	20020000 	.word	0x20020000

080005c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005c8:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <HAL_IncTick+0x20>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	461a      	mov	r2, r3
 80005ce:	4b06      	ldr	r3, [pc, #24]	; (80005e8 <HAL_IncTick+0x24>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4413      	add	r3, r2
 80005d4:	4a04      	ldr	r2, [pc, #16]	; (80005e8 <HAL_IncTick+0x24>)
 80005d6:	6013      	str	r3, [r2, #0]
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	20020004 	.word	0x20020004
 80005e8:	20020774 	.word	0x20020774

080005ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  return uwTick;
 80005f0:	4b03      	ldr	r3, [pc, #12]	; (8000600 <HAL_GetTick+0x14>)
 80005f2:	681b      	ldr	r3, [r3, #0]
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	20020774 	.word	0x20020774

08000604 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b084      	sub	sp, #16
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800060c:	f7ff ffee 	bl	80005ec <HAL_GetTick>
 8000610:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800061c:	d005      	beq.n	800062a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800061e:	4b09      	ldr	r3, [pc, #36]	; (8000644 <HAL_Delay+0x40>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	461a      	mov	r2, r3
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	4413      	add	r3, r2
 8000628:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800062a:	bf00      	nop
 800062c:	f7ff ffde 	bl	80005ec <HAL_GetTick>
 8000630:	4602      	mov	r2, r0
 8000632:	68bb      	ldr	r3, [r7, #8]
 8000634:	1ad2      	subs	r2, r2, r3
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	429a      	cmp	r2, r3
 800063a:	d3f7      	bcc.n	800062c <HAL_Delay+0x28>
  {
  }
}
 800063c:	bf00      	nop
 800063e:	3710      	adds	r7, #16
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	20020004 	.word	0x20020004

08000648 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000650:	2300      	movs	r3, #0
 8000652:	60fb      	str	r3, [r7, #12]

  /* Check CAN handle */
  if (hcan == NULL)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d101      	bne.n	800065e <HAL_CAN_Init+0x16>
  {
    return HAL_ERROR;
 800065a:	2301      	movs	r3, #1
 800065c:	e0ec      	b.n	8000838 <HAL_CAN_Init+0x1f0>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000664:	b2db      	uxtb	r3, r3
 8000666:	2b00      	cmp	r3, #0
 8000668:	d102      	bne.n	8000670 <HAL_CAN_Init+0x28>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800066a:	6878      	ldr	r0, [r7, #4]
 800066c:	f00c fe1c 	bl	800d2a8 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	687a      	ldr	r2, [r7, #4]
 8000676:	6812      	ldr	r2, [r2, #0]
 8000678:	6812      	ldr	r2, [r2, #0]
 800067a:	f022 0202 	bic.w	r2, r2, #2
 800067e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000680:	f7ff ffb4 	bl	80005ec <HAL_GetTick>
 8000684:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 8000686:	e012      	b.n	80006ae <HAL_CAN_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000688:	f7ff ffb0 	bl	80005ec <HAL_GetTick>
 800068c:	4602      	mov	r2, r0
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	1ad3      	subs	r3, r2, r3
 8000692:	2b0a      	cmp	r3, #10
 8000694:	d90b      	bls.n	80006ae <HAL_CAN_Init+0x66>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800069a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	2205      	movs	r2, #5
 80006a6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80006aa:	2301      	movs	r3, #1
 80006ac:	e0c4      	b.n	8000838 <HAL_CAN_Init+0x1f0>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	685b      	ldr	r3, [r3, #4]
 80006b4:	f003 0302 	and.w	r3, r3, #2
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d1e5      	bne.n	8000688 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	687a      	ldr	r2, [r7, #4]
 80006c2:	6812      	ldr	r2, [r2, #0]
 80006c4:	6812      	ldr	r2, [r2, #0]
 80006c6:	f042 0201 	orr.w	r2, r2, #1
 80006ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80006cc:	f7ff ff8e 	bl	80005ec <HAL_GetTick>
 80006d0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 80006d2:	e012      	b.n	80006fa <HAL_CAN_Init+0xb2>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80006d4:	f7ff ff8a 	bl	80005ec <HAL_GetTick>
 80006d8:	4602      	mov	r2, r0
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	1ad3      	subs	r3, r2, r3
 80006de:	2b0a      	cmp	r3, #10
 80006e0:	d90b      	bls.n	80006fa <HAL_CAN_Init+0xb2>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006e6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2205      	movs	r2, #5
 80006f2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80006f6:	2301      	movs	r3, #1
 80006f8:	e09e      	b.n	8000838 <HAL_CAN_Init+0x1f0>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	685b      	ldr	r3, [r3, #4]
 8000700:	f003 0301 	and.w	r3, r3, #1
 8000704:	2b00      	cmp	r3, #0
 8000706:	d0e5      	beq.n	80006d4 <HAL_CAN_Init+0x8c>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	7e1b      	ldrb	r3, [r3, #24]
 800070c:	2b01      	cmp	r3, #1
 800070e:	d108      	bne.n	8000722 <HAL_CAN_Init+0xda>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	687a      	ldr	r2, [r7, #4]
 8000716:	6812      	ldr	r2, [r2, #0]
 8000718:	6812      	ldr	r2, [r2, #0]
 800071a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800071e:	601a      	str	r2, [r3, #0]
 8000720:	e007      	b.n	8000732 <HAL_CAN_Init+0xea>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	687a      	ldr	r2, [r7, #4]
 8000728:	6812      	ldr	r2, [r2, #0]
 800072a:	6812      	ldr	r2, [r2, #0]
 800072c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000730:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	7e5b      	ldrb	r3, [r3, #25]
 8000736:	2b01      	cmp	r3, #1
 8000738:	d108      	bne.n	800074c <HAL_CAN_Init+0x104>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	687a      	ldr	r2, [r7, #4]
 8000740:	6812      	ldr	r2, [r2, #0]
 8000742:	6812      	ldr	r2, [r2, #0]
 8000744:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	e007      	b.n	800075c <HAL_CAN_Init+0x114>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	687a      	ldr	r2, [r7, #4]
 8000752:	6812      	ldr	r2, [r2, #0]
 8000754:	6812      	ldr	r2, [r2, #0]
 8000756:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800075a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	7e9b      	ldrb	r3, [r3, #26]
 8000760:	2b01      	cmp	r3, #1
 8000762:	d108      	bne.n	8000776 <HAL_CAN_Init+0x12e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	687a      	ldr	r2, [r7, #4]
 800076a:	6812      	ldr	r2, [r2, #0]
 800076c:	6812      	ldr	r2, [r2, #0]
 800076e:	f042 0220 	orr.w	r2, r2, #32
 8000772:	601a      	str	r2, [r3, #0]
 8000774:	e007      	b.n	8000786 <HAL_CAN_Init+0x13e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	687a      	ldr	r2, [r7, #4]
 800077c:	6812      	ldr	r2, [r2, #0]
 800077e:	6812      	ldr	r2, [r2, #0]
 8000780:	f022 0220 	bic.w	r2, r2, #32
 8000784:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	7edb      	ldrb	r3, [r3, #27]
 800078a:	2b01      	cmp	r3, #1
 800078c:	d108      	bne.n	80007a0 <HAL_CAN_Init+0x158>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	687a      	ldr	r2, [r7, #4]
 8000794:	6812      	ldr	r2, [r2, #0]
 8000796:	6812      	ldr	r2, [r2, #0]
 8000798:	f022 0210 	bic.w	r2, r2, #16
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	e007      	b.n	80007b0 <HAL_CAN_Init+0x168>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	687a      	ldr	r2, [r7, #4]
 80007a6:	6812      	ldr	r2, [r2, #0]
 80007a8:	6812      	ldr	r2, [r2, #0]
 80007aa:	f042 0210 	orr.w	r2, r2, #16
 80007ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	7f1b      	ldrb	r3, [r3, #28]
 80007b4:	2b01      	cmp	r3, #1
 80007b6:	d108      	bne.n	80007ca <HAL_CAN_Init+0x182>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	687a      	ldr	r2, [r7, #4]
 80007be:	6812      	ldr	r2, [r2, #0]
 80007c0:	6812      	ldr	r2, [r2, #0]
 80007c2:	f042 0208 	orr.w	r2, r2, #8
 80007c6:	601a      	str	r2, [r3, #0]
 80007c8:	e007      	b.n	80007da <HAL_CAN_Init+0x192>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	687a      	ldr	r2, [r7, #4]
 80007d0:	6812      	ldr	r2, [r2, #0]
 80007d2:	6812      	ldr	r2, [r2, #0]
 80007d4:	f022 0208 	bic.w	r2, r2, #8
 80007d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	7f5b      	ldrb	r3, [r3, #29]
 80007de:	2b01      	cmp	r3, #1
 80007e0:	d108      	bne.n	80007f4 <HAL_CAN_Init+0x1ac>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	687a      	ldr	r2, [r7, #4]
 80007e8:	6812      	ldr	r2, [r2, #0]
 80007ea:	6812      	ldr	r2, [r2, #0]
 80007ec:	f042 0204 	orr.w	r2, r2, #4
 80007f0:	601a      	str	r2, [r3, #0]
 80007f2:	e007      	b.n	8000804 <HAL_CAN_Init+0x1bc>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	687a      	ldr	r2, [r7, #4]
 80007fa:	6812      	ldr	r2, [r2, #0]
 80007fc:	6812      	ldr	r2, [r2, #0]
 80007fe:	f022 0204 	bic.w	r2, r2, #4
 8000802:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	687a      	ldr	r2, [r7, #4]
 800080a:	6891      	ldr	r1, [r2, #8]
 800080c:	687a      	ldr	r2, [r7, #4]
 800080e:	68d2      	ldr	r2, [r2, #12]
 8000810:	4311      	orrs	r1, r2
 8000812:	687a      	ldr	r2, [r7, #4]
 8000814:	6912      	ldr	r2, [r2, #16]
 8000816:	4311      	orrs	r1, r2
 8000818:	687a      	ldr	r2, [r7, #4]
 800081a:	6952      	ldr	r2, [r2, #20]
 800081c:	4311      	orrs	r1, r2
 800081e:	687a      	ldr	r2, [r7, #4]
 8000820:	6852      	ldr	r2, [r2, #4]
 8000822:	3a01      	subs	r2, #1
 8000824:	430a      	orrs	r2, r1
 8000826:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	2200      	movs	r2, #0
 800082c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	2201      	movs	r2, #1
 8000832:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000836:	2300      	movs	r3, #0
}
 8000838:	4618      	mov	r0, r3
 800083a:	3710      	adds	r7, #16
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}

08000840 <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d101      	bne.n	8000852 <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 800084e:	2301      	movs	r3, #1
 8000850:	e015      	b.n	800087e <HAL_CAN_DeInit+0x3e>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  HAL_CAN_Stop(hcan);
 8000852:	6878      	ldr	r0, [r7, #4]
 8000854:	f000 f94c 	bl	8000af0 <HAL_CAN_Stop>

  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 8000858:	6878      	ldr	r0, [r7, #4]
 800085a:	f00c fdb3 	bl	800d3c4 <HAL_CAN_MspDeInit>

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	687a      	ldr	r2, [r7, #4]
 8000864:	6812      	ldr	r2, [r2, #0]
 8000866:	6812      	ldr	r2, [r2, #0]
 8000868:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800086c:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	2200      	movs	r2, #0
 8000872:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	2200      	movs	r2, #0
 8000878:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800087c:	2300      	movs	r3, #0
}
 800087e:	4618      	mov	r0, r3
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
	...

08000888 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000888:	b480      	push	{r7}
 800088a:	b085      	sub	sp, #20
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
 8000890:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos = 0U;
 8000892:	2300      	movs	r3, #0
 8000894:	60bb      	str	r3, [r7, #8]
  CAN_TypeDef *can_ip = hcan->Instance;
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	60fb      	str	r3, [r7, #12]

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d006      	beq.n	80008b6 <HAL_CAN_ConfigFilter+0x2e>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80008ae:	b2db      	uxtb	r3, r3
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80008b0:	2b02      	cmp	r3, #2
 80008b2:	f040 80c5 	bne.w	8000a40 <HAL_CAN_ConfigFilter+0x1b8>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a68      	ldr	r2, [pc, #416]	; (8000a5c <HAL_CAN_ConfigFilter+0x1d4>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d001      	beq.n	80008c4 <HAL_CAN_ConfigFilter+0x3c>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 80008c0:	4b67      	ldr	r3, [pc, #412]	; (8000a60 <HAL_CAN_ConfigFilter+0x1d8>)
 80008c2:	60fb      	str	r3, [r7, #12]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80008ca:	f043 0201 	orr.w	r2, r3, #1
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	4a62      	ldr	r2, [pc, #392]	; (8000a60 <HAL_CAN_ConfigFilter+0x1d8>)
 80008d8:	4293      	cmp	r3, r2
 80008da:	d111      	bne.n	8000900 <HAL_CAN_ConfigFilter+0x78>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80008e2:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008f6:	021b      	lsls	r3, r3, #8
 80008f8:	431a      	orrs	r2, r3
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	695b      	ldr	r3, [r3, #20]
 8000904:	2201      	movs	r2, #1
 8000906:	fa02 f303 	lsl.w	r3, r2, r3
 800090a:	60bb      	str	r3, [r7, #8]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000912:	68bb      	ldr	r3, [r7, #8]
 8000914:	43db      	mvns	r3, r3
 8000916:	401a      	ands	r2, r3
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	69db      	ldr	r3, [r3, #28]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d123      	bne.n	800096e <HAL_CAN_ConfigFilter+0xe6>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	43db      	mvns	r3, r3
 8000930:	401a      	ands	r2, r3
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	68db      	ldr	r3, [r3, #12]
 8000940:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000948:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	3248      	adds	r2, #72	; 0x48
 800094e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000956:	683a      	ldr	r2, [r7, #0]
 8000958:	6892      	ldr	r2, [r2, #8]
 800095a:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800095c:	683a      	ldr	r2, [r7, #0]
 800095e:	6812      	ldr	r2, [r2, #0]
 8000960:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000962:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000964:	68f9      	ldr	r1, [r7, #12]
 8000966:	3348      	adds	r3, #72	; 0x48
 8000968:	00db      	lsls	r3, r3, #3
 800096a:	440b      	add	r3, r1
 800096c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	69db      	ldr	r3, [r3, #28]
 8000972:	2b01      	cmp	r3, #1
 8000974:	d122      	bne.n	80009bc <HAL_CAN_ConfigFilter+0x134>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	431a      	orrs	r2, r3
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000996:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	3248      	adds	r2, #72	; 0x48
 800099c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80009a4:	683a      	ldr	r2, [r7, #0]
 80009a6:	6892      	ldr	r2, [r2, #8]
 80009a8:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80009aa:	683a      	ldr	r2, [r7, #0]
 80009ac:	68d2      	ldr	r2, [r2, #12]
 80009ae:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80009b0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80009b2:	68f9      	ldr	r1, [r7, #12]
 80009b4:	3348      	adds	r3, #72	; 0x48
 80009b6:	00db      	lsls	r3, r3, #3
 80009b8:	440b      	add	r3, r1
 80009ba:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	699b      	ldr	r3, [r3, #24]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d109      	bne.n	80009d8 <HAL_CAN_ConfigFilter+0x150>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	43db      	mvns	r3, r3
 80009ce:	401a      	ands	r2, r3
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80009d6:	e007      	b.n	80009e8 <HAL_CAN_ConfigFilter+0x160>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80009de:	68bb      	ldr	r3, [r7, #8]
 80009e0:	431a      	orrs	r2, r3
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	691b      	ldr	r3, [r3, #16]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d109      	bne.n	8000a04 <HAL_CAN_ConfigFilter+0x17c>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80009f6:	68bb      	ldr	r3, [r7, #8]
 80009f8:	43db      	mvns	r3, r3
 80009fa:	401a      	ands	r2, r3
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8000a02:	e007      	b.n	8000a14 <HAL_CAN_ConfigFilter+0x18c>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	431a      	orrs	r2, r3
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == ENABLE)
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	6a1b      	ldr	r3, [r3, #32]
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d107      	bne.n	8000a2c <HAL_CAN_ConfigFilter+0x1a4>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000a22:	68bb      	ldr	r3, [r7, #8]
 8000a24:	431a      	orrs	r2, r3
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000a32:	f023 0201 	bic.w	r2, r3, #1
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	e006      	b.n	8000a4e <HAL_CAN_ConfigFilter+0x1c6>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a44:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000a4c:	2301      	movs	r3, #1
  }
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3714      	adds	r7, #20
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop
 8000a5c:	40003400 	.word	0x40003400
 8000a60:	40006400 	.word	0x40006400

08000a64 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b084      	sub	sp, #16
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	60fb      	str	r3, [r7, #12]

  if (hcan->State == HAL_CAN_STATE_READY)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d12e      	bne.n	8000ada <HAL_CAN_Start+0x76>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2202      	movs	r2, #2
 8000a80:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	687a      	ldr	r2, [r7, #4]
 8000a8a:	6812      	ldr	r2, [r2, #0]
 8000a8c:	6812      	ldr	r2, [r2, #0]
 8000a8e:	f022 0201 	bic.w	r2, r2, #1
 8000a92:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000a94:	f7ff fdaa 	bl	80005ec <HAL_GetTick>
 8000a98:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 8000a9a:	e012      	b.n	8000ac2 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a9c:	f7ff fda6 	bl	80005ec <HAL_GetTick>
 8000aa0:	4602      	mov	r2, r0
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	2b0a      	cmp	r3, #10
 8000aa8:	d90b      	bls.n	8000ac2 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2205      	movs	r2, #5
 8000aba:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	e012      	b.n	8000ae8 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	f003 0301 	and.w	r3, r3, #1
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d1e5      	bne.n	8000a9c <HAL_CAN_Start+0x38>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	e006      	b.n	8000ae8 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ade:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000ae6:	2301      	movs	r3, #1
  }
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3710      	adds	r7, #16
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000af8:	2300      	movs	r3, #0
 8000afa:	60fb      	str	r3, [r7, #12]

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b02:	b2db      	uxtb	r3, r3
 8000b04:	2b02      	cmp	r3, #2
 8000b06:	d133      	bne.n	8000b70 <HAL_CAN_Stop+0x80>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	687a      	ldr	r2, [r7, #4]
 8000b0e:	6812      	ldr	r2, [r2, #0]
 8000b10:	6812      	ldr	r2, [r2, #0]
 8000b12:	f042 0201 	orr.w	r2, r2, #1
 8000b16:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000b18:	f7ff fd68 	bl	80005ec <HAL_GetTick>
 8000b1c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 8000b1e:	e012      	b.n	8000b46 <HAL_CAN_Stop+0x56>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b20:	f7ff fd64 	bl	80005ec <HAL_GetTick>
 8000b24:	4602      	mov	r2, r0
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	2b0a      	cmp	r3, #10
 8000b2c:	d90b      	bls.n	8000b46 <HAL_CAN_Stop+0x56>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b32:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	2205      	movs	r2, #5
 8000b3e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000b42:	2301      	movs	r3, #1
 8000b44:	e01b      	b.n	8000b7e <HAL_CAN_Stop+0x8e>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	f003 0301 	and.w	r3, r3, #1
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d0e5      	beq.n	8000b20 <HAL_CAN_Stop+0x30>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	687a      	ldr	r2, [r7, #4]
 8000b5a:	6812      	ldr	r2, [r2, #0]
 8000b5c:	6812      	ldr	r2, [r2, #0]
 8000b5e:	f022 0202 	bic.w	r2, r2, #2
 8000b62:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	2201      	movs	r2, #1
 8000b68:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	e006      	b.n	8000b7e <HAL_CAN_Stop+0x8e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b74:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000b7c:	2301      	movs	r3, #1
  }
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	3710      	adds	r7, #16
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}

08000b86 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8000b86:	b480      	push	{r7}
 8000b88:	b083      	sub	sp, #12
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	6078      	str	r0, [r7, #4]
 8000b8e:	6039      	str	r1, [r7, #0]
  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d005      	beq.n	8000ba8 <HAL_CAN_ActivateNotification+0x22>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ba2:	b2db      	uxtb	r3, r3
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8000ba4:	2b02      	cmp	r3, #2
 8000ba6:	d109      	bne.n	8000bbc <HAL_CAN_ActivateNotification+0x36>
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	687a      	ldr	r2, [r7, #4]
 8000bae:	6812      	ldr	r2, [r2, #0]
 8000bb0:	6951      	ldr	r1, [r2, #20]
 8000bb2:	683a      	ldr	r2, [r7, #0]
 8000bb4:	430a      	orrs	r2, r1
 8000bb6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	e006      	b.n	8000bca <HAL_CAN_ActivateNotification+0x44>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bc0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000bc8:	2301      	movs	r3, #1
  }
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr

08000bd6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	b08a      	sub	sp, #40	; 0x28
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000bde:	2300      	movs	r3, #0
 8000be0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	695b      	ldr	r3, [r3, #20]
 8000be8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	689b      	ldr	r3, [r3, #8]
 8000bf8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	691b      	ldr	r3, [r3, #16]
 8000c08:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != RESET)
 8000c12:	6a3b      	ldr	r3, [r7, #32]
 8000c14:	f003 0301 	and.w	r3, r3, #1
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d07c      	beq.n	8000d16 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != RESET)
 8000c1c:	69bb      	ldr	r3, [r7, #24]
 8000c1e:	f003 0301 	and.w	r3, r3, #1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d023      	beq.n	8000c6e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != RESET)
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	f003 0302 	and.w	r3, r3, #2
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d003      	beq.n	8000c40 <HAL_CAN_IRQHandler+0x6a>
      {
        /* Transmission Mailbox 0 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000c38:	6878      	ldr	r0, [r7, #4]
 8000c3a:	f000 f97d 	bl	8000f38 <HAL_CAN_TxMailbox0CompleteCallback>
 8000c3e:	e016      	b.n	8000c6e <HAL_CAN_IRQHandler+0x98>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != RESET)
 8000c40:	69bb      	ldr	r3, [r7, #24]
 8000c42:	f003 0304 	and.w	r3, r3, #4
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d004      	beq.n	8000c54 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c4c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c50:	627b      	str	r3, [r7, #36]	; 0x24
 8000c52:	e00c      	b.n	8000c6e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != RESET)
 8000c54:	69bb      	ldr	r3, [r7, #24]
 8000c56:	f003 0308 	and.w	r3, r3, #8
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d004      	beq.n	8000c68 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c64:	627b      	str	r3, [r7, #36]	; 0x24
 8000c66:	e002      	b.n	8000c6e <HAL_CAN_IRQHandler+0x98>
        }
        else
        {
          /* Transmission Mailbox 0 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000c68:	6878      	ldr	r0, [r7, #4]
 8000c6a:	f000 f983 	bl	8000f74 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != RESET)
 8000c6e:	69bb      	ldr	r3, [r7, #24]
 8000c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d024      	beq.n	8000cc2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c80:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != RESET)
 8000c82:	69bb      	ldr	r3, [r7, #24]
 8000c84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d003      	beq.n	8000c94 <HAL_CAN_IRQHandler+0xbe>
      {
        /* Transmission Mailbox 1 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	f000 f95d 	bl	8000f4c <HAL_CAN_TxMailbox1CompleteCallback>
 8000c92:	e016      	b.n	8000cc2 <HAL_CAN_IRQHandler+0xec>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != RESET)
 8000c94:	69bb      	ldr	r3, [r7, #24]
 8000c96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d004      	beq.n	8000ca8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000ca4:	627b      	str	r3, [r7, #36]	; 0x24
 8000ca6:	e00c      	b.n	8000cc2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != RESET)
 8000ca8:	69bb      	ldr	r3, [r7, #24]
 8000caa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d004      	beq.n	8000cbc <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cb8:	627b      	str	r3, [r7, #36]	; 0x24
 8000cba:	e002      	b.n	8000cc2 <HAL_CAN_IRQHandler+0xec>
        }
        else
        {
          /* Transmission Mailbox 1 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000cbc:	6878      	ldr	r0, [r7, #4]
 8000cbe:	f000 f963 	bl	8000f88 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != RESET)
 8000cc2:	69bb      	ldr	r3, [r7, #24]
 8000cc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d024      	beq.n	8000d16 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000cd4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != RESET)
 8000cd6:	69bb      	ldr	r3, [r7, #24]
 8000cd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d003      	beq.n	8000ce8 <HAL_CAN_IRQHandler+0x112>
      {
        /* Transmission Mailbox 2 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000ce0:	6878      	ldr	r0, [r7, #4]
 8000ce2:	f000 f93d 	bl	8000f60 <HAL_CAN_TxMailbox2CompleteCallback>
 8000ce6:	e016      	b.n	8000d16 <HAL_CAN_IRQHandler+0x140>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != RESET)
 8000ce8:	69bb      	ldr	r3, [r7, #24]
 8000cea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d004      	beq.n	8000cfc <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8000cfa:	e00c      	b.n	8000d16 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != RESET)
 8000cfc:	69bb      	ldr	r3, [r7, #24]
 8000cfe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d004      	beq.n	8000d10 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d0c:	627b      	str	r3, [r7, #36]	; 0x24
 8000d0e:	e002      	b.n	8000d16 <HAL_CAN_IRQHandler+0x140>
        }
        else
        {
          /* Transmission Mailbox 2 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	f000 f943 	bl	8000f9c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != RESET)
 8000d16:	6a3b      	ldr	r3, [r7, #32]
 8000d18:	f003 0308 	and.w	r3, r3, #8
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d00c      	beq.n	8000d3a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != RESET)
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	f003 0310 	and.w	r3, r3, #16
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d007      	beq.n	8000d3a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d2c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d30:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	2210      	movs	r2, #16
 8000d38:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != RESET)
 8000d3a:	6a3b      	ldr	r3, [r7, #32]
 8000d3c:	f003 0304 	and.w	r3, r3, #4
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d00b      	beq.n	8000d5c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != RESET)
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	f003 0308 	and.w	r3, r3, #8
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d006      	beq.n	8000d5c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	2208      	movs	r2, #8
 8000d54:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	f000 f934 	bl	8000fc4 <HAL_CAN_RxFifo0FullCallback>
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != RESET)
 8000d5c:	6a3b      	ldr	r3, [r7, #32]
 8000d5e:	f003 0302 	and.w	r3, r3, #2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d009      	beq.n	8000d7a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != RESET)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	f003 0303 	and.w	r3, r3, #3
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d002      	beq.n	8000d7a <HAL_CAN_IRQHandler+0x1a4>
    {
      /* Receive FIFO 0 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f000 f91b 	bl	8000fb0 <HAL_CAN_RxFifo0MsgPendingCallback>
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != RESET)
 8000d7a:	6a3b      	ldr	r3, [r7, #32]
 8000d7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d00c      	beq.n	8000d9e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != RESET)
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	f003 0310 	and.w	r3, r3, #16
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d007      	beq.n	8000d9e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d90:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d94:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	2210      	movs	r2, #16
 8000d9c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != RESET)
 8000d9e:	6a3b      	ldr	r3, [r7, #32]
 8000da0:	f003 0320 	and.w	r3, r3, #32
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d00b      	beq.n	8000dc0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != RESET)
 8000da8:	693b      	ldr	r3, [r7, #16]
 8000daa:	f003 0308 	and.w	r3, r3, #8
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d006      	beq.n	8000dc0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	2208      	movs	r2, #8
 8000db8:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000dba:	6878      	ldr	r0, [r7, #4]
 8000dbc:	f000 f916 	bl	8000fec <HAL_CAN_RxFifo1FullCallback>
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != RESET)
 8000dc0:	6a3b      	ldr	r3, [r7, #32]
 8000dc2:	f003 0310 	and.w	r3, r3, #16
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d009      	beq.n	8000dde <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != RESET)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	691b      	ldr	r3, [r3, #16]
 8000dd0:	f003 0303 	and.w	r3, r3, #3
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d002      	beq.n	8000dde <HAL_CAN_IRQHandler+0x208>
    {
      /* Receive FIFO 1 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000dd8:	6878      	ldr	r0, [r7, #4]
 8000dda:	f000 f8fd 	bl	8000fd8 <HAL_CAN_RxFifo1MsgPendingCallback>
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != RESET)
 8000dde:	6a3b      	ldr	r3, [r7, #32]
 8000de0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d00b      	beq.n	8000e00 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != RESET)
 8000de8:	69fb      	ldr	r3, [r7, #28]
 8000dea:	f003 0310 	and.w	r3, r3, #16
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d006      	beq.n	8000e00 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	2210      	movs	r2, #16
 8000df8:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8000dfa:	6878      	ldr	r0, [r7, #4]
 8000dfc:	f000 f900 	bl	8001000 <HAL_CAN_SleepCallback>
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != RESET)
 8000e00:	6a3b      	ldr	r3, [r7, #32]
 8000e02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d00b      	beq.n	8000e22 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != RESET)
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	f003 0308 	and.w	r3, r3, #8
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d006      	beq.n	8000e22 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2208      	movs	r2, #8
 8000e1a:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f000 f8f9 	bl	8001014 <HAL_CAN_WakeUpFromRxMsgCallback>
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != RESET)
 8000e22:	6a3b      	ldr	r3, [r7, #32]
 8000e24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d075      	beq.n	8000f18 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != RESET)
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	f003 0304 	and.w	r3, r3, #4
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d06c      	beq.n	8000f10 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != RESET) &&
 8000e36:	6a3b      	ldr	r3, [r7, #32]
 8000e38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d008      	beq.n	8000e52 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != RESET))
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != RESET) &&
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d003      	beq.n	8000e52 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8000e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e4c:	f043 0301 	orr.w	r3, r3, #1
 8000e50:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != RESET) &&
 8000e52:	6a3b      	ldr	r3, [r7, #32]
 8000e54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d008      	beq.n	8000e6e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != RESET))
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != RESET) &&
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d003      	beq.n	8000e6e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8000e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e68:	f043 0302 	orr.w	r3, r3, #2
 8000e6c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != RESET) &&
 8000e6e:	6a3b      	ldr	r3, [r7, #32]
 8000e70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d008      	beq.n	8000e8a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != RESET))
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != RESET) &&
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d003      	beq.n	8000e8a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8000e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e84:	f043 0304 	orr.w	r3, r3, #4
 8000e88:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != RESET) &&
 8000e8a:	6a3b      	ldr	r3, [r7, #32]
 8000e8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d03d      	beq.n	8000f10 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != RESET))
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != RESET) &&
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d038      	beq.n	8000f10 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000ea4:	2b30      	cmp	r3, #48	; 0x30
 8000ea6:	d017      	beq.n	8000ed8 <HAL_CAN_IRQHandler+0x302>
 8000ea8:	2b30      	cmp	r3, #48	; 0x30
 8000eaa:	d804      	bhi.n	8000eb6 <HAL_CAN_IRQHandler+0x2e0>
 8000eac:	2b10      	cmp	r3, #16
 8000eae:	d009      	beq.n	8000ec4 <HAL_CAN_IRQHandler+0x2ee>
 8000eb0:	2b20      	cmp	r3, #32
 8000eb2:	d00c      	beq.n	8000ece <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8000eb4:	e024      	b.n	8000f00 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8000eb6:	2b50      	cmp	r3, #80	; 0x50
 8000eb8:	d018      	beq.n	8000eec <HAL_CAN_IRQHandler+0x316>
 8000eba:	2b60      	cmp	r3, #96	; 0x60
 8000ebc:	d01b      	beq.n	8000ef6 <HAL_CAN_IRQHandler+0x320>
 8000ebe:	2b40      	cmp	r3, #64	; 0x40
 8000ec0:	d00f      	beq.n	8000ee2 <HAL_CAN_IRQHandler+0x30c>
            break;
 8000ec2:	e01d      	b.n	8000f00 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8000ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec6:	f043 0308 	orr.w	r3, r3, #8
 8000eca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000ecc:	e018      	b.n	8000f00 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8000ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed0:	f043 0310 	orr.w	r3, r3, #16
 8000ed4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000ed6:	e013      	b.n	8000f00 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eda:	f043 0320 	orr.w	r3, r3, #32
 8000ede:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000ee0:	e00e      	b.n	8000f00 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8000ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ee8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000eea:	e009      	b.n	8000f00 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8000eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ef2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000ef4:	e004      	b.n	8000f00 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000efc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000efe:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	687a      	ldr	r2, [r7, #4]
 8000f06:	6812      	ldr	r2, [r2, #0]
 8000f08:	6992      	ldr	r2, [r2, #24]
 8000f0a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000f0e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2204      	movs	r2, #4
 8000f16:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d008      	beq.n	8000f30 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f24:	431a      	orrs	r2, r3
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call Error callback function */
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8000f2a:	6878      	ldr	r0, [r7, #4]
 8000f2c:	f000 f87c 	bl	8001028 <HAL_CAN_ErrorCallback>
  }
}
 8000f30:	bf00      	nop
 8000f32:	3728      	adds	r7, #40	; 0x28
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8000f40:	bf00      	nop
 8000f42:	370c      	adds	r7, #12
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr

08000f4c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8000f54:	bf00      	nop
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8000f68:	bf00      	nop
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr

08000f74 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8000f7c:	bf00      	nop
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8000f90:	bf00      	nop
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr

08000fc4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8000fcc:	bf00      	nop
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8000fe0:	bf00      	nop
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8000ff4:	bf00      	nop
 8000ff6:	370c      	adds	r7, #12
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr

08001000 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800101c:	bf00      	nop
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001028:	b480      	push	{r7}
 800102a:	b083      	sub	sp, #12
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001030:	bf00      	nop
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f003 0307 	and.w	r3, r3, #7
 800104a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800104c:	4b0b      	ldr	r3, [pc, #44]	; (800107c <NVIC_SetPriorityGrouping+0x40>)
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001052:	68ba      	ldr	r2, [r7, #8]
 8001054:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001058:	4013      	ands	r3, r2
 800105a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001064:	4b06      	ldr	r3, [pc, #24]	; (8001080 <NVIC_SetPriorityGrouping+0x44>)
 8001066:	4313      	orrs	r3, r2
 8001068:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800106a:	4a04      	ldr	r2, [pc, #16]	; (800107c <NVIC_SetPriorityGrouping+0x40>)
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	60d3      	str	r3, [r2, #12]
}
 8001070:	bf00      	nop
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	e000ed00 	.word	0xe000ed00
 8001080:	05fa0000 	.word	0x05fa0000

08001084 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001088:	4b04      	ldr	r3, [pc, #16]	; (800109c <NVIC_GetPriorityGrouping+0x18>)
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	0a1b      	lsrs	r3, r3, #8
 800108e:	f003 0307 	and.w	r3, r3, #7
}
 8001092:	4618      	mov	r0, r3
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	e000ed00 	.word	0xe000ed00

080010a0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80010aa:	4909      	ldr	r1, [pc, #36]	; (80010d0 <NVIC_EnableIRQ+0x30>)
 80010ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b0:	095b      	lsrs	r3, r3, #5
 80010b2:	79fa      	ldrb	r2, [r7, #7]
 80010b4:	f002 021f 	and.w	r2, r2, #31
 80010b8:	2001      	movs	r0, #1
 80010ba:	fa00 f202 	lsl.w	r2, r0, r2
 80010be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80010c2:	bf00      	nop
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	e000e100 	.word	0xe000e100

080010d4 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80010de:	4909      	ldr	r1, [pc, #36]	; (8001104 <NVIC_DisableIRQ+0x30>)
 80010e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e4:	095b      	lsrs	r3, r3, #5
 80010e6:	79fa      	ldrb	r2, [r7, #7]
 80010e8:	f002 021f 	and.w	r2, r2, #31
 80010ec:	2001      	movs	r0, #1
 80010ee:	fa00 f202 	lsl.w	r2, r0, r2
 80010f2:	3320      	adds	r3, #32
 80010f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80010f8:	bf00      	nop
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr
 8001104:	e000e100 	.word	0xe000e100

08001108 <NVIC_ClearPendingIRQ>:
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001112:	4909      	ldr	r1, [pc, #36]	; (8001138 <NVIC_ClearPendingIRQ+0x30>)
 8001114:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001118:	095b      	lsrs	r3, r3, #5
 800111a:	79fa      	ldrb	r2, [r7, #7]
 800111c:	f002 021f 	and.w	r2, r2, #31
 8001120:	2001      	movs	r0, #1
 8001122:	fa00 f202 	lsl.w	r2, r0, r2
 8001126:	3360      	adds	r3, #96	; 0x60
 8001128:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	e000e100 	.word	0xe000e100

0800113c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	6039      	str	r1, [r7, #0]
 8001146:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114c:	2b00      	cmp	r3, #0
 800114e:	da0b      	bge.n	8001168 <NVIC_SetPriority+0x2c>
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001150:	490d      	ldr	r1, [pc, #52]	; (8001188 <NVIC_SetPriority+0x4c>)
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	f003 030f 	and.w	r3, r3, #15
 8001158:	3b04      	subs	r3, #4
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	b2d2      	uxtb	r2, r2
 800115e:	0112      	lsls	r2, r2, #4
 8001160:	b2d2      	uxtb	r2, r2
 8001162:	440b      	add	r3, r1
 8001164:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001166:	e009      	b.n	800117c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001168:	4908      	ldr	r1, [pc, #32]	; (800118c <NVIC_SetPriority+0x50>)
 800116a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116e:	683a      	ldr	r2, [r7, #0]
 8001170:	b2d2      	uxtb	r2, r2
 8001172:	0112      	lsls	r2, r2, #4
 8001174:	b2d2      	uxtb	r2, r2
 8001176:	440b      	add	r3, r1
 8001178:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	e000ed00 	.word	0xe000ed00
 800118c:	e000e100 	.word	0xe000e100

08001190 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001190:	b480      	push	{r7}
 8001192:	b089      	sub	sp, #36	; 0x24
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	f003 0307 	and.w	r3, r3, #7
 80011a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	f1c3 0307 	rsb	r3, r3, #7
 80011aa:	2b04      	cmp	r3, #4
 80011ac:	bf28      	it	cs
 80011ae:	2304      	movcs	r3, #4
 80011b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	3304      	adds	r3, #4
 80011b6:	2b06      	cmp	r3, #6
 80011b8:	d902      	bls.n	80011c0 <NVIC_EncodePriority+0x30>
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	3b03      	subs	r3, #3
 80011be:	e000      	b.n	80011c2 <NVIC_EncodePriority+0x32>
 80011c0:	2300      	movs	r3, #0
 80011c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011c4:	2201      	movs	r2, #1
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	fa02 f303 	lsl.w	r3, r2, r3
 80011cc:	1e5a      	subs	r2, r3, #1
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	401a      	ands	r2, r3
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011d6:	2101      	movs	r1, #1
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	fa01 f303 	lsl.w	r3, r1, r3
 80011de:	1e59      	subs	r1, r3, #1
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e4:	4313      	orrs	r3, r2
         );
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3724      	adds	r7, #36	; 0x24
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
	...

080011f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	3b01      	subs	r3, #1
 8001200:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001204:	d301      	bcc.n	800120a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001206:	2301      	movs	r3, #1
 8001208:	e00f      	b.n	800122a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800120a:	4a0a      	ldr	r2, [pc, #40]	; (8001234 <SysTick_Config+0x40>)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	3b01      	subs	r3, #1
 8001210:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001212:	210f      	movs	r1, #15
 8001214:	f04f 30ff 	mov.w	r0, #4294967295
 8001218:	f7ff ff90 	bl	800113c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800121c:	4b05      	ldr	r3, [pc, #20]	; (8001234 <SysTick_Config+0x40>)
 800121e:	2200      	movs	r2, #0
 8001220:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001222:	4b04      	ldr	r3, [pc, #16]	; (8001234 <SysTick_Config+0x40>)
 8001224:	2207      	movs	r2, #7
 8001226:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001228:	2300      	movs	r3, #0
}
 800122a:	4618      	mov	r0, r3
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	e000e010 	.word	0xe000e010

08001238 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7ff fefb 	bl	800103c <NVIC_SetPriorityGrouping>
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800124e:	b580      	push	{r7, lr}
 8001250:	b086      	sub	sp, #24
 8001252:	af00      	add	r7, sp, #0
 8001254:	4603      	mov	r3, r0
 8001256:	60b9      	str	r1, [r7, #8]
 8001258:	607a      	str	r2, [r7, #4]
 800125a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001260:	f7ff ff10 	bl	8001084 <NVIC_GetPriorityGrouping>
 8001264:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	68b9      	ldr	r1, [r7, #8]
 800126a:	6978      	ldr	r0, [r7, #20]
 800126c:	f7ff ff90 	bl	8001190 <NVIC_EncodePriority>
 8001270:	4602      	mov	r2, r0
 8001272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001276:	4611      	mov	r1, r2
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff ff5f 	bl	800113c <NVIC_SetPriority>
}
 800127e:	bf00      	nop
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	b082      	sub	sp, #8
 800128a:	af00      	add	r7, sp, #0
 800128c:	4603      	mov	r3, r0
 800128e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff ff03 	bl	80010a0 <NVIC_EnableIRQ>
}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b082      	sub	sp, #8
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	4603      	mov	r3, r0
 80012aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80012ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff ff0f 	bl	80010d4 <NVIC_DisableIRQ>
}
 80012b6:	bf00      	nop
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}

080012be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b082      	sub	sp, #8
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff ff94 	bl	80011f4 <SysTick_Config>
 80012cc:	4603      	mov	r3, r0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b082      	sub	sp, #8
 80012da:	af00      	add	r7, sp, #0
 80012dc:	4603      	mov	r3, r0
 80012de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80012e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff ff0f 	bl	8001108 <NVIC_ClearPendingIRQ>
}
 80012ea:	bf00      	nop
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2b04      	cmp	r3, #4
 8001300:	d106      	bne.n	8001310 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001302:	4a09      	ldr	r2, [pc, #36]	; (8001328 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001304:	4b08      	ldr	r3, [pc, #32]	; (8001328 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f043 0304 	orr.w	r3, r3, #4
 800130c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800130e:	e005      	b.n	800131c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001310:	4a05      	ldr	r2, [pc, #20]	; (8001328 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001312:	4b05      	ldr	r3, [pc, #20]	; (8001328 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f023 0304 	bic.w	r3, r3, #4
 800131a:	6013      	str	r3, [r2, #0]
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr
 8001328:	e000e010 	.word	0xe000e010

0800132c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001330:	f000 f802 	bl	8001338 <HAL_SYSTICK_Callback>
}
 8001334:	bf00      	nop
 8001336:	bd80      	pop	{r7, pc}

08001338 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800133c:	bf00      	nop
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
	...

08001348 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001354:	f7ff f94a 	bl	80005ec <HAL_GetTick>
 8001358:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d101      	bne.n	8001364 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e099      	b.n	8001498 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2200      	movs	r2, #0
 8001368:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2202      	movs	r2, #2
 8001370:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	687a      	ldr	r2, [r7, #4]
 800137a:	6812      	ldr	r2, [r2, #0]
 800137c:	6812      	ldr	r2, [r2, #0]
 800137e:	f022 0201 	bic.w	r2, r2, #1
 8001382:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001384:	e00f      	b.n	80013a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001386:	f7ff f931 	bl	80005ec <HAL_GetTick>
 800138a:	4602      	mov	r2, r0
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	2b05      	cmp	r3, #5
 8001392:	d908      	bls.n	80013a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2220      	movs	r2, #32
 8001398:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2203      	movs	r2, #3
 800139e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e078      	b.n	8001498 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 0301 	and.w	r3, r3, #1
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1e8      	bne.n	8001386 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80013bc:	697a      	ldr	r2, [r7, #20]
 80013be:	4b38      	ldr	r3, [pc, #224]	; (80014a0 <HAL_DMA_Init+0x158>)
 80013c0:	4013      	ands	r3, r2
 80013c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685a      	ldr	r2, [r3, #4]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80013d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	691b      	ldr	r3, [r3, #16]
 80013d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6a1b      	ldr	r3, [r3, #32]
 80013f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80013f2:	697a      	ldr	r2, [r7, #20]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013fc:	2b04      	cmp	r3, #4
 80013fe:	d107      	bne.n	8001410 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001408:	4313      	orrs	r3, r2
 800140a:	697a      	ldr	r2, [r7, #20]
 800140c:	4313      	orrs	r3, r2
 800140e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	697a      	ldr	r2, [r7, #20]
 8001416:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	695b      	ldr	r3, [r3, #20]
 800141e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	f023 0307 	bic.w	r3, r3, #7
 8001426:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800142c:	697a      	ldr	r2, [r7, #20]
 800142e:	4313      	orrs	r3, r2
 8001430:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001436:	2b04      	cmp	r3, #4
 8001438:	d117      	bne.n	800146a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800143e:	697a      	ldr	r2, [r7, #20]
 8001440:	4313      	orrs	r3, r2
 8001442:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001448:	2b00      	cmp	r3, #0
 800144a:	d00e      	beq.n	800146a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f000 fb67 	bl	8001b20 <DMA_CheckFifoParam>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d008      	beq.n	800146a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2240      	movs	r2, #64	; 0x40
 800145c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2201      	movs	r2, #1
 8001462:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001466:	2301      	movs	r3, #1
 8001468:	e016      	b.n	8001498 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	697a      	ldr	r2, [r7, #20]
 8001470:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f000 fb1e 	bl	8001ab4 <DMA_CalcBaseAndBitshift>
 8001478:	4603      	mov	r3, r0
 800147a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001480:	223f      	movs	r2, #63	; 0x3f
 8001482:	409a      	lsls	r2, r3
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2200      	movs	r2, #0
 800148c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2201      	movs	r2, #1
 8001492:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001496:	2300      	movs	r3, #0
}
 8001498:	4618      	mov	r0, r3
 800149a:	3718      	adds	r7, #24
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	e010803f 	.word	0xe010803f

080014a4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d101      	bne.n	80014b6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e050      	b.n	8001558 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	2b02      	cmp	r3, #2
 80014c0:	d101      	bne.n	80014c6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80014c2:	2302      	movs	r3, #2
 80014c4:	e048      	b.n	8001558 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	6812      	ldr	r2, [r2, #0]
 80014ce:	6812      	ldr	r2, [r2, #0]
 80014d0:	f022 0201 	bic.w	r2, r2, #1
 80014d4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2200      	movs	r2, #0
 80014e4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2200      	movs	r2, #0
 80014f4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	2200      	movs	r2, #0
 80014fc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2221      	movs	r2, #33	; 0x21
 8001504:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f000 fad4 	bl	8001ab4 <DMA_CalcBaseAndBitshift>
 800150c:	4603      	mov	r3, r0
 800150e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001514:	223f      	movs	r2, #63	; 0x3f
 8001516:	409a      	lsls	r2, r3
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2200      	movs	r2, #0
 8001520:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2200      	movs	r2, #0
 8001526:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2200      	movs	r2, #0
 800152c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2200      	movs	r2, #0
 8001532:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2200      	movs	r2, #0
 8001538:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2200      	movs	r2, #0
 800153e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2200      	movs	r2, #0
 8001544:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2200      	movs	r2, #0
 800154a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2200      	movs	r2, #0
 8001552:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001556:	2300      	movs	r3, #0
}
 8001558:	4618      	mov	r0, r3
 800155a:	3710      	adds	r7, #16
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]
 800156c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800156e:	2300      	movs	r3, #0
 8001570:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001576:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800157e:	2b01      	cmp	r3, #1
 8001580:	d101      	bne.n	8001586 <HAL_DMA_Start_IT+0x26>
 8001582:	2302      	movs	r3, #2
 8001584:	e048      	b.n	8001618 <HAL_DMA_Start_IT+0xb8>
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	2201      	movs	r2, #1
 800158a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001594:	b2db      	uxtb	r3, r3
 8001596:	2b01      	cmp	r3, #1
 8001598:	d137      	bne.n	800160a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	2202      	movs	r2, #2
 800159e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2200      	movs	r2, #0
 80015a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	68b9      	ldr	r1, [r7, #8]
 80015ae:	68f8      	ldr	r0, [r7, #12]
 80015b0:	f000 fa52 	bl	8001a58 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015b8:	223f      	movs	r2, #63	; 0x3f
 80015ba:	409a      	lsls	r2, r3
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	68fa      	ldr	r2, [r7, #12]
 80015c6:	6812      	ldr	r2, [r2, #0]
 80015c8:	6812      	ldr	r2, [r2, #0]
 80015ca:	f042 0216 	orr.w	r2, r2, #22
 80015ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	68fa      	ldr	r2, [r7, #12]
 80015d6:	6812      	ldr	r2, [r2, #0]
 80015d8:	6952      	ldr	r2, [r2, #20]
 80015da:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80015de:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d007      	beq.n	80015f8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	68fa      	ldr	r2, [r7, #12]
 80015ee:	6812      	ldr	r2, [r2, #0]
 80015f0:	6812      	ldr	r2, [r2, #0]
 80015f2:	f042 0208 	orr.w	r2, r2, #8
 80015f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	68fa      	ldr	r2, [r7, #12]
 80015fe:	6812      	ldr	r2, [r2, #0]
 8001600:	6812      	ldr	r2, [r2, #0]
 8001602:	f042 0201 	orr.w	r2, r2, #1
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	e005      	b.n	8001616 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	2200      	movs	r2, #0
 800160e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001612:	2302      	movs	r3, #2
 8001614:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001616:	7dfb      	ldrb	r3, [r7, #23]
}
 8001618:	4618      	mov	r0, r3
 800161a:	3718      	adds	r7, #24
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800162c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800162e:	f7fe ffdd 	bl	80005ec <HAL_GetTick>
 8001632:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800163a:	b2db      	uxtb	r3, r3
 800163c:	2b02      	cmp	r3, #2
 800163e:	d008      	beq.n	8001652 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2280      	movs	r2, #128	; 0x80
 8001644:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	e052      	b.n	80016f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	6812      	ldr	r2, [r2, #0]
 800165a:	6812      	ldr	r2, [r2, #0]
 800165c:	f022 0216 	bic.w	r2, r2, #22
 8001660:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	6812      	ldr	r2, [r2, #0]
 800166a:	6952      	ldr	r2, [r2, #20]
 800166c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001670:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001676:	2b00      	cmp	r3, #0
 8001678:	d103      	bne.n	8001682 <HAL_DMA_Abort+0x62>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800167e:	2b00      	cmp	r3, #0
 8001680:	d007      	beq.n	8001692 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	6812      	ldr	r2, [r2, #0]
 800168a:	6812      	ldr	r2, [r2, #0]
 800168c:	f022 0208 	bic.w	r2, r2, #8
 8001690:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	6812      	ldr	r2, [r2, #0]
 800169a:	6812      	ldr	r2, [r2, #0]
 800169c:	f022 0201 	bic.w	r2, r2, #1
 80016a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016a2:	e013      	b.n	80016cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80016a4:	f7fe ffa2 	bl	80005ec <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b05      	cmp	r3, #5
 80016b0:	d90c      	bls.n	80016cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2220      	movs	r2, #32
 80016b6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2203      	movs	r2, #3
 80016c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80016c8:	2303      	movs	r3, #3
 80016ca:	e015      	b.n	80016f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d1e4      	bne.n	80016a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016de:	223f      	movs	r2, #63	; 0x3f
 80016e0:	409a      	lsls	r2, r3
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2201      	movs	r2, #1
 80016f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80016f6:	2300      	movs	r3, #0
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3710      	adds	r7, #16
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}

08001700 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800170e:	b2db      	uxtb	r3, r3
 8001710:	2b02      	cmp	r3, #2
 8001712:	d004      	beq.n	800171e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2280      	movs	r2, #128	; 0x80
 8001718:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e00c      	b.n	8001738 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2205      	movs	r2, #5
 8001722:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	6812      	ldr	r2, [r2, #0]
 800172e:	6812      	ldr	r2, [r2, #0]
 8001730:	f022 0201 	bic.w	r2, r2, #1
 8001734:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001736:	2300      	movs	r3, #0
}
 8001738:	4618      	mov	r0, r3
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b086      	sub	sp, #24
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800174c:	2300      	movs	r3, #0
 800174e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001750:	4b92      	ldr	r3, [pc, #584]	; (800199c <HAL_DMA_IRQHandler+0x258>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a92      	ldr	r2, [pc, #584]	; (80019a0 <HAL_DMA_IRQHandler+0x25c>)
 8001756:	fba2 2303 	umull	r2, r3, r2, r3
 800175a:	0a9b      	lsrs	r3, r3, #10
 800175c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001762:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800176e:	2208      	movs	r2, #8
 8001770:	409a      	lsls	r2, r3
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	4013      	ands	r3, r2
 8001776:	2b00      	cmp	r3, #0
 8001778:	d01a      	beq.n	80017b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0304 	and.w	r3, r3, #4
 8001784:	2b00      	cmp	r3, #0
 8001786:	d013      	beq.n	80017b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	6812      	ldr	r2, [r2, #0]
 8001790:	6812      	ldr	r2, [r2, #0]
 8001792:	f022 0204 	bic.w	r2, r2, #4
 8001796:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800179c:	2208      	movs	r2, #8
 800179e:	409a      	lsls	r2, r3
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017a8:	f043 0201 	orr.w	r2, r3, #1
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017b4:	2201      	movs	r2, #1
 80017b6:	409a      	lsls	r2, r3
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	4013      	ands	r3, r2
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d012      	beq.n	80017e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	695b      	ldr	r3, [r3, #20]
 80017c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d00b      	beq.n	80017e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017d2:	2201      	movs	r2, #1
 80017d4:	409a      	lsls	r2, r3
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017de:	f043 0202 	orr.w	r2, r3, #2
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017ea:	2204      	movs	r2, #4
 80017ec:	409a      	lsls	r2, r3
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	4013      	ands	r3, r2
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d012      	beq.n	800181c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0302 	and.w	r3, r3, #2
 8001800:	2b00      	cmp	r3, #0
 8001802:	d00b      	beq.n	800181c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001808:	2204      	movs	r2, #4
 800180a:	409a      	lsls	r2, r3
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001814:	f043 0204 	orr.w	r2, r3, #4
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001820:	2210      	movs	r2, #16
 8001822:	409a      	lsls	r2, r3
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	4013      	ands	r3, r2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d043      	beq.n	80018b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0308 	and.w	r3, r3, #8
 8001836:	2b00      	cmp	r3, #0
 8001838:	d03c      	beq.n	80018b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800183e:	2210      	movs	r2, #16
 8001840:	409a      	lsls	r2, r3
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d018      	beq.n	8001886 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d108      	bne.n	8001874 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001866:	2b00      	cmp	r3, #0
 8001868:	d024      	beq.n	80018b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	4798      	blx	r3
 8001872:	e01f      	b.n	80018b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001878:	2b00      	cmp	r3, #0
 800187a:	d01b      	beq.n	80018b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	4798      	blx	r3
 8001884:	e016      	b.n	80018b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001890:	2b00      	cmp	r3, #0
 8001892:	d107      	bne.n	80018a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	6812      	ldr	r2, [r2, #0]
 800189c:	6812      	ldr	r2, [r2, #0]
 800189e:	f022 0208 	bic.w	r2, r2, #8
 80018a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d003      	beq.n	80018b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018b8:	2220      	movs	r2, #32
 80018ba:	409a      	lsls	r2, r3
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	4013      	ands	r3, r2
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	f000 808e 	beq.w	80019e2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0310 	and.w	r3, r3, #16
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	f000 8086 	beq.w	80019e2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018da:	2220      	movs	r2, #32
 80018dc:	409a      	lsls	r2, r3
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	2b05      	cmp	r3, #5
 80018ec:	d136      	bne.n	800195c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	6812      	ldr	r2, [r2, #0]
 80018f6:	6812      	ldr	r2, [r2, #0]
 80018f8:	f022 0216 	bic.w	r2, r2, #22
 80018fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	6812      	ldr	r2, [r2, #0]
 8001906:	6952      	ldr	r2, [r2, #20]
 8001908:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800190c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001912:	2b00      	cmp	r3, #0
 8001914:	d103      	bne.n	800191e <HAL_DMA_IRQHandler+0x1da>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800191a:	2b00      	cmp	r3, #0
 800191c:	d007      	beq.n	800192e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	6812      	ldr	r2, [r2, #0]
 8001926:	6812      	ldr	r2, [r2, #0]
 8001928:	f022 0208 	bic.w	r2, r2, #8
 800192c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001932:	223f      	movs	r2, #63	; 0x3f
 8001934:	409a      	lsls	r2, r3
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2201      	movs	r2, #1
 8001946:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800194e:	2b00      	cmp	r3, #0
 8001950:	d07d      	beq.n	8001a4e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	4798      	blx	r3
        }
        return;
 800195a:	e078      	b.n	8001a4e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d01c      	beq.n	80019a4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001974:	2b00      	cmp	r3, #0
 8001976:	d108      	bne.n	800198a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197c:	2b00      	cmp	r3, #0
 800197e:	d030      	beq.n	80019e2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	4798      	blx	r3
 8001988:	e02b      	b.n	80019e2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800198e:	2b00      	cmp	r3, #0
 8001990:	d027      	beq.n	80019e2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	4798      	blx	r3
 800199a:	e022      	b.n	80019e2 <HAL_DMA_IRQHandler+0x29e>
 800199c:	200200cc 	.word	0x200200cc
 80019a0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d10f      	bne.n	80019d2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	687a      	ldr	r2, [r7, #4]
 80019b8:	6812      	ldr	r2, [r2, #0]
 80019ba:	6812      	ldr	r2, [r2, #0]
 80019bc:	f022 0210 	bic.w	r2, r2, #16
 80019c0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2200      	movs	r2, #0
 80019c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2201      	movs	r2, #1
 80019ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d003      	beq.n	80019e2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d032      	beq.n	8001a50 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d022      	beq.n	8001a3c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2205      	movs	r2, #5
 80019fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	6812      	ldr	r2, [r2, #0]
 8001a06:	6812      	ldr	r2, [r2, #0]
 8001a08:	f022 0201 	bic.w	r2, r2, #1
 8001a0c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	3301      	adds	r3, #1
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	697a      	ldr	r2, [r7, #20]
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d807      	bhi.n	8001a2a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d1f2      	bne.n	8001a0e <HAL_DMA_IRQHandler+0x2ca>
 8001a28:	e000      	b.n	8001a2c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001a2a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2201      	movs	r2, #1
 8001a38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d005      	beq.n	8001a50 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	4798      	blx	r3
 8001a4c:	e000      	b.n	8001a50 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001a4e:	bf00      	nop
    }
  }
}
 8001a50:	3718      	adds	r7, #24
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop

08001a58 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b085      	sub	sp, #20
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	60f8      	str	r0, [r7, #12]
 8001a60:	60b9      	str	r1, [r7, #8]
 8001a62:	607a      	str	r2, [r7, #4]
 8001a64:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	68fa      	ldr	r2, [r7, #12]
 8001a6c:	6812      	ldr	r2, [r2, #0]
 8001a6e:	6812      	ldr	r2, [r2, #0]
 8001a70:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a74:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	683a      	ldr	r2, [r7, #0]
 8001a7c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	2b40      	cmp	r3, #64	; 0x40
 8001a84:	d108      	bne.n	8001a98 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	68ba      	ldr	r2, [r7, #8]
 8001a94:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001a96:	e007      	b.n	8001aa8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	68ba      	ldr	r2, [r7, #8]
 8001a9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	60da      	str	r2, [r3, #12]
}
 8001aa8:	bf00      	nop
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	3b10      	subs	r3, #16
 8001ac4:	4a13      	ldr	r2, [pc, #76]	; (8001b14 <DMA_CalcBaseAndBitshift+0x60>)
 8001ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8001aca:	091b      	lsrs	r3, r3, #4
 8001acc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001ace:	4a12      	ldr	r2, [pc, #72]	; (8001b18 <DMA_CalcBaseAndBitshift+0x64>)
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2b03      	cmp	r3, #3
 8001ae0:	d908      	bls.n	8001af4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	4b0c      	ldr	r3, [pc, #48]	; (8001b1c <DMA_CalcBaseAndBitshift+0x68>)
 8001aea:	4013      	ands	r3, r2
 8001aec:	1d1a      	adds	r2, r3, #4
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	659a      	str	r2, [r3, #88]	; 0x58
 8001af2:	e006      	b.n	8001b02 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	461a      	mov	r2, r3
 8001afa:	4b08      	ldr	r3, [pc, #32]	; (8001b1c <DMA_CalcBaseAndBitshift+0x68>)
 8001afc:	4013      	ands	r3, r2
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3714      	adds	r7, #20
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	aaaaaaab 	.word	0xaaaaaaab
 8001b18:	08013ef0 	.word	0x08013ef0
 8001b1c:	fffffc00 	.word	0xfffffc00

08001b20 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b085      	sub	sp, #20
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b30:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d11f      	bne.n	8001b7a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	2b03      	cmp	r3, #3
 8001b3e:	d855      	bhi.n	8001bec <DMA_CheckFifoParam+0xcc>
 8001b40:	a201      	add	r2, pc, #4	; (adr r2, 8001b48 <DMA_CheckFifoParam+0x28>)
 8001b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b46:	bf00      	nop
 8001b48:	08001b59 	.word	0x08001b59
 8001b4c:	08001b6b 	.word	0x08001b6b
 8001b50:	08001b59 	.word	0x08001b59
 8001b54:	08001bed 	.word	0x08001bed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d045      	beq.n	8001bf0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b68:	e042      	b.n	8001bf0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b6e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001b72:	d13f      	bne.n	8001bf4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b78:	e03c      	b.n	8001bf4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b82:	d121      	bne.n	8001bc8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	2b03      	cmp	r3, #3
 8001b88:	d836      	bhi.n	8001bf8 <DMA_CheckFifoParam+0xd8>
 8001b8a:	a201      	add	r2, pc, #4	; (adr r2, 8001b90 <DMA_CheckFifoParam+0x70>)
 8001b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b90:	08001ba1 	.word	0x08001ba1
 8001b94:	08001ba7 	.word	0x08001ba7
 8001b98:	08001ba1 	.word	0x08001ba1
 8001b9c:	08001bb9 	.word	0x08001bb9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	73fb      	strb	r3, [r7, #15]
      break;
 8001ba4:	e02f      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001baa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d024      	beq.n	8001bfc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001bb6:	e021      	b.n	8001bfc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bbc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001bc0:	d11e      	bne.n	8001c00 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001bc6:	e01b      	b.n	8001c00 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d902      	bls.n	8001bd4 <DMA_CheckFifoParam+0xb4>
 8001bce:	2b03      	cmp	r3, #3
 8001bd0:	d003      	beq.n	8001bda <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001bd2:	e018      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	73fb      	strb	r3, [r7, #15]
      break;
 8001bd8:	e015      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bde:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d00e      	beq.n	8001c04 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	73fb      	strb	r3, [r7, #15]
      break;
 8001bea:	e00b      	b.n	8001c04 <DMA_CheckFifoParam+0xe4>
      break;
 8001bec:	bf00      	nop
 8001bee:	e00a      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
      break;
 8001bf0:	bf00      	nop
 8001bf2:	e008      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
      break;
 8001bf4:	bf00      	nop
 8001bf6:	e006      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
      break;
 8001bf8:	bf00      	nop
 8001bfa:	e004      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
      break;
 8001bfc:	bf00      	nop
 8001bfe:	e002      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
      break;   
 8001c00:	bf00      	nop
 8001c02:	e000      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
      break;
 8001c04:	bf00      	nop
    }
  } 
  
  return status; 
 8001c06:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3714      	adds	r7, #20
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{ 
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d101      	bne.n	8001c26 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e051      	b.n	8001cca <HAL_DMA2D_Init+0xb6>
  assert_param(IS_DMA2D_ALL_INSTANCE(hdma2d->Instance));
  assert_param(IS_DMA2D_MODE(hdma2d->Init.Mode));
  assert_param(IS_DMA2D_CMODE(hdma2d->Init.ColorMode));
  assert_param(IS_DMA2D_OFFSET(hdma2d->Init.OutputOffset));

  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d106      	bne.n	8001c40 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2200      	movs	r2, #0
 8001c36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f00b fc0e 	bl	800d45c <HAL_DMA2D_MspInit>
  }
  
  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2202      	movs	r2, #2
 8001c44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	6812      	ldr	r2, [r2, #0]
 8001c50:	6812      	ldr	r2, [r2, #0]
 8001c52:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	6852      	ldr	r2, [r2, #4]
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	6812      	ldr	r2, [r2, #0]
 8001c66:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001c68:	f022 0107 	bic.w	r1, r2, #7
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	6892      	ldr	r2, [r2, #8]
 8001c70:	430a      	orrs	r2, r1
 8001c72:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/  
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);  
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001c7e:	4b15      	ldr	r3, [pc, #84]	; (8001cd4 <HAL_DMA2D_Init+0xc0>)
 8001c80:	400b      	ands	r3, r1
 8001c82:	6879      	ldr	r1, [r7, #4]
 8001c84:	68c9      	ldr	r1, [r1, #12]
 8001c86:	430b      	orrs	r3, r1
 8001c88:	6413      	str	r3, [r2, #64]	; 0x40

#if defined (DMA2D_OPFCCR_AI)
  /* DMA2D OPFCCR AI fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_AI, (hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos));
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	6812      	ldr	r2, [r2, #0]
 8001c92:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001c94:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	6912      	ldr	r2, [r2, #16]
 8001c9c:	0512      	lsls	r2, r2, #20
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* DMA2D_OPFCCR_AI */ 
  
#if defined (DMA2D_OPFCCR_RBS) 
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_RBS,(hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos));
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	6812      	ldr	r2, [r2, #0]
 8001caa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001cac:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	6952      	ldr	r2, [r2, #20]
 8001cb4:	0552      	lsls	r2, r2, #21
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* DMA2D_OPFCCR_RBS */
  

  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	ffffc000 	.word	0xffffc000

08001cd8 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af02      	add	r7, sp, #8
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
 8001ce4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));
  
  /* Process locked */
  __HAL_LOCK(hdma2d);
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d101      	bne.n	8001cf4 <HAL_DMA2D_Start+0x1c>
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	e018      	b.n	8001d26 <HAL_DMA2D_Start+0x4e>
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2202      	movs	r2, #2
 8001d00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	9300      	str	r3, [sp, #0]
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	68b9      	ldr	r1, [r7, #8]
 8001d0e:	68f8      	ldr	r0, [r7, #12]
 8001d10:	f000 f9a2 	bl	8002058 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	6812      	ldr	r2, [r2, #0]
 8001d1c:	6812      	ldr	r2, [r2, #0]
 8001d1e:	f042 0201 	orr.w	r2, r2, #1
 8001d22:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3710      	adds	r7, #16
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}

08001d2e <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D. 
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b084      	sub	sp, #16
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
 8001d36:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t isrflags = 0x0;  
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	60bb      	str	r3, [r7, #8]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d056      	beq.n	8001dfc <HAL_DMA2D_PollForTransfer+0xce>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8001d4e:	f7fe fc4d 	bl	80005ec <HAL_GetTick>
 8001d52:	60f8      	str	r0, [r7, #12]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == RESET)
 8001d54:	e04b      	b.n	8001dee <HAL_DMA2D_PollForTransfer+0xc0>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR); 
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	60bb      	str	r3, [r7, #8]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d023      	beq.n	8001db0 <HAL_DMA2D_PollForTransfer+0x82>
      {
        if ((isrflags & DMA2D_FLAG_CE) != RESET)
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	f003 0320 	and.w	r3, r3, #32
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d005      	beq.n	8001d7e <HAL_DMA2D_PollForTransfer+0x50>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;        
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d76:	f043 0202 	orr.w	r2, r3, #2
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != RESET)        
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d005      	beq.n	8001d94 <HAL_DMA2D_PollForTransfer+0x66>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;        
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d8c:	f043 0201 	orr.w	r2, r3, #1
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2221      	movs	r2, #33	; 0x21
 8001d9a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2204      	movs	r2, #4
 8001da0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2200      	movs	r2, #0
 8001da8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        
        return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e0a2      	b.n	8001ef6 <HAL_DMA2D_PollForTransfer+0x1c8>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001db6:	d01a      	beq.n	8001dee <HAL_DMA2D_PollForTransfer+0xc0>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d007      	beq.n	8001dce <HAL_DMA2D_PollForTransfer+0xa0>
 8001dbe:	f7fe fc15 	bl	80005ec <HAL_GetTick>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	1ad2      	subs	r2, r2, r3
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	429a      	cmp	r2, r3
 8001dcc:	d90f      	bls.n	8001dee <HAL_DMA2D_PollForTransfer+0xc0>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dd2:	f043 0220 	orr.w	r2, r3, #32
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2203      	movs	r2, #3
 8001dde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
         
          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
           
          return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e083      	b.n	8001ef6 <HAL_DMA2D_PollForTransfer+0x1c8>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == RESET)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f003 0302 	and.w	r3, r3, #2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d0ac      	beq.n	8001d56 <HAL_DMA2D_PollForTransfer+0x28>
        }
      }        
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  || 
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	69db      	ldr	r3, [r3, #28]
 8001e02:	f003 0320 	and.w	r3, r3, #32
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d106      	bne.n	8001e18 <HAL_DMA2D_PollForTransfer+0xea>
      ((hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START) != RESET))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e10:	f003 0320 	and.w	r3, r3, #32
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  || 
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d061      	beq.n	8001edc <HAL_DMA2D_PollForTransfer+0x1ae>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8001e18:	f7fe fbe8 	bl	80005ec <HAL_GetTick>
 8001e1c:	60f8      	str	r0, [r7, #12]
   
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 8001e1e:	e056      	b.n	8001ece <HAL_DMA2D_PollForTransfer+0x1a0>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);   
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	60bb      	str	r3, [r7, #8]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)        
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d02e      	beq.n	8001e90 <HAL_DMA2D_PollForTransfer+0x162>
      {      
        if ((isrflags & DMA2D_FLAG_CAE) != RESET)
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	f003 0308 	and.w	r3, r3, #8
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d005      	beq.n	8001e48 <HAL_DMA2D_PollForTransfer+0x11a>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;        
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e40:	f043 0204 	orr.w	r2, r3, #4
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	655a      	str	r2, [r3, #84]	; 0x54
        }   
        if ((isrflags & DMA2D_FLAG_CE) != RESET)             
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	f003 0320 	and.w	r3, r3, #32
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d005      	beq.n	8001e5e <HAL_DMA2D_PollForTransfer+0x130>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;        
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e56:	f043 0202 	orr.w	r2, r3, #2
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != RESET)        
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	f003 0301 	and.w	r3, r3, #1
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d005      	beq.n	8001e74 <HAL_DMA2D_PollForTransfer+0x146>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;        
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e6c:	f043 0201 	orr.w	r2, r3, #1
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2229      	movs	r2, #41	; 0x29
 8001e7a:	609a      	str	r2, [r3, #8]
        
        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2204      	movs	r2, #4
 8001e80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        
        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2200      	movs	r2, #0
 8001e88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          
        return HAL_ERROR;      
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e032      	b.n	8001ef6 <HAL_DMA2D_PollForTransfer+0x1c8>
      }      
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e96:	d01a      	beq.n	8001ece <HAL_DMA2D_PollForTransfer+0x1a0>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d007      	beq.n	8001eae <HAL_DMA2D_PollForTransfer+0x180>
 8001e9e:	f7fe fba5 	bl	80005ec <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	1ad2      	subs	r2, r2, r3
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d90f      	bls.n	8001ece <HAL_DMA2D_PollForTransfer+0x1a0>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eb2:	f043 0220 	orr.w	r2, r3, #32
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	655a      	str	r2, [r3, #84]	; 0x54
    
          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2203      	movs	r2, #3
 8001ebe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        
          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
                    
          return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e013      	b.n	8001ef6 <HAL_DMA2D_PollForTransfer+0x1c8>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f003 0310 	and.w	r3, r3, #16
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0a1      	beq.n	8001e20 <HAL_DMA2D_PollForTransfer+0xf2>
      }      
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2212      	movs	r2, #18
 8001ee2:	609a      	str	r2, [r3, #8]
  
  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  
  return HAL_OK;
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3710      	adds	r7, #16
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
	...

08001f00 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   0(background) / 1(foreground)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{ 
 8001f00:	b480      	push	{r7}
 8001f02:	b087      	sub	sp, #28
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
  DMA2D_LayerCfgTypeDef *pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	4413      	add	r3, r2
 8001f12:	00db      	lsls	r3, r3, #3
 8001f14:	3320      	adds	r3, #32
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	4413      	add	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
  
  uint32_t regMask = 0, regValue = 0;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	2300      	movs	r3, #0
 8001f22:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));  
  assert_param(IS_DMA2D_OFFSET(pLayerCfg->InputOffset));  
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(pLayerCfg->AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d101      	bne.n	8001f3a <HAL_DMA2D_ConfigLayer+0x3a>
 8001f36:	2302      	movs	r3, #2
 8001f38:	e085      	b.n	8002046 <HAL_DMA2D_ConfigLayer+0x146>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  
  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2202      	movs	r2, #2
 8001f46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D BGPFCR register configuration -----------------------------------*/
  /* Prepare the value to be written to the BGPFCCR register */
  
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	685a      	ldr	r2, [r3, #4]
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	041b      	lsls	r3, r3, #16
 8001f54:	4313      	orrs	r3, r2
 8001f56:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8001f58:	4b3e      	ldr	r3, [pc, #248]	; (8002054 <HAL_DMA2D_ConfigLayer+0x154>)
 8001f5a:	60fb      	str	r3, [r7, #12]
  
#if defined (DMA2D_FGPFCCR_AI) && defined (DMA2D_BGPFCCR_AI)
  regValue |= (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos);
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	691b      	ldr	r3, [r3, #16]
 8001f60:	051b      	lsls	r3, r3, #20
 8001f62:	697a      	ldr	r2, [r7, #20]
 8001f64:	4313      	orrs	r3, r2
 8001f66:	617b      	str	r3, [r7, #20]
  regMask  |= DMA2D_BGPFCCR_AI;  
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f6e:	60fb      	str	r3, [r7, #12]
#endif /* (DMA2D_FGPFCCR_AI) && (DMA2D_BGPFCCR_AI)  */ 
  
#if defined (DMA2D_FGPFCCR_RBS) && defined (DMA2D_BGPFCCR_RBS)
  regValue |= (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	695b      	ldr	r3, [r3, #20]
 8001f74:	055b      	lsls	r3, r3, #21
 8001f76:	697a      	ldr	r2, [r7, #20]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	617b      	str	r3, [r7, #20]
  regMask  |= DMA2D_BGPFCCR_RBS;  
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f82:	60fb      	str	r3, [r7, #12]
#endif  
  
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	2b0a      	cmp	r3, #10
 8001f8a:	d003      	beq.n	8001f94 <HAL_DMA2D_ConfigLayer+0x94>
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	2b09      	cmp	r3, #9
 8001f92:	d107      	bne.n	8001fa4 <HAL_DMA2D_ConfigLayer+0xa4>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8001f9c:	697a      	ldr	r2, [r7, #20]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	617b      	str	r3, [r7, #20]
 8001fa2:	e005      	b.n	8001fb0 <HAL_DMA2D_ConfigLayer+0xb0>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	061b      	lsls	r3, r3, #24
 8001faa:	697a      	ldr	r2, [r7, #20]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	617b      	str	r3, [r7, #20]
  }
  
  /* Configure the background DMA2D layer */
  if(LayerIdx == 0)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d11f      	bne.n	8001ff6 <HAL_DMA2D_ConfigLayer+0xf6>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	6812      	ldr	r2, [r2, #0]
 8001fbe:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	43d2      	mvns	r2, r2
 8001fc4:	4011      	ands	r1, r2
 8001fc6:	697a      	ldr	r2, [r7, #20]
 8001fc8:	430a      	orrs	r2, r1
 8001fca:	625a      	str	r2, [r3, #36]	; 0x24
              
    /* DMA2D BGOR register configuration -------------------------------------*/  
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	6812      	ldr	r2, [r2, #0]
 8001fd4:	619a      	str	r2, [r3, #24]
    
    /* DMA2D BGCOLR register configuration -------------------------------------*/ 
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	2b0a      	cmp	r3, #10
 8001fdc:	d003      	beq.n	8001fe6 <HAL_DMA2D_ConfigLayer+0xe6>
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	2b09      	cmp	r3, #9
 8001fe4:	d126      	bne.n	8002034 <HAL_DMA2D_ConfigLayer+0x134>
    {    
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	68d2      	ldr	r2, [r2, #12]
 8001fee:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8001ff2:	629a      	str	r2, [r3, #40]	; 0x28
 8001ff4:	e01e      	b.n	8002034 <HAL_DMA2D_ConfigLayer+0x134>
  }
  /* Configure the foreground DMA2D layer */
  else
  {
     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	6812      	ldr	r2, [r2, #0]
 8001ffe:	69d1      	ldr	r1, [r2, #28]
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	43d2      	mvns	r2, r2
 8002004:	4011      	ands	r1, r2
 8002006:	697a      	ldr	r2, [r7, #20]
 8002008:	430a      	orrs	r2, r1
 800200a:	61da      	str	r2, [r3, #28]
    
    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);      
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	6812      	ldr	r2, [r2, #0]
 8002014:	611a      	str	r2, [r3, #16]
   
    /* DMA2D FGCOLR register configuration -------------------------------------*/   
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	2b0a      	cmp	r3, #10
 800201c:	d003      	beq.n	8002026 <HAL_DMA2D_ConfigLayer+0x126>
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	2b09      	cmp	r3, #9
 8002024:	d106      	bne.n	8002034 <HAL_DMA2D_ConfigLayer+0x134>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));      
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	68d2      	ldr	r2, [r2, #12]
 800202e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002032:	621a      	str	r2, [r3, #32]
    }   
  }   
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);  
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	371c      	adds	r7, #28
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	ff03000f 	.word	0xff03000f

08002058 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{  
 8002058:	b480      	push	{r7}
 800205a:	b08b      	sub	sp, #44	; 0x2c
 800205c:	af00      	add	r7, sp, #0
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	607a      	str	r2, [r7, #4]
 8002064:	603b      	str	r3, [r7, #0]
  uint32_t tmp = 0;
 8002066:	2300      	movs	r3, #0
 8002068:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp1 = 0;
 800206a:	2300      	movs	r3, #0
 800206c:	623b      	str	r3, [r7, #32]
  uint32_t tmp2 = 0;
 800206e:	2300      	movs	r3, #0
 8002070:	61fb      	str	r3, [r7, #28]
  uint32_t tmp3 = 0;
 8002072:	2300      	movs	r3, #0
 8002074:	61bb      	str	r3, [r7, #24]
  uint32_t tmp4 = 0;
 8002076:	2300      	movs	r3, #0
 8002078:	617b      	str	r3, [r7, #20]
    
  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos))); 
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	6812      	ldr	r2, [r2, #0]
 8002082:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002084:	f002 4140 	and.w	r1, r2, #3221225472	; 0xc0000000
 8002088:	683a      	ldr	r2, [r7, #0]
 800208a:	0410      	lsls	r0, r2, #16
 800208c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800208e:	4302      	orrs	r2, r0
 8002090:	430a      	orrs	r2, r1
 8002092:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	63da      	str	r2, [r3, #60]	; 0x3c
 
  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80020a4:	d174      	bne.n	8002190 <DMA2D_SetConfig+0x138>
  {    
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80020ac:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80020b4:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80020bc:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	617b      	str	r3, [r7, #20]
    
    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d108      	bne.n	80020de <DMA2D_SetConfig+0x86>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 80020cc:	69ba      	ldr	r2, [r7, #24]
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	431a      	orrs	r2, r3
 80020d2:	6a3b      	ldr	r3, [r7, #32]
 80020d4:	431a      	orrs	r2, r3
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	4313      	orrs	r3, r2
 80020da:	627b      	str	r3, [r7, #36]	; 0x24
 80020dc:	e053      	b.n	8002186 <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d106      	bne.n	80020f4 <DMA2D_SetConfig+0x9c>
    {
      tmp = (tmp3 | tmp2 | tmp4);  
 80020e6:	69ba      	ldr	r2, [r7, #24]
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	431a      	orrs	r2, r3
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	627b      	str	r3, [r7, #36]	; 0x24
 80020f2:	e048      	b.n	8002186 <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d111      	bne.n	8002120 <DMA2D_SetConfig+0xc8>
    {
      tmp2 = (tmp2 >> 19);
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	0cdb      	lsrs	r3, r3, #19
 8002100:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10);
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	0a9b      	lsrs	r3, r3, #10
 8002106:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3 );
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	08db      	lsrs	r3, r3, #3
 800210c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5) | (tmp2 << 11) | tmp4); 
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	015a      	lsls	r2, r3, #5
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	02db      	lsls	r3, r3, #11
 8002116:	431a      	orrs	r2, r3
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	4313      	orrs	r3, r2
 800211c:	627b      	str	r3, [r7, #36]	; 0x24
 800211e:	e032      	b.n	8002186 <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	2b03      	cmp	r3, #3
 8002126:	d117      	bne.n	8002158 <DMA2D_SetConfig+0x100>
    { 
      tmp1 = (tmp1 >> 31);
 8002128:	6a3b      	ldr	r3, [r7, #32]
 800212a:	0fdb      	lsrs	r3, r3, #31
 800212c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19);
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	0cdb      	lsrs	r3, r3, #19
 8002132:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11);
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	0adb      	lsrs	r3, r3, #11
 8002138:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3 );      
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	08db      	lsrs	r3, r3, #3
 800213e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5) | (tmp2 << 10) | (tmp1 << 15) | tmp4);    
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	015a      	lsls	r2, r3, #5
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	029b      	lsls	r3, r3, #10
 8002148:	431a      	orrs	r2, r3
 800214a:	6a3b      	ldr	r3, [r7, #32]
 800214c:	03db      	lsls	r3, r3, #15
 800214e:	431a      	orrs	r2, r3
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	4313      	orrs	r3, r2
 8002154:	627b      	str	r3, [r7, #36]	; 0x24
 8002156:	e016      	b.n	8002186 <DMA2D_SetConfig+0x12e>
    } 
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28);
 8002158:	6a3b      	ldr	r3, [r7, #32]
 800215a:	0f1b      	lsrs	r3, r3, #28
 800215c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20);
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	0d1b      	lsrs	r3, r3, #20
 8002162:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12);
 8002164:	69bb      	ldr	r3, [r7, #24]
 8002166:	0b1b      	lsrs	r3, r3, #12
 8002168:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4 );
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	091b      	lsrs	r3, r3, #4
 800216e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4) | (tmp2 << 8) | (tmp1 << 12) | tmp4);
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	011a      	lsls	r2, r3, #4
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	021b      	lsls	r3, r3, #8
 8002178:	431a      	orrs	r2, r3
 800217a:	6a3b      	ldr	r3, [r7, #32]
 800217c:	031b      	lsls	r3, r3, #12
 800217e:	431a      	orrs	r2, r3
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	4313      	orrs	r3, r2
 8002184:	627b      	str	r3, [r7, #36]	; 0x24
    }    
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);    
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800218c:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800218e:	e003      	b.n	8002198 <DMA2D_SetConfig+0x140>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	68ba      	ldr	r2, [r7, #8]
 8002196:	60da      	str	r2, [r3, #12]
}
 8002198:	bf00      	nop
 800219a:	372c      	adds	r7, #44	; 0x2c
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <HAL_DSI_Init>:
  * @param  PLLInit pointer to a DSI_PLLInitTypeDef structure that contains
  *               the PLL Clock structure definition for the DSI.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b086      	sub	sp, #24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80021ae:	2300      	movs	r3, #0
 80021b0:	617b      	str	r3, [r7, #20]
  uint32_t unitIntervalx4 = 0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	613b      	str	r3, [r7, #16]
  uint32_t tempIDF = 0;
 80021b6:	2300      	movs	r3, #0
 80021b8:	60fb      	str	r3, [r7, #12]
  
  /* Check the DSI handle allocation */
  if(hdsi == NULL)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d101      	bne.n	80021c4 <HAL_DSI_Init+0x20>
  {
    return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e0f0      	b.n	80023a6 <HAL_DSI_Init+0x202>
  assert_param(IS_DSI_PLL_IDF(PLLInit->PLLIDF));
  assert_param(IS_DSI_PLL_ODF(PLLInit->PLLODF));
  assert_param(IS_DSI_AUTO_CLKLANE_CONTROL(hdsi->Init.AutomaticClockLaneControl));
  assert_param(IS_DSI_NUMBER_OF_LANES(hdsi->Init.NumberOfLanes));
  
  if(hdsi->State == HAL_DSI_STATE_RESET)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	7c5b      	ldrb	r3, [r3, #17]
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d102      	bne.n	80021d4 <HAL_DSI_Init+0x30>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f00b f98e 	bl	800d4f0 <HAL_DSI_MspInit>
  }
  
  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2203      	movs	r2, #3
 80021d8:	745a      	strb	r2, [r3, #17]
  
  /**************** Turn on the regulator and enable the DSI PLL ****************/
  
    /* Enable the regulator */
    __HAL_DSI_REG_ENABLE(hdsi);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	6812      	ldr	r2, [r2, #0]
 80021e2:	f8d2 2430 	ldr.w	r2, [r2, #1072]	; 0x430
 80021e6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80021ea:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
	/* Get tick */ 
    tickstart = HAL_GetTick();
 80021ee:	f7fe f9fd 	bl	80005ec <HAL_GetTick>
 80021f2:	6178      	str	r0, [r7, #20]
	
    /* Wait until the regulator is ready */
	while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == RESET)
 80021f4:	e009      	b.n	800220a <HAL_DSI_Init+0x66>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 80021f6:	f7fe f9f9 	bl	80005ec <HAL_GetTick>
 80021fa:	4602      	mov	r2, r0
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002204:	d901      	bls.n	800220a <HAL_DSI_Init+0x66>
      {
        return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e0cd      	b.n	80023a6 <HAL_DSI_Init+0x202>
	while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == RESET)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002212:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d0ed      	beq.n	80021f6 <HAL_DSI_Init+0x52>
      }
    }
    
    /* Set the PLL division factors */
    hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8002226:	4b62      	ldr	r3, [pc, #392]	; (80023b0 <HAL_DSI_Init+0x20c>)
 8002228:	400b      	ands	r3, r1
 800222a:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
    hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV)<<2) | ((PLLInit->PLLIDF)<<11) | ((PLLInit->PLLODF)<<16));
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	6812      	ldr	r2, [r2, #0]
 8002236:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
 800223a:	683a      	ldr	r2, [r7, #0]
 800223c:	6812      	ldr	r2, [r2, #0]
 800223e:	0090      	lsls	r0, r2, #2
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	6852      	ldr	r2, [r2, #4]
 8002244:	02d2      	lsls	r2, r2, #11
 8002246:	4310      	orrs	r0, r2
 8002248:	683a      	ldr	r2, [r7, #0]
 800224a:	6892      	ldr	r2, [r2, #8]
 800224c:	0412      	lsls	r2, r2, #16
 800224e:	4302      	orrs	r2, r0
 8002250:	430a      	orrs	r2, r1
 8002252:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
    /* Enable the DSI PLL */
    __HAL_DSI_PLL_ENABLE(hdsi);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	6812      	ldr	r2, [r2, #0]
 800225e:	f8d2 2430 	ldr.w	r2, [r2, #1072]	; 0x430
 8002262:	f042 0201 	orr.w	r2, r2, #1
 8002266:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
	/* Get tick */ 
    tickstart = HAL_GetTick();
 800226a:	f7fe f9bf 	bl	80005ec <HAL_GetTick>
 800226e:	6178      	str	r0, [r7, #20]
	
    /* Wait for the lock of the PLL */
    while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == RESET)
 8002270:	e009      	b.n	8002286 <HAL_DSI_Init+0xe2>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8002272:	f7fe f9bb 	bl	80005ec <HAL_GetTick>
 8002276:	4602      	mov	r2, r0
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	1ad3      	subs	r3, r2, r3
 800227c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002280:	d901      	bls.n	8002286 <HAL_DSI_Init+0xe2>
      {
        return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e08f      	b.n	80023a6 <HAL_DSI_Init+0x202>
    while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800228e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002292:	2b00      	cmp	r3, #0
 8002294:	d0ed      	beq.n	8002272 <HAL_DSI_Init+0xce>
    }
  
  /*************************** Set the PHY parameters ***************************/
  
    /* D-PHY clock and digital enable*/
    hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	6812      	ldr	r2, [r2, #0]
 800229e:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 80022a2:	f042 0206 	orr.w	r2, r2, #6
 80022a6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    
    /* Clock lane configuration */
    hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	6812      	ldr	r2, [r2, #0]
 80022b2:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 80022b6:	f022 0203 	bic.w	r2, r2, #3
 80022ba:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	6812      	ldr	r2, [r2, #0]
 80022c6:	f8d2 1094 	ldr.w	r1, [r2, #148]	; 0x94
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	6852      	ldr	r2, [r2, #4]
 80022ce:	430a      	orrs	r2, r1
 80022d0:	f042 0201 	orr.w	r2, r2, #1
 80022d4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    
    /* Configure the number of active data lanes */
    hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	6812      	ldr	r2, [r2, #0]
 80022e0:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 80022e4:	f022 0203 	bic.w	r2, r2, #3
 80022e8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	6812      	ldr	r2, [r2, #0]
 80022f4:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 80022f8:	687a      	ldr	r2, [r7, #4]
 80022fa:	68d2      	ldr	r2, [r2, #12]
 80022fc:	430a      	orrs	r2, r1
 80022fe:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  
  /************************ Set the DSI clock parameters ************************/
  
    /* Set the TX escape clock division factor */
    hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	6812      	ldr	r2, [r2, #0]
 800230a:	6892      	ldr	r2, [r2, #8]
 800230c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002310:	609a      	str	r2, [r3, #8]
    hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	6812      	ldr	r2, [r2, #0]
 800231a:	6891      	ldr	r1, [r2, #8]
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	6892      	ldr	r2, [r2, #8]
 8002320:	430a      	orrs	r2, r1
 8002322:	609a      	str	r2, [r3, #8]
    
    /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
    /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
    /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
    tempIDF = (PLLInit->PLLIDF > 0) ? PLLInit->PLLIDF : 1;
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d002      	beq.n	8002332 <HAL_DSI_Init+0x18e>
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	e000      	b.n	8002334 <HAL_DSI_Init+0x190>
 8002332:	2301      	movs	r3, #1
 8002334:	60fb      	str	r3, [r7, #12]
    unitIntervalx4 = (4000000 * tempIDF * (1 << PLLInit->PLLODF)) / ((HSE_VALUE/1000) * PLLInit->PLLNDIV);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	4a1e      	ldr	r2, [pc, #120]	; (80023b4 <HAL_DSI_Init+0x210>)
 800233a:	fb02 f203 	mul.w	r2, r2, r3
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	409a      	lsls	r2, r3
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f246 11a8 	movw	r1, #25000	; 0x61a8
 800234c:	fb01 f303 	mul.w	r3, r1, r3
 8002350:	fbb2 f3f3 	udiv	r3, r2, r3
 8002354:	613b      	str	r3, [r7, #16]
	
    /* Set the bit period in high-speed mode */
    hdsi->Instance->WPCR[0] &= ~DSI_WPCR0_UIX4;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	6812      	ldr	r2, [r2, #0]
 800235e:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
 8002362:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002366:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    hdsi->Instance->WPCR[0] |= unitIntervalx4;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	6812      	ldr	r2, [r2, #0]
 8002372:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	430a      	orrs	r2, r1
 800237a:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  
  /****************************** Error management *****************************/
  
    /* Disable all error interrupts and reset the Error Mask */
    hdsi->Instance->IER[0] = 0;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	2200      	movs	r2, #0
 8002384:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    hdsi->Instance->IER[1] = 0;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2200      	movs	r2, #0
 800238e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    hdsi->ErrorMsk = 0;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	619a      	str	r2, [r3, #24]
    
    /* Initialise the error code */
    hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2200      	movs	r2, #0
 800239c:	615a      	str	r2, [r3, #20]
  
  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2201      	movs	r2, #1
 80023a2:	745a      	strb	r2, [r3, #17]
  
  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3718      	adds	r7, #24
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	fffc8603 	.word	0xfffc8603
 80023b4:	003d0900 	.word	0x003d0900

080023b8 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                 the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	7c1b      	ldrb	r3, [r3, #16]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d101      	bne.n	80023ce <HAL_DSI_ConfigVideoMode+0x16>
 80023ca:	2302      	movs	r3, #2
 80023cc:	e1ee      	b.n	80027ac <HAL_DSI_ConfigVideoMode+0x3f4>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2201      	movs	r2, #1
 80023d2:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }
  
  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	6812      	ldr	r2, [r2, #0]
 80023dc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80023de:	f022 0201 	bic.w	r2, r2, #1
 80023e2:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	687a      	ldr	r2, [r7, #4]
 80023ea:	6812      	ldr	r2, [r2, #0]
 80023ec:	f8d2 2400 	ldr.w	r2, [r2, #1024]	; 0x400
 80023f0:	f022 0201 	bic.w	r2, r2, #1
 80023f4:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  
  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	6812      	ldr	r2, [r2, #0]
 8002400:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002402:	f022 0203 	bic.w	r2, r2, #3
 8002406:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	6812      	ldr	r2, [r2, #0]
 8002410:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002412:	683a      	ldr	r2, [r7, #0]
 8002414:	68d2      	ldr	r2, [r2, #12]
 8002416:	430a      	orrs	r2, r1
 8002418:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002424:	4b8b      	ldr	r3, [pc, #556]	; (8002654 <HAL_DSI_ConfigVideoMode+0x29c>)
 8002426:	400b      	ands	r3, r1
 8002428:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	6812      	ldr	r2, [r2, #0]
 8002432:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002434:	683a      	ldr	r2, [r7, #0]
 8002436:	6912      	ldr	r2, [r2, #16]
 8002438:	430a      	orrs	r2, r1
 800243a:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002446:	4b84      	ldr	r3, [pc, #528]	; (8002658 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8002448:	400b      	ands	r3, r1
 800244a:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	6812      	ldr	r2, [r2, #0]
 8002454:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8002456:	683a      	ldr	r2, [r7, #0]
 8002458:	6952      	ldr	r2, [r2, #20]
 800245a:	430a      	orrs	r2, r1
 800245c:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002468:	4b7b      	ldr	r3, [pc, #492]	; (8002658 <HAL_DSI_ConfigVideoMode+0x2a0>)
 800246a:	400b      	ands	r3, r1
 800246c:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	6812      	ldr	r2, [r2, #0]
 8002476:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002478:	683a      	ldr	r2, [r7, #0]
 800247a:	6992      	ldr	r2, [r2, #24]
 800247c:	430a      	orrs	r2, r1
 800247e:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	6812      	ldr	r2, [r2, #0]
 8002488:	68d2      	ldr	r2, [r2, #12]
 800248a:	f022 0203 	bic.w	r2, r2, #3
 800248e:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	6812      	ldr	r2, [r2, #0]
 8002498:	68d1      	ldr	r1, [r2, #12]
 800249a:	683a      	ldr	r2, [r7, #0]
 800249c:	6812      	ldr	r2, [r2, #0]
 800249e:	430a      	orrs	r2, r1
 80024a0:	60da      	str	r2, [r3, #12]
  
  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	6812      	ldr	r2, [r2, #0]
 80024aa:	6952      	ldr	r2, [r2, #20]
 80024ac:	f022 0207 	bic.w	r2, r2, #7
 80024b0:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	6812      	ldr	r2, [r2, #0]
 80024ba:	6951      	ldr	r1, [r2, #20]
 80024bc:	683a      	ldr	r2, [r7, #0]
 80024be:	6a50      	ldr	r0, [r2, #36]	; 0x24
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	6a12      	ldr	r2, [r2, #32]
 80024c4:	4310      	orrs	r0, r2
 80024c6:	683a      	ldr	r2, [r7, #0]
 80024c8:	69d2      	ldr	r2, [r2, #28]
 80024ca:	4302      	orrs	r2, r0
 80024cc:	430a      	orrs	r2, r1
 80024ce:	615a      	str	r2, [r3, #20]
  
  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	6812      	ldr	r2, [r2, #0]
 80024d8:	6912      	ldr	r2, [r2, #16]
 80024da:	f022 020f 	bic.w	r2, r2, #15
 80024de:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	687a      	ldr	r2, [r7, #4]
 80024e6:	6812      	ldr	r2, [r2, #0]
 80024e8:	6911      	ldr	r1, [r2, #16]
 80024ea:	683a      	ldr	r2, [r7, #0]
 80024ec:	6852      	ldr	r2, [r2, #4]
 80024ee:	430a      	orrs	r2, r1
 80024f0:	611a      	str	r2, [r3, #16]
    
  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	6812      	ldr	r2, [r2, #0]
 80024fa:	f8d2 2400 	ldr.w	r2, [r2, #1024]	; 0x400
 80024fe:	f022 020e 	bic.w	r2, r2, #14
 8002502:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding)<<1);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	6812      	ldr	r2, [r2, #0]
 800250e:	f8d2 1400 	ldr.w	r1, [r2, #1024]	; 0x400
 8002512:	683a      	ldr	r2, [r7, #0]
 8002514:	6852      	ldr	r2, [r2, #4]
 8002516:	0052      	lsls	r2, r2, #1
 8002518:	430a      	orrs	r2, r1
 800251a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  
  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if(VidCfg->ColorCoding == DSI_RGB666)
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	2b03      	cmp	r3, #3
 8002524:	d110      	bne.n	8002548 <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	6812      	ldr	r2, [r2, #0]
 800252e:	6912      	ldr	r2, [r2, #16]
 8002530:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002534:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	6812      	ldr	r2, [r2, #0]
 800253e:	6911      	ldr	r1, [r2, #16]
 8002540:	683a      	ldr	r2, [r7, #0]
 8002542:	6892      	ldr	r2, [r2, #8]
 8002544:	430a      	orrs	r2, r1
 8002546:	611a      	str	r2, [r3, #16]
  }
  
  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8002552:	4b42      	ldr	r3, [pc, #264]	; (800265c <HAL_DSI_ConfigVideoMode+0x2a4>)
 8002554:	400b      	ands	r3, r1
 8002556:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	6812      	ldr	r2, [r2, #0]
 8002560:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8002562:	683a      	ldr	r2, [r7, #0]
 8002564:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002566:	430a      	orrs	r2, r1
 8002568:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002574:	4b39      	ldr	r3, [pc, #228]	; (800265c <HAL_DSI_ConfigVideoMode+0x2a4>)
 8002576:	400b      	ands	r3, r1
 8002578:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	6812      	ldr	r2, [r2, #0]
 8002582:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8002584:	683a      	ldr	r2, [r7, #0]
 8002586:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002588:	430a      	orrs	r2, r1
 800258a:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002596:	4b32      	ldr	r3, [pc, #200]	; (8002660 <HAL_DSI_ConfigVideoMode+0x2a8>)
 8002598:	400b      	ands	r3, r1
 800259a:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	687a      	ldr	r2, [r7, #4]
 80025a2:	6812      	ldr	r2, [r2, #0]
 80025a4:	6d11      	ldr	r1, [r2, #80]	; 0x50
 80025a6:	683a      	ldr	r2, [r7, #0]
 80025a8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80025aa:	430a      	orrs	r2, r1
 80025ac:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80025b8:	4b2a      	ldr	r3, [pc, #168]	; (8002664 <HAL_DSI_ConfigVideoMode+0x2ac>)
 80025ba:	400b      	ands	r3, r1
 80025bc:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	6812      	ldr	r2, [r2, #0]
 80025c6:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80025c8:	683a      	ldr	r2, [r7, #0]
 80025ca:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80025cc:	430a      	orrs	r2, r1
 80025ce:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80025da:	4b22      	ldr	r3, [pc, #136]	; (8002664 <HAL_DSI_ConfigVideoMode+0x2ac>)
 80025dc:	400b      	ands	r3, r1
 80025de:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	6812      	ldr	r2, [r2, #0]
 80025e8:	6d91      	ldr	r1, [r2, #88]	; 0x58
 80025ea:	683a      	ldr	r2, [r7, #0]
 80025ec:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80025ee:	430a      	orrs	r2, r1
 80025f0:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80025fc:	4b19      	ldr	r3, [pc, #100]	; (8002664 <HAL_DSI_ConfigVideoMode+0x2ac>)
 80025fe:	400b      	ands	r3, r1
 8002600:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	6812      	ldr	r2, [r2, #0]
 800260a:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 800260c:	683a      	ldr	r2, [r7, #0]
 800260e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002610:	430a      	orrs	r2, r1
 8002612:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	6e19      	ldr	r1, [r3, #96]	; 0x60
 800261e:	4b0d      	ldr	r3, [pc, #52]	; (8002654 <HAL_DSI_ConfigVideoMode+0x29c>)
 8002620:	400b      	ands	r3, r1
 8002622:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	6812      	ldr	r2, [r2, #0]
 800262c:	6e11      	ldr	r1, [r2, #96]	; 0x60
 800262e:	683a      	ldr	r2, [r7, #0]
 8002630:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002632:	430a      	orrs	r2, r1
 8002634:	661a      	str	r2, [r3, #96]	; 0x60
  
  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	6812      	ldr	r2, [r2, #0]
 800263e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002640:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002644:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	6812      	ldr	r2, [r2, #0]
 800264e:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002650:	e00a      	b.n	8002668 <HAL_DSI_ConfigVideoMode+0x2b0>
 8002652:	bf00      	nop
 8002654:	ffffc000 	.word	0xffffc000
 8002658:	ffffe000 	.word	0xffffe000
 800265c:	fffff000 	.word	0xfffff000
 8002660:	ffff8000 	.word	0xffff8000
 8002664:	fffffc00 	.word	0xfffffc00
 8002668:	683a      	ldr	r2, [r7, #0]
 800266a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800266c:	430a      	orrs	r2, r1
 800266e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	6812      	ldr	r2, [r2, #0]
 8002678:	6992      	ldr	r2, [r2, #24]
 800267a:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 800267e:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize)<<16);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	6812      	ldr	r2, [r2, #0]
 8002688:	6991      	ldr	r1, [r2, #24]
 800268a:	683a      	ldr	r2, [r7, #0]
 800268c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800268e:	0412      	lsls	r2, r2, #16
 8002690:	430a      	orrs	r2, r1
 8002692:	619a      	str	r2, [r3, #24]
  
  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	6812      	ldr	r2, [r2, #0]
 800269c:	6992      	ldr	r2, [r2, #24]
 800269e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80026a2:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	6812      	ldr	r2, [r2, #0]
 80026ac:	6991      	ldr	r1, [r2, #24]
 80026ae:	683a      	ldr	r2, [r7, #0]
 80026b0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80026b2:	430a      	orrs	r2, r1
 80026b4:	619a      	str	r2, [r3, #24]
  
  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	6812      	ldr	r2, [r2, #0]
 80026be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80026c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026c4:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	6812      	ldr	r2, [r2, #0]
 80026ce:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80026d0:	683a      	ldr	r2, [r7, #0]
 80026d2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80026d4:	430a      	orrs	r2, r1
 80026d6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	6812      	ldr	r2, [r2, #0]
 80026e0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80026e2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80026e6:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	6812      	ldr	r2, [r2, #0]
 80026f0:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80026f2:	683a      	ldr	r2, [r7, #0]
 80026f4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80026f6:	430a      	orrs	r2, r1
 80026f8:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	6812      	ldr	r2, [r2, #0]
 8002702:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002704:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002708:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	6812      	ldr	r2, [r2, #0]
 8002712:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002714:	683a      	ldr	r2, [r7, #0]
 8002716:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002718:	430a      	orrs	r2, r1
 800271a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	687a      	ldr	r2, [r7, #4]
 8002722:	6812      	ldr	r2, [r2, #0]
 8002724:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002726:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800272a:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	6812      	ldr	r2, [r2, #0]
 8002734:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002736:	683a      	ldr	r2, [r7, #0]
 8002738:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800273a:	430a      	orrs	r2, r1
 800273c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	6812      	ldr	r2, [r2, #0]
 8002746:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002748:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800274c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	6812      	ldr	r2, [r2, #0]
 8002756:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002758:	683a      	ldr	r2, [r7, #0]
 800275a:	6e12      	ldr	r2, [r2, #96]	; 0x60
 800275c:	430a      	orrs	r2, r1
 800275e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	6812      	ldr	r2, [r2, #0]
 8002768:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800276a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800276e:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	6812      	ldr	r2, [r2, #0]
 8002778:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800277a:	683a      	ldr	r2, [r7, #0]
 800277c:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800277e:	430a      	orrs	r2, r1
 8002780:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	6812      	ldr	r2, [r2, #0]
 800278a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800278c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002790:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	6812      	ldr	r2, [r2, #0]
 800279a:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800279c:	683a      	ldr	r2, [r7, #0]
 800279e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80027a0:	430a      	orrs	r2, r1
 80027a2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <HAL_DSI_Start>:
  * @param  hdsi pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	7c1b      	ldrb	r3, [r3, #16]
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d101      	bne.n	80027cc <HAL_DSI_Start+0x14>
 80027c8:	2302      	movs	r3, #2
 80027ca:	e018      	b.n	80027fe <HAL_DSI_Start+0x46>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2201      	movs	r2, #1
 80027d0:	741a      	strb	r2, [r3, #16]
  
  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	6812      	ldr	r2, [r2, #0]
 80027da:	6852      	ldr	r2, [r2, #4]
 80027dc:	f042 0201 	orr.w	r2, r2, #1
 80027e0:	605a      	str	r2, [r3, #4]
  
  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	6812      	ldr	r2, [r2, #0]
 80027ea:	f8d2 2404 	ldr.w	r2, [r2, #1028]	; 0x404
 80027ee:	f042 0208 	orr.w	r2, r2, #8
 80027f2:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	370c      	adds	r7, #12
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
	...

0800280c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800280c:	b480      	push	{r7}
 800280e:	b089      	sub	sp, #36	; 0x24
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002816:	2300      	movs	r3, #0
 8002818:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800281a:	2300      	movs	r3, #0
 800281c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800281e:	2300      	movs	r3, #0
 8002820:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002822:	2300      	movs	r3, #0
 8002824:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002826:	2300      	movs	r3, #0
 8002828:	61fb      	str	r3, [r7, #28]
 800282a:	e175      	b.n	8002b18 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800282c:	2201      	movs	r2, #1
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	fa02 f303 	lsl.w	r3, r2, r3
 8002834:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	4013      	ands	r3, r2
 800283e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002840:	693a      	ldr	r2, [r7, #16]
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	429a      	cmp	r2, r3
 8002846:	f040 8164 	bne.w	8002b12 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	2b02      	cmp	r3, #2
 8002850:	d003      	beq.n	800285a <HAL_GPIO_Init+0x4e>
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	2b12      	cmp	r3, #18
 8002858:	d123      	bne.n	80028a2 <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	08da      	lsrs	r2, r3, #3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	3208      	adds	r2, #8
 8002862:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002866:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	220f      	movs	r2, #15
 8002872:	fa02 f303 	lsl.w	r3, r2, r3
 8002876:	43db      	mvns	r3, r3
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	4013      	ands	r3, r2
 800287c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	691a      	ldr	r2, [r3, #16]
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	f003 0307 	and.w	r3, r3, #7
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	69ba      	ldr	r2, [r7, #24]
 8002890:	4313      	orrs	r3, r2
 8002892:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	08da      	lsrs	r2, r3, #3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	3208      	adds	r2, #8
 800289c:	69b9      	ldr	r1, [r7, #24]
 800289e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80028a8:	69fb      	ldr	r3, [r7, #28]
 80028aa:	005b      	lsls	r3, r3, #1
 80028ac:	2203      	movs	r2, #3
 80028ae:	fa02 f303 	lsl.w	r3, r2, r3
 80028b2:	43db      	mvns	r3, r3
 80028b4:	69ba      	ldr	r2, [r7, #24]
 80028b6:	4013      	ands	r3, r2
 80028b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f003 0203 	and.w	r2, r3, #3
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ca:	69ba      	ldr	r2, [r7, #24]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d00b      	beq.n	80028f6 <HAL_GPIO_Init+0xea>
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d007      	beq.n	80028f6 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028ea:	2b11      	cmp	r3, #17
 80028ec:	d003      	beq.n	80028f6 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	2b12      	cmp	r3, #18
 80028f4:	d130      	bne.n	8002958 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	2203      	movs	r2, #3
 8002902:	fa02 f303 	lsl.w	r3, r2, r3
 8002906:	43db      	mvns	r3, r3
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	4013      	ands	r3, r2
 800290c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	68da      	ldr	r2, [r3, #12]
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	005b      	lsls	r3, r3, #1
 8002916:	fa02 f303 	lsl.w	r3, r2, r3
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4313      	orrs	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	69ba      	ldr	r2, [r7, #24]
 8002924:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800292c:	2201      	movs	r2, #1
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	fa02 f303 	lsl.w	r3, r2, r3
 8002934:	43db      	mvns	r3, r3
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	4013      	ands	r3, r2
 800293a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	091b      	lsrs	r3, r3, #4
 8002942:	f003 0201 	and.w	r2, r3, #1
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	fa02 f303 	lsl.w	r3, r2, r3
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	4313      	orrs	r3, r2
 8002950:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	2203      	movs	r2, #3
 8002964:	fa02 f303 	lsl.w	r3, r2, r3
 8002968:	43db      	mvns	r3, r3
 800296a:	69ba      	ldr	r2, [r7, #24]
 800296c:	4013      	ands	r3, r2
 800296e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	689a      	ldr	r2, [r3, #8]
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	fa02 f303 	lsl.w	r3, r2, r3
 800297c:	69ba      	ldr	r2, [r7, #24]
 800297e:	4313      	orrs	r3, r2
 8002980:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002990:	2b00      	cmp	r3, #0
 8002992:	f000 80be 	beq.w	8002b12 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002996:	4a65      	ldr	r2, [pc, #404]	; (8002b2c <HAL_GPIO_Init+0x320>)
 8002998:	4b64      	ldr	r3, [pc, #400]	; (8002b2c <HAL_GPIO_Init+0x320>)
 800299a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029a0:	6453      	str	r3, [r2, #68]	; 0x44
 80029a2:	4b62      	ldr	r3, [pc, #392]	; (8002b2c <HAL_GPIO_Init+0x320>)
 80029a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80029ae:	4a60      	ldr	r2, [pc, #384]	; (8002b30 <HAL_GPIO_Init+0x324>)
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	089b      	lsrs	r3, r3, #2
 80029b4:	3302      	adds	r3, #2
 80029b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	f003 0303 	and.w	r3, r3, #3
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	220f      	movs	r2, #15
 80029c6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ca:	43db      	mvns	r3, r3
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	4013      	ands	r3, r2
 80029d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a57      	ldr	r2, [pc, #348]	; (8002b34 <HAL_GPIO_Init+0x328>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d037      	beq.n	8002a4a <HAL_GPIO_Init+0x23e>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a56      	ldr	r2, [pc, #344]	; (8002b38 <HAL_GPIO_Init+0x32c>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d031      	beq.n	8002a46 <HAL_GPIO_Init+0x23a>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a55      	ldr	r2, [pc, #340]	; (8002b3c <HAL_GPIO_Init+0x330>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d02b      	beq.n	8002a42 <HAL_GPIO_Init+0x236>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a54      	ldr	r2, [pc, #336]	; (8002b40 <HAL_GPIO_Init+0x334>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d025      	beq.n	8002a3e <HAL_GPIO_Init+0x232>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a53      	ldr	r2, [pc, #332]	; (8002b44 <HAL_GPIO_Init+0x338>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d01f      	beq.n	8002a3a <HAL_GPIO_Init+0x22e>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4a52      	ldr	r2, [pc, #328]	; (8002b48 <HAL_GPIO_Init+0x33c>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d019      	beq.n	8002a36 <HAL_GPIO_Init+0x22a>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4a51      	ldr	r2, [pc, #324]	; (8002b4c <HAL_GPIO_Init+0x340>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d013      	beq.n	8002a32 <HAL_GPIO_Init+0x226>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4a50      	ldr	r2, [pc, #320]	; (8002b50 <HAL_GPIO_Init+0x344>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d00d      	beq.n	8002a2e <HAL_GPIO_Init+0x222>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4a4f      	ldr	r2, [pc, #316]	; (8002b54 <HAL_GPIO_Init+0x348>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d007      	beq.n	8002a2a <HAL_GPIO_Init+0x21e>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	4a4e      	ldr	r2, [pc, #312]	; (8002b58 <HAL_GPIO_Init+0x34c>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d101      	bne.n	8002a26 <HAL_GPIO_Init+0x21a>
 8002a22:	2309      	movs	r3, #9
 8002a24:	e012      	b.n	8002a4c <HAL_GPIO_Init+0x240>
 8002a26:	230a      	movs	r3, #10
 8002a28:	e010      	b.n	8002a4c <HAL_GPIO_Init+0x240>
 8002a2a:	2308      	movs	r3, #8
 8002a2c:	e00e      	b.n	8002a4c <HAL_GPIO_Init+0x240>
 8002a2e:	2307      	movs	r3, #7
 8002a30:	e00c      	b.n	8002a4c <HAL_GPIO_Init+0x240>
 8002a32:	2306      	movs	r3, #6
 8002a34:	e00a      	b.n	8002a4c <HAL_GPIO_Init+0x240>
 8002a36:	2305      	movs	r3, #5
 8002a38:	e008      	b.n	8002a4c <HAL_GPIO_Init+0x240>
 8002a3a:	2304      	movs	r3, #4
 8002a3c:	e006      	b.n	8002a4c <HAL_GPIO_Init+0x240>
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e004      	b.n	8002a4c <HAL_GPIO_Init+0x240>
 8002a42:	2302      	movs	r3, #2
 8002a44:	e002      	b.n	8002a4c <HAL_GPIO_Init+0x240>
 8002a46:	2301      	movs	r3, #1
 8002a48:	e000      	b.n	8002a4c <HAL_GPIO_Init+0x240>
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	69fa      	ldr	r2, [r7, #28]
 8002a4e:	f002 0203 	and.w	r2, r2, #3
 8002a52:	0092      	lsls	r2, r2, #2
 8002a54:	4093      	lsls	r3, r2
 8002a56:	69ba      	ldr	r2, [r7, #24]
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002a5c:	4934      	ldr	r1, [pc, #208]	; (8002b30 <HAL_GPIO_Init+0x324>)
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	089b      	lsrs	r3, r3, #2
 8002a62:	3302      	adds	r3, #2
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a6a:	4b3c      	ldr	r3, [pc, #240]	; (8002b5c <HAL_GPIO_Init+0x350>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	43db      	mvns	r3, r3
 8002a74:	69ba      	ldr	r2, [r7, #24]
 8002a76:	4013      	ands	r3, r2
 8002a78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d003      	beq.n	8002a8e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a8e:	4a33      	ldr	r2, [pc, #204]	; (8002b5c <HAL_GPIO_Init+0x350>)
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002a94:	4b31      	ldr	r3, [pc, #196]	; (8002b5c <HAL_GPIO_Init+0x350>)
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	43db      	mvns	r3, r3
 8002a9e:	69ba      	ldr	r2, [r7, #24]
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d003      	beq.n	8002ab8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002ab0:	69ba      	ldr	r2, [r7, #24]
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ab8:	4a28      	ldr	r2, [pc, #160]	; (8002b5c <HAL_GPIO_Init+0x350>)
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002abe:	4b27      	ldr	r3, [pc, #156]	; (8002b5c <HAL_GPIO_Init+0x350>)
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	43db      	mvns	r3, r3
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	4013      	ands	r3, r2
 8002acc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d003      	beq.n	8002ae2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ae2:	4a1e      	ldr	r2, [pc, #120]	; (8002b5c <HAL_GPIO_Init+0x350>)
 8002ae4:	69bb      	ldr	r3, [r7, #24]
 8002ae6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ae8:	4b1c      	ldr	r3, [pc, #112]	; (8002b5c <HAL_GPIO_Init+0x350>)
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	43db      	mvns	r3, r3
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	4013      	ands	r3, r2
 8002af6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d003      	beq.n	8002b0c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b0c:	4a13      	ldr	r2, [pc, #76]	; (8002b5c <HAL_GPIO_Init+0x350>)
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	3301      	adds	r3, #1
 8002b16:	61fb      	str	r3, [r7, #28]
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	2b0f      	cmp	r3, #15
 8002b1c:	f67f ae86 	bls.w	800282c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002b20:	bf00      	nop
 8002b22:	3724      	adds	r7, #36	; 0x24
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr
 8002b2c:	40023800 	.word	0x40023800
 8002b30:	40013800 	.word	0x40013800
 8002b34:	40020000 	.word	0x40020000
 8002b38:	40020400 	.word	0x40020400
 8002b3c:	40020800 	.word	0x40020800
 8002b40:	40020c00 	.word	0x40020c00
 8002b44:	40021000 	.word	0x40021000
 8002b48:	40021400 	.word	0x40021400
 8002b4c:	40021800 	.word	0x40021800
 8002b50:	40021c00 	.word	0x40021c00
 8002b54:	40022000 	.word	0x40022000
 8002b58:	40022400 	.word	0x40022400
 8002b5c:	40013c00 	.word	0x40013c00

08002b60 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b087      	sub	sp, #28
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8002b72:	2300      	movs	r3, #0
 8002b74:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002b76:	2300      	movs	r3, #0
 8002b78:	617b      	str	r3, [r7, #20]
 8002b7a:	e0da      	b.n	8002d32 <HAL_GPIO_DeInit+0x1d2>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	fa02 f303 	lsl.w	r3, r2, r3
 8002b84:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002b86:	683a      	ldr	r2, [r7, #0]
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	f040 80ca 	bne.w	8002d2c <HAL_GPIO_DeInit+0x1cc>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	005b      	lsls	r3, r3, #1
 8002ba0:	2103      	movs	r1, #3
 8002ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba6:	43db      	mvns	r3, r3
 8002ba8:	401a      	ands	r2, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	08da      	lsrs	r2, r3, #3
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	08d9      	lsrs	r1, r3, #3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	3108      	adds	r1, #8
 8002bba:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	f003 0307 	and.w	r3, r3, #7
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	200f      	movs	r0, #15
 8002bc8:	fa00 f303 	lsl.w	r3, r0, r3
 8002bcc:	43db      	mvns	r3, r3
 8002bce:	4019      	ands	r1, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	3208      	adds	r2, #8
 8002bd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	689a      	ldr	r2, [r3, #8]
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	2103      	movs	r1, #3
 8002be2:	fa01 f303 	lsl.w	r3, r1, r3
 8002be6:	43db      	mvns	r3, r3
 8002be8:	401a      	ands	r2, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685a      	ldr	r2, [r3, #4]
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bfa:	43db      	mvns	r3, r3
 8002bfc:	401a      	ands	r2, r3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	68da      	ldr	r2, [r3, #12]
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	2103      	movs	r1, #3
 8002c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c10:	43db      	mvns	r3, r3
 8002c12:	401a      	ands	r2, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	60da      	str	r2, [r3, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8002c18:	4a4b      	ldr	r2, [pc, #300]	; (8002d48 <HAL_GPIO_DeInit+0x1e8>)
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	089b      	lsrs	r3, r3, #2
 8002c1e:	3302      	adds	r3, #2
 8002c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c24:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	f003 0303 	and.w	r3, r3, #3
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	220f      	movs	r2, #15
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	68ba      	ldr	r2, [r7, #8]
 8002c36:	4013      	ands	r3, r2
 8002c38:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a43      	ldr	r2, [pc, #268]	; (8002d4c <HAL_GPIO_DeInit+0x1ec>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d037      	beq.n	8002cb2 <HAL_GPIO_DeInit+0x152>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a42      	ldr	r2, [pc, #264]	; (8002d50 <HAL_GPIO_DeInit+0x1f0>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d031      	beq.n	8002cae <HAL_GPIO_DeInit+0x14e>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a41      	ldr	r2, [pc, #260]	; (8002d54 <HAL_GPIO_DeInit+0x1f4>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d02b      	beq.n	8002caa <HAL_GPIO_DeInit+0x14a>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a40      	ldr	r2, [pc, #256]	; (8002d58 <HAL_GPIO_DeInit+0x1f8>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d025      	beq.n	8002ca6 <HAL_GPIO_DeInit+0x146>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a3f      	ldr	r2, [pc, #252]	; (8002d5c <HAL_GPIO_DeInit+0x1fc>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d01f      	beq.n	8002ca2 <HAL_GPIO_DeInit+0x142>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a3e      	ldr	r2, [pc, #248]	; (8002d60 <HAL_GPIO_DeInit+0x200>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d019      	beq.n	8002c9e <HAL_GPIO_DeInit+0x13e>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a3d      	ldr	r2, [pc, #244]	; (8002d64 <HAL_GPIO_DeInit+0x204>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d013      	beq.n	8002c9a <HAL_GPIO_DeInit+0x13a>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a3c      	ldr	r2, [pc, #240]	; (8002d68 <HAL_GPIO_DeInit+0x208>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d00d      	beq.n	8002c96 <HAL_GPIO_DeInit+0x136>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a3b      	ldr	r2, [pc, #236]	; (8002d6c <HAL_GPIO_DeInit+0x20c>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d007      	beq.n	8002c92 <HAL_GPIO_DeInit+0x132>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a3a      	ldr	r2, [pc, #232]	; (8002d70 <HAL_GPIO_DeInit+0x210>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d101      	bne.n	8002c8e <HAL_GPIO_DeInit+0x12e>
 8002c8a:	2309      	movs	r3, #9
 8002c8c:	e012      	b.n	8002cb4 <HAL_GPIO_DeInit+0x154>
 8002c8e:	230a      	movs	r3, #10
 8002c90:	e010      	b.n	8002cb4 <HAL_GPIO_DeInit+0x154>
 8002c92:	2308      	movs	r3, #8
 8002c94:	e00e      	b.n	8002cb4 <HAL_GPIO_DeInit+0x154>
 8002c96:	2307      	movs	r3, #7
 8002c98:	e00c      	b.n	8002cb4 <HAL_GPIO_DeInit+0x154>
 8002c9a:	2306      	movs	r3, #6
 8002c9c:	e00a      	b.n	8002cb4 <HAL_GPIO_DeInit+0x154>
 8002c9e:	2305      	movs	r3, #5
 8002ca0:	e008      	b.n	8002cb4 <HAL_GPIO_DeInit+0x154>
 8002ca2:	2304      	movs	r3, #4
 8002ca4:	e006      	b.n	8002cb4 <HAL_GPIO_DeInit+0x154>
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e004      	b.n	8002cb4 <HAL_GPIO_DeInit+0x154>
 8002caa:	2302      	movs	r3, #2
 8002cac:	e002      	b.n	8002cb4 <HAL_GPIO_DeInit+0x154>
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e000      	b.n	8002cb4 <HAL_GPIO_DeInit+0x154>
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	697a      	ldr	r2, [r7, #20]
 8002cb6:	f002 0203 	and.w	r2, r2, #3
 8002cba:	0092      	lsls	r2, r2, #2
 8002cbc:	fa03 f202 	lsl.w	r2, r3, r2
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d132      	bne.n	8002d2c <HAL_GPIO_DeInit+0x1cc>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	f003 0303 	and.w	r3, r3, #3
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	220f      	movs	r2, #15
 8002cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd4:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8002cd6:	481c      	ldr	r0, [pc, #112]	; (8002d48 <HAL_GPIO_DeInit+0x1e8>)
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	089b      	lsrs	r3, r3, #2
 8002cdc:	491a      	ldr	r1, [pc, #104]	; (8002d48 <HAL_GPIO_DeInit+0x1e8>)
 8002cde:	697a      	ldr	r2, [r7, #20]
 8002ce0:	0892      	lsrs	r2, r2, #2
 8002ce2:	3202      	adds	r2, #2
 8002ce4:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8002ce8:	68ba      	ldr	r2, [r7, #8]
 8002cea:	43d2      	mvns	r2, r2
 8002cec:	400a      	ands	r2, r1
 8002cee:	3302      	adds	r3, #2
 8002cf0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002cf4:	491f      	ldr	r1, [pc, #124]	; (8002d74 <HAL_GPIO_DeInit+0x214>)
 8002cf6:	4b1f      	ldr	r3, [pc, #124]	; (8002d74 <HAL_GPIO_DeInit+0x214>)
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	4013      	ands	r3, r2
 8002d00:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002d02:	491c      	ldr	r1, [pc, #112]	; (8002d74 <HAL_GPIO_DeInit+0x214>)
 8002d04:	4b1b      	ldr	r3, [pc, #108]	; (8002d74 <HAL_GPIO_DeInit+0x214>)
 8002d06:	685a      	ldr	r2, [r3, #4]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	43db      	mvns	r3, r3
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002d10:	4918      	ldr	r1, [pc, #96]	; (8002d74 <HAL_GPIO_DeInit+0x214>)
 8002d12:	4b18      	ldr	r3, [pc, #96]	; (8002d74 <HAL_GPIO_DeInit+0x214>)
 8002d14:	689a      	ldr	r2, [r3, #8]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	43db      	mvns	r3, r3
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002d1e:	4915      	ldr	r1, [pc, #84]	; (8002d74 <HAL_GPIO_DeInit+0x214>)
 8002d20:	4b14      	ldr	r3, [pc, #80]	; (8002d74 <HAL_GPIO_DeInit+0x214>)
 8002d22:	68da      	ldr	r2, [r3, #12]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	43db      	mvns	r3, r3
 8002d28:	4013      	ands	r3, r2
 8002d2a:	60cb      	str	r3, [r1, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	3301      	adds	r3, #1
 8002d30:	617b      	str	r3, [r7, #20]
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	2b0f      	cmp	r3, #15
 8002d36:	f67f af21 	bls.w	8002b7c <HAL_GPIO_DeInit+0x1c>
	  }
    }
  }
}
 8002d3a:	bf00      	nop
 8002d3c:	371c      	adds	r7, #28
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	40013800 	.word	0x40013800
 8002d4c:	40020000 	.word	0x40020000
 8002d50:	40020400 	.word	0x40020400
 8002d54:	40020800 	.word	0x40020800
 8002d58:	40020c00 	.word	0x40020c00
 8002d5c:	40021000 	.word	0x40021000
 8002d60:	40021400 	.word	0x40021400
 8002d64:	40021800 	.word	0x40021800
 8002d68:	40021c00 	.word	0x40021c00
 8002d6c:	40022000 	.word	0x40022000
 8002d70:	40022400 	.word	0x40022400
 8002d74:	40013c00 	.word	0x40013c00

08002d78 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	460b      	mov	r3, r1
 8002d82:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	691a      	ldr	r2, [r3, #16]
 8002d88:	887b      	ldrh	r3, [r7, #2]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d002      	beq.n	8002d96 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d90:	2301      	movs	r3, #1
 8002d92:	73fb      	strb	r3, [r7, #15]
 8002d94:	e001      	b.n	8002d9a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d96:	2300      	movs	r3, #0
 8002d98:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	3714      	adds	r7, #20
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	460b      	mov	r3, r1
 8002db2:	807b      	strh	r3, [r7, #2]
 8002db4:	4613      	mov	r3, r2
 8002db6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002db8:	787b      	ldrb	r3, [r7, #1]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d003      	beq.n	8002dc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dbe:	887a      	ldrh	r2, [r7, #2]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002dc4:	e003      	b.n	8002dce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002dc6:	887b      	ldrh	r3, [r7, #2]
 8002dc8:	041a      	lsls	r2, r3, #16
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	619a      	str	r2, [r3, #24]
}
 8002dce:	bf00      	nop
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr

08002dda <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002dda:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ddc:	b08d      	sub	sp, #52	; 0x34
 8002dde:	af0a      	add	r7, sp, #40	; 0x28
 8002de0:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if(hhcd == NULL)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d101      	bne.n	8002dec <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e048      	b.n	8002e7e <HAL_HCD_Init+0xa4>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if(hhcd->State == HAL_HCD_STATE_RESET)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d106      	bne.n	8002e06 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f00b f973 	bl	800e0ec <HAL_HCD_MspInit>
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2203      	movs	r2, #3
 8002e0a:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4618      	mov	r0, r3
 8002e14:	f007 f98b 	bl	800a12e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	603b      	str	r3, [r7, #0]
 8002e1e:	687e      	ldr	r6, [r7, #4]
 8002e20:	466d      	mov	r5, sp
 8002e22:	f106 0410 	add.w	r4, r6, #16
 8002e26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e2e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e32:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e36:	1d33      	adds	r3, r6, #4
 8002e38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e3a:	6838      	ldr	r0, [r7, #0]
 8002e3c:	f007 f914 	bl	800a068 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2101      	movs	r1, #1
 8002e46:	4618      	mov	r0, r3
 8002e48:	f007 f982 	bl	800a150 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	603b      	str	r3, [r7, #0]
 8002e52:	687e      	ldr	r6, [r7, #4]
 8002e54:	466d      	mov	r5, sp
 8002e56:	f106 0410 	add.w	r4, r6, #16
 8002e5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e62:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e66:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e6a:	1d33      	adds	r3, r6, #4
 8002e6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e6e:	6838      	ldr	r0, [r7, #0]
 8002e70:	f007 fa94 	bl	800a39c <USB_HostInit>

  hhcd->State= HAL_HCD_STATE_READY;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2201      	movs	r2, #1
 8002e78:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e86 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002e86:	b590      	push	{r4, r7, lr}
 8002e88:	b089      	sub	sp, #36	; 0x24
 8002e8a:	af04      	add	r7, sp, #16
 8002e8c:	6078      	str	r0, [r7, #4]
 8002e8e:	4608      	mov	r0, r1
 8002e90:	4611      	mov	r1, r2
 8002e92:	461a      	mov	r2, r3
 8002e94:	4603      	mov	r3, r0
 8002e96:	70fb      	strb	r3, [r7, #3]
 8002e98:	460b      	mov	r3, r1
 8002e9a:	70bb      	strb	r3, [r7, #2]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d101      	bne.n	8002eae <HAL_HCD_HC_Init+0x28>
 8002eaa:	2302      	movs	r3, #2
 8002eac:	e07f      	b.n	8002fae <HAL_HCD_HC_Init+0x128>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8002eb6:	78fa      	ldrb	r2, [r7, #3]
 8002eb8:	6879      	ldr	r1, [r7, #4]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	4413      	add	r3, r2
 8002ec0:	00db      	lsls	r3, r3, #3
 8002ec2:	440b      	add	r3, r1
 8002ec4:	333d      	adds	r3, #61	; 0x3d
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002eca:	78fa      	ldrb	r2, [r7, #3]
 8002ecc:	6879      	ldr	r1, [r7, #4]
 8002ece:	4613      	mov	r3, r2
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	4413      	add	r3, r2
 8002ed4:	00db      	lsls	r3, r3, #3
 8002ed6:	440b      	add	r3, r1
 8002ed8:	3338      	adds	r3, #56	; 0x38
 8002eda:	787a      	ldrb	r2, [r7, #1]
 8002edc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002ede:	78fa      	ldrb	r2, [r7, #3]
 8002ee0:	6879      	ldr	r1, [r7, #4]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	4413      	add	r3, r2
 8002ee8:	00db      	lsls	r3, r3, #3
 8002eea:	440b      	add	r3, r1
 8002eec:	3340      	adds	r3, #64	; 0x40
 8002eee:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002ef0:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002ef2:	78fa      	ldrb	r2, [r7, #3]
 8002ef4:	6879      	ldr	r1, [r7, #4]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	4413      	add	r3, r2
 8002efc:	00db      	lsls	r3, r3, #3
 8002efe:	440b      	add	r3, r1
 8002f00:	3339      	adds	r3, #57	; 0x39
 8002f02:	78fa      	ldrb	r2, [r7, #3]
 8002f04:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002f06:	78fa      	ldrb	r2, [r7, #3]
 8002f08:	6879      	ldr	r1, [r7, #4]
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	4413      	add	r3, r2
 8002f10:	00db      	lsls	r3, r3, #3
 8002f12:	440b      	add	r3, r1
 8002f14:	333f      	adds	r3, #63	; 0x3f
 8002f16:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002f1a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002f1c:	78fa      	ldrb	r2, [r7, #3]
 8002f1e:	78bb      	ldrb	r3, [r7, #2]
 8002f20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f24:	b2d8      	uxtb	r0, r3
 8002f26:	6879      	ldr	r1, [r7, #4]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	4413      	add	r3, r2
 8002f2e:	00db      	lsls	r3, r3, #3
 8002f30:	440b      	add	r3, r1
 8002f32:	333a      	adds	r3, #58	; 0x3a
 8002f34:	4602      	mov	r2, r0
 8002f36:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002f38:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	da0a      	bge.n	8002f56 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002f40:	78fa      	ldrb	r2, [r7, #3]
 8002f42:	6879      	ldr	r1, [r7, #4]
 8002f44:	4613      	mov	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	4413      	add	r3, r2
 8002f4a:	00db      	lsls	r3, r3, #3
 8002f4c:	440b      	add	r3, r1
 8002f4e:	333b      	adds	r3, #59	; 0x3b
 8002f50:	2201      	movs	r2, #1
 8002f52:	701a      	strb	r2, [r3, #0]
 8002f54:	e009      	b.n	8002f6a <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002f56:	78fa      	ldrb	r2, [r7, #3]
 8002f58:	6879      	ldr	r1, [r7, #4]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	4413      	add	r3, r2
 8002f60:	00db      	lsls	r3, r3, #3
 8002f62:	440b      	add	r3, r1
 8002f64:	333b      	adds	r3, #59	; 0x3b
 8002f66:	2200      	movs	r2, #0
 8002f68:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002f6a:	78fa      	ldrb	r2, [r7, #3]
 8002f6c:	6879      	ldr	r1, [r7, #4]
 8002f6e:	4613      	mov	r3, r2
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	4413      	add	r3, r2
 8002f74:	00db      	lsls	r3, r3, #3
 8002f76:	440b      	add	r3, r1
 8002f78:	333c      	adds	r3, #60	; 0x3c
 8002f7a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002f7e:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6818      	ldr	r0, [r3, #0]
 8002f84:	787c      	ldrb	r4, [r7, #1]
 8002f86:	78ba      	ldrb	r2, [r7, #2]
 8002f88:	78f9      	ldrb	r1, [r7, #3]
 8002f8a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002f8c:	9302      	str	r3, [sp, #8]
 8002f8e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002f92:	9301      	str	r3, [sp, #4]
 8002f94:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f98:	9300      	str	r3, [sp, #0]
 8002f9a:	4623      	mov	r3, r4
 8002f9c:	f007 fb28 	bl	800a5f0 <USB_HC_Init>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3714      	adds	r7, #20
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd90      	pop	{r4, r7, pc}

08002fb6 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b084      	sub	sp, #16
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d101      	bne.n	8002fd4 <HAL_HCD_HC_Halt+0x1e>
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	e00f      	b.n	8002ff4 <HAL_HCD_HC_Halt+0x3e>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	78fa      	ldrb	r2, [r7, #3]
 8002fe2:	4611      	mov	r1, r2
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f007 fd6a 	bl	800aabe <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3710      	adds	r7, #16
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t* pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	4608      	mov	r0, r1
 8003006:	4611      	mov	r1, r2
 8003008:	461a      	mov	r2, r3
 800300a:	4603      	mov	r3, r0
 800300c:	70fb      	strb	r3, [r7, #3]
 800300e:	460b      	mov	r3, r1
 8003010:	70bb      	strb	r3, [r7, #2]
 8003012:	4613      	mov	r3, r2
 8003014:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8003016:	78fa      	ldrb	r2, [r7, #3]
 8003018:	6879      	ldr	r1, [r7, #4]
 800301a:	4613      	mov	r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	4413      	add	r3, r2
 8003020:	00db      	lsls	r3, r3, #3
 8003022:	440b      	add	r3, r1
 8003024:	333b      	adds	r3, #59	; 0x3b
 8003026:	78ba      	ldrb	r2, [r7, #2]
 8003028:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800302a:	78fa      	ldrb	r2, [r7, #3]
 800302c:	6879      	ldr	r1, [r7, #4]
 800302e:	4613      	mov	r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	4413      	add	r3, r2
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	440b      	add	r3, r1
 8003038:	333f      	adds	r3, #63	; 0x3f
 800303a:	787a      	ldrb	r2, [r7, #1]
 800303c:	701a      	strb	r2, [r3, #0]

  if(token == 0U)
 800303e:	7c3b      	ldrb	r3, [r7, #16]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d10a      	bne.n	800305a <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003044:	78fa      	ldrb	r2, [r7, #3]
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	4613      	mov	r3, r2
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	4413      	add	r3, r2
 800304e:	00db      	lsls	r3, r3, #3
 8003050:	440b      	add	r3, r1
 8003052:	3342      	adds	r3, #66	; 0x42
 8003054:	2203      	movs	r2, #3
 8003056:	701a      	strb	r2, [r3, #0]
 8003058:	e009      	b.n	800306e <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800305a:	78fa      	ldrb	r2, [r7, #3]
 800305c:	6879      	ldr	r1, [r7, #4]
 800305e:	4613      	mov	r3, r2
 8003060:	009b      	lsls	r3, r3, #2
 8003062:	4413      	add	r3, r2
 8003064:	00db      	lsls	r3, r3, #3
 8003066:	440b      	add	r3, r1
 8003068:	3342      	adds	r3, #66	; 0x42
 800306a:	2202      	movs	r2, #2
 800306c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch(ep_type)
 800306e:	787b      	ldrb	r3, [r7, #1]
 8003070:	2b03      	cmp	r3, #3
 8003072:	f200 80d6 	bhi.w	8003222 <HAL_HCD_HC_SubmitRequest+0x226>
 8003076:	a201      	add	r2, pc, #4	; (adr r2, 800307c <HAL_HCD_HC_SubmitRequest+0x80>)
 8003078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800307c:	0800308d 	.word	0x0800308d
 8003080:	0800320d 	.word	0x0800320d
 8003084:	080030f9 	.word	0x080030f9
 8003088:	08003183 	.word	0x08003183
  {
  case EP_TYPE_CTRL:
    if((token == 1U) && (direction == 0U)) /*send data */
 800308c:	7c3b      	ldrb	r3, [r7, #16]
 800308e:	2b01      	cmp	r3, #1
 8003090:	f040 80c9 	bne.w	8003226 <HAL_HCD_HC_SubmitRequest+0x22a>
 8003094:	78bb      	ldrb	r3, [r7, #2]
 8003096:	2b00      	cmp	r3, #0
 8003098:	f040 80c5 	bne.w	8003226 <HAL_HCD_HC_SubmitRequest+0x22a>
    {
      if (length == 0U)
 800309c:	8b3b      	ldrh	r3, [r7, #24]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d109      	bne.n	80030b6 <HAL_HCD_HC_SubmitRequest+0xba>
      { /* For Status OUT stage, Length==0, Status Out PID = 1 */
        hhcd->hc[ch_num].toggle_out = 1U;
 80030a2:	78fa      	ldrb	r2, [r7, #3]
 80030a4:	6879      	ldr	r1, [r7, #4]
 80030a6:	4613      	mov	r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	4413      	add	r3, r2
 80030ac:	00db      	lsls	r3, r3, #3
 80030ae:	440b      	add	r3, r1
 80030b0:	3351      	adds	r3, #81	; 0x51
 80030b2:	2201      	movs	r2, #1
 80030b4:	701a      	strb	r2, [r3, #0]
      }

      /* Set the Data Toggle bit as per the Flag */
      if (hhcd->hc[ch_num].toggle_out == 0U)
 80030b6:	78fa      	ldrb	r2, [r7, #3]
 80030b8:	6879      	ldr	r1, [r7, #4]
 80030ba:	4613      	mov	r3, r2
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	4413      	add	r3, r2
 80030c0:	00db      	lsls	r3, r3, #3
 80030c2:	440b      	add	r3, r1
 80030c4:	3351      	adds	r3, #81	; 0x51
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d10a      	bne.n	80030e2 <HAL_HCD_HC_SubmitRequest+0xe6>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030cc:	78fa      	ldrb	r2, [r7, #3]
 80030ce:	6879      	ldr	r1, [r7, #4]
 80030d0:	4613      	mov	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	4413      	add	r3, r2
 80030d6:	00db      	lsls	r3, r3, #3
 80030d8:	440b      	add	r3, r1
 80030da:	3342      	adds	r3, #66	; 0x42
 80030dc:	2200      	movs	r2, #0
 80030de:	701a      	strb	r2, [r3, #0]
      else
      { /* Put the PID 1 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    break;
 80030e0:	e0a1      	b.n	8003226 <HAL_HCD_HC_SubmitRequest+0x22a>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80030e2:	78fa      	ldrb	r2, [r7, #3]
 80030e4:	6879      	ldr	r1, [r7, #4]
 80030e6:	4613      	mov	r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	4413      	add	r3, r2
 80030ec:	00db      	lsls	r3, r3, #3
 80030ee:	440b      	add	r3, r1
 80030f0:	3342      	adds	r3, #66	; 0x42
 80030f2:	2202      	movs	r2, #2
 80030f4:	701a      	strb	r2, [r3, #0]
    break;
 80030f6:	e096      	b.n	8003226 <HAL_HCD_HC_SubmitRequest+0x22a>

  case EP_TYPE_BULK:
    if(direction == 0U)
 80030f8:	78bb      	ldrb	r3, [r7, #2]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d120      	bne.n	8003140 <HAL_HCD_HC_SubmitRequest+0x144>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0U)
 80030fe:	78fa      	ldrb	r2, [r7, #3]
 8003100:	6879      	ldr	r1, [r7, #4]
 8003102:	4613      	mov	r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	4413      	add	r3, r2
 8003108:	00db      	lsls	r3, r3, #3
 800310a:	440b      	add	r3, r1
 800310c:	3351      	adds	r3, #81	; 0x51
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d10a      	bne.n	800312a <HAL_HCD_HC_SubmitRequest+0x12e>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003114:	78fa      	ldrb	r2, [r7, #3]
 8003116:	6879      	ldr	r1, [r7, #4]
 8003118:	4613      	mov	r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	4413      	add	r3, r2
 800311e:	00db      	lsls	r3, r3, #3
 8003120:	440b      	add	r3, r1
 8003122:	3342      	adds	r3, #66	; 0x42
 8003124:	2200      	movs	r2, #0
 8003126:	701a      	strb	r2, [r3, #0]
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }

    break;
 8003128:	e07e      	b.n	8003228 <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800312a:	78fa      	ldrb	r2, [r7, #3]
 800312c:	6879      	ldr	r1, [r7, #4]
 800312e:	4613      	mov	r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	4413      	add	r3, r2
 8003134:	00db      	lsls	r3, r3, #3
 8003136:	440b      	add	r3, r1
 8003138:	3342      	adds	r3, #66	; 0x42
 800313a:	2202      	movs	r2, #2
 800313c:	701a      	strb	r2, [r3, #0]
    break;
 800313e:	e073      	b.n	8003228 <HAL_HCD_HC_SubmitRequest+0x22c>
      if( hhcd->hc[ch_num].toggle_in == 0U)
 8003140:	78fa      	ldrb	r2, [r7, #3]
 8003142:	6879      	ldr	r1, [r7, #4]
 8003144:	4613      	mov	r3, r2
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	4413      	add	r3, r2
 800314a:	00db      	lsls	r3, r3, #3
 800314c:	440b      	add	r3, r1
 800314e:	3350      	adds	r3, #80	; 0x50
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d10a      	bne.n	800316c <HAL_HCD_HC_SubmitRequest+0x170>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003156:	78fa      	ldrb	r2, [r7, #3]
 8003158:	6879      	ldr	r1, [r7, #4]
 800315a:	4613      	mov	r3, r2
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	4413      	add	r3, r2
 8003160:	00db      	lsls	r3, r3, #3
 8003162:	440b      	add	r3, r1
 8003164:	3342      	adds	r3, #66	; 0x42
 8003166:	2200      	movs	r2, #0
 8003168:	701a      	strb	r2, [r3, #0]
    break;
 800316a:	e05d      	b.n	8003228 <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800316c:	78fa      	ldrb	r2, [r7, #3]
 800316e:	6879      	ldr	r1, [r7, #4]
 8003170:	4613      	mov	r3, r2
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	4413      	add	r3, r2
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	440b      	add	r3, r1
 800317a:	3342      	adds	r3, #66	; 0x42
 800317c:	2202      	movs	r2, #2
 800317e:	701a      	strb	r2, [r3, #0]
    break;
 8003180:	e052      	b.n	8003228 <HAL_HCD_HC_SubmitRequest+0x22c>
  case EP_TYPE_INTR:
    if(direction == 0U)
 8003182:	78bb      	ldrb	r3, [r7, #2]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d120      	bne.n	80031ca <HAL_HCD_HC_SubmitRequest+0x1ce>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0U)
 8003188:	78fa      	ldrb	r2, [r7, #3]
 800318a:	6879      	ldr	r1, [r7, #4]
 800318c:	4613      	mov	r3, r2
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	4413      	add	r3, r2
 8003192:	00db      	lsls	r3, r3, #3
 8003194:	440b      	add	r3, r1
 8003196:	3351      	adds	r3, #81	; 0x51
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d10a      	bne.n	80031b4 <HAL_HCD_HC_SubmitRequest+0x1b8>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800319e:	78fa      	ldrb	r2, [r7, #3]
 80031a0:	6879      	ldr	r1, [r7, #4]
 80031a2:	4613      	mov	r3, r2
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4413      	add	r3, r2
 80031a8:	00db      	lsls	r3, r3, #3
 80031aa:	440b      	add	r3, r1
 80031ac:	3342      	adds	r3, #66	; 0x42
 80031ae:	2200      	movs	r2, #0
 80031b0:	701a      	strb	r2, [r3, #0]
      else
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    break;
 80031b2:	e039      	b.n	8003228 <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80031b4:	78fa      	ldrb	r2, [r7, #3]
 80031b6:	6879      	ldr	r1, [r7, #4]
 80031b8:	4613      	mov	r3, r2
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	4413      	add	r3, r2
 80031be:	00db      	lsls	r3, r3, #3
 80031c0:	440b      	add	r3, r1
 80031c2:	3342      	adds	r3, #66	; 0x42
 80031c4:	2202      	movs	r2, #2
 80031c6:	701a      	strb	r2, [r3, #0]
    break;
 80031c8:	e02e      	b.n	8003228 <HAL_HCD_HC_SubmitRequest+0x22c>
      if( hhcd->hc[ch_num].toggle_in == 0U)
 80031ca:	78fa      	ldrb	r2, [r7, #3]
 80031cc:	6879      	ldr	r1, [r7, #4]
 80031ce:	4613      	mov	r3, r2
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	4413      	add	r3, r2
 80031d4:	00db      	lsls	r3, r3, #3
 80031d6:	440b      	add	r3, r1
 80031d8:	3350      	adds	r3, #80	; 0x50
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d10a      	bne.n	80031f6 <HAL_HCD_HC_SubmitRequest+0x1fa>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80031e0:	78fa      	ldrb	r2, [r7, #3]
 80031e2:	6879      	ldr	r1, [r7, #4]
 80031e4:	4613      	mov	r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	4413      	add	r3, r2
 80031ea:	00db      	lsls	r3, r3, #3
 80031ec:	440b      	add	r3, r1
 80031ee:	3342      	adds	r3, #66	; 0x42
 80031f0:	2200      	movs	r2, #0
 80031f2:	701a      	strb	r2, [r3, #0]
    break;
 80031f4:	e018      	b.n	8003228 <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80031f6:	78fa      	ldrb	r2, [r7, #3]
 80031f8:	6879      	ldr	r1, [r7, #4]
 80031fa:	4613      	mov	r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	4413      	add	r3, r2
 8003200:	00db      	lsls	r3, r3, #3
 8003202:	440b      	add	r3, r1
 8003204:	3342      	adds	r3, #66	; 0x42
 8003206:	2202      	movs	r2, #2
 8003208:	701a      	strb	r2, [r3, #0]
    break;
 800320a:	e00d      	b.n	8003228 <HAL_HCD_HC_SubmitRequest+0x22c>

  case EP_TYPE_ISOC:
    hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800320c:	78fa      	ldrb	r2, [r7, #3]
 800320e:	6879      	ldr	r1, [r7, #4]
 8003210:	4613      	mov	r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	4413      	add	r3, r2
 8003216:	00db      	lsls	r3, r3, #3
 8003218:	440b      	add	r3, r1
 800321a:	3342      	adds	r3, #66	; 0x42
 800321c:	2200      	movs	r2, #0
 800321e:	701a      	strb	r2, [r3, #0]
    break;
 8003220:	e002      	b.n	8003228 <HAL_HCD_HC_SubmitRequest+0x22c>

  default:
    break;
 8003222:	bf00      	nop
 8003224:	e000      	b.n	8003228 <HAL_HCD_HC_SubmitRequest+0x22c>
    break;
 8003226:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003228:	78fa      	ldrb	r2, [r7, #3]
 800322a:	6879      	ldr	r1, [r7, #4]
 800322c:	4613      	mov	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4413      	add	r3, r2
 8003232:	00db      	lsls	r3, r3, #3
 8003234:	440b      	add	r3, r1
 8003236:	3344      	adds	r3, #68	; 0x44
 8003238:	697a      	ldr	r2, [r7, #20]
 800323a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800323c:	78fa      	ldrb	r2, [r7, #3]
 800323e:	8b39      	ldrh	r1, [r7, #24]
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	4613      	mov	r3, r2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	4413      	add	r3, r2
 8003248:	00db      	lsls	r3, r3, #3
 800324a:	4403      	add	r3, r0
 800324c:	3348      	adds	r3, #72	; 0x48
 800324e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003250:	78fa      	ldrb	r2, [r7, #3]
 8003252:	6879      	ldr	r1, [r7, #4]
 8003254:	4613      	mov	r3, r2
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	4413      	add	r3, r2
 800325a:	00db      	lsls	r3, r3, #3
 800325c:	440b      	add	r3, r1
 800325e:	335c      	adds	r3, #92	; 0x5c
 8003260:	2200      	movs	r2, #0
 8003262:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003264:	78fa      	ldrb	r2, [r7, #3]
 8003266:	6879      	ldr	r1, [r7, #4]
 8003268:	4613      	mov	r3, r2
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	4413      	add	r3, r2
 800326e:	00db      	lsls	r3, r3, #3
 8003270:	440b      	add	r3, r1
 8003272:	334c      	adds	r3, #76	; 0x4c
 8003274:	2200      	movs	r2, #0
 8003276:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003278:	78fa      	ldrb	r2, [r7, #3]
 800327a:	6879      	ldr	r1, [r7, #4]
 800327c:	4613      	mov	r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	4413      	add	r3, r2
 8003282:	00db      	lsls	r3, r3, #3
 8003284:	440b      	add	r3, r1
 8003286:	3339      	adds	r3, #57	; 0x39
 8003288:	78fa      	ldrb	r2, [r7, #3]
 800328a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800328c:	78fa      	ldrb	r2, [r7, #3]
 800328e:	6879      	ldr	r1, [r7, #4]
 8003290:	4613      	mov	r3, r2
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	4413      	add	r3, r2
 8003296:	00db      	lsls	r3, r3, #3
 8003298:	440b      	add	r3, r1
 800329a:	335d      	adds	r3, #93	; 0x5d
 800329c:	2200      	movs	r2, #0
 800329e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6818      	ldr	r0, [r3, #0]
 80032a4:	78fa      	ldrb	r2, [r7, #3]
 80032a6:	4613      	mov	r3, r2
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	4413      	add	r3, r2
 80032ac:	00db      	lsls	r3, r3, #3
 80032ae:	3338      	adds	r3, #56	; 0x38
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	18d1      	adds	r1, r2, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	691b      	ldr	r3, [r3, #16]
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	461a      	mov	r2, r3
 80032bc:	f007 faa8 	bl	800a810 <USB_HC_StartXfer>
 80032c0:	4603      	mov	r3, r0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3708      	adds	r7, #8
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop

080032cc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4618      	mov	r0, r3
 80032e4:	f007 f817 	bl	800a316 <USB_GetMode>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	f040 80f2 	bne.w	80034d4 <HAL_HCD_IRQHandler+0x208>
  {
    /* Avoid spurious interrupt */
    if(__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f006 fffb 	bl	800a2f0 <USB_ReadInterrupts>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	f000 80e8 	beq.w	80034d2 <HAL_HCD_IRQHandler+0x206>
    {
      return;
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4618      	mov	r0, r3
 8003308:	f006 fff2 	bl	800a2f0 <USB_ReadInterrupts>
 800330c:	4603      	mov	r3, r0
 800330e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003312:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003316:	d104      	bne.n	8003322 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003320:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4618      	mov	r0, r3
 8003328:	f006 ffe2 	bl	800a2f0 <USB_ReadInterrupts>
 800332c:	4603      	mov	r3, r0
 800332e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003332:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003336:	d104      	bne.n	8003342 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003340:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4618      	mov	r0, r3
 8003348:	f006 ffd2 	bl	800a2f0 <USB_ReadInterrupts>
 800334c:	4603      	mov	r3, r0
 800334e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003352:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003356:	d104      	bne.n	8003362 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003360:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4618      	mov	r0, r3
 8003368:	f006 ffc2 	bl	800a2f0 <USB_ReadInterrupts>
 800336c:	4603      	mov	r3, r0
 800336e:	f003 0302 	and.w	r3, r3, #2
 8003372:	2b02      	cmp	r3, #2
 8003374:	d103      	bne.n	800337e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2202      	movs	r2, #2
 800337c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4618      	mov	r0, r3
 8003384:	f006 ffb4 	bl	800a2f0 <USB_ReadInterrupts>
 8003388:	4603      	mov	r3, r0
 800338a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800338e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003392:	d118      	bne.n	80033c6 <HAL_HCD_IRQHandler+0xfa>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800339a:	461a      	mov	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80033a8:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );

      /* Handle Host Port Interrupts */
      HAL_HCD_Disconnect_Callback(hhcd);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f00a ff0a 	bl	800e1c4 <HAL_HCD_Disconnect_Callback>
      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2101      	movs	r1, #1
 80033b6:	4618      	mov	r0, r3
 80033b8:	f007 f892 	bl	800a4e0 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80033c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4618      	mov	r0, r3
 80033cc:	f006 ff90 	bl	800a2f0 <USB_ReadInterrupts>
 80033d0:	4603      	mov	r3, r0
 80033d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033d6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033da:	d102      	bne.n	80033e2 <HAL_HCD_IRQHandler+0x116>
    {
      HCD_Port_IRQHandler (hhcd);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f001 f8b5 	bl	800454c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4618      	mov	r0, r3
 80033e8:	f006 ff82 	bl	800a2f0 <USB_ReadInterrupts>
 80033ec:	4603      	mov	r3, r0
 80033ee:	f003 0308 	and.w	r3, r3, #8
 80033f2:	2b08      	cmp	r3, #8
 80033f4:	d106      	bne.n	8003404 <HAL_HCD_IRQHandler+0x138>
    {
      HAL_HCD_SOF_Callback(hhcd);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f00a fec8 	bl	800e18c <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2208      	movs	r2, #8
 8003402:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4618      	mov	r0, r3
 800340a:	f006 ff71 	bl	800a2f0 <USB_ReadInterrupts>
 800340e:	4603      	mov	r3, r0
 8003410:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003414:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003418:	d138      	bne.n	800348c <HAL_HCD_IRQHandler+0x1c0>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4618      	mov	r0, r3
 8003420:	f007 fb3c 	bl	800aa9c <USB_HC_ReadInterrupt>
 8003424:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003426:	2300      	movs	r3, #0
 8003428:	617b      	str	r3, [r7, #20]
 800342a:	e025      	b.n	8003478 <HAL_HCD_IRQHandler+0x1ac>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	f003 030f 	and.w	r3, r3, #15
 8003432:	68ba      	ldr	r2, [r7, #8]
 8003434:	fa22 f303 	lsr.w	r3, r2, r3
 8003438:	f003 0301 	and.w	r3, r3, #1
 800343c:	2b00      	cmp	r3, #0
 800343e:	d018      	beq.n	8003472 <HAL_HCD_IRQHandler+0x1a6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	015a      	lsls	r2, r3, #5
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	4413      	add	r3, r2
 8003448:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003452:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003456:	d106      	bne.n	8003466 <HAL_HCD_IRQHandler+0x19a>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	b2db      	uxtb	r3, r3
 800345c:	4619      	mov	r1, r3
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 f8b3 	bl	80035ca <HCD_HC_IN_IRQHandler>
 8003464:	e005      	b.n	8003472 <HAL_HCD_IRQHandler+0x1a6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler (hhcd, (uint8_t)i);
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	b2db      	uxtb	r3, r3
 800346a:	4619      	mov	r1, r3
 800346c:	6878      	ldr	r0, [r7, #4]
 800346e:	f000 fc4d 	bl	8003d0c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	3301      	adds	r3, #1
 8003476:	617b      	str	r3, [r7, #20]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	689a      	ldr	r2, [r3, #8]
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	429a      	cmp	r2, r3
 8003480:	d8d4      	bhi.n	800342c <HAL_HCD_IRQHandler+0x160>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800348a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4618      	mov	r0, r3
 8003492:	f006 ff2d 	bl	800a2f0 <USB_ReadInterrupts>
 8003496:	4603      	mov	r3, r0
 8003498:	f003 0310 	and.w	r3, r3, #16
 800349c:	2b10      	cmp	r3, #16
 800349e:	d101      	bne.n	80034a4 <HAL_HCD_IRQHandler+0x1d8>
 80034a0:	2301      	movs	r3, #1
 80034a2:	e000      	b.n	80034a6 <HAL_HCD_IRQHandler+0x1da>
 80034a4:	2300      	movs	r3, #0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d014      	beq.n	80034d4 <HAL_HCD_IRQHandler+0x208>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	6812      	ldr	r2, [r2, #0]
 80034b2:	6992      	ldr	r2, [r2, #24]
 80034b4:	f022 0210 	bic.w	r2, r2, #16
 80034b8:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler (hhcd);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 ff9a 	bl	80043f4 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	6812      	ldr	r2, [r2, #0]
 80034c8:	6992      	ldr	r2, [r2, #24]
 80034ca:	f042 0210 	orr.w	r2, r2, #16
 80034ce:	619a      	str	r2, [r3, #24]
 80034d0:	e000      	b.n	80034d4 <HAL_HCD_IRQHandler+0x208>
      return;
 80034d2:	bf00      	nop
    }
  }
}
 80034d4:	3718      	adds	r7, #24
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}

080034da <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80034da:	b580      	push	{r7, lr}
 80034dc:	b082      	sub	sp, #8
 80034de:	af00      	add	r7, sp, #0
 80034e0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d101      	bne.n	80034f0 <HAL_HCD_Start+0x16>
 80034ec:	2302      	movs	r3, #2
 80034ee:	e013      	b.n	8003518 <HAL_HCD_Start+0x3e>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4618      	mov	r0, r3
 80034fe:	f006 fe05 	bl	800a10c <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2101      	movs	r1, #1
 8003508:	4618      	mov	r0, r3
 800350a:	f007 f825 	bl	800a558 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	3708      	adds	r7, #8
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}

08003520 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800352e:	2b01      	cmp	r3, #1
 8003530:	d101      	bne.n	8003536 <HAL_HCD_Stop+0x16>
 8003532:	2302      	movs	r3, #2
 8003534:	e00d      	b.n	8003552 <HAL_HCD_Stop+0x32>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2201      	movs	r2, #1
 800353a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4618      	mov	r0, r3
 8003544:	f007 fc00 	bl	800ad48 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3708      	adds	r7, #8
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}

0800355a <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800355a:	b480      	push	{r7}
 800355c:	b083      	sub	sp, #12
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
 8003562:	460b      	mov	r3, r1
 8003564:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003566:	78fa      	ldrb	r2, [r7, #3]
 8003568:	6879      	ldr	r1, [r7, #4]
 800356a:	4613      	mov	r3, r2
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	4413      	add	r3, r2
 8003570:	00db      	lsls	r3, r3, #3
 8003572:	440b      	add	r3, r1
 8003574:	335c      	adds	r3, #92	; 0x5c
 8003576:	781b      	ldrb	r3, [r3, #0]
}
 8003578:	4618      	mov	r0, r3
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr

08003584 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	460b      	mov	r3, r1
 800358e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003590:	78fa      	ldrb	r2, [r7, #3]
 8003592:	6879      	ldr	r1, [r7, #4]
 8003594:	4613      	mov	r3, r2
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	4413      	add	r3, r2
 800359a:	00db      	lsls	r3, r3, #3
 800359c:	440b      	add	r3, r1
 800359e:	334c      	adds	r3, #76	; 0x4c
 80035a0:	681b      	ldr	r3, [r3, #0]
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr

080035ae <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b082      	sub	sp, #8
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4618      	mov	r0, r3
 80035bc:	f007 f807 	bl	800a5ce <USB_GetCurrentFrame>
 80035c0:	4603      	mov	r3, r0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3708      	adds	r7, #8
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b086      	sub	sp, #24
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
 80035d2:	460b      	mov	r3, r1
 80035d4:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80035e0:	78fb      	ldrb	r3, [r7, #3]
 80035e2:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	015a      	lsls	r2, r3, #5
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	4413      	add	r3, r2
 80035ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f003 0304 	and.w	r3, r3, #4
 80035f6:	2b04      	cmp	r3, #4
 80035f8:	d11a      	bne.n	8003630 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	015a      	lsls	r2, r3, #5
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	4413      	add	r3, r2
 8003602:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003606:	461a      	mov	r2, r3
 8003608:	2304      	movs	r3, #4
 800360a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	015a      	lsls	r2, r3, #5
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	4413      	add	r3, r2
 8003614:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003618:	4619      	mov	r1, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	015a      	lsls	r2, r3, #5
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	4413      	add	r3, r2
 8003622:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	f043 0302 	orr.w	r3, r3, #2
 800362c:	60cb      	str	r3, [r1, #12]
 800362e:	e097      	b.n	8003760 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	015a      	lsls	r2, r3, #5
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	4413      	add	r3, r2
 8003638:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	f003 0320 	and.w	r3, r3, #32
 8003642:	2b20      	cmp	r3, #32
 8003644:	d109      	bne.n	800365a <HCD_HC_IN_IRQHandler+0x90>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	015a      	lsls	r2, r3, #5
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	4413      	add	r3, r2
 800364e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003652:	461a      	mov	r2, r3
 8003654:	2320      	movs	r3, #32
 8003656:	6093      	str	r3, [r2, #8]
 8003658:	e082      	b.n	8003760 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	015a      	lsls	r2, r3, #5
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	4413      	add	r3, r2
 8003662:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f003 0308 	and.w	r3, r3, #8
 800366c:	2b08      	cmp	r3, #8
 800366e:	d135      	bne.n	80036dc <HCD_HC_IN_IRQHandler+0x112>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	015a      	lsls	r2, r3, #5
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	4413      	add	r3, r2
 8003678:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800367c:	4619      	mov	r1, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	015a      	lsls	r2, r3, #5
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	4413      	add	r3, r2
 8003686:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	f043 0302 	orr.w	r3, r3, #2
 8003690:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8003692:	6879      	ldr	r1, [r7, #4]
 8003694:	68fa      	ldr	r2, [r7, #12]
 8003696:	4613      	mov	r3, r2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	4413      	add	r3, r2
 800369c:	00db      	lsls	r3, r3, #3
 800369e:	440b      	add	r3, r1
 80036a0:	335d      	adds	r3, #93	; 0x5d
 80036a2:	2205      	movs	r2, #5
 80036a4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	015a      	lsls	r2, r3, #5
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	4413      	add	r3, r2
 80036ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036b2:	461a      	mov	r2, r3
 80036b4:	2310      	movs	r3, #16
 80036b6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	015a      	lsls	r2, r3, #5
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	4413      	add	r3, r2
 80036c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036c4:	461a      	mov	r2, r3
 80036c6:	2308      	movs	r3, #8
 80036c8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68fa      	ldr	r2, [r7, #12]
 80036d0:	b2d2      	uxtb	r2, r2
 80036d2:	4611      	mov	r1, r2
 80036d4:	4618      	mov	r0, r3
 80036d6:	f007 f9f2 	bl	800aabe <USB_HC_Halt>
 80036da:	e041      	b.n	8003760 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	015a      	lsls	r2, r3, #5
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	4413      	add	r3, r2
 80036e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036f2:	d135      	bne.n	8003760 <HCD_HC_IN_IRQHandler+0x196>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	015a      	lsls	r2, r3, #5
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	4413      	add	r3, r2
 80036fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003700:	4619      	mov	r1, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	015a      	lsls	r2, r3, #5
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	4413      	add	r3, r2
 800370a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	f043 0302 	orr.w	r3, r3, #2
 8003714:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68fa      	ldr	r2, [r7, #12]
 800371c:	b2d2      	uxtb	r2, r2
 800371e:	4611      	mov	r1, r2
 8003720:	4618      	mov	r0, r3
 8003722:	f007 f9cc 	bl	800aabe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	015a      	lsls	r2, r3, #5
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	4413      	add	r3, r2
 800372e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003732:	461a      	mov	r2, r3
 8003734:	2310      	movs	r3, #16
 8003736:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003738:	6879      	ldr	r1, [r7, #4]
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	4613      	mov	r3, r2
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	4413      	add	r3, r2
 8003742:	00db      	lsls	r3, r3, #3
 8003744:	440b      	add	r3, r1
 8003746:	335d      	adds	r3, #93	; 0x5d
 8003748:	2208      	movs	r2, #8
 800374a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	015a      	lsls	r2, r3, #5
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	4413      	add	r3, r2
 8003754:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003758:	461a      	mov	r2, r3
 800375a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800375e:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	015a      	lsls	r2, r3, #5
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	4413      	add	r3, r2
 8003768:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003772:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003776:	d123      	bne.n	80037c0 <HCD_HC_IN_IRQHandler+0x1f6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	015a      	lsls	r2, r3, #5
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	4413      	add	r3, r2
 8003780:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003784:	4619      	mov	r1, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	015a      	lsls	r2, r3, #5
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	4413      	add	r3, r2
 800378e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	f043 0302 	orr.w	r3, r3, #2
 8003798:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	68fa      	ldr	r2, [r7, #12]
 80037a0:	b2d2      	uxtb	r2, r2
 80037a2:	4611      	mov	r1, r2
 80037a4:	4618      	mov	r0, r3
 80037a6:	f007 f98a 	bl	800aabe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	015a      	lsls	r2, r3, #5
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	4413      	add	r3, r2
 80037b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037b6:	461a      	mov	r2, r3
 80037b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80037bc:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80037be:	e2a1      	b.n	8003d04 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	015a      	lsls	r2, r3, #5
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	4413      	add	r3, r2
 80037c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	f040 80c3 	bne.w	800395e <HCD_HC_IN_IRQHandler+0x394>
    if (hhcd->Init.dma_enable != 0U)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	691b      	ldr	r3, [r3, #16]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d01b      	beq.n	8003818 <HCD_HC_IN_IRQHandler+0x24e>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80037e0:	6879      	ldr	r1, [r7, #4]
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	4613      	mov	r3, r2
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	4413      	add	r3, r2
 80037ea:	00db      	lsls	r3, r3, #3
 80037ec:	440b      	add	r3, r1
 80037ee:	3348      	adds	r3, #72	; 0x48
 80037f0:	681a      	ldr	r2, [r3, #0]
                               (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	0159      	lsls	r1, r3, #5
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	440b      	add	r3, r1
 80037fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037fe:	691b      	ldr	r3, [r3, #16]
 8003800:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8003804:	1ad1      	subs	r1, r2, r3
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	68fa      	ldr	r2, [r7, #12]
 800380a:	4613      	mov	r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	4413      	add	r3, r2
 8003810:	00db      	lsls	r3, r3, #3
 8003812:	4403      	add	r3, r0
 8003814:	334c      	adds	r3, #76	; 0x4c
 8003816:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003818:	6879      	ldr	r1, [r7, #4]
 800381a:	68fa      	ldr	r2, [r7, #12]
 800381c:	4613      	mov	r3, r2
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	4413      	add	r3, r2
 8003822:	00db      	lsls	r3, r3, #3
 8003824:	440b      	add	r3, r1
 8003826:	335d      	adds	r3, #93	; 0x5d
 8003828:	2201      	movs	r2, #1
 800382a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800382c:	6879      	ldr	r1, [r7, #4]
 800382e:	68fa      	ldr	r2, [r7, #12]
 8003830:	4613      	mov	r3, r2
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	4413      	add	r3, r2
 8003836:	00db      	lsls	r3, r3, #3
 8003838:	440b      	add	r3, r1
 800383a:	3358      	adds	r3, #88	; 0x58
 800383c:	2200      	movs	r2, #0
 800383e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	015a      	lsls	r2, r3, #5
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	4413      	add	r3, r2
 8003848:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800384c:	461a      	mov	r2, r3
 800384e:	2301      	movs	r3, #1
 8003850:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 8003852:	6879      	ldr	r1, [r7, #4]
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	4613      	mov	r3, r2
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	4413      	add	r3, r2
 800385c:	00db      	lsls	r3, r3, #3
 800385e:	440b      	add	r3, r1
 8003860:	333f      	adds	r3, #63	; 0x3f
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00a      	beq.n	800387e <HCD_HC_IN_IRQHandler+0x2b4>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003868:	6879      	ldr	r1, [r7, #4]
 800386a:	68fa      	ldr	r2, [r7, #12]
 800386c:	4613      	mov	r3, r2
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	4413      	add	r3, r2
 8003872:	00db      	lsls	r3, r3, #3
 8003874:	440b      	add	r3, r1
 8003876:	333f      	adds	r3, #63	; 0x3f
 8003878:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 800387a:	2b02      	cmp	r3, #2
 800387c:	d122      	bne.n	80038c4 <HCD_HC_IN_IRQHandler+0x2fa>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	015a      	lsls	r2, r3, #5
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	4413      	add	r3, r2
 8003886:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800388a:	4619      	mov	r1, r3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	015a      	lsls	r2, r3, #5
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	4413      	add	r3, r2
 8003894:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	f043 0302 	orr.w	r3, r3, #2
 800389e:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68fa      	ldr	r2, [r7, #12]
 80038a6:	b2d2      	uxtb	r2, r2
 80038a8:	4611      	mov	r1, r2
 80038aa:	4618      	mov	r0, r3
 80038ac:	f007 f907 	bl	800aabe <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	015a      	lsls	r2, r3, #5
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	4413      	add	r3, r2
 80038b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038bc:	461a      	mov	r2, r3
 80038be:	2310      	movs	r3, #16
 80038c0:	6093      	str	r3, [r2, #8]
 80038c2:	e035      	b.n	8003930 <HCD_HC_IN_IRQHandler+0x366>
    else if(hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80038c4:	6879      	ldr	r1, [r7, #4]
 80038c6:	68fa      	ldr	r2, [r7, #12]
 80038c8:	4613      	mov	r3, r2
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	4413      	add	r3, r2
 80038ce:	00db      	lsls	r3, r3, #3
 80038d0:	440b      	add	r3, r1
 80038d2:	333f      	adds	r3, #63	; 0x3f
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	2b03      	cmp	r3, #3
 80038d8:	d12a      	bne.n	8003930 <HCD_HC_IN_IRQHandler+0x366>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	015a      	lsls	r2, r3, #5
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	4413      	add	r3, r2
 80038e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038e6:	4619      	mov	r1, r3
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	015a      	lsls	r2, r3, #5
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	4413      	add	r3, r2
 80038f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80038fa:	600b      	str	r3, [r1, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80038fc:	6879      	ldr	r1, [r7, #4]
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	4613      	mov	r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	4413      	add	r3, r2
 8003906:	00db      	lsls	r3, r3, #3
 8003908:	440b      	add	r3, r1
 800390a:	335c      	adds	r3, #92	; 0x5c
 800390c:	2201      	movs	r2, #1
 800390e:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	b2d8      	uxtb	r0, r3
 8003914:	6879      	ldr	r1, [r7, #4]
 8003916:	68fa      	ldr	r2, [r7, #12]
 8003918:	4613      	mov	r3, r2
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	4413      	add	r3, r2
 800391e:	00db      	lsls	r3, r3, #3
 8003920:	440b      	add	r3, r1
 8003922:	335c      	adds	r3, #92	; 0x5c
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	461a      	mov	r2, r3
 8003928:	4601      	mov	r1, r0
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f00a fc58 	bl	800e1e0 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8003930:	6879      	ldr	r1, [r7, #4]
 8003932:	68fa      	ldr	r2, [r7, #12]
 8003934:	4613      	mov	r3, r2
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	4413      	add	r3, r2
 800393a:	00db      	lsls	r3, r3, #3
 800393c:	440b      	add	r3, r1
 800393e:	3350      	adds	r3, #80	; 0x50
 8003940:	781b      	ldrb	r3, [r3, #0]
 8003942:	f083 0301 	eor.w	r3, r3, #1
 8003946:	b2d8      	uxtb	r0, r3
 8003948:	6879      	ldr	r1, [r7, #4]
 800394a:	68fa      	ldr	r2, [r7, #12]
 800394c:	4613      	mov	r3, r2
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	4413      	add	r3, r2
 8003952:	00db      	lsls	r3, r3, #3
 8003954:	440b      	add	r3, r1
 8003956:	3350      	adds	r3, #80	; 0x50
 8003958:	4602      	mov	r2, r0
 800395a:	701a      	strb	r2, [r3, #0]
}
 800395c:	e1d2      	b.n	8003d04 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	015a      	lsls	r2, r3, #5
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	4413      	add	r3, r2
 8003966:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b02      	cmp	r3, #2
 8003972:	f040 80f2 	bne.w	8003b5a <HCD_HC_IN_IRQHandler+0x590>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	015a      	lsls	r2, r3, #5
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	4413      	add	r3, r2
 800397e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003982:	4619      	mov	r1, r3
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	015a      	lsls	r2, r3, #5
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	4413      	add	r3, r2
 800398c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	f023 0302 	bic.w	r3, r3, #2
 8003996:	60cb      	str	r3, [r1, #12]
    if(hhcd->hc[ch_num].state == HC_XFRC)
 8003998:	6879      	ldr	r1, [r7, #4]
 800399a:	68fa      	ldr	r2, [r7, #12]
 800399c:	4613      	mov	r3, r2
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	4413      	add	r3, r2
 80039a2:	00db      	lsls	r3, r3, #3
 80039a4:	440b      	add	r3, r1
 80039a6:	335d      	adds	r3, #93	; 0x5d
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d10a      	bne.n	80039c4 <HCD_HC_IN_IRQHandler+0x3fa>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80039ae:	6879      	ldr	r1, [r7, #4]
 80039b0:	68fa      	ldr	r2, [r7, #12]
 80039b2:	4613      	mov	r3, r2
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	4413      	add	r3, r2
 80039b8:	00db      	lsls	r3, r3, #3
 80039ba:	440b      	add	r3, r1
 80039bc:	335c      	adds	r3, #92	; 0x5c
 80039be:	2201      	movs	r2, #1
 80039c0:	701a      	strb	r2, [r3, #0]
 80039c2:	e0b0      	b.n	8003b26 <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80039c4:	6879      	ldr	r1, [r7, #4]
 80039c6:	68fa      	ldr	r2, [r7, #12]
 80039c8:	4613      	mov	r3, r2
 80039ca:	009b      	lsls	r3, r3, #2
 80039cc:	4413      	add	r3, r2
 80039ce:	00db      	lsls	r3, r3, #3
 80039d0:	440b      	add	r3, r1
 80039d2:	335d      	adds	r3, #93	; 0x5d
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	2b05      	cmp	r3, #5
 80039d8:	d10a      	bne.n	80039f0 <HCD_HC_IN_IRQHandler+0x426>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80039da:	6879      	ldr	r1, [r7, #4]
 80039dc:	68fa      	ldr	r2, [r7, #12]
 80039de:	4613      	mov	r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	4413      	add	r3, r2
 80039e4:	00db      	lsls	r3, r3, #3
 80039e6:	440b      	add	r3, r1
 80039e8:	335c      	adds	r3, #92	; 0x5c
 80039ea:	2205      	movs	r2, #5
 80039ec:	701a      	strb	r2, [r3, #0]
 80039ee:	e09a      	b.n	8003b26 <HCD_HC_IN_IRQHandler+0x55c>
    else if((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80039f0:	6879      	ldr	r1, [r7, #4]
 80039f2:	68fa      	ldr	r2, [r7, #12]
 80039f4:	4613      	mov	r3, r2
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	4413      	add	r3, r2
 80039fa:	00db      	lsls	r3, r3, #3
 80039fc:	440b      	add	r3, r1
 80039fe:	335d      	adds	r3, #93	; 0x5d
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	2b06      	cmp	r3, #6
 8003a04:	d00a      	beq.n	8003a1c <HCD_HC_IN_IRQHandler+0x452>
            (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003a06:	6879      	ldr	r1, [r7, #4]
 8003a08:	68fa      	ldr	r2, [r7, #12]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	4413      	add	r3, r2
 8003a10:	00db      	lsls	r3, r3, #3
 8003a12:	440b      	add	r3, r1
 8003a14:	335d      	adds	r3, #93	; 0x5d
 8003a16:	781b      	ldrb	r3, [r3, #0]
    else if((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003a18:	2b08      	cmp	r3, #8
 8003a1a:	d156      	bne.n	8003aca <HCD_HC_IN_IRQHandler+0x500>
      hhcd->hc[ch_num].ErrCnt++;
 8003a1c:	6879      	ldr	r1, [r7, #4]
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	4613      	mov	r3, r2
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	4413      	add	r3, r2
 8003a26:	00db      	lsls	r3, r3, #3
 8003a28:	440b      	add	r3, r1
 8003a2a:	3358      	adds	r3, #88	; 0x58
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	1c59      	adds	r1, r3, #1
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	68fa      	ldr	r2, [r7, #12]
 8003a34:	4613      	mov	r3, r2
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	4413      	add	r3, r2
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	4403      	add	r3, r0
 8003a3e:	3358      	adds	r3, #88	; 0x58
 8003a40:	6019      	str	r1, [r3, #0]
      if(hhcd->hc[ch_num].ErrCnt > 3U)
 8003a42:	6879      	ldr	r1, [r7, #4]
 8003a44:	68fa      	ldr	r2, [r7, #12]
 8003a46:	4613      	mov	r3, r2
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	4413      	add	r3, r2
 8003a4c:	00db      	lsls	r3, r3, #3
 8003a4e:	440b      	add	r3, r1
 8003a50:	3358      	adds	r3, #88	; 0x58
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2b03      	cmp	r3, #3
 8003a56:	d914      	bls.n	8003a82 <HCD_HC_IN_IRQHandler+0x4b8>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003a58:	6879      	ldr	r1, [r7, #4]
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	4413      	add	r3, r2
 8003a62:	00db      	lsls	r3, r3, #3
 8003a64:	440b      	add	r3, r1
 8003a66:	3358      	adds	r3, #88	; 0x58
 8003a68:	2200      	movs	r2, #0
 8003a6a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003a6c:	6879      	ldr	r1, [r7, #4]
 8003a6e:	68fa      	ldr	r2, [r7, #12]
 8003a70:	4613      	mov	r3, r2
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	4413      	add	r3, r2
 8003a76:	00db      	lsls	r3, r3, #3
 8003a78:	440b      	add	r3, r1
 8003a7a:	335c      	adds	r3, #92	; 0x5c
 8003a7c:	2204      	movs	r2, #4
 8003a7e:	701a      	strb	r2, [r3, #0]
 8003a80:	e009      	b.n	8003a96 <HCD_HC_IN_IRQHandler+0x4cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003a82:	6879      	ldr	r1, [r7, #4]
 8003a84:	68fa      	ldr	r2, [r7, #12]
 8003a86:	4613      	mov	r3, r2
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	4413      	add	r3, r2
 8003a8c:	00db      	lsls	r3, r3, #3
 8003a8e:	440b      	add	r3, r1
 8003a90:	335c      	adds	r3, #92	; 0x5c
 8003a92:	2202      	movs	r2, #2
 8003a94:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	015a      	lsls	r2, r3, #5
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	4413      	add	r3, r2
 8003a9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003aac:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003ab4:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	015a      	lsls	r2, r3, #5
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	4413      	add	r3, r2
 8003abe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	6013      	str	r3, [r2, #0]
 8003ac8:	e02d      	b.n	8003b26 <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003aca:	6879      	ldr	r1, [r7, #4]
 8003acc:	68fa      	ldr	r2, [r7, #12]
 8003ace:	4613      	mov	r3, r2
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	4413      	add	r3, r2
 8003ad4:	00db      	lsls	r3, r3, #3
 8003ad6:	440b      	add	r3, r1
 8003ad8:	335d      	adds	r3, #93	; 0x5d
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	2b03      	cmp	r3, #3
 8003ade:	d122      	bne.n	8003b26 <HCD_HC_IN_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003ae0:	6879      	ldr	r1, [r7, #4]
 8003ae2:	68fa      	ldr	r2, [r7, #12]
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	4413      	add	r3, r2
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	440b      	add	r3, r1
 8003aee:	335c      	adds	r3, #92	; 0x5c
 8003af0:	2202      	movs	r2, #2
 8003af2:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	015a      	lsls	r2, r3, #5
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	4413      	add	r3, r2
 8003afc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003b0a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003b12:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	015a      	lsls	r2, r3, #5
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b20:	461a      	mov	r2, r3
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	015a      	lsls	r2, r3, #5
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	4413      	add	r3, r2
 8003b2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b32:	461a      	mov	r2, r3
 8003b34:	2302      	movs	r3, #2
 8003b36:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	b2d8      	uxtb	r0, r3
 8003b3c:	6879      	ldr	r1, [r7, #4]
 8003b3e:	68fa      	ldr	r2, [r7, #12]
 8003b40:	4613      	mov	r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	4413      	add	r3, r2
 8003b46:	00db      	lsls	r3, r3, #3
 8003b48:	440b      	add	r3, r1
 8003b4a:	335c      	adds	r3, #92	; 0x5c
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	461a      	mov	r2, r3
 8003b50:	4601      	mov	r1, r0
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f00a fb44 	bl	800e1e0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003b58:	e0d4      	b.n	8003d04 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	015a      	lsls	r2, r3, #5
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	4413      	add	r3, r2
 8003b62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b6c:	2b80      	cmp	r3, #128	; 0x80
 8003b6e:	d13f      	bne.n	8003bf0 <HCD_HC_IN_IRQHandler+0x626>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	015a      	lsls	r2, r3, #5
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	4413      	add	r3, r2
 8003b78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	015a      	lsls	r2, r3, #5
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	4413      	add	r3, r2
 8003b86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	f043 0302 	orr.w	r3, r3, #2
 8003b90:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8003b92:	6879      	ldr	r1, [r7, #4]
 8003b94:	68fa      	ldr	r2, [r7, #12]
 8003b96:	4613      	mov	r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	4413      	add	r3, r2
 8003b9c:	00db      	lsls	r3, r3, #3
 8003b9e:	440b      	add	r3, r1
 8003ba0:	3358      	adds	r3, #88	; 0x58
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	1c59      	adds	r1, r3, #1
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	68fa      	ldr	r2, [r7, #12]
 8003baa:	4613      	mov	r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	4413      	add	r3, r2
 8003bb0:	00db      	lsls	r3, r3, #3
 8003bb2:	4403      	add	r3, r0
 8003bb4:	3358      	adds	r3, #88	; 0x58
 8003bb6:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003bb8:	6879      	ldr	r1, [r7, #4]
 8003bba:	68fa      	ldr	r2, [r7, #12]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	4413      	add	r3, r2
 8003bc2:	00db      	lsls	r3, r3, #3
 8003bc4:	440b      	add	r3, r1
 8003bc6:	335d      	adds	r3, #93	; 0x5d
 8003bc8:	2206      	movs	r2, #6
 8003bca:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	68fa      	ldr	r2, [r7, #12]
 8003bd2:	b2d2      	uxtb	r2, r2
 8003bd4:	4611      	mov	r1, r2
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f006 ff71 	bl	800aabe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	015a      	lsls	r2, r3, #5
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	4413      	add	r3, r2
 8003be4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003be8:	461a      	mov	r2, r3
 8003bea:	2380      	movs	r3, #128	; 0x80
 8003bec:	6093      	str	r3, [r2, #8]
}
 8003bee:	e089      	b.n	8003d04 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	015a      	lsls	r2, r3, #5
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	4413      	add	r3, r2
 8003bf8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	f003 0310 	and.w	r3, r3, #16
 8003c02:	2b10      	cmp	r3, #16
 8003c04:	d17e      	bne.n	8003d04 <HCD_HC_IN_IRQHandler+0x73a>
    if(hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003c06:	6879      	ldr	r1, [r7, #4]
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	4413      	add	r3, r2
 8003c10:	00db      	lsls	r3, r3, #3
 8003c12:	440b      	add	r3, r1
 8003c14:	333f      	adds	r3, #63	; 0x3f
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	2b03      	cmp	r3, #3
 8003c1a:	d123      	bne.n	8003c64 <HCD_HC_IN_IRQHandler+0x69a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003c1c:	6879      	ldr	r1, [r7, #4]
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	4613      	mov	r3, r2
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	4413      	add	r3, r2
 8003c26:	00db      	lsls	r3, r3, #3
 8003c28:	440b      	add	r3, r1
 8003c2a:	3358      	adds	r3, #88	; 0x58
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	015a      	lsls	r2, r3, #5
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	4413      	add	r3, r2
 8003c38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	015a      	lsls	r2, r3, #5
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	4413      	add	r3, r2
 8003c46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	f043 0302 	orr.w	r3, r3, #2
 8003c50:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68fa      	ldr	r2, [r7, #12]
 8003c58:	b2d2      	uxtb	r2, r2
 8003c5a:	4611      	mov	r1, r2
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f006 ff2e 	bl	800aabe <USB_HC_Halt>
 8003c62:	e046      	b.n	8003cf2 <HCD_HC_IN_IRQHandler+0x728>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 8003c64:	6879      	ldr	r1, [r7, #4]
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	4413      	add	r3, r2
 8003c6e:	00db      	lsls	r3, r3, #3
 8003c70:	440b      	add	r3, r1
 8003c72:	333f      	adds	r3, #63	; 0x3f
 8003c74:	781b      	ldrb	r3, [r3, #0]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d00a      	beq.n	8003c90 <HCD_HC_IN_IRQHandler+0x6c6>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003c7a:	6879      	ldr	r1, [r7, #4]
 8003c7c:	68fa      	ldr	r2, [r7, #12]
 8003c7e:	4613      	mov	r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	4413      	add	r3, r2
 8003c84:	00db      	lsls	r3, r3, #3
 8003c86:	440b      	add	r3, r1
 8003c88:	333f      	adds	r3, #63	; 0x3f
 8003c8a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d130      	bne.n	8003cf2 <HCD_HC_IN_IRQHandler+0x728>
       hhcd->hc[ch_num].ErrCnt = 0U;
 8003c90:	6879      	ldr	r1, [r7, #4]
 8003c92:	68fa      	ldr	r2, [r7, #12]
 8003c94:	4613      	mov	r3, r2
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	4413      	add	r3, r2
 8003c9a:	00db      	lsls	r3, r3, #3
 8003c9c:	440b      	add	r3, r1
 8003c9e:	3358      	adds	r3, #88	; 0x58
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	601a      	str	r2, [r3, #0]
       if (hhcd->Init.dma_enable == 0U)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d122      	bne.n	8003cf2 <HCD_HC_IN_IRQHandler+0x728>
         hhcd->hc[ch_num].state = HC_NAK;
 8003cac:	6879      	ldr	r1, [r7, #4]
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	4413      	add	r3, r2
 8003cb6:	00db      	lsls	r3, r3, #3
 8003cb8:	440b      	add	r3, r1
 8003cba:	335d      	adds	r3, #93	; 0x5d
 8003cbc:	2203      	movs	r2, #3
 8003cbe:	701a      	strb	r2, [r3, #0]
         __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	015a      	lsls	r2, r3, #5
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	4413      	add	r3, r2
 8003cc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ccc:	4619      	mov	r1, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	015a      	lsls	r2, r3, #5
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	4413      	add	r3, r2
 8003cd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	f043 0302 	orr.w	r3, r3, #2
 8003ce0:	60cb      	str	r3, [r1, #12]
         (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	b2d2      	uxtb	r2, r2
 8003cea:	4611      	mov	r1, r2
 8003cec:	4618      	mov	r0, r3
 8003cee:	f006 fee6 	bl	800aabe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	015a      	lsls	r2, r3, #5
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cfe:	461a      	mov	r2, r3
 8003d00:	2310      	movs	r3, #16
 8003d02:	6093      	str	r3, [r2, #8]
}
 8003d04:	bf00      	nop
 8003d06:	3718      	adds	r7, #24
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	460b      	mov	r3, r1
 8003d16:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003d22:	78fb      	ldrb	r3, [r7, #3]
 8003d24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	015a      	lsls	r2, r3, #5
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	4413      	add	r3, r2
 8003d2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	f003 0304 	and.w	r3, r3, #4
 8003d38:	2b04      	cmp	r3, #4
 8003d3a:	d11a      	bne.n	8003d72 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	015a      	lsls	r2, r3, #5
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	4413      	add	r3, r2
 8003d44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d48:	461a      	mov	r2, r3
 8003d4a:	2304      	movs	r3, #4
 8003d4c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	015a      	lsls	r2, r3, #5
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	4413      	add	r3, r2
 8003d56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	015a      	lsls	r2, r3, #5
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	4413      	add	r3, r2
 8003d64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	f043 0302 	orr.w	r3, r3, #2
 8003d6e:	60cb      	str	r3, [r1, #12]
  }
  else
  {
     /* ... */
  }
}
 8003d70:	e33c      	b.n	80043ec <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	015a      	lsls	r2, r3, #5
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	4413      	add	r3, r2
 8003d7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f003 0320 	and.w	r3, r3, #32
 8003d84:	2b20      	cmp	r3, #32
 8003d86:	d142      	bne.n	8003e0e <HCD_HC_OUT_IRQHandler+0x102>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	015a      	lsls	r2, r3, #5
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	4413      	add	r3, r2
 8003d90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d94:	461a      	mov	r2, r3
 8003d96:	2320      	movs	r3, #32
 8003d98:	6093      	str	r3, [r2, #8]
    if( hhcd->hc[ch_num].do_ping == 1U)
 8003d9a:	6879      	ldr	r1, [r7, #4]
 8003d9c:	68fa      	ldr	r2, [r7, #12]
 8003d9e:	4613      	mov	r3, r2
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	4413      	add	r3, r2
 8003da4:	00db      	lsls	r3, r3, #3
 8003da6:	440b      	add	r3, r1
 8003da8:	333d      	adds	r3, #61	; 0x3d
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	f040 831d 	bne.w	80043ec <HCD_HC_OUT_IRQHandler+0x6e0>
      hhcd->hc[ch_num].do_ping = 0U;
 8003db2:	6879      	ldr	r1, [r7, #4]
 8003db4:	68fa      	ldr	r2, [r7, #12]
 8003db6:	4613      	mov	r3, r2
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	4413      	add	r3, r2
 8003dbc:	00db      	lsls	r3, r3, #3
 8003dbe:	440b      	add	r3, r1
 8003dc0:	333d      	adds	r3, #61	; 0x3d
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003dc6:	6879      	ldr	r1, [r7, #4]
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	4613      	mov	r3, r2
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	4413      	add	r3, r2
 8003dd0:	00db      	lsls	r3, r3, #3
 8003dd2:	440b      	add	r3, r1
 8003dd4:	335c      	adds	r3, #92	; 0x5c
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	015a      	lsls	r2, r3, #5
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	4413      	add	r3, r2
 8003de2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003de6:	4619      	mov	r1, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	015a      	lsls	r2, r3, #5
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	4413      	add	r3, r2
 8003df0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	f043 0302 	orr.w	r3, r3, #2
 8003dfa:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	68fa      	ldr	r2, [r7, #12]
 8003e02:	b2d2      	uxtb	r2, r2
 8003e04:	4611      	mov	r1, r2
 8003e06:	4618      	mov	r0, r3
 8003e08:	f006 fe59 	bl	800aabe <USB_HC_Halt>
}
 8003e0c:	e2ee      	b.n	80043ec <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	015a      	lsls	r2, r3, #5
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	4413      	add	r3, r2
 8003e16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e20:	2b40      	cmp	r3, #64	; 0x40
 8003e22:	d140      	bne.n	8003ea6 <HCD_HC_OUT_IRQHandler+0x19a>
    hhcd->hc[ch_num].state = HC_NYET;
 8003e24:	6879      	ldr	r1, [r7, #4]
 8003e26:	68fa      	ldr	r2, [r7, #12]
 8003e28:	4613      	mov	r3, r2
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	4413      	add	r3, r2
 8003e2e:	00db      	lsls	r3, r3, #3
 8003e30:	440b      	add	r3, r1
 8003e32:	335d      	adds	r3, #93	; 0x5d
 8003e34:	2204      	movs	r2, #4
 8003e36:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003e38:	6879      	ldr	r1, [r7, #4]
 8003e3a:	68fa      	ldr	r2, [r7, #12]
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	4413      	add	r3, r2
 8003e42:	00db      	lsls	r3, r3, #3
 8003e44:	440b      	add	r3, r1
 8003e46:	333d      	adds	r3, #61	; 0x3d
 8003e48:	2201      	movs	r2, #1
 8003e4a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt= 0U;
 8003e4c:	6879      	ldr	r1, [r7, #4]
 8003e4e:	68fa      	ldr	r2, [r7, #12]
 8003e50:	4613      	mov	r3, r2
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	4413      	add	r3, r2
 8003e56:	00db      	lsls	r3, r3, #3
 8003e58:	440b      	add	r3, r1
 8003e5a:	3358      	adds	r3, #88	; 0x58
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	015a      	lsls	r2, r3, #5
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	4413      	add	r3, r2
 8003e68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	015a      	lsls	r2, r3, #5
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	4413      	add	r3, r2
 8003e76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	f043 0302 	orr.w	r3, r3, #2
 8003e80:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	b2d2      	uxtb	r2, r2
 8003e8a:	4611      	mov	r1, r2
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f006 fe16 	bl	800aabe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	015a      	lsls	r2, r3, #5
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	4413      	add	r3, r2
 8003e9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	2340      	movs	r3, #64	; 0x40
 8003ea2:	6093      	str	r3, [r2, #8]
}
 8003ea4:	e2a2      	b.n	80043ec <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	015a      	lsls	r2, r3, #5
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	4413      	add	r3, r2
 8003eae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003eb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ebc:	d123      	bne.n	8003f06 <HCD_HC_OUT_IRQHandler+0x1fa>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	015a      	lsls	r2, r3, #5
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	4413      	add	r3, r2
 8003ec6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eca:	4619      	mov	r1, r3
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	015a      	lsls	r2, r3, #5
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	4413      	add	r3, r2
 8003ed4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	f043 0302 	orr.w	r3, r3, #2
 8003ede:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68fa      	ldr	r2, [r7, #12]
 8003ee6:	b2d2      	uxtb	r2, r2
 8003ee8:	4611      	mov	r1, r2
 8003eea:	4618      	mov	r0, r3
 8003eec:	f006 fde7 	bl	800aabe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	015a      	lsls	r2, r3, #5
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003efc:	461a      	mov	r2, r3
 8003efe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f02:	6093      	str	r3, [r2, #8]
}
 8003f04:	e272      	b.n	80043ec <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	015a      	lsls	r2, r3, #5
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	4413      	add	r3, r2
 8003f0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	f003 0301 	and.w	r3, r3, #1
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d136      	bne.n	8003f8a <HCD_HC_OUT_IRQHandler+0x27e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003f1c:	6879      	ldr	r1, [r7, #4]
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	4613      	mov	r3, r2
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	4413      	add	r3, r2
 8003f26:	00db      	lsls	r3, r3, #3
 8003f28:	440b      	add	r3, r1
 8003f2a:	3358      	adds	r3, #88	; 0x58
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	015a      	lsls	r2, r3, #5
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	4413      	add	r3, r2
 8003f38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f3c:	4619      	mov	r1, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	015a      	lsls	r2, r3, #5
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	4413      	add	r3, r2
 8003f46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	f043 0302 	orr.w	r3, r3, #2
 8003f50:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	68fa      	ldr	r2, [r7, #12]
 8003f58:	b2d2      	uxtb	r2, r2
 8003f5a:	4611      	mov	r1, r2
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f006 fdae 	bl	800aabe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	015a      	lsls	r2, r3, #5
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	4413      	add	r3, r2
 8003f6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f6e:	461a      	mov	r2, r3
 8003f70:	2301      	movs	r3, #1
 8003f72:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003f74:	6879      	ldr	r1, [r7, #4]
 8003f76:	68fa      	ldr	r2, [r7, #12]
 8003f78:	4613      	mov	r3, r2
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	4413      	add	r3, r2
 8003f7e:	00db      	lsls	r3, r3, #3
 8003f80:	440b      	add	r3, r1
 8003f82:	335d      	adds	r3, #93	; 0x5d
 8003f84:	2201      	movs	r2, #1
 8003f86:	701a      	strb	r2, [r3, #0]
}
 8003f88:	e230      	b.n	80043ec <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	015a      	lsls	r2, r3, #5
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	4413      	add	r3, r2
 8003f92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f003 0308 	and.w	r3, r3, #8
 8003f9c:	2b08      	cmp	r3, #8
 8003f9e:	d12c      	bne.n	8003ffa <HCD_HC_OUT_IRQHandler+0x2ee>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	015a      	lsls	r2, r3, #5
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	4413      	add	r3, r2
 8003fa8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fac:	461a      	mov	r2, r3
 8003fae:	2308      	movs	r3, #8
 8003fb0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	015a      	lsls	r2, r3, #5
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	4413      	add	r3, r2
 8003fba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	015a      	lsls	r2, r3, #5
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	4413      	add	r3, r2
 8003fc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	f043 0302 	orr.w	r3, r3, #2
 8003fd2:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	68fa      	ldr	r2, [r7, #12]
 8003fda:	b2d2      	uxtb	r2, r2
 8003fdc:	4611      	mov	r1, r2
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f006 fd6d 	bl	800aabe <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8003fe4:	6879      	ldr	r1, [r7, #4]
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	4613      	mov	r3, r2
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	4413      	add	r3, r2
 8003fee:	00db      	lsls	r3, r3, #3
 8003ff0:	440b      	add	r3, r1
 8003ff2:	335d      	adds	r3, #93	; 0x5d
 8003ff4:	2205      	movs	r2, #5
 8003ff6:	701a      	strb	r2, [r3, #0]
}
 8003ff8:	e1f8      	b.n	80043ec <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	015a      	lsls	r2, r3, #5
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	4413      	add	r3, r2
 8004002:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f003 0310 	and.w	r3, r3, #16
 800400c:	2b10      	cmp	r3, #16
 800400e:	d156      	bne.n	80040be <HCD_HC_OUT_IRQHandler+0x3b2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004010:	6879      	ldr	r1, [r7, #4]
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	4613      	mov	r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	4413      	add	r3, r2
 800401a:	00db      	lsls	r3, r3, #3
 800401c:	440b      	add	r3, r1
 800401e:	3358      	adds	r3, #88	; 0x58
 8004020:	2200      	movs	r2, #0
 8004022:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8004024:	6879      	ldr	r1, [r7, #4]
 8004026:	68fa      	ldr	r2, [r7, #12]
 8004028:	4613      	mov	r3, r2
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	4413      	add	r3, r2
 800402e:	00db      	lsls	r3, r3, #3
 8004030:	440b      	add	r3, r1
 8004032:	335d      	adds	r3, #93	; 0x5d
 8004034:	2203      	movs	r2, #3
 8004036:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004038:	6879      	ldr	r1, [r7, #4]
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	4613      	mov	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	4413      	add	r3, r2
 8004042:	00db      	lsls	r3, r3, #3
 8004044:	440b      	add	r3, r1
 8004046:	333d      	adds	r3, #61	; 0x3d
 8004048:	781b      	ldrb	r3, [r3, #0]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d114      	bne.n	8004078 <HCD_HC_OUT_IRQHandler+0x36c>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 800404e:	6879      	ldr	r1, [r7, #4]
 8004050:	68fa      	ldr	r2, [r7, #12]
 8004052:	4613      	mov	r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	4413      	add	r3, r2
 8004058:	00db      	lsls	r3, r3, #3
 800405a:	440b      	add	r3, r1
 800405c:	333c      	adds	r3, #60	; 0x3c
 800405e:	781b      	ldrb	r3, [r3, #0]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d109      	bne.n	8004078 <HCD_HC_OUT_IRQHandler+0x36c>
        hhcd->hc[ch_num].do_ping = 1U;
 8004064:	6879      	ldr	r1, [r7, #4]
 8004066:	68fa      	ldr	r2, [r7, #12]
 8004068:	4613      	mov	r3, r2
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	4413      	add	r3, r2
 800406e:	00db      	lsls	r3, r3, #3
 8004070:	440b      	add	r3, r1
 8004072:	333d      	adds	r3, #61	; 0x3d
 8004074:	2201      	movs	r2, #1
 8004076:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	015a      	lsls	r2, r3, #5
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	4413      	add	r3, r2
 8004080:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004084:	4619      	mov	r1, r3
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	015a      	lsls	r2, r3, #5
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	4413      	add	r3, r2
 800408e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	f043 0302 	orr.w	r3, r3, #2
 8004098:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	b2d2      	uxtb	r2, r2
 80040a2:	4611      	mov	r1, r2
 80040a4:	4618      	mov	r0, r3
 80040a6:	f006 fd0a 	bl	800aabe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	015a      	lsls	r2, r3, #5
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	4413      	add	r3, r2
 80040b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040b6:	461a      	mov	r2, r3
 80040b8:	2310      	movs	r3, #16
 80040ba:	6093      	str	r3, [r2, #8]
}
 80040bc:	e196      	b.n	80043ec <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	015a      	lsls	r2, r3, #5
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	4413      	add	r3, r2
 80040c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040d0:	2b80      	cmp	r3, #128	; 0x80
 80040d2:	d12c      	bne.n	800412e <HCD_HC_OUT_IRQHandler+0x422>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	015a      	lsls	r2, r3, #5
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	4413      	add	r3, r2
 80040dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040e0:	4619      	mov	r1, r3
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	015a      	lsls	r2, r3, #5
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	4413      	add	r3, r2
 80040ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	f043 0302 	orr.w	r3, r3, #2
 80040f4:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	b2d2      	uxtb	r2, r2
 80040fe:	4611      	mov	r1, r2
 8004100:	4618      	mov	r0, r3
 8004102:	f006 fcdc 	bl	800aabe <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004106:	6879      	ldr	r1, [r7, #4]
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	4613      	mov	r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	4413      	add	r3, r2
 8004110:	00db      	lsls	r3, r3, #3
 8004112:	440b      	add	r3, r1
 8004114:	335d      	adds	r3, #93	; 0x5d
 8004116:	2206      	movs	r2, #6
 8004118:	701a      	strb	r2, [r3, #0]
     __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	015a      	lsls	r2, r3, #5
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	4413      	add	r3, r2
 8004122:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004126:	461a      	mov	r2, r3
 8004128:	2380      	movs	r3, #128	; 0x80
 800412a:	6093      	str	r3, [r2, #8]
}
 800412c:	e15e      	b.n	80043ec <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	015a      	lsls	r2, r3, #5
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	4413      	add	r3, r2
 8004136:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004140:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004144:	d136      	bne.n	80041b4 <HCD_HC_OUT_IRQHandler+0x4a8>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	015a      	lsls	r2, r3, #5
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	4413      	add	r3, r2
 800414e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004152:	4619      	mov	r1, r3
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	015a      	lsls	r2, r3, #5
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	4413      	add	r3, r2
 800415c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	f043 0302 	orr.w	r3, r3, #2
 8004166:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	b2d2      	uxtb	r2, r2
 8004170:	4611      	mov	r1, r2
 8004172:	4618      	mov	r0, r3
 8004174:	f006 fca3 	bl	800aabe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	015a      	lsls	r2, r3, #5
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	4413      	add	r3, r2
 8004180:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004184:	461a      	mov	r2, r3
 8004186:	2310      	movs	r3, #16
 8004188:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	015a      	lsls	r2, r3, #5
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	4413      	add	r3, r2
 8004192:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004196:	461a      	mov	r2, r3
 8004198:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800419c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800419e:	6879      	ldr	r1, [r7, #4]
 80041a0:	68fa      	ldr	r2, [r7, #12]
 80041a2:	4613      	mov	r3, r2
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	4413      	add	r3, r2
 80041a8:	00db      	lsls	r3, r3, #3
 80041aa:	440b      	add	r3, r1
 80041ac:	335d      	adds	r3, #93	; 0x5d
 80041ae:	2208      	movs	r2, #8
 80041b0:	701a      	strb	r2, [r3, #0]
}
 80041b2:	e11b      	b.n	80043ec <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	015a      	lsls	r2, r3, #5
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	4413      	add	r3, r2
 80041bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	f040 8110 	bne.w	80043ec <HCD_HC_OUT_IRQHandler+0x6e0>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	015a      	lsls	r2, r3, #5
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	4413      	add	r3, r2
 80041d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041d8:	4619      	mov	r1, r3
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	015a      	lsls	r2, r3, #5
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	4413      	add	r3, r2
 80041e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	f023 0302 	bic.w	r3, r3, #2
 80041ec:	60cb      	str	r3, [r1, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80041ee:	6879      	ldr	r1, [r7, #4]
 80041f0:	68fa      	ldr	r2, [r7, #12]
 80041f2:	4613      	mov	r3, r2
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	4413      	add	r3, r2
 80041f8:	00db      	lsls	r3, r3, #3
 80041fa:	440b      	add	r3, r1
 80041fc:	335d      	adds	r3, #93	; 0x5d
 80041fe:	781b      	ldrb	r3, [r3, #0]
 8004200:	2b01      	cmp	r3, #1
 8004202:	d12c      	bne.n	800425e <HCD_HC_OUT_IRQHandler+0x552>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004204:	6879      	ldr	r1, [r7, #4]
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	4613      	mov	r3, r2
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	4413      	add	r3, r2
 800420e:	00db      	lsls	r3, r3, #3
 8004210:	440b      	add	r3, r1
 8004212:	335c      	adds	r3, #92	; 0x5c
 8004214:	2201      	movs	r2, #1
 8004216:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK)
 8004218:	6879      	ldr	r1, [r7, #4]
 800421a:	68fa      	ldr	r2, [r7, #12]
 800421c:	4613      	mov	r3, r2
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	4413      	add	r3, r2
 8004222:	00db      	lsls	r3, r3, #3
 8004224:	440b      	add	r3, r1
 8004226:	333f      	adds	r3, #63	; 0x3f
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	2b02      	cmp	r3, #2
 800422c:	f040 80c5 	bne.w	80043ba <HCD_HC_OUT_IRQHandler+0x6ae>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8004230:	6879      	ldr	r1, [r7, #4]
 8004232:	68fa      	ldr	r2, [r7, #12]
 8004234:	4613      	mov	r3, r2
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	4413      	add	r3, r2
 800423a:	00db      	lsls	r3, r3, #3
 800423c:	440b      	add	r3, r1
 800423e:	3351      	adds	r3, #81	; 0x51
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	f083 0301 	eor.w	r3, r3, #1
 8004246:	b2d8      	uxtb	r0, r3
 8004248:	6879      	ldr	r1, [r7, #4]
 800424a:	68fa      	ldr	r2, [r7, #12]
 800424c:	4613      	mov	r3, r2
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	4413      	add	r3, r2
 8004252:	00db      	lsls	r3, r3, #3
 8004254:	440b      	add	r3, r1
 8004256:	3351      	adds	r3, #81	; 0x51
 8004258:	4602      	mov	r2, r0
 800425a:	701a      	strb	r2, [r3, #0]
 800425c:	e0ad      	b.n	80043ba <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800425e:	6879      	ldr	r1, [r7, #4]
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	4613      	mov	r3, r2
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	4413      	add	r3, r2
 8004268:	00db      	lsls	r3, r3, #3
 800426a:	440b      	add	r3, r1
 800426c:	335d      	adds	r3, #93	; 0x5d
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	2b03      	cmp	r3, #3
 8004272:	d10a      	bne.n	800428a <HCD_HC_OUT_IRQHandler+0x57e>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004274:	6879      	ldr	r1, [r7, #4]
 8004276:	68fa      	ldr	r2, [r7, #12]
 8004278:	4613      	mov	r3, r2
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	4413      	add	r3, r2
 800427e:	00db      	lsls	r3, r3, #3
 8004280:	440b      	add	r3, r1
 8004282:	335c      	adds	r3, #92	; 0x5c
 8004284:	2202      	movs	r2, #2
 8004286:	701a      	strb	r2, [r3, #0]
 8004288:	e097      	b.n	80043ba <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800428a:	6879      	ldr	r1, [r7, #4]
 800428c:	68fa      	ldr	r2, [r7, #12]
 800428e:	4613      	mov	r3, r2
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	4413      	add	r3, r2
 8004294:	00db      	lsls	r3, r3, #3
 8004296:	440b      	add	r3, r1
 8004298:	335d      	adds	r3, #93	; 0x5d
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	2b04      	cmp	r3, #4
 800429e:	d10a      	bne.n	80042b6 <HCD_HC_OUT_IRQHandler+0x5aa>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80042a0:	6879      	ldr	r1, [r7, #4]
 80042a2:	68fa      	ldr	r2, [r7, #12]
 80042a4:	4613      	mov	r3, r2
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	4413      	add	r3, r2
 80042aa:	00db      	lsls	r3, r3, #3
 80042ac:	440b      	add	r3, r1
 80042ae:	335c      	adds	r3, #92	; 0x5c
 80042b0:	2202      	movs	r2, #2
 80042b2:	701a      	strb	r2, [r3, #0]
 80042b4:	e081      	b.n	80043ba <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80042b6:	6879      	ldr	r1, [r7, #4]
 80042b8:	68fa      	ldr	r2, [r7, #12]
 80042ba:	4613      	mov	r3, r2
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	4413      	add	r3, r2
 80042c0:	00db      	lsls	r3, r3, #3
 80042c2:	440b      	add	r3, r1
 80042c4:	335d      	adds	r3, #93	; 0x5d
 80042c6:	781b      	ldrb	r3, [r3, #0]
 80042c8:	2b05      	cmp	r3, #5
 80042ca:	d10a      	bne.n	80042e2 <HCD_HC_OUT_IRQHandler+0x5d6>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80042cc:	6879      	ldr	r1, [r7, #4]
 80042ce:	68fa      	ldr	r2, [r7, #12]
 80042d0:	4613      	mov	r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	4413      	add	r3, r2
 80042d6:	00db      	lsls	r3, r3, #3
 80042d8:	440b      	add	r3, r1
 80042da:	335c      	adds	r3, #92	; 0x5c
 80042dc:	2205      	movs	r2, #5
 80042de:	701a      	strb	r2, [r3, #0]
 80042e0:	e06b      	b.n	80043ba <HCD_HC_OUT_IRQHandler+0x6ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80042e2:	6879      	ldr	r1, [r7, #4]
 80042e4:	68fa      	ldr	r2, [r7, #12]
 80042e6:	4613      	mov	r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	4413      	add	r3, r2
 80042ec:	00db      	lsls	r3, r3, #3
 80042ee:	440b      	add	r3, r1
 80042f0:	335d      	adds	r3, #93	; 0x5d
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	2b06      	cmp	r3, #6
 80042f6:	d00a      	beq.n	800430e <HCD_HC_OUT_IRQHandler+0x602>
            (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80042f8:	6879      	ldr	r1, [r7, #4]
 80042fa:	68fa      	ldr	r2, [r7, #12]
 80042fc:	4613      	mov	r3, r2
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	4413      	add	r3, r2
 8004302:	00db      	lsls	r3, r3, #3
 8004304:	440b      	add	r3, r1
 8004306:	335d      	adds	r3, #93	; 0x5d
 8004308:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800430a:	2b08      	cmp	r3, #8
 800430c:	d155      	bne.n	80043ba <HCD_HC_OUT_IRQHandler+0x6ae>
      hhcd->hc[ch_num].ErrCnt++;
 800430e:	6879      	ldr	r1, [r7, #4]
 8004310:	68fa      	ldr	r2, [r7, #12]
 8004312:	4613      	mov	r3, r2
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	4413      	add	r3, r2
 8004318:	00db      	lsls	r3, r3, #3
 800431a:	440b      	add	r3, r1
 800431c:	3358      	adds	r3, #88	; 0x58
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	1c59      	adds	r1, r3, #1
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	68fa      	ldr	r2, [r7, #12]
 8004326:	4613      	mov	r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	4413      	add	r3, r2
 800432c:	00db      	lsls	r3, r3, #3
 800432e:	4403      	add	r3, r0
 8004330:	3358      	adds	r3, #88	; 0x58
 8004332:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8004334:	6879      	ldr	r1, [r7, #4]
 8004336:	68fa      	ldr	r2, [r7, #12]
 8004338:	4613      	mov	r3, r2
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	4413      	add	r3, r2
 800433e:	00db      	lsls	r3, r3, #3
 8004340:	440b      	add	r3, r1
 8004342:	3358      	adds	r3, #88	; 0x58
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	2b03      	cmp	r3, #3
 8004348:	d914      	bls.n	8004374 <HCD_HC_OUT_IRQHandler+0x668>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800434a:	6879      	ldr	r1, [r7, #4]
 800434c:	68fa      	ldr	r2, [r7, #12]
 800434e:	4613      	mov	r3, r2
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	4413      	add	r3, r2
 8004354:	00db      	lsls	r3, r3, #3
 8004356:	440b      	add	r3, r1
 8004358:	3358      	adds	r3, #88	; 0x58
 800435a:	2200      	movs	r2, #0
 800435c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800435e:	6879      	ldr	r1, [r7, #4]
 8004360:	68fa      	ldr	r2, [r7, #12]
 8004362:	4613      	mov	r3, r2
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	4413      	add	r3, r2
 8004368:	00db      	lsls	r3, r3, #3
 800436a:	440b      	add	r3, r1
 800436c:	335c      	adds	r3, #92	; 0x5c
 800436e:	2204      	movs	r2, #4
 8004370:	701a      	strb	r2, [r3, #0]
 8004372:	e009      	b.n	8004388 <HCD_HC_OUT_IRQHandler+0x67c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004374:	6879      	ldr	r1, [r7, #4]
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	4613      	mov	r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	4413      	add	r3, r2
 800437e:	00db      	lsls	r3, r3, #3
 8004380:	440b      	add	r3, r1
 8004382:	335c      	adds	r3, #92	; 0x5c
 8004384:	2202      	movs	r2, #2
 8004386:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	015a      	lsls	r2, r3, #5
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	4413      	add	r3, r2
 8004390:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800439e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80043a6:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	015a      	lsls	r2, r3, #5
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	4413      	add	r3, r2
 80043b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043b4:	461a      	mov	r2, r3
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	015a      	lsls	r2, r3, #5
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	4413      	add	r3, r2
 80043c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043c6:	461a      	mov	r2, r3
 80043c8:	2302      	movs	r3, #2
 80043ca:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	b2d8      	uxtb	r0, r3
 80043d0:	6879      	ldr	r1, [r7, #4]
 80043d2:	68fa      	ldr	r2, [r7, #12]
 80043d4:	4613      	mov	r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	4413      	add	r3, r2
 80043da:	00db      	lsls	r3, r3, #3
 80043dc:	440b      	add	r3, r1
 80043de:	335c      	adds	r3, #92	; 0x5c
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	461a      	mov	r2, r3
 80043e4:	4601      	mov	r1, r0
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f009 fefa 	bl	800e1e0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80043ec:	bf00      	nop
 80043ee:	3718      	adds	r7, #24
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler (HCD_HandleTypeDef *hhcd)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b08a      	sub	sp, #40	; 0x28
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004404:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	6a1b      	ldr	r3, [r3, #32]
 800440c:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	f003 030f 	and.w	r3, r3, #15
 8004414:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	0c5b      	lsrs	r3, r3, #17
 800441a:	f003 030f 	and.w	r3, r3, #15
 800441e:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004420:	69fb      	ldr	r3, [r7, #28]
 8004422:	091b      	lsrs	r3, r3, #4
 8004424:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004428:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	2b02      	cmp	r3, #2
 800442e:	d003      	beq.n	8004438 <HCD_RXQLVL_IRQHandler+0x44>
 8004430:	2b05      	cmp	r3, #5
 8004432:	f000 8082 	beq.w	800453a <HCD_RXQLVL_IRQHandler+0x146>
    break;

  case GRXSTS_PKTSTS_IN_XFER_COMP:
  case GRXSTS_PKTSTS_CH_HALTED:
  default:
    break;
 8004436:	e083      	b.n	8004540 <HCD_RXQLVL_IRQHandler+0x14c>
    if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void  *)0))
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d07f      	beq.n	800453e <HCD_RXQLVL_IRQHandler+0x14a>
 800443e:	6879      	ldr	r1, [r7, #4]
 8004440:	69ba      	ldr	r2, [r7, #24]
 8004442:	4613      	mov	r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	4413      	add	r3, r2
 8004448:	00db      	lsls	r3, r3, #3
 800444a:	440b      	add	r3, r1
 800444c:	3344      	adds	r3, #68	; 0x44
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d074      	beq.n	800453e <HCD_RXQLVL_IRQHandler+0x14a>
      (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6818      	ldr	r0, [r3, #0]
 8004458:	6879      	ldr	r1, [r7, #4]
 800445a:	69ba      	ldr	r2, [r7, #24]
 800445c:	4613      	mov	r3, r2
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	4413      	add	r3, r2
 8004462:	00db      	lsls	r3, r3, #3
 8004464:	440b      	add	r3, r1
 8004466:	3344      	adds	r3, #68	; 0x44
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	693a      	ldr	r2, [r7, #16]
 800446c:	b292      	uxth	r2, r2
 800446e:	4619      	mov	r1, r3
 8004470:	f005 ff15 	bl	800a29e <USB_ReadPacket>
      hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004474:	6879      	ldr	r1, [r7, #4]
 8004476:	69ba      	ldr	r2, [r7, #24]
 8004478:	4613      	mov	r3, r2
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	4413      	add	r3, r2
 800447e:	00db      	lsls	r3, r3, #3
 8004480:	440b      	add	r3, r1
 8004482:	3344      	adds	r3, #68	; 0x44
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	18d1      	adds	r1, r2, r3
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	4613      	mov	r3, r2
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	4413      	add	r3, r2
 8004494:	00db      	lsls	r3, r3, #3
 8004496:	4403      	add	r3, r0
 8004498:	3344      	adds	r3, #68	; 0x44
 800449a:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].xfer_count  += pktcnt;
 800449c:	6879      	ldr	r1, [r7, #4]
 800449e:	69ba      	ldr	r2, [r7, #24]
 80044a0:	4613      	mov	r3, r2
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	4413      	add	r3, r2
 80044a6:	00db      	lsls	r3, r3, #3
 80044a8:	440b      	add	r3, r1
 80044aa:	334c      	adds	r3, #76	; 0x4c
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	18d1      	adds	r1, r2, r3
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	69ba      	ldr	r2, [r7, #24]
 80044b6:	4613      	mov	r3, r2
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	4413      	add	r3, r2
 80044bc:	00db      	lsls	r3, r3, #3
 80044be:	4403      	add	r3, r0
 80044c0:	334c      	adds	r3, #76	; 0x4c
 80044c2:	6019      	str	r1, [r3, #0]
      if((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80044c4:	69bb      	ldr	r3, [r7, #24]
 80044c6:	015a      	lsls	r2, r3, #5
 80044c8:	6a3b      	ldr	r3, [r7, #32]
 80044ca:	4413      	add	r3, r2
 80044cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044d0:	691a      	ldr	r2, [r3, #16]
 80044d2:	4b1d      	ldr	r3, [pc, #116]	; (8004548 <HCD_RXQLVL_IRQHandler+0x154>)
 80044d4:	4013      	ands	r3, r2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d031      	beq.n	800453e <HCD_RXQLVL_IRQHandler+0x14a>
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	015a      	lsls	r2, r3, #5
 80044de:	6a3b      	ldr	r3, [r7, #32]
 80044e0:	4413      	add	r3, r2
 80044e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80044f0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80044f8:	60fb      	str	r3, [r7, #12]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80044fa:	69bb      	ldr	r3, [r7, #24]
 80044fc:	015a      	lsls	r2, r3, #5
 80044fe:	6a3b      	ldr	r3, [r7, #32]
 8004500:	4413      	add	r3, r2
 8004502:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004506:	461a      	mov	r2, r3
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6013      	str	r3, [r2, #0]
        hhcd->hc[ch_num].toggle_in ^= 1U;
 800450c:	6879      	ldr	r1, [r7, #4]
 800450e:	69ba      	ldr	r2, [r7, #24]
 8004510:	4613      	mov	r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	4413      	add	r3, r2
 8004516:	00db      	lsls	r3, r3, #3
 8004518:	440b      	add	r3, r1
 800451a:	3350      	adds	r3, #80	; 0x50
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	f083 0301 	eor.w	r3, r3, #1
 8004522:	b2d8      	uxtb	r0, r3
 8004524:	6879      	ldr	r1, [r7, #4]
 8004526:	69ba      	ldr	r2, [r7, #24]
 8004528:	4613      	mov	r3, r2
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	4413      	add	r3, r2
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	440b      	add	r3, r1
 8004532:	3350      	adds	r3, #80	; 0x50
 8004534:	4602      	mov	r2, r0
 8004536:	701a      	strb	r2, [r3, #0]
    break;
 8004538:	e001      	b.n	800453e <HCD_RXQLVL_IRQHandler+0x14a>
    break;
 800453a:	bf00      	nop
 800453c:	e000      	b.n	8004540 <HCD_RXQLVL_IRQHandler+0x14c>
    break;
 800453e:	bf00      	nop
  }
}
 8004540:	bf00      	nop
 8004542:	3728      	adds	r7, #40	; 0x28
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}
 8004548:	1ff80000 	.word	0x1ff80000

0800454c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler (HCD_HandleTypeDef *hhcd)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b086      	sub	sp, #24
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004578:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f003 0302 	and.w	r3, r3, #2
 8004580:	2b02      	cmp	r3, #2
 8004582:	d113      	bne.n	80045ac <HCD_Port_IRQHandler+0x60>
  {
    if((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f003 0301 	and.w	r3, r3, #1
 800458a:	2b01      	cmp	r3, #1
 800458c:	d10a      	bne.n	80045a4 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	6812      	ldr	r2, [r2, #0]
 8004596:	6992      	ldr	r2, [r2, #24]
 8004598:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800459c:	619a      	str	r2, [r3, #24]
      HAL_HCD_Connect_Callback(hhcd);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f009 fe02 	bl	800e1a8 <HAL_HCD_Connect_Callback>
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	f043 0302 	orr.w	r3, r3, #2
 80045aa:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f003 0308 	and.w	r3, r3, #8
 80045b2:	2b08      	cmp	r3, #8
 80045b4:	d148      	bne.n	8004648 <HCD_Port_IRQHandler+0xfc>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	f043 0308 	orr.w	r3, r3, #8
 80045bc:	60bb      	str	r3, [r7, #8]

    if((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f003 0304 	and.w	r3, r3, #4
 80045c4:	2b04      	cmp	r3, #4
 80045c6:	d129      	bne.n	800461c <HCD_Port_IRQHandler+0xd0>
    {
      if(hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	699b      	ldr	r3, [r3, #24]
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d113      	bne.n	80045f8 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80045d6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80045da:	d106      	bne.n	80045ea <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2102      	movs	r1, #2
 80045e2:	4618      	mov	r0, r3
 80045e4:	f005 ff7c 	bl	800a4e0 <USB_InitFSLSPClkSel>
 80045e8:	e011      	b.n	800460e <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	2101      	movs	r1, #1
 80045f0:	4618      	mov	r0, r3
 80045f2:	f005 ff75 	bl	800a4e0 <USB_InitFSLSPClkSel>
 80045f6:	e00a      	b.n	800460e <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if(hhcd->Init.speed == HCD_SPEED_FULL)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	2b03      	cmp	r3, #3
 80045fe:	d106      	bne.n	800460e <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004606:	461a      	mov	r2, r3
 8004608:	f64e 2360 	movw	r3, #60000	; 0xea60
 800460c:	6053      	str	r3, [r2, #4]
        }
      }

      HAL_HCD_PortEnabled_Callback(hhcd);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f009 fdf4 	bl	800e1fc <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f009 fdc7 	bl	800e1a8 <HAL_HCD_Connect_Callback>
 800461a:	e015      	b.n	8004648 <HCD_Port_IRQHandler+0xfc>
    }
    else
    {
      HAL_HCD_PortDisabled_Callback(hhcd);
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	f009 fdfb 	bl	800e218 <HAL_HCD_PortDisabled_Callback>

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004628:	461a      	mov	r2, r3
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004636:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	6812      	ldr	r2, [r2, #0]
 8004640:	6992      	ldr	r2, [r2, #24]
 8004642:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004646:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f003 0320 	and.w	r3, r3, #32
 800464e:	2b20      	cmp	r3, #32
 8004650:	d103      	bne.n	800465a <HCD_Port_IRQHandler+0x10e>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	f043 0320 	orr.w	r3, r3, #32
 8004658:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004660:	461a      	mov	r2, r3
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	6013      	str	r3, [r2, #0]
}
 8004666:	bf00      	nop
 8004668:	3718      	adds	r7, #24
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
	...

08004670 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d101      	bne.n	8004682 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e07e      	b.n	8004780 <HAL_I2C_Init+0x110>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004688:	b2db      	uxtb	r3, r3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d106      	bne.n	800469c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f009 fa40 	bl	800db1c <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2224      	movs	r2, #36	; 0x24
 80046a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	6812      	ldr	r2, [r2, #0]
 80046ac:	6812      	ldr	r2, [r2, #0]
 80046ae:	f022 0201 	bic.w	r2, r2, #1
 80046b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	6852      	ldr	r2, [r2, #4]
 80046bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80046c0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	687a      	ldr	r2, [r7, #4]
 80046c8:	6812      	ldr	r2, [r2, #0]
 80046ca:	6892      	ldr	r2, [r2, #8]
 80046cc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80046d0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d107      	bne.n	80046ea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	687a      	ldr	r2, [r7, #4]
 80046e0:	6892      	ldr	r2, [r2, #8]
 80046e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046e6:	609a      	str	r2, [r3, #8]
 80046e8:	e006      	b.n	80046f8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	6892      	ldr	r2, [r2, #8]
 80046f2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80046f6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	d104      	bne.n	800470a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004708:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	6859      	ldr	r1, [r3, #4]
 8004714:	4b1c      	ldr	r3, [pc, #112]	; (8004788 <HAL_I2C_Init+0x118>)
 8004716:	430b      	orrs	r3, r1
 8004718:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	6812      	ldr	r2, [r2, #0]
 8004722:	68d2      	ldr	r2, [r2, #12]
 8004724:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004728:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	6911      	ldr	r1, [r2, #16]
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	6952      	ldr	r2, [r2, #20]
 8004736:	4311      	orrs	r1, r2
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	6992      	ldr	r2, [r2, #24]
 800473c:	0212      	lsls	r2, r2, #8
 800473e:	430a      	orrs	r2, r1
 8004740:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	69d1      	ldr	r1, [r2, #28]
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	6a12      	ldr	r2, [r2, #32]
 800474e:	430a      	orrs	r2, r1
 8004750:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	6812      	ldr	r2, [r2, #0]
 800475a:	6812      	ldr	r2, [r2, #0]
 800475c:	f042 0201 	orr.w	r2, r2, #1
 8004760:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2220      	movs	r2, #32
 800476c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800477e:	2300      	movs	r3, #0
}
 8004780:	4618      	mov	r0, r3
 8004782:	3708      	adds	r7, #8
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	02008000 	.word	0x02008000

0800478c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b088      	sub	sp, #32
 8004790:	af02      	add	r7, sp, #8
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	4608      	mov	r0, r1
 8004796:	4611      	mov	r1, r2
 8004798:	461a      	mov	r2, r3
 800479a:	4603      	mov	r3, r0
 800479c:	817b      	strh	r3, [r7, #10]
 800479e:	460b      	mov	r3, r1
 80047a0:	813b      	strh	r3, [r7, #8]
 80047a2:	4613      	mov	r3, r2
 80047a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80047a6:	2300      	movs	r3, #0
 80047a8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	2b20      	cmp	r3, #32
 80047b4:	f040 8109 	bne.w	80049ca <HAL_I2C_Mem_Write+0x23e>
  {
    if ((pData == NULL) || (Size == 0U))
 80047b8:	6a3b      	ldr	r3, [r7, #32]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d002      	beq.n	80047c4 <HAL_I2C_Mem_Write+0x38>
 80047be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d101      	bne.n	80047c8 <HAL_I2C_Mem_Write+0x3c>
    {
      return  HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e101      	b.n	80049cc <HAL_I2C_Mem_Write+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d101      	bne.n	80047d6 <HAL_I2C_Mem_Write+0x4a>
 80047d2:	2302      	movs	r3, #2
 80047d4:	e0fa      	b.n	80049cc <HAL_I2C_Mem_Write+0x240>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2201      	movs	r2, #1
 80047da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80047de:	f7fb ff05 	bl	80005ec <HAL_GetTick>
 80047e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	9300      	str	r3, [sp, #0]
 80047e8:	2319      	movs	r3, #25
 80047ea:	2201      	movs	r2, #1
 80047ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80047f0:	68f8      	ldr	r0, [r7, #12]
 80047f2:	f000 fbd9 	bl	8004fa8 <I2C_WaitOnFlagUntilTimeout>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d001      	beq.n	8004800 <HAL_I2C_Mem_Write+0x74>
    {
      return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e0e5      	b.n	80049cc <HAL_I2C_Mem_Write+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2221      	movs	r2, #33	; 0x21
 8004804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2240      	movs	r2, #64	; 0x40
 800480c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2200      	movs	r2, #0
 8004814:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6a3a      	ldr	r2, [r7, #32]
 800481a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004820:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2200      	movs	r2, #0
 8004826:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004828:	88f8      	ldrh	r0, [r7, #6]
 800482a:	893a      	ldrh	r2, [r7, #8]
 800482c:	8979      	ldrh	r1, [r7, #10]
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	9301      	str	r3, [sp, #4]
 8004832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004834:	9300      	str	r3, [sp, #0]
 8004836:	4603      	mov	r3, r0
 8004838:	68f8      	ldr	r0, [r7, #12]
 800483a:	f000 fad1 	bl	8004de0 <I2C_RequestMemoryWrite>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00f      	beq.n	8004864 <HAL_I2C_Mem_Write+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004848:	2b04      	cmp	r3, #4
 800484a:	d105      	bne.n	8004858 <HAL_I2C_Mem_Write+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2200      	movs	r2, #0
 8004850:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	e0b9      	b.n	80049cc <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e0b3      	b.n	80049cc <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004868:	b29b      	uxth	r3, r3
 800486a:	2bff      	cmp	r3, #255	; 0xff
 800486c:	d90e      	bls.n	800488c <HAL_I2C_Mem_Write+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	22ff      	movs	r2, #255	; 0xff
 8004872:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004878:	b2da      	uxtb	r2, r3
 800487a:	8979      	ldrh	r1, [r7, #10]
 800487c:	2300      	movs	r3, #0
 800487e:	9300      	str	r3, [sp, #0]
 8004880:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004884:	68f8      	ldr	r0, [r7, #12]
 8004886:	f000 fca3 	bl	80051d0 <I2C_TransferConfig>
 800488a:	e00f      	b.n	80048ac <HAL_I2C_Mem_Write+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004890:	b29a      	uxth	r2, r3
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800489a:	b2da      	uxtb	r2, r3
 800489c:	8979      	ldrh	r1, [r7, #10]
 800489e:	2300      	movs	r3, #0
 80048a0:	9300      	str	r3, [sp, #0]
 80048a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80048a6:	68f8      	ldr	r0, [r7, #12]
 80048a8:	f000 fc92 	bl	80051d0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048ac:	697a      	ldr	r2, [r7, #20]
 80048ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048b0:	68f8      	ldr	r0, [r7, #12]
 80048b2:	f000 fbb3 	bl	800501c <I2C_WaitOnTXISFlagUntilTimeout>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d007      	beq.n	80048cc <HAL_I2C_Mem_Write+0x140>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048c0:	2b04      	cmp	r3, #4
 80048c2:	d101      	bne.n	80048c8 <HAL_I2C_Mem_Write+0x13c>
        {
          return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e081      	b.n	80049cc <HAL_I2C_Mem_Write+0x240>
        }
        else
        {
          return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e07f      	b.n	80049cc <HAL_I2C_Mem_Write+0x240>
        }
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d4:	1c58      	adds	r0, r3, #1
 80048d6:	68f9      	ldr	r1, [r7, #12]
 80048d8:	6248      	str	r0, [r1, #36]	; 0x24
 80048da:	781b      	ldrb	r3, [r3, #0]
 80048dc:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	3b01      	subs	r3, #1
 80048e6:	b29a      	uxth	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048f0:	3b01      	subs	r3, #1
 80048f2:	b29a      	uxth	r2, r3
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d135      	bne.n	800496c <HAL_I2C_Mem_Write+0x1e0>
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004904:	b29b      	uxth	r3, r3
 8004906:	2b00      	cmp	r3, #0
 8004908:	d030      	beq.n	800496c <HAL_I2C_Mem_Write+0x1e0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	9300      	str	r3, [sp, #0]
 800490e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004910:	2200      	movs	r2, #0
 8004912:	2180      	movs	r1, #128	; 0x80
 8004914:	68f8      	ldr	r0, [r7, #12]
 8004916:	f000 fb47 	bl	8004fa8 <I2C_WaitOnFlagUntilTimeout>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d001      	beq.n	8004924 <HAL_I2C_Mem_Write+0x198>
        {
          return HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	e053      	b.n	80049cc <HAL_I2C_Mem_Write+0x240>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004928:	b29b      	uxth	r3, r3
 800492a:	2bff      	cmp	r3, #255	; 0xff
 800492c:	d90e      	bls.n	800494c <HAL_I2C_Mem_Write+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	22ff      	movs	r2, #255	; 0xff
 8004932:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004938:	b2da      	uxtb	r2, r3
 800493a:	8979      	ldrh	r1, [r7, #10]
 800493c:	2300      	movs	r3, #0
 800493e:	9300      	str	r3, [sp, #0]
 8004940:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004944:	68f8      	ldr	r0, [r7, #12]
 8004946:	f000 fc43 	bl	80051d0 <I2C_TransferConfig>
 800494a:	e00f      	b.n	800496c <HAL_I2C_Mem_Write+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004950:	b29a      	uxth	r2, r3
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800495a:	b2da      	uxtb	r2, r3
 800495c:	8979      	ldrh	r1, [r7, #10]
 800495e:	2300      	movs	r3, #0
 8004960:	9300      	str	r3, [sp, #0]
 8004962:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004966:	68f8      	ldr	r0, [r7, #12]
 8004968:	f000 fc32 	bl	80051d0 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004970:	b29b      	uxth	r3, r3
 8004972:	2b00      	cmp	r3, #0
 8004974:	d19a      	bne.n	80048ac <HAL_I2C_Mem_Write+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004976:	697a      	ldr	r2, [r7, #20]
 8004978:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800497a:	68f8      	ldr	r0, [r7, #12]
 800497c:	f000 fb8e 	bl	800509c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d007      	beq.n	8004996 <HAL_I2C_Mem_Write+0x20a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800498a:	2b04      	cmp	r3, #4
 800498c:	d101      	bne.n	8004992 <HAL_I2C_Mem_Write+0x206>
      {
        return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e01c      	b.n	80049cc <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e01a      	b.n	80049cc <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	2220      	movs	r2, #32
 800499c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	6859      	ldr	r1, [r3, #4]
 80049a8:	4b0a      	ldr	r3, [pc, #40]	; (80049d4 <HAL_I2C_Mem_Write+0x248>)
 80049aa:	400b      	ands	r3, r1
 80049ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2220      	movs	r2, #32
 80049b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2200      	movs	r2, #0
 80049ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80049c6:	2300      	movs	r3, #0
 80049c8:	e000      	b.n	80049cc <HAL_I2C_Mem_Write+0x240>
  }
  else
  {
    return HAL_BUSY;
 80049ca:	2302      	movs	r3, #2
  }
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3718      	adds	r7, #24
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	fe00e800 	.word	0xfe00e800

080049d8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b088      	sub	sp, #32
 80049dc:	af02      	add	r7, sp, #8
 80049de:	60f8      	str	r0, [r7, #12]
 80049e0:	4608      	mov	r0, r1
 80049e2:	4611      	mov	r1, r2
 80049e4:	461a      	mov	r2, r3
 80049e6:	4603      	mov	r3, r0
 80049e8:	817b      	strh	r3, [r7, #10]
 80049ea:	460b      	mov	r3, r1
 80049ec:	813b      	strh	r3, [r7, #8]
 80049ee:	4613      	mov	r3, r2
 80049f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80049f2:	2300      	movs	r3, #0
 80049f4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	2b20      	cmp	r3, #32
 8004a00:	f040 8107 	bne.w	8004c12 <HAL_I2C_Mem_Read+0x23a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a04:	6a3b      	ldr	r3, [r7, #32]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d002      	beq.n	8004a10 <HAL_I2C_Mem_Read+0x38>
 8004a0a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d101      	bne.n	8004a14 <HAL_I2C_Mem_Read+0x3c>
    {
      return  HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e0ff      	b.n	8004c14 <HAL_I2C_Mem_Read+0x23c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d101      	bne.n	8004a22 <HAL_I2C_Mem_Read+0x4a>
 8004a1e:	2302      	movs	r3, #2
 8004a20:	e0f8      	b.n	8004c14 <HAL_I2C_Mem_Read+0x23c>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004a2a:	f7fb fddf 	bl	80005ec <HAL_GetTick>
 8004a2e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	9300      	str	r3, [sp, #0]
 8004a34:	2319      	movs	r3, #25
 8004a36:	2201      	movs	r2, #1
 8004a38:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a3c:	68f8      	ldr	r0, [r7, #12]
 8004a3e:	f000 fab3 	bl	8004fa8 <I2C_WaitOnFlagUntilTimeout>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d001      	beq.n	8004a4c <HAL_I2C_Mem_Read+0x74>
    {
      return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e0e3      	b.n	8004c14 <HAL_I2C_Mem_Read+0x23c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2222      	movs	r2, #34	; 0x22
 8004a50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2240      	movs	r2, #64	; 0x40
 8004a58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6a3a      	ldr	r2, [r7, #32]
 8004a66:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004a6c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004a74:	88f8      	ldrh	r0, [r7, #6]
 8004a76:	893a      	ldrh	r2, [r7, #8]
 8004a78:	8979      	ldrh	r1, [r7, #10]
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	9301      	str	r3, [sp, #4]
 8004a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a80:	9300      	str	r3, [sp, #0]
 8004a82:	4603      	mov	r3, r0
 8004a84:	68f8      	ldr	r0, [r7, #12]
 8004a86:	f000 fa0b 	bl	8004ea0 <I2C_RequestMemoryRead>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d00f      	beq.n	8004ab0 <HAL_I2C_Mem_Read+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a94:	2b04      	cmp	r3, #4
 8004a96:	d105      	bne.n	8004aa4 <HAL_I2C_Mem_Read+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e0b7      	b.n	8004c14 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8004aac:	2303      	movs	r3, #3
 8004aae:	e0b1      	b.n	8004c14 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	2bff      	cmp	r3, #255	; 0xff
 8004ab8:	d90e      	bls.n	8004ad8 <HAL_I2C_Mem_Read+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	22ff      	movs	r2, #255	; 0xff
 8004abe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ac4:	b2da      	uxtb	r2, r3
 8004ac6:	8979      	ldrh	r1, [r7, #10]
 8004ac8:	4b54      	ldr	r3, [pc, #336]	; (8004c1c <HAL_I2C_Mem_Read+0x244>)
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ad0:	68f8      	ldr	r0, [r7, #12]
 8004ad2:	f000 fb7d 	bl	80051d0 <I2C_TransferConfig>
 8004ad6:	e00f      	b.n	8004af8 <HAL_I2C_Mem_Read+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ae6:	b2da      	uxtb	r2, r3
 8004ae8:	8979      	ldrh	r1, [r7, #10]
 8004aea:	4b4c      	ldr	r3, [pc, #304]	; (8004c1c <HAL_I2C_Mem_Read+0x244>)
 8004aec:	9300      	str	r3, [sp, #0]
 8004aee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	f000 fb6c 	bl	80051d0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	9300      	str	r3, [sp, #0]
 8004afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004afe:	2200      	movs	r2, #0
 8004b00:	2104      	movs	r1, #4
 8004b02:	68f8      	ldr	r0, [r7, #12]
 8004b04:	f000 fa50 	bl	8004fa8 <I2C_WaitOnFlagUntilTimeout>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d001      	beq.n	8004b12 <HAL_I2C_Mem_Read+0x13a>
      {
        return HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	e080      	b.n	8004c14 <HAL_I2C_Mem_Read+0x23c>
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b16:	1c59      	adds	r1, r3, #1
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	6251      	str	r1, [r2, #36]	; 0x24
 8004b1c:	68fa      	ldr	r2, [r7, #12]
 8004b1e:	6812      	ldr	r2, [r2, #0]
 8004b20:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b22:	b2d2      	uxtb	r2, r2
 8004b24:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	b29a      	uxth	r2, r3
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d135      	bne.n	8004bb4 <HAL_I2C_Mem_Read+0x1dc>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d030      	beq.n	8004bb4 <HAL_I2C_Mem_Read+0x1dc>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	9300      	str	r3, [sp, #0]
 8004b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b58:	2200      	movs	r2, #0
 8004b5a:	2180      	movs	r1, #128	; 0x80
 8004b5c:	68f8      	ldr	r0, [r7, #12]
 8004b5e:	f000 fa23 	bl	8004fa8 <I2C_WaitOnFlagUntilTimeout>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d001      	beq.n	8004b6c <HAL_I2C_Mem_Read+0x194>
        {
          return HAL_TIMEOUT;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	e053      	b.n	8004c14 <HAL_I2C_Mem_Read+0x23c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	2bff      	cmp	r3, #255	; 0xff
 8004b74:	d90e      	bls.n	8004b94 <HAL_I2C_Mem_Read+0x1bc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	22ff      	movs	r2, #255	; 0xff
 8004b7a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b80:	b2da      	uxtb	r2, r3
 8004b82:	8979      	ldrh	r1, [r7, #10]
 8004b84:	2300      	movs	r3, #0
 8004b86:	9300      	str	r3, [sp, #0]
 8004b88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004b8c:	68f8      	ldr	r0, [r7, #12]
 8004b8e:	f000 fb1f 	bl	80051d0 <I2C_TransferConfig>
 8004b92:	e00f      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x1dc>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b98:	b29a      	uxth	r2, r3
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ba2:	b2da      	uxtb	r2, r3
 8004ba4:	8979      	ldrh	r1, [r7, #10]
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	9300      	str	r3, [sp, #0]
 8004baa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004bae:	68f8      	ldr	r0, [r7, #12]
 8004bb0:	f000 fb0e 	bl	80051d0 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d19c      	bne.n	8004af8 <HAL_I2C_Mem_Read+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004bc2:	68f8      	ldr	r0, [r7, #12]
 8004bc4:	f000 fa6a 	bl	800509c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d007      	beq.n	8004bde <HAL_I2C_Mem_Read+0x206>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bd2:	2b04      	cmp	r3, #4
 8004bd4:	d101      	bne.n	8004bda <HAL_I2C_Mem_Read+0x202>
      {
        return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e01c      	b.n	8004c14 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e01a      	b.n	8004c14 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2220      	movs	r2, #32
 8004be4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	6859      	ldr	r1, [r3, #4]
 8004bf0:	4b0b      	ldr	r3, [pc, #44]	; (8004c20 <HAL_I2C_Mem_Read+0x248>)
 8004bf2:	400b      	ands	r3, r1
 8004bf4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2220      	movs	r2, #32
 8004bfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	e000      	b.n	8004c14 <HAL_I2C_Mem_Read+0x23c>
  }
  else
  {
    return HAL_BUSY;
 8004c12:	2302      	movs	r3, #2
  }
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3718      	adds	r7, #24
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	80002400 	.word	0x80002400
 8004c20:	fe00e800 	.word	0xfe00e800

08004c24 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b088      	sub	sp, #32
 8004c28:	af02      	add	r7, sp, #8
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	607a      	str	r2, [r7, #4]
 8004c2e:	603b      	str	r3, [r7, #0]
 8004c30:	460b      	mov	r3, r1
 8004c32:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = 0U;
 8004c34:	2300      	movs	r3, #0
 8004c36:	617b      	str	r3, [r7, #20]

  __IO uint32_t I2C_Trials = 0U;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	613b      	str	r3, [r7, #16]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	2b20      	cmp	r3, #32
 8004c46:	f040 80c4 	bne.w	8004dd2 <HAL_I2C_IsDeviceReady+0x1ae>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c58:	d101      	bne.n	8004c5e <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8004c5a:	2302      	movs	r3, #2
 8004c5c:	e0ba      	b.n	8004dd4 <HAL_I2C_IsDeviceReady+0x1b0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d101      	bne.n	8004c6c <HAL_I2C_IsDeviceReady+0x48>
 8004c68:	2302      	movs	r3, #2
 8004c6a:	e0b3      	b.n	8004dd4 <HAL_I2C_IsDeviceReady+0x1b0>
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2224      	movs	r2, #36	; 0x24
 8004c78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d105      	bne.n	8004c9a <HAL_I2C_IsDeviceReady+0x76>
 8004c8e:	897b      	ldrh	r3, [r7, #10]
 8004c90:	f3c3 0109 	ubfx	r1, r3, #0, #10
 8004c94:	4b51      	ldr	r3, [pc, #324]	; (8004ddc <HAL_I2C_IsDeviceReady+0x1b8>)
 8004c96:	430b      	orrs	r3, r1
 8004c98:	e004      	b.n	8004ca4 <HAL_I2C_IsDeviceReady+0x80>
 8004c9a:	897b      	ldrh	r3, [r7, #10]
 8004c9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ca0:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8004ca4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8004ca6:	f7fb fca1 	bl	80005ec <HAL_GetTick>
 8004caa:	6178      	str	r0, [r7, #20]
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 8004cac:	e018      	b.n	8004ce0 <HAL_I2C_IsDeviceReady+0xbc>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cb4:	d014      	beq.n	8004ce0 <HAL_I2C_IsDeviceReady+0xbc>
        {
          if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d007      	beq.n	8004ccc <HAL_I2C_IsDeviceReady+0xa8>
 8004cbc:	f7fb fc96 	bl	80005ec <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	1ad2      	subs	r2, r2, r3
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d909      	bls.n	8004ce0 <HAL_I2C_IsDeviceReady+0xbc>
          {
            /* Device is ready */
            hi2c->State = HAL_I2C_STATE_READY;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2220      	movs	r2, #32
 8004cd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
            return HAL_TIMEOUT;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	e079      	b.n	8004dd4 <HAL_I2C_IsDeviceReady+0x1b0>
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	699b      	ldr	r3, [r3, #24]
 8004ce6:	f003 0320 	and.w	r3, r3, #32
 8004cea:	2b20      	cmp	r3, #32
 8004cec:	d00c      	beq.n	8004d08 <HAL_I2C_IsDeviceReady+0xe4>
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	699b      	ldr	r3, [r3, #24]
 8004cf4:	f003 0310 	and.w	r3, r3, #16
 8004cf8:	2b10      	cmp	r3, #16
 8004cfa:	d005      	beq.n	8004d08 <HAL_I2C_IsDeviceReady+0xe4>
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	2ba0      	cmp	r3, #160	; 0xa0
 8004d06:	d1d2      	bne.n	8004cae <HAL_I2C_IsDeviceReady+0x8a>
          }
        }
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	699b      	ldr	r3, [r3, #24]
 8004d0e:	f003 0310 	and.w	r3, r3, #16
 8004d12:	2b10      	cmp	r3, #16
 8004d14:	d01a      	beq.n	8004d4c <HAL_I2C_IsDeviceReady+0x128>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	9300      	str	r3, [sp, #0]
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	2120      	movs	r1, #32
 8004d20:	68f8      	ldr	r0, [r7, #12]
 8004d22:	f000 f941 	bl	8004fa8 <I2C_WaitOnFlagUntilTimeout>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d001      	beq.n	8004d30 <HAL_I2C_IsDeviceReady+0x10c>
        {
          return HAL_TIMEOUT;
 8004d2c:	2303      	movs	r3, #3
 8004d2e:	e051      	b.n	8004dd4 <HAL_I2C_IsDeviceReady+0x1b0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	2220      	movs	r2, #32
 8004d36:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2220      	movs	r2, #32
 8004d3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	e043      	b.n	8004dd4 <HAL_I2C_IsDeviceReady+0x1b0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	9300      	str	r3, [sp, #0]
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	2200      	movs	r2, #0
 8004d54:	2120      	movs	r1, #32
 8004d56:	68f8      	ldr	r0, [r7, #12]
 8004d58:	f000 f926 	bl	8004fa8 <I2C_WaitOnFlagUntilTimeout>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d001      	beq.n	8004d66 <HAL_I2C_IsDeviceReady+0x142>
        {
          return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e036      	b.n	8004dd4 <HAL_I2C_IsDeviceReady+0x1b0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2210      	movs	r2, #16
 8004d6c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2220      	movs	r2, #32
 8004d74:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials++ == Trials)
 8004d76:	693b      	ldr	r3, [r7, #16]
 8004d78:	1c5a      	adds	r2, r3, #1
 8004d7a:	613a      	str	r2, [r7, #16]
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d118      	bne.n	8004db4 <HAL_I2C_IsDeviceReady+0x190>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	68fa      	ldr	r2, [r7, #12]
 8004d88:	6812      	ldr	r2, [r2, #0]
 8004d8a:	6852      	ldr	r2, [r2, #4]
 8004d8c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d90:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	9300      	str	r3, [sp, #0]
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	2120      	movs	r1, #32
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f000 f903 	bl	8004fa8 <I2C_WaitOnFlagUntilTimeout>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d001      	beq.n	8004dac <HAL_I2C_IsDeviceReady+0x188>
        {
          return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e013      	b.n	8004dd4 <HAL_I2C_IsDeviceReady+0x1b0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2220      	movs	r2, #32
 8004db2:	61da      	str	r2, [r3, #28]
      }
    }
    while (I2C_Trials < Trials);
 8004db4:	693a      	ldr	r2, [r7, #16]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	429a      	cmp	r2, r3
 8004dba:	f4ff af62 	bcc.w	8004c82 <HAL_I2C_IsDeviceReady+0x5e>

    hi2c->State = HAL_I2C_STATE_READY;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2220      	movs	r2, #32
 8004dc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e000      	b.n	8004dd4 <HAL_I2C_IsDeviceReady+0x1b0>
  }
  else
  {
    return HAL_BUSY;
 8004dd2:	2302      	movs	r3, #2
  }
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3718      	adds	r7, #24
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	02002000 	.word	0x02002000

08004de0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b086      	sub	sp, #24
 8004de4:	af02      	add	r7, sp, #8
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	4608      	mov	r0, r1
 8004dea:	4611      	mov	r1, r2
 8004dec:	461a      	mov	r2, r3
 8004dee:	4603      	mov	r3, r0
 8004df0:	817b      	strh	r3, [r7, #10]
 8004df2:	460b      	mov	r3, r1
 8004df4:	813b      	strh	r3, [r7, #8]
 8004df6:	4613      	mov	r3, r2
 8004df8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004dfa:	88fb      	ldrh	r3, [r7, #6]
 8004dfc:	b2da      	uxtb	r2, r3
 8004dfe:	8979      	ldrh	r1, [r7, #10]
 8004e00:	4b26      	ldr	r3, [pc, #152]	; (8004e9c <I2C_RequestMemoryWrite+0xbc>)
 8004e02:	9300      	str	r3, [sp, #0]
 8004e04:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004e08:	68f8      	ldr	r0, [r7, #12]
 8004e0a:	f000 f9e1 	bl	80051d0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e0e:	69fa      	ldr	r2, [r7, #28]
 8004e10:	69b9      	ldr	r1, [r7, #24]
 8004e12:	68f8      	ldr	r0, [r7, #12]
 8004e14:	f000 f902 	bl	800501c <I2C_WaitOnTXISFlagUntilTimeout>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d007      	beq.n	8004e2e <I2C_RequestMemoryWrite+0x4e>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e22:	2b04      	cmp	r3, #4
 8004e24:	d101      	bne.n	8004e2a <I2C_RequestMemoryWrite+0x4a>
    {
      return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e034      	b.n	8004e94 <I2C_RequestMemoryWrite+0xb4>
    }
    else
    {
      return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e032      	b.n	8004e94 <I2C_RequestMemoryWrite+0xb4>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e2e:	88fb      	ldrh	r3, [r7, #6]
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d105      	bne.n	8004e40 <I2C_RequestMemoryWrite+0x60>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	893a      	ldrh	r2, [r7, #8]
 8004e3a:	b2d2      	uxtb	r2, r2
 8004e3c:	629a      	str	r2, [r3, #40]	; 0x28
 8004e3e:	e01b      	b.n	8004e78 <I2C_RequestMemoryWrite+0x98>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	893a      	ldrh	r2, [r7, #8]
 8004e46:	0a12      	lsrs	r2, r2, #8
 8004e48:	b292      	uxth	r2, r2
 8004e4a:	b2d2      	uxtb	r2, r2
 8004e4c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e4e:	69fa      	ldr	r2, [r7, #28]
 8004e50:	69b9      	ldr	r1, [r7, #24]
 8004e52:	68f8      	ldr	r0, [r7, #12]
 8004e54:	f000 f8e2 	bl	800501c <I2C_WaitOnTXISFlagUntilTimeout>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d007      	beq.n	8004e6e <I2C_RequestMemoryWrite+0x8e>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e62:	2b04      	cmp	r3, #4
 8004e64:	d101      	bne.n	8004e6a <I2C_RequestMemoryWrite+0x8a>
      {
        return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e014      	b.n	8004e94 <I2C_RequestMemoryWrite+0xb4>
      }
      else
      {
        return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e012      	b.n	8004e94 <I2C_RequestMemoryWrite+0xb4>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	893a      	ldrh	r2, [r7, #8]
 8004e74:	b2d2      	uxtb	r2, r2
 8004e76:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	9300      	str	r3, [sp, #0]
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	2180      	movs	r1, #128	; 0x80
 8004e82:	68f8      	ldr	r0, [r7, #12]
 8004e84:	f000 f890 	bl	8004fa8 <I2C_WaitOnFlagUntilTimeout>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d001      	beq.n	8004e92 <I2C_RequestMemoryWrite+0xb2>
  {
    return HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e000      	b.n	8004e94 <I2C_RequestMemoryWrite+0xb4>
  }

  return HAL_OK;
 8004e92:	2300      	movs	r3, #0
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3710      	adds	r7, #16
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	80002000 	.word	0x80002000

08004ea0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b086      	sub	sp, #24
 8004ea4:	af02      	add	r7, sp, #8
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	4608      	mov	r0, r1
 8004eaa:	4611      	mov	r1, r2
 8004eac:	461a      	mov	r2, r3
 8004eae:	4603      	mov	r3, r0
 8004eb0:	817b      	strh	r3, [r7, #10]
 8004eb2:	460b      	mov	r3, r1
 8004eb4:	813b      	strh	r3, [r7, #8]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004eba:	88fb      	ldrh	r3, [r7, #6]
 8004ebc:	b2da      	uxtb	r2, r3
 8004ebe:	8979      	ldrh	r1, [r7, #10]
 8004ec0:	4b26      	ldr	r3, [pc, #152]	; (8004f5c <I2C_RequestMemoryRead+0xbc>)
 8004ec2:	9300      	str	r3, [sp, #0]
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	68f8      	ldr	r0, [r7, #12]
 8004ec8:	f000 f982 	bl	80051d0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ecc:	69fa      	ldr	r2, [r7, #28]
 8004ece:	69b9      	ldr	r1, [r7, #24]
 8004ed0:	68f8      	ldr	r0, [r7, #12]
 8004ed2:	f000 f8a3 	bl	800501c <I2C_WaitOnTXISFlagUntilTimeout>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d007      	beq.n	8004eec <I2C_RequestMemoryRead+0x4c>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ee0:	2b04      	cmp	r3, #4
 8004ee2:	d101      	bne.n	8004ee8 <I2C_RequestMemoryRead+0x48>
    {
      return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e034      	b.n	8004f52 <I2C_RequestMemoryRead+0xb2>
    }
    else
    {
      return HAL_TIMEOUT;
 8004ee8:	2303      	movs	r3, #3
 8004eea:	e032      	b.n	8004f52 <I2C_RequestMemoryRead+0xb2>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004eec:	88fb      	ldrh	r3, [r7, #6]
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d105      	bne.n	8004efe <I2C_RequestMemoryRead+0x5e>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	893a      	ldrh	r2, [r7, #8]
 8004ef8:	b2d2      	uxtb	r2, r2
 8004efa:	629a      	str	r2, [r3, #40]	; 0x28
 8004efc:	e01b      	b.n	8004f36 <I2C_RequestMemoryRead+0x96>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	893a      	ldrh	r2, [r7, #8]
 8004f04:	0a12      	lsrs	r2, r2, #8
 8004f06:	b292      	uxth	r2, r2
 8004f08:	b2d2      	uxtb	r2, r2
 8004f0a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f0c:	69fa      	ldr	r2, [r7, #28]
 8004f0e:	69b9      	ldr	r1, [r7, #24]
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f000 f883 	bl	800501c <I2C_WaitOnTXISFlagUntilTimeout>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d007      	beq.n	8004f2c <I2C_RequestMemoryRead+0x8c>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f20:	2b04      	cmp	r3, #4
 8004f22:	d101      	bne.n	8004f28 <I2C_RequestMemoryRead+0x88>
      {
        return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e014      	b.n	8004f52 <I2C_RequestMemoryRead+0xb2>
      }
      else
      {
        return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e012      	b.n	8004f52 <I2C_RequestMemoryRead+0xb2>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	893a      	ldrh	r2, [r7, #8]
 8004f32:	b2d2      	uxtb	r2, r2
 8004f34:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	9300      	str	r3, [sp, #0]
 8004f3a:	69bb      	ldr	r3, [r7, #24]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	2140      	movs	r1, #64	; 0x40
 8004f40:	68f8      	ldr	r0, [r7, #12]
 8004f42:	f000 f831 	bl	8004fa8 <I2C_WaitOnFlagUntilTimeout>
 8004f46:	4603      	mov	r3, r0
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d001      	beq.n	8004f50 <I2C_RequestMemoryRead+0xb0>
  {
    return HAL_TIMEOUT;
 8004f4c:	2303      	movs	r3, #3
 8004f4e:	e000      	b.n	8004f52 <I2C_RequestMemoryRead+0xb2>
  }

  return HAL_OK;
 8004f50:	2300      	movs	r3, #0
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	3710      	adds	r7, #16
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}
 8004f5a:	bf00      	nop
 8004f5c:	80002000 	.word	0x80002000

08004f60 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b083      	sub	sp, #12
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	699b      	ldr	r3, [r3, #24]
 8004f6e:	f003 0302 	and.w	r3, r3, #2
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	d103      	bne.n	8004f7e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	699b      	ldr	r3, [r3, #24]
 8004f84:	f003 0301 	and.w	r3, r3, #1
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d007      	beq.n	8004f9c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	6812      	ldr	r2, [r2, #0]
 8004f94:	6992      	ldr	r2, [r2, #24]
 8004f96:	f042 0201 	orr.w	r2, r2, #1
 8004f9a:	619a      	str	r2, [r3, #24]
  }
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr

08004fa8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b084      	sub	sp, #16
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	603b      	str	r3, [r7, #0]
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fb8:	e01c      	b.n	8004ff4 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc0:	d018      	beq.n	8004ff4 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d007      	beq.n	8004fd8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004fc8:	f7fb fb10 	bl	80005ec <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	69bb      	ldr	r3, [r7, #24]
 8004fd0:	1ad2      	subs	r2, r2, r3
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d90d      	bls.n	8004ff4 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2220      	movs	r2, #32
 8004fdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2200      	movs	r2, #0
 8004fec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8004ff0:	2303      	movs	r3, #3
 8004ff2:	e00f      	b.n	8005014 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	699a      	ldr	r2, [r3, #24]
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	401a      	ands	r2, r3
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	429a      	cmp	r2, r3
 8005002:	bf0c      	ite	eq
 8005004:	2301      	moveq	r3, #1
 8005006:	2300      	movne	r3, #0
 8005008:	b2db      	uxtb	r3, r3
 800500a:	461a      	mov	r2, r3
 800500c:	79fb      	ldrb	r3, [r7, #7]
 800500e:	429a      	cmp	r2, r3
 8005010:	d0d3      	beq.n	8004fba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005012:	2300      	movs	r3, #0
}
 8005014:	4618      	mov	r0, r3
 8005016:	3710      	adds	r7, #16
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005028:	e02c      	b.n	8005084 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	68b9      	ldr	r1, [r7, #8]
 800502e:	68f8      	ldr	r0, [r7, #12]
 8005030:	f000 f870 	bl	8005114 <I2C_IsAcknowledgeFailed>
 8005034:	4603      	mov	r3, r0
 8005036:	2b00      	cmp	r3, #0
 8005038:	d001      	beq.n	800503e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e02a      	b.n	8005094 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005044:	d01e      	beq.n	8005084 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d007      	beq.n	800505c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800504c:	f7fb face 	bl	80005ec <HAL_GetTick>
 8005050:	4602      	mov	r2, r0
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	1ad2      	subs	r2, r2, r3
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	429a      	cmp	r2, r3
 800505a:	d913      	bls.n	8005084 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005060:	f043 0220 	orr.w	r2, r3, #32
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2220      	movs	r2, #32
 800506c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8005080:	2303      	movs	r3, #3
 8005082:	e007      	b.n	8005094 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	699b      	ldr	r3, [r3, #24]
 800508a:	f003 0302 	and.w	r3, r3, #2
 800508e:	2b02      	cmp	r3, #2
 8005090:	d1cb      	bne.n	800502a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005092:	2300      	movs	r3, #0
}
 8005094:	4618      	mov	r0, r3
 8005096:	3710      	adds	r7, #16
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}

0800509c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	60b9      	str	r1, [r7, #8]
 80050a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050a8:	e028      	b.n	80050fc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	68b9      	ldr	r1, [r7, #8]
 80050ae:	68f8      	ldr	r0, [r7, #12]
 80050b0:	f000 f830 	bl	8005114 <I2C_IsAcknowledgeFailed>
 80050b4:	4603      	mov	r3, r0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d001      	beq.n	80050be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e026      	b.n	800510c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d007      	beq.n	80050d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80050c4:	f7fb fa92 	bl	80005ec <HAL_GetTick>
 80050c8:	4602      	mov	r2, r0
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	1ad2      	subs	r2, r2, r3
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d913      	bls.n	80050fc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050d8:	f043 0220 	orr.w	r2, r3, #32
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2220      	movs	r2, #32
 80050e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2200      	movs	r2, #0
 80050ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2200      	movs	r2, #0
 80050f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 80050f8:	2303      	movs	r3, #3
 80050fa:	e007      	b.n	800510c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	699b      	ldr	r3, [r3, #24]
 8005102:	f003 0320 	and.w	r3, r3, #32
 8005106:	2b20      	cmp	r3, #32
 8005108:	d1cf      	bne.n	80050aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800510a:	2300      	movs	r3, #0
}
 800510c:	4618      	mov	r0, r3
 800510e:	3710      	adds	r7, #16
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	60f8      	str	r0, [r7, #12]
 800511c:	60b9      	str	r1, [r7, #8]
 800511e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	699b      	ldr	r3, [r3, #24]
 8005126:	f003 0310 	and.w	r3, r3, #16
 800512a:	2b10      	cmp	r3, #16
 800512c:	d148      	bne.n	80051c0 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800512e:	e01c      	b.n	800516a <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005136:	d018      	beq.n	800516a <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d007      	beq.n	800514e <I2C_IsAcknowledgeFailed+0x3a>
 800513e:	f7fb fa55 	bl	80005ec <HAL_GetTick>
 8005142:	4602      	mov	r2, r0
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	1ad2      	subs	r2, r2, r3
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	429a      	cmp	r2, r3
 800514c:	d90d      	bls.n	800516a <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2220      	movs	r2, #32
 8005152:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2200      	movs	r2, #0
 800515a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 8005166:	2303      	movs	r3, #3
 8005168:	e02b      	b.n	80051c2 <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	699b      	ldr	r3, [r3, #24]
 8005170:	f003 0320 	and.w	r3, r3, #32
 8005174:	2b20      	cmp	r3, #32
 8005176:	d1db      	bne.n	8005130 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	2210      	movs	r2, #16
 800517e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2220      	movs	r2, #32
 8005186:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005188:	68f8      	ldr	r0, [r7, #12]
 800518a:	f7ff fee9 	bl	8004f60 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	6859      	ldr	r1, [r3, #4]
 8005198:	4b0c      	ldr	r3, [pc, #48]	; (80051cc <I2C_IsAcknowledgeFailed+0xb8>)
 800519a:	400b      	ands	r3, r1
 800519c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2204      	movs	r2, #4
 80051a2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2220      	movs	r2, #32
 80051a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2200      	movs	r2, #0
 80051b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	e000      	b.n	80051c2 <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3710      	adds	r7, #16
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
 80051ca:	bf00      	nop
 80051cc:	fe00e800 	.word	0xfe00e800

080051d0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b085      	sub	sp, #20
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	60f8      	str	r0, [r7, #12]
 80051d8:	607b      	str	r3, [r7, #4]
 80051da:	460b      	mov	r3, r1
 80051dc:	817b      	strh	r3, [r7, #10]
 80051de:	4613      	mov	r3, r2
 80051e0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	6859      	ldr	r1, [r3, #4]
 80051ec:	69bb      	ldr	r3, [r7, #24]
 80051ee:	0d5b      	lsrs	r3, r3, #21
 80051f0:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 80051f4:	4b0b      	ldr	r3, [pc, #44]	; (8005224 <I2C_TransferConfig+0x54>)
 80051f6:	4303      	orrs	r3, r0
 80051f8:	43db      	mvns	r3, r3
 80051fa:	4019      	ands	r1, r3
 80051fc:	897b      	ldrh	r3, [r7, #10]
 80051fe:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8005202:	7a7b      	ldrb	r3, [r7, #9]
 8005204:	041b      	lsls	r3, r3, #16
 8005206:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800520a:	4318      	orrs	r0, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4318      	orrs	r0, r3
 8005210:	69bb      	ldr	r3, [r7, #24]
 8005212:	4303      	orrs	r3, r0
 8005214:	430b      	orrs	r3, r1
 8005216:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005218:	bf00      	nop
 800521a:	3714      	adds	r7, #20
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr
 8005224:	03ff63ff 	.word	0x03ff63ff

08005228 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005228:	b480      	push	{r7}
 800522a:	b083      	sub	sp, #12
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005238:	b2db      	uxtb	r3, r3
 800523a:	2b20      	cmp	r3, #32
 800523c:	d138      	bne.n	80052b0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005244:	2b01      	cmp	r3, #1
 8005246:	d101      	bne.n	800524c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005248:	2302      	movs	r3, #2
 800524a:	e032      	b.n	80052b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2224      	movs	r2, #36	; 0x24
 8005258:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	6812      	ldr	r2, [r2, #0]
 8005264:	6812      	ldr	r2, [r2, #0]
 8005266:	f022 0201 	bic.w	r2, r2, #1
 800526a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	6812      	ldr	r2, [r2, #0]
 8005274:	6812      	ldr	r2, [r2, #0]
 8005276:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800527a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	6812      	ldr	r2, [r2, #0]
 8005284:	6811      	ldr	r1, [r2, #0]
 8005286:	683a      	ldr	r2, [r7, #0]
 8005288:	430a      	orrs	r2, r1
 800528a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	6812      	ldr	r2, [r2, #0]
 8005294:	6812      	ldr	r2, [r2, #0]
 8005296:	f042 0201 	orr.w	r2, r2, #1
 800529a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2220      	movs	r2, #32
 80052a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80052ac:	2300      	movs	r3, #0
 80052ae:	e000      	b.n	80052b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80052b0:	2302      	movs	r3, #2
  }
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	370c      	adds	r7, #12
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr

080052be <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80052be:	b480      	push	{r7}
 80052c0:	b085      	sub	sp, #20
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
 80052c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80052c8:	2300      	movs	r3, #0
 80052ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	2b20      	cmp	r3, #32
 80052d6:	d139      	bne.n	800534c <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d101      	bne.n	80052e6 <HAL_I2CEx_ConfigDigitalFilter+0x28>
 80052e2:	2302      	movs	r3, #2
 80052e4:	e033      	b.n	800534e <HAL_I2CEx_ConfigDigitalFilter+0x90>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2201      	movs	r2, #1
 80052ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2224      	movs	r2, #36	; 0x24
 80052f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	687a      	ldr	r2, [r7, #4]
 80052fc:	6812      	ldr	r2, [r2, #0]
 80052fe:	6812      	ldr	r2, [r2, #0]
 8005300:	f022 0201 	bic.w	r2, r2, #1
 8005304:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005314:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	021b      	lsls	r3, r3, #8
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	4313      	orrs	r3, r2
 800531e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68fa      	ldr	r2, [r7, #12]
 8005326:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	687a      	ldr	r2, [r7, #4]
 800532e:	6812      	ldr	r2, [r2, #0]
 8005330:	6812      	ldr	r2, [r2, #0]
 8005332:	f042 0201 	orr.w	r2, r2, #1
 8005336:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2220      	movs	r2, #32
 800533c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005348:	2300      	movs	r3, #0
 800534a:	e000      	b.n	800534e <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 800534c:	2302      	movs	r3, #2
  }
}
 800534e:	4618      	mov	r0, r3
 8005350:	3714      	adds	r7, #20
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr
	...

0800535c <HAL_LTDC_Init>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, tmp1 = 0;
 8005364:	2300      	movs	r3, #0
 8005366:	60fb      	str	r3, [r7, #12]
 8005368:	2300      	movs	r3, #0
 800536a:	60bb      	str	r3, [r7, #8]

  /* Check the LTDC peripheral state */
  if(hltdc == NULL)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d101      	bne.n	8005376 <HAL_LTDC_Init+0x1a>
  {
    return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e0c7      	b.n	8005506 <HAL_LTDC_Init+0x1aa>
  assert_param(IS_LTDC_HSPOL(hltdc->Init.HSPolarity));
  assert_param(IS_LTDC_VSPOL(hltdc->Init.VSPolarity));
  assert_param(IS_LTDC_DEPOL(hltdc->Init.DEPolarity));
  assert_param(IS_LTDC_PCPOL(hltdc->Init.PCPolarity));

  if(hltdc->State == HAL_LTDC_STATE_RESET)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 800537c:	b2db      	uxtb	r3, r3
 800537e:	2b00      	cmp	r3, #0
 8005380:	d106      	bne.n	8005390 <HAL_LTDC_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f008 fbf6 	bl	800db7c <HAL_LTDC_MspInit>
  }
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2202      	movs	r2, #2
 8005394:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configures the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	6812      	ldr	r2, [r2, #0]
 80053a0:	6992      	ldr	r2, [r2, #24]
 80053a2:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80053a6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	6812      	ldr	r2, [r2, #0]
 80053b0:	6991      	ldr	r1, [r2, #24]
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	6850      	ldr	r0, [r2, #4]
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	6892      	ldr	r2, [r2, #8]
 80053ba:	4310      	orrs	r0, r2
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	68d2      	ldr	r2, [r2, #12]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80053c0:	4310      	orrs	r0, r2
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	6912      	ldr	r2, [r2, #16]
 80053c6:	4302      	orrs	r2, r0
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80053c8:	430a      	orrs	r2, r1
 80053ca:	619a      	str	r2, [r3, #24]

  /* Sets Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	6899      	ldr	r1, [r3, #8]
 80053d6:	4b4e      	ldr	r3, [pc, #312]	; (8005510 <HAL_LTDC_Init+0x1b4>)
 80053d8:	400b      	ands	r3, r1
 80053da:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	695b      	ldr	r3, [r3, #20]
 80053e0:	041b      	lsls	r3, r3, #16
 80053e2:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	6812      	ldr	r2, [r2, #0]
 80053ec:	6891      	ldr	r1, [r2, #8]
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	6990      	ldr	r0, [r2, #24]
 80053f2:	68fa      	ldr	r2, [r7, #12]
 80053f4:	4302      	orrs	r2, r0
 80053f6:	430a      	orrs	r2, r1
 80053f8:	609a      	str	r2, [r3, #8]

  /* Sets Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68d9      	ldr	r1, [r3, #12]
 8005404:	4b42      	ldr	r3, [pc, #264]	; (8005510 <HAL_LTDC_Init+0x1b4>)
 8005406:	400b      	ands	r3, r1
 8005408:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	69db      	ldr	r3, [r3, #28]
 800540e:	041b      	lsls	r3, r3, #16
 8005410:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	6812      	ldr	r2, [r2, #0]
 800541a:	68d1      	ldr	r1, [r2, #12]
 800541c:	687a      	ldr	r2, [r7, #4]
 800541e:	6a10      	ldr	r0, [r2, #32]
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	4302      	orrs	r2, r0
 8005424:	430a      	orrs	r2, r1
 8005426:	60da      	str	r2, [r3, #12]

  /* Sets Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6919      	ldr	r1, [r3, #16]
 8005432:	4b37      	ldr	r3, [pc, #220]	; (8005510 <HAL_LTDC_Init+0x1b4>)
 8005434:	400b      	ands	r3, r1
 8005436:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800543c:	041b      	lsls	r3, r3, #16
 800543e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	687a      	ldr	r2, [r7, #4]
 8005446:	6812      	ldr	r2, [r2, #0]
 8005448:	6911      	ldr	r1, [r2, #16]
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	6a90      	ldr	r0, [r2, #40]	; 0x28
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	4302      	orrs	r2, r0
 8005452:	430a      	orrs	r2, r1
 8005454:	611a      	str	r2, [r3, #16]

  /* Sets Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	6959      	ldr	r1, [r3, #20]
 8005460:	4b2b      	ldr	r3, [pc, #172]	; (8005510 <HAL_LTDC_Init+0x1b4>)
 8005462:	400b      	ands	r3, r1
 8005464:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800546a:	041b      	lsls	r3, r3, #16
 800546c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	6812      	ldr	r2, [r2, #0]
 8005476:	6951      	ldr	r1, [r2, #20]
 8005478:	687a      	ldr	r2, [r7, #4]
 800547a:	6b10      	ldr	r0, [r2, #48]	; 0x30
 800547c:	68fa      	ldr	r2, [r7, #12]
 800547e:	4302      	orrs	r2, r0
 8005480:	430a      	orrs	r2, r1
 8005482:	615a      	str	r2, [r3, #20]

  /* Sets the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800548a:	021b      	lsls	r3, r3, #8
 800548c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005494:	041b      	lsls	r3, r3, #16
 8005496:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	6812      	ldr	r2, [r2, #0]
 80054a0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80054a2:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80054a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	6812      	ldr	r2, [r2, #0]
 80054b0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80054b2:	68b8      	ldr	r0, [r7, #8]
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	4302      	orrs	r2, r0
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 80054be:	4302      	orrs	r2, r0
 80054c0:	430a      	orrs	r2, r1
 80054c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the transfer Error interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	6812      	ldr	r2, [r2, #0]
 80054cc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80054ce:	f042 0204 	orr.w	r2, r2, #4
 80054d2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the FIFO underrun interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_FU);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	6812      	ldr	r2, [r2, #0]
 80054dc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80054de:	f042 0202 	orr.w	r2, r2, #2
 80054e2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	6812      	ldr	r2, [r2, #0]
 80054ec:	6992      	ldr	r2, [r2, #24]
 80054ee:	f042 0201 	orr.w	r2, r2, #1
 80054f2:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	f000f800 	.word	0xf000f800

08005514 <HAL_LTDC_IRQHandler>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.  
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b082      	sub	sp, #8
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_TE) != RESET)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005522:	f003 0304 	and.w	r3, r3, #4
 8005526:	2b00      	cmp	r3, #0
 8005528:	d025      	beq.n	8005576 <HAL_LTDC_IRQHandler+0x62>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_TE) != RESET)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005530:	f003 0304 	and.w	r3, r3, #4
 8005534:	2b00      	cmp	r3, #0
 8005536:	d01e      	beq.n	8005576 <HAL_LTDC_IRQHandler+0x62>
    {
      /* Disable the transfer Error interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	687a      	ldr	r2, [r7, #4]
 800553e:	6812      	ldr	r2, [r2, #0]
 8005540:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005542:	f022 0204 	bic.w	r2, r2, #4
 8005546:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the transfer error flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2204      	movs	r2, #4
 800554e:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005556:	f043 0201 	orr.w	r2, r3, #1
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2204      	movs	r2, #4
 8005564:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2200      	movs	r2, #0
 800556c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

      /* Transfer error Callback */
      HAL_LTDC_ErrorCallback(hltdc);
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f000 f87b 	bl	800566c <HAL_LTDC_ErrorCallback>
    }
  }
  /* FIFO underrun Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_FU) != RESET)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800557c:	f003 0302 	and.w	r3, r3, #2
 8005580:	2b00      	cmp	r3, #0
 8005582:	d025      	beq.n	80055d0 <HAL_LTDC_IRQHandler+0xbc>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_FU) != RESET)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800558a:	f003 0302 	and.w	r3, r3, #2
 800558e:	2b00      	cmp	r3, #0
 8005590:	d01e      	beq.n	80055d0 <HAL_LTDC_IRQHandler+0xbc>
    {
      /* Disable the FIFO underrun interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	6812      	ldr	r2, [r2, #0]
 800559a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800559c:	f022 0202 	bic.w	r2, r2, #2
 80055a0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the FIFO underrun flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	2202      	movs	r2, #2
 80055a8:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80055b0:	f043 0202 	orr.w	r2, r3, #2
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2204      	movs	r2, #4
 80055be:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
      
      /* Transfer error Callback */
      HAL_LTDC_ErrorCallback(hltdc);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f000 f84e 	bl	800566c <HAL_LTDC_ErrorCallback>
    }
  }
  /* Line Interrupt management ************************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_LI) != RESET)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d6:	f003 0301 	and.w	r3, r3, #1
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d01d      	beq.n	800561a <HAL_LTDC_IRQHandler+0x106>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_LI) != RESET)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e4:	f003 0301 	and.w	r3, r3, #1
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d016      	beq.n	800561a <HAL_LTDC_IRQHandler+0x106>
    {
      /* Disable the Line interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	687a      	ldr	r2, [r7, #4]
 80055f2:	6812      	ldr	r2, [r2, #0]
 80055f4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80055f6:	f022 0201 	bic.w	r2, r2, #1
 80055fa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the Line interrupt flag */  
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	2201      	movs	r2, #1
 8005602:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_READY;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

      /* Line interrupt Callback */
      HAL_LTDC_LineEventCallback(hltdc);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f000 f833 	bl	8005680 <HAL_LTDC_LineEventCallback>
    }
  }
  /* Register reload Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_RR) != RESET)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005620:	f003 0308 	and.w	r3, r3, #8
 8005624:	2b00      	cmp	r3, #0
 8005626:	d01d      	beq.n	8005664 <HAL_LTDC_IRQHandler+0x150>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_RR) != RESET)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800562e:	f003 0308 	and.w	r3, r3, #8
 8005632:	2b00      	cmp	r3, #0
 8005634:	d016      	beq.n	8005664 <HAL_LTDC_IRQHandler+0x150>
    {
      /* Disable the register reload interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	6812      	ldr	r2, [r2, #0]
 800563e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005640:	f022 0208 	bic.w	r2, r2, #8
 8005644:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Clear the register reload flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2208      	movs	r2, #8
 800564c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_READY;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2201      	movs	r2, #1
 8005652:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
      
      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
      
      /* Register reload interrupt Callback */
      HAL_LTDC_ReloadEventCallback(hltdc);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 f818 	bl	8005694 <HAL_LTDC_ReloadEventCallback>
    }
  }  
}
 8005664:	bf00      	nop
 8005666:	3708      	adds	r7, #8
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}

0800566c <HAL_LTDC_ErrorCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8005674:	bf00      	nop
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8005680:	b480      	push	{r7}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8005688:	bf00      	nop
 800568a:	370c      	adds	r7, #12
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr

08005694 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8005694:	b480      	push	{r7}
 8005696:	b083      	sub	sp, #12
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800569c:	bf00      	nop
 800569e:	370c      	adds	r7, #12
 80056a0:	46bd      	mov	sp, r7
 80056a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a6:	4770      	bx	lr

080056a8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    0 or 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{   
 80056a8:	b5b0      	push	{r4, r5, r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	60f8      	str	r0, [r7, #12]
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	607a      	str	r2, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d101      	bne.n	80056c2 <HAL_LTDC_ConfigLayer+0x1a>
 80056be:	2302      	movs	r3, #2
 80056c0:	e02c      	b.n	800571c <HAL_LTDC_ConfigLayer+0x74>
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2201      	movs	r2, #1
 80056c6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2202      	movs	r2, #2
 80056ce:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
  assert_param(IS_LTDC_ALPHA(pLayerCfg->Alpha0));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 80056d2:	68fa      	ldr	r2, [r7, #12]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2134      	movs	r1, #52	; 0x34
 80056d8:	fb01 f303 	mul.w	r3, r1, r3
 80056dc:	4413      	add	r3, r2
 80056de:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	4614      	mov	r4, r2
 80056e6:	461d      	mov	r5, r3
 80056e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80056ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80056ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80056ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80056f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80056f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80056f4:	682b      	ldr	r3, [r5, #0]
 80056f6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */  
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80056f8:	687a      	ldr	r2, [r7, #4]
 80056fa:	68b9      	ldr	r1, [r7, #8]
 80056fc:	68f8      	ldr	r0, [r7, #12]
 80056fe:	f000 f811 	bl	8005724 <LTDC_SetConfig>

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2201      	movs	r2, #1
 8005708:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2201      	movs	r2, #1
 800570e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800571a:	2300      	movs	r3, #0
}
 800571c:	4618      	mov	r0, r3
 800571e:	3710      	adds	r7, #16
 8005720:	46bd      	mov	sp, r7
 8005722:	bdb0      	pop	{r4, r5, r7, pc}

08005724 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                    This parameter can be one of the following values: 0 or 1
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005724:	b480      	push	{r7}
 8005726:	b089      	sub	sp, #36	; 0x24
 8005728:	af00      	add	r7, sp, #0
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	60b9      	str	r1, [r7, #8]
 800572e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 8005730:	2300      	movs	r3, #0
 8005732:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1 = 0;
 8005734:	2300      	movs	r3, #0
 8005736:	61bb      	str	r3, [r7, #24]
  uint32_t tmp2 = 0;
 8005738:	2300      	movs	r3, #0
 800573a:	617b      	str	r3, [r7, #20]

  /* Configures the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	685a      	ldr	r2, [r3, #4]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	0c1b      	lsrs	r3, r3, #16
 8005748:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800574c:	4413      	add	r3, r2
 800574e:	041b      	lsls	r3, r3, #16
 8005750:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	461a      	mov	r2, r3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	01db      	lsls	r3, r3, #7
 800575c:	4413      	add	r3, r2
 800575e:	3384      	adds	r3, #132	; 0x84
 8005760:	461a      	mov	r2, r3
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4619      	mov	r1, r3
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	01db      	lsls	r3, r3, #7
 800576c:	440b      	add	r3, r1
 800576e:	3384      	adds	r3, #132	; 0x84
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005776:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	461a      	mov	r2, r3
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	01db      	lsls	r3, r3, #7
 8005782:	4413      	add	r3, r2
 8005784:	3384      	adds	r3, #132	; 0x84
 8005786:	4619      	mov	r1, r3
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	0c1b      	lsrs	r3, r3, #16
 8005794:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005798:	4413      	add	r3, r2
 800579a:	1c5a      	adds	r2, r3, #1
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	4313      	orrs	r3, r2
 80057a0:	604b      	str	r3, [r1, #4]

  /* Configures the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	68da      	ldr	r2, [r3, #12]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80057b0:	4413      	add	r3, r2
 80057b2:	041b      	lsls	r3, r3, #16
 80057b4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	461a      	mov	r2, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	01db      	lsls	r3, r3, #7
 80057c0:	4413      	add	r3, r2
 80057c2:	3384      	adds	r3, #132	; 0x84
 80057c4:	461a      	mov	r2, r3
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4619      	mov	r1, r3
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	01db      	lsls	r3, r3, #7
 80057d0:	440b      	add	r3, r1
 80057d2:	3384      	adds	r3, #132	; 0x84
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80057da:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	461a      	mov	r2, r3
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	01db      	lsls	r3, r3, #7
 80057e6:	4413      	add	r3, r2
 80057e8:	3384      	adds	r3, #132	; 0x84
 80057ea:	4619      	mov	r1, r3
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	689a      	ldr	r2, [r3, #8]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	68db      	ldr	r3, [r3, #12]
 80057f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80057fa:	4413      	add	r3, r2
 80057fc:	1c5a      	adds	r2, r3, #1
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	4313      	orrs	r3, r2
 8005802:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	461a      	mov	r2, r3
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	01db      	lsls	r3, r3, #7
 800580e:	4413      	add	r3, r2
 8005810:	3384      	adds	r3, #132	; 0x84
 8005812:	461a      	mov	r2, r3
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4619      	mov	r1, r3
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	01db      	lsls	r3, r3, #7
 800581e:	440b      	add	r3, r1
 8005820:	3384      	adds	r3, #132	; 0x84
 8005822:	691b      	ldr	r3, [r3, #16]
 8005824:	f023 0307 	bic.w	r3, r3, #7
 8005828:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	461a      	mov	r2, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	01db      	lsls	r3, r3, #7
 8005834:	4413      	add	r3, r2
 8005836:	3384      	adds	r3, #132	; 0x84
 8005838:	461a      	mov	r2, r3
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	6113      	str	r3, [r2, #16]

  /* Configures the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8);
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005846:	021b      	lsls	r3, r3, #8
 8005848:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16);
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005850:	041b      	lsls	r3, r3, #16
 8005852:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24);  
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	699b      	ldr	r3, [r3, #24]
 8005858:	061b      	lsls	r3, r3, #24
 800585a:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	461a      	mov	r2, r3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	01db      	lsls	r3, r3, #7
 8005866:	4413      	add	r3, r2
 8005868:	3384      	adds	r3, #132	; 0x84
 800586a:	699b      	ldr	r3, [r3, #24]
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	461a      	mov	r2, r3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	01db      	lsls	r3, r3, #7
 8005876:	4413      	add	r3, r2
 8005878:	3384      	adds	r3, #132	; 0x84
 800587a:	461a      	mov	r2, r3
 800587c:	2300      	movs	r3, #0
 800587e:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	461a      	mov	r2, r3
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	01db      	lsls	r3, r3, #7
 800588a:	4413      	add	r3, r2
 800588c:	3384      	adds	r3, #132	; 0x84
 800588e:	4619      	mov	r1, r3
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005896:	461a      	mov	r2, r3
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	431a      	orrs	r2, r3
 800589c:	69bb      	ldr	r3, [r7, #24]
 800589e:	431a      	orrs	r2, r3
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	461a      	mov	r2, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	01db      	lsls	r3, r3, #7
 80058b0:	4413      	add	r3, r2
 80058b2:	3384      	adds	r3, #132	; 0x84
 80058b4:	461a      	mov	r2, r3
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4619      	mov	r1, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	01db      	lsls	r3, r3, #7
 80058c0:	440b      	add	r3, r1
 80058c2:	3384      	adds	r3, #132	; 0x84
 80058c4:	695b      	ldr	r3, [r3, #20]
 80058c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80058ca:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	461a      	mov	r2, r3
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	01db      	lsls	r3, r3, #7
 80058d6:	4413      	add	r3, r2
 80058d8:	3384      	adds	r3, #132	; 0x84
 80058da:	461a      	mov	r2, r3
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	695b      	ldr	r3, [r3, #20]
 80058e0:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	461a      	mov	r2, r3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	01db      	lsls	r3, r3, #7
 80058ec:	4413      	add	r3, r2
 80058ee:	3384      	adds	r3, #132	; 0x84
 80058f0:	4619      	mov	r1, r3
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	461a      	mov	r2, r3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	01db      	lsls	r3, r3, #7
 80058fc:	4413      	add	r3, r2
 80058fe:	3384      	adds	r3, #132	; 0x84
 8005900:	69da      	ldr	r2, [r3, #28]
 8005902:	4b5a      	ldr	r3, [pc, #360]	; (8005a6c <LTDC_SetConfig+0x348>)
 8005904:	4013      	ands	r3, r2
 8005906:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	461a      	mov	r2, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	01db      	lsls	r3, r3, #7
 8005912:	4413      	add	r3, r2
 8005914:	3384      	adds	r3, #132	; 0x84
 8005916:	4619      	mov	r1, r3
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	69da      	ldr	r2, [r3, #28]
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	6a1b      	ldr	r3, [r3, #32]
 8005920:	4313      	orrs	r3, r2
 8005922:	61cb      	str	r3, [r1, #28]

  /* Configures the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	461a      	mov	r2, r3
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	01db      	lsls	r3, r3, #7
 800592e:	4413      	add	r3, r2
 8005930:	3384      	adds	r3, #132	; 0x84
 8005932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	461a      	mov	r2, r3
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	01db      	lsls	r3, r3, #7
 800593e:	4413      	add	r3, r2
 8005940:	3384      	adds	r3, #132	; 0x84
 8005942:	461a      	mov	r2, r3
 8005944:	2300      	movs	r3, #0
 8005946:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	461a      	mov	r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	01db      	lsls	r3, r3, #7
 8005952:	4413      	add	r3, r2
 8005954:	3384      	adds	r3, #132	; 0x84
 8005956:	461a      	mov	r2, r3
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800595c:	6293      	str	r3, [r2, #40]	; 0x28

  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d102      	bne.n	800596c <LTDC_SetConfig+0x248>
  {
    tmp = 4;
 8005966:	2304      	movs	r3, #4
 8005968:	61fb      	str	r3, [r7, #28]
 800596a:	e01b      	b.n	80059a4 <LTDC_SetConfig+0x280>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	2b01      	cmp	r3, #1
 8005972:	d102      	bne.n	800597a <LTDC_SetConfig+0x256>
  {
    tmp = 3;
 8005974:	2303      	movs	r3, #3
 8005976:	61fb      	str	r3, [r7, #28]
 8005978:	e014      	b.n	80059a4 <LTDC_SetConfig+0x280>
  }
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	2b04      	cmp	r3, #4
 8005980:	d00b      	beq.n	800599a <LTDC_SetConfig+0x276>
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	691b      	ldr	r3, [r3, #16]
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005986:	2b02      	cmp	r3, #2
 8005988:	d007      	beq.n	800599a <LTDC_SetConfig+0x276>
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	691b      	ldr	r3, [r3, #16]
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800598e:	2b03      	cmp	r3, #3
 8005990:	d003      	beq.n	800599a <LTDC_SetConfig+0x276>
        (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	691b      	ldr	r3, [r3, #16]
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005996:	2b07      	cmp	r3, #7
 8005998:	d102      	bne.n	80059a0 <LTDC_SetConfig+0x27c>
  {
    tmp = 2;
 800599a:	2302      	movs	r3, #2
 800599c:	61fb      	str	r3, [r7, #28]
 800599e:	e001      	b.n	80059a4 <LTDC_SetConfig+0x280>
  }
  else
  {
    tmp = 1;
 80059a0:	2301      	movs	r3, #1
 80059a2:	61fb      	str	r3, [r7, #28]
  }

  /* Configures the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	461a      	mov	r2, r3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	01db      	lsls	r3, r3, #7
 80059ae:	4413      	add	r3, r2
 80059b0:	3384      	adds	r3, #132	; 0x84
 80059b2:	461a      	mov	r2, r3
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4619      	mov	r1, r3
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	01db      	lsls	r3, r3, #7
 80059be:	440b      	add	r3, r1
 80059c0:	3384      	adds	r3, #132	; 0x84
 80059c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c4:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80059c8:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	461a      	mov	r2, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	01db      	lsls	r3, r3, #7
 80059d4:	4413      	add	r3, r2
 80059d6:	3384      	adds	r3, #132	; 0x84
 80059d8:	4618      	mov	r0, r3
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059de:	69fa      	ldr	r2, [r7, #28]
 80059e0:	fb02 f303 	mul.w	r3, r2, r3
 80059e4:	041a      	lsls	r2, r3, #16
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	6859      	ldr	r1, [r3, #4]
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	1acb      	subs	r3, r1, r3
 80059f0:	69f9      	ldr	r1, [r7, #28]
 80059f2:	fb01 f303 	mul.w	r3, r1, r3
 80059f6:	3303      	adds	r3, #3
 80059f8:	4313      	orrs	r3, r2
 80059fa:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Configures the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	461a      	mov	r2, r3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	01db      	lsls	r3, r3, #7
 8005a06:	4413      	add	r3, r2
 8005a08:	3384      	adds	r3, #132	; 0x84
 8005a0a:	4619      	mov	r1, r3
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	461a      	mov	r2, r3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	01db      	lsls	r3, r3, #7
 8005a16:	4413      	add	r3, r2
 8005a18:	3384      	adds	r3, #132	; 0x84
 8005a1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a1c:	4b14      	ldr	r3, [pc, #80]	; (8005a70 <LTDC_SetConfig+0x34c>)
 8005a1e:	4013      	ands	r3, r2
 8005a20:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	461a      	mov	r2, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	01db      	lsls	r3, r3, #7
 8005a2c:	4413      	add	r3, r2
 8005a2e:	3384      	adds	r3, #132	; 0x84
 8005a30:	461a      	mov	r2, r3
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a36:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */  
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	461a      	mov	r2, r3
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	01db      	lsls	r3, r3, #7
 8005a42:	4413      	add	r3, r2
 8005a44:	3384      	adds	r3, #132	; 0x84
 8005a46:	461a      	mov	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	01db      	lsls	r3, r3, #7
 8005a52:	440b      	add	r3, r1
 8005a54:	3384      	adds	r3, #132	; 0x84
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f043 0301 	orr.w	r3, r3, #1
 8005a5c:	6013      	str	r3, [r2, #0]
}
 8005a5e:	bf00      	nop
 8005a60:	3724      	adds	r7, #36	; 0x24
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr
 8005a6a:	bf00      	nop
 8005a6c:	fffff8f8 	.word	0xfffff8f8
 8005a70:	fffff800 	.word	0xfffff800

08005a74 <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_StructInitFromVideoConfig(LTDC_HandleTypeDef* hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	6039      	str	r1, [r7, #0]
  
  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */
  
  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d101      	bne.n	8005a8a <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 8005a86:	2200      	movs	r2, #0
 8005a88:	e001      	b.n	8005a8e <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 8005a8a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	6a1b      	ldr	r3, [r3, #32]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d102      	bne.n	8005aa0 <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 8005a9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005a9e:	e000      	b.n	8005aa2 <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	69db      	ldr	r3, [r3, #28]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d102      	bne.n	8005ab4 <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 8005aae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005ab2:	e000      	b.n	8005ab6 <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */
    
  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1;
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005abe:	1e5a      	subs	r2, r3, #1
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1;
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005acc:	4413      	add	r3, r2
 8005ace:	1e5a      	subs	r2, r3, #1
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1;
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005adc:	441a      	add	r2, r3
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae2:	4413      	add	r3, r2
 8005ae4:	1e5a      	subs	r2, r3, #1
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1;
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af2:	441a      	add	r2, r3
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005af8:	441a      	add	r2, r3
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005afe:	4413      	add	r3, r2
 8005b00:	1e5a      	subs	r2, r3, #1
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	631a      	str	r2, [r3, #48]	; 0x30
  
  return HAL_OK;
 8005b06:	2300      	movs	r3, #0
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	370c      	adds	r7, #12
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b12:	4770      	bx	lr

08005b14 <HAL_NOR_Init>:
  * @param  Timing pointer to NOR control timing structure 
  * @param  ExtTiming pointer to NOR extended mode timing structure    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b084      	sub	sp, #16
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	60b9      	str	r1, [r7, #8]
 8005b1e:	607a      	str	r2, [r7, #4]
  /* Check the NOR handle parameter */
  if(hnor == NULL)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d101      	bne.n	8005b2a <HAL_NOR_Init+0x16>
  {
     return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e043      	b.n	8005bb2 <HAL_NOR_Init+0x9e>
  }
  
  if(hnor->State == HAL_NOR_STATE_RESET)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d106      	bne.n	8005b44 <HAL_NOR_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnor->Lock = HAL_UNLOCKED;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* Initialize the low level hardware (MSP) */
    HAL_NOR_MspInit(hnor);
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f007 fdc6 	bl	800d6d0 <HAL_NOR_MspInit>
  }
  
  /* Initialize NOR control Interface */
  FMC_NORSRAM_Init(hnor->Instance, &(hnor->Init));
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	3308      	adds	r3, #8
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	4610      	mov	r0, r2
 8005b50:	f004 f954 	bl	8009dfc <FMC_NORSRAM_Init>

  /* Initialize NOR timing Interface */
  FMC_NORSRAM_Timing_Init(hnor->Instance, Timing, hnor->Init.NSBank); 
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6818      	ldr	r0, [r3, #0]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	68b9      	ldr	r1, [r7, #8]
 8005b60:	f004 f9f0 	bl	8009f44 <FMC_NORSRAM_Timing_Init>

  /* Initialize NOR extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hnor->Extended, ExtTiming, hnor->Init.NSBank, hnor->Init.ExtendedMode);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6858      	ldr	r0, [r3, #4]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	689a      	ldr	r2, [r3, #8]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b70:	6879      	ldr	r1, [r7, #4]
 8005b72:	f004 fa39 	bl	8009fe8 <FMC_NORSRAM_Extended_Timing_Init>

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hnor->Instance, hnor->Init.NSBank);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	6892      	ldr	r2, [r2, #8]
 8005b7e:	68f9      	ldr	r1, [r7, #12]
 8005b80:	6809      	ldr	r1, [r1, #0]
 8005b82:	68f8      	ldr	r0, [r7, #12]
 8005b84:	6880      	ldr	r0, [r0, #8]
 8005b86:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8005b8a:	f041 0101 	orr.w	r1, r1, #1
 8005b8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize NOR Memory Data Width*/
  if (hnor->Init.MemoryDataWidth == FMC_NORSRAM_MEM_BUS_WIDTH_8)
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d103      	bne.n	8005ba2 <HAL_NOR_Init+0x8e>
  {
    uwNORMemoryDataWidth = NOR_MEMORY_8B;
 8005b9a:	4b08      	ldr	r3, [pc, #32]	; (8005bbc <HAL_NOR_Init+0xa8>)
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	601a      	str	r2, [r3, #0]
 8005ba0:	e002      	b.n	8005ba8 <HAL_NOR_Init+0x94>
  }
  else
  {
    uwNORMemoryDataWidth = NOR_MEMORY_16B;
 8005ba2:	4b06      	ldr	r3, [pc, #24]	; (8005bbc <HAL_NOR_Init+0xa8>)
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	601a      	str	r2, [r3, #0]
  }

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY; 
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  return HAL_OK;
 8005bb0:	2300      	movs	r3, #0
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	200205f4 	.word	0x200205f4

08005bc0 <HAL_NOR_DeInit>:
  * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
  *                the configuration information for NOR module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_DeInit(NOR_HandleTypeDef *hnor)  
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b082      	sub	sp, #8
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  /* De-Initialize the low level hardware (MSP) */
  HAL_NOR_MspDeInit(hnor);
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f007 fdd5 	bl	800d778 <HAL_NOR_MspDeInit>
 
  /* Configure the NOR registers with their reset values */
  FMC_NORSRAM_DeInit(hnor->Instance, hnor->Extended, hnor->Init.NSBank);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6818      	ldr	r0, [r3, #0]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6859      	ldr	r1, [r3, #4]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	461a      	mov	r2, r3
 8005bdc:	f004 f97e 	bl	8009edc <FMC_NORSRAM_DeInit>
  
  /* Update the NOR controller state */
  hnor->State = HAL_NOR_STATE_RESET;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Release Lock */
  __HAL_UNLOCK(hnor);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3708      	adds	r7, #8
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
	...

08005bfc <HAL_NOR_Read_ID>:
  *                the configuration information for NOR module.
  * @param  pNOR_ID  pointer to NOR ID structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Read_ID(NOR_HandleTypeDef *hnor, NOR_IDTypeDef *pNOR_ID)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b085      	sub	sp, #20
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	6039      	str	r1, [r7, #0]
  uint32_t deviceaddress = 0;
 8005c06:	2300      	movs	r3, #0
 8005c08:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(hnor);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d101      	bne.n	8005c18 <HAL_NOR_Read_ID+0x1c>
 8005c14:	2302      	movs	r3, #2
 8005c16:	e08c      	b.n	8005d32 <HAL_NOR_Read_ID+0x136>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check the NOR controller state */
  if(hnor->State == HAL_NOR_STATE_BUSY)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d101      	bne.n	8005c30 <HAL_NOR_Read_ID+0x34>
  {
     return HAL_BUSY;
 8005c2c:	2302      	movs	r3, #2
 8005c2e:	e080      	b.n	8005d32 <HAL_NOR_Read_ID+0x136>
  }
  
  /* Select the NOR device address */
  if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d103      	bne.n	8005c40 <HAL_NOR_Read_ID+0x44>
  {
    deviceaddress = NOR_MEMORY_ADRESS1;
 8005c38:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8005c3c:	60fb      	str	r3, [r7, #12]
 8005c3e:	e012      	b.n	8005c66 <HAL_NOR_Read_ID+0x6a>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	2b02      	cmp	r3, #2
 8005c46:	d103      	bne.n	8005c50 <HAL_NOR_Read_ID+0x54>
  {
    deviceaddress = NOR_MEMORY_ADRESS2;
 8005c48:	f04f 43c8 	mov.w	r3, #1677721600	; 0x64000000
 8005c4c:	60fb      	str	r3, [r7, #12]
 8005c4e:	e00a      	b.n	8005c66 <HAL_NOR_Read_ID+0x6a>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	2b04      	cmp	r3, #4
 8005c56:	d103      	bne.n	8005c60 <HAL_NOR_Read_ID+0x64>
  {
    deviceaddress = NOR_MEMORY_ADRESS3;
 8005c58:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 8005c5c:	60fb      	str	r3, [r7, #12]
 8005c5e:	e002      	b.n	8005c66 <HAL_NOR_Read_ID+0x6a>
  }
  else /* FMC_NORSRAM_BANK4 */
  {
    deviceaddress = NOR_MEMORY_ADRESS4;
 8005c60:	f04f 43d8 	mov.w	r3, #1811939328	; 0x6c000000
 8005c64:	60fb      	str	r3, [r7, #12]
  }  
    
  /* Update the NOR controller state */
  hnor->State = HAL_NOR_STATE_BUSY;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2202      	movs	r2, #2
 8005c6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Send read ID command */
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_CMD_DATA_FIRST);
 8005c6e:	4b34      	ldr	r3, [pc, #208]	; (8005d40 <HAL_NOR_Read_ID+0x144>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d103      	bne.n	8005c7e <HAL_NOR_Read_ID+0x82>
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
 8005c7c:	e002      	b.n	8005c84 <HAL_NOR_Read_ID+0x88>
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	f203 5355 	addw	r3, r3, #1365	; 0x555
 8005c84:	22aa      	movs	r2, #170	; 0xaa
 8005c86:	801a      	strh	r2, [r3, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005c88:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DATA_SECOND);
 8005c8c:	4b2c      	ldr	r3, [pc, #176]	; (8005d40 <HAL_NOR_Read_ID+0x144>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d103      	bne.n	8005c9c <HAL_NOR_Read_ID+0xa0>
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f203 5354 	addw	r3, r3, #1364	; 0x554
 8005c9a:	e002      	b.n	8005ca2 <HAL_NOR_Read_ID+0xa6>
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005ca2:	2255      	movs	r2, #85	; 0x55
 8005ca4:	801a      	strh	r2, [r3, #0]
 8005ca6:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DATA_AUTO_SELECT);
 8005caa:	4b25      	ldr	r3, [pc, #148]	; (8005d40 <HAL_NOR_Read_ID+0x144>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d103      	bne.n	8005cba <HAL_NOR_Read_ID+0xbe>
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
 8005cb8:	e002      	b.n	8005cc0 <HAL_NOR_Read_ID+0xc4>
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f203 5355 	addw	r3, r3, #1365	; 0x555
 8005cc0:	2290      	movs	r2, #144	; 0x90
 8005cc2:	801a      	strh	r2, [r3, #0]
 8005cc4:	f3bf 8f4f 	dsb	sy

  /* Read the NOR IDs */
  pNOR_ID->Manufacturer_Code = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, MC_ADDRESS);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	881b      	ldrh	r3, [r3, #0]
 8005ccc:	b29a      	uxth	r2, r3
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	801a      	strh	r2, [r3, #0]
  pNOR_ID->Device_Code1      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, DEVICE_CODE1_ADDR);
 8005cd2:	4b1b      	ldr	r3, [pc, #108]	; (8005d40 <HAL_NOR_Read_ID+0x144>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	d102      	bne.n	8005ce0 <HAL_NOR_Read_ID+0xe4>
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	3302      	adds	r3, #2
 8005cde:	e001      	b.n	8005ce4 <HAL_NOR_Read_ID+0xe8>
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	3301      	adds	r3, #1
 8005ce4:	881b      	ldrh	r3, [r3, #0]
 8005ce6:	b29a      	uxth	r2, r3
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	805a      	strh	r2, [r3, #2]
  pNOR_ID->Device_Code2      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, DEVICE_CODE2_ADDR);
 8005cec:	4b14      	ldr	r3, [pc, #80]	; (8005d40 <HAL_NOR_Read_ID+0x144>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d102      	bne.n	8005cfa <HAL_NOR_Read_ID+0xfe>
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	331c      	adds	r3, #28
 8005cf8:	e001      	b.n	8005cfe <HAL_NOR_Read_ID+0x102>
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	330e      	adds	r3, #14
 8005cfe:	881b      	ldrh	r3, [r3, #0]
 8005d00:	b29a      	uxth	r2, r3
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	809a      	strh	r2, [r3, #4]
  pNOR_ID->Device_Code3      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, DEVICE_CODE3_ADDR);
 8005d06:	4b0e      	ldr	r3, [pc, #56]	; (8005d40 <HAL_NOR_Read_ID+0x144>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d102      	bne.n	8005d14 <HAL_NOR_Read_ID+0x118>
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	331e      	adds	r3, #30
 8005d12:	e001      	b.n	8005d18 <HAL_NOR_Read_ID+0x11c>
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	330f      	adds	r3, #15
 8005d18:	881b      	ldrh	r3, [r3, #0]
 8005d1a:	b29a      	uxth	r2, r3
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	80da      	strh	r2, [r3, #6]
  
  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Process unlocked */
  __HAL_UNLOCK(hnor);   
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  return HAL_OK;
 8005d30:	2300      	movs	r3, #0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3714      	adds	r7, #20
 8005d36:	46bd      	mov	sp, r7
 8005d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3c:	4770      	bx	lr
 8005d3e:	bf00      	nop
 8005d40:	200205f4 	.word	0x200205f4

08005d44 <HAL_NOR_ReturnToReadMode>:
  * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
  *                the configuration information for NOR module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_ReturnToReadMode(NOR_HandleTypeDef *hnor)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b085      	sub	sp, #20
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  uint32_t deviceaddress = 0;  
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(hnor);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d101      	bne.n	8005d5e <HAL_NOR_ReturnToReadMode+0x1a>
 8005d5a:	2302      	movs	r3, #2
 8005d5c:	e034      	b.n	8005dc8 <HAL_NOR_ReturnToReadMode+0x84>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2201      	movs	r2, #1
 8005d62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check the NOR controller state */
  if(hnor->State == HAL_NOR_STATE_BUSY)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d6c:	b2db      	uxtb	r3, r3
 8005d6e:	2b02      	cmp	r3, #2
 8005d70:	d101      	bne.n	8005d76 <HAL_NOR_ReturnToReadMode+0x32>
  {
     return HAL_BUSY;
 8005d72:	2302      	movs	r3, #2
 8005d74:	e028      	b.n	8005dc8 <HAL_NOR_ReturnToReadMode+0x84>
  }
  
  /* Select the NOR device address */
  if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d103      	bne.n	8005d86 <HAL_NOR_ReturnToReadMode+0x42>
  {
    deviceaddress = NOR_MEMORY_ADRESS1;
 8005d7e:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8005d82:	60fb      	str	r3, [r7, #12]
 8005d84:	e012      	b.n	8005dac <HAL_NOR_ReturnToReadMode+0x68>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	2b02      	cmp	r3, #2
 8005d8c:	d103      	bne.n	8005d96 <HAL_NOR_ReturnToReadMode+0x52>
  {
    deviceaddress = NOR_MEMORY_ADRESS2;
 8005d8e:	f04f 43c8 	mov.w	r3, #1677721600	; 0x64000000
 8005d92:	60fb      	str	r3, [r7, #12]
 8005d94:	e00a      	b.n	8005dac <HAL_NOR_ReturnToReadMode+0x68>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	2b04      	cmp	r3, #4
 8005d9c:	d103      	bne.n	8005da6 <HAL_NOR_ReturnToReadMode+0x62>
  {
    deviceaddress = NOR_MEMORY_ADRESS3;
 8005d9e:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 8005da2:	60fb      	str	r3, [r7, #12]
 8005da4:	e002      	b.n	8005dac <HAL_NOR_ReturnToReadMode+0x68>
  }
  else /* FMC_NORSRAM_BANK4 */
  {
    deviceaddress = NOR_MEMORY_ADRESS4;
 8005da6:	f04f 43d8 	mov.w	r3, #1811939328	; 0x6c000000
 8005daa:	60fb      	str	r3, [r7, #12]
  }  
  
  NOR_WRITE(deviceaddress, NOR_CMD_DATA_READ_RESET);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	22f0      	movs	r2, #240	; 0xf0
 8005db0:	801a      	strh	r2, [r3, #0]
 8005db2:	f3bf 8f4f 	dsb	sy

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2201      	movs	r2, #1
 8005dba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Process unlocked */
  __HAL_UNLOCK(hnor);   
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3714      	adds	r7, #20
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr

08005dd4 <HAL_NOR_GetStatus>:
  * @param  Timeout NOR programming Timeout
  * @retval NOR_Status: The returned value can be: HAL_NOR_STATUS_SUCCESS, HAL_NOR_STATUS_ERROR
  *         or HAL_NOR_STATUS_TIMEOUT
  */
HAL_NOR_StatusTypeDef HAL_NOR_GetStatus(NOR_HandleTypeDef *hnor, uint32_t Address, uint32_t Timeout)
{ 
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b088      	sub	sp, #32
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	607a      	str	r2, [r7, #4]
  HAL_NOR_StatusTypeDef status = HAL_NOR_STATUS_ONGOING;
 8005de0:	2301      	movs	r3, #1
 8005de2:	77fb      	strb	r3, [r7, #31]
  uint16_t tmpSR1 = 0, tmpSR2 = 0;
 8005de4:	2300      	movs	r3, #0
 8005de6:	83bb      	strh	r3, [r7, #28]
 8005de8:	2300      	movs	r3, #0
 8005dea:	837b      	strh	r3, [r7, #26]
  uint32_t tickstart = 0;
 8005dec:	2300      	movs	r3, #0
 8005dee:	617b      	str	r3, [r7, #20]

  /* Poll on NOR memory Ready/Busy signal ------------------------------------*/
  HAL_NOR_MspWait(hnor, Timeout);
 8005df0:	6879      	ldr	r1, [r7, #4]
 8005df2:	68f8      	ldr	r0, [r7, #12]
 8005df4:	f009 fc76 	bl	800f6e4 <HAL_NOR_MspWait>
  
  /* Get the NOR memory operation status -------------------------------------*/
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8005df8:	f7fa fbf8 	bl	80005ec <HAL_GetTick>
 8005dfc:	6178      	str	r0, [r7, #20]
  while((status != HAL_NOR_STATUS_SUCCESS ) && (status != HAL_NOR_STATUS_TIMEOUT))
 8005dfe:	e03e      	b.n	8005e7e <HAL_NOR_GetStatus+0xaa>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e06:	d00c      	beq.n	8005e22 <HAL_NOR_GetStatus+0x4e>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d007      	beq.n	8005e1e <HAL_NOR_GetStatus+0x4a>
 8005e0e:	f7fa fbed 	bl	80005ec <HAL_GetTick>
 8005e12:	4602      	mov	r2, r0
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	1ad2      	subs	r2, r2, r3
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d901      	bls.n	8005e22 <HAL_NOR_GetStatus+0x4e>
      {
        status = HAL_NOR_STATUS_TIMEOUT; 
 8005e1e:	2303      	movs	r3, #3
 8005e20:	77fb      	strb	r3, [r7, #31]
      } 
    } 

    /* Read NOR status register (DQ6 and DQ5) */
    tmpSR1 = *(__IO uint16_t *)Address;
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	881b      	ldrh	r3, [r3, #0]
 8005e26:	83bb      	strh	r3, [r7, #28]
    tmpSR2 = *(__IO uint16_t *)Address;
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	881b      	ldrh	r3, [r3, #0]
 8005e2c:	837b      	strh	r3, [r7, #26]

    /* If DQ6 did not toggle between the two reads then return HAL_NOR_STATUS_SUCCESS  */
    if((tmpSR1 & NOR_MASK_STATUS_DQ6) == (tmpSR2 & NOR_MASK_STATUS_DQ6)) 
 8005e2e:	8bba      	ldrh	r2, [r7, #28]
 8005e30:	8b7b      	ldrh	r3, [r7, #26]
 8005e32:	4053      	eors	r3, r2
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d101      	bne.n	8005e42 <HAL_NOR_GetStatus+0x6e>
    {
      return HAL_NOR_STATUS_SUCCESS ;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	e024      	b.n	8005e8c <HAL_NOR_GetStatus+0xb8>
    }
    
    if((tmpSR1 & NOR_MASK_STATUS_DQ5) == NOR_MASK_STATUS_DQ5)
 8005e42:	8bbb      	ldrh	r3, [r7, #28]
 8005e44:	f003 0320 	and.w	r3, r3, #32
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d001      	beq.n	8005e50 <HAL_NOR_GetStatus+0x7c>
    {
      status = HAL_NOR_STATUS_ONGOING;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	77fb      	strb	r3, [r7, #31]
    }
    
    tmpSR1 = *(__IO uint16_t *)Address;
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	881b      	ldrh	r3, [r3, #0]
 8005e54:	83bb      	strh	r3, [r7, #28]
    tmpSR2 = *(__IO uint16_t *)Address;
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	881b      	ldrh	r3, [r3, #0]
 8005e5a:	837b      	strh	r3, [r7, #26]

    /* If DQ6 did not toggle between the two reads then return HAL_NOR_STATUS_SUCCESS  */
    if((tmpSR1 & NOR_MASK_STATUS_DQ6) == (tmpSR2 & NOR_MASK_STATUS_DQ6)) 
 8005e5c:	8bba      	ldrh	r2, [r7, #28]
 8005e5e:	8b7b      	ldrh	r3, [r7, #26]
 8005e60:	4053      	eors	r3, r2
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d101      	bne.n	8005e70 <HAL_NOR_GetStatus+0x9c>
    {
      return HAL_NOR_STATUS_SUCCESS;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	e00d      	b.n	8005e8c <HAL_NOR_GetStatus+0xb8>
    }
    if((tmpSR1 & NOR_MASK_STATUS_DQ5) == NOR_MASK_STATUS_DQ5)
 8005e70:	8bbb      	ldrh	r3, [r7, #28]
 8005e72:	f003 0320 	and.w	r3, r3, #32
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d001      	beq.n	8005e7e <HAL_NOR_GetStatus+0xaa>
    {
      return HAL_NOR_STATUS_ERROR;
 8005e7a:	2302      	movs	r3, #2
 8005e7c:	e006      	b.n	8005e8c <HAL_NOR_GetStatus+0xb8>
  while((status != HAL_NOR_STATUS_SUCCESS ) && (status != HAL_NOR_STATUS_TIMEOUT))
 8005e7e:	7ffb      	ldrb	r3, [r7, #31]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d002      	beq.n	8005e8a <HAL_NOR_GetStatus+0xb6>
 8005e84:	7ffb      	ldrb	r3, [r7, #31]
 8005e86:	2b03      	cmp	r3, #3
 8005e88:	d1ba      	bne.n	8005e00 <HAL_NOR_GetStatus+0x2c>
    } 
  }

  /* Return the operation status */
  return status;
 8005e8a:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3720      	adds	r7, #32
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b086      	sub	sp, #24
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d101      	bne.n	8005eaa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e25e      	b.n	8006368 <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f003 0301 	and.w	r3, r3, #1
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	f000 8087 	beq.w	8005fc6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005eb8:	4b96      	ldr	r3, [pc, #600]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005eba:	689b      	ldr	r3, [r3, #8]
 8005ebc:	f003 030c 	and.w	r3, r3, #12
 8005ec0:	2b04      	cmp	r3, #4
 8005ec2:	d00c      	beq.n	8005ede <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ec4:	4b93      	ldr	r3, [pc, #588]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	f003 030c 	and.w	r3, r3, #12
 8005ecc:	2b08      	cmp	r3, #8
 8005ece:	d112      	bne.n	8005ef6 <HAL_RCC_OscConfig+0x62>
 8005ed0:	4b90      	ldr	r3, [pc, #576]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ed8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005edc:	d10b      	bne.n	8005ef6 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ede:	4b8d      	ldr	r3, [pc, #564]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d06c      	beq.n	8005fc4 <HAL_RCC_OscConfig+0x130>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d168      	bne.n	8005fc4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e238      	b.n	8006368 <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005efe:	d106      	bne.n	8005f0e <HAL_RCC_OscConfig+0x7a>
 8005f00:	4a84      	ldr	r2, [pc, #528]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005f02:	4b84      	ldr	r3, [pc, #528]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f0a:	6013      	str	r3, [r2, #0]
 8005f0c:	e02e      	b.n	8005f6c <HAL_RCC_OscConfig+0xd8>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d10c      	bne.n	8005f30 <HAL_RCC_OscConfig+0x9c>
 8005f16:	4a7f      	ldr	r2, [pc, #508]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005f18:	4b7e      	ldr	r3, [pc, #504]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f20:	6013      	str	r3, [r2, #0]
 8005f22:	4a7c      	ldr	r2, [pc, #496]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005f24:	4b7b      	ldr	r3, [pc, #492]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f2c:	6013      	str	r3, [r2, #0]
 8005f2e:	e01d      	b.n	8005f6c <HAL_RCC_OscConfig+0xd8>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005f38:	d10c      	bne.n	8005f54 <HAL_RCC_OscConfig+0xc0>
 8005f3a:	4a76      	ldr	r2, [pc, #472]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005f3c:	4b75      	ldr	r3, [pc, #468]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f44:	6013      	str	r3, [r2, #0]
 8005f46:	4a73      	ldr	r2, [pc, #460]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005f48:	4b72      	ldr	r3, [pc, #456]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f50:	6013      	str	r3, [r2, #0]
 8005f52:	e00b      	b.n	8005f6c <HAL_RCC_OscConfig+0xd8>
 8005f54:	4a6f      	ldr	r2, [pc, #444]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005f56:	4b6f      	ldr	r3, [pc, #444]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f5e:	6013      	str	r3, [r2, #0]
 8005f60:	4a6c      	ldr	r2, [pc, #432]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005f62:	4b6c      	ldr	r3, [pc, #432]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d013      	beq.n	8005f9c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f74:	f7fa fb3a 	bl	80005ec <HAL_GetTick>
 8005f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f7a:	e008      	b.n	8005f8e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f7c:	f7fa fb36 	bl	80005ec <HAL_GetTick>
 8005f80:	4602      	mov	r2, r0
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	1ad3      	subs	r3, r2, r3
 8005f86:	2b64      	cmp	r3, #100	; 0x64
 8005f88:	d901      	bls.n	8005f8e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005f8a:	2303      	movs	r3, #3
 8005f8c:	e1ec      	b.n	8006368 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f8e:	4b61      	ldr	r3, [pc, #388]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d0f0      	beq.n	8005f7c <HAL_RCC_OscConfig+0xe8>
 8005f9a:	e014      	b.n	8005fc6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f9c:	f7fa fb26 	bl	80005ec <HAL_GetTick>
 8005fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005fa2:	e008      	b.n	8005fb6 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005fa4:	f7fa fb22 	bl	80005ec <HAL_GetTick>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	1ad3      	subs	r3, r2, r3
 8005fae:	2b64      	cmp	r3, #100	; 0x64
 8005fb0:	d901      	bls.n	8005fb6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005fb2:	2303      	movs	r3, #3
 8005fb4:	e1d8      	b.n	8006368 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005fb6:	4b57      	ldr	r3, [pc, #348]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d1f0      	bne.n	8005fa4 <HAL_RCC_OscConfig+0x110>
 8005fc2:	e000      	b.n	8005fc6 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f003 0302 	and.w	r3, r3, #2
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d069      	beq.n	80060a6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005fd2:	4b50      	ldr	r3, [pc, #320]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	f003 030c 	and.w	r3, r3, #12
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d00b      	beq.n	8005ff6 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005fde:	4b4d      	ldr	r3, [pc, #308]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	f003 030c 	and.w	r3, r3, #12
 8005fe6:	2b08      	cmp	r3, #8
 8005fe8:	d11c      	bne.n	8006024 <HAL_RCC_OscConfig+0x190>
 8005fea:	4b4a      	ldr	r3, [pc, #296]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d116      	bne.n	8006024 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ff6:	4b47      	ldr	r3, [pc, #284]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f003 0302 	and.w	r3, r3, #2
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d005      	beq.n	800600e <HAL_RCC_OscConfig+0x17a>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	2b01      	cmp	r3, #1
 8006008:	d001      	beq.n	800600e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e1ac      	b.n	8006368 <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800600e:	4941      	ldr	r1, [pc, #260]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8006010:	4b40      	ldr	r3, [pc, #256]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	691b      	ldr	r3, [r3, #16]
 800601c:	00db      	lsls	r3, r3, #3
 800601e:	4313      	orrs	r3, r2
 8006020:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006022:	e040      	b.n	80060a6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d023      	beq.n	8006074 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800602c:	4a39      	ldr	r2, [pc, #228]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 800602e:	4b39      	ldr	r3, [pc, #228]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f043 0301 	orr.w	r3, r3, #1
 8006036:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006038:	f7fa fad8 	bl	80005ec <HAL_GetTick>
 800603c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800603e:	e008      	b.n	8006052 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006040:	f7fa fad4 	bl	80005ec <HAL_GetTick>
 8006044:	4602      	mov	r2, r0
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	1ad3      	subs	r3, r2, r3
 800604a:	2b02      	cmp	r3, #2
 800604c:	d901      	bls.n	8006052 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800604e:	2303      	movs	r3, #3
 8006050:	e18a      	b.n	8006368 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006052:	4b30      	ldr	r3, [pc, #192]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f003 0302 	and.w	r3, r3, #2
 800605a:	2b00      	cmp	r3, #0
 800605c:	d0f0      	beq.n	8006040 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800605e:	492d      	ldr	r1, [pc, #180]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8006060:	4b2c      	ldr	r3, [pc, #176]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	691b      	ldr	r3, [r3, #16]
 800606c:	00db      	lsls	r3, r3, #3
 800606e:	4313      	orrs	r3, r2
 8006070:	600b      	str	r3, [r1, #0]
 8006072:	e018      	b.n	80060a6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006074:	4a27      	ldr	r2, [pc, #156]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8006076:	4b27      	ldr	r3, [pc, #156]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f023 0301 	bic.w	r3, r3, #1
 800607e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006080:	f7fa fab4 	bl	80005ec <HAL_GetTick>
 8006084:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006086:	e008      	b.n	800609a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006088:	f7fa fab0 	bl	80005ec <HAL_GetTick>
 800608c:	4602      	mov	r2, r0
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	2b02      	cmp	r3, #2
 8006094:	d901      	bls.n	800609a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e166      	b.n	8006368 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800609a:	4b1e      	ldr	r3, [pc, #120]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0302 	and.w	r3, r3, #2
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d1f0      	bne.n	8006088 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f003 0308 	and.w	r3, r3, #8
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d038      	beq.n	8006124 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	695b      	ldr	r3, [r3, #20]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d019      	beq.n	80060ee <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80060ba:	4a16      	ldr	r2, [pc, #88]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 80060bc:	4b15      	ldr	r3, [pc, #84]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 80060be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060c0:	f043 0301 	orr.w	r3, r3, #1
 80060c4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060c6:	f7fa fa91 	bl	80005ec <HAL_GetTick>
 80060ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80060cc:	e008      	b.n	80060e0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80060ce:	f7fa fa8d 	bl	80005ec <HAL_GetTick>
 80060d2:	4602      	mov	r2, r0
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	1ad3      	subs	r3, r2, r3
 80060d8:	2b02      	cmp	r3, #2
 80060da:	d901      	bls.n	80060e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80060dc:	2303      	movs	r3, #3
 80060de:	e143      	b.n	8006368 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80060e0:	4b0c      	ldr	r3, [pc, #48]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 80060e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060e4:	f003 0302 	and.w	r3, r3, #2
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d0f0      	beq.n	80060ce <HAL_RCC_OscConfig+0x23a>
 80060ec:	e01a      	b.n	8006124 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80060ee:	4a09      	ldr	r2, [pc, #36]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 80060f0:	4b08      	ldr	r3, [pc, #32]	; (8006114 <HAL_RCC_OscConfig+0x280>)
 80060f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060f4:	f023 0301 	bic.w	r3, r3, #1
 80060f8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060fa:	f7fa fa77 	bl	80005ec <HAL_GetTick>
 80060fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006100:	e00a      	b.n	8006118 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006102:	f7fa fa73 	bl	80005ec <HAL_GetTick>
 8006106:	4602      	mov	r2, r0
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	1ad3      	subs	r3, r2, r3
 800610c:	2b02      	cmp	r3, #2
 800610e:	d903      	bls.n	8006118 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006110:	2303      	movs	r3, #3
 8006112:	e129      	b.n	8006368 <HAL_RCC_OscConfig+0x4d4>
 8006114:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006118:	4b95      	ldr	r3, [pc, #596]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 800611a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800611c:	f003 0302 	and.w	r3, r3, #2
 8006120:	2b00      	cmp	r3, #0
 8006122:	d1ee      	bne.n	8006102 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f003 0304 	and.w	r3, r3, #4
 800612c:	2b00      	cmp	r3, #0
 800612e:	f000 80a4 	beq.w	800627a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006132:	4b8f      	ldr	r3, [pc, #572]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 8006134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006136:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800613a:	2b00      	cmp	r3, #0
 800613c:	d10d      	bne.n	800615a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800613e:	4a8c      	ldr	r2, [pc, #560]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 8006140:	4b8b      	ldr	r3, [pc, #556]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 8006142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006144:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006148:	6413      	str	r3, [r2, #64]	; 0x40
 800614a:	4b89      	ldr	r3, [pc, #548]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 800614c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800614e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006152:	60fb      	str	r3, [r7, #12]
 8006154:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006156:	2301      	movs	r3, #1
 8006158:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800615a:	4b86      	ldr	r3, [pc, #536]	; (8006374 <HAL_RCC_OscConfig+0x4e0>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006162:	2b00      	cmp	r3, #0
 8006164:	d118      	bne.n	8006198 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006166:	4a83      	ldr	r2, [pc, #524]	; (8006374 <HAL_RCC_OscConfig+0x4e0>)
 8006168:	4b82      	ldr	r3, [pc, #520]	; (8006374 <HAL_RCC_OscConfig+0x4e0>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006170:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006172:	f7fa fa3b 	bl	80005ec <HAL_GetTick>
 8006176:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006178:	e008      	b.n	800618c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800617a:	f7fa fa37 	bl	80005ec <HAL_GetTick>
 800617e:	4602      	mov	r2, r0
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	1ad3      	subs	r3, r2, r3
 8006184:	2b64      	cmp	r3, #100	; 0x64
 8006186:	d901      	bls.n	800618c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006188:	2303      	movs	r3, #3
 800618a:	e0ed      	b.n	8006368 <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800618c:	4b79      	ldr	r3, [pc, #484]	; (8006374 <HAL_RCC_OscConfig+0x4e0>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006194:	2b00      	cmp	r3, #0
 8006196:	d0f0      	beq.n	800617a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	2b01      	cmp	r3, #1
 800619e:	d106      	bne.n	80061ae <HAL_RCC_OscConfig+0x31a>
 80061a0:	4a73      	ldr	r2, [pc, #460]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 80061a2:	4b73      	ldr	r3, [pc, #460]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 80061a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061a6:	f043 0301 	orr.w	r3, r3, #1
 80061aa:	6713      	str	r3, [r2, #112]	; 0x70
 80061ac:	e02d      	b.n	800620a <HAL_RCC_OscConfig+0x376>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10c      	bne.n	80061d0 <HAL_RCC_OscConfig+0x33c>
 80061b6:	4a6e      	ldr	r2, [pc, #440]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 80061b8:	4b6d      	ldr	r3, [pc, #436]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 80061ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061bc:	f023 0301 	bic.w	r3, r3, #1
 80061c0:	6713      	str	r3, [r2, #112]	; 0x70
 80061c2:	4a6b      	ldr	r2, [pc, #428]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 80061c4:	4b6a      	ldr	r3, [pc, #424]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 80061c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061c8:	f023 0304 	bic.w	r3, r3, #4
 80061cc:	6713      	str	r3, [r2, #112]	; 0x70
 80061ce:	e01c      	b.n	800620a <HAL_RCC_OscConfig+0x376>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	2b05      	cmp	r3, #5
 80061d6:	d10c      	bne.n	80061f2 <HAL_RCC_OscConfig+0x35e>
 80061d8:	4a65      	ldr	r2, [pc, #404]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 80061da:	4b65      	ldr	r3, [pc, #404]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 80061dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061de:	f043 0304 	orr.w	r3, r3, #4
 80061e2:	6713      	str	r3, [r2, #112]	; 0x70
 80061e4:	4a62      	ldr	r2, [pc, #392]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 80061e6:	4b62      	ldr	r3, [pc, #392]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 80061e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061ea:	f043 0301 	orr.w	r3, r3, #1
 80061ee:	6713      	str	r3, [r2, #112]	; 0x70
 80061f0:	e00b      	b.n	800620a <HAL_RCC_OscConfig+0x376>
 80061f2:	4a5f      	ldr	r2, [pc, #380]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 80061f4:	4b5e      	ldr	r3, [pc, #376]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 80061f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061f8:	f023 0301 	bic.w	r3, r3, #1
 80061fc:	6713      	str	r3, [r2, #112]	; 0x70
 80061fe:	4a5c      	ldr	r2, [pc, #368]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 8006200:	4b5b      	ldr	r3, [pc, #364]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 8006202:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006204:	f023 0304 	bic.w	r3, r3, #4
 8006208:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d015      	beq.n	800623e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006212:	f7fa f9eb 	bl	80005ec <HAL_GetTick>
 8006216:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006218:	e00a      	b.n	8006230 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800621a:	f7fa f9e7 	bl	80005ec <HAL_GetTick>
 800621e:	4602      	mov	r2, r0
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	1ad3      	subs	r3, r2, r3
 8006224:	f241 3288 	movw	r2, #5000	; 0x1388
 8006228:	4293      	cmp	r3, r2
 800622a:	d901      	bls.n	8006230 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800622c:	2303      	movs	r3, #3
 800622e:	e09b      	b.n	8006368 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006230:	4b4f      	ldr	r3, [pc, #316]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 8006232:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006234:	f003 0302 	and.w	r3, r3, #2
 8006238:	2b00      	cmp	r3, #0
 800623a:	d0ee      	beq.n	800621a <HAL_RCC_OscConfig+0x386>
 800623c:	e014      	b.n	8006268 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800623e:	f7fa f9d5 	bl	80005ec <HAL_GetTick>
 8006242:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006244:	e00a      	b.n	800625c <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006246:	f7fa f9d1 	bl	80005ec <HAL_GetTick>
 800624a:	4602      	mov	r2, r0
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	1ad3      	subs	r3, r2, r3
 8006250:	f241 3288 	movw	r2, #5000	; 0x1388
 8006254:	4293      	cmp	r3, r2
 8006256:	d901      	bls.n	800625c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006258:	2303      	movs	r3, #3
 800625a:	e085      	b.n	8006368 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800625c:	4b44      	ldr	r3, [pc, #272]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 800625e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006260:	f003 0302 	and.w	r3, r3, #2
 8006264:	2b00      	cmp	r3, #0
 8006266:	d1ee      	bne.n	8006246 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006268:	7dfb      	ldrb	r3, [r7, #23]
 800626a:	2b01      	cmp	r3, #1
 800626c:	d105      	bne.n	800627a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800626e:	4a40      	ldr	r2, [pc, #256]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 8006270:	4b3f      	ldr	r3, [pc, #252]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 8006272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006274:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006278:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	699b      	ldr	r3, [r3, #24]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d071      	beq.n	8006366 <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006282:	4b3b      	ldr	r3, [pc, #236]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	f003 030c 	and.w	r3, r3, #12
 800628a:	2b08      	cmp	r3, #8
 800628c:	d069      	beq.n	8006362 <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	699b      	ldr	r3, [r3, #24]
 8006292:	2b02      	cmp	r3, #2
 8006294:	d14b      	bne.n	800632e <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006296:	4a36      	ldr	r2, [pc, #216]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 8006298:	4b35      	ldr	r3, [pc, #212]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80062a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062a2:	f7fa f9a3 	bl	80005ec <HAL_GetTick>
 80062a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062a8:	e008      	b.n	80062bc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062aa:	f7fa f99f 	bl	80005ec <HAL_GetTick>
 80062ae:	4602      	mov	r2, r0
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	1ad3      	subs	r3, r2, r3
 80062b4:	2b02      	cmp	r3, #2
 80062b6:	d901      	bls.n	80062bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80062b8:	2303      	movs	r3, #3
 80062ba:	e055      	b.n	8006368 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062bc:	4b2c      	ldr	r3, [pc, #176]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d1f0      	bne.n	80062aa <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80062c8:	4929      	ldr	r1, [pc, #164]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	69da      	ldr	r2, [r3, #28]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6a1b      	ldr	r3, [r3, #32]
 80062d2:	431a      	orrs	r2, r3
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062d8:	019b      	lsls	r3, r3, #6
 80062da:	431a      	orrs	r2, r3
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062e0:	085b      	lsrs	r3, r3, #1
 80062e2:	3b01      	subs	r3, #1
 80062e4:	041b      	lsls	r3, r3, #16
 80062e6:	431a      	orrs	r2, r3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062ec:	061b      	lsls	r3, r3, #24
 80062ee:	431a      	orrs	r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062f4:	071b      	lsls	r3, r3, #28
 80062f6:	4313      	orrs	r3, r2
 80062f8:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80062fa:	4a1d      	ldr	r2, [pc, #116]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 80062fc:	4b1c      	ldr	r3, [pc, #112]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006304:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006306:	f7fa f971 	bl	80005ec <HAL_GetTick>
 800630a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800630c:	e008      	b.n	8006320 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800630e:	f7fa f96d 	bl	80005ec <HAL_GetTick>
 8006312:	4602      	mov	r2, r0
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	1ad3      	subs	r3, r2, r3
 8006318:	2b02      	cmp	r3, #2
 800631a:	d901      	bls.n	8006320 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800631c:	2303      	movs	r3, #3
 800631e:	e023      	b.n	8006368 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006320:	4b13      	ldr	r3, [pc, #76]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006328:	2b00      	cmp	r3, #0
 800632a:	d0f0      	beq.n	800630e <HAL_RCC_OscConfig+0x47a>
 800632c:	e01b      	b.n	8006366 <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800632e:	4a10      	ldr	r2, [pc, #64]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 8006330:	4b0f      	ldr	r3, [pc, #60]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006338:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800633a:	f7fa f957 	bl	80005ec <HAL_GetTick>
 800633e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006340:	e008      	b.n	8006354 <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006342:	f7fa f953 	bl	80005ec <HAL_GetTick>
 8006346:	4602      	mov	r2, r0
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	1ad3      	subs	r3, r2, r3
 800634c:	2b02      	cmp	r3, #2
 800634e:	d901      	bls.n	8006354 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006350:	2303      	movs	r3, #3
 8006352:	e009      	b.n	8006368 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006354:	4b06      	ldr	r3, [pc, #24]	; (8006370 <HAL_RCC_OscConfig+0x4dc>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800635c:	2b00      	cmp	r3, #0
 800635e:	d1f0      	bne.n	8006342 <HAL_RCC_OscConfig+0x4ae>
 8006360:	e001      	b.n	8006366 <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	e000      	b.n	8006368 <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 8006366:	2300      	movs	r3, #0
}
 8006368:	4618      	mov	r0, r3
 800636a:	3718      	adds	r7, #24
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}
 8006370:	40023800 	.word	0x40023800
 8006374:	40007000 	.word	0x40007000

08006378 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006382:	2300      	movs	r3, #0
 8006384:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d101      	bne.n	8006390 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800638c:	2301      	movs	r3, #1
 800638e:	e0ce      	b.n	800652e <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006390:	4b69      	ldr	r3, [pc, #420]	; (8006538 <HAL_RCC_ClockConfig+0x1c0>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 020f 	and.w	r2, r3, #15
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	429a      	cmp	r2, r3
 800639c:	d210      	bcs.n	80063c0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800639e:	4966      	ldr	r1, [pc, #408]	; (8006538 <HAL_RCC_ClockConfig+0x1c0>)
 80063a0:	4b65      	ldr	r3, [pc, #404]	; (8006538 <HAL_RCC_ClockConfig+0x1c0>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f023 020f 	bic.w	r2, r3, #15
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063ae:	4b62      	ldr	r3, [pc, #392]	; (8006538 <HAL_RCC_ClockConfig+0x1c0>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f003 020f 	and.w	r2, r3, #15
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d001      	beq.n	80063c0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	e0b6      	b.n	800652e <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0302 	and.w	r3, r3, #2
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d020      	beq.n	800640e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f003 0304 	and.w	r3, r3, #4
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d005      	beq.n	80063e4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80063d8:	4a58      	ldr	r2, [pc, #352]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 80063da:	4b58      	ldr	r3, [pc, #352]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80063e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f003 0308 	and.w	r3, r3, #8
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d005      	beq.n	80063fc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80063f0:	4a52      	ldr	r2, [pc, #328]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 80063f2:	4b52      	ldr	r3, [pc, #328]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80063fa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063fc:	494f      	ldr	r1, [pc, #316]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 80063fe:	4b4f      	ldr	r3, [pc, #316]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	689b      	ldr	r3, [r3, #8]
 800640a:	4313      	orrs	r3, r2
 800640c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 0301 	and.w	r3, r3, #1
 8006416:	2b00      	cmp	r3, #0
 8006418:	d040      	beq.n	800649c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	2b01      	cmp	r3, #1
 8006420:	d107      	bne.n	8006432 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006422:	4b46      	ldr	r3, [pc, #280]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800642a:	2b00      	cmp	r3, #0
 800642c:	d115      	bne.n	800645a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e07d      	b.n	800652e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	2b02      	cmp	r3, #2
 8006438:	d107      	bne.n	800644a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800643a:	4b40      	ldr	r3, [pc, #256]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006442:	2b00      	cmp	r3, #0
 8006444:	d109      	bne.n	800645a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	e071      	b.n	800652e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800644a:	4b3c      	ldr	r3, [pc, #240]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0302 	and.w	r3, r3, #2
 8006452:	2b00      	cmp	r3, #0
 8006454:	d101      	bne.n	800645a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e069      	b.n	800652e <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800645a:	4938      	ldr	r1, [pc, #224]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 800645c:	4b37      	ldr	r3, [pc, #220]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	f023 0203 	bic.w	r2, r3, #3
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	4313      	orrs	r3, r2
 800646a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800646c:	f7fa f8be 	bl	80005ec <HAL_GetTick>
 8006470:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006472:	e00a      	b.n	800648a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006474:	f7fa f8ba 	bl	80005ec <HAL_GetTick>
 8006478:	4602      	mov	r2, r0
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	1ad3      	subs	r3, r2, r3
 800647e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006482:	4293      	cmp	r3, r2
 8006484:	d901      	bls.n	800648a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e051      	b.n	800652e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800648a:	4b2c      	ldr	r3, [pc, #176]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	f003 020c 	and.w	r2, r3, #12
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	009b      	lsls	r3, r3, #2
 8006498:	429a      	cmp	r2, r3
 800649a:	d1eb      	bne.n	8006474 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800649c:	4b26      	ldr	r3, [pc, #152]	; (8006538 <HAL_RCC_ClockConfig+0x1c0>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 020f 	and.w	r2, r3, #15
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d910      	bls.n	80064cc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064aa:	4923      	ldr	r1, [pc, #140]	; (8006538 <HAL_RCC_ClockConfig+0x1c0>)
 80064ac:	4b22      	ldr	r3, [pc, #136]	; (8006538 <HAL_RCC_ClockConfig+0x1c0>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f023 020f 	bic.w	r2, r3, #15
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064ba:	4b1f      	ldr	r3, [pc, #124]	; (8006538 <HAL_RCC_ClockConfig+0x1c0>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f003 020f 	and.w	r2, r3, #15
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d001      	beq.n	80064cc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80064c8:	2301      	movs	r3, #1
 80064ca:	e030      	b.n	800652e <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f003 0304 	and.w	r3, r3, #4
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d008      	beq.n	80064ea <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064d8:	4918      	ldr	r1, [pc, #96]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 80064da:	4b18      	ldr	r3, [pc, #96]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	68db      	ldr	r3, [r3, #12]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f003 0308 	and.w	r3, r3, #8
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d009      	beq.n	800650a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80064f6:	4911      	ldr	r1, [pc, #68]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 80064f8:	4b10      	ldr	r3, [pc, #64]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	691b      	ldr	r3, [r3, #16]
 8006504:	00db      	lsls	r3, r3, #3
 8006506:	4313      	orrs	r3, r2
 8006508:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800650a:	f000 f81d 	bl	8006548 <HAL_RCC_GetSysClockFreq>
 800650e:	4601      	mov	r1, r0
 8006510:	4b0a      	ldr	r3, [pc, #40]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 8006512:	689b      	ldr	r3, [r3, #8]
 8006514:	091b      	lsrs	r3, r3, #4
 8006516:	f003 030f 	and.w	r3, r3, #15
 800651a:	4a09      	ldr	r2, [pc, #36]	; (8006540 <HAL_RCC_ClockConfig+0x1c8>)
 800651c:	5cd3      	ldrb	r3, [r2, r3]
 800651e:	fa21 f303 	lsr.w	r3, r1, r3
 8006522:	4a08      	ldr	r2, [pc, #32]	; (8006544 <HAL_RCC_ClockConfig+0x1cc>)
 8006524:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8006526:	2000      	movs	r0, #0
 8006528:	f7fa f81c 	bl	8000564 <HAL_InitTick>

  return HAL_OK;
 800652c:	2300      	movs	r3, #0
}
 800652e:	4618      	mov	r0, r3
 8006530:	3710      	adds	r7, #16
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	40023c00 	.word	0x40023c00
 800653c:	40023800 	.word	0x40023800
 8006540:	080168dc 	.word	0x080168dc
 8006544:	200200cc 	.word	0x200200cc

08006548 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800654c:	b087      	sub	sp, #28
 800654e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006550:	2200      	movs	r2, #0
 8006552:	60fa      	str	r2, [r7, #12]
 8006554:	2200      	movs	r2, #0
 8006556:	617a      	str	r2, [r7, #20]
 8006558:	2200      	movs	r2, #0
 800655a:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0;
 800655c:	2200      	movs	r2, #0
 800655e:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006560:	4a51      	ldr	r2, [pc, #324]	; (80066a8 <HAL_RCC_GetSysClockFreq+0x160>)
 8006562:	6892      	ldr	r2, [r2, #8]
 8006564:	f002 020c 	and.w	r2, r2, #12
 8006568:	2a04      	cmp	r2, #4
 800656a:	d007      	beq.n	800657c <HAL_RCC_GetSysClockFreq+0x34>
 800656c:	2a08      	cmp	r2, #8
 800656e:	d008      	beq.n	8006582 <HAL_RCC_GetSysClockFreq+0x3a>
 8006570:	2a00      	cmp	r2, #0
 8006572:	f040 8090 	bne.w	8006696 <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006576:	4b4d      	ldr	r3, [pc, #308]	; (80066ac <HAL_RCC_GetSysClockFreq+0x164>)
 8006578:	613b      	str	r3, [r7, #16]
       break;
 800657a:	e08f      	b.n	800669c <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800657c:	4b4c      	ldr	r3, [pc, #304]	; (80066b0 <HAL_RCC_GetSysClockFreq+0x168>)
 800657e:	613b      	str	r3, [r7, #16]
      break;
 8006580:	e08c      	b.n	800669c <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006582:	4a49      	ldr	r2, [pc, #292]	; (80066a8 <HAL_RCC_GetSysClockFreq+0x160>)
 8006584:	6852      	ldr	r2, [r2, #4]
 8006586:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800658a:	60fa      	str	r2, [r7, #12]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800658c:	4a46      	ldr	r2, [pc, #280]	; (80066a8 <HAL_RCC_GetSysClockFreq+0x160>)
 800658e:	6852      	ldr	r2, [r2, #4]
 8006590:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8006594:	2a00      	cmp	r2, #0
 8006596:	d023      	beq.n	80065e0 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006598:	4b43      	ldr	r3, [pc, #268]	; (80066a8 <HAL_RCC_GetSysClockFreq+0x160>)
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	099b      	lsrs	r3, r3, #6
 800659e:	f04f 0400 	mov.w	r4, #0
 80065a2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80065a6:	f04f 0200 	mov.w	r2, #0
 80065aa:	ea03 0301 	and.w	r3, r3, r1
 80065ae:	ea04 0402 	and.w	r4, r4, r2
 80065b2:	4a3f      	ldr	r2, [pc, #252]	; (80066b0 <HAL_RCC_GetSysClockFreq+0x168>)
 80065b4:	fb02 f104 	mul.w	r1, r2, r4
 80065b8:	2200      	movs	r2, #0
 80065ba:	fb02 f203 	mul.w	r2, r2, r3
 80065be:	440a      	add	r2, r1
 80065c0:	493b      	ldr	r1, [pc, #236]	; (80066b0 <HAL_RCC_GetSysClockFreq+0x168>)
 80065c2:	fba3 0101 	umull	r0, r1, r3, r1
 80065c6:	1853      	adds	r3, r2, r1
 80065c8:	4619      	mov	r1, r3
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f04f 0400 	mov.w	r4, #0
 80065d0:	461a      	mov	r2, r3
 80065d2:	4623      	mov	r3, r4
 80065d4:	f7f9 fe30 	bl	8000238 <__aeabi_uldivmod>
 80065d8:	4603      	mov	r3, r0
 80065da:	460c      	mov	r4, r1
 80065dc:	617b      	str	r3, [r7, #20]
 80065de:	e04c      	b.n	800667a <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80065e0:	4a31      	ldr	r2, [pc, #196]	; (80066a8 <HAL_RCC_GetSysClockFreq+0x160>)
 80065e2:	6852      	ldr	r2, [r2, #4]
 80065e4:	0992      	lsrs	r2, r2, #6
 80065e6:	4611      	mov	r1, r2
 80065e8:	f04f 0200 	mov.w	r2, #0
 80065ec:	f240 15ff 	movw	r5, #511	; 0x1ff
 80065f0:	f04f 0600 	mov.w	r6, #0
 80065f4:	ea05 0501 	and.w	r5, r5, r1
 80065f8:	ea06 0602 	and.w	r6, r6, r2
 80065fc:	4629      	mov	r1, r5
 80065fe:	4632      	mov	r2, r6
 8006600:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8006604:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8006608:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 800660c:	4651      	mov	r1, sl
 800660e:	465a      	mov	r2, fp
 8006610:	46aa      	mov	sl, r5
 8006612:	46b3      	mov	fp, r6
 8006614:	4655      	mov	r5, sl
 8006616:	465e      	mov	r6, fp
 8006618:	1b4d      	subs	r5, r1, r5
 800661a:	eb62 0606 	sbc.w	r6, r2, r6
 800661e:	4629      	mov	r1, r5
 8006620:	4632      	mov	r2, r6
 8006622:	0194      	lsls	r4, r2, #6
 8006624:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006628:	018b      	lsls	r3, r1, #6
 800662a:	1a5b      	subs	r3, r3, r1
 800662c:	eb64 0402 	sbc.w	r4, r4, r2
 8006630:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8006634:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8006638:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 800663c:	4643      	mov	r3, r8
 800663e:	464c      	mov	r4, r9
 8006640:	4655      	mov	r5, sl
 8006642:	465e      	mov	r6, fp
 8006644:	18ed      	adds	r5, r5, r3
 8006646:	eb46 0604 	adc.w	r6, r6, r4
 800664a:	462b      	mov	r3, r5
 800664c:	4634      	mov	r4, r6
 800664e:	02a2      	lsls	r2, r4, #10
 8006650:	607a      	str	r2, [r7, #4]
 8006652:	687a      	ldr	r2, [r7, #4]
 8006654:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006658:	607a      	str	r2, [r7, #4]
 800665a:	029b      	lsls	r3, r3, #10
 800665c:	603b      	str	r3, [r7, #0]
 800665e:	e897 0018 	ldmia.w	r7, {r3, r4}
 8006662:	4618      	mov	r0, r3
 8006664:	4621      	mov	r1, r4
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f04f 0400 	mov.w	r4, #0
 800666c:	461a      	mov	r2, r3
 800666e:	4623      	mov	r3, r4
 8006670:	f7f9 fde2 	bl	8000238 <__aeabi_uldivmod>
 8006674:	4603      	mov	r3, r0
 8006676:	460c      	mov	r4, r1
 8006678:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 800667a:	4b0b      	ldr	r3, [pc, #44]	; (80066a8 <HAL_RCC_GetSysClockFreq+0x160>)
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	0c1b      	lsrs	r3, r3, #16
 8006680:	f003 0303 	and.w	r3, r3, #3
 8006684:	3301      	adds	r3, #1
 8006686:	005b      	lsls	r3, r3, #1
 8006688:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006692:	613b      	str	r3, [r7, #16]
      break;
 8006694:	e002      	b.n	800669c <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006696:	4b05      	ldr	r3, [pc, #20]	; (80066ac <HAL_RCC_GetSysClockFreq+0x164>)
 8006698:	613b      	str	r3, [r7, #16]
      break;
 800669a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800669c:	693b      	ldr	r3, [r7, #16]
}
 800669e:	4618      	mov	r0, r3
 80066a0:	371c      	adds	r7, #28
 80066a2:	46bd      	mov	sp, r7
 80066a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066a8:	40023800 	.word	0x40023800
 80066ac:	00f42400 	.word	0x00f42400
 80066b0:	017d7840 	.word	0x017d7840

080066b4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066b4:	b480      	push	{r7}
 80066b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066b8:	4b03      	ldr	r3, [pc, #12]	; (80066c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80066ba:	681b      	ldr	r3, [r3, #0]
}
 80066bc:	4618      	mov	r0, r3
 80066be:	46bd      	mov	sp, r7
 80066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c4:	4770      	bx	lr
 80066c6:	bf00      	nop
 80066c8:	200200cc 	.word	0x200200cc

080066cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80066d0:	f7ff fff0 	bl	80066b4 <HAL_RCC_GetHCLKFreq>
 80066d4:	4601      	mov	r1, r0
 80066d6:	4b05      	ldr	r3, [pc, #20]	; (80066ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	0a9b      	lsrs	r3, r3, #10
 80066dc:	f003 0307 	and.w	r3, r3, #7
 80066e0:	4a03      	ldr	r2, [pc, #12]	; (80066f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80066e2:	5cd3      	ldrb	r3, [r2, r3]
 80066e4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	bd80      	pop	{r7, pc}
 80066ec:	40023800 	.word	0x40023800
 80066f0:	080168ec 	.word	0x080168ec

080066f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80066f8:	f7ff ffdc 	bl	80066b4 <HAL_RCC_GetHCLKFreq>
 80066fc:	4601      	mov	r1, r0
 80066fe:	4b05      	ldr	r3, [pc, #20]	; (8006714 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	0b5b      	lsrs	r3, r3, #13
 8006704:	f003 0307 	and.w	r3, r3, #7
 8006708:	4a03      	ldr	r2, [pc, #12]	; (8006718 <HAL_RCC_GetPCLK2Freq+0x24>)
 800670a:	5cd3      	ldrb	r3, [r2, r3]
 800670c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006710:	4618      	mov	r0, r3
 8006712:	bd80      	pop	{r7, pc}
 8006714:	40023800 	.word	0x40023800
 8006718:	080168ec 	.word	0x080168ec

0800671c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b088      	sub	sp, #32
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006724:	2300      	movs	r3, #0
 8006726:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006728:	2300      	movs	r3, #0
 800672a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800672c:	2300      	movs	r3, #0
 800672e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006730:	2300      	movs	r3, #0
 8006732:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006734:	2300      	movs	r3, #0
 8006736:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 0301 	and.w	r3, r3, #1
 8006740:	2b00      	cmp	r3, #0
 8006742:	d012      	beq.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006744:	4a69      	ldr	r2, [pc, #420]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006746:	4b69      	ldr	r3, [pc, #420]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800674e:	6093      	str	r3, [r2, #8]
 8006750:	4966      	ldr	r1, [pc, #408]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006752:	4b66      	ldr	r3, [pc, #408]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006754:	689a      	ldr	r2, [r3, #8]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800675a:	4313      	orrs	r3, r2
 800675c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006762:	2b00      	cmp	r3, #0
 8006764:	d101      	bne.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006766:	2301      	movs	r3, #1
 8006768:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006772:	2b00      	cmp	r3, #0
 8006774:	d017      	beq.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006776:	495d      	ldr	r1, [pc, #372]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006778:	4b5c      	ldr	r3, [pc, #368]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800677a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800677e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006786:	4313      	orrs	r3, r2
 8006788:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006790:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006794:	d101      	bne.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006796:	2301      	movs	r3, #1
 8006798:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d101      	bne.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80067a2:	2301      	movs	r3, #1
 80067a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d017      	beq.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80067b2:	494e      	ldr	r1, [pc, #312]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067b4:	4b4d      	ldr	r3, [pc, #308]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80067ba:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c2:	4313      	orrs	r3, r2
 80067c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80067d0:	d101      	bne.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80067d2:	2301      	movs	r3, #1
 80067d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d101      	bne.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80067de:	2301      	movs	r3, #1
 80067e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d001      	beq.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80067ee:	2301      	movs	r3, #1
 80067f0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 0320 	and.w	r3, r3, #32
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	f000 808b 	beq.w	8006916 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006800:	4a3a      	ldr	r2, [pc, #232]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006802:	4b3a      	ldr	r3, [pc, #232]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006806:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800680a:	6413      	str	r3, [r2, #64]	; 0x40
 800680c:	4b37      	ldr	r3, [pc, #220]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800680e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006810:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006814:	60bb      	str	r3, [r7, #8]
 8006816:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006818:	4a35      	ldr	r2, [pc, #212]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800681a:	4b35      	ldr	r3, [pc, #212]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006822:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006824:	f7f9 fee2 	bl	80005ec <HAL_GetTick>
 8006828:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800682a:	e008      	b.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800682c:	f7f9 fede 	bl	80005ec <HAL_GetTick>
 8006830:	4602      	mov	r2, r0
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	2b64      	cmp	r3, #100	; 0x64
 8006838:	d901      	bls.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800683a:	2303      	movs	r3, #3
 800683c:	e38d      	b.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800683e:	4b2c      	ldr	r3, [pc, #176]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006846:	2b00      	cmp	r3, #0
 8006848:	d0f0      	beq.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800684a:	4b28      	ldr	r3, [pc, #160]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800684c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800684e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006852:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d035      	beq.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800685e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	429a      	cmp	r2, r3
 8006866:	d02e      	beq.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006868:	4b20      	ldr	r3, [pc, #128]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800686a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800686c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006870:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006872:	4a1e      	ldr	r2, [pc, #120]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006874:	4b1d      	ldr	r3, [pc, #116]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006876:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006878:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800687c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800687e:	4a1b      	ldr	r2, [pc, #108]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006880:	4b1a      	ldr	r3, [pc, #104]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006884:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006888:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800688a:	4a18      	ldr	r2, [pc, #96]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006890:	4b16      	ldr	r3, [pc, #88]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006892:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006894:	f003 0301 	and.w	r3, r3, #1
 8006898:	2b00      	cmp	r3, #0
 800689a:	d014      	beq.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800689c:	f7f9 fea6 	bl	80005ec <HAL_GetTick>
 80068a0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068a2:	e00a      	b.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068a4:	f7f9 fea2 	bl	80005ec <HAL_GetTick>
 80068a8:	4602      	mov	r2, r0
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	1ad3      	subs	r3, r2, r3
 80068ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d901      	bls.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80068b6:	2303      	movs	r3, #3
 80068b8:	e34f      	b.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068ba:	4b0c      	ldr	r3, [pc, #48]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068be:	f003 0302 	and.w	r3, r3, #2
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d0ee      	beq.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80068d2:	d111      	bne.n	80068f8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80068d4:	4805      	ldr	r0, [pc, #20]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068d6:	4b05      	ldr	r3, [pc, #20]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80068e2:	4b04      	ldr	r3, [pc, #16]	; (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80068e4:	400b      	ands	r3, r1
 80068e6:	4313      	orrs	r3, r2
 80068e8:	6083      	str	r3, [r0, #8]
 80068ea:	e00b      	b.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80068ec:	40023800 	.word	0x40023800
 80068f0:	40007000 	.word	0x40007000
 80068f4:	0ffffcff 	.word	0x0ffffcff
 80068f8:	4ab2      	ldr	r2, [pc, #712]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80068fa:	4bb2      	ldr	r3, [pc, #712]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006902:	6093      	str	r3, [r2, #8]
 8006904:	49af      	ldr	r1, [pc, #700]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006906:	4baf      	ldr	r3, [pc, #700]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006908:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800690e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006912:	4313      	orrs	r3, r2
 8006914:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f003 0310 	and.w	r3, r3, #16
 800691e:	2b00      	cmp	r3, #0
 8006920:	d010      	beq.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006922:	4aa8      	ldr	r2, [pc, #672]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006924:	4ba7      	ldr	r3, [pc, #668]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006926:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800692a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800692e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006932:	49a4      	ldr	r1, [pc, #656]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006934:	4ba3      	ldr	r3, [pc, #652]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006936:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800693e:	4313      	orrs	r3, r2
 8006940:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800694c:	2b00      	cmp	r3, #0
 800694e:	d00a      	beq.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006950:	499c      	ldr	r1, [pc, #624]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006952:	4b9c      	ldr	r3, [pc, #624]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006954:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006958:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006960:	4313      	orrs	r3, r2
 8006962:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800696e:	2b00      	cmp	r3, #0
 8006970:	d00a      	beq.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006972:	4994      	ldr	r1, [pc, #592]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006974:	4b93      	ldr	r3, [pc, #588]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006976:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800697a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006982:	4313      	orrs	r3, r2
 8006984:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006990:	2b00      	cmp	r3, #0
 8006992:	d00a      	beq.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006994:	498b      	ldr	r1, [pc, #556]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006996:	4b8b      	ldr	r3, [pc, #556]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006998:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800699c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80069a4:	4313      	orrs	r3, r2
 80069a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d00a      	beq.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80069b6:	4983      	ldr	r1, [pc, #524]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80069b8:	4b82      	ldr	r3, [pc, #520]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80069ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069be:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069c6:	4313      	orrs	r3, r2
 80069c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d00a      	beq.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80069d8:	497a      	ldr	r1, [pc, #488]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80069da:	4b7a      	ldr	r3, [pc, #488]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80069dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069e0:	f023 0203 	bic.w	r2, r3, #3
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069e8:	4313      	orrs	r3, r2
 80069ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d00a      	beq.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80069fa:	4972      	ldr	r1, [pc, #456]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80069fc:	4b71      	ldr	r3, [pc, #452]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80069fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a02:	f023 020c 	bic.w	r2, r3, #12
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d00a      	beq.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006a1c:	4969      	ldr	r1, [pc, #420]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a1e:	4b69      	ldr	r3, [pc, #420]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a24:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d00a      	beq.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006a3e:	4961      	ldr	r1, [pc, #388]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a40:	4b60      	ldr	r3, [pc, #384]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a46:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d00a      	beq.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006a60:	4958      	ldr	r1, [pc, #352]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a62:	4b58      	ldr	r3, [pc, #352]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a68:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a70:	4313      	orrs	r3, r2
 8006a72:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d00a      	beq.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006a82:	4950      	ldr	r1, [pc, #320]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a84:	4b4f      	ldr	r3, [pc, #316]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a8a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a92:	4313      	orrs	r3, r2
 8006a94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d00a      	beq.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006aa4:	4947      	ldr	r1, [pc, #284]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006aa6:	4b47      	ldr	r3, [pc, #284]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006aac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d00a      	beq.n	8006adc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006ac6:	493f      	ldr	r1, [pc, #252]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006ac8:	4b3e      	ldr	r3, [pc, #248]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ace:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d00a      	beq.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006ae8:	4936      	ldr	r1, [pc, #216]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006aea:	4b36      	ldr	r3, [pc, #216]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006af0:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006af8:	4313      	orrs	r3, r2
 8006afa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d011      	beq.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006b0a:	492e      	ldr	r1, [pc, #184]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b0c:	4b2d      	ldr	r3, [pc, #180]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b12:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b24:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006b28:	d101      	bne.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f003 0308 	and.w	r3, r3, #8
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d001      	beq.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d00a      	beq.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006b4a:	491e      	ldr	r1, [pc, #120]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b4c:	4b1d      	ldr	r3, [pc, #116]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b52:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d00b      	beq.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006b6c:	4915      	ldr	r1, [pc, #84]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b6e:	4b15      	ldr	r3, [pc, #84]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b74:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d00b      	beq.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006b90:	490c      	ldr	r1, [pc, #48]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b92:	4b0c      	ldr	r3, [pc, #48]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b98:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d00e      	beq.n	8006bd2 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006bb4:	4903      	ldr	r1, [pc, #12]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006bb6:	4b03      	ldr	r3, [pc, #12]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006bb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006bbc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	e001      	b.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8006bc4:	40023800 	.word	0x40023800
 8006bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d00b      	beq.n	8006bf6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006bde:	4981      	ldr	r1, [pc, #516]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006be0:	4b80      	ldr	r3, [pc, #512]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006be2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006be6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006bf6:	69fb      	ldr	r3, [r7, #28]
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	d005      	beq.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006c04:	f040 80d6 	bne.w	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x698>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006c08:	4a76      	ldr	r2, [pc, #472]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006c0a:	4b76      	ldr	r3, [pc, #472]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006c12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c14:	f7f9 fcea 	bl	80005ec <HAL_GetTick>
 8006c18:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006c1a:	e008      	b.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x512>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006c1c:	f7f9 fce6 	bl	80005ec <HAL_GetTick>
 8006c20:	4602      	mov	r2, r0
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	1ad3      	subs	r3, r2, r3
 8006c26:	2b64      	cmp	r3, #100	; 0x64
 8006c28:	d901      	bls.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x512>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c2a:	2303      	movs	r3, #3
 8006c2c:	e195      	b.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006c2e:	4b6d      	ldr	r3, [pc, #436]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d1f0      	bne.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x500>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f003 0301 	and.w	r3, r3, #1
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d021      	beq.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0x56e>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d11d      	bne.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0x56e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006c4e:	4b65      	ldr	r3, [pc, #404]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006c50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c54:	0c1b      	lsrs	r3, r3, #16
 8006c56:	f003 0303 	and.w	r3, r3, #3
 8006c5a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006c5c:	4b61      	ldr	r3, [pc, #388]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006c5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c62:	0e1b      	lsrs	r3, r3, #24
 8006c64:	f003 030f 	and.w	r3, r3, #15
 8006c68:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006c6a:	495e      	ldr	r1, [pc, #376]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	019a      	lsls	r2, r3, #6
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	041b      	lsls	r3, r3, #16
 8006c76:	431a      	orrs	r2, r3
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	061b      	lsls	r3, r3, #24
 8006c7c:	431a      	orrs	r2, r3
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	071b      	lsls	r3, r3, #28
 8006c84:	4313      	orrs	r3, r2
 8006c86:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d004      	beq.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c9a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c9e:	d00a      	beq.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d02e      	beq.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x5ee>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cb0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006cb4:	d129      	bne.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006cb6:	4b4b      	ldr	r3, [pc, #300]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006cb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006cbc:	0c1b      	lsrs	r3, r3, #16
 8006cbe:	f003 0303 	and.w	r3, r3, #3
 8006cc2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006cc4:	4b47      	ldr	r3, [pc, #284]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006cc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006cca:	0f1b      	lsrs	r3, r3, #28
 8006ccc:	f003 0307 	and.w	r3, r3, #7
 8006cd0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006cd2:	4944      	ldr	r1, [pc, #272]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	019a      	lsls	r2, r3, #6
 8006cda:	693b      	ldr	r3, [r7, #16]
 8006cdc:	041b      	lsls	r3, r3, #16
 8006cde:	431a      	orrs	r2, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	061b      	lsls	r3, r3, #24
 8006ce6:	431a      	orrs	r2, r3
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	071b      	lsls	r3, r3, #28
 8006cec:	4313      	orrs	r3, r2
 8006cee:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006cf2:	493c      	ldr	r1, [pc, #240]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006cf4:	4b3b      	ldr	r3, [pc, #236]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006cf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006cfa:	f023 021f 	bic.w	r2, r3, #31
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d02:	3b01      	subs	r3, #1
 8006d04:	4313      	orrs	r3, r2
 8006d06:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d01d      	beq.n	8006d52 <HAL_RCCEx_PeriphCLKConfig+0x636>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006d16:	4b33      	ldr	r3, [pc, #204]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006d18:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d1c:	0e1b      	lsrs	r3, r3, #24
 8006d1e:	f003 030f 	and.w	r3, r3, #15
 8006d22:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006d24:	4b2f      	ldr	r3, [pc, #188]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006d26:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d2a:	0f1b      	lsrs	r3, r3, #28
 8006d2c:	f003 0307 	and.w	r3, r3, #7
 8006d30:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006d32:	492c      	ldr	r1, [pc, #176]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	019a      	lsls	r2, r3, #6
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	691b      	ldr	r3, [r3, #16]
 8006d3e:	041b      	lsls	r3, r3, #16
 8006d40:	431a      	orrs	r2, r3
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	061b      	lsls	r3, r3, #24
 8006d46:	431a      	orrs	r2, r3
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	071b      	lsls	r3, r3, #28
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d011      	beq.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x666>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006d5e:	4921      	ldr	r1, [pc, #132]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	019a      	lsls	r2, r3, #6
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	691b      	ldr	r3, [r3, #16]
 8006d6a:	041b      	lsls	r3, r3, #16
 8006d6c:	431a      	orrs	r2, r3
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	68db      	ldr	r3, [r3, #12]
 8006d72:	061b      	lsls	r3, r3, #24
 8006d74:	431a      	orrs	r2, r3
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	071b      	lsls	r3, r3, #28
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006d82:	4a18      	ldr	r2, [pc, #96]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006d84:	4b17      	ldr	r3, [pc, #92]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006d8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d8e:	f7f9 fc2d 	bl	80005ec <HAL_GetTick>
 8006d92:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006d94:	e008      	b.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006d96:	f7f9 fc29 	bl	80005ec <HAL_GetTick>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	1ad3      	subs	r3, r2, r3
 8006da0:	2b64      	cmp	r3, #100	; 0x64
 8006da2:	d901      	bls.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006da4:	2303      	movs	r3, #3
 8006da6:	e0d8      	b.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006da8:	4b0e      	ldr	r3, [pc, #56]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d0f0      	beq.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x67a>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006db4:	69bb      	ldr	r3, [r7, #24]
 8006db6:	2b01      	cmp	r3, #1
 8006db8:	f040 80ce 	bne.w	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006dbc:	4a09      	ldr	r2, [pc, #36]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006dbe:	4b09      	ldr	r3, [pc, #36]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006dc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006dc8:	f7f9 fc10 	bl	80005ec <HAL_GetTick>
 8006dcc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006dce:	e00b      	b.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006dd0:	f7f9 fc0c 	bl	80005ec <HAL_GetTick>
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	1ad3      	subs	r3, r2, r3
 8006dda:	2b64      	cmp	r3, #100	; 0x64
 8006ddc:	d904      	bls.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006dde:	2303      	movs	r3, #3
 8006de0:	e0bb      	b.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8006de2:	bf00      	nop
 8006de4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006de8:	4b5e      	ldr	r3, [pc, #376]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006df0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006df4:	d0ec      	beq.n	8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d003      	beq.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d009      	beq.n	8006e1e <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d02e      	beq.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d12a      	bne.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006e1e:	4b51      	ldr	r3, [pc, #324]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e24:	0c1b      	lsrs	r3, r3, #16
 8006e26:	f003 0303 	and.w	r3, r3, #3
 8006e2a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006e2c:	4b4d      	ldr	r3, [pc, #308]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e32:	0f1b      	lsrs	r3, r3, #28
 8006e34:	f003 0307 	and.w	r3, r3, #7
 8006e38:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006e3a:	494a      	ldr	r1, [pc, #296]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	695b      	ldr	r3, [r3, #20]
 8006e40:	019a      	lsls	r2, r3, #6
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	041b      	lsls	r3, r3, #16
 8006e46:	431a      	orrs	r2, r3
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	061b      	lsls	r3, r3, #24
 8006e4e:	431a      	orrs	r2, r3
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	071b      	lsls	r3, r3, #28
 8006e54:	4313      	orrs	r3, r2
 8006e56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006e5a:	4942      	ldr	r1, [pc, #264]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006e5c:	4b41      	ldr	r3, [pc, #260]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006e5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e62:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e6a:	3b01      	subs	r3, #1
 8006e6c:	021b      	lsls	r3, r3, #8
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d022      	beq.n	8006ec6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e84:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e88:	d11d      	bne.n	8006ec6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006e8a:	4b36      	ldr	r3, [pc, #216]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e90:	0e1b      	lsrs	r3, r3, #24
 8006e92:	f003 030f 	and.w	r3, r3, #15
 8006e96:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006e98:	4b32      	ldr	r3, [pc, #200]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e9e:	0f1b      	lsrs	r3, r3, #28
 8006ea0:	f003 0307 	and.w	r3, r3, #7
 8006ea4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006ea6:	492f      	ldr	r1, [pc, #188]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	695b      	ldr	r3, [r3, #20]
 8006eac:	019a      	lsls	r2, r3, #6
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6a1b      	ldr	r3, [r3, #32]
 8006eb2:	041b      	lsls	r3, r3, #16
 8006eb4:	431a      	orrs	r2, r3
 8006eb6:	693b      	ldr	r3, [r7, #16]
 8006eb8:	061b      	lsls	r3, r3, #24
 8006eba:	431a      	orrs	r2, r3
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	071b      	lsls	r3, r3, #28
 8006ec0:	4313      	orrs	r3, r2
 8006ec2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f003 0308 	and.w	r3, r3, #8
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d028      	beq.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006ed2:	4b24      	ldr	r3, [pc, #144]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ed8:	0e1b      	lsrs	r3, r3, #24
 8006eda:	f003 030f 	and.w	r3, r3, #15
 8006ede:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006ee0:	4b20      	ldr	r3, [pc, #128]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ee6:	0c1b      	lsrs	r3, r3, #16
 8006ee8:	f003 0303 	and.w	r3, r3, #3
 8006eec:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006eee:	491d      	ldr	r1, [pc, #116]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	695b      	ldr	r3, [r3, #20]
 8006ef4:	019a      	lsls	r2, r3, #6
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	041b      	lsls	r3, r3, #16
 8006efa:	431a      	orrs	r2, r3
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	061b      	lsls	r3, r3, #24
 8006f00:	431a      	orrs	r2, r3
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	69db      	ldr	r3, [r3, #28]
 8006f06:	071b      	lsls	r3, r3, #28
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006f0e:	4915      	ldr	r1, [pc, #84]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006f10:	4b14      	ldr	r3, [pc, #80]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006f12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f16:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006f24:	4a0f      	ldr	r2, [pc, #60]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006f26:	4b0f      	ldr	r3, [pc, #60]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f30:	f7f9 fb5c 	bl	80005ec <HAL_GetTick>
 8006f34:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006f36:	e008      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006f38:	f7f9 fb58 	bl	80005ec <HAL_GetTick>
 8006f3c:	4602      	mov	r2, r0
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	1ad3      	subs	r3, r2, r3
 8006f42:	2b64      	cmp	r3, #100	; 0x64
 8006f44:	d901      	bls.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f46:	2303      	movs	r3, #3
 8006f48:	e007      	b.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006f4a:	4b06      	ldr	r3, [pc, #24]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f52:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f56:	d1ef      	bne.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8006f58:	2300      	movs	r3, #0
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3720      	adds	r7, #32
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	40023800 	.word	0x40023800

08006f68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d101      	bne.n	8006f7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006f76:	2301      	movs	r3, #1
 8006f78:	e082      	b.n	8007080 <HAL_SPI_Init+0x118>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006f86:	b2db      	uxtb	r3, r3
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d106      	bne.n	8006f9a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f006 fe95 	bl	800dcc4 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2202      	movs	r2, #2
 8006f9e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	687a      	ldr	r2, [r7, #4]
 8006fa8:	6812      	ldr	r2, [r2, #0]
 8006faa:	6812      	ldr	r2, [r2, #0]
 8006fac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fb0:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	68db      	ldr	r3, [r3, #12]
 8006fb6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006fba:	d902      	bls.n	8006fc2 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	60fb      	str	r3, [r7, #12]
 8006fc0:	e002      	b.n	8006fc8 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006fc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006fc6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006fd0:	d007      	beq.n	8006fe2 <HAL_SPI_Init+0x7a>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	68db      	ldr	r3, [r3, #12]
 8006fd6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006fda:	d002      	beq.n	8006fe2 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d10b      	bne.n	8007002 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	68db      	ldr	r3, [r3, #12]
 8006fee:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006ff2:	d903      	bls.n	8006ffc <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2202      	movs	r2, #2
 8006ff8:	631a      	str	r2, [r3, #48]	; 0x30
 8006ffa:	e002      	b.n	8007002 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2201      	movs	r2, #1
 8007000:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	6851      	ldr	r1, [r2, #4]
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	6892      	ldr	r2, [r2, #8]
 800700e:	4311      	orrs	r1, r2
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	6912      	ldr	r2, [r2, #16]
 8007014:	4311      	orrs	r1, r2
 8007016:	687a      	ldr	r2, [r7, #4]
 8007018:	6952      	ldr	r2, [r2, #20]
 800701a:	4311      	orrs	r1, r2
 800701c:	687a      	ldr	r2, [r7, #4]
 800701e:	6992      	ldr	r2, [r2, #24]
 8007020:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8007024:	4311      	orrs	r1, r2
 8007026:	687a      	ldr	r2, [r7, #4]
 8007028:	69d2      	ldr	r2, [r2, #28]
 800702a:	4311      	orrs	r1, r2
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	6a12      	ldr	r2, [r2, #32]
 8007030:	4311      	orrs	r1, r2
 8007032:	687a      	ldr	r2, [r7, #4]
 8007034:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007036:	430a      	orrs	r2, r1
 8007038:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	687a      	ldr	r2, [r7, #4]
 8007040:	6992      	ldr	r2, [r2, #24]
 8007042:	0c12      	lsrs	r2, r2, #16
 8007044:	f002 0104 	and.w	r1, r2, #4
 8007048:	687a      	ldr	r2, [r7, #4]
 800704a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800704c:	4311      	orrs	r1, r2
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007052:	4311      	orrs	r1, r2
 8007054:	687a      	ldr	r2, [r7, #4]
 8007056:	68d2      	ldr	r2, [r2, #12]
 8007058:	4311      	orrs	r1, r2
 800705a:	68fa      	ldr	r2, [r7, #12]
 800705c:	430a      	orrs	r2, r1
 800705e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	6812      	ldr	r2, [r2, #0]
 8007068:	69d2      	ldr	r2, [r2, #28]
 800706a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800706e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2201      	movs	r2, #1
 800707a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800707e:	2300      	movs	r3, #0
}
 8007080:	4618      	mov	r0, r3
 8007082:	3710      	adds	r7, #16
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}

08007088 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b088      	sub	sp, #32
 800708c:	af00      	add	r7, sp, #0
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	60b9      	str	r1, [r7, #8]
 8007092:	603b      	str	r3, [r7, #0]
 8007094:	4613      	mov	r3, r2
 8007096:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8007098:	2300      	movs	r3, #0
 800709a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800709c:	2300      	movs	r3, #0
 800709e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80070a6:	2b01      	cmp	r3, #1
 80070a8:	d101      	bne.n	80070ae <HAL_SPI_Transmit+0x26>
 80070aa:	2302      	movs	r3, #2
 80070ac:	e0f7      	b.n	800729e <HAL_SPI_Transmit+0x216>
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2201      	movs	r2, #1
 80070b2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80070b6:	f7f9 fa99 	bl	80005ec <HAL_GetTick>
 80070ba:	61b8      	str	r0, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80070c2:	b2db      	uxtb	r3, r3
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d002      	beq.n	80070ce <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80070c8:	2302      	movs	r3, #2
 80070ca:	77fb      	strb	r3, [r7, #31]
    goto error;
 80070cc:	e0de      	b.n	800728c <HAL_SPI_Transmit+0x204>
  }

  if ((pData == NULL) || (Size == 0U))
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d002      	beq.n	80070da <HAL_SPI_Transmit+0x52>
 80070d4:	88fb      	ldrh	r3, [r7, #6]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d102      	bne.n	80070e0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80070de:	e0d5      	b.n	800728c <HAL_SPI_Transmit+0x204>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2203      	movs	r2, #3
 80070e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2200      	movs	r2, #0
 80070ec:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	68ba      	ldr	r2, [r7, #8]
 80070f2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	88fa      	ldrh	r2, [r7, #6]
 80070f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	88fa      	ldrh	r2, [r7, #6]
 80070fe:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	2200      	movs	r2, #0
 8007104:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2200      	movs	r2, #0
 800710a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2200      	movs	r2, #0
 8007112:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2200      	movs	r2, #0
 800711a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2200      	movs	r2, #0
 8007120:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800712a:	d107      	bne.n	800713c <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	68fa      	ldr	r2, [r7, #12]
 8007132:	6812      	ldr	r2, [r2, #0]
 8007134:	6812      	ldr	r2, [r2, #0]
 8007136:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800713a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007146:	2b40      	cmp	r3, #64	; 0x40
 8007148:	d007      	beq.n	800715a <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	68fa      	ldr	r2, [r7, #12]
 8007150:	6812      	ldr	r2, [r2, #0]
 8007152:	6812      	ldr	r2, [r2, #0]
 8007154:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007158:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	68db      	ldr	r3, [r3, #12]
 800715e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007162:	d96e      	bls.n	8007242 <HAL_SPI_Transmit+0x1ba>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007164:	e028      	b.n	80071b8 <HAL_SPI_Transmit+0x130>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	f003 0302 	and.w	r3, r3, #2
 8007170:	2b02      	cmp	r3, #2
 8007172:	d10f      	bne.n	8007194 <HAL_SPI_Transmit+0x10c>
      {
        hspi->Instance->DR = *((uint16_t *)pData);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	68ba      	ldr	r2, [r7, #8]
 800717a:	8812      	ldrh	r2, [r2, #0]
 800717c:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	3302      	adds	r3, #2
 8007182:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007188:	b29b      	uxth	r3, r3
 800718a:	3b01      	subs	r3, #1
 800718c:	b29a      	uxth	r2, r3
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007192:	e011      	b.n	80071b8 <HAL_SPI_Transmit+0x130>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d00b      	beq.n	80071b2 <HAL_SPI_Transmit+0x12a>
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071a0:	d00a      	beq.n	80071b8 <HAL_SPI_Transmit+0x130>
 80071a2:	f7f9 fa23 	bl	80005ec <HAL_GetTick>
 80071a6:	4602      	mov	r2, r0
 80071a8:	69bb      	ldr	r3, [r7, #24]
 80071aa:	1ad2      	subs	r2, r2, r3
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d302      	bcc.n	80071b8 <HAL_SPI_Transmit+0x130>
        {
          errorcode = HAL_TIMEOUT;
 80071b2:	2303      	movs	r3, #3
 80071b4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80071b6:	e069      	b.n	800728c <HAL_SPI_Transmit+0x204>
    while (hspi->TxXferCount > 0U)
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071bc:	b29b      	uxth	r3, r3
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d1d1      	bne.n	8007166 <HAL_SPI_Transmit+0xde>
 80071c2:	e043      	b.n	800724c <HAL_SPI_Transmit+0x1c4>
  else
  {
    while (hspi->TxXferCount > 0U)
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	f003 0302 	and.w	r3, r3, #2
 80071ce:	2b02      	cmp	r3, #2
 80071d0:	d125      	bne.n	800721e <HAL_SPI_Transmit+0x196>
      {
        if (hspi->TxXferCount > 1U)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d90f      	bls.n	80071fc <HAL_SPI_Transmit+0x174>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)pData);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	68ba      	ldr	r2, [r7, #8]
 80071e2:	8812      	ldrh	r2, [r2, #0]
 80071e4:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	3302      	adds	r3, #2
 80071ea:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	3b02      	subs	r3, #2
 80071f4:	b29a      	uxth	r2, r3
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80071fa:	e022      	b.n	8007242 <HAL_SPI_Transmit+0x1ba>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f103 020c 	add.w	r2, r3, #12
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	1c59      	adds	r1, r3, #1
 8007208:	60b9      	str	r1, [r7, #8]
 800720a:	781b      	ldrb	r3, [r3, #0]
 800720c:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007212:	b29b      	uxth	r3, r3
 8007214:	3b01      	subs	r3, #1
 8007216:	b29a      	uxth	r2, r3
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800721c:	e011      	b.n	8007242 <HAL_SPI_Transmit+0x1ba>
        }
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d00b      	beq.n	800723c <HAL_SPI_Transmit+0x1b4>
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	f1b3 3fff 	cmp.w	r3, #4294967295
 800722a:	d00a      	beq.n	8007242 <HAL_SPI_Transmit+0x1ba>
 800722c:	f7f9 f9de 	bl	80005ec <HAL_GetTick>
 8007230:	4602      	mov	r2, r0
 8007232:	69bb      	ldr	r3, [r7, #24]
 8007234:	1ad2      	subs	r2, r2, r3
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	429a      	cmp	r2, r3
 800723a:	d302      	bcc.n	8007242 <HAL_SPI_Transmit+0x1ba>
        {
          errorcode = HAL_TIMEOUT;
 800723c:	2303      	movs	r3, #3
 800723e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007240:	e024      	b.n	800728c <HAL_SPI_Transmit+0x204>
    while (hspi->TxXferCount > 0U)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007246:	b29b      	uxth	r3, r3
 8007248:	2b00      	cmp	r3, #0
 800724a:	d1bb      	bne.n	80071c4 <HAL_SPI_Transmit+0x13c>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800724c:	69ba      	ldr	r2, [r7, #24]
 800724e:	6839      	ldr	r1, [r7, #0]
 8007250:	68f8      	ldr	r0, [r7, #12]
 8007252:	f000 fc5f 	bl	8007b14 <SPI_EndRxTxTransaction>
 8007256:	4603      	mov	r3, r0
 8007258:	2b00      	cmp	r3, #0
 800725a:	d002      	beq.n	8007262 <HAL_SPI_Transmit+0x1da>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2220      	movs	r2, #32
 8007260:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	689b      	ldr	r3, [r3, #8]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d10a      	bne.n	8007280 <HAL_SPI_Transmit+0x1f8>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800726a:	2300      	movs	r3, #0
 800726c:	617b      	str	r3, [r7, #20]
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	617b      	str	r3, [r7, #20]
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	617b      	str	r3, [r7, #20]
 800727e:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007284:	2b00      	cmp	r3, #0
 8007286:	d001      	beq.n	800728c <HAL_SPI_Transmit+0x204>
  {
    errorcode = HAL_ERROR;
 8007288:	2301      	movs	r3, #1
 800728a:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	2201      	movs	r2, #1
 8007290:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2200      	movs	r2, #0
 8007298:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800729c:	7ffb      	ldrb	r3, [r7, #31]
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3720      	adds	r7, #32
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}

080072a6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072a6:	b580      	push	{r7, lr}
 80072a8:	b088      	sub	sp, #32
 80072aa:	af02      	add	r7, sp, #8
 80072ac:	60f8      	str	r0, [r7, #12]
 80072ae:	60b9      	str	r1, [r7, #8]
 80072b0:	603b      	str	r3, [r7, #0]
 80072b2:	4613      	mov	r3, r2
 80072b4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80072b6:	2300      	movs	r3, #0
 80072b8:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80072ba:	2300      	movs	r3, #0
 80072bc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80072c6:	d112      	bne.n	80072ee <HAL_SPI_Receive+0x48>
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	689b      	ldr	r3, [r3, #8]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d10e      	bne.n	80072ee <HAL_SPI_Receive+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2204      	movs	r2, #4
 80072d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80072d8:	88fa      	ldrh	r2, [r7, #6]
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	9300      	str	r3, [sp, #0]
 80072de:	4613      	mov	r3, r2
 80072e0:	68ba      	ldr	r2, [r7, #8]
 80072e2:	68b9      	ldr	r1, [r7, #8]
 80072e4:	68f8      	ldr	r0, [r7, #12]
 80072e6:	f000 f8ff 	bl	80074e8 <HAL_SPI_TransmitReceive>
 80072ea:	4603      	mov	r3, r0
 80072ec:	e0f8      	b.n	80074e0 <HAL_SPI_Receive+0x23a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80072f4:	2b01      	cmp	r3, #1
 80072f6:	d101      	bne.n	80072fc <HAL_SPI_Receive+0x56>
 80072f8:	2302      	movs	r3, #2
 80072fa:	e0f1      	b.n	80074e0 <HAL_SPI_Receive+0x23a>
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	2201      	movs	r2, #1
 8007300:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007304:	f7f9 f972 	bl	80005ec <HAL_GetTick>
 8007308:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007310:	b2db      	uxtb	r3, r3
 8007312:	2b01      	cmp	r3, #1
 8007314:	d002      	beq.n	800731c <HAL_SPI_Receive+0x76>
  {
    errorcode = HAL_BUSY;
 8007316:	2302      	movs	r3, #2
 8007318:	75fb      	strb	r3, [r7, #23]
    goto error;
 800731a:	e0d8      	b.n	80074ce <HAL_SPI_Receive+0x228>
  }

  if ((pData == NULL) || (Size == 0U))
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d002      	beq.n	8007328 <HAL_SPI_Receive+0x82>
 8007322:	88fb      	ldrh	r3, [r7, #6]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d102      	bne.n	800732e <HAL_SPI_Receive+0x88>
  {
    errorcode = HAL_ERROR;
 8007328:	2301      	movs	r3, #1
 800732a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800732c:	e0cf      	b.n	80074ce <HAL_SPI_Receive+0x228>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2204      	movs	r2, #4
 8007332:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2200      	movs	r2, #0
 800733a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	68ba      	ldr	r2, [r7, #8]
 8007340:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	88fa      	ldrh	r2, [r7, #6]
 8007346:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	88fa      	ldrh	r2, [r7, #6]
 800734e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2200      	movs	r2, #0
 8007356:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2200      	movs	r2, #0
 800735c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2200      	movs	r2, #0
 8007362:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2200      	movs	r2, #0
 8007368:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2200      	movs	r2, #0
 800736e:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007378:	d908      	bls.n	800738c <HAL_SPI_Receive+0xe6>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	68fa      	ldr	r2, [r7, #12]
 8007380:	6812      	ldr	r2, [r2, #0]
 8007382:	6852      	ldr	r2, [r2, #4]
 8007384:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007388:	605a      	str	r2, [r3, #4]
 800738a:	e007      	b.n	800739c <HAL_SPI_Receive+0xf6>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	68fa      	ldr	r2, [r7, #12]
 8007392:	6812      	ldr	r2, [r2, #0]
 8007394:	6852      	ldr	r2, [r2, #4]
 8007396:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800739a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073a4:	d107      	bne.n	80073b6 <HAL_SPI_Receive+0x110>
  {
    SPI_1LINE_RX(hspi);
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	68fa      	ldr	r2, [r7, #12]
 80073ac:	6812      	ldr	r2, [r2, #0]
 80073ae:	6812      	ldr	r2, [r2, #0]
 80073b0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80073b4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073c0:	2b40      	cmp	r3, #64	; 0x40
 80073c2:	d007      	beq.n	80073d4 <HAL_SPI_Receive+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	68fa      	ldr	r2, [r7, #12]
 80073ca:	6812      	ldr	r2, [r2, #0]
 80073cc:	6812      	ldr	r2, [r2, #0]
 80073ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80073d2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	68db      	ldr	r3, [r3, #12]
 80073d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80073dc:	d860      	bhi.n	80074a0 <HAL_SPI_Receive+0x1fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80073de:	e02c      	b.n	800743a <HAL_SPI_Receive+0x194>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	f003 0301 	and.w	r3, r3, #1
 80073ea:	2b01      	cmp	r3, #1
 80073ec:	d113      	bne.n	8007416 <HAL_SPI_Receive+0x170>
      {
        /* read the received data */
        (*pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	330c      	adds	r3, #12
 80073f4:	781b      	ldrb	r3, [r3, #0]
 80073f6:	b2da      	uxtb	r2, r3
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	3301      	adds	r3, #1
 8007400:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007408:	b29b      	uxth	r3, r3
 800740a:	3b01      	subs	r3, #1
 800740c:	b29a      	uxth	r2, r3
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8007414:	e011      	b.n	800743a <HAL_SPI_Receive+0x194>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d00b      	beq.n	8007434 <HAL_SPI_Receive+0x18e>
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007422:	d00a      	beq.n	800743a <HAL_SPI_Receive+0x194>
 8007424:	f7f9 f8e2 	bl	80005ec <HAL_GetTick>
 8007428:	4602      	mov	r2, r0
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	1ad2      	subs	r2, r2, r3
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	429a      	cmp	r2, r3
 8007432:	d302      	bcc.n	800743a <HAL_SPI_Receive+0x194>
        {
          errorcode = HAL_TIMEOUT;
 8007434:	2303      	movs	r3, #3
 8007436:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007438:	e049      	b.n	80074ce <HAL_SPI_Receive+0x228>
    while (hspi->RxXferCount > 0U)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007440:	b29b      	uxth	r3, r3
 8007442:	2b00      	cmp	r3, #0
 8007444:	d1cc      	bne.n	80073e0 <HAL_SPI_Receive+0x13a>
 8007446:	e031      	b.n	80074ac <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	689b      	ldr	r3, [r3, #8]
 800744e:	f003 0301 	and.w	r3, r3, #1
 8007452:	2b01      	cmp	r3, #1
 8007454:	d112      	bne.n	800747c <HAL_SPI_Receive+0x1d6>
      {
        *((uint16_t *)pData) = hspi->Instance->DR;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	68db      	ldr	r3, [r3, #12]
 800745c:	b29a      	uxth	r2, r3
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	3302      	adds	r3, #2
 8007466:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800746e:	b29b      	uxth	r3, r3
 8007470:	3b01      	subs	r3, #1
 8007472:	b29a      	uxth	r2, r3
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800747a:	e011      	b.n	80074a0 <HAL_SPI_Receive+0x1fa>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d00b      	beq.n	800749a <HAL_SPI_Receive+0x1f4>
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007488:	d00a      	beq.n	80074a0 <HAL_SPI_Receive+0x1fa>
 800748a:	f7f9 f8af 	bl	80005ec <HAL_GetTick>
 800748e:	4602      	mov	r2, r0
 8007490:	693b      	ldr	r3, [r7, #16]
 8007492:	1ad2      	subs	r2, r2, r3
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	429a      	cmp	r2, r3
 8007498:	d302      	bcc.n	80074a0 <HAL_SPI_Receive+0x1fa>
        {
          errorcode = HAL_TIMEOUT;
 800749a:	2303      	movs	r3, #3
 800749c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800749e:	e016      	b.n	80074ce <HAL_SPI_Receive+0x228>
    while (hspi->RxXferCount > 0U)
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d1cd      	bne.n	8007448 <HAL_SPI_Receive+0x1a2>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80074ac:	693a      	ldr	r2, [r7, #16]
 80074ae:	6839      	ldr	r1, [r7, #0]
 80074b0:	68f8      	ldr	r0, [r7, #12]
 80074b2:	f000 fad7 	bl	8007a64 <SPI_EndRxTransaction>
 80074b6:	4603      	mov	r3, r0
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d002      	beq.n	80074c2 <HAL_SPI_Receive+0x21c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2220      	movs	r2, #32
 80074c0:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d001      	beq.n	80074ce <HAL_SPI_Receive+0x228>
  {
    errorcode = HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2201      	movs	r2, #1
 80074d2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	2200      	movs	r2, #0
 80074da:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80074de:	7dfb      	ldrb	r3, [r7, #23]
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3718      	adds	r7, #24
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b08a      	sub	sp, #40	; 0x28
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	60f8      	str	r0, [r7, #12]
 80074f0:	60b9      	str	r1, [r7, #8]
 80074f2:	607a      	str	r2, [r7, #4]
 80074f4:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 80074f6:	2300      	movs	r3, #0
 80074f8:	61fb      	str	r3, [r7, #28]
 80074fa:	2300      	movs	r3, #0
 80074fc:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80074fe:	2300      	movs	r3, #0
 8007500:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8007502:	2301      	movs	r3, #1
 8007504:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007506:	2300      	movs	r3, #0
 8007508:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007512:	2b01      	cmp	r3, #1
 8007514:	d101      	bne.n	800751a <HAL_SPI_TransmitReceive+0x32>
 8007516:	2302      	movs	r3, #2
 8007518:	e1cc      	b.n	80078b4 <HAL_SPI_TransmitReceive+0x3cc>
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	2201      	movs	r2, #1
 800751e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007522:	f7f9 f863 	bl	80005ec <HAL_GetTick>
 8007526:	6178      	str	r0, [r7, #20]

  tmp  = hspi->State;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800752e:	b2db      	uxtb	r3, r3
 8007530:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	61bb      	str	r3, [r7, #24]

  if (!((tmp == HAL_SPI_STATE_READY) || \
 8007538:	69fb      	ldr	r3, [r7, #28]
 800753a:	2b01      	cmp	r3, #1
 800753c:	d00e      	beq.n	800755c <HAL_SPI_TransmitReceive+0x74>
 800753e:	69bb      	ldr	r3, [r7, #24]
 8007540:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007544:	d106      	bne.n	8007554 <HAL_SPI_TransmitReceive+0x6c>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d102      	bne.n	8007554 <HAL_SPI_TransmitReceive+0x6c>
 800754e:	69fb      	ldr	r3, [r7, #28]
 8007550:	2b04      	cmp	r3, #4
 8007552:	d003      	beq.n	800755c <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 8007554:	2302      	movs	r3, #2
 8007556:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800755a:	e1a1      	b.n	80078a0 <HAL_SPI_TransmitReceive+0x3b8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d005      	beq.n	800756e <HAL_SPI_TransmitReceive+0x86>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d002      	beq.n	800756e <HAL_SPI_TransmitReceive+0x86>
 8007568:	887b      	ldrh	r3, [r7, #2]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d103      	bne.n	8007576 <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007574:	e194      	b.n	80078a0 <HAL_SPI_TransmitReceive+0x3b8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800757c:	b2db      	uxtb	r3, r3
 800757e:	2b04      	cmp	r3, #4
 8007580:	d003      	beq.n	800758a <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2205      	movs	r2, #5
 8007586:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2200      	movs	r2, #0
 800758e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	687a      	ldr	r2, [r7, #4]
 8007594:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	887a      	ldrh	r2, [r7, #2]
 800759a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	887a      	ldrh	r2, [r7, #2]
 80075a2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	68ba      	ldr	r2, [r7, #8]
 80075aa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	887a      	ldrh	r2, [r7, #2]
 80075b0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	887a      	ldrh	r2, [r7, #2]
 80075b6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2200      	movs	r2, #0
 80075bc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2200      	movs	r2, #0
 80075c2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	68db      	ldr	r3, [r3, #12]
 80075c8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80075cc:	d805      	bhi.n	80075da <HAL_SPI_TransmitReceive+0xf2>
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80075d4:	b29b      	uxth	r3, r3
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d908      	bls.n	80075ec <HAL_SPI_TransmitReceive+0x104>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	68fa      	ldr	r2, [r7, #12]
 80075e0:	6812      	ldr	r2, [r2, #0]
 80075e2:	6852      	ldr	r2, [r2, #4]
 80075e4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80075e8:	605a      	str	r2, [r3, #4]
 80075ea:	e007      	b.n	80075fc <HAL_SPI_TransmitReceive+0x114>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	68fa      	ldr	r2, [r7, #12]
 80075f2:	6812      	ldr	r2, [r2, #0]
 80075f4:	6852      	ldr	r2, [r2, #4]
 80075f6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80075fa:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007606:	2b40      	cmp	r3, #64	; 0x40
 8007608:	d007      	beq.n	800761a <HAL_SPI_TransmitReceive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	68fa      	ldr	r2, [r7, #12]
 8007610:	6812      	ldr	r2, [r2, #0]
 8007612:	6812      	ldr	r2, [r2, #0]
 8007614:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007618:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	68db      	ldr	r3, [r3, #12]
 800761e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007622:	d975      	bls.n	8007710 <HAL_SPI_TransmitReceive+0x228>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d004      	beq.n	8007636 <HAL_SPI_TransmitReceive+0x14e>
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007630:	b29b      	uxth	r3, r3
 8007632:	2b01      	cmp	r3, #1
 8007634:	d160      	bne.n	80076f8 <HAL_SPI_TransmitReceive+0x210>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	68ba      	ldr	r2, [r7, #8]
 800763c:	8812      	ldrh	r2, [r2, #0]
 800763e:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	3302      	adds	r3, #2
 8007644:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800764a:	b29b      	uxth	r3, r3
 800764c:	3b01      	subs	r3, #1
 800764e:	b29a      	uxth	r2, r3
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007654:	e050      	b.n	80076f8 <HAL_SPI_TransmitReceive+0x210>
    {
      /* Check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8007656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007658:	2b00      	cmp	r3, #0
 800765a:	d01c      	beq.n	8007696 <HAL_SPI_TransmitReceive+0x1ae>
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007660:	b29b      	uxth	r3, r3
 8007662:	2b00      	cmp	r3, #0
 8007664:	d017      	beq.n	8007696 <HAL_SPI_TransmitReceive+0x1ae>
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	f003 0302 	and.w	r3, r3, #2
 8007670:	2b02      	cmp	r3, #2
 8007672:	d110      	bne.n	8007696 <HAL_SPI_TransmitReceive+0x1ae>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	68ba      	ldr	r2, [r7, #8]
 800767a:	8812      	ldrh	r2, [r2, #0]
 800767c:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	3302      	adds	r3, #2
 8007682:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007688:	b29b      	uxth	r3, r3
 800768a:	3b01      	subs	r3, #1
 800768c:	b29a      	uxth	r2, r3
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007692:	2300      	movs	r3, #0
 8007694:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800769c:	b29b      	uxth	r3, r3
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d01a      	beq.n	80076d8 <HAL_SPI_TransmitReceive+0x1f0>
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	f003 0301 	and.w	r3, r3, #1
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d113      	bne.n	80076d8 <HAL_SPI_TransmitReceive+0x1f0>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	68db      	ldr	r3, [r3, #12]
 80076b6:	b29a      	uxth	r2, r3
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	3302      	adds	r3, #2
 80076c0:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80076c8:	b29b      	uxth	r3, r3
 80076ca:	3b01      	subs	r3, #1
 80076cc:	b29a      	uxth	r2, r3
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80076d4:	2301      	movs	r3, #1
 80076d6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 80076d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076de:	d00b      	beq.n	80076f8 <HAL_SPI_TransmitReceive+0x210>
 80076e0:	f7f8 ff84 	bl	80005ec <HAL_GetTick>
 80076e4:	4602      	mov	r2, r0
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	1ad2      	subs	r2, r2, r3
 80076ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d303      	bcc.n	80076f8 <HAL_SPI_TransmitReceive+0x210>
      {
        errorcode = HAL_TIMEOUT;
 80076f0:	2303      	movs	r3, #3
 80076f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80076f6:	e0d3      	b.n	80078a0 <HAL_SPI_TransmitReceive+0x3b8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d1a9      	bne.n	8007656 <HAL_SPI_TransmitReceive+0x16e>
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007708:	b29b      	uxth	r3, r3
 800770a:	2b00      	cmp	r3, #0
 800770c:	d1a3      	bne.n	8007656 <HAL_SPI_TransmitReceive+0x16e>
 800770e:	e0b5      	b.n	800787c <HAL_SPI_TransmitReceive+0x394>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d005      	beq.n	8007724 <HAL_SPI_TransmitReceive+0x23c>
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800771c:	b29b      	uxth	r3, r3
 800771e:	2b01      	cmp	r3, #1
 8007720:	f040 809f 	bne.w	8007862 <HAL_SPI_TransmitReceive+0x37a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*pTxData);
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	330c      	adds	r3, #12
 800772a:	68ba      	ldr	r2, [r7, #8]
 800772c:	7812      	ldrb	r2, [r2, #0]
 800772e:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	3301      	adds	r3, #1
 8007734:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800773a:	b29b      	uxth	r3, r3
 800773c:	3b01      	subs	r3, #1
 800773e:	b29a      	uxth	r2, r3
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007744:	e08d      	b.n	8007862 <HAL_SPI_TransmitReceive+0x37a>
    {
      /* check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8007746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007748:	2b00      	cmp	r3, #0
 800774a:	d032      	beq.n	80077b2 <HAL_SPI_TransmitReceive+0x2ca>
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007750:	b29b      	uxth	r3, r3
 8007752:	2b00      	cmp	r3, #0
 8007754:	d02d      	beq.n	80077b2 <HAL_SPI_TransmitReceive+0x2ca>
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	689b      	ldr	r3, [r3, #8]
 800775c:	f003 0302 	and.w	r3, r3, #2
 8007760:	2b02      	cmp	r3, #2
 8007762:	d126      	bne.n	80077b2 <HAL_SPI_TransmitReceive+0x2ca>
      {
        if (hspi->TxXferCount > 1U)
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007768:	b29b      	uxth	r3, r3
 800776a:	2b01      	cmp	r3, #1
 800776c:	d90f      	bls.n	800778e <HAL_SPI_TransmitReceive+0x2a6>
        {
          hspi->Instance->DR = *((uint16_t *)pTxData);
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	68ba      	ldr	r2, [r7, #8]
 8007774:	8812      	ldrh	r2, [r2, #0]
 8007776:	60da      	str	r2, [r3, #12]
          pTxData += sizeof(uint16_t);
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	3302      	adds	r3, #2
 800777c:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007782:	b29b      	uxth	r3, r3
 8007784:	3b02      	subs	r3, #2
 8007786:	b29a      	uxth	r2, r3
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800778c:	e00f      	b.n	80077ae <HAL_SPI_TransmitReceive+0x2c6>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f103 020c 	add.w	r2, r3, #12
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	1c59      	adds	r1, r3, #1
 800779a:	60b9      	str	r1, [r7, #8]
 800779c:	781b      	ldrb	r3, [r3, #0]
 800779e:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	3b01      	subs	r3, #1
 80077a8:	b29a      	uxth	r2, r3
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80077ae:	2300      	movs	r3, #0
 80077b0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80077b8:	b29b      	uxth	r3, r3
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d041      	beq.n	8007842 <HAL_SPI_TransmitReceive+0x35a>
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	f003 0301 	and.w	r3, r3, #1
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	d13a      	bne.n	8007842 <HAL_SPI_TransmitReceive+0x35a>
      {
        if (hspi->RxXferCount > 1U)
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d920      	bls.n	800781a <HAL_SPI_TransmitReceive+0x332>
        {
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	68db      	ldr	r3, [r3, #12]
 80077de:	b29a      	uxth	r2, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	801a      	strh	r2, [r3, #0]
          pRxData += sizeof(uint16_t);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	3302      	adds	r3, #2
 80077e8:	607b      	str	r3, [r7, #4]
          hspi->RxXferCount -= 2U;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	3b02      	subs	r3, #2
 80077f4:	b29a      	uxth	r2, r3
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007802:	b29b      	uxth	r3, r3
 8007804:	2b01      	cmp	r3, #1
 8007806:	d81a      	bhi.n	800783e <HAL_SPI_TransmitReceive+0x356>
          {
            /* set fiforxthreshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	68fa      	ldr	r2, [r7, #12]
 800780e:	6812      	ldr	r2, [r2, #0]
 8007810:	6852      	ldr	r2, [r2, #4]
 8007812:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007816:	605a      	str	r2, [r3, #4]
 8007818:	e011      	b.n	800783e <HAL_SPI_TransmitReceive+0x356>
          }
        }
        else
        {
          (*pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	1c5a      	adds	r2, r3, #1
 800781e:	607a      	str	r2, [r7, #4]
 8007820:	68fa      	ldr	r2, [r7, #12]
 8007822:	6812      	ldr	r2, [r2, #0]
 8007824:	320c      	adds	r2, #12
 8007826:	7812      	ldrb	r2, [r2, #0]
 8007828:	b2d2      	uxtb	r2, r2
 800782a:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007832:	b29b      	uxth	r3, r3
 8007834:	3b01      	subs	r3, #1
 8007836:	b29a      	uxth	r2, r3
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800783e:	2301      	movs	r3, #1
 8007840:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8007842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007848:	d00b      	beq.n	8007862 <HAL_SPI_TransmitReceive+0x37a>
 800784a:	f7f8 fecf 	bl	80005ec <HAL_GetTick>
 800784e:	4602      	mov	r2, r0
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	1ad2      	subs	r2, r2, r3
 8007854:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007856:	429a      	cmp	r2, r3
 8007858:	d303      	bcc.n	8007862 <HAL_SPI_TransmitReceive+0x37a>
      {
        errorcode = HAL_TIMEOUT;
 800785a:	2303      	movs	r3, #3
 800785c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8007860:	e01e      	b.n	80078a0 <HAL_SPI_TransmitReceive+0x3b8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007866:	b29b      	uxth	r3, r3
 8007868:	2b00      	cmp	r3, #0
 800786a:	f47f af6c 	bne.w	8007746 <HAL_SPI_TransmitReceive+0x25e>
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007874:	b29b      	uxth	r3, r3
 8007876:	2b00      	cmp	r3, #0
 8007878:	f47f af65 	bne.w	8007746 <HAL_SPI_TransmitReceive+0x25e>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800787c:	697a      	ldr	r2, [r7, #20]
 800787e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007880:	68f8      	ldr	r0, [r7, #12]
 8007882:	f000 f947 	bl	8007b14 <SPI_EndRxTxTransaction>
 8007886:	4603      	mov	r3, r0
 8007888:	2b00      	cmp	r3, #0
 800788a:	d002      	beq.n	8007892 <HAL_SPI_TransmitReceive+0x3aa>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2220      	movs	r2, #32
 8007890:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007896:	2b00      	cmp	r3, #0
 8007898:	d002      	beq.n	80078a0 <HAL_SPI_TransmitReceive+0x3b8>
  {
    errorcode = HAL_ERROR;
 800789a:	2301      	movs	r3, #1
 800789c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	2201      	movs	r2, #1
 80078a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2200      	movs	r2, #0
 80078ac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80078b0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	3728      	adds	r7, #40	; 0x28
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}

080078bc <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b084      	sub	sp, #16
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	60f8      	str	r0, [r7, #12]
 80078c4:	60b9      	str	r1, [r7, #8]
 80078c6:	607a      	str	r2, [r7, #4]
 80078c8:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Flag) != State)
 80078ca:	e04d      	b.n	8007968 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078d2:	d049      	beq.n	8007968 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d007      	beq.n	80078ea <SPI_WaitFlagStateUntilTimeout+0x2e>
 80078da:	f7f8 fe87 	bl	80005ec <HAL_GetTick>
 80078de:	4602      	mov	r2, r0
 80078e0:	69bb      	ldr	r3, [r7, #24]
 80078e2:	1ad2      	subs	r2, r2, r3
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d33e      	bcc.n	8007968 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	68fa      	ldr	r2, [r7, #12]
 80078f0:	6812      	ldr	r2, [r2, #0]
 80078f2:	6852      	ldr	r2, [r2, #4]
 80078f4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80078f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007902:	d111      	bne.n	8007928 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	689b      	ldr	r3, [r3, #8]
 8007908:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800790c:	d004      	beq.n	8007918 <SPI_WaitFlagStateUntilTimeout+0x5c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007916:	d107      	bne.n	8007928 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	68fa      	ldr	r2, [r7, #12]
 800791e:	6812      	ldr	r2, [r2, #0]
 8007920:	6812      	ldr	r2, [r2, #0]
 8007922:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007926:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800792c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007930:	d110      	bne.n	8007954 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681a      	ldr	r2, [r3, #0]
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	6819      	ldr	r1, [r3, #0]
 800793c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007940:	400b      	ands	r3, r1
 8007942:	6013      	str	r3, [r2, #0]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	68fa      	ldr	r2, [r7, #12]
 800794a:	6812      	ldr	r2, [r2, #0]
 800794c:	6812      	ldr	r2, [r2, #0]
 800794e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007952:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	2201      	movs	r2, #1
 8007958:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2200      	movs	r2, #0
 8007960:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007964:	2303      	movs	r3, #3
 8007966:	e008      	b.n	800797a <SPI_WaitFlagStateUntilTimeout+0xbe>
  while ((hspi->Instance->SR & Flag) != State)
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	689a      	ldr	r2, [r3, #8]
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	401a      	ands	r2, r3
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	429a      	cmp	r2, r3
 8007976:	d1a9      	bne.n	80078cc <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8007978:	2300      	movs	r3, #0
}
 800797a:	4618      	mov	r0, r3
 800797c:	3710      	adds	r7, #16
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}

08007982 <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007982:	b580      	push	{r7, lr}
 8007984:	b086      	sub	sp, #24
 8007986:	af00      	add	r7, sp, #0
 8007988:	60f8      	str	r0, [r7, #12]
 800798a:	60b9      	str	r1, [r7, #8]
 800798c:	607a      	str	r2, [r7, #4]
 800798e:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 8007990:	e05b      	b.n	8007a4a <SPI_WaitFifoStateUntilTimeout+0xc8>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007998:	d109      	bne.n	80079ae <SPI_WaitFifoStateUntilTimeout+0x2c>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d106      	bne.n	80079ae <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	330c      	adds	r3, #12
 80079a6:	781b      	ldrb	r3, [r3, #0]
 80079a8:	b2db      	uxtb	r3, r3
 80079aa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80079ac:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079b4:	d049      	beq.n	8007a4a <SPI_WaitFifoStateUntilTimeout+0xc8>
    {
      if ((Timeout == 0) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d007      	beq.n	80079cc <SPI_WaitFifoStateUntilTimeout+0x4a>
 80079bc:	f7f8 fe16 	bl	80005ec <HAL_GetTick>
 80079c0:	4602      	mov	r2, r0
 80079c2:	6a3b      	ldr	r3, [r7, #32]
 80079c4:	1ad2      	subs	r2, r2, r3
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	429a      	cmp	r2, r3
 80079ca:	d33e      	bcc.n	8007a4a <SPI_WaitFifoStateUntilTimeout+0xc8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	68fa      	ldr	r2, [r7, #12]
 80079d2:	6812      	ldr	r2, [r2, #0]
 80079d4:	6852      	ldr	r2, [r2, #4]
 80079d6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80079da:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079e4:	d111      	bne.n	8007a0a <SPI_WaitFifoStateUntilTimeout+0x88>
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	689b      	ldr	r3, [r3, #8]
 80079ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079ee:	d004      	beq.n	80079fa <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	689b      	ldr	r3, [r3, #8]
 80079f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079f8:	d107      	bne.n	8007a0a <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	68fa      	ldr	r2, [r7, #12]
 8007a00:	6812      	ldr	r2, [r2, #0]
 8007a02:	6812      	ldr	r2, [r2, #0]
 8007a04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a08:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a12:	d110      	bne.n	8007a36 <SPI_WaitFifoStateUntilTimeout+0xb4>
        {
          SPI_RESET_CRC(hspi);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	6819      	ldr	r1, [r3, #0]
 8007a1e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007a22:	400b      	ands	r3, r1
 8007a24:	6013      	str	r3, [r2, #0]
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	68fa      	ldr	r2, [r7, #12]
 8007a2c:	6812      	ldr	r2, [r2, #0]
 8007a2e:	6812      	ldr	r2, [r2, #0]
 8007a30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007a34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2200      	movs	r2, #0
 8007a42:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007a46:	2303      	movs	r3, #3
 8007a48:	e008      	b.n	8007a5c <SPI_WaitFifoStateUntilTimeout+0xda>
  while ((hspi->Instance->SR & Fifo) != State)
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	689a      	ldr	r2, [r3, #8]
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	401a      	ands	r2, r3
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	429a      	cmp	r2, r3
 8007a58:	d19b      	bne.n	8007992 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8007a5a:	2300      	movs	r3, #0
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3718      	adds	r7, #24
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}

08007a64 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval None.
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b086      	sub	sp, #24
 8007a68:	af02      	add	r7, sp, #8
 8007a6a:	60f8      	str	r0, [r7, #12]
 8007a6c:	60b9      	str	r1, [r7, #8]
 8007a6e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a78:	d111      	bne.n	8007a9e <SPI_EndRxTransaction+0x3a>
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a82:	d004      	beq.n	8007a8e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a8c:	d107      	bne.n	8007a9e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	68fa      	ldr	r2, [r7, #12]
 8007a94:	6812      	ldr	r2, [r2, #0]
 8007a96:	6812      	ldr	r2, [r2, #0]
 8007a98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a9c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	9300      	str	r3, [sp, #0]
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	2180      	movs	r1, #128	; 0x80
 8007aa8:	68f8      	ldr	r0, [r7, #12]
 8007aaa:	f7ff ff07 	bl	80078bc <SPI_WaitFlagStateUntilTimeout>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d007      	beq.n	8007ac4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ab8:	f043 0220 	orr.w	r2, r3, #32
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007ac0:	2303      	movs	r3, #3
 8007ac2:	e023      	b.n	8007b0c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007acc:	d11d      	bne.n	8007b0a <SPI_EndRxTransaction+0xa6>
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	689b      	ldr	r3, [r3, #8]
 8007ad2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ad6:	d004      	beq.n	8007ae2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	689b      	ldr	r3, [r3, #8]
 8007adc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ae0:	d113      	bne.n	8007b0a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	9300      	str	r3, [sp, #0]
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007aee:	68f8      	ldr	r0, [r7, #12]
 8007af0:	f7ff ff47 	bl	8007982 <SPI_WaitFifoStateUntilTimeout>
 8007af4:	4603      	mov	r3, r0
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d007      	beq.n	8007b0a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007afe:	f043 0220 	orr.w	r2, r3, #32
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8007b06:	2303      	movs	r3, #3
 8007b08:	e000      	b.n	8007b0c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8007b0a:	2300      	movs	r3, #0
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	3710      	adds	r7, #16
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}

08007b14 <SPI_EndRxTxTransaction>:
  * @param hspi SPI handle
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b086      	sub	sp, #24
 8007b18:	af02      	add	r7, sp, #8
 8007b1a:	60f8      	str	r0, [r7, #12]
 8007b1c:	60b9      	str	r1, [r7, #8]
 8007b1e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	9300      	str	r3, [sp, #0]
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	2200      	movs	r2, #0
 8007b28:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8007b2c:	68f8      	ldr	r0, [r7, #12]
 8007b2e:	f7ff ff28 	bl	8007982 <SPI_WaitFifoStateUntilTimeout>
 8007b32:	4603      	mov	r3, r0
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d007      	beq.n	8007b48 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b3c:	f043 0220 	orr.w	r2, r3, #32
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007b44:	2303      	movs	r3, #3
 8007b46:	e027      	b.n	8007b98 <SPI_EndRxTxTransaction+0x84>
  }
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	9300      	str	r3, [sp, #0]
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	2180      	movs	r1, #128	; 0x80
 8007b52:	68f8      	ldr	r0, [r7, #12]
 8007b54:	f7ff feb2 	bl	80078bc <SPI_WaitFlagStateUntilTimeout>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d007      	beq.n	8007b6e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b62:	f043 0220 	orr.w	r2, r3, #32
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007b6a:	2303      	movs	r3, #3
 8007b6c:	e014      	b.n	8007b98 <SPI_EndRxTxTransaction+0x84>
  }
  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	9300      	str	r3, [sp, #0]
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	2200      	movs	r2, #0
 8007b76:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007b7a:	68f8      	ldr	r0, [r7, #12]
 8007b7c:	f7ff ff01 	bl	8007982 <SPI_WaitFifoStateUntilTimeout>
 8007b80:	4603      	mov	r3, r0
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d007      	beq.n	8007b96 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b8a:	f043 0220 	orr.w	r2, r3, #32
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007b92:	2303      	movs	r3, #3
 8007b94:	e000      	b.n	8007b98 <SPI_EndRxTxTransaction+0x84>
  }
  return HAL_OK;
 8007b96:	2300      	movs	r3, #0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3710      	adds	r7, #16
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}

08007ba0 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b084      	sub	sp, #16
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	60f8      	str	r0, [r7, #12]
 8007ba8:	60b9      	str	r1, [r7, #8]
 8007baa:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d101      	bne.n	8007bb6 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e034      	b.n	8007c20 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007bbc:	b2db      	uxtb	r3, r3
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d106      	bne.n	8007bd0 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007bca:	68f8      	ldr	r0, [r7, #12]
 8007bcc:	f005 fd8a 	bl	800d6e4 <HAL_SRAM_MspInit>
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	3308      	adds	r3, #8
 8007bd8:	4619      	mov	r1, r3
 8007bda:	4610      	mov	r0, r2
 8007bdc:	f002 f90e 	bl	8009dfc <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	6818      	ldr	r0, [r3, #0]
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	461a      	mov	r2, r3
 8007bea:	68b9      	ldr	r1, [r7, #8]
 8007bec:	f002 f9aa 	bl	8009f44 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6858      	ldr	r0, [r3, #4]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	689a      	ldr	r2, [r3, #8]
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bfc:	6879      	ldr	r1, [r7, #4]
 8007bfe:	f002 f9f3 	bl	8009fe8 <FMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	68fa      	ldr	r2, [r7, #12]
 8007c08:	6892      	ldr	r2, [r2, #8]
 8007c0a:	68f9      	ldr	r1, [r7, #12]
 8007c0c:	6809      	ldr	r1, [r1, #0]
 8007c0e:	68f8      	ldr	r0, [r7, #12]
 8007c10:	6880      	ldr	r0, [r0, #8]
 8007c12:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8007c16:	f041 0101 	orr.w	r1, r1, #1
 8007c1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8007c1e:	2300      	movs	r3, #0
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	3710      	adds	r7, #16
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}

08007c28 <HAL_SRAM_DeInit>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram)
{ 
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b082      	sub	sp, #8
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  /* De-Initialize the low level hardware (MSP) */
  HAL_SRAM_MspDeInit(hsram);
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f005 fdab 	bl	800d78c <HAL_SRAM_MspDeInit>
   
  /* Configure the SRAM registers with their reset values */
  FMC_NORSRAM_DeInit(hsram->Instance, hsram->Extended, hsram->Init.NSBank);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6818      	ldr	r0, [r3, #0]
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6859      	ldr	r1, [r3, #4]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	461a      	mov	r2, r3
 8007c44:	f002 f94a 	bl	8009edc <FMC_NORSRAM_DeInit>

  hsram->State = HAL_SRAM_STATE_RESET;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Release Lock */
  __HAL_UNLOCK(hsram);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  return HAL_OK;
 8007c58:	2300      	movs	r3, #0
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3708      	adds	r7, #8
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}

08007c62 <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8007c62:	b580      	push	{r7, lr}
 8007c64:	b082      	sub	sp, #8
 8007c66:	af00      	add	r7, sp, #0
 8007c68:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d101      	bne.n	8007c74 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c70:	2301      	movs	r3, #1
 8007c72:	e01d      	b.n	8007cb0 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c7a:	b2db      	uxtb	r3, r3
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d106      	bne.n	8007c8e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2200      	movs	r2, #0
 8007c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f006 f9ab 	bl	800dfe4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2202      	movs	r2, #2
 8007c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681a      	ldr	r2, [r3, #0]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	3304      	adds	r3, #4
 8007c9e:	4619      	mov	r1, r3
 8007ca0:	4610      	mov	r0, r2
 8007ca2:	f000 fae1 	bl	8008268 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8007cae:	2300      	movs	r3, #0
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3708      	adds	r7, #8
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}

08007cb8 <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	687a      	ldr	r2, [r7, #4]
 8007cc6:	6812      	ldr	r2, [r2, #0]
 8007cc8:	68d2      	ldr	r2, [r2, #12]
 8007cca:	f042 0201 	orr.w	r2, r2, #1
 8007cce:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	687a      	ldr	r2, [r7, #4]
 8007cd6:	6812      	ldr	r2, [r2, #0]
 8007cd8:	6812      	ldr	r2, [r2, #0]
 8007cda:	f042 0201 	orr.w	r2, r2, #1
 8007cde:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8007ce0:	2300      	movs	r3, #0
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	370c      	adds	r7, #12
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cec:	4770      	bx	lr

08007cee <HAL_TIM_Base_Stop_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007cee:	b480      	push	{r7}
 8007cf0:	b083      	sub	sp, #12
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	687a      	ldr	r2, [r7, #4]
 8007cfc:	6812      	ldr	r2, [r2, #0]
 8007cfe:	68d2      	ldr	r2, [r2, #12]
 8007d00:	f022 0201 	bic.w	r2, r2, #1
 8007d04:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	6a1a      	ldr	r2, [r3, #32]
 8007d0c:	f241 1311 	movw	r3, #4369	; 0x1111
 8007d10:	4013      	ands	r3, r2
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d10f      	bne.n	8007d36 <HAL_TIM_Base_Stop_IT+0x48>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	6a1a      	ldr	r2, [r3, #32]
 8007d1c:	f240 4344 	movw	r3, #1092	; 0x444
 8007d20:	4013      	ands	r3, r2
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d107      	bne.n	8007d36 <HAL_TIM_Base_Stop_IT+0x48>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	687a      	ldr	r2, [r7, #4]
 8007d2c:	6812      	ldr	r2, [r2, #0]
 8007d2e:	6812      	ldr	r2, [r2, #0]
 8007d30:	f022 0201 	bic.w	r2, r2, #1
 8007d34:	601a      	str	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
 8007d36:	2300      	movs	r3, #0
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	370c      	adds	r7, #12
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d42:	4770      	bx	lr

08007d44 <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b082      	sub	sp, #8
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d101      	bne.n	8007d56 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007d52:	2301      	movs	r3, #1
 8007d54:	e01d      	b.n	8007d92 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d106      	bne.n	8007d70 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f006 f8be 	bl	800deec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2202      	movs	r2, #2
 8007d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	3304      	adds	r3, #4
 8007d80:	4619      	mov	r1, r3
 8007d82:	4610      	mov	r0, r2
 8007d84:	f000 fa70 	bl	8008268 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8007d90:	2300      	movs	r3, #0
}  
 8007d92:	4618      	mov	r0, r3
 8007d94:	3708      	adds	r7, #8
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}
	...

08007d9c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b082      	sub	sp, #8
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	2201      	movs	r2, #1
 8007dac:	6839      	ldr	r1, [r7, #0]
 8007dae:	4618      	mov	r0, r3
 8007db0:	f000 fd7f 	bl	80088b2 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4a10      	ldr	r2, [pc, #64]	; (8007dfc <HAL_TIM_PWM_Start+0x60>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d004      	beq.n	8007dc8 <HAL_TIM_PWM_Start+0x2c>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	4a0f      	ldr	r2, [pc, #60]	; (8007e00 <HAL_TIM_PWM_Start+0x64>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d101      	bne.n	8007dcc <HAL_TIM_PWM_Start+0x30>
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e000      	b.n	8007dce <HAL_TIM_PWM_Start+0x32>
 8007dcc:	2300      	movs	r3, #0
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d007      	beq.n	8007de2 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	687a      	ldr	r2, [r7, #4]
 8007dd8:	6812      	ldr	r2, [r2, #0]
 8007dda:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007ddc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007de0:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	6812      	ldr	r2, [r2, #0]
 8007dea:	6812      	ldr	r2, [r2, #0]
 8007dec:	f042 0201 	orr.w	r2, r2, #1
 8007df0:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8007df2:	2300      	movs	r3, #0
} 
 8007df4:	4618      	mov	r0, r3
 8007df6:	3708      	adds	r7, #8
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}
 8007dfc:	40010000 	.word	0x40010000
 8007e00:	40010400 	.word	0x40010400

08007e04 <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b082      	sub	sp, #8
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	691b      	ldr	r3, [r3, #16]
 8007e12:	f003 0302 	and.w	r3, r3, #2
 8007e16:	2b02      	cmp	r3, #2
 8007e18:	d122      	bne.n	8007e60 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	68db      	ldr	r3, [r3, #12]
 8007e20:	f003 0302 	and.w	r3, r3, #2
 8007e24:	2b02      	cmp	r3, #2
 8007e26:	d11b      	bne.n	8007e60 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f06f 0202 	mvn.w	r2, #2
 8007e30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2201      	movs	r2, #1
 8007e36:	771a      	strb	r2, [r3, #28]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	699b      	ldr	r3, [r3, #24]
 8007e3e:	f003 0303 	and.w	r3, r3, #3
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d003      	beq.n	8007e4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 f9f0 	bl	800822c <HAL_TIM_IC_CaptureCallback>
 8007e4c:	e005      	b.n	8007e5a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 f9e2 	bl	8008218 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f000 f9f3 	bl	8008240 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	691b      	ldr	r3, [r3, #16]
 8007e66:	f003 0304 	and.w	r3, r3, #4
 8007e6a:	2b04      	cmp	r3, #4
 8007e6c:	d122      	bne.n	8007eb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	68db      	ldr	r3, [r3, #12]
 8007e74:	f003 0304 	and.w	r3, r3, #4
 8007e78:	2b04      	cmp	r3, #4
 8007e7a:	d11b      	bne.n	8007eb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f06f 0204 	mvn.w	r2, #4
 8007e84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2202      	movs	r2, #2
 8007e8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	699b      	ldr	r3, [r3, #24]
 8007e92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d003      	beq.n	8007ea2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f000 f9c6 	bl	800822c <HAL_TIM_IC_CaptureCallback>
 8007ea0:	e005      	b.n	8007eae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 f9b8 	bl	8008218 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f000 f9c9 	bl	8008240 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	691b      	ldr	r3, [r3, #16]
 8007eba:	f003 0308 	and.w	r3, r3, #8
 8007ebe:	2b08      	cmp	r3, #8
 8007ec0:	d122      	bne.n	8007f08 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	f003 0308 	and.w	r3, r3, #8
 8007ecc:	2b08      	cmp	r3, #8
 8007ece:	d11b      	bne.n	8007f08 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f06f 0208 	mvn.w	r2, #8
 8007ed8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2204      	movs	r2, #4
 8007ede:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	69db      	ldr	r3, [r3, #28]
 8007ee6:	f003 0303 	and.w	r3, r3, #3
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d003      	beq.n	8007ef6 <HAL_TIM_IRQHandler+0xf2>
      {          
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f000 f99c 	bl	800822c <HAL_TIM_IC_CaptureCallback>
 8007ef4:	e005      	b.n	8007f02 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 f98e 	bl	8008218 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f000 f99f 	bl	8008240 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2200      	movs	r2, #0
 8007f06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	691b      	ldr	r3, [r3, #16]
 8007f0e:	f003 0310 	and.w	r3, r3, #16
 8007f12:	2b10      	cmp	r3, #16
 8007f14:	d122      	bne.n	8007f5c <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	68db      	ldr	r3, [r3, #12]
 8007f1c:	f003 0310 	and.w	r3, r3, #16
 8007f20:	2b10      	cmp	r3, #16
 8007f22:	d11b      	bne.n	8007f5c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f06f 0210 	mvn.w	r2, #16
 8007f2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2208      	movs	r2, #8
 8007f32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	69db      	ldr	r3, [r3, #28]
 8007f3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d003      	beq.n	8007f4a <HAL_TIM_IRQHandler+0x146>
      {          
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f000 f972 	bl	800822c <HAL_TIM_IC_CaptureCallback>
 8007f48:	e005      	b.n	8007f56 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f000 f964 	bl	8008218 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f50:	6878      	ldr	r0, [r7, #4]
 8007f52:	f000 f975 	bl	8008240 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	691b      	ldr	r3, [r3, #16]
 8007f62:	f003 0301 	and.w	r3, r3, #1
 8007f66:	2b01      	cmp	r3, #1
 8007f68:	d10e      	bne.n	8007f88 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	68db      	ldr	r3, [r3, #12]
 8007f70:	f003 0301 	and.w	r3, r3, #1
 8007f74:	2b01      	cmp	r3, #1
 8007f76:	d107      	bne.n	8007f88 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f06f 0201 	mvn.w	r2, #1
 8007f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 f93e 	bl	8008204 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	691b      	ldr	r3, [r3, #16]
 8007f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f92:	2b80      	cmp	r3, #128	; 0x80
 8007f94:	d10e      	bne.n	8007fb4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	68db      	ldr	r3, [r3, #12]
 8007f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fa0:	2b80      	cmp	r3, #128	; 0x80
 8007fa2:	d107      	bne.n	8007fb4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007fac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f000 fd00 	bl	80089b4 <HAL_TIMEx_BreakCallback>

    }
  }
  
    /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	691b      	ldr	r3, [r3, #16]
 8007fba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007fc2:	d10e      	bne.n	8007fe2 <HAL_TIM_IRQHandler+0x1de>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	68db      	ldr	r3, [r3, #12]
 8007fca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fce:	2b80      	cmp	r3, #128	; 0x80
 8007fd0:	d107      	bne.n	8007fe2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007fda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 fce9 	bl	80089b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	691b      	ldr	r3, [r3, #16]
 8007fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fec:	2b40      	cmp	r3, #64	; 0x40
 8007fee:	d10e      	bne.n	800800e <HAL_TIM_IRQHandler+0x20a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	68db      	ldr	r3, [r3, #12]
 8007ff6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ffa:	2b40      	cmp	r3, #64	; 0x40
 8007ffc:	d107      	bne.n	800800e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008006:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f000 f923 	bl	8008254 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	691b      	ldr	r3, [r3, #16]
 8008014:	f003 0320 	and.w	r3, r3, #32
 8008018:	2b20      	cmp	r3, #32
 800801a:	d10e      	bne.n	800803a <HAL_TIM_IRQHandler+0x236>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	68db      	ldr	r3, [r3, #12]
 8008022:	f003 0320 	and.w	r3, r3, #32
 8008026:	2b20      	cmp	r3, #32
 8008028:	d107      	bne.n	800803a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f06f 0220 	mvn.w	r2, #32
 8008032:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutationCallback(htim);
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f000 fcb3 	bl	80089a0 <HAL_TIMEx_CommutationCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800803a:	bf00      	nop
 800803c:	3708      	adds	r7, #8
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}
	...

08008044 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b084      	sub	sp, #16
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
 800804c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0;
 800804e:	2300      	movs	r3, #0
 8008050:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008058:	2b01      	cmp	r3, #1
 800805a:	d101      	bne.n	8008060 <HAL_TIM_ConfigClockSource+0x1c>
 800805c:	2302      	movs	r3, #2
 800805e:	e0c8      	b.n	80081f2 <HAL_TIM_ConfigClockSource+0x1ae>
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2201      	movs	r2, #1
 8008064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2202      	movs	r2, #2
 800806c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	689b      	ldr	r3, [r3, #8]
 8008076:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008078:	68fa      	ldr	r2, [r7, #12]
 800807a:	4b60      	ldr	r3, [pc, #384]	; (80081fc <HAL_TIM_ConfigClockSource+0x1b8>)
 800807c:	4013      	ands	r3, r2
 800807e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008086:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	68fa      	ldr	r2, [r7, #12]
 800808e:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	2b40      	cmp	r3, #64	; 0x40
 8008096:	d077      	beq.n	8008188 <HAL_TIM_ConfigClockSource+0x144>
 8008098:	2b40      	cmp	r3, #64	; 0x40
 800809a:	d80e      	bhi.n	80080ba <HAL_TIM_ConfigClockSource+0x76>
 800809c:	2b10      	cmp	r3, #16
 800809e:	f000 808a 	beq.w	80081b6 <HAL_TIM_ConfigClockSource+0x172>
 80080a2:	2b10      	cmp	r3, #16
 80080a4:	d802      	bhi.n	80080ac <HAL_TIM_ConfigClockSource+0x68>
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d07e      	beq.n	80081a8 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 80080aa:	e099      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80080ac:	2b20      	cmp	r3, #32
 80080ae:	f000 8089 	beq.w	80081c4 <HAL_TIM_ConfigClockSource+0x180>
 80080b2:	2b30      	cmp	r3, #48	; 0x30
 80080b4:	f000 808d 	beq.w	80081d2 <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 80080b8:	e092      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80080ba:	2b70      	cmp	r3, #112	; 0x70
 80080bc:	d016      	beq.n	80080ec <HAL_TIM_ConfigClockSource+0xa8>
 80080be:	2b70      	cmp	r3, #112	; 0x70
 80080c0:	d804      	bhi.n	80080cc <HAL_TIM_ConfigClockSource+0x88>
 80080c2:	2b50      	cmp	r3, #80	; 0x50
 80080c4:	d040      	beq.n	8008148 <HAL_TIM_ConfigClockSource+0x104>
 80080c6:	2b60      	cmp	r3, #96	; 0x60
 80080c8:	d04e      	beq.n	8008168 <HAL_TIM_ConfigClockSource+0x124>
    break;    
 80080ca:	e089      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80080cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080d0:	d003      	beq.n	80080da <HAL_TIM_ConfigClockSource+0x96>
 80080d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80080d6:	d024      	beq.n	8008122 <HAL_TIM_ConfigClockSource+0xde>
    break;    
 80080d8:	e082      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681a      	ldr	r2, [r3, #0]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	6899      	ldr	r1, [r3, #8]
 80080e4:	4b46      	ldr	r3, [pc, #280]	; (8008200 <HAL_TIM_ConfigClockSource+0x1bc>)
 80080e6:	400b      	ands	r3, r1
 80080e8:	6093      	str	r3, [r2, #8]
    break;
 80080ea:	e079      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6818      	ldr	r0, [r3, #0]
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	6899      	ldr	r1, [r3, #8]
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	685a      	ldr	r2, [r3, #4]
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	68db      	ldr	r3, [r3, #12]
 80080fc:	f000 fbb7 	bl	800886e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008108:	68fa      	ldr	r2, [r7, #12]
 800810a:	4b3c      	ldr	r3, [pc, #240]	; (80081fc <HAL_TIM_ConfigClockSource+0x1b8>)
 800810c:	4013      	ands	r3, r2
 800810e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008116:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	68fa      	ldr	r2, [r7, #12]
 800811e:	609a      	str	r2, [r3, #8]
    break;
 8008120:	e05e      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6818      	ldr	r0, [r3, #0]
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	6899      	ldr	r1, [r3, #8]
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	685a      	ldr	r2, [r3, #4]
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	68db      	ldr	r3, [r3, #12]
 8008132:	f000 fb9c 	bl	800886e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	687a      	ldr	r2, [r7, #4]
 800813c:	6812      	ldr	r2, [r2, #0]
 800813e:	6892      	ldr	r2, [r2, #8]
 8008140:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008144:	609a      	str	r2, [r3, #8]
    break;
 8008146:	e04b      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6818      	ldr	r0, [r3, #0]
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	6859      	ldr	r1, [r3, #4]
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	68db      	ldr	r3, [r3, #12]
 8008154:	461a      	mov	r2, r3
 8008156:	f000 fb03 	bl	8008760 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	2150      	movs	r1, #80	; 0x50
 8008160:	4618      	mov	r0, r3
 8008162:	f000 fb64 	bl	800882e <TIM_ITRx_SetConfig>
    break;
 8008166:	e03b      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6818      	ldr	r0, [r3, #0]
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	6859      	ldr	r1, [r3, #4]
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	68db      	ldr	r3, [r3, #12]
 8008174:	461a      	mov	r2, r3
 8008176:	f000 fb26 	bl	80087c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	2160      	movs	r1, #96	; 0x60
 8008180:	4618      	mov	r0, r3
 8008182:	f000 fb54 	bl	800882e <TIM_ITRx_SetConfig>
    break;
 8008186:	e02b      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6818      	ldr	r0, [r3, #0]
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	6859      	ldr	r1, [r3, #4]
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	68db      	ldr	r3, [r3, #12]
 8008194:	461a      	mov	r2, r3
 8008196:	f000 fae3 	bl	8008760 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2140      	movs	r1, #64	; 0x40
 80081a0:	4618      	mov	r0, r3
 80081a2:	f000 fb44 	bl	800882e <TIM_ITRx_SetConfig>
    break;
 80081a6:	e01b      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	2100      	movs	r1, #0
 80081ae:	4618      	mov	r0, r3
 80081b0:	f000 fb3d 	bl	800882e <TIM_ITRx_SetConfig>
    break;
 80081b4:	e014      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	2110      	movs	r1, #16
 80081bc:	4618      	mov	r0, r3
 80081be:	f000 fb36 	bl	800882e <TIM_ITRx_SetConfig>
    break;
 80081c2:	e00d      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	2120      	movs	r1, #32
 80081ca:	4618      	mov	r0, r3
 80081cc:	f000 fb2f 	bl	800882e <TIM_ITRx_SetConfig>
    break;
 80081d0:	e006      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	2130      	movs	r1, #48	; 0x30
 80081d8:	4618      	mov	r0, r3
 80081da:	f000 fb28 	bl	800882e <TIM_ITRx_SetConfig>
    break;
 80081de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2201      	movs	r2, #1
 80081e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  __HAL_UNLOCK(htim);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2200      	movs	r2, #0
 80081ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 80081f0:	2300      	movs	r3, #0
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3710      	adds	r7, #16
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}
 80081fa:	bf00      	nop
 80081fc:	fffeff88 	.word	0xfffeff88
 8008200:	fffefff8 	.word	0xfffefff8

08008204 <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008204:	b480      	push	{r7}
 8008206:	b083      	sub	sp, #12
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
  
}
 800820c:	bf00      	nop
 800820e:	370c      	adds	r7, #12
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr

08008218 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008218:	b480      	push	{r7}
 800821a:	b083      	sub	sp, #12
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008220:	bf00      	nop
 8008222:	370c      	adds	r7, #12
 8008224:	46bd      	mov	sp, r7
 8008226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822a:	4770      	bx	lr

0800822c <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800822c:	b480      	push	{r7}
 800822e:	b083      	sub	sp, #12
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008234:	bf00      	nop
 8008236:	370c      	adds	r7, #12
 8008238:	46bd      	mov	sp, r7
 800823a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823e:	4770      	bx	lr

08008240 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008240:	b480      	push	{r7}
 8008242:	b083      	sub	sp, #12
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008248:	bf00      	nop
 800824a:	370c      	adds	r7, #12
 800824c:	46bd      	mov	sp, r7
 800824e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008252:	4770      	bx	lr

08008254 <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008254:	b480      	push	{r7}
 8008256:	b083      	sub	sp, #12
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800825c:	bf00      	nop
 800825e:	370c      	adds	r7, #12
 8008260:	46bd      	mov	sp, r7
 8008262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008266:	4770      	bx	lr

08008268 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008268:	b480      	push	{r7}
 800826a:	b085      	sub	sp, #20
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
 8008270:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 8008272:	2300      	movs	r3, #0
 8008274:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	4a47      	ldr	r2, [pc, #284]	; (800839c <TIM_Base_SetConfig+0x134>)
 8008280:	4293      	cmp	r3, r2
 8008282:	d013      	beq.n	80082ac <TIM_Base_SetConfig+0x44>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800828a:	d00f      	beq.n	80082ac <TIM_Base_SetConfig+0x44>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	4a44      	ldr	r2, [pc, #272]	; (80083a0 <TIM_Base_SetConfig+0x138>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d00b      	beq.n	80082ac <TIM_Base_SetConfig+0x44>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	4a43      	ldr	r2, [pc, #268]	; (80083a4 <TIM_Base_SetConfig+0x13c>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d007      	beq.n	80082ac <TIM_Base_SetConfig+0x44>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	4a42      	ldr	r2, [pc, #264]	; (80083a8 <TIM_Base_SetConfig+0x140>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d003      	beq.n	80082ac <TIM_Base_SetConfig+0x44>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	4a41      	ldr	r2, [pc, #260]	; (80083ac <TIM_Base_SetConfig+0x144>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d101      	bne.n	80082b0 <TIM_Base_SetConfig+0x48>
 80082ac:	2301      	movs	r3, #1
 80082ae:	e000      	b.n	80082b2 <TIM_Base_SetConfig+0x4a>
 80082b0:	2300      	movs	r3, #0
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d008      	beq.n	80082c8 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	68fa      	ldr	r2, [r7, #12]
 80082c4:	4313      	orrs	r3, r2
 80082c6:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	4a34      	ldr	r2, [pc, #208]	; (800839c <TIM_Base_SetConfig+0x134>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d02b      	beq.n	8008328 <TIM_Base_SetConfig+0xc0>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082d6:	d027      	beq.n	8008328 <TIM_Base_SetConfig+0xc0>
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	4a31      	ldr	r2, [pc, #196]	; (80083a0 <TIM_Base_SetConfig+0x138>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d023      	beq.n	8008328 <TIM_Base_SetConfig+0xc0>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	4a30      	ldr	r2, [pc, #192]	; (80083a4 <TIM_Base_SetConfig+0x13c>)
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d01f      	beq.n	8008328 <TIM_Base_SetConfig+0xc0>
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	4a2f      	ldr	r2, [pc, #188]	; (80083a8 <TIM_Base_SetConfig+0x140>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d01b      	beq.n	8008328 <TIM_Base_SetConfig+0xc0>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	4a2e      	ldr	r2, [pc, #184]	; (80083ac <TIM_Base_SetConfig+0x144>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d017      	beq.n	8008328 <TIM_Base_SetConfig+0xc0>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	4a2d      	ldr	r2, [pc, #180]	; (80083b0 <TIM_Base_SetConfig+0x148>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d013      	beq.n	8008328 <TIM_Base_SetConfig+0xc0>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	4a2c      	ldr	r2, [pc, #176]	; (80083b4 <TIM_Base_SetConfig+0x14c>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d00f      	beq.n	8008328 <TIM_Base_SetConfig+0xc0>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	4a2b      	ldr	r2, [pc, #172]	; (80083b8 <TIM_Base_SetConfig+0x150>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d00b      	beq.n	8008328 <TIM_Base_SetConfig+0xc0>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	4a2a      	ldr	r2, [pc, #168]	; (80083bc <TIM_Base_SetConfig+0x154>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d007      	beq.n	8008328 <TIM_Base_SetConfig+0xc0>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	4a29      	ldr	r2, [pc, #164]	; (80083c0 <TIM_Base_SetConfig+0x158>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d003      	beq.n	8008328 <TIM_Base_SetConfig+0xc0>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	4a28      	ldr	r2, [pc, #160]	; (80083c4 <TIM_Base_SetConfig+0x15c>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d101      	bne.n	800832c <TIM_Base_SetConfig+0xc4>
 8008328:	2301      	movs	r3, #1
 800832a:	e000      	b.n	800832e <TIM_Base_SetConfig+0xc6>
 800832c:	2300      	movs	r3, #0
 800832e:	2b00      	cmp	r3, #0
 8008330:	d008      	beq.n	8008344 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008338:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	68db      	ldr	r3, [r3, #12]
 800833e:	68fa      	ldr	r2, [r7, #12]
 8008340:	4313      	orrs	r3, r2
 8008342:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	695b      	ldr	r3, [r3, #20]
 800834e:	4313      	orrs	r3, r2
 8008350:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	68fa      	ldr	r2, [r7, #12]
 8008356:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	689a      	ldr	r2, [r3, #8]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	681a      	ldr	r2, [r3, #0]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	4a0c      	ldr	r2, [pc, #48]	; (800839c <TIM_Base_SetConfig+0x134>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d003      	beq.n	8008378 <TIM_Base_SetConfig+0x110>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	4a0e      	ldr	r2, [pc, #56]	; (80083ac <TIM_Base_SetConfig+0x144>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d101      	bne.n	800837c <TIM_Base_SetConfig+0x114>
 8008378:	2301      	movs	r3, #1
 800837a:	e000      	b.n	800837e <TIM_Base_SetConfig+0x116>
 800837c:	2300      	movs	r3, #0
 800837e:	2b00      	cmp	r3, #0
 8008380:	d003      	beq.n	800838a <TIM_Base_SetConfig+0x122>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	691a      	ldr	r2, [r3, #16]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2201      	movs	r2, #1
 800838e:	615a      	str	r2, [r3, #20]
}
 8008390:	bf00      	nop
 8008392:	3714      	adds	r7, #20
 8008394:	46bd      	mov	sp, r7
 8008396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839a:	4770      	bx	lr
 800839c:	40010000 	.word	0x40010000
 80083a0:	40000400 	.word	0x40000400
 80083a4:	40000800 	.word	0x40000800
 80083a8:	40000c00 	.word	0x40000c00
 80083ac:	40010400 	.word	0x40010400
 80083b0:	40014000 	.word	0x40014000
 80083b4:	40014400 	.word	0x40014400
 80083b8:	40014800 	.word	0x40014800
 80083bc:	40001800 	.word	0x40001800
 80083c0:	40001c00 	.word	0x40001c00
 80083c4:	40002000 	.word	0x40002000

080083c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b087      	sub	sp, #28
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80083d2:	2300      	movs	r3, #0
 80083d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 80083d6:	2300      	movs	r3, #0
 80083d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;  
 80083da:	2300      	movs	r3, #0
 80083dc:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6a1b      	ldr	r3, [r3, #32]
 80083e2:	f023 0201 	bic.w	r2, r3, #1
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6a1b      	ldr	r3, [r3, #32]
 80083ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	699b      	ldr	r3, [r3, #24]
 80083fa:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80083fc:	68fa      	ldr	r2, [r7, #12]
 80083fe:	4b2a      	ldr	r3, [pc, #168]	; (80084a8 <TIM_OC1_SetConfig+0xe0>)
 8008400:	4013      	ands	r3, r2
 8008402:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	f023 0303 	bic.w	r3, r3, #3
 800840a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	68fa      	ldr	r2, [r7, #12]
 8008412:	4313      	orrs	r3, r2
 8008414:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	f023 0302 	bic.w	r3, r3, #2
 800841c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	697a      	ldr	r2, [r7, #20]
 8008424:	4313      	orrs	r3, r2
 8008426:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	4a20      	ldr	r2, [pc, #128]	; (80084ac <TIM_OC1_SetConfig+0xe4>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d003      	beq.n	8008438 <TIM_OC1_SetConfig+0x70>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	4a1f      	ldr	r2, [pc, #124]	; (80084b0 <TIM_OC1_SetConfig+0xe8>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d101      	bne.n	800843c <TIM_OC1_SetConfig+0x74>
 8008438:	2301      	movs	r3, #1
 800843a:	e000      	b.n	800843e <TIM_OC1_SetConfig+0x76>
 800843c:	2300      	movs	r3, #0
 800843e:	2b00      	cmp	r3, #0
 8008440:	d01e      	beq.n	8008480 <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	f023 0308 	bic.w	r3, r3, #8
 8008448:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	68db      	ldr	r3, [r3, #12]
 800844e:	697a      	ldr	r2, [r7, #20]
 8008450:	4313      	orrs	r3, r2
 8008452:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008454:	697b      	ldr	r3, [r7, #20]
 8008456:	f023 0304 	bic.w	r3, r3, #4
 800845a:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800845c:	693b      	ldr	r3, [r7, #16]
 800845e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008462:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008464:	693b      	ldr	r3, [r7, #16]
 8008466:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800846a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	695b      	ldr	r3, [r3, #20]
 8008470:	693a      	ldr	r2, [r7, #16]
 8008472:	4313      	orrs	r3, r2
 8008474:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	699b      	ldr	r3, [r3, #24]
 800847a:	693a      	ldr	r2, [r7, #16]
 800847c:	4313      	orrs	r3, r2
 800847e:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	693a      	ldr	r2, [r7, #16]
 8008484:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	68fa      	ldr	r2, [r7, #12]
 800848a:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	685a      	ldr	r2, [r3, #4]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	697a      	ldr	r2, [r7, #20]
 8008498:	621a      	str	r2, [r3, #32]
} 
 800849a:	bf00      	nop
 800849c:	371c      	adds	r7, #28
 800849e:	46bd      	mov	sp, r7
 80084a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a4:	4770      	bx	lr
 80084a6:	bf00      	nop
 80084a8:	fffeff8f 	.word	0xfffeff8f
 80084ac:	40010000 	.word	0x40010000
 80084b0:	40010400 	.word	0x40010400

080084b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80084b4:	b480      	push	{r7}
 80084b6:	b087      	sub	sp, #28
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
 80084bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80084be:	2300      	movs	r3, #0
 80084c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 80084c2:	2300      	movs	r3, #0
 80084c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;
 80084c6:	2300      	movs	r3, #0
 80084c8:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6a1b      	ldr	r3, [r3, #32]
 80084ce:	f023 0210 	bic.w	r2, r3, #16
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6a1b      	ldr	r3, [r3, #32]
 80084da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	699b      	ldr	r3, [r3, #24]
 80084e6:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80084e8:	68fa      	ldr	r2, [r7, #12]
 80084ea:	4b2c      	ldr	r3, [pc, #176]	; (800859c <TIM_OC2_SetConfig+0xe8>)
 80084ec:	4013      	ands	r3, r2
 80084ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084f6:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	021b      	lsls	r3, r3, #8
 80084fe:	68fa      	ldr	r2, [r7, #12]
 8008500:	4313      	orrs	r3, r2
 8008502:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	f023 0320 	bic.w	r3, r3, #32
 800850a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	689b      	ldr	r3, [r3, #8]
 8008510:	011b      	lsls	r3, r3, #4
 8008512:	697a      	ldr	r2, [r7, #20]
 8008514:	4313      	orrs	r3, r2
 8008516:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	4a21      	ldr	r2, [pc, #132]	; (80085a0 <TIM_OC2_SetConfig+0xec>)
 800851c:	4293      	cmp	r3, r2
 800851e:	d003      	beq.n	8008528 <TIM_OC2_SetConfig+0x74>
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	4a20      	ldr	r2, [pc, #128]	; (80085a4 <TIM_OC2_SetConfig+0xf0>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d101      	bne.n	800852c <TIM_OC2_SetConfig+0x78>
 8008528:	2301      	movs	r3, #1
 800852a:	e000      	b.n	800852e <TIM_OC2_SetConfig+0x7a>
 800852c:	2300      	movs	r3, #0
 800852e:	2b00      	cmp	r3, #0
 8008530:	d021      	beq.n	8008576 <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008538:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	68db      	ldr	r3, [r3, #12]
 800853e:	011b      	lsls	r3, r3, #4
 8008540:	697a      	ldr	r2, [r7, #20]
 8008542:	4313      	orrs	r3, r2
 8008544:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800854c:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008554:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800855c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	695b      	ldr	r3, [r3, #20]
 8008562:	009b      	lsls	r3, r3, #2
 8008564:	693a      	ldr	r2, [r7, #16]
 8008566:	4313      	orrs	r3, r2
 8008568:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	699b      	ldr	r3, [r3, #24]
 800856e:	009b      	lsls	r3, r3, #2
 8008570:	693a      	ldr	r2, [r7, #16]
 8008572:	4313      	orrs	r3, r2
 8008574:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	693a      	ldr	r2, [r7, #16]
 800857a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	68fa      	ldr	r2, [r7, #12]
 8008580:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	685a      	ldr	r2, [r3, #4]
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	697a      	ldr	r2, [r7, #20]
 800858e:	621a      	str	r2, [r3, #32]
}
 8008590:	bf00      	nop
 8008592:	371c      	adds	r7, #28
 8008594:	46bd      	mov	sp, r7
 8008596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859a:	4770      	bx	lr
 800859c:	feff8fff 	.word	0xfeff8fff
 80085a0:	40010000 	.word	0x40010000
 80085a4:	40010400 	.word	0x40010400

080085a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b087      	sub	sp, #28
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80085b2:	2300      	movs	r3, #0
 80085b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 80085b6:	2300      	movs	r3, #0
 80085b8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;   
 80085ba:	2300      	movs	r3, #0
 80085bc:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6a1b      	ldr	r3, [r3, #32]
 80085c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6a1b      	ldr	r3, [r3, #32]
 80085ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	69db      	ldr	r3, [r3, #28]
 80085da:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80085dc:	68fa      	ldr	r2, [r7, #12]
 80085de:	4b2c      	ldr	r3, [pc, #176]	; (8008690 <TIM_OC3_SetConfig+0xe8>)
 80085e0:	4013      	ands	r3, r2
 80085e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f023 0303 	bic.w	r3, r3, #3
 80085ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	68fa      	ldr	r2, [r7, #12]
 80085f2:	4313      	orrs	r3, r2
 80085f4:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80085fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	689b      	ldr	r3, [r3, #8]
 8008602:	021b      	lsls	r3, r3, #8
 8008604:	697a      	ldr	r2, [r7, #20]
 8008606:	4313      	orrs	r3, r2
 8008608:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	4a21      	ldr	r2, [pc, #132]	; (8008694 <TIM_OC3_SetConfig+0xec>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d003      	beq.n	800861a <TIM_OC3_SetConfig+0x72>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	4a20      	ldr	r2, [pc, #128]	; (8008698 <TIM_OC3_SetConfig+0xf0>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d101      	bne.n	800861e <TIM_OC3_SetConfig+0x76>
 800861a:	2301      	movs	r3, #1
 800861c:	e000      	b.n	8008620 <TIM_OC3_SetConfig+0x78>
 800861e:	2300      	movs	r3, #0
 8008620:	2b00      	cmp	r3, #0
 8008622:	d021      	beq.n	8008668 <TIM_OC3_SetConfig+0xc0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008624:	697b      	ldr	r3, [r7, #20]
 8008626:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800862a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	68db      	ldr	r3, [r3, #12]
 8008630:	021b      	lsls	r3, r3, #8
 8008632:	697a      	ldr	r2, [r7, #20]
 8008634:	4313      	orrs	r3, r2
 8008636:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800863e:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008640:	693b      	ldr	r3, [r7, #16]
 8008642:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008646:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008648:	693b      	ldr	r3, [r7, #16]
 800864a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800864e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	695b      	ldr	r3, [r3, #20]
 8008654:	011b      	lsls	r3, r3, #4
 8008656:	693a      	ldr	r2, [r7, #16]
 8008658:	4313      	orrs	r3, r2
 800865a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	699b      	ldr	r3, [r3, #24]
 8008660:	011b      	lsls	r3, r3, #4
 8008662:	693a      	ldr	r2, [r7, #16]
 8008664:	4313      	orrs	r3, r2
 8008666:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	693a      	ldr	r2, [r7, #16]
 800866c:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	68fa      	ldr	r2, [r7, #12]
 8008672:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	685a      	ldr	r2, [r3, #4]
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	697a      	ldr	r2, [r7, #20]
 8008680:	621a      	str	r2, [r3, #32]
}
 8008682:	bf00      	nop
 8008684:	371c      	adds	r7, #28
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr
 800868e:	bf00      	nop
 8008690:	fffeff8f 	.word	0xfffeff8f
 8008694:	40010000 	.word	0x40010000
 8008698:	40010400 	.word	0x40010400

0800869c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800869c:	b480      	push	{r7}
 800869e:	b087      	sub	sp, #28
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
 80086a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80086a6:	2300      	movs	r3, #0
 80086a8:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 80086aa:	2300      	movs	r3, #0
 80086ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0;
 80086ae:	2300      	movs	r3, #0
 80086b0:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6a1b      	ldr	r3, [r3, #32]
 80086b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6a1b      	ldr	r3, [r3, #32]
 80086c2:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	685b      	ldr	r3, [r3, #4]
 80086c8:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	69db      	ldr	r3, [r3, #28]
 80086ce:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80086d0:	693a      	ldr	r2, [r7, #16]
 80086d2:	4b20      	ldr	r3, [pc, #128]	; (8008754 <TIM_OC4_SetConfig+0xb8>)
 80086d4:	4013      	ands	r3, r2
 80086d6:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086de:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	021b      	lsls	r3, r3, #8
 80086e6:	693a      	ldr	r2, [r7, #16]
 80086e8:	4313      	orrs	r3, r2
 80086ea:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80086f2:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	689b      	ldr	r3, [r3, #8]
 80086f8:	031b      	lsls	r3, r3, #12
 80086fa:	68fa      	ldr	r2, [r7, #12]
 80086fc:	4313      	orrs	r3, r2
 80086fe:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	4a15      	ldr	r2, [pc, #84]	; (8008758 <TIM_OC4_SetConfig+0xbc>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d003      	beq.n	8008710 <TIM_OC4_SetConfig+0x74>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	4a14      	ldr	r2, [pc, #80]	; (800875c <TIM_OC4_SetConfig+0xc0>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d101      	bne.n	8008714 <TIM_OC4_SetConfig+0x78>
 8008710:	2301      	movs	r3, #1
 8008712:	e000      	b.n	8008716 <TIM_OC4_SetConfig+0x7a>
 8008714:	2300      	movs	r3, #0
 8008716:	2b00      	cmp	r3, #0
 8008718:	d009      	beq.n	800872e <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008720:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	695b      	ldr	r3, [r3, #20]
 8008726:	019b      	lsls	r3, r3, #6
 8008728:	697a      	ldr	r2, [r7, #20]
 800872a:	4313      	orrs	r3, r2
 800872c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	697a      	ldr	r2, [r7, #20]
 8008732:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	693a      	ldr	r2, [r7, #16]
 8008738:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	685a      	ldr	r2, [r3, #4]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	68fa      	ldr	r2, [r7, #12]
 8008746:	621a      	str	r2, [r3, #32]
}
 8008748:	bf00      	nop
 800874a:	371c      	adds	r7, #28
 800874c:	46bd      	mov	sp, r7
 800874e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008752:	4770      	bx	lr
 8008754:	feff8fff 	.word	0xfeff8fff
 8008758:	40010000 	.word	0x40010000
 800875c:	40010400 	.word	0x40010400

08008760 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008760:	b480      	push	{r7}
 8008762:	b087      	sub	sp, #28
 8008764:	af00      	add	r7, sp, #0
 8008766:	60f8      	str	r0, [r7, #12]
 8008768:	60b9      	str	r1, [r7, #8]
 800876a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0;
 800876c:	2300      	movs	r3, #0
 800876e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0;
 8008770:	2300      	movs	r3, #0
 8008772:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	6a1b      	ldr	r3, [r3, #32]
 8008778:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	6a1b      	ldr	r3, [r3, #32]
 800877e:	f023 0201 	bic.w	r2, r3, #1
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	699b      	ldr	r3, [r3, #24]
 800878a:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008792:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	011b      	lsls	r3, r3, #4
 8008798:	697a      	ldr	r2, [r7, #20]
 800879a:	4313      	orrs	r3, r2
 800879c:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	f023 030a 	bic.w	r3, r3, #10
 80087a4:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80087a6:	693a      	ldr	r2, [r7, #16]
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	4313      	orrs	r3, r2
 80087ac:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	697a      	ldr	r2, [r7, #20]
 80087b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	693a      	ldr	r2, [r7, #16]
 80087b8:	621a      	str	r2, [r3, #32]
}
 80087ba:	bf00      	nop
 80087bc:	371c      	adds	r7, #28
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr

080087c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80087c6:	b480      	push	{r7}
 80087c8:	b087      	sub	sp, #28
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	60f8      	str	r0, [r7, #12]
 80087ce:	60b9      	str	r1, [r7, #8]
 80087d0:	607a      	str	r2, [r7, #4]
uint32_t tmpccmr1 = 0;
 80087d2:	2300      	movs	r3, #0
 80087d4:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0;
 80087d6:	2300      	movs	r3, #0
 80087d8:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	6a1b      	ldr	r3, [r3, #32]
 80087de:	f023 0210 	bic.w	r2, r3, #16
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	699b      	ldr	r3, [r3, #24]
 80087ea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	6a1b      	ldr	r3, [r3, #32]
 80087f0:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80087f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	031b      	lsls	r3, r3, #12
 80087fe:	697a      	ldr	r2, [r7, #20]
 8008800:	4313      	orrs	r3, r2
 8008802:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800880a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4);
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	011b      	lsls	r3, r3, #4
 8008810:	693a      	ldr	r2, [r7, #16]
 8008812:	4313      	orrs	r3, r2
 8008814:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	697a      	ldr	r2, [r7, #20]
 800881a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	693a      	ldr	r2, [r7, #16]
 8008820:	621a      	str	r2, [r3, #32]
}
 8008822:	bf00      	nop
 8008824:	371c      	adds	r7, #28
 8008826:	46bd      	mov	sp, r7
 8008828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882c:	4770      	bx	lr

0800882e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 800882e:	b480      	push	{r7}
 8008830:	b085      	sub	sp, #20
 8008832:	af00      	add	r7, sp, #0
 8008834:	6078      	str	r0, [r7, #4]
 8008836:	460b      	mov	r3, r1
 8008838:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0;
 800883a:	2300      	movs	r3, #0
 800883c:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	689b      	ldr	r3, [r3, #8]
 8008842:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800884a:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800884c:	887b      	ldrh	r3, [r7, #2]
 800884e:	f043 0307 	orr.w	r3, r3, #7
 8008852:	b29b      	uxth	r3, r3
 8008854:	461a      	mov	r2, r3
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	4313      	orrs	r3, r2
 800885a:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	68fa      	ldr	r2, [r7, #12]
 8008860:	609a      	str	r2, [r3, #8]
}
 8008862:	bf00      	nop
 8008864:	3714      	adds	r7, #20
 8008866:	46bd      	mov	sp, r7
 8008868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886c:	4770      	bx	lr

0800886e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800886e:	b480      	push	{r7}
 8008870:	b087      	sub	sp, #28
 8008872:	af00      	add	r7, sp, #0
 8008874:	60f8      	str	r0, [r7, #12]
 8008876:	60b9      	str	r1, [r7, #8]
 8008878:	607a      	str	r2, [r7, #4]
 800887a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0;
 800887c:	2300      	movs	r3, #0
 800887e:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	689b      	ldr	r3, [r3, #8]
 8008884:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800888c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	021a      	lsls	r2, r3, #8
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	431a      	orrs	r2, r3
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	4313      	orrs	r3, r2
 800889a:	697a      	ldr	r2, [r7, #20]
 800889c:	4313      	orrs	r3, r2
 800889e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	697a      	ldr	r2, [r7, #20]
 80088a4:	609a      	str	r2, [r3, #8]
} 
 80088a6:	bf00      	nop
 80088a8:	371c      	adds	r7, #28
 80088aa:	46bd      	mov	sp, r7
 80088ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b0:	4770      	bx	lr

080088b2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80088b2:	b480      	push	{r7}
 80088b4:	b087      	sub	sp, #28
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	60f8      	str	r0, [r7, #12]
 80088ba:	60b9      	str	r1, [r7, #8]
 80088bc:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 80088be:	2300      	movs	r3, #0
 80088c0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80088c2:	2201      	movs	r2, #1
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	fa02 f303 	lsl.w	r3, r2, r3
 80088ca:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	6a1a      	ldr	r2, [r3, #32]
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	43db      	mvns	r3, r3
 80088d4:	401a      	ands	r2, r3
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	6a1a      	ldr	r2, [r3, #32]
 80088de:	6879      	ldr	r1, [r7, #4]
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	fa01 f303 	lsl.w	r3, r1, r3
 80088e6:	431a      	orrs	r2, r3
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	621a      	str	r2, [r3, #32]
}
 80088ec:	bf00      	nop
 80088ee:	371c      	adds	r7, #28
 80088f0:	46bd      	mov	sp, r7
 80088f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f6:	4770      	bx	lr

080088f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b085      	sub	sp, #20
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008908:	2b01      	cmp	r3, #1
 800890a:	d101      	bne.n	8008910 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800890c:	2302      	movs	r3, #2
 800890e:	e03d      	b.n	800898c <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2201      	movs	r2, #1
 8008914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	685b      	ldr	r3, [r3, #4]
 800891e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	689b      	ldr	r3, [r3, #8]
 8008926:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a1a      	ldr	r2, [pc, #104]	; (8008998 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d004      	beq.n	800893c <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a19      	ldr	r2, [pc, #100]	; (800899c <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d108      	bne.n	800894e <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008942:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	685b      	ldr	r3, [r3, #4]
 8008948:	68fa      	ldr	r2, [r7, #12]
 800894a:	4313      	orrs	r3, r2
 800894c:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008954:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	68fa      	ldr	r2, [r7, #12]
 800895c:	4313      	orrs	r3, r2
 800895e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008966:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	689b      	ldr	r3, [r3, #8]
 800896c:	68ba      	ldr	r2, [r7, #8]
 800896e:	4313      	orrs	r3, r2
 8008970:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	68fa      	ldr	r2, [r7, #12]
 8008978:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	68ba      	ldr	r2, [r7, #8]
 8008980:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2200      	movs	r2, #0
 8008986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 800898a:	2300      	movs	r3, #0
} 
 800898c:	4618      	mov	r0, r3
 800898e:	3714      	adds	r7, #20
 8008990:	46bd      	mov	sp, r7
 8008992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008996:	4770      	bx	lr
 8008998:	40010000 	.word	0x40010000
 800899c:	40010400 	.word	0x40010400

080089a0 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b083      	sub	sp, #12
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80089a8:	bf00      	nop
 80089aa:	370c      	adds	r7, #12
 80089ac:	46bd      	mov	sp, r7
 80089ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b2:	4770      	bx	lr

080089b4 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80089b4:	b480      	push	{r7}
 80089b6:	b083      	sub	sp, #12
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80089bc:	bf00      	nop
 80089be:	370c      	adds	r7, #12
 80089c0:	46bd      	mov	sp, r7
 80089c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c6:	4770      	bx	lr

080089c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b084      	sub	sp, #16
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	60f8      	str	r0, [r7, #12]
 80089d0:	60b9      	str	r1, [r7, #8]
 80089d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089da:	2b01      	cmp	r3, #1
 80089dc:	d101      	bne.n	80089e2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80089de:	2302      	movs	r3, #2
 80089e0:	e105      	b.n	8008bee <HAL_TIM_PWM_ConfigChannel+0x226>
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2201      	movs	r2, #1
 80089e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2202      	movs	r2, #2
 80089ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  switch (Channel)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2b14      	cmp	r3, #20
 80089f6:	f200 80f0 	bhi.w	8008bda <HAL_TIM_PWM_ConfigChannel+0x212>
 80089fa:	a201      	add	r2, pc, #4	; (adr r2, 8008a00 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80089fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a00:	08008a55 	.word	0x08008a55
 8008a04:	08008bdb 	.word	0x08008bdb
 8008a08:	08008bdb 	.word	0x08008bdb
 8008a0c:	08008bdb 	.word	0x08008bdb
 8008a10:	08008a95 	.word	0x08008a95
 8008a14:	08008bdb 	.word	0x08008bdb
 8008a18:	08008bdb 	.word	0x08008bdb
 8008a1c:	08008bdb 	.word	0x08008bdb
 8008a20:	08008ad7 	.word	0x08008ad7
 8008a24:	08008bdb 	.word	0x08008bdb
 8008a28:	08008bdb 	.word	0x08008bdb
 8008a2c:	08008bdb 	.word	0x08008bdb
 8008a30:	08008b17 	.word	0x08008b17
 8008a34:	08008bdb 	.word	0x08008bdb
 8008a38:	08008bdb 	.word	0x08008bdb
 8008a3c:	08008bdb 	.word	0x08008bdb
 8008a40:	08008b59 	.word	0x08008b59
 8008a44:	08008bdb 	.word	0x08008bdb
 8008a48:	08008bdb 	.word	0x08008bdb
 8008a4c:	08008bdb 	.word	0x08008bdb
 8008a50:	08008b99 	.word	0x08008b99
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	68b9      	ldr	r1, [r7, #8]
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f7ff fcb4 	bl	80083c8 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	68fa      	ldr	r2, [r7, #12]
 8008a66:	6812      	ldr	r2, [r2, #0]
 8008a68:	6992      	ldr	r2, [r2, #24]
 8008a6a:	f042 0208 	orr.w	r2, r2, #8
 8008a6e:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	68fa      	ldr	r2, [r7, #12]
 8008a76:	6812      	ldr	r2, [r2, #0]
 8008a78:	6992      	ldr	r2, [r2, #24]
 8008a7a:	f022 0204 	bic.w	r2, r2, #4
 8008a7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	68fa      	ldr	r2, [r7, #12]
 8008a86:	6812      	ldr	r2, [r2, #0]
 8008a88:	6991      	ldr	r1, [r2, #24]
 8008a8a:	68ba      	ldr	r2, [r7, #8]
 8008a8c:	6912      	ldr	r2, [r2, #16]
 8008a8e:	430a      	orrs	r2, r1
 8008a90:	619a      	str	r2, [r3, #24]
    }
    break;
 8008a92:	e0a3      	b.n	8008bdc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	68b9      	ldr	r1, [r7, #8]
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f7ff fd0a 	bl	80084b4 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	68fa      	ldr	r2, [r7, #12]
 8008aa6:	6812      	ldr	r2, [r2, #0]
 8008aa8:	6992      	ldr	r2, [r2, #24]
 8008aaa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008aae:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	68fa      	ldr	r2, [r7, #12]
 8008ab6:	6812      	ldr	r2, [r2, #0]
 8008ab8:	6992      	ldr	r2, [r2, #24]
 8008aba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008abe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	68fa      	ldr	r2, [r7, #12]
 8008ac6:	6812      	ldr	r2, [r2, #0]
 8008ac8:	6991      	ldr	r1, [r2, #24]
 8008aca:	68ba      	ldr	r2, [r7, #8]
 8008acc:	6912      	ldr	r2, [r2, #16]
 8008ace:	0212      	lsls	r2, r2, #8
 8008ad0:	430a      	orrs	r2, r1
 8008ad2:	619a      	str	r2, [r3, #24]
    }
    break;
 8008ad4:	e082      	b.n	8008bdc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	68b9      	ldr	r1, [r7, #8]
 8008adc:	4618      	mov	r0, r3
 8008ade:	f7ff fd63 	bl	80085a8 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	68fa      	ldr	r2, [r7, #12]
 8008ae8:	6812      	ldr	r2, [r2, #0]
 8008aea:	69d2      	ldr	r2, [r2, #28]
 8008aec:	f042 0208 	orr.w	r2, r2, #8
 8008af0:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	68fa      	ldr	r2, [r7, #12]
 8008af8:	6812      	ldr	r2, [r2, #0]
 8008afa:	69d2      	ldr	r2, [r2, #28]
 8008afc:	f022 0204 	bic.w	r2, r2, #4
 8008b00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	68fa      	ldr	r2, [r7, #12]
 8008b08:	6812      	ldr	r2, [r2, #0]
 8008b0a:	69d1      	ldr	r1, [r2, #28]
 8008b0c:	68ba      	ldr	r2, [r7, #8]
 8008b0e:	6912      	ldr	r2, [r2, #16]
 8008b10:	430a      	orrs	r2, r1
 8008b12:	61da      	str	r2, [r3, #28]
    }
    break;
 8008b14:	e062      	b.n	8008bdc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	68b9      	ldr	r1, [r7, #8]
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	f7ff fdbd 	bl	800869c <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	68fa      	ldr	r2, [r7, #12]
 8008b28:	6812      	ldr	r2, [r2, #0]
 8008b2a:	69d2      	ldr	r2, [r2, #28]
 8008b2c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b30:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	68fa      	ldr	r2, [r7, #12]
 8008b38:	6812      	ldr	r2, [r2, #0]
 8008b3a:	69d2      	ldr	r2, [r2, #28]
 8008b3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	68fa      	ldr	r2, [r7, #12]
 8008b48:	6812      	ldr	r2, [r2, #0]
 8008b4a:	69d1      	ldr	r1, [r2, #28]
 8008b4c:	68ba      	ldr	r2, [r7, #8]
 8008b4e:	6912      	ldr	r2, [r2, #16]
 8008b50:	0212      	lsls	r2, r2, #8
 8008b52:	430a      	orrs	r2, r1
 8008b54:	61da      	str	r2, [r3, #28]
    }
    break;
 8008b56:	e041      	b.n	8008bdc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	68b9      	ldr	r1, [r7, #8]
 8008b5e:	4618      	mov	r0, r3
 8008b60:	f000 f84a 	bl	8008bf8 <TIM_OC5_SetConfig>
      
      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	68fa      	ldr	r2, [r7, #12]
 8008b6a:	6812      	ldr	r2, [r2, #0]
 8008b6c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008b6e:	f042 0208 	orr.w	r2, r2, #8
 8008b72:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	68fa      	ldr	r2, [r7, #12]
 8008b7a:	6812      	ldr	r2, [r2, #0]
 8008b7c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008b7e:	f022 0204 	bic.w	r2, r2, #4
 8008b82:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	68fa      	ldr	r2, [r7, #12]
 8008b8a:	6812      	ldr	r2, [r2, #0]
 8008b8c:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8008b8e:	68ba      	ldr	r2, [r7, #8]
 8008b90:	6912      	ldr	r2, [r2, #16]
 8008b92:	430a      	orrs	r2, r1
 8008b94:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 8008b96:	e021      	b.n	8008bdc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	68b9      	ldr	r1, [r7, #8]
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	f000 f882 	bl	8008ca8 <TIM_OC6_SetConfig>
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	68fa      	ldr	r2, [r7, #12]
 8008baa:	6812      	ldr	r2, [r2, #0]
 8008bac:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008bae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008bb2:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	68fa      	ldr	r2, [r7, #12]
 8008bba:	6812      	ldr	r2, [r2, #0]
 8008bbc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008bbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008bc2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	68fa      	ldr	r2, [r7, #12]
 8008bca:	6812      	ldr	r2, [r2, #0]
 8008bcc:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8008bce:	68ba      	ldr	r2, [r7, #8]
 8008bd0:	6912      	ldr	r2, [r2, #16]
 8008bd2:	0212      	lsls	r2, r2, #8
 8008bd4:	430a      	orrs	r2, r1
 8008bd6:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 8008bd8:	e000      	b.n	8008bdc <HAL_TIM_PWM_ConfigChannel+0x214>
    
    default:
    break;    
 8008bda:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	2201      	movs	r2, #1
 8008be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  __HAL_UNLOCK(htim);
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	2200      	movs	r2, #0
 8008be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8008bec:	2300      	movs	r3, #0
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	3710      	adds	r7, #16
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	bf00      	nop

08008bf8 <TIM_OC5_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b087      	sub	sp, #28
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
 8008c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8008c02:	2300      	movs	r3, #0
 8008c04:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 8008c06:	2300      	movs	r3, #0
 8008c08:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6a1b      	ldr	r3, [r3, #32]
 8008c12:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6a1b      	ldr	r3, [r3, #32]
 8008c1e:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c2a:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008c2c:	693a      	ldr	r2, [r7, #16]
 8008c2e:	4b1b      	ldr	r3, [pc, #108]	; (8008c9c <TIM_OC5_SetConfig+0xa4>)
 8008c30:	4013      	ands	r3, r2
 8008c32:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	693a      	ldr	r2, [r7, #16]
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008c44:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	689b      	ldr	r3, [r3, #8]
 8008c4a:	041b      	lsls	r3, r3, #16
 8008c4c:	68fa      	ldr	r2, [r7, #12]
 8008c4e:	4313      	orrs	r3, r2
 8008c50:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	4a12      	ldr	r2, [pc, #72]	; (8008ca0 <TIM_OC5_SetConfig+0xa8>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d003      	beq.n	8008c62 <TIM_OC5_SetConfig+0x6a>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	4a11      	ldr	r2, [pc, #68]	; (8008ca4 <TIM_OC5_SetConfig+0xac>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d109      	bne.n	8008c76 <TIM_OC5_SetConfig+0x7e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c68:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	695b      	ldr	r3, [r3, #20]
 8008c6e:	021b      	lsls	r3, r3, #8
 8008c70:	697a      	ldr	r2, [r7, #20]
 8008c72:	4313      	orrs	r3, r2
 8008c74:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	697a      	ldr	r2, [r7, #20]
 8008c7a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	693a      	ldr	r2, [r7, #16]
 8008c80:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	685a      	ldr	r2, [r3, #4]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	68fa      	ldr	r2, [r7, #12]
 8008c8e:	621a      	str	r2, [r3, #32]
}
 8008c90:	bf00      	nop
 8008c92:	371c      	adds	r7, #28
 8008c94:	46bd      	mov	sp, r7
 8008c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9a:	4770      	bx	lr
 8008c9c:	fffeff8f 	.word	0xfffeff8f
 8008ca0:	40010000 	.word	0x40010000
 8008ca4:	40010400 	.word	0x40010400

08008ca8 <TIM_OC6_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b087      	sub	sp, #28
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
 8008cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 8008cba:	2300      	movs	r3, #0
 8008cbc:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6a1b      	ldr	r3, [r3, #32]
 8008cc2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6a1b      	ldr	r3, [r3, #32]
 8008cce:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	685b      	ldr	r3, [r3, #4]
 8008cd4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cda:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008cdc:	693a      	ldr	r2, [r7, #16]
 8008cde:	4b1c      	ldr	r3, [pc, #112]	; (8008d50 <TIM_OC6_SetConfig+0xa8>)
 8008ce0:	4013      	ands	r3, r2
 8008ce2:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	021b      	lsls	r3, r3, #8
 8008cea:	693a      	ldr	r2, [r7, #16]
 8008cec:	4313      	orrs	r3, r2
 8008cee:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008cf6:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	689b      	ldr	r3, [r3, #8]
 8008cfc:	051b      	lsls	r3, r3, #20
 8008cfe:	68fa      	ldr	r2, [r7, #12]
 8008d00:	4313      	orrs	r3, r2
 8008d02:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	4a13      	ldr	r2, [pc, #76]	; (8008d54 <TIM_OC6_SetConfig+0xac>)
 8008d08:	4293      	cmp	r3, r2
 8008d0a:	d003      	beq.n	8008d14 <TIM_OC6_SetConfig+0x6c>
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	4a12      	ldr	r2, [pc, #72]	; (8008d58 <TIM_OC6_SetConfig+0xb0>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d109      	bne.n	8008d28 <TIM_OC6_SetConfig+0x80>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008d14:	697b      	ldr	r3, [r7, #20]
 8008d16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008d1a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	695b      	ldr	r3, [r3, #20]
 8008d20:	029b      	lsls	r3, r3, #10
 8008d22:	697a      	ldr	r2, [r7, #20]
 8008d24:	4313      	orrs	r3, r2
 8008d26:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	697a      	ldr	r2, [r7, #20]
 8008d2c:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	693a      	ldr	r2, [r7, #16]
 8008d32:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	685a      	ldr	r2, [r3, #4]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	68fa      	ldr	r2, [r7, #12]
 8008d40:	621a      	str	r2, [r3, #32]
}
 8008d42:	bf00      	nop
 8008d44:	371c      	adds	r7, #28
 8008d46:	46bd      	mov	sp, r7
 8008d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4c:	4770      	bx	lr
 8008d4e:	bf00      	nop
 8008d50:	feff8fff 	.word	0xfeff8fff
 8008d54:	40010000 	.word	0x40010000
 8008d58:	40010400 	.word	0x40010400

08008d5c <HAL_UART_Init>:
  *         parameters in the UART_InitTypeDef and creates the associated handle .
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b082      	sub	sp, #8
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d101      	bne.n	8008d6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	e043      	b.n	8008df6 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8008d74:	b2db      	uxtb	r3, r3
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d106      	bne.n	8008d88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f007 fe48 	bl	8010a18 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2224      	movs	r2, #36	; 0x24
 8008d8c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	687a      	ldr	r2, [r7, #4]
 8008d96:	6812      	ldr	r2, [r2, #0]
 8008d98:	6812      	ldr	r2, [r2, #0]
 8008d9a:	f022 0201 	bic.w	r2, r2, #1
 8008d9e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008da0:	6878      	ldr	r0, [r7, #4]
 8008da2:	f000 fce7 	bl	8009774 <UART_SetConfig>
 8008da6:	4603      	mov	r3, r0
 8008da8:	2b01      	cmp	r3, #1
 8008daa:	d101      	bne.n	8008db0 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8008dac:	2301      	movs	r3, #1
 8008dae:	e022      	b.n	8008df6 <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d002      	beq.n	8008dbe <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8008db8:	6878      	ldr	r0, [r7, #4]
 8008dba:	f000 ff49 	bl	8009c50 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	687a      	ldr	r2, [r7, #4]
 8008dc4:	6812      	ldr	r2, [r2, #0]
 8008dc6:	6852      	ldr	r2, [r2, #4]
 8008dc8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008dcc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	687a      	ldr	r2, [r7, #4]
 8008dd4:	6812      	ldr	r2, [r2, #0]
 8008dd6:	6892      	ldr	r2, [r2, #8]
 8008dd8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008ddc:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	687a      	ldr	r2, [r7, #4]
 8008de4:	6812      	ldr	r2, [r2, #0]
 8008de6:	6812      	ldr	r2, [r2, #0]
 8008de8:	f042 0201 	orr.w	r2, r2, #1
 8008dec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f000 ffd0 	bl	8009d94 <UART_CheckIdleState>
 8008df4:	4603      	mov	r3, r0
}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3708      	adds	r7, #8
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}

08008dfe <HAL_UART_DeInit>:
  * @brief DeInitializes the UART peripheral
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8008dfe:	b580      	push	{r7, lr}
 8008e00:	b082      	sub	sp, #8
 8008e02:	af00      	add	r7, sp, #0
 8008e04:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d101      	bne.n	8008e10 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	e02a      	b.n	8008e66 <HAL_UART_DeInit+0x68>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2224      	movs	r2, #36	; 0x24
 8008e14:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	687a      	ldr	r2, [r7, #4]
 8008e1e:	6812      	ldr	r2, [r2, #0]
 8008e20:	6812      	ldr	r2, [r2, #0]
 8008e22:	f022 0201 	bic.w	r2, r2, #1
 8008e26:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	2200      	movs	r2, #0
 8008e36:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	609a      	str	r2, [r3, #8]

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f007 ff2b 	bl	8010c9c <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2200      	movs	r2, #0
 8008e4a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->gState    = HAL_UART_STATE_RESET;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState   = HAL_UART_STATE_RESET;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2200      	movs	r2, #0
 8008e58:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8008e64:	2300      	movs	r3, #0
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	3708      	adds	r7, #8
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}
	...

08008e70 <HAL_UART_Transmit_DMA>:
  * @param pData pointer to data buffer.
  * @param Size amount of data to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b086      	sub	sp, #24
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	60f8      	str	r0, [r7, #12]
 8008e78:	60b9      	str	r1, [r7, #8]
 8008e7a:	4613      	mov	r3, r2
 8008e7c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8008e84:	b2db      	uxtb	r3, r3
 8008e86:	2b20      	cmp	r3, #32
 8008e88:	d154      	bne.n	8008f34 <HAL_UART_Transmit_DMA+0xc4>
  {
    if((pData == NULL ) || (Size == 0U))
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d002      	beq.n	8008e96 <HAL_UART_Transmit_DMA+0x26>
 8008e90:	88fb      	ldrh	r3, [r7, #6]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d101      	bne.n	8008e9a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008e96:	2301      	movs	r3, #1
 8008e98:	e04d      	b.n	8008f36 <HAL_UART_Transmit_DMA+0xc6>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8008ea0:	2b01      	cmp	r3, #1
 8008ea2:	d101      	bne.n	8008ea8 <HAL_UART_Transmit_DMA+0x38>
 8008ea4:	2302      	movs	r3, #2
 8008ea6:	e046      	b.n	8008f36 <HAL_UART_Transmit_DMA+0xc6>
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	2201      	movs	r2, #1
 8008eac:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pTxBuffPtr = pData;
 8008eb0:	68ba      	ldr	r2, [r7, #8]
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize = Size;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	88fa      	ldrh	r2, [r7, #6]
 8008eba:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	88fa      	ldrh	r2, [r7, #6]
 8008ec2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2221      	movs	r2, #33	; 0x21
 8008ed0:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ed8:	4a19      	ldr	r2, [pc, #100]	; (8008f40 <HAL_UART_Transmit_DMA+0xd0>)
 8008eda:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ee0:	4a18      	ldr	r2, [pc, #96]	; (8008f44 <HAL_UART_Transmit_DMA+0xd4>)
 8008ee2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ee8:	4a17      	ldr	r2, [pc, #92]	; (8008f48 <HAL_UART_Transmit_DMA+0xd8>)
 8008eea:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t*)&pData;
 8008ef4:	f107 0308 	add.w	r3, r7, #8
 8008ef8:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->TDR, Size);
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8008efe:	697b      	ldr	r3, [r7, #20]
 8008f00:	6819      	ldr	r1, [r3, #0]
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	3328      	adds	r3, #40	; 0x28
 8008f08:	461a      	mov	r2, r3
 8008f0a:	88fb      	ldrh	r3, [r7, #6]
 8008f0c:	f7f8 fb28 	bl	8001560 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_IT(huart, UART_FLAG_TC);
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	2240      	movs	r2, #64	; 0x40
 8008f16:	621a      	str	r2, [r3, #32]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	68fa      	ldr	r2, [r7, #12]
 8008f26:	6812      	ldr	r2, [r2, #0]
 8008f28:	6892      	ldr	r2, [r2, #8]
 8008f2a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008f2e:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8008f30:	2300      	movs	r3, #0
 8008f32:	e000      	b.n	8008f36 <HAL_UART_Transmit_DMA+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8008f34:	2302      	movs	r3, #2
  }
}
 8008f36:	4618      	mov	r0, r3
 8008f38:	3718      	adds	r7, #24
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}
 8008f3e:	bf00      	nop
 8008f40:	08009371 	.word	0x08009371
 8008f44:	080093c5 	.word	0x080093c5
 8008f48:	08009467 	.word	0x08009467

08008f4c <HAL_UART_Receive_DMA>:
  * @note   When the UART parity is enabled (PCE = 1), the received data contain
  *         the parity bit (MSB position).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b086      	sub	sp, #24
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	60f8      	str	r0, [r7, #12]
 8008f54:	60b9      	str	r1, [r7, #8]
 8008f56:	4613      	mov	r3, r2
 8008f58:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8008f60:	b2db      	uxtb	r3, r3
 8008f62:	2b20      	cmp	r3, #32
 8008f64:	d15c      	bne.n	8009020 <HAL_UART_Receive_DMA+0xd4>
  {
    if((pData == NULL ) || (Size == 0U))
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d002      	beq.n	8008f72 <HAL_UART_Receive_DMA+0x26>
 8008f6c:	88fb      	ldrh	r3, [r7, #6]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d101      	bne.n	8008f76 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008f72:	2301      	movs	r3, #1
 8008f74:	e055      	b.n	8009022 <HAL_UART_Receive_DMA+0xd6>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8008f7c:	2b01      	cmp	r3, #1
 8008f7e:	d101      	bne.n	8008f84 <HAL_UART_Receive_DMA+0x38>
 8008f80:	2302      	movs	r3, #2
 8008f82:	e04e      	b.n	8009022 <HAL_UART_Receive_DMA+0xd6>
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	2201      	movs	r2, #1
 8008f88:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pRxBuffPtr = pData;
 8008f8c:	68ba      	ldr	r2, [r7, #8]
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	88fa      	ldrh	r2, [r7, #6]
 8008f96:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	2222      	movs	r2, #34	; 0x22
 8008fa4:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fac:	4a1f      	ldr	r2, [pc, #124]	; (800902c <HAL_UART_Receive_DMA+0xe0>)
 8008fae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fb4:	4a1e      	ldr	r2, [pc, #120]	; (8009030 <HAL_UART_Receive_DMA+0xe4>)
 8008fb6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fbc:	4a1d      	ldr	r2, [pc, #116]	; (8009034 <HAL_UART_Receive_DMA+0xe8>)
 8008fbe:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    tmp = (uint32_t*)&pData;
 8008fc8:	f107 0308 	add.w	r3, r7, #8
 8008fcc:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	3324      	adds	r3, #36	; 0x24
 8008fd8:	4619      	mov	r1, r3
 8008fda:	697b      	ldr	r3, [r7, #20]
 8008fdc:	681a      	ldr	r2, [r3, #0]
 8008fde:	88fb      	ldrh	r3, [r7, #6]
 8008fe0:	f7f8 fabe 	bl	8001560 <HAL_DMA_Start_IT>

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	68fa      	ldr	r2, [r7, #12]
 8008ff2:	6812      	ldr	r2, [r2, #0]
 8008ff4:	6812      	ldr	r2, [r2, #0]
 8008ff6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008ffa:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	68fa      	ldr	r2, [r7, #12]
 8009002:	6812      	ldr	r2, [r2, #0]
 8009004:	6892      	ldr	r2, [r2, #8]
 8009006:	f042 0201 	orr.w	r2, r2, #1
 800900a:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	68fa      	ldr	r2, [r7, #12]
 8009012:	6812      	ldr	r2, [r2, #0]
 8009014:	6892      	ldr	r2, [r2, #8]
 8009016:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800901a:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800901c:	2300      	movs	r3, #0
 800901e:	e000      	b.n	8009022 <HAL_UART_Receive_DMA+0xd6>
  }
  else
  {
    return HAL_BUSY;
 8009020:	2302      	movs	r3, #2
  }
}
 8009022:	4618      	mov	r0, r3
 8009024:	3718      	adds	r7, #24
 8009026:	46bd      	mov	sp, r7
 8009028:	bd80      	pop	{r7, pc}
 800902a:	bf00      	nop
 800902c:	080093e1 	.word	0x080093e1
 8009030:	0800944b 	.word	0x0800944b
 8009034:	08009467 	.word	0x08009467

08009038 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b082      	sub	sp, #8
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  /* Stop UART DMA Tx request if ongoing */
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) &&
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8009046:	b2db      	uxtb	r3, r3
 8009048:	2b21      	cmp	r3, #33	; 0x21
 800904a:	d11a      	bne.n	8009082 <HAL_UART_DMAStop+0x4a>
      (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)))
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	689b      	ldr	r3, [r3, #8]
 8009052:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) &&
 8009056:	2b00      	cmp	r3, #0
 8009058:	d013      	beq.n	8009082 <HAL_UART_DMAStop+0x4a>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	687a      	ldr	r2, [r7, #4]
 8009060:	6812      	ldr	r2, [r2, #0]
 8009062:	6892      	ldr	r2, [r2, #8]
 8009064:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009068:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if(huart->hdmatx != NULL)
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800906e:	2b00      	cmp	r3, #0
 8009070:	d004      	beq.n	800907c <HAL_UART_DMAStop+0x44>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009076:	4618      	mov	r0, r3
 8009078:	f7f8 fad2 	bl	8001620 <HAL_DMA_Abort>
    }

    UART_EndTxTransfer(huart);
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f000 fb45 	bl	800970c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) &&
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8009088:	b2db      	uxtb	r3, r3
 800908a:	2b22      	cmp	r3, #34	; 0x22
 800908c:	d11a      	bne.n	80090c4 <HAL_UART_DMAStop+0x8c>
      (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	689b      	ldr	r3, [r3, #8]
 8009094:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) &&
 8009098:	2b00      	cmp	r3, #0
 800909a:	d013      	beq.n	80090c4 <HAL_UART_DMAStop+0x8c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	687a      	ldr	r2, [r7, #4]
 80090a2:	6812      	ldr	r2, [r2, #0]
 80090a4:	6892      	ldr	r2, [r2, #8]
 80090a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80090aa:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if(huart->hdmarx != NULL)
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d004      	beq.n	80090be <HAL_UART_DMAStop+0x86>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80090b8:	4618      	mov	r0, r3
 80090ba:	f7f8 fab1 	bl	8001620 <HAL_DMA_Abort>
    }

    UART_EndRxTransfer(huart);
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f000 fb3a 	bl	8009738 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80090c4:	2300      	movs	r3, #0
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	3708      	adds	r7, #8
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}
	...

080090d0 <HAL_UART_IRQHandler>:
  * @brief This function handles UART interrupt request.
  * @param huart uart handle
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b086      	sub	sp, #24
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	69db      	ldr	r3, [r3, #28]
 80090de:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	613b      	str	r3, [r7, #16]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	689b      	ldr	r3, [r3, #8]
 80090ee:	60fb      	str	r3, [r7, #12]
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80090f0:	697b      	ldr	r3, [r7, #20]
 80090f2:	f003 030f 	and.w	r3, r3, #15
 80090f6:	60bb      	str	r3, [r7, #8]
  if (errorflags == RESET)
 80090f8:	68bb      	ldr	r3, [r7, #8]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d10d      	bne.n	800911a <HAL_UART_IRQHandler+0x4a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	f003 0320 	and.w	r3, r3, #32
 8009104:	2b00      	cmp	r3, #0
 8009106:	d008      	beq.n	800911a <HAL_UART_IRQHandler+0x4a>
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	f003 0320 	and.w	r3, r3, #32
 800910e:	2b00      	cmp	r3, #0
 8009110:	d003      	beq.n	800911a <HAL_UART_IRQHandler+0x4a>
    {
      UART_Receive_IT(huart);
 8009112:	6878      	ldr	r0, [r7, #4]
 8009114:	f000 fa8f 	bl	8009636 <UART_Receive_IT>
      return;
 8009118:	e0da      	b.n	80092d0 <HAL_UART_IRQHandler+0x200>
    }
  }

  /* If some errors occur */
  if(   (errorflags != RESET)
 800911a:	68bb      	ldr	r3, [r7, #8]
 800911c:	2b00      	cmp	r3, #0
 800911e:	f000 80b9 	beq.w	8009294 <HAL_UART_IRQHandler+0x1c4>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	f003 0301 	and.w	r3, r3, #1
 8009128:	2b00      	cmp	r3, #0
 800912a:	d105      	bne.n	8009138 <HAL_UART_IRQHandler+0x68>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009132:	2b00      	cmp	r3, #0
 8009134:	f000 80ae 	beq.w	8009294 <HAL_UART_IRQHandler+0x1c4>
  {

    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009138:	697b      	ldr	r3, [r7, #20]
 800913a:	f003 0301 	and.w	r3, r3, #1
 800913e:	2b00      	cmp	r3, #0
 8009140:	d00e      	beq.n	8009160 <HAL_UART_IRQHandler+0x90>
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009148:	2b00      	cmp	r3, #0
 800914a:	d009      	beq.n	8009160 <HAL_UART_IRQHandler+0x90>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	2201      	movs	r2, #1
 8009152:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009158:	f043 0201 	orr.w	r2, r3, #1
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009160:	697b      	ldr	r3, [r7, #20]
 8009162:	f003 0302 	and.w	r3, r3, #2
 8009166:	2b00      	cmp	r3, #0
 8009168:	d00e      	beq.n	8009188 <HAL_UART_IRQHandler+0xb8>
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	f003 0301 	and.w	r3, r3, #1
 8009170:	2b00      	cmp	r3, #0
 8009172:	d009      	beq.n	8009188 <HAL_UART_IRQHandler+0xb8>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	2202      	movs	r2, #2
 800917a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009180:	f043 0204 	orr.w	r2, r3, #4
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009188:	697b      	ldr	r3, [r7, #20]
 800918a:	f003 0304 	and.w	r3, r3, #4
 800918e:	2b00      	cmp	r3, #0
 8009190:	d00e      	beq.n	80091b0 <HAL_UART_IRQHandler+0xe0>
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	f003 0301 	and.w	r3, r3, #1
 8009198:	2b00      	cmp	r3, #0
 800919a:	d009      	beq.n	80091b0 <HAL_UART_IRQHandler+0xe0>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	2204      	movs	r2, #4
 80091a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091a8:	f043 0202 	orr.w	r2, r3, #2
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 80091b0:	697b      	ldr	r3, [r7, #20]
 80091b2:	f003 0308 	and.w	r3, r3, #8
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d013      	beq.n	80091e2 <HAL_UART_IRQHandler+0x112>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	f003 0320 	and.w	r3, r3, #32
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d104      	bne.n	80091ce <HAL_UART_IRQHandler+0xfe>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	f003 0301 	and.w	r3, r3, #1
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d009      	beq.n	80091e2 <HAL_UART_IRQHandler+0x112>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	2208      	movs	r2, #8
 80091d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091da:	f043 0208 	orr.w	r2, r3, #8
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d071      	beq.n	80092ce <HAL_UART_IRQHandler+0x1fe>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80091ea:	697b      	ldr	r3, [r7, #20]
 80091ec:	f003 0320 	and.w	r3, r3, #32
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d007      	beq.n	8009204 <HAL_UART_IRQHandler+0x134>
 80091f4:	693b      	ldr	r3, [r7, #16]
 80091f6:	f003 0320 	and.w	r3, r3, #32
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d002      	beq.n	8009204 <HAL_UART_IRQHandler+0x134>
      {
        UART_Receive_IT(huart);
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 fa19 	bl	8009636 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009208:	f003 0308 	and.w	r3, r3, #8
 800920c:	2b00      	cmp	r3, #0
 800920e:	d106      	bne.n	800921e <HAL_UART_IRQHandler+0x14e>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	689b      	ldr	r3, [r3, #8]
 8009216:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800921a:	2b00      	cmp	r3, #0
 800921c:	d031      	beq.n	8009282 <HAL_UART_IRQHandler+0x1b2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f000 fa8a 	bl	8009738 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	689b      	ldr	r3, [r3, #8]
 800922a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800922e:	2b00      	cmp	r3, #0
 8009230:	d023      	beq.n	800927a <HAL_UART_IRQHandler+0x1aa>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	687a      	ldr	r2, [r7, #4]
 8009238:	6812      	ldr	r2, [r2, #0]
 800923a:	6892      	ldr	r2, [r2, #8]
 800923c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009240:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009246:	2b00      	cmp	r3, #0
 8009248:	d013      	beq.n	8009272 <HAL_UART_IRQHandler+0x1a2>
          {
            /* Set the UART DMA Abort callback :
            will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800924e:	4a22      	ldr	r2, [pc, #136]	; (80092d8 <HAL_UART_IRQHandler+0x208>)
 8009250:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009256:	4618      	mov	r0, r3
 8009258:	f7f8 fa52 	bl	8001700 <HAL_DMA_Abort_IT>
 800925c:	4603      	mov	r3, r0
 800925e:	2b00      	cmp	r3, #0
 8009260:	d016      	beq.n	8009290 <HAL_UART_IRQHandler+0x1c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009266:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009268:	687a      	ldr	r2, [r7, #4]
 800926a:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800926c:	4610      	mov	r0, r2
 800926e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009270:	e00e      	b.n	8009290 <HAL_UART_IRQHandler+0x1c0>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8009272:	6878      	ldr	r0, [r7, #4]
 8009274:	f000 f967 	bl	8009546 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009278:	e00a      	b.n	8009290 <HAL_UART_IRQHandler+0x1c0>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f000 f963 	bl	8009546 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009280:	e006      	b.n	8009290 <HAL_UART_IRQHandler+0x1c0>
      }
      else
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f000 f95f 	bl	8009546 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2200      	movs	r2, #0
 800928c:	66da      	str	r2, [r3, #108]	; 0x6c
      }
    }
    return;
 800928e:	e01e      	b.n	80092ce <HAL_UART_IRQHandler+0x1fe>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009290:	bf00      	nop
    return;
 8009292:	e01c      	b.n	80092ce <HAL_UART_IRQHandler+0x1fe>

  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009294:	697b      	ldr	r3, [r7, #20]
 8009296:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800929a:	2b00      	cmp	r3, #0
 800929c:	d008      	beq.n	80092b0 <HAL_UART_IRQHandler+0x1e0>
 800929e:	693b      	ldr	r3, [r7, #16]
 80092a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d003      	beq.n	80092b0 <HAL_UART_IRQHandler+0x1e0>
  {
    UART_Transmit_IT(huart);
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	f000 f956 	bl	800955a <UART_Transmit_IT>
    return;
 80092ae:	e00f      	b.n	80092d0 <HAL_UART_IRQHandler+0x200>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d00a      	beq.n	80092d0 <HAL_UART_IRQHandler+0x200>
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d005      	beq.n	80092d0 <HAL_UART_IRQHandler+0x200>
  {
    UART_EndTransmit_IT(huart);
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	f000 f99e 	bl	8009606 <UART_EndTransmit_IT>
    return;
 80092ca:	bf00      	nop
 80092cc:	e000      	b.n	80092d0 <HAL_UART_IRQHandler+0x200>
    return;
 80092ce:	bf00      	nop
  }

}
 80092d0:	3718      	adds	r7, #24
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}
 80092d6:	bf00      	nop
 80092d8:	080094df 	.word	0x080094df

080092dc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b084      	sub	sp, #16
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	60f8      	str	r0, [r7, #12]
 80092e4:	60b9      	str	r1, [r7, #8]
 80092e6:	603b      	str	r3, [r7, #0]
 80092e8:	4613      	mov	r3, r2
 80092ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092ec:	e02c      	b.n	8009348 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80092ee:	69bb      	ldr	r3, [r7, #24]
 80092f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092f4:	d028      	beq.n	8009348 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 80092f6:	69bb      	ldr	r3, [r7, #24]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d007      	beq.n	800930c <UART_WaitOnFlagUntilTimeout+0x30>
 80092fc:	f7f7 f976 	bl	80005ec <HAL_GetTick>
 8009300:	4602      	mov	r2, r0
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	1ad2      	subs	r2, r2, r3
 8009306:	69bb      	ldr	r3, [r7, #24]
 8009308:	429a      	cmp	r2, r3
 800930a:	d31d      	bcc.n	8009348 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	68fa      	ldr	r2, [r7, #12]
 8009312:	6812      	ldr	r2, [r2, #0]
 8009314:	6812      	ldr	r2, [r2, #0]
 8009316:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800931a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	68fa      	ldr	r2, [r7, #12]
 8009322:	6812      	ldr	r2, [r2, #0]
 8009324:	6892      	ldr	r2, [r2, #8]
 8009326:	f022 0201 	bic.w	r2, r2, #1
 800932a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	2220      	movs	r2, #32
 8009330:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	2220      	movs	r2, #32
 8009338:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	2200      	movs	r2, #0
 8009340:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 8009344:	2303      	movs	r3, #3
 8009346:	e00f      	b.n	8009368 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	69da      	ldr	r2, [r3, #28]
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	401a      	ands	r2, r3
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	429a      	cmp	r2, r3
 8009356:	bf0c      	ite	eq
 8009358:	2301      	moveq	r3, #1
 800935a:	2300      	movne	r3, #0
 800935c:	b2db      	uxtb	r3, r3
 800935e:	461a      	mov	r2, r3
 8009360:	79fb      	ldrb	r3, [r7, #7]
 8009362:	429a      	cmp	r2, r3
 8009364:	d0c3      	beq.n	80092ee <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009366:	2300      	movs	r3, #0
}
 8009368:	4618      	mov	r0, r3
 800936a:	3710      	adds	r7, #16
 800936c:	46bd      	mov	sp, r7
 800936e:	bd80      	pop	{r7, pc}

08009370 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b084      	sub	sp, #16
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800937c:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009388:	2b00      	cmp	r3, #0
 800938a:	d114      	bne.n	80093b6 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	2200      	movs	r2, #0
 8009390:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	68fa      	ldr	r2, [r7, #12]
 800939a:	6812      	ldr	r2, [r2, #0]
 800939c:	6892      	ldr	r2, [r2, #8]
 800939e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80093a2:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	68fa      	ldr	r2, [r7, #12]
 80093aa:	6812      	ldr	r2, [r2, #0]
 80093ac:	6812      	ldr	r2, [r2, #0]
 80093ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80093b2:	601a      	str	r2, [r3, #0]
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}
 80093b4:	e002      	b.n	80093bc <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 80093b6:	68f8      	ldr	r0, [r7, #12]
 80093b8:	f000 f8a7 	bl	800950a <HAL_UART_TxCpltCallback>
}
 80093bc:	bf00      	nop
 80093be:	3710      	adds	r7, #16
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}

080093c4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback
  * @param hdma  DMA handle
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b084      	sub	sp, #16
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093d0:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 80093d2:	68f8      	ldr	r0, [r7, #12]
 80093d4:	f000 f8a3 	bl	800951e <HAL_UART_TxHalfCpltCallback>
}
 80093d8:	bf00      	nop
 80093da:	3710      	adds	r7, #16
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}

080093e0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b084      	sub	sp, #16
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093ec:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d11f      	bne.n	800943c <UART_DMAReceiveCplt+0x5c>
  {
    huart->RxXferCount = 0U;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	2200      	movs	r2, #0
 8009400:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	68fa      	ldr	r2, [r7, #12]
 800940a:	6812      	ldr	r2, [r2, #0]
 800940c:	6812      	ldr	r2, [r2, #0]
 800940e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009412:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	68fa      	ldr	r2, [r7, #12]
 800941a:	6812      	ldr	r2, [r2, #0]
 800941c:	6892      	ldr	r2, [r2, #8]
 800941e:	f022 0201 	bic.w	r2, r2, #1
 8009422:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	68fa      	ldr	r2, [r7, #12]
 800942a:	6812      	ldr	r2, [r2, #0]
 800942c:	6892      	ldr	r2, [r2, #8]
 800942e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009432:	609a      	str	r2, [r3, #8]

	/* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2220      	movs	r2, #32
 8009438:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
  }
  HAL_UART_RxCpltCallback(huart);
 800943c:	68f8      	ldr	r0, [r7, #12]
 800943e:	f00a f84f 	bl	80134e0 <HAL_UART_RxCpltCallback>
}
 8009442:	bf00      	nop
 8009444:	3710      	adds	r7, #16
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}

0800944a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback
  * @param hdma  DMA handle
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800944a:	b580      	push	{r7, lr}
 800944c:	b084      	sub	sp, #16
 800944e:	af00      	add	r7, sp, #0
 8009450:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009456:	60fb      	str	r3, [r7, #12]

  HAL_UART_RxHalfCpltCallback(huart);
 8009458:	68f8      	ldr	r0, [r7, #12]
 800945a:	f000 f86a 	bl	8009532 <HAL_UART_RxHalfCpltCallback>
}
 800945e:	bf00      	nop
 8009460:	3710      	adds	r7, #16
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}

08009466 <UART_DMAError>:
  * @brief DMA UART communication error callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009466:	b580      	push	{r7, lr}
 8009468:	b084      	sub	sp, #16
 800946a:	af00      	add	r7, sp, #0
 800946c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009472:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2200      	movs	r2, #0
 8009478:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	2200      	movs	r2, #0
 8009480:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  /* Stop UART DMA Tx request if ongoing */
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800948a:	b2db      	uxtb	r3, r3
 800948c:	2b21      	cmp	r3, #33	; 0x21
 800948e:	d109      	bne.n	80094a4 <UART_DMAError+0x3e>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	689b      	ldr	r3, [r3, #8]
 8009496:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800949a:	2b00      	cmp	r3, #0
 800949c:	d002      	beq.n	80094a4 <UART_DMAError+0x3e>
  {
    UART_EndTxTransfer(huart);
 800949e:	68f8      	ldr	r0, [r7, #12]
 80094a0:	f000 f934 	bl	800970c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 80094aa:	b2db      	uxtb	r3, r3
 80094ac:	2b22      	cmp	r3, #34	; 0x22
 80094ae:	d109      	bne.n	80094c4 <UART_DMAError+0x5e>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	689b      	ldr	r3, [r3, #8]
 80094b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d002      	beq.n	80094c4 <UART_DMAError+0x5e>
  {
    UART_EndRxTransfer(huart);
 80094be:	68f8      	ldr	r0, [r7, #12]
 80094c0:	f000 f93a 	bl	8009738 <UART_EndRxTransfer>
  }
  SET_BIT(huart->ErrorCode, HAL_UART_ERROR_DMA);
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80094c8:	f043 0210 	orr.w	r2, r3, #16
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	66da      	str	r2, [r3, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 80094d0:	68f8      	ldr	r0, [r7, #12]
 80094d2:	f000 f838 	bl	8009546 <HAL_UART_ErrorCallback>
}
 80094d6:	bf00      	nop
 80094d8:	3710      	adds	r7, #16
 80094da:	46bd      	mov	sp, r7
 80094dc:	bd80      	pop	{r7, pc}

080094de <UART_DMAAbortOnError>:
  *        (To be called at end of DMA Abort procedure following error occurrence).
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80094de:	b580      	push	{r7, lr}
 80094e0:	b084      	sub	sp, #16
 80094e2:	af00      	add	r7, sp, #0
 80094e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094ea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2200      	movs	r2, #0
 80094f0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	2200      	movs	r2, #0
 80094f8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

  HAL_UART_ErrorCallback(huart);
 80094fc:	68f8      	ldr	r0, [r7, #12]
 80094fe:	f000 f822 	bl	8009546 <HAL_UART_ErrorCallback>
}
 8009502:	bf00      	nop
 8009504:	3710      	adds	r7, #16
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}

0800950a <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param huart uart handle
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800950a:	b480      	push	{r7}
 800950c:	b083      	sub	sp, #12
 800950e:	af00      	add	r7, sp, #0
 8009510:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file
   */
}
 8009512:	bf00      	nop
 8009514:	370c      	adds	r7, #12
 8009516:	46bd      	mov	sp, r7
 8009518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951c:	4770      	bx	lr

0800951e <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  huart UART handle
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800951e:	b480      	push	{r7}
 8009520:	b083      	sub	sp, #12
 8009522:	af00      	add	r7, sp, #0
 8009524:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file
   */
}
 8009526:	bf00      	nop
 8009528:	370c      	adds	r7, #12
 800952a:	46bd      	mov	sp, r7
 800952c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009530:	4770      	bx	lr

08009532 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  huart UART handle
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009532:	b480      	push	{r7}
 8009534:	b083      	sub	sp, #12
 8009536:	af00      	add	r7, sp, #0
 8009538:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file
   */
}
 800953a:	bf00      	nop
 800953c:	370c      	adds	r7, #12
 800953e:	46bd      	mov	sp, r7
 8009540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009544:	4770      	bx	lr

08009546 <HAL_UART_ErrorCallback>:
  * @brief UART error callbacks
  * @param huart uart handle
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009546:	b480      	push	{r7}
 8009548:	b083      	sub	sp, #12
 800954a:	af00      	add	r7, sp, #0
 800954c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file
   */
}
 800954e:	bf00      	nop
 8009550:	370c      	adds	r7, #12
 8009552:	46bd      	mov	sp, r7
 8009554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009558:	4770      	bx	lr

0800955a <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT()
  * @param  huart UART handle
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800955a:	b480      	push	{r7}
 800955c:	b085      	sub	sp, #20
 800955e:	af00      	add	r7, sp, #0
 8009560:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8009568:	b2db      	uxtb	r3, r3
 800956a:	2b21      	cmp	r3, #33	; 0x21
 800956c:	d144      	bne.n	80095f8 <UART_Transmit_IT+0x9e>
  {

    if(huart->TxXferCount == 0U)
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009574:	b29b      	uxth	r3, r3
 8009576:	2b00      	cmp	r3, #0
 8009578:	d111      	bne.n	800959e <UART_Transmit_IT+0x44>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	687a      	ldr	r2, [r7, #4]
 8009580:	6812      	ldr	r2, [r2, #0]
 8009582:	6812      	ldr	r2, [r2, #0]
 8009584:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009588:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	687a      	ldr	r2, [r7, #4]
 8009590:	6812      	ldr	r2, [r2, #0]
 8009592:	6812      	ldr	r2, [r2, #0]
 8009594:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009598:	601a      	str	r2, [r3, #0]

      return HAL_OK;
 800959a:	2300      	movs	r3, #0
 800959c:	e02d      	b.n	80095fa <UART_Transmit_IT+0xa0>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	689b      	ldr	r3, [r3, #8]
 80095a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80095a6:	d113      	bne.n	80095d0 <UART_Transmit_IT+0x76>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	691b      	ldr	r3, [r3, #16]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d10f      	bne.n	80095d0 <UART_Transmit_IT+0x76>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80095b4:	60fb      	str	r3, [r7, #12]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	68fa      	ldr	r2, [r7, #12]
 80095bc:	8812      	ldrh	r2, [r2, #0]
 80095be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80095c2:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80095c8:	1c9a      	adds	r2, r3, #2
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	64da      	str	r2, [r3, #76]	; 0x4c
 80095ce:	e008      	b.n	80095e2 <UART_Transmit_IT+0x88>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681a      	ldr	r2, [r3, #0]
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80095d8:	1c58      	adds	r0, r3, #1
 80095da:	6879      	ldr	r1, [r7, #4]
 80095dc:	64c8      	str	r0, [r1, #76]	; 0x4c
 80095de:	781b      	ldrb	r3, [r3, #0]
 80095e0:	6293      	str	r3, [r2, #40]	; 0x28
      }

      huart->TxXferCount--;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80095e8:	b29b      	uxth	r3, r3
 80095ea:	3b01      	subs	r3, #1
 80095ec:	b29a      	uxth	r2, r3
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      return HAL_OK;
 80095f4:	2300      	movs	r3, #0
 80095f6:	e000      	b.n	80095fa <UART_Transmit_IT+0xa0>
    }
  }
  else
  {
    return HAL_BUSY;
 80095f8:	2302      	movs	r3, #2
  }
}
 80095fa:	4618      	mov	r0, r3
 80095fc:	3714      	adds	r7, #20
 80095fe:	46bd      	mov	sp, r7
 8009600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009604:	4770      	bx	lr

08009606 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009606:	b580      	push	{r7, lr}
 8009608:	b082      	sub	sp, #8
 800960a:	af00      	add	r7, sp, #0
 800960c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	687a      	ldr	r2, [r7, #4]
 8009614:	6812      	ldr	r2, [r2, #0]
 8009616:	6812      	ldr	r2, [r2, #0]
 8009618:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800961c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2220      	movs	r2, #32
 8009622:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	f7ff ff6f 	bl	800950a <HAL_UART_TxCpltCallback>

  return HAL_OK;
 800962c:	2300      	movs	r3, #0
}
 800962e:	4618      	mov	r0, r3
 8009630:	3708      	adds	r7, #8
 8009632:	46bd      	mov	sp, r7
 8009634:	bd80      	pop	{r7, pc}

08009636 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009636:	b580      	push	{r7, lr}
 8009638:	b084      	sub	sp, #16
 800963a:	af00      	add	r7, sp, #0
 800963c:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint16_t uhMask = huart->Mask;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009644:	81fb      	strh	r3, [r7, #14]

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800964c:	b2db      	uxtb	r3, r3
 800964e:	2b22      	cmp	r3, #34	; 0x22
 8009650:	d14f      	bne.n	80096f2 <UART_Receive_IT+0xbc>
  {

    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	689b      	ldr	r3, [r3, #8]
 8009656:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800965a:	d115      	bne.n	8009688 <UART_Receive_IT+0x52>
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	691b      	ldr	r3, [r3, #16]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d111      	bne.n	8009688 <UART_Receive_IT+0x52>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009668:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009670:	b29a      	uxth	r2, r3
 8009672:	89fb      	ldrh	r3, [r7, #14]
 8009674:	4013      	ands	r3, r2
 8009676:	b29a      	uxth	r2, r3
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009680:	1c9a      	adds	r2, r3, #2
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	655a      	str	r2, [r3, #84]	; 0x54
 8009686:	e00d      	b.n	80096a4 <UART_Receive_IT+0x6e>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800968c:	1c59      	adds	r1, r3, #1
 800968e:	687a      	ldr	r2, [r7, #4]
 8009690:	6551      	str	r1, [r2, #84]	; 0x54
 8009692:	687a      	ldr	r2, [r7, #4]
 8009694:	6812      	ldr	r2, [r2, #0]
 8009696:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009698:	b2d1      	uxtb	r1, r2
 800969a:	89fa      	ldrh	r2, [r7, #14]
 800969c:	b2d2      	uxtb	r2, r2
 800969e:	400a      	ands	r2, r1
 80096a0:	b2d2      	uxtb	r2, r2
 80096a2:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80096aa:	b29b      	uxth	r3, r3
 80096ac:	3b01      	subs	r3, #1
 80096ae:	b29b      	uxth	r3, r3
 80096b0:	687a      	ldr	r2, [r7, #4]
 80096b2:	4619      	mov	r1, r3
 80096b4:	f8a2 105a 	strh.w	r1, [r2, #90]	; 0x5a
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d118      	bne.n	80096ee <UART_Receive_IT+0xb8>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	687a      	ldr	r2, [r7, #4]
 80096c2:	6812      	ldr	r2, [r2, #0]
 80096c4:	6812      	ldr	r2, [r2, #0]
 80096c6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80096ca:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	687a      	ldr	r2, [r7, #4]
 80096d2:	6812      	ldr	r2, [r2, #0]
 80096d4:	6892      	ldr	r2, [r2, #8]
 80096d6:	f022 0201 	bic.w	r2, r2, #1
 80096da:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	2220      	movs	r2, #32
 80096e0:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

      HAL_UART_RxCpltCallback(huart);
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f009 fefb 	bl	80134e0 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80096ea:	2300      	movs	r3, #0
 80096ec:	e00a      	b.n	8009704 <UART_Receive_IT+0xce>
    }

    return HAL_OK;
 80096ee:	2300      	movs	r3, #0
 80096f0:	e008      	b.n	8009704 <UART_Receive_IT+0xce>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	687a      	ldr	r2, [r7, #4]
 80096f8:	6812      	ldr	r2, [r2, #0]
 80096fa:	6992      	ldr	r2, [r2, #24]
 80096fc:	f042 0208 	orr.w	r2, r2, #8
 8009700:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 8009702:	2302      	movs	r3, #2
  }
}
 8009704:	4618      	mov	r0, r3
 8009706:	3710      	adds	r7, #16
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}

0800970c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800970c:	b480      	push	{r7}
 800970e:	b083      	sub	sp, #12
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	687a      	ldr	r2, [r7, #4]
 800971a:	6812      	ldr	r2, [r2, #0]
 800971c:	6812      	ldr	r2, [r2, #0]
 800971e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8009722:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2220      	movs	r2, #32
 8009728:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
}
 800972c:	bf00      	nop
 800972e:	370c      	adds	r7, #12
 8009730:	46bd      	mov	sp, r7
 8009732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009736:	4770      	bx	lr

08009738 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009738:	b480      	push	{r7}
 800973a:	b083      	sub	sp, #12
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	687a      	ldr	r2, [r7, #4]
 8009746:	6812      	ldr	r2, [r2, #0]
 8009748:	6812      	ldr	r2, [r2, #0]
 800974a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800974e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	687a      	ldr	r2, [r7, #4]
 8009756:	6812      	ldr	r2, [r2, #0]
 8009758:	6892      	ldr	r2, [r2, #8]
 800975a:	f022 0201 	bic.w	r2, r2, #1
 800975e:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2220      	movs	r2, #32
 8009764:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
}
 8009768:	bf00      	nop
 800976a:	370c      	adds	r7, #12
 800976c:	46bd      	mov	sp, r7
 800976e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009772:	4770      	bx	lr

08009774 <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009774:	b590      	push	{r4, r7, lr}
 8009776:	b087      	sub	sp, #28
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 800977c:	2300      	movs	r3, #0
 800977e:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8009780:	2310      	movs	r3, #16
 8009782:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8009784:	2300      	movs	r3, #0
 8009786:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8009788:	2300      	movs	r3, #0
 800978a:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800978c:	2300      	movs	r3, #0
 800978e:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	689a      	ldr	r2, [r3, #8]
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	691b      	ldr	r3, [r3, #16]
 8009798:	431a      	orrs	r2, r3
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	695b      	ldr	r3, [r3, #20]
 800979e:	431a      	orrs	r2, r3
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	69db      	ldr	r3, [r3, #28]
 80097a4:	4313      	orrs	r3, r2
 80097a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681a      	ldr	r2, [r3, #0]
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	6819      	ldr	r1, [r3, #0]
 80097b2:	4baa      	ldr	r3, [pc, #680]	; (8009a5c <UART_SetConfig+0x2e8>)
 80097b4:	400b      	ands	r3, r1
 80097b6:	68f9      	ldr	r1, [r7, #12]
 80097b8:	430b      	orrs	r3, r1
 80097ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	687a      	ldr	r2, [r7, #4]
 80097c2:	6812      	ldr	r2, [r2, #0]
 80097c4:	6852      	ldr	r2, [r2, #4]
 80097c6:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80097ca:	687a      	ldr	r2, [r7, #4]
 80097cc:	68d2      	ldr	r2, [r2, #12]
 80097ce:	430a      	orrs	r2, r1
 80097d0:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	699a      	ldr	r2, [r3, #24]
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6a1b      	ldr	r3, [r3, #32]
 80097da:	4313      	orrs	r3, r2
 80097dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	687a      	ldr	r2, [r7, #4]
 80097e4:	6812      	ldr	r2, [r2, #0]
 80097e6:	6892      	ldr	r2, [r2, #8]
 80097e8:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 80097ec:	68fa      	ldr	r2, [r7, #12]
 80097ee:	430a      	orrs	r2, r1
 80097f0:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	4a9a      	ldr	r2, [pc, #616]	; (8009a60 <UART_SetConfig+0x2ec>)
 80097f8:	4293      	cmp	r3, r2
 80097fa:	d11f      	bne.n	800983c <UART_SetConfig+0xc8>
 80097fc:	4b99      	ldr	r3, [pc, #612]	; (8009a64 <UART_SetConfig+0x2f0>)
 80097fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009802:	f003 0303 	and.w	r3, r3, #3
 8009806:	2b03      	cmp	r3, #3
 8009808:	f200 813e 	bhi.w	8009a88 <UART_SetConfig+0x314>
 800980c:	a201      	add	r2, pc, #4	; (adr r2, 8009814 <UART_SetConfig+0xa0>)
 800980e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009812:	bf00      	nop
 8009814:	08009825 	.word	0x08009825
 8009818:	08009831 	.word	0x08009831
 800981c:	0800982b 	.word	0x0800982b
 8009820:	08009837 	.word	0x08009837
 8009824:	2301      	movs	r3, #1
 8009826:	75fb      	strb	r3, [r7, #23]
 8009828:	e12e      	b.n	8009a88 <UART_SetConfig+0x314>
 800982a:	2302      	movs	r3, #2
 800982c:	75fb      	strb	r3, [r7, #23]
 800982e:	e12b      	b.n	8009a88 <UART_SetConfig+0x314>
 8009830:	2304      	movs	r3, #4
 8009832:	75fb      	strb	r3, [r7, #23]
 8009834:	e128      	b.n	8009a88 <UART_SetConfig+0x314>
 8009836:	2308      	movs	r3, #8
 8009838:	75fb      	strb	r3, [r7, #23]
 800983a:	e125      	b.n	8009a88 <UART_SetConfig+0x314>
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	4a89      	ldr	r2, [pc, #548]	; (8009a68 <UART_SetConfig+0x2f4>)
 8009842:	4293      	cmp	r3, r2
 8009844:	d130      	bne.n	80098a8 <UART_SetConfig+0x134>
 8009846:	4b87      	ldr	r3, [pc, #540]	; (8009a64 <UART_SetConfig+0x2f0>)
 8009848:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800984c:	f003 030c 	and.w	r3, r3, #12
 8009850:	2b0c      	cmp	r3, #12
 8009852:	f200 8119 	bhi.w	8009a88 <UART_SetConfig+0x314>
 8009856:	a201      	add	r2, pc, #4	; (adr r2, 800985c <UART_SetConfig+0xe8>)
 8009858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800985c:	08009891 	.word	0x08009891
 8009860:	08009a89 	.word	0x08009a89
 8009864:	08009a89 	.word	0x08009a89
 8009868:	08009a89 	.word	0x08009a89
 800986c:	0800989d 	.word	0x0800989d
 8009870:	08009a89 	.word	0x08009a89
 8009874:	08009a89 	.word	0x08009a89
 8009878:	08009a89 	.word	0x08009a89
 800987c:	08009897 	.word	0x08009897
 8009880:	08009a89 	.word	0x08009a89
 8009884:	08009a89 	.word	0x08009a89
 8009888:	08009a89 	.word	0x08009a89
 800988c:	080098a3 	.word	0x080098a3
 8009890:	2300      	movs	r3, #0
 8009892:	75fb      	strb	r3, [r7, #23]
 8009894:	e0f8      	b.n	8009a88 <UART_SetConfig+0x314>
 8009896:	2302      	movs	r3, #2
 8009898:	75fb      	strb	r3, [r7, #23]
 800989a:	e0f5      	b.n	8009a88 <UART_SetConfig+0x314>
 800989c:	2304      	movs	r3, #4
 800989e:	75fb      	strb	r3, [r7, #23]
 80098a0:	e0f2      	b.n	8009a88 <UART_SetConfig+0x314>
 80098a2:	2308      	movs	r3, #8
 80098a4:	75fb      	strb	r3, [r7, #23]
 80098a6:	e0ef      	b.n	8009a88 <UART_SetConfig+0x314>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	4a6f      	ldr	r2, [pc, #444]	; (8009a6c <UART_SetConfig+0x2f8>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d11c      	bne.n	80098ec <UART_SetConfig+0x178>
 80098b2:	4b6c      	ldr	r3, [pc, #432]	; (8009a64 <UART_SetConfig+0x2f0>)
 80098b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098b8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80098bc:	2b10      	cmp	r3, #16
 80098be:	d00f      	beq.n	80098e0 <UART_SetConfig+0x16c>
 80098c0:	2b10      	cmp	r3, #16
 80098c2:	d802      	bhi.n	80098ca <UART_SetConfig+0x156>
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d005      	beq.n	80098d4 <UART_SetConfig+0x160>
 80098c8:	e0de      	b.n	8009a88 <UART_SetConfig+0x314>
 80098ca:	2b20      	cmp	r3, #32
 80098cc:	d005      	beq.n	80098da <UART_SetConfig+0x166>
 80098ce:	2b30      	cmp	r3, #48	; 0x30
 80098d0:	d009      	beq.n	80098e6 <UART_SetConfig+0x172>
 80098d2:	e0d9      	b.n	8009a88 <UART_SetConfig+0x314>
 80098d4:	2300      	movs	r3, #0
 80098d6:	75fb      	strb	r3, [r7, #23]
 80098d8:	e0d6      	b.n	8009a88 <UART_SetConfig+0x314>
 80098da:	2302      	movs	r3, #2
 80098dc:	75fb      	strb	r3, [r7, #23]
 80098de:	e0d3      	b.n	8009a88 <UART_SetConfig+0x314>
 80098e0:	2304      	movs	r3, #4
 80098e2:	75fb      	strb	r3, [r7, #23]
 80098e4:	e0d0      	b.n	8009a88 <UART_SetConfig+0x314>
 80098e6:	2308      	movs	r3, #8
 80098e8:	75fb      	strb	r3, [r7, #23]
 80098ea:	e0cd      	b.n	8009a88 <UART_SetConfig+0x314>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a5f      	ldr	r2, [pc, #380]	; (8009a70 <UART_SetConfig+0x2fc>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d11c      	bne.n	8009930 <UART_SetConfig+0x1bc>
 80098f6:	4b5b      	ldr	r3, [pc, #364]	; (8009a64 <UART_SetConfig+0x2f0>)
 80098f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098fc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009900:	2b40      	cmp	r3, #64	; 0x40
 8009902:	d00f      	beq.n	8009924 <UART_SetConfig+0x1b0>
 8009904:	2b40      	cmp	r3, #64	; 0x40
 8009906:	d802      	bhi.n	800990e <UART_SetConfig+0x19a>
 8009908:	2b00      	cmp	r3, #0
 800990a:	d005      	beq.n	8009918 <UART_SetConfig+0x1a4>
 800990c:	e0bc      	b.n	8009a88 <UART_SetConfig+0x314>
 800990e:	2b80      	cmp	r3, #128	; 0x80
 8009910:	d005      	beq.n	800991e <UART_SetConfig+0x1aa>
 8009912:	2bc0      	cmp	r3, #192	; 0xc0
 8009914:	d009      	beq.n	800992a <UART_SetConfig+0x1b6>
 8009916:	e0b7      	b.n	8009a88 <UART_SetConfig+0x314>
 8009918:	2300      	movs	r3, #0
 800991a:	75fb      	strb	r3, [r7, #23]
 800991c:	e0b4      	b.n	8009a88 <UART_SetConfig+0x314>
 800991e:	2302      	movs	r3, #2
 8009920:	75fb      	strb	r3, [r7, #23]
 8009922:	e0b1      	b.n	8009a88 <UART_SetConfig+0x314>
 8009924:	2304      	movs	r3, #4
 8009926:	75fb      	strb	r3, [r7, #23]
 8009928:	e0ae      	b.n	8009a88 <UART_SetConfig+0x314>
 800992a:	2308      	movs	r3, #8
 800992c:	75fb      	strb	r3, [r7, #23]
 800992e:	e0ab      	b.n	8009a88 <UART_SetConfig+0x314>
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	4a4f      	ldr	r2, [pc, #316]	; (8009a74 <UART_SetConfig+0x300>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d120      	bne.n	800997c <UART_SetConfig+0x208>
 800993a:	4b4a      	ldr	r3, [pc, #296]	; (8009a64 <UART_SetConfig+0x2f0>)
 800993c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009940:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009944:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009948:	d012      	beq.n	8009970 <UART_SetConfig+0x1fc>
 800994a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800994e:	d802      	bhi.n	8009956 <UART_SetConfig+0x1e2>
 8009950:	2b00      	cmp	r3, #0
 8009952:	d007      	beq.n	8009964 <UART_SetConfig+0x1f0>
 8009954:	e098      	b.n	8009a88 <UART_SetConfig+0x314>
 8009956:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800995a:	d006      	beq.n	800996a <UART_SetConfig+0x1f6>
 800995c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009960:	d009      	beq.n	8009976 <UART_SetConfig+0x202>
 8009962:	e091      	b.n	8009a88 <UART_SetConfig+0x314>
 8009964:	2300      	movs	r3, #0
 8009966:	75fb      	strb	r3, [r7, #23]
 8009968:	e08e      	b.n	8009a88 <UART_SetConfig+0x314>
 800996a:	2302      	movs	r3, #2
 800996c:	75fb      	strb	r3, [r7, #23]
 800996e:	e08b      	b.n	8009a88 <UART_SetConfig+0x314>
 8009970:	2304      	movs	r3, #4
 8009972:	75fb      	strb	r3, [r7, #23]
 8009974:	e088      	b.n	8009a88 <UART_SetConfig+0x314>
 8009976:	2308      	movs	r3, #8
 8009978:	75fb      	strb	r3, [r7, #23]
 800997a:	e085      	b.n	8009a88 <UART_SetConfig+0x314>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a3d      	ldr	r2, [pc, #244]	; (8009a78 <UART_SetConfig+0x304>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d120      	bne.n	80099c8 <UART_SetConfig+0x254>
 8009986:	4b37      	ldr	r3, [pc, #220]	; (8009a64 <UART_SetConfig+0x2f0>)
 8009988:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800998c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009990:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009994:	d012      	beq.n	80099bc <UART_SetConfig+0x248>
 8009996:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800999a:	d802      	bhi.n	80099a2 <UART_SetConfig+0x22e>
 800999c:	2b00      	cmp	r3, #0
 800999e:	d007      	beq.n	80099b0 <UART_SetConfig+0x23c>
 80099a0:	e072      	b.n	8009a88 <UART_SetConfig+0x314>
 80099a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80099a6:	d006      	beq.n	80099b6 <UART_SetConfig+0x242>
 80099a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80099ac:	d009      	beq.n	80099c2 <UART_SetConfig+0x24e>
 80099ae:	e06b      	b.n	8009a88 <UART_SetConfig+0x314>
 80099b0:	2301      	movs	r3, #1
 80099b2:	75fb      	strb	r3, [r7, #23]
 80099b4:	e068      	b.n	8009a88 <UART_SetConfig+0x314>
 80099b6:	2302      	movs	r3, #2
 80099b8:	75fb      	strb	r3, [r7, #23]
 80099ba:	e065      	b.n	8009a88 <UART_SetConfig+0x314>
 80099bc:	2304      	movs	r3, #4
 80099be:	75fb      	strb	r3, [r7, #23]
 80099c0:	e062      	b.n	8009a88 <UART_SetConfig+0x314>
 80099c2:	2308      	movs	r3, #8
 80099c4:	75fb      	strb	r3, [r7, #23]
 80099c6:	e05f      	b.n	8009a88 <UART_SetConfig+0x314>
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4a2b      	ldr	r2, [pc, #172]	; (8009a7c <UART_SetConfig+0x308>)
 80099ce:	4293      	cmp	r3, r2
 80099d0:	d120      	bne.n	8009a14 <UART_SetConfig+0x2a0>
 80099d2:	4b24      	ldr	r3, [pc, #144]	; (8009a64 <UART_SetConfig+0x2f0>)
 80099d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80099d8:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80099dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099e0:	d012      	beq.n	8009a08 <UART_SetConfig+0x294>
 80099e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099e6:	d802      	bhi.n	80099ee <UART_SetConfig+0x27a>
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d007      	beq.n	80099fc <UART_SetConfig+0x288>
 80099ec:	e04c      	b.n	8009a88 <UART_SetConfig+0x314>
 80099ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80099f2:	d006      	beq.n	8009a02 <UART_SetConfig+0x28e>
 80099f4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80099f8:	d009      	beq.n	8009a0e <UART_SetConfig+0x29a>
 80099fa:	e045      	b.n	8009a88 <UART_SetConfig+0x314>
 80099fc:	2300      	movs	r3, #0
 80099fe:	75fb      	strb	r3, [r7, #23]
 8009a00:	e042      	b.n	8009a88 <UART_SetConfig+0x314>
 8009a02:	2302      	movs	r3, #2
 8009a04:	75fb      	strb	r3, [r7, #23]
 8009a06:	e03f      	b.n	8009a88 <UART_SetConfig+0x314>
 8009a08:	2304      	movs	r3, #4
 8009a0a:	75fb      	strb	r3, [r7, #23]
 8009a0c:	e03c      	b.n	8009a88 <UART_SetConfig+0x314>
 8009a0e:	2308      	movs	r3, #8
 8009a10:	75fb      	strb	r3, [r7, #23]
 8009a12:	e039      	b.n	8009a88 <UART_SetConfig+0x314>
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	4a19      	ldr	r2, [pc, #100]	; (8009a80 <UART_SetConfig+0x30c>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d135      	bne.n	8009a8a <UART_SetConfig+0x316>
 8009a1e:	4b11      	ldr	r3, [pc, #68]	; (8009a64 <UART_SetConfig+0x2f0>)
 8009a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a24:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009a28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009a2c:	d012      	beq.n	8009a54 <UART_SetConfig+0x2e0>
 8009a2e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009a32:	d802      	bhi.n	8009a3a <UART_SetConfig+0x2c6>
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d007      	beq.n	8009a48 <UART_SetConfig+0x2d4>
 8009a38:	e026      	b.n	8009a88 <UART_SetConfig+0x314>
 8009a3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a3e:	d006      	beq.n	8009a4e <UART_SetConfig+0x2da>
 8009a40:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009a44:	d01e      	beq.n	8009a84 <UART_SetConfig+0x310>
 8009a46:	e01f      	b.n	8009a88 <UART_SetConfig+0x314>
 8009a48:	2300      	movs	r3, #0
 8009a4a:	75fb      	strb	r3, [r7, #23]
 8009a4c:	e01c      	b.n	8009a88 <UART_SetConfig+0x314>
 8009a4e:	2302      	movs	r3, #2
 8009a50:	75fb      	strb	r3, [r7, #23]
 8009a52:	e019      	b.n	8009a88 <UART_SetConfig+0x314>
 8009a54:	2304      	movs	r3, #4
 8009a56:	75fb      	strb	r3, [r7, #23]
 8009a58:	e016      	b.n	8009a88 <UART_SetConfig+0x314>
 8009a5a:	bf00      	nop
 8009a5c:	efff69f3 	.word	0xefff69f3
 8009a60:	40011000 	.word	0x40011000
 8009a64:	40023800 	.word	0x40023800
 8009a68:	40004400 	.word	0x40004400
 8009a6c:	40004800 	.word	0x40004800
 8009a70:	40004c00 	.word	0x40004c00
 8009a74:	40005000 	.word	0x40005000
 8009a78:	40011400 	.word	0x40011400
 8009a7c:	40007800 	.word	0x40007800
 8009a80:	40007c00 	.word	0x40007c00
 8009a84:	2308      	movs	r3, #8
 8009a86:	75fb      	strb	r3, [r7, #23]
 8009a88:	bf00      	nop

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	69db      	ldr	r3, [r3, #28]
 8009a8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a92:	d16c      	bne.n	8009b6e <UART_SetConfig+0x3fa>
  {
    switch (clocksource)
 8009a94:	7dfb      	ldrb	r3, [r7, #23]
 8009a96:	2b08      	cmp	r3, #8
 8009a98:	d854      	bhi.n	8009b44 <UART_SetConfig+0x3d0>
 8009a9a:	a201      	add	r2, pc, #4	; (adr r2, 8009aa0 <UART_SetConfig+0x32c>)
 8009a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009aa0:	08009ac5 	.word	0x08009ac5
 8009aa4:	08009ae1 	.word	0x08009ae1
 8009aa8:	08009afd 	.word	0x08009afd
 8009aac:	08009b45 	.word	0x08009b45
 8009ab0:	08009b13 	.word	0x08009b13
 8009ab4:	08009b45 	.word	0x08009b45
 8009ab8:	08009b45 	.word	0x08009b45
 8009abc:	08009b45 	.word	0x08009b45
 8009ac0:	08009b2f 	.word	0x08009b2f
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009ac4:	f7fc fe02 	bl	80066cc <HAL_RCC_GetPCLK1Freq>
 8009ac8:	4603      	mov	r3, r0
 8009aca:	005a      	lsls	r2, r3, #1
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	085b      	lsrs	r3, r3, #1
 8009ad2:	441a      	add	r2, r3
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	685b      	ldr	r3, [r3, #4]
 8009ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009adc:	82bb      	strh	r3, [r7, #20]
      break;
 8009ade:	e034      	b.n	8009b4a <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009ae0:	f7fc fe08 	bl	80066f4 <HAL_RCC_GetPCLK2Freq>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	005a      	lsls	r2, r3, #1
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	685b      	ldr	r3, [r3, #4]
 8009aec:	085b      	lsrs	r3, r3, #1
 8009aee:	441a      	add	r2, r3
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	685b      	ldr	r3, [r3, #4]
 8009af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009af8:	82bb      	strh	r3, [r7, #20]
      break;
 8009afa:	e026      	b.n	8009b4a <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	085a      	lsrs	r2, r3, #1
 8009b02:	4b51      	ldr	r3, [pc, #324]	; (8009c48 <UART_SetConfig+0x4d4>)
 8009b04:	4413      	add	r3, r2
 8009b06:	687a      	ldr	r2, [r7, #4]
 8009b08:	6852      	ldr	r2, [r2, #4]
 8009b0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8009b0e:	82bb      	strh	r3, [r7, #20]
      break;
 8009b10:	e01b      	b.n	8009b4a <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009b12:	f7fc fd19 	bl	8006548 <HAL_RCC_GetSysClockFreq>
 8009b16:	4603      	mov	r3, r0
 8009b18:	005a      	lsls	r2, r3, #1
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	685b      	ldr	r3, [r3, #4]
 8009b1e:	085b      	lsrs	r3, r3, #1
 8009b20:	441a      	add	r2, r3
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	685b      	ldr	r3, [r3, #4]
 8009b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b2a:	82bb      	strh	r3, [r7, #20]
      break;
 8009b2c:	e00d      	b.n	8009b4a <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	685b      	ldr	r3, [r3, #4]
 8009b32:	085b      	lsrs	r3, r3, #1
 8009b34:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	685b      	ldr	r3, [r3, #4]
 8009b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b40:	82bb      	strh	r3, [r7, #20]
      break;
 8009b42:	e002      	b.n	8009b4a <UART_SetConfig+0x3d6>
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8009b44:	2301      	movs	r3, #1
 8009b46:	74fb      	strb	r3, [r7, #19]
      break;
 8009b48:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 8009b4a:	8abb      	ldrh	r3, [r7, #20]
 8009b4c:	f023 030f 	bic.w	r3, r3, #15
 8009b50:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009b52:	8abb      	ldrh	r3, [r7, #20]
 8009b54:	105b      	asrs	r3, r3, #1
 8009b56:	b29b      	uxth	r3, r3
 8009b58:	f003 0307 	and.w	r3, r3, #7
 8009b5c:	b29a      	uxth	r2, r3
 8009b5e:	897b      	ldrh	r3, [r7, #10]
 8009b60:	4313      	orrs	r3, r2
 8009b62:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	897a      	ldrh	r2, [r7, #10]
 8009b6a:	60da      	str	r2, [r3, #12]
 8009b6c:	e067      	b.n	8009c3e <UART_SetConfig+0x4ca>
  }
  else
  {
    switch (clocksource)
 8009b6e:	7dfb      	ldrb	r3, [r7, #23]
 8009b70:	2b08      	cmp	r3, #8
 8009b72:	d861      	bhi.n	8009c38 <UART_SetConfig+0x4c4>
 8009b74:	a201      	add	r2, pc, #4	; (adr r2, 8009b7c <UART_SetConfig+0x408>)
 8009b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b7a:	bf00      	nop
 8009b7c:	08009ba1 	.word	0x08009ba1
 8009b80:	08009bc1 	.word	0x08009bc1
 8009b84:	08009be1 	.word	0x08009be1
 8009b88:	08009c39 	.word	0x08009c39
 8009b8c:	08009bfd 	.word	0x08009bfd
 8009b90:	08009c39 	.word	0x08009c39
 8009b94:	08009c39 	.word	0x08009c39
 8009b98:	08009c39 	.word	0x08009c39
 8009b9c:	08009c1d 	.word	0x08009c1d
    {
    case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681c      	ldr	r4, [r3, #0]
 8009ba4:	f7fc fd92 	bl	80066cc <HAL_RCC_GetPCLK1Freq>
 8009ba8:	4602      	mov	r2, r0
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	685b      	ldr	r3, [r3, #4]
 8009bae:	085b      	lsrs	r3, r3, #1
 8009bb0:	441a      	add	r2, r3
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	685b      	ldr	r3, [r3, #4]
 8009bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bba:	b29b      	uxth	r3, r3
 8009bbc:	60e3      	str	r3, [r4, #12]
      break;
 8009bbe:	e03e      	b.n	8009c3e <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681c      	ldr	r4, [r3, #0]
 8009bc4:	f7fc fd96 	bl	80066f4 <HAL_RCC_GetPCLK2Freq>
 8009bc8:	4602      	mov	r2, r0
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	685b      	ldr	r3, [r3, #4]
 8009bce:	085b      	lsrs	r3, r3, #1
 8009bd0:	441a      	add	r2, r3
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	685b      	ldr	r3, [r3, #4]
 8009bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bda:	b29b      	uxth	r3, r3
 8009bdc:	60e3      	str	r3, [r4, #12]
      break;
 8009bde:	e02e      	b.n	8009c3e <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681a      	ldr	r2, [r3, #0]
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	685b      	ldr	r3, [r3, #4]
 8009be8:	0859      	lsrs	r1, r3, #1
 8009bea:	4b18      	ldr	r3, [pc, #96]	; (8009c4c <UART_SetConfig+0x4d8>)
 8009bec:	440b      	add	r3, r1
 8009bee:	6879      	ldr	r1, [r7, #4]
 8009bf0:	6849      	ldr	r1, [r1, #4]
 8009bf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8009bf6:	b29b      	uxth	r3, r3
 8009bf8:	60d3      	str	r3, [r2, #12]
      break;
 8009bfa:	e020      	b.n	8009c3e <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681c      	ldr	r4, [r3, #0]
 8009c00:	f7fc fca2 	bl	8006548 <HAL_RCC_GetSysClockFreq>
 8009c04:	4602      	mov	r2, r0
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	085b      	lsrs	r3, r3, #1
 8009c0c:	441a      	add	r2, r3
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	685b      	ldr	r3, [r3, #4]
 8009c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c16:	b29b      	uxth	r3, r3
 8009c18:	60e3      	str	r3, [r4, #12]
      break;
 8009c1a:	e010      	b.n	8009c3e <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	687a      	ldr	r2, [r7, #4]
 8009c22:	6852      	ldr	r2, [r2, #4]
 8009c24:	0852      	lsrs	r2, r2, #1
 8009c26:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 8009c2a:	687a      	ldr	r2, [r7, #4]
 8009c2c:	6852      	ldr	r2, [r2, #4]
 8009c2e:	fbb1 f2f2 	udiv	r2, r1, r2
 8009c32:	b292      	uxth	r2, r2
 8009c34:	60da      	str	r2, [r3, #12]
      break;
 8009c36:	e002      	b.n	8009c3e <UART_SetConfig+0x4ca>
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8009c38:	2301      	movs	r3, #1
 8009c3a:	74fb      	strb	r3, [r7, #19]
      break;
 8009c3c:	bf00      	nop
    }
  }

  return ret;
 8009c3e:	7cfb      	ldrb	r3, [r7, #19]

}
 8009c40:	4618      	mov	r0, r3
 8009c42:	371c      	adds	r7, #28
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd90      	pop	{r4, r7, pc}
 8009c48:	01e84800 	.word	0x01e84800
 8009c4c:	00f42400 	.word	0x00f42400

08009c50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features
  * @param huart uart handle
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009c50:	b480      	push	{r7}
 8009c52:	b083      	sub	sp, #12
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c5c:	f003 0301 	and.w	r3, r3, #1
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d00a      	beq.n	8009c7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	687a      	ldr	r2, [r7, #4]
 8009c6a:	6812      	ldr	r2, [r2, #0]
 8009c6c:	6852      	ldr	r2, [r2, #4]
 8009c6e:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8009c72:	687a      	ldr	r2, [r7, #4]
 8009c74:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8009c76:	430a      	orrs	r2, r1
 8009c78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c7e:	f003 0302 	and.w	r3, r3, #2
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d00a      	beq.n	8009c9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	687a      	ldr	r2, [r7, #4]
 8009c8c:	6812      	ldr	r2, [r2, #0]
 8009c8e:	6852      	ldr	r2, [r2, #4]
 8009c90:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8009c94:	687a      	ldr	r2, [r7, #4]
 8009c96:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009c98:	430a      	orrs	r2, r1
 8009c9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ca0:	f003 0304 	and.w	r3, r3, #4
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d00a      	beq.n	8009cbe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	687a      	ldr	r2, [r7, #4]
 8009cae:	6812      	ldr	r2, [r2, #0]
 8009cb0:	6852      	ldr	r2, [r2, #4]
 8009cb2:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8009cb6:	687a      	ldr	r2, [r7, #4]
 8009cb8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8009cba:	430a      	orrs	r2, r1
 8009cbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cc2:	f003 0308 	and.w	r3, r3, #8
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d00a      	beq.n	8009ce0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	687a      	ldr	r2, [r7, #4]
 8009cd0:	6812      	ldr	r2, [r2, #0]
 8009cd2:	6852      	ldr	r2, [r2, #4]
 8009cd4:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8009cd8:	687a      	ldr	r2, [r7, #4]
 8009cda:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009cdc:	430a      	orrs	r2, r1
 8009cde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ce4:	f003 0310 	and.w	r3, r3, #16
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d00a      	beq.n	8009d02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	687a      	ldr	r2, [r7, #4]
 8009cf2:	6812      	ldr	r2, [r2, #0]
 8009cf4:	6892      	ldr	r2, [r2, #8]
 8009cf6:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8009cfa:	687a      	ldr	r2, [r7, #4]
 8009cfc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009cfe:	430a      	orrs	r2, r1
 8009d00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d06:	f003 0320 	and.w	r3, r3, #32
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d00a      	beq.n	8009d24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	687a      	ldr	r2, [r7, #4]
 8009d14:	6812      	ldr	r2, [r2, #0]
 8009d16:	6892      	ldr	r2, [r2, #8]
 8009d18:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8009d1c:	687a      	ldr	r2, [r7, #4]
 8009d1e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009d20:	430a      	orrs	r2, r1
 8009d22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d01a      	beq.n	8009d66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	687a      	ldr	r2, [r7, #4]
 8009d36:	6812      	ldr	r2, [r2, #0]
 8009d38:	6852      	ldr	r2, [r2, #4]
 8009d3a:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8009d3e:	687a      	ldr	r2, [r7, #4]
 8009d40:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009d42:	430a      	orrs	r2, r1
 8009d44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009d4e:	d10a      	bne.n	8009d66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	687a      	ldr	r2, [r7, #4]
 8009d56:	6812      	ldr	r2, [r2, #0]
 8009d58:	6852      	ldr	r2, [r2, #4]
 8009d5a:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8009d5e:	687a      	ldr	r2, [r7, #4]
 8009d60:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8009d62:	430a      	orrs	r2, r1
 8009d64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d00a      	beq.n	8009d88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	687a      	ldr	r2, [r7, #4]
 8009d78:	6812      	ldr	r2, [r2, #0]
 8009d7a:	6852      	ldr	r2, [r2, #4]
 8009d7c:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8009d80:	687a      	ldr	r2, [r7, #4]
 8009d82:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009d84:	430a      	orrs	r2, r1
 8009d86:	605a      	str	r2, [r3, #4]
  }
}
 8009d88:	bf00      	nop
 8009d8a:	370c      	adds	r7, #12
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d92:	4770      	bx	lr

08009d94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b086      	sub	sp, #24
 8009d98:	af02      	add	r7, sp, #8
 8009d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2200      	movs	r2, #0
 8009da4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009da6:	f7f6 fc21 	bl	80005ec <HAL_GetTick>
 8009daa:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f003 0308 	and.w	r3, r3, #8
 8009db6:	2b08      	cmp	r3, #8
 8009db8:	d10e      	bne.n	8009dd8 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009dba:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009dbe:	9300      	str	r3, [sp, #0]
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	f7ff fa87 	bl	80092dc <UART_WaitOnFlagUntilTimeout>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d001      	beq.n	8009dd8 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occurred */
      return HAL_TIMEOUT;
 8009dd4:	2303      	movs	r3, #3
 8009dd6:	e00c      	b.n	8009df2 <UART_CheckIdleState+0x5e>
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2220      	movs	r2, #32
 8009ddc:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2220      	movs	r2, #32
 8009de4:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2200      	movs	r2, #0
 8009dec:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8009df0:	2300      	movs	r3, #0
}
 8009df2:	4618      	mov	r0, r3
 8009df4:	3710      	adds	r7, #16
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd80      	pop	{r7, pc}
	...

08009dfc <FMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef* Init)
{ 
 8009dfc:	b480      	push	{r7}
 8009dfe:	b085      	sub	sp, #20
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
 8009e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0;
 8009e06:	2300      	movs	r3, #0
 8009e08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock)); 
  assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));

  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	681a      	ldr	r2, [r3, #0]
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e14:	60fb      	str	r3, [r7, #12]
  
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
  tmpr &= ((uint32_t)~(FMC_BCR1_MBKEN     | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \
 8009e16:	68fa      	ldr	r2, [r7, #12]
 8009e18:	4b2f      	ldr	r3, [pc, #188]	; (8009ed8 <FMC_NORSRAM_Init+0xdc>)
 8009e1a:	4013      	ands	r3, r2
 8009e1c:	60fb      	str	r3, [r7, #12]
                       FMC_BCR1_WAITPOL   | FMC_BCR1_CPSIZE    | FMC_BCR1_WAITCFG  | \
                       FMC_BCR1_WREN      | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
                       FMC_BCR1_ASYNCWAIT | FMC_BCR1_CBURSTRW | FMC_BCR1_CCLKEN | FMC_BCR1_WFDIS));
  
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	685a      	ldr	r2, [r3, #4]
                    Init->MemoryType           |\
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8009e26:	431a      	orrs	r2, r3
                    Init->MemoryDataWidth      |\
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	68db      	ldr	r3, [r3, #12]
                    Init->MemoryType           |\
 8009e2c:	431a      	orrs	r2, r3
                    Init->BurstAccessMode      |\
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	691b      	ldr	r3, [r3, #16]
                    Init->MemoryDataWidth      |\
 8009e32:	431a      	orrs	r2, r3
                    Init->WaitSignalPolarity   |\
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	695b      	ldr	r3, [r3, #20]
                    Init->BurstAccessMode      |\
 8009e38:	431a      	orrs	r2, r3
                    Init->WaitSignalActive     |\
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	699b      	ldr	r3, [r3, #24]
                    Init->WaitSignalPolarity   |\
 8009e3e:	431a      	orrs	r2, r3
                    Init->WriteOperation       |\
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	69db      	ldr	r3, [r3, #28]
                    Init->WaitSignalActive     |\
 8009e44:	431a      	orrs	r2, r3
                    Init->WaitSignal           |\
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	6a1b      	ldr	r3, [r3, #32]
                    Init->WriteOperation       |\
 8009e4a:	431a      	orrs	r2, r3
                    Init->ExtendedMode         |\
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                    Init->WaitSignal           |\
 8009e50:	431a      	orrs	r2, r3
                    Init->AsynchronousWait     |\
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                    Init->ExtendedMode         |\
 8009e56:	431a      	orrs	r2, r3
                    Init->WriteBurst           |\
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                    Init->AsynchronousWait     |\
 8009e5c:	431a      	orrs	r2, r3
                    Init->ContinuousClock      |\
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                    Init->WriteBurst           |\
 8009e62:	431a      	orrs	r2, r3
                    Init->PageSize             |\
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                    Init->ContinuousClock      |\
 8009e68:	431a      	orrs	r2, r3
                    Init->WriteFifo);
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                    Init->PageSize             |\
 8009e6e:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8009e70:	68fa      	ldr	r2, [r7, #12]
 8009e72:	4313      	orrs	r3, r2
 8009e74:	60fb      	str	r3, [r7, #12]
                    
  if(Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	689b      	ldr	r3, [r3, #8]
 8009e7a:	2b08      	cmp	r3, #8
 8009e7c:	d103      	bne.n	8009e86 <FMC_NORSRAM_Init+0x8a>
  {
    tmpr |= (uint32_t)FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e84:	60fb      	str	r3, [r7, #12]
  }
  
  Device->BTCR[Init->NSBank] = tmpr;
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	681a      	ldr	r2, [r3, #0]
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	68f9      	ldr	r1, [r7, #12]
 8009e8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e96:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e9a:	d10a      	bne.n	8009eb2 <FMC_NORSRAM_Init+0xb6>
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d006      	beq.n	8009eb2 <FMC_NORSRAM_Init+0xb6>
  { 
    Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681a      	ldr	r2, [r3, #0]
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009eac:	431a      	orrs	r2, r3
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	601a      	str	r2, [r3, #0]
  }
  if(Init->NSBank != FMC_NORSRAM_BANK1)
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d006      	beq.n	8009ec8 <FMC_NORSRAM_Init+0xcc>
  {
    Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);              
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681a      	ldr	r2, [r3, #0]
 8009ebe:	683b      	ldr	r3, [r7, #0]
 8009ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ec2:	431a      	orrs	r2, r3
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	601a      	str	r2, [r3, #0]
  }
  
  return HAL_OK;
 8009ec8:	2300      	movs	r3, #0
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	3714      	adds	r7, #20
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed4:	4770      	bx	lr
 8009ed6:	bf00      	nop
 8009ed8:	ffc00480 	.word	0xffc00480

08009edc <FMC_NORSRAM_DeInit>:
  * @param  ExDevice Pointer to NORSRAM extended mode device instance  
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
{
 8009edc:	b480      	push	{r7}
 8009ede:	b085      	sub	sp, #20
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	60f8      	str	r0, [r7, #12]
 8009ee4:	60b9      	str	r1, [r7, #8]
 8009ee6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));
  
  /* Disable the FMC_NORSRAM device */
  __FMC_NORSRAM_DISABLE(Device, Bank);
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	687a      	ldr	r2, [r7, #4]
 8009eec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ef0:	f023 0101 	bic.w	r1, r3, #1
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	687a      	ldr	r2, [r7, #4]
 8009ef8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  /* De-initialize the FMC_NORSRAM device */
  /* FMC_NORSRAM_BANK1 */
  if(Bank == FMC_NORSRAM_BANK1)
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d106      	bne.n	8009f10 <FMC_NORSRAM_DeInit+0x34>
  {
    Device->BTCR[Bank] = 0x000030DB;    
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	687a      	ldr	r2, [r7, #4]
 8009f06:	f243 01db 	movw	r1, #12507	; 0x30db
 8009f0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009f0e:	e005      	b.n	8009f1c <FMC_NORSRAM_DeInit+0x40>
  }
  /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
  else
  {   
    Device->BTCR[Bank] = 0x000030D2; 
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	687a      	ldr	r2, [r7, #4]
 8009f14:	f243 01d2 	movw	r1, #12498	; 0x30d2
 8009f18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  
  Device->BTCR[Bank + 1] = 0x0FFFFFFF;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	1c5a      	adds	r2, r3, #1
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8009f26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  ExDevice->BWTR[Bank]   = 0x0FFFFFFF;
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	687a      	ldr	r2, [r7, #4]
 8009f2e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8009f32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   
  return HAL_OK;
 8009f36:	2300      	movs	r3, #0
}
 8009f38:	4618      	mov	r0, r3
 8009f3a:	3714      	adds	r7, #20
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f42:	4770      	bx	lr

08009f44 <FMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009f44:	b480      	push	{r7}
 8009f46:	b087      	sub	sp, #28
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	60f8      	str	r0, [r7, #12]
 8009f4c:	60b9      	str	r1, [r7, #8]
 8009f4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0;
 8009f50:	2300      	movs	r3, #0
 8009f52:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1];
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	1c5a      	adds	r2, r3, #1
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f5e:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FMC_BTR1_ADDSET  | FMC_BTR1_ADDHLD | FMC_BTR1_DATAST | \
 8009f60:	697b      	ldr	r3, [r7, #20]
 8009f62:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8009f66:	617b      	str	r3, [r7, #20]
                       FMC_BTR1_BUSTURN | FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT | \
                       FMC_BTR1_ACCMOD));
  
  /* Set FMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	681a      	ldr	r2, [r3, #0]
                   ((Timing->AddressHoldTime) << 4)          |\
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	685b      	ldr	r3, [r3, #4]
 8009f70:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009f72:	431a      	orrs	r2, r3
                   ((Timing->DataSetupTime) << 8)            |\
 8009f74:	68bb      	ldr	r3, [r7, #8]
 8009f76:	689b      	ldr	r3, [r3, #8]
 8009f78:	021b      	lsls	r3, r3, #8
                   ((Timing->AddressHoldTime) << 4)          |\
 8009f7a:	431a      	orrs	r2, r3
                   ((Timing->BusTurnAroundDuration) << 16)   |\
 8009f7c:	68bb      	ldr	r3, [r7, #8]
 8009f7e:	68db      	ldr	r3, [r3, #12]
 8009f80:	041b      	lsls	r3, r3, #16
                   ((Timing->DataSetupTime) << 8)            |\
 8009f82:	431a      	orrs	r2, r3
                   (((Timing->CLKDivision)-1) << 20)         |\
 8009f84:	68bb      	ldr	r3, [r7, #8]
 8009f86:	691b      	ldr	r3, [r3, #16]
 8009f88:	3b01      	subs	r3, #1
 8009f8a:	051b      	lsls	r3, r3, #20
                   ((Timing->BusTurnAroundDuration) << 16)   |\
 8009f8c:	431a      	orrs	r2, r3
                   (((Timing->DataLatency)-2) << 24)         |\
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	695b      	ldr	r3, [r3, #20]
 8009f92:	3b02      	subs	r3, #2
 8009f94:	061b      	lsls	r3, r3, #24
                   (((Timing->CLKDivision)-1) << 20)         |\
 8009f96:	431a      	orrs	r2, r3
                    (Timing->AccessMode)
 8009f98:	68bb      	ldr	r3, [r7, #8]
 8009f9a:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009f9c:	4313      	orrs	r3, r2
 8009f9e:	697a      	ldr	r2, [r7, #20]
 8009fa0:	4313      	orrs	r3, r2
 8009fa2:	617b      	str	r3, [r7, #20]
                    );
  
  Device->BTCR[Bank + 1] = tmpr;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	1c5a      	adds	r2, r3, #1
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	6979      	ldr	r1, [r7, #20]
 8009fac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if(HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d00e      	beq.n	8009fda <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1] & ~(((uint32_t)0x0F) << 20)); 
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	685b      	ldr	r3, [r3, #4]
 8009fc0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009fc4:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1) << 20);
 8009fc6:	68bb      	ldr	r3, [r7, #8]
 8009fc8:	691b      	ldr	r3, [r3, #16]
 8009fca:	3b01      	subs	r3, #1
 8009fcc:	051b      	lsls	r3, r3, #20
 8009fce:	697a      	ldr	r2, [r7, #20]
 8009fd0:	4313      	orrs	r3, r2
 8009fd2:	617b      	str	r3, [r7, #20]
    Device->BTCR[FMC_NORSRAM_BANK1 + 1] = tmpr;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	697a      	ldr	r2, [r7, #20]
 8009fd8:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;   
 8009fda:	2300      	movs	r3, #0
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	371c      	adds	r7, #28
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe6:	4770      	bx	lr

08009fe8 <FMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{  
 8009fe8:	b480      	push	{r7}
 8009fea:	b087      	sub	sp, #28
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	60f8      	str	r0, [r7, #12]
 8009ff0:	60b9      	str	r1, [r7, #8]
 8009ff2:	607a      	str	r2, [r7, #4]
 8009ff4:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0;
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	617b      	str	r3, [r7, #20]
 
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
  
  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a000:	d122      	bne.n	800a048 <FMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));  
    
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	687a      	ldr	r2, [r7, #4]
 800a006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a00a:	617b      	str	r3, [r7, #20]

    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
    tmpr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
 800a00c:	697a      	ldr	r2, [r7, #20]
 800a00e:	4b15      	ldr	r3, [pc, #84]	; (800a064 <FMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800a010:	4013      	ands	r3, r2
 800a012:	617b      	str	r3, [r7, #20]
                         FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
    
    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4)          |\
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	685b      	ldr	r3, [r3, #4]
 800a01c:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800a01e:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8)            |\
 800a020:	68bb      	ldr	r3, [r7, #8]
 800a022:	689b      	ldr	r3, [r3, #8]
 800a024:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4)          |\
 800a026:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16)   |\
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	68db      	ldr	r3, [r3, #12]
 800a02c:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8)            |\
 800a02e:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16)   |\
 800a034:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800a036:	697a      	ldr	r2, [r7, #20]
 800a038:	4313      	orrs	r3, r2
 800a03a:	617b      	str	r3, [r7, #20]

    Device->BWTR[Bank] = tmpr;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	687a      	ldr	r2, [r7, #4]
 800a040:	6979      	ldr	r1, [r7, #20]
 800a042:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a046:	e005      	b.n	800a054 <FMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFF;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	687a      	ldr	r2, [r7, #4]
 800a04c:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800a050:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800a054:	2300      	movs	r3, #0
}
 800a056:	4618      	mov	r0, r3
 800a058:	371c      	adds	r7, #28
 800a05a:	46bd      	mov	sp, r7
 800a05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a060:	4770      	bx	lr
 800a062:	bf00      	nop
 800a064:	cff00000 	.word	0xcff00000

0800a068 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a068:	b084      	sub	sp, #16
 800a06a:	b580      	push	{r7, lr}
 800a06c:	b082      	sub	sp, #8
 800a06e:	af00      	add	r7, sp, #0
 800a070:	6078      	str	r0, [r7, #4]
 800a072:	f107 0014 	add.w	r0, r7, #20
 800a076:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a07a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a07c:	2b01      	cmp	r3, #1
 800a07e:	d11e      	bne.n	800a0be <USB_CoreInit+0x56>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a084:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	68da      	ldr	r2, [r3, #12]
 800a090:	4b1d      	ldr	r3, [pc, #116]	; (800a108 <USB_CoreInit+0xa0>)
 800a092:	4013      	ands	r3, r2
 800a094:	687a      	ldr	r2, [r7, #4]
 800a096:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	68db      	ldr	r3, [r3, #12]
 800a09c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	60da      	str	r2, [r3, #12]
    if(cfg.use_external_vbus == 1U)
 800a0a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a0a6:	2b01      	cmp	r3, #1
 800a0a8:	d105      	bne.n	800a0b6 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	68db      	ldr	r3, [r3, #12]
 800a0ae:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    (void)USB_CoreReset(USBx);
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f000 f93c 	bl	800a334 <USB_CoreReset>
 800a0bc:	e00c      	b.n	800a0d8 <USB_CoreInit+0x70>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	68db      	ldr	r3, [r3, #12]
 800a0c2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    (void)USB_CoreReset(USBx);
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f000 f932 	bl	800a334 <USB_CoreReset>

    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a0d6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(cfg.dma_enable == 1U)
 800a0d8:	6a3b      	ldr	r3, [r7, #32]
 800a0da:	2b01      	cmp	r3, #1
 800a0dc:	d10b      	bne.n	800a0f6 <USB_CoreInit+0x8e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	689b      	ldr	r3, [r3, #8]
 800a0e2:	f043 0206 	orr.w	r2, r3, #6
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	689b      	ldr	r3, [r3, #8]
 800a0ee:	f043 0220 	orr.w	r2, r3, #32
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	609a      	str	r2, [r3, #8]
  }

  return HAL_OK;
 800a0f6:	2300      	movs	r3, #0
}
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	3708      	adds	r7, #8
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a102:	b004      	add	sp, #16
 800a104:	4770      	bx	lr
 800a106:	bf00      	nop
 800a108:	ffbdffbf 	.word	0xffbdffbf

0800a10c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b083      	sub	sp, #12
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	689b      	ldr	r3, [r3, #8]
 800a118:	f043 0201 	orr.w	r2, r3, #1
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a120:	2300      	movs	r3, #0
}
 800a122:	4618      	mov	r0, r3
 800a124:	370c      	adds	r7, #12
 800a126:	46bd      	mov	sp, r7
 800a128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12c:	4770      	bx	lr

0800a12e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a12e:	b480      	push	{r7}
 800a130:	b083      	sub	sp, #12
 800a132:	af00      	add	r7, sp, #0
 800a134:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	689b      	ldr	r3, [r3, #8]
 800a13a:	f023 0201 	bic.w	r2, r3, #1
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a142:	2300      	movs	r3, #0
}
 800a144:	4618      	mov	r0, r3
 800a146:	370c      	adds	r7, #12
 800a148:	46bd      	mov	sp, r7
 800a14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14e:	4770      	bx	lr

0800a150 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b082      	sub	sp, #8
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
 800a158:	460b      	mov	r3, r1
 800a15a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	68db      	ldr	r3, [r3, #12]
 800a160:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a168:	78fb      	ldrb	r3, [r7, #3]
 800a16a:	2b01      	cmp	r3, #1
 800a16c:	d106      	bne.n	800a17c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	68db      	ldr	r3, [r3, #12]
 800a172:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	60da      	str	r2, [r3, #12]
 800a17a:	e00b      	b.n	800a194 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a17c:	78fb      	ldrb	r3, [r7, #3]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d106      	bne.n	800a190 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	68db      	ldr	r3, [r3, #12]
 800a186:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	60da      	str	r2, [r3, #12]
 800a18e:	e001      	b.n	800a194 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a190:	2301      	movs	r3, #1
 800a192:	e003      	b.n	800a19c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a194:	2032      	movs	r0, #50	; 0x32
 800a196:	f7f6 fa35 	bl	8000604 <HAL_Delay>

  return HAL_OK;
 800a19a:	2300      	movs	r3, #0
}
 800a19c:	4618      	mov	r0, r3
 800a19e:	3708      	adds	r7, #8
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bd80      	pop	{r7, pc}

0800a1a4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b085      	sub	sp, #20
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
 800a1ac:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	019b      	lsls	r3, r3, #6
 800a1b6:	f043 0220 	orr.w	r2, r3, #32
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	3301      	adds	r3, #1
 800a1c2:	60fb      	str	r3, [r7, #12]
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	4a09      	ldr	r2, [pc, #36]	; (800a1ec <USB_FlushTxFifo+0x48>)
 800a1c8:	4293      	cmp	r3, r2
 800a1ca:	d901      	bls.n	800a1d0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a1cc:	2303      	movs	r3, #3
 800a1ce:	e006      	b.n	800a1de <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	691b      	ldr	r3, [r3, #16]
 800a1d4:	f003 0320 	and.w	r3, r3, #32
 800a1d8:	2b20      	cmp	r3, #32
 800a1da:	d0f0      	beq.n	800a1be <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a1dc:	2300      	movs	r3, #0
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3714      	adds	r7, #20
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e8:	4770      	bx	lr
 800a1ea:	bf00      	nop
 800a1ec:	00030d40 	.word	0x00030d40

0800a1f0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b085      	sub	sp, #20
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2210      	movs	r2, #16
 800a200:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	3301      	adds	r3, #1
 800a206:	60fb      	str	r3, [r7, #12]
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	4a09      	ldr	r2, [pc, #36]	; (800a230 <USB_FlushRxFifo+0x40>)
 800a20c:	4293      	cmp	r3, r2
 800a20e:	d901      	bls.n	800a214 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a210:	2303      	movs	r3, #3
 800a212:	e006      	b.n	800a222 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	691b      	ldr	r3, [r3, #16]
 800a218:	f003 0310 	and.w	r3, r3, #16
 800a21c:	2b10      	cmp	r3, #16
 800a21e:	d0f0      	beq.n	800a202 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a220:	2300      	movs	r3, #0
}
 800a222:	4618      	mov	r0, r3
 800a224:	3714      	adds	r7, #20
 800a226:	46bd      	mov	sp, r7
 800a228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22c:	4770      	bx	lr
 800a22e:	bf00      	nop
 800a230:	00030d40 	.word	0x00030d40

0800a234 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a234:	b480      	push	{r7}
 800a236:	b089      	sub	sp, #36	; 0x24
 800a238:	af00      	add	r7, sp, #0
 800a23a:	60f8      	str	r0, [r7, #12]
 800a23c:	60b9      	str	r1, [r7, #8]
 800a23e:	4611      	mov	r1, r2
 800a240:	461a      	mov	r2, r3
 800a242:	460b      	mov	r3, r1
 800a244:	71fb      	strb	r3, [r7, #7]
 800a246:	4613      	mov	r3, r2
 800a248:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800a252:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a256:	2b00      	cmp	r3, #0
 800a258:	d11a      	bne.n	800a290 <USB_WritePacket+0x5c>
  {
    count32b =  ((uint32_t)len + 3U) / 4U;
 800a25a:	88bb      	ldrh	r3, [r7, #4]
 800a25c:	3303      	adds	r3, #3
 800a25e:	089b      	lsrs	r3, r3, #2
 800a260:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a262:	2300      	movs	r3, #0
 800a264:	61bb      	str	r3, [r7, #24]
 800a266:	e00f      	b.n	800a288 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = *((__packed uint32_t *)pSrc);
 800a268:	79fb      	ldrb	r3, [r7, #7]
 800a26a:	031a      	lsls	r2, r3, #12
 800a26c:	697b      	ldr	r3, [r7, #20]
 800a26e:	4413      	add	r3, r2
 800a270:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a274:	461a      	mov	r2, r3
 800a276:	69fb      	ldr	r3, [r7, #28]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a27c:	69fb      	ldr	r3, [r7, #28]
 800a27e:	3304      	adds	r3, #4
 800a280:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a282:	69bb      	ldr	r3, [r7, #24]
 800a284:	3301      	adds	r3, #1
 800a286:	61bb      	str	r3, [r7, #24]
 800a288:	69ba      	ldr	r2, [r7, #24]
 800a28a:	693b      	ldr	r3, [r7, #16]
 800a28c:	429a      	cmp	r2, r3
 800a28e:	d3eb      	bcc.n	800a268 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a290:	2300      	movs	r3, #0
}
 800a292:	4618      	mov	r0, r3
 800a294:	3724      	adds	r7, #36	; 0x24
 800a296:	46bd      	mov	sp, r7
 800a298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29c:	4770      	bx	lr

0800a29e <USB_ReadPacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a29e:	b480      	push	{r7}
 800a2a0:	b089      	sub	sp, #36	; 0x24
 800a2a2:	af00      	add	r7, sp, #0
 800a2a4:	60f8      	str	r0, [r7, #12]
 800a2a6:	60b9      	str	r1, [r7, #8]
 800a2a8:	4613      	mov	r3, r2
 800a2aa:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800a2b0:	68bb      	ldr	r3, [r7, #8]
 800a2b2:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800a2b4:	88fb      	ldrh	r3, [r7, #6]
 800a2b6:	3303      	adds	r3, #3
 800a2b8:	089b      	lsrs	r3, r3, #2
 800a2ba:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800a2bc:	2300      	movs	r3, #0
 800a2be:	61bb      	str	r3, [r7, #24]
 800a2c0:	e00b      	b.n	800a2da <USB_ReadPacket+0x3c>
  {
    *(__packed uint32_t *)pDest = USBx_DFIFO(0U);
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a2c8:	681a      	ldr	r2, [r3, #0]
 800a2ca:	69fb      	ldr	r3, [r7, #28]
 800a2cc:	601a      	str	r2, [r3, #0]
    pDest++;
 800a2ce:	69fb      	ldr	r3, [r7, #28]
 800a2d0:	3304      	adds	r3, #4
 800a2d2:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a2d4:	69bb      	ldr	r3, [r7, #24]
 800a2d6:	3301      	adds	r3, #1
 800a2d8:	61bb      	str	r3, [r7, #24]
 800a2da:	69ba      	ldr	r2, [r7, #24]
 800a2dc:	693b      	ldr	r3, [r7, #16]
 800a2de:	429a      	cmp	r2, r3
 800a2e0:	d3ef      	bcc.n	800a2c2 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800a2e2:	69fb      	ldr	r3, [r7, #28]
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	3724      	adds	r7, #36	; 0x24
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ee:	4770      	bx	lr

0800a2f0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b085      	sub	sp, #20
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	695b      	ldr	r3, [r3, #20]
 800a2fc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	699b      	ldr	r3, [r3, #24]
 800a302:	68fa      	ldr	r2, [r7, #12]
 800a304:	4013      	ands	r3, r2
 800a306:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a308:	68fb      	ldr	r3, [r7, #12]
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	3714      	adds	r7, #20
 800a30e:	46bd      	mov	sp, r7
 800a310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a314:	4770      	bx	lr

0800a316 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a316:	b480      	push	{r7}
 800a318:	b083      	sub	sp, #12
 800a31a:	af00      	add	r7, sp, #0
 800a31c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS ) & 0x1U);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	695b      	ldr	r3, [r3, #20]
 800a322:	f003 0301 	and.w	r3, r3, #1
}
 800a326:	4618      	mov	r0, r3
 800a328:	370c      	adds	r7, #12
 800a32a:	46bd      	mov	sp, r7
 800a32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a330:	4770      	bx	lr
	...

0800a334 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a334:	b480      	push	{r7}
 800a336:	b085      	sub	sp, #20
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a33c:	2300      	movs	r3, #0
 800a33e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	3301      	adds	r3, #1
 800a344:	60fb      	str	r3, [r7, #12]
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	4a13      	ldr	r2, [pc, #76]	; (800a398 <USB_CoreReset+0x64>)
 800a34a:	4293      	cmp	r3, r2
 800a34c:	d901      	bls.n	800a352 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a34e:	2303      	movs	r3, #3
 800a350:	e01b      	b.n	800a38a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	691b      	ldr	r3, [r3, #16]
 800a356:	2b00      	cmp	r3, #0
 800a358:	daf2      	bge.n	800a340 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a35a:	2300      	movs	r3, #0
 800a35c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	691b      	ldr	r3, [r3, #16]
 800a362:	f043 0201 	orr.w	r2, r3, #1
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	3301      	adds	r3, #1
 800a36e:	60fb      	str	r3, [r7, #12]
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	4a09      	ldr	r2, [pc, #36]	; (800a398 <USB_CoreReset+0x64>)
 800a374:	4293      	cmp	r3, r2
 800a376:	d901      	bls.n	800a37c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a378:	2303      	movs	r3, #3
 800a37a:	e006      	b.n	800a38a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	691b      	ldr	r3, [r3, #16]
 800a380:	f003 0301 	and.w	r3, r3, #1
 800a384:	2b01      	cmp	r3, #1
 800a386:	d0f0      	beq.n	800a36a <USB_CoreReset+0x36>

  return HAL_OK;
 800a388:	2300      	movs	r3, #0
}
 800a38a:	4618      	mov	r0, r3
 800a38c:	3714      	adds	r7, #20
 800a38e:	46bd      	mov	sp, r7
 800a390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a394:	4770      	bx	lr
 800a396:	bf00      	nop
 800a398:	00030d40 	.word	0x00030d40

0800a39c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a39c:	b084      	sub	sp, #16
 800a39e:	b580      	push	{r7, lr}
 800a3a0:	b084      	sub	sp, #16
 800a3a2:	af00      	add	r7, sp, #0
 800a3a4:	6078      	str	r0, [r7, #4]
 800a3a6:	f107 001c 	add.w	r0, r7, #28
 800a3aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a3b2:	68bb      	ldr	r3, [r7, #8]
 800a3b4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a3b8:	461a      	mov	r2, r3
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3c2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable the FS/LS support mode only */
  if ((cfg.speed == USB_OTG_SPEED_FULL) && (USBx != USB_OTG_FS))
 800a3ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3cc:	2b03      	cmp	r3, #3
 800a3ce:	d10f      	bne.n	800a3f0 <USB_HostInit+0x54>
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a3d6:	d00b      	beq.n	800a3f0 <USB_HostInit+0x54>
  {
    USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a3de:	461a      	mov	r2, r3
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	f043 0304 	orr.w	r3, r3, #4
 800a3ec:	6013      	str	r3, [r2, #0]
 800a3ee:	e00a      	b.n	800a406 <USB_HostInit+0x6a>
  }
  else
  {
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a3f6:	461a      	mov	r2, r3
 800a3f8:	68bb      	ldr	r3, [r7, #8]
 800a3fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f023 0304 	bic.w	r3, r3, #4
 800a404:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800a406:	2110      	movs	r1, #16
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f7ff fecb 	bl	800a1a4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a40e:	6878      	ldr	r0, [r7, #4]
 800a410:	f7ff feee 	bl	800a1f0 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a414:	2300      	movs	r3, #0
 800a416:	60fb      	str	r3, [r7, #12]
 800a418:	e015      	b.n	800a446 <USB_HostInit+0xaa>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	015a      	lsls	r2, r3, #5
 800a41e:	68bb      	ldr	r3, [r7, #8]
 800a420:	4413      	add	r3, r2
 800a422:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a426:	461a      	mov	r2, r3
 800a428:	f04f 33ff 	mov.w	r3, #4294967295
 800a42c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	015a      	lsls	r2, r3, #5
 800a432:	68bb      	ldr	r3, [r7, #8]
 800a434:	4413      	add	r3, r2
 800a436:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a43a:	461a      	mov	r2, r3
 800a43c:	2300      	movs	r3, #0
 800a43e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	3301      	adds	r3, #1
 800a444:	60fb      	str	r3, [r7, #12]
 800a446:	6a3a      	ldr	r2, [r7, #32]
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	429a      	cmp	r2, r3
 800a44c:	d8e5      	bhi.n	800a41a <USB_HostInit+0x7e>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800a44e:	2101      	movs	r1, #1
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f000 f881 	bl	800a558 <USB_DriveVbus>

  HAL_Delay(200U);
 800a456:	20c8      	movs	r0, #200	; 0xc8
 800a458:	f7f6 f8d4 	bl	8000604 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	2200      	movs	r2, #0
 800a460:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	f04f 32ff 	mov.w	r2, #4294967295
 800a468:	615a      	str	r2, [r3, #20]

  if(USBx == USB_OTG_FS)
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a470:	d10a      	bne.n	800a488 <USB_HostInit+0xec>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	2280      	movs	r2, #128	; 0x80
 800a476:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t )(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	4a14      	ldr	r2, [pc, #80]	; (800a4cc <USB_HostInit+0x130>)
 800a47c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t )(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	4a13      	ldr	r2, [pc, #76]	; (800a4d0 <USB_HostInit+0x134>)
 800a482:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800a486:	e00a      	b.n	800a49e <USB_HostInit+0x102>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a48e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t )(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	4a10      	ldr	r2, [pc, #64]	; (800a4d4 <USB_HostInit+0x138>)
 800a494:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t )(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	4a0f      	ldr	r2, [pc, #60]	; (800a4d8 <USB_HostInit+0x13c>)
 800a49a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a49e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d105      	bne.n	800a4b0 <USB_HostInit+0x114>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	699b      	ldr	r3, [r3, #24]
 800a4a8:	f043 0210 	orr.w	r2, r3, #16
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM |\
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	699a      	ldr	r2, [r3, #24]
 800a4b4:	4b09      	ldr	r3, [pc, #36]	; (800a4dc <USB_HostInit+0x140>)
 800a4b6:	4313      	orrs	r3, r2
 800a4b8:	687a      	ldr	r2, [r7, #4]
 800a4ba:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800a4bc:	2300      	movs	r3, #0
}
 800a4be:	4618      	mov	r0, r3
 800a4c0:	3710      	adds	r7, #16
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a4c8:	b004      	add	sp, #16
 800a4ca:	4770      	bx	lr
 800a4cc:	00600080 	.word	0x00600080
 800a4d0:	004000e0 	.word	0x004000e0
 800a4d4:	01000200 	.word	0x01000200
 800a4d8:	00e00300 	.word	0x00e00300
 800a4dc:	a3200008 	.word	0xa3200008

0800a4e0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx , uint8_t freq)
{
 800a4e0:	b480      	push	{r7}
 800a4e2:	b085      	sub	sp, #20
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
 800a4e8:	460b      	mov	r3, r1
 800a4ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a4f6:	461a      	mov	r2, r3
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	f023 0303 	bic.w	r3, r3, #3
 800a504:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a50c:	4619      	mov	r1, r3
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a514:	681a      	ldr	r2, [r3, #0]
 800a516:	78fb      	ldrb	r3, [r7, #3]
 800a518:	f003 0303 	and.w	r3, r3, #3
 800a51c:	4313      	orrs	r3, r2
 800a51e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a520:	78fb      	ldrb	r3, [r7, #3]
 800a522:	2b01      	cmp	r3, #1
 800a524:	d107      	bne.n	800a536 <USB_InitFSLSPClkSel+0x56>
  {
    USBx_HOST->HFIR = 48000U;
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a52c:	461a      	mov	r2, r3
 800a52e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a532:	6053      	str	r3, [r2, #4]
 800a534:	e009      	b.n	800a54a <USB_InitFSLSPClkSel+0x6a>
  }
  else if (freq == HCFG_6_MHZ)
 800a536:	78fb      	ldrb	r3, [r7, #3]
 800a538:	2b02      	cmp	r3, #2
 800a53a:	d106      	bne.n	800a54a <USB_InitFSLSPClkSel+0x6a>
  {
    USBx_HOST->HFIR = 6000U;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a542:	461a      	mov	r2, r3
 800a544:	f241 7370 	movw	r3, #6000	; 0x1770
 800a548:	6053      	str	r3, [r2, #4]
  else
  {
     /* ... */
  }

  return HAL_OK;
 800a54a:	2300      	movs	r3, #0
}
 800a54c:	4618      	mov	r0, r3
 800a54e:	3714      	adds	r7, #20
 800a550:	46bd      	mov	sp, r7
 800a552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a556:	4770      	bx	lr

0800a558 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus (USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a558:	b480      	push	{r7}
 800a55a:	b085      	sub	sp, #20
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
 800a560:	460b      	mov	r3, r1
 800a562:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a568:	2300      	movs	r3, #0
 800a56a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a57c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a57e:	68bb      	ldr	r3, [r7, #8]
 800a580:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a584:	2b00      	cmp	r3, #0
 800a586:	d10a      	bne.n	800a59e <USB_DriveVbus+0x46>
 800a588:	78fb      	ldrb	r3, [r7, #3]
 800a58a:	2b01      	cmp	r3, #1
 800a58c:	d107      	bne.n	800a59e <USB_DriveVbus+0x46>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a594:	461a      	mov	r2, r3
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a59c:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a59e:	68bb      	ldr	r3, [r7, #8]
 800a5a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a5a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a5a8:	d10a      	bne.n	800a5c0 <USB_DriveVbus+0x68>
 800a5aa:	78fb      	ldrb	r3, [r7, #3]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d107      	bne.n	800a5c0 <USB_DriveVbus+0x68>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a5b6:	461a      	mov	r2, r3
 800a5b8:	68bb      	ldr	r3, [r7, #8]
 800a5ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a5be:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a5c0:	2300      	movs	r3, #0
}
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	3714      	adds	r7, #20
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5cc:	4770      	bx	lr

0800a5ce <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame (USB_OTG_GlobalTypeDef *USBx)
{
 800a5ce:	b480      	push	{r7}
 800a5d0:	b085      	sub	sp, #20
 800a5d2:	af00      	add	r7, sp, #0
 800a5d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a5e0:	689b      	ldr	r3, [r3, #8]
 800a5e2:	b29b      	uxth	r3, r3
}
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	3714      	adds	r7, #20
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ee:	4770      	bx	lr

0800a5f0 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b087      	sub	sp, #28
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
 800a5f8:	4608      	mov	r0, r1
 800a5fa:	4611      	mov	r1, r2
 800a5fc:	461a      	mov	r2, r3
 800a5fe:	4603      	mov	r3, r0
 800a600:	70fb      	strb	r3, [r7, #3]
 800a602:	460b      	mov	r3, r1
 800a604:	70bb      	strb	r3, [r7, #2]
 800a606:	4613      	mov	r3, r2
 800a608:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a60a:	2300      	movs	r3, #0
 800a60c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a612:	78fb      	ldrb	r3, [r7, #3]
 800a614:	015a      	lsls	r2, r3, #5
 800a616:	68bb      	ldr	r3, [r7, #8]
 800a618:	4413      	add	r3, r2
 800a61a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a61e:	461a      	mov	r2, r3
 800a620:	f04f 33ff 	mov.w	r3, #4294967295
 800a624:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a626:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a62a:	2b03      	cmp	r3, #3
 800a62c:	f200 8082 	bhi.w	800a734 <USB_HC_Init+0x144>
 800a630:	a201      	add	r2, pc, #4	; (adr r2, 800a638 <USB_HC_Init+0x48>)
 800a632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a636:	bf00      	nop
 800a638:	0800a649 	.word	0x0800a649
 800a63c:	0800a6f5 	.word	0x0800a6f5
 800a640:	0800a649 	.word	0x0800a649
 800a644:	0800a6b5 	.word	0x0800a6b5
  {
  case EP_TYPE_CTRL:
  case EP_TYPE_BULK:
    USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a648:	78fb      	ldrb	r3, [r7, #3]
 800a64a:	015a      	lsls	r2, r3, #5
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	4413      	add	r3, r2
 800a650:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a654:	461a      	mov	r2, r3
 800a656:	f240 439d 	movw	r3, #1181	; 0x49d
 800a65a:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_TXERRM |
                                USB_OTG_HCINTMSK_DTERRM |
                                USB_OTG_HCINTMSK_AHBERR |
                                USB_OTG_HCINTMSK_NAKM;

    if ((epnum & 0x80U) == 0x80U)
 800a65c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a660:	2b00      	cmp	r3, #0
 800a662:	da11      	bge.n	800a688 <USB_HC_Init+0x98>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a664:	78fb      	ldrb	r3, [r7, #3]
 800a666:	015a      	lsls	r2, r3, #5
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	4413      	add	r3, r2
 800a66c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a670:	4619      	mov	r1, r3
 800a672:	78fb      	ldrb	r3, [r7, #3]
 800a674:	015a      	lsls	r2, r3, #5
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	4413      	add	r3, r2
 800a67a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a67e:	68db      	ldr	r3, [r3, #12]
 800a680:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a684:	60cb      	str	r3, [r1, #12]
      if(USBx != USB_OTG_FS)
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
      }
    }
    break;
 800a686:	e058      	b.n	800a73a <USB_HC_Init+0x14a>
      if(USBx != USB_OTG_FS)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a68e:	d054      	beq.n	800a73a <USB_HC_Init+0x14a>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800a690:	78fb      	ldrb	r3, [r7, #3]
 800a692:	015a      	lsls	r2, r3, #5
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	4413      	add	r3, r2
 800a698:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a69c:	4619      	mov	r1, r3
 800a69e:	78fb      	ldrb	r3, [r7, #3]
 800a6a0:	015a      	lsls	r2, r3, #5
 800a6a2:	68bb      	ldr	r3, [r7, #8]
 800a6a4:	4413      	add	r3, r2
 800a6a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6aa:	68db      	ldr	r3, [r3, #12]
 800a6ac:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800a6b0:	60cb      	str	r3, [r1, #12]
    break;
 800a6b2:	e042      	b.n	800a73a <USB_HC_Init+0x14a>

  case EP_TYPE_INTR:
    USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a6b4:	78fb      	ldrb	r3, [r7, #3]
 800a6b6:	015a      	lsls	r2, r3, #5
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	4413      	add	r3, r2
 800a6bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6c0:	461a      	mov	r2, r3
 800a6c2:	f240 639d 	movw	r3, #1693	; 0x69d
 800a6c6:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_DTERRM |
                                USB_OTG_HCINTMSK_NAKM   |
                                USB_OTG_HCINTMSK_AHBERR |
                                USB_OTG_HCINTMSK_FRMORM;

    if ((epnum & 0x80U) == 0x80U)
 800a6c8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	da36      	bge.n	800a73e <USB_HC_Init+0x14e>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a6d0:	78fb      	ldrb	r3, [r7, #3]
 800a6d2:	015a      	lsls	r2, r3, #5
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	4413      	add	r3, r2
 800a6d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6dc:	4619      	mov	r1, r3
 800a6de:	78fb      	ldrb	r3, [r7, #3]
 800a6e0:	015a      	lsls	r2, r3, #5
 800a6e2:	68bb      	ldr	r3, [r7, #8]
 800a6e4:	4413      	add	r3, r2
 800a6e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6ea:	68db      	ldr	r3, [r3, #12]
 800a6ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a6f0:	60cb      	str	r3, [r1, #12]
    }

    break;
 800a6f2:	e024      	b.n	800a73e <USB_HC_Init+0x14e>

  case EP_TYPE_ISOC:
    USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a6f4:	78fb      	ldrb	r3, [r7, #3]
 800a6f6:	015a      	lsls	r2, r3, #5
 800a6f8:	68bb      	ldr	r3, [r7, #8]
 800a6fa:	4413      	add	r3, r2
 800a6fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a700:	461a      	mov	r2, r3
 800a702:	f240 2325 	movw	r3, #549	; 0x225
 800a706:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_ACKM   |
                                USB_OTG_HCINTMSK_AHBERR |
                                USB_OTG_HCINTMSK_FRMORM;

    if ((epnum & 0x80U) == 0x80U)
 800a708:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	da18      	bge.n	800a742 <USB_HC_Init+0x152>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a710:	78fb      	ldrb	r3, [r7, #3]
 800a712:	015a      	lsls	r2, r3, #5
 800a714:	68bb      	ldr	r3, [r7, #8]
 800a716:	4413      	add	r3, r2
 800a718:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a71c:	4619      	mov	r1, r3
 800a71e:	78fb      	ldrb	r3, [r7, #3]
 800a720:	015a      	lsls	r2, r3, #5
 800a722:	68bb      	ldr	r3, [r7, #8]
 800a724:	4413      	add	r3, r2
 800a726:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a72a:	68db      	ldr	r3, [r3, #12]
 800a72c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800a730:	60cb      	str	r3, [r1, #12]
    }
    break;
 800a732:	e006      	b.n	800a742 <USB_HC_Init+0x152>

  default:
    ret = HAL_ERROR;
 800a734:	2301      	movs	r3, #1
 800a736:	75fb      	strb	r3, [r7, #23]
    break;
 800a738:	e004      	b.n	800a744 <USB_HC_Init+0x154>
    break;
 800a73a:	bf00      	nop
 800a73c:	e002      	b.n	800a744 <USB_HC_Init+0x154>
    break;
 800a73e:	bf00      	nop
 800a740:	e000      	b.n	800a744 <USB_HC_Init+0x154>
    break;
 800a742:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a744:	68bb      	ldr	r3, [r7, #8]
 800a746:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a74a:	4618      	mov	r0, r3
 800a74c:	68bb      	ldr	r3, [r7, #8]
 800a74e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a752:	699a      	ldr	r2, [r3, #24]
 800a754:	78fb      	ldrb	r3, [r7, #3]
 800a756:	f003 030f 	and.w	r3, r3, #15
 800a75a:	2101      	movs	r1, #1
 800a75c:	fa01 f303 	lsl.w	r3, r1, r3
 800a760:	4313      	orrs	r3, r2
 800a762:	6183      	str	r3, [r0, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	699b      	ldr	r3, [r3, #24]
 800a768:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if((epnum & 0x80U) == 0x80U)
 800a770:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a774:	2b00      	cmp	r3, #0
 800a776:	da03      	bge.n	800a780 <USB_HC_Init+0x190>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a778:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a77c:	613b      	str	r3, [r7, #16]
 800a77e:	e001      	b.n	800a784 <USB_HC_Init+0x194>
  }
  else
  {
    HCcharEpDir = 0U;
 800a780:	2300      	movs	r3, #0
 800a782:	613b      	str	r3, [r7, #16]
  }

  if(speed == HPRT0_PRTSPD_LOW_SPEED)
 800a784:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a788:	2b02      	cmp	r3, #2
 800a78a:	d103      	bne.n	800a794 <USB_HC_Init+0x1a4>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a78c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a790:	60fb      	str	r3, [r7, #12]
 800a792:	e001      	b.n	800a798 <USB_HC_Init+0x1a8>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a794:	2300      	movs	r3, #0
 800a796:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a798:	78fb      	ldrb	r3, [r7, #3]
 800a79a:	015a      	lsls	r2, r3, #5
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	4413      	add	r3, r2
 800a7a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7a4:	4619      	mov	r1, r3
 800a7a6:	787b      	ldrb	r3, [r7, #1]
 800a7a8:	059b      	lsls	r3, r3, #22
 800a7aa:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                            ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a7ae:	78bb      	ldrb	r3, [r7, #2]
 800a7b0:	02db      	lsls	r3, r3, #11
 800a7b2:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a7b6:	431a      	orrs	r2, r3
                            (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a7b8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a7bc:	049b      	lsls	r3, r3, #18
 800a7be:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                            ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a7c2:	431a      	orrs	r2, r3
                            ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a7c4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a7c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
                            (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a7ca:	431a      	orrs	r2, r3
                            ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a7cc:	693b      	ldr	r3, [r7, #16]
 800a7ce:	431a      	orrs	r2, r3
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a7d4:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800a7d6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a7da:	2b03      	cmp	r3, #3
 800a7dc:	d110      	bne.n	800a800 <USB_HC_Init+0x210>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800a7de:	78fb      	ldrb	r3, [r7, #3]
 800a7e0:	015a      	lsls	r2, r3, #5
 800a7e2:	68bb      	ldr	r3, [r7, #8]
 800a7e4:	4413      	add	r3, r2
 800a7e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7ea:	4619      	mov	r1, r3
 800a7ec:	78fb      	ldrb	r3, [r7, #3]
 800a7ee:	015a      	lsls	r2, r3, #5
 800a7f0:	68bb      	ldr	r3, [r7, #8]
 800a7f2:	4413      	add	r3, r2
 800a7f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a7fe:	600b      	str	r3, [r1, #0]
  }

  return ret;
 800a800:	7dfb      	ldrb	r3, [r7, #23]
}
 800a802:	4618      	mov	r0, r3
 800a804:	371c      	adds	r7, #28
 800a806:	46bd      	mov	sp, r7
 800a808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80c:	4770      	bx	lr
 800a80e:	bf00      	nop

0800a810 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b08c      	sub	sp, #48	; 0x30
 800a814:	af02      	add	r7, sp, #8
 800a816:	60f8      	str	r0, [r7, #12]
 800a818:	60b9      	str	r1, [r7, #8]
 800a81a:	4613      	mov	r3, r2
 800a81c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a822:	68bb      	ldr	r3, [r7, #8]
 800a824:	785b      	ldrb	r3, [r3, #1]
 800a826:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800a828:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a82c:	837b      	strh	r3, [r7, #26]

  if((USBx != USB_OTG_FS) && (hc->speed == USB_OTG_SPEED_HIGH))
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a834:	d029      	beq.n	800a88a <USB_HC_StartXfer+0x7a>
 800a836:	68bb      	ldr	r3, [r7, #8]
 800a838:	791b      	ldrb	r3, [r3, #4]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d125      	bne.n	800a88a <USB_HC_StartXfer+0x7a>
  {
    if((dma == 0U) && (hc->do_ping == 1U))
 800a83e:	79fb      	ldrb	r3, [r7, #7]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d10b      	bne.n	800a85c <USB_HC_StartXfer+0x4c>
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	795b      	ldrb	r3, [r3, #5]
 800a848:	2b01      	cmp	r3, #1
 800a84a:	d107      	bne.n	800a85c <USB_HC_StartXfer+0x4c>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800a84c:	68bb      	ldr	r3, [r7, #8]
 800a84e:	785b      	ldrb	r3, [r3, #1]
 800a850:	4619      	mov	r1, r3
 800a852:	68f8      	ldr	r0, [r7, #12]
 800a854:	f000 fa3c 	bl	800acd0 <USB_DoPing>
      return HAL_OK;
 800a858:	2300      	movs	r3, #0
 800a85a:	e116      	b.n	800aa8a <USB_HC_StartXfer+0x27a>
    }
    else if(dma == 1U)
 800a85c:	79fb      	ldrb	r3, [r7, #7]
 800a85e:	2b01      	cmp	r3, #1
 800a860:	d113      	bne.n	800a88a <USB_HC_StartXfer+0x7a>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800a862:	69fb      	ldr	r3, [r7, #28]
 800a864:	015a      	lsls	r2, r3, #5
 800a866:	6a3b      	ldr	r3, [r7, #32]
 800a868:	4413      	add	r3, r2
 800a86a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a86e:	4619      	mov	r1, r3
 800a870:	69fb      	ldr	r3, [r7, #28]
 800a872:	015a      	lsls	r2, r3, #5
 800a874:	6a3b      	ldr	r3, [r7, #32]
 800a876:	4413      	add	r3, r2
 800a878:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a87c:	68db      	ldr	r3, [r3, #12]
 800a87e:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800a882:	60cb      	str	r3, [r1, #12]
      hc->do_ping = 0U;
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	2200      	movs	r2, #0
 800a888:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800a88a:	68bb      	ldr	r3, [r7, #8]
 800a88c:	691b      	ldr	r3, [r3, #16]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d018      	beq.n	800a8c4 <USB_HC_StartXfer+0xb4>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a892:	68bb      	ldr	r3, [r7, #8]
 800a894:	691b      	ldr	r3, [r3, #16]
 800a896:	68ba      	ldr	r2, [r7, #8]
 800a898:	8912      	ldrh	r2, [r2, #8]
 800a89a:	4413      	add	r3, r2
 800a89c:	3b01      	subs	r3, #1
 800a89e:	68ba      	ldr	r2, [r7, #8]
 800a8a0:	8912      	ldrh	r2, [r2, #8]
 800a8a2:	fbb3 f3f2 	udiv	r3, r3, r2
 800a8a6:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800a8a8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a8aa:	8b7b      	ldrh	r3, [r7, #26]
 800a8ac:	429a      	cmp	r2, r3
 800a8ae:	d90b      	bls.n	800a8c8 <USB_HC_StartXfer+0xb8>
    {
      num_packets = max_hc_pkt_count;
 800a8b0:	8b7b      	ldrh	r3, [r7, #26]
 800a8b2:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a8b4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a8b6:	68ba      	ldr	r2, [r7, #8]
 800a8b8:	8912      	ldrh	r2, [r2, #8]
 800a8ba:	fb02 f203 	mul.w	r2, r2, r3
 800a8be:	68bb      	ldr	r3, [r7, #8]
 800a8c0:	611a      	str	r2, [r3, #16]
 800a8c2:	e001      	b.n	800a8c8 <USB_HC_StartXfer+0xb8>
    }
  }
  else
  {
    num_packets = 1U;
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	78db      	ldrb	r3, [r3, #3]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d006      	beq.n	800a8de <USB_HC_StartXfer+0xce>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a8d0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a8d2:	68ba      	ldr	r2, [r7, #8]
 800a8d4:	8912      	ldrh	r2, [r2, #8]
 800a8d6:	fb02 f203 	mul.w	r2, r2, r3
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a8de:	69fb      	ldr	r3, [r7, #28]
 800a8e0:	015a      	lsls	r2, r3, #5
 800a8e2:	6a3b      	ldr	r3, [r7, #32]
 800a8e4:	4413      	add	r3, r2
 800a8e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	68bb      	ldr	r3, [r7, #8]
 800a8ee:	691b      	ldr	r3, [r3, #16]
 800a8f0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                                (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a8f4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a8f6:	04d9      	lsls	r1, r3, #19
 800a8f8:	4b66      	ldr	r3, [pc, #408]	; (800aa94 <USB_HC_StartXfer+0x284>)
 800a8fa:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a8fc:	431a      	orrs	r2, r3
                                (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	7a9b      	ldrb	r3, [r3, #10]
 800a902:	075b      	lsls	r3, r3, #29
 800a904:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
                                (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a908:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a90a:	6103      	str	r3, [r0, #16]

  if (dma != 0U)
 800a90c:	79fb      	ldrb	r3, [r7, #7]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d009      	beq.n	800a926 <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800a912:	69fb      	ldr	r3, [r7, #28]
 800a914:	015a      	lsls	r2, r3, #5
 800a916:	6a3b      	ldr	r3, [r7, #32]
 800a918:	4413      	add	r3, r2
 800a91a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a91e:	461a      	mov	r2, r3
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	68db      	ldr	r3, [r3, #12]
 800a924:	6153      	str	r3, [r2, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a926:	6a3b      	ldr	r3, [r7, #32]
 800a928:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a92c:	689b      	ldr	r3, [r3, #8]
 800a92e:	f003 0301 	and.w	r3, r3, #1
 800a932:	2b00      	cmp	r3, #0
 800a934:	bf0c      	ite	eq
 800a936:	2301      	moveq	r3, #1
 800a938:	2300      	movne	r3, #0
 800a93a:	b2db      	uxtb	r3, r3
 800a93c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a93e:	69fb      	ldr	r3, [r7, #28]
 800a940:	015a      	lsls	r2, r3, #5
 800a942:	6a3b      	ldr	r3, [r7, #32]
 800a944:	4413      	add	r3, r2
 800a946:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a94a:	4619      	mov	r1, r3
 800a94c:	69fb      	ldr	r3, [r7, #28]
 800a94e:	015a      	lsls	r2, r3, #5
 800a950:	6a3b      	ldr	r3, [r7, #32]
 800a952:	4413      	add	r3, r2
 800a954:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a95e:	600b      	str	r3, [r1, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a960:	69fb      	ldr	r3, [r7, #28]
 800a962:	015a      	lsls	r2, r3, #5
 800a964:	6a3b      	ldr	r3, [r7, #32]
 800a966:	4413      	add	r3, r2
 800a968:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a96c:	4619      	mov	r1, r3
 800a96e:	69fb      	ldr	r3, [r7, #28]
 800a970:	015a      	lsls	r2, r3, #5
 800a972:	6a3b      	ldr	r3, [r7, #32]
 800a974:	4413      	add	r3, r2
 800a976:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a97a:	681a      	ldr	r2, [r3, #0]
 800a97c:	7e7b      	ldrb	r3, [r7, #25]
 800a97e:	075b      	lsls	r3, r3, #29
 800a980:	4313      	orrs	r3, r2
 800a982:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a984:	69fb      	ldr	r3, [r7, #28]
 800a986:	015a      	lsls	r2, r3, #5
 800a988:	6a3b      	ldr	r3, [r7, #32]
 800a98a:	4413      	add	r3, r2
 800a98c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	4a41      	ldr	r2, [pc, #260]	; (800aa98 <USB_HC_StartXfer+0x288>)
 800a994:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a996:	4b40      	ldr	r3, [pc, #256]	; (800aa98 <USB_HC_StartXfer+0x288>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a99e:	4a3e      	ldr	r2, [pc, #248]	; (800aa98 <USB_HC_StartXfer+0x288>)
 800a9a0:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a9a2:	68bb      	ldr	r3, [r7, #8]
 800a9a4:	78db      	ldrb	r3, [r3, #3]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d006      	beq.n	800a9b8 <USB_HC_StartXfer+0x1a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a9aa:	4b3b      	ldr	r3, [pc, #236]	; (800aa98 <USB_HC_StartXfer+0x288>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a9b2:	4a39      	ldr	r2, [pc, #228]	; (800aa98 <USB_HC_StartXfer+0x288>)
 800a9b4:	6013      	str	r3, [r2, #0]
 800a9b6:	e005      	b.n	800a9c4 <USB_HC_StartXfer+0x1b4>
  }
  else
  {
     tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a9b8:	4b37      	ldr	r3, [pc, #220]	; (800aa98 <USB_HC_StartXfer+0x288>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a9c0:	4a35      	ldr	r2, [pc, #212]	; (800aa98 <USB_HC_StartXfer+0x288>)
 800a9c2:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a9c4:	4b34      	ldr	r3, [pc, #208]	; (800aa98 <USB_HC_StartXfer+0x288>)
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a9cc:	4a32      	ldr	r2, [pc, #200]	; (800aa98 <USB_HC_StartXfer+0x288>)
 800a9ce:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a9d0:	69fb      	ldr	r3, [r7, #28]
 800a9d2:	015a      	lsls	r2, r3, #5
 800a9d4:	6a3b      	ldr	r3, [r7, #32]
 800a9d6:	4413      	add	r3, r2
 800a9d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9dc:	461a      	mov	r2, r3
 800a9de:	4b2e      	ldr	r3, [pc, #184]	; (800aa98 <USB_HC_StartXfer+0x288>)
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 800a9e4:	79fb      	ldrb	r3, [r7, #7]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d14e      	bne.n	800aa88 <USB_HC_StartXfer+0x278>
  {
    if((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	78db      	ldrb	r3, [r3, #3]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d14a      	bne.n	800aa88 <USB_HC_StartXfer+0x278>
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	691b      	ldr	r3, [r3, #16]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d046      	beq.n	800aa88 <USB_HC_StartXfer+0x278>
    {
      switch(hc->ep_type)
 800a9fa:	68bb      	ldr	r3, [r7, #8]
 800a9fc:	79db      	ldrb	r3, [r3, #7]
 800a9fe:	2b03      	cmp	r3, #3
 800aa00:	d830      	bhi.n	800aa64 <USB_HC_StartXfer+0x254>
 800aa02:	a201      	add	r2, pc, #4	; (adr r2, 800aa08 <USB_HC_StartXfer+0x1f8>)
 800aa04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa08:	0800aa19 	.word	0x0800aa19
 800aa0c:	0800aa3d 	.word	0x0800aa3d
 800aa10:	0800aa19 	.word	0x0800aa19
 800aa14:	0800aa3d 	.word	0x0800aa3d
      {
        /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	691b      	ldr	r3, [r3, #16]
 800aa1c:	3303      	adds	r3, #3
 800aa1e:	089b      	lsrs	r3, r3, #2
 800aa20:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if(len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800aa22:	8afa      	ldrh	r2, [r7, #22]
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa28:	b29b      	uxth	r3, r3
 800aa2a:	429a      	cmp	r2, r3
 800aa2c:	d91c      	bls.n	800aa68 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	699b      	ldr	r3, [r3, #24]
 800aa32:	f043 0220 	orr.w	r2, r3, #32
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	619a      	str	r2, [r3, #24]
        }
        break;
 800aa3a:	e015      	b.n	800aa68 <USB_HC_StartXfer+0x258>

        /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	691b      	ldr	r3, [r3, #16]
 800aa40:	3303      	adds	r3, #3
 800aa42:	089b      	lsrs	r3, r3, #2
 800aa44:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if(len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800aa46:	8afa      	ldrh	r2, [r7, #22]
 800aa48:	6a3b      	ldr	r3, [r7, #32]
 800aa4a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa4e:	691b      	ldr	r3, [r3, #16]
 800aa50:	b29b      	uxth	r3, r3
 800aa52:	429a      	cmp	r2, r3
 800aa54:	d90a      	bls.n	800aa6c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	699b      	ldr	r3, [r3, #24]
 800aa5a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	619a      	str	r2, [r3, #24]
        }
        break;
 800aa62:	e003      	b.n	800aa6c <USB_HC_StartXfer+0x25c>

      default:
        break;
 800aa64:	bf00      	nop
 800aa66:	e002      	b.n	800aa6e <USB_HC_StartXfer+0x25e>
        break;
 800aa68:	bf00      	nop
 800aa6a:	e000      	b.n	800aa6e <USB_HC_StartXfer+0x25e>
        break;
 800aa6c:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	68d9      	ldr	r1, [r3, #12]
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	785a      	ldrb	r2, [r3, #1]
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	691b      	ldr	r3, [r3, #16]
 800aa7a:	b298      	uxth	r0, r3
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	9300      	str	r3, [sp, #0]
 800aa80:	4603      	mov	r3, r0
 800aa82:	68f8      	ldr	r0, [r7, #12]
 800aa84:	f7ff fbd6 	bl	800a234 <USB_WritePacket>
    }
  }

  return HAL_OK;
 800aa88:	2300      	movs	r3, #0
}
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	3728      	adds	r7, #40	; 0x28
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	bd80      	pop	{r7, pc}
 800aa92:	bf00      	nop
 800aa94:	1ff80000 	.word	0x1ff80000
 800aa98:	200205f8 	.word	0x200205f8

0800aa9c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 800aa9c:	b480      	push	{r7}
 800aa9e:	b085      	sub	sp, #20
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aaae:	695b      	ldr	r3, [r3, #20]
 800aab0:	b29b      	uxth	r3, r3
}
 800aab2:	4618      	mov	r0, r3
 800aab4:	3714      	adds	r7, #20
 800aab6:	46bd      	mov	sp, r7
 800aab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aabc:	4770      	bx	lr

0800aabe <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx , uint8_t hc_num)
{
 800aabe:	b480      	push	{r7}
 800aac0:	b087      	sub	sp, #28
 800aac2:	af00      	add	r7, sp, #0
 800aac4:	6078      	str	r0, [r7, #4]
 800aac6:	460b      	mov	r3, r1
 800aac8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800aace:	78fb      	ldrb	r3, [r7, #3]
 800aad0:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800aad2:	2300      	movs	r3, #0
 800aad4:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	015a      	lsls	r2, r3, #5
 800aada:	693b      	ldr	r3, [r7, #16]
 800aadc:	4413      	add	r3, r2
 800aade:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	0c9b      	lsrs	r3, r3, #18
 800aae6:	f003 0303 	and.w	r3, r3, #3
 800aaea:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d002      	beq.n	800aaf8 <USB_HC_Halt+0x3a>
 800aaf2:	68bb      	ldr	r3, [r7, #8]
 800aaf4:	2b02      	cmp	r3, #2
 800aaf6:	d171      	bne.n	800abdc <USB_HC_Halt+0x11e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	015a      	lsls	r2, r3, #5
 800aafc:	693b      	ldr	r3, [r7, #16]
 800aafe:	4413      	add	r3, r2
 800ab00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab04:	4619      	mov	r1, r3
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	015a      	lsls	r2, r3, #5
 800ab0a:	693b      	ldr	r3, [r7, #16]
 800ab0c:	4413      	add	r3, r2
 800ab0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab18:	600b      	str	r3, [r1, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab1e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d146      	bne.n	800abb4 <USB_HC_Halt+0xf6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	015a      	lsls	r2, r3, #5
 800ab2a:	693b      	ldr	r3, [r7, #16]
 800ab2c:	4413      	add	r3, r2
 800ab2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab32:	4619      	mov	r1, r3
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	015a      	lsls	r2, r3, #5
 800ab38:	693b      	ldr	r3, [r7, #16]
 800ab3a:	4413      	add	r3, r2
 800ab3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ab46:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	015a      	lsls	r2, r3, #5
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	4413      	add	r3, r2
 800ab50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab54:	4619      	mov	r1, r3
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	015a      	lsls	r2, r3, #5
 800ab5a:	693b      	ldr	r3, [r7, #16]
 800ab5c:	4413      	add	r3, r2
 800ab5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ab68:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	015a      	lsls	r2, r3, #5
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	4413      	add	r3, r2
 800ab72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab76:	4619      	mov	r1, r3
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	015a      	lsls	r2, r3, #5
 800ab7c:	693b      	ldr	r3, [r7, #16]
 800ab7e:	4413      	add	r3, r2
 800ab80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ab8a:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 800ab8c:	697b      	ldr	r3, [r7, #20]
 800ab8e:	3301      	adds	r3, #1
 800ab90:	617b      	str	r3, [r7, #20]
 800ab92:	697b      	ldr	r3, [r7, #20]
 800ab94:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ab98:	d81e      	bhi.n	800abd8 <USB_HC_Halt+0x11a>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	015a      	lsls	r2, r3, #5
 800ab9e:	693b      	ldr	r3, [r7, #16]
 800aba0:	4413      	add	r3, r2
 800aba2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800abac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800abb0:	d0ec      	beq.n	800ab8c <USB_HC_Halt+0xce>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800abb2:	e086      	b.n	800acc2 <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	015a      	lsls	r2, r3, #5
 800abb8:	693b      	ldr	r3, [r7, #16]
 800abba:	4413      	add	r3, r2
 800abbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abc0:	4619      	mov	r1, r3
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	015a      	lsls	r2, r3, #5
 800abc6:	693b      	ldr	r3, [r7, #16]
 800abc8:	4413      	add	r3, r2
 800abca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800abd4:	600b      	str	r3, [r1, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800abd6:	e074      	b.n	800acc2 <USB_HC_Halt+0x204>
          break;
 800abd8:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800abda:	e072      	b.n	800acc2 <USB_HC_Halt+0x204>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	015a      	lsls	r2, r3, #5
 800abe0:	693b      	ldr	r3, [r7, #16]
 800abe2:	4413      	add	r3, r2
 800abe4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abe8:	4619      	mov	r1, r3
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	015a      	lsls	r2, r3, #5
 800abee:	693b      	ldr	r3, [r7, #16]
 800abf0:	4413      	add	r3, r2
 800abf2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800abfc:	600b      	str	r3, [r1, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800abfe:	693b      	ldr	r3, [r7, #16]
 800ac00:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ac04:	691b      	ldr	r3, [r3, #16]
 800ac06:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d146      	bne.n	800ac9c <USB_HC_Halt+0x1de>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	015a      	lsls	r2, r3, #5
 800ac12:	693b      	ldr	r3, [r7, #16]
 800ac14:	4413      	add	r3, r2
 800ac16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac1a:	4619      	mov	r1, r3
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	015a      	lsls	r2, r3, #5
 800ac20:	693b      	ldr	r3, [r7, #16]
 800ac22:	4413      	add	r3, r2
 800ac24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ac2e:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	015a      	lsls	r2, r3, #5
 800ac34:	693b      	ldr	r3, [r7, #16]
 800ac36:	4413      	add	r3, r2
 800ac38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac3c:	4619      	mov	r1, r3
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	015a      	lsls	r2, r3, #5
 800ac42:	693b      	ldr	r3, [r7, #16]
 800ac44:	4413      	add	r3, r2
 800ac46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ac50:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	015a      	lsls	r2, r3, #5
 800ac56:	693b      	ldr	r3, [r7, #16]
 800ac58:	4413      	add	r3, r2
 800ac5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac5e:	4619      	mov	r1, r3
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	015a      	lsls	r2, r3, #5
 800ac64:	693b      	ldr	r3, [r7, #16]
 800ac66:	4413      	add	r3, r2
 800ac68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ac72:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 800ac74:	697b      	ldr	r3, [r7, #20]
 800ac76:	3301      	adds	r3, #1
 800ac78:	617b      	str	r3, [r7, #20]
 800ac7a:	697b      	ldr	r3, [r7, #20]
 800ac7c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ac80:	d81e      	bhi.n	800acc0 <USB_HC_Halt+0x202>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	015a      	lsls	r2, r3, #5
 800ac86:	693b      	ldr	r3, [r7, #16]
 800ac88:	4413      	add	r3, r2
 800ac8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ac94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ac98:	d0ec      	beq.n	800ac74 <USB_HC_Halt+0x1b6>
 800ac9a:	e012      	b.n	800acc2 <USB_HC_Halt+0x204>
    }
    else
    {
       USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	015a      	lsls	r2, r3, #5
 800aca0:	693b      	ldr	r3, [r7, #16]
 800aca2:	4413      	add	r3, r2
 800aca4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aca8:	4619      	mov	r1, r3
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	015a      	lsls	r2, r3, #5
 800acae:	693b      	ldr	r3, [r7, #16]
 800acb0:	4413      	add	r3, r2
 800acb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800acbc:	600b      	str	r3, [r1, #0]
 800acbe:	e000      	b.n	800acc2 <USB_HC_Halt+0x204>
          break;
 800acc0:	bf00      	nop
    }
  }

  return HAL_OK;
 800acc2:	2300      	movs	r3, #0
}
 800acc4:	4618      	mov	r0, r3
 800acc6:	371c      	adds	r7, #28
 800acc8:	46bd      	mov	sp, r7
 800acca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acce:	4770      	bx	lr

0800acd0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx , uint8_t ch_num)
{
 800acd0:	b480      	push	{r7}
 800acd2:	b087      	sub	sp, #28
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	6078      	str	r0, [r7, #4]
 800acd8:	460b      	mov	r3, r1
 800acda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800ace0:	78fb      	ldrb	r3, [r7, #3]
 800ace2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800ace4:	2301      	movs	r3, #1
 800ace6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ace8:	693b      	ldr	r3, [r7, #16]
 800acea:	015a      	lsls	r2, r3, #5
 800acec:	697b      	ldr	r3, [r7, #20]
 800acee:	4413      	add	r3, r2
 800acf0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acf4:	4619      	mov	r1, r3
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	04da      	lsls	r2, r3, #19
 800acfa:	4b12      	ldr	r3, [pc, #72]	; (800ad44 <USB_DoPing+0x74>)
 800acfc:	4013      	ands	r3, r2
 800acfe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad02:	610b      	str	r3, [r1, #16]
                            USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800ad04:	693b      	ldr	r3, [r7, #16]
 800ad06:	015a      	lsls	r2, r3, #5
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	4413      	add	r3, r2
 800ad0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ad14:	68bb      	ldr	r3, [r7, #8]
 800ad16:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ad1a:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ad1c:	68bb      	ldr	r3, [r7, #8]
 800ad1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad22:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800ad24:	693b      	ldr	r3, [r7, #16]
 800ad26:	015a      	lsls	r2, r3, #5
 800ad28:	697b      	ldr	r3, [r7, #20]
 800ad2a:	4413      	add	r3, r2
 800ad2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad30:	461a      	mov	r2, r3
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800ad36:	2300      	movs	r3, #0
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	371c      	adds	r7, #28
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad42:	4770      	bx	lr
 800ad44:	1ff80000 	.word	0x1ff80000

0800ad48 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b086      	sub	sp, #24
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800ad54:	2300      	movs	r3, #0
 800ad56:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f7ff f9e8 	bl	800a12e <USB_DisableGlobalInt>

    /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800ad5e:	2110      	movs	r1, #16
 800ad60:	6878      	ldr	r0, [r7, #4]
 800ad62:	f7ff fa1f 	bl	800a1a4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	f7ff fa42 	bl	800a1f0 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	613b      	str	r3, [r7, #16]
 800ad70:	e01f      	b.n	800adb2 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800ad72:	693b      	ldr	r3, [r7, #16]
 800ad74:	015a      	lsls	r2, r3, #5
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	4413      	add	r3, r2
 800ad7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800ad82:	68bb      	ldr	r3, [r7, #8]
 800ad84:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ad88:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800ad8a:	68bb      	ldr	r3, [r7, #8]
 800ad8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ad90:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ad92:	68bb      	ldr	r3, [r7, #8]
 800ad94:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ad98:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800ad9a:	693b      	ldr	r3, [r7, #16]
 800ad9c:	015a      	lsls	r2, r3, #5
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	4413      	add	r3, r2
 800ada2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ada6:	461a      	mov	r2, r3
 800ada8:	68bb      	ldr	r3, [r7, #8]
 800adaa:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	3301      	adds	r3, #1
 800adb0:	613b      	str	r3, [r7, #16]
 800adb2:	693b      	ldr	r3, [r7, #16]
 800adb4:	2b0f      	cmp	r3, #15
 800adb6:	d9dc      	bls.n	800ad72 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800adb8:	2300      	movs	r3, #0
 800adba:	613b      	str	r3, [r7, #16]
 800adbc:	e034      	b.n	800ae28 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800adbe:	693b      	ldr	r3, [r7, #16]
 800adc0:	015a      	lsls	r2, r3, #5
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	4413      	add	r3, r2
 800adc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800adce:	68bb      	ldr	r3, [r7, #8]
 800add0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800add4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800add6:	68bb      	ldr	r3, [r7, #8]
 800add8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800addc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ade4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800ade6:	693b      	ldr	r3, [r7, #16]
 800ade8:	015a      	lsls	r2, r3, #5
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	4413      	add	r3, r2
 800adee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adf2:	461a      	mov	r2, r3
 800adf4:	68bb      	ldr	r3, [r7, #8]
 800adf6:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800adf8:	697b      	ldr	r3, [r7, #20]
 800adfa:	3301      	adds	r3, #1
 800adfc:	617b      	str	r3, [r7, #20]
 800adfe:	697b      	ldr	r3, [r7, #20]
 800ae00:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ae04:	d80c      	bhi.n	800ae20 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ae06:	693b      	ldr	r3, [r7, #16]
 800ae08:	015a      	lsls	r2, r3, #5
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	4413      	add	r3, r2
 800ae0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ae18:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ae1c:	d0ec      	beq.n	800adf8 <USB_StopHost+0xb0>
 800ae1e:	e000      	b.n	800ae22 <USB_StopHost+0xda>
        break;
 800ae20:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800ae22:	693b      	ldr	r3, [r7, #16]
 800ae24:	3301      	adds	r3, #1
 800ae26:	613b      	str	r3, [r7, #16]
 800ae28:	693b      	ldr	r3, [r7, #16]
 800ae2a:	2b0f      	cmp	r3, #15
 800ae2c:	d9c7      	bls.n	800adbe <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ae34:	461a      	mov	r2, r3
 800ae36:	f04f 33ff 	mov.w	r3, #4294967295
 800ae3a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	f04f 32ff 	mov.w	r2, #4294967295
 800ae42:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 800ae44:	6878      	ldr	r0, [r7, #4]
 800ae46:	f7ff f961 	bl	800a10c <USB_EnableGlobalInt>

  return HAL_OK;
 800ae4a:	2300      	movs	r3, #0
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	3718      	adds	r7, #24
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bd80      	pop	{r7, pc}

0800ae54 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 800ae54:	b590      	push	{r4, r7, lr}
 800ae56:	b089      	sub	sp, #36	; 0x24
 800ae58:	af04      	add	r7, sp, #16
 800ae5a:	6078      	str	r0, [r7, #4]
  uint8_t interface = 0U;
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef status = USBH_FAIL;
 800ae60:	2302      	movs	r3, #2
 800ae62:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ae6a:	7919      	ldrb	r1, [r3, #4]
 800ae6c:	2350      	movs	r3, #80	; 0x50
 800ae6e:	2206      	movs	r2, #6
 800ae70:	6878      	ldr	r0, [r7, #4]
 800ae72:	f001 fc4f 	bl	800c714 <USBH_FindInterface>
 800ae76:	4603      	mov	r3, r0
 800ae78:	73bb      	strb	r3, [r7, #14]

  if(interface == 0xFFU) /* Not Valid Interface */
 800ae7a:	7bbb      	ldrb	r3, [r7, #14]
 800ae7c:	2bff      	cmp	r3, #255	; 0xff
 800ae7e:	d102      	bne.n	800ae86 <USBH_MSC_InterfaceInit+0x32>
  {
    USBH_DbgLog ("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    status = USBH_FAIL;
 800ae80:	2302      	movs	r3, #2
 800ae82:	73fb      	strb	r3, [r7, #15]
 800ae84:	e10b      	b.n	800b09e <USBH_MSC_InterfaceInit+0x24a>
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800ae86:	7bbb      	ldrb	r3, [r7, #14]
 800ae88:	4619      	mov	r1, r3
 800ae8a:	6878      	ldr	r0, [r7, #4]
 800ae8c:	f001 fc26 	bl	800c6dc <USBH_SelectInterface>

    phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc (sizeof(MSC_HandleTypeDef));
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 800ae96:	f44f 7080 	mov.w	r0, #256	; 0x100
 800ae9a:	f008 fbef 	bl	801367c <malloc>
 800ae9e:	4603      	mov	r3, r0
 800aea0:	61e3      	str	r3, [r4, #28]
    MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800aea8:	69db      	ldr	r3, [r3, #28]
 800aeaa:	60bb      	str	r3, [r7, #8]

    if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800aeb2:	4619      	mov	r1, r3
 800aeb4:	687a      	ldr	r2, [r7, #4]
 800aeb6:	231a      	movs	r3, #26
 800aeb8:	fb03 f301 	mul.w	r3, r3, r1
 800aebc:	4413      	add	r3, r2
 800aebe:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800aec2:	781b      	ldrb	r3, [r3, #0]
 800aec4:	b25b      	sxtb	r3, r3
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	da1c      	bge.n	800af04 <USBH_MSC_InterfaceInit+0xb0>
    {
      MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800aed0:	4619      	mov	r1, r3
 800aed2:	687a      	ldr	r2, [r7, #4]
 800aed4:	231a      	movs	r3, #26
 800aed6:	fb03 f301 	mul.w	r3, r3, r1
 800aeda:	4413      	add	r3, r2
 800aedc:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800aee0:	781a      	ldrb	r2, [r3, #0]
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	71da      	strb	r2, [r3, #7]
      MSC_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800aeec:	4619      	mov	r1, r3
 800aeee:	687a      	ldr	r2, [r7, #4]
 800aef0:	231a      	movs	r3, #26
 800aef2:	fb03 f301 	mul.w	r3, r3, r1
 800aef6:	4413      	add	r3, r2
 800aef8:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800aefc:	881a      	ldrh	r2, [r3, #0]
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	815a      	strh	r2, [r3, #10]
 800af02:	e01b      	b.n	800af3c <USBH_MSC_InterfaceInit+0xe8>
    }
    else
    {
      MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800af0a:	4619      	mov	r1, r3
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	231a      	movs	r3, #26
 800af10:	fb03 f301 	mul.w	r3, r3, r1
 800af14:	4413      	add	r3, r2
 800af16:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800af1a:	781a      	ldrb	r2, [r3, #0]
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	719a      	strb	r2, [r3, #6]
      MSC_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800af26:	4619      	mov	r1, r3
 800af28:	687a      	ldr	r2, [r7, #4]
 800af2a:	231a      	movs	r3, #26
 800af2c:	fb03 f301 	mul.w	r3, r3, r1
 800af30:	4413      	add	r3, r2
 800af32:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800af36:	881a      	ldrh	r2, [r3, #0]
 800af38:	68bb      	ldr	r3, [r7, #8]
 800af3a:	811a      	strh	r2, [r3, #8]
    }

    if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800af42:	4619      	mov	r1, r3
 800af44:	687a      	ldr	r2, [r7, #4]
 800af46:	231a      	movs	r3, #26
 800af48:	fb03 f301 	mul.w	r3, r3, r1
 800af4c:	4413      	add	r3, r2
 800af4e:	f203 3352 	addw	r3, r3, #850	; 0x352
 800af52:	781b      	ldrb	r3, [r3, #0]
 800af54:	b25b      	sxtb	r3, r3
 800af56:	2b00      	cmp	r3, #0
 800af58:	da1c      	bge.n	800af94 <USBH_MSC_InterfaceInit+0x140>
    {
      MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800af60:	4619      	mov	r1, r3
 800af62:	687a      	ldr	r2, [r7, #4]
 800af64:	231a      	movs	r3, #26
 800af66:	fb03 f301 	mul.w	r3, r3, r1
 800af6a:	4413      	add	r3, r2
 800af6c:	f203 3352 	addw	r3, r3, #850	; 0x352
 800af70:	781a      	ldrb	r2, [r3, #0]
 800af72:	68bb      	ldr	r3, [r7, #8]
 800af74:	71da      	strb	r2, [r3, #7]
      MSC_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800af7c:	4619      	mov	r1, r3
 800af7e:	687a      	ldr	r2, [r7, #4]
 800af80:	231a      	movs	r3, #26
 800af82:	fb03 f301 	mul.w	r3, r3, r1
 800af86:	4413      	add	r3, r2
 800af88:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800af8c:	881a      	ldrh	r2, [r3, #0]
 800af8e:	68bb      	ldr	r3, [r7, #8]
 800af90:	815a      	strh	r2, [r3, #10]
 800af92:	e01b      	b.n	800afcc <USBH_MSC_InterfaceInit+0x178>
    }
    else
    {
      MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800af9a:	4619      	mov	r1, r3
 800af9c:	687a      	ldr	r2, [r7, #4]
 800af9e:	231a      	movs	r3, #26
 800afa0:	fb03 f301 	mul.w	r3, r3, r1
 800afa4:	4413      	add	r3, r2
 800afa6:	f203 3352 	addw	r3, r3, #850	; 0x352
 800afaa:	781a      	ldrb	r2, [r3, #0]
 800afac:	68bb      	ldr	r3, [r7, #8]
 800afae:	719a      	strb	r2, [r3, #6]
      MSC_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800afb6:	4619      	mov	r1, r3
 800afb8:	687a      	ldr	r2, [r7, #4]
 800afba:	231a      	movs	r3, #26
 800afbc:	fb03 f301 	mul.w	r3, r3, r1
 800afc0:	4413      	add	r3, r2
 800afc2:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800afc6:	881a      	ldrh	r2, [r3, #0]
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	811a      	strh	r2, [r3, #8]
    }

    MSC_Handle->current_lun = 0U;
 800afcc:	68bb      	ldr	r3, [r7, #8]
 800afce:	2200      	movs	r2, #0
 800afd0:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    MSC_Handle->rw_lun = 0U;
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	2200      	movs	r2, #0
 800afd8:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
    MSC_Handle->state = MSC_INIT;
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	2200      	movs	r2, #0
 800afe0:	731a      	strb	r2, [r3, #12]
    MSC_Handle->error = MSC_OK;
 800afe2:	68bb      	ldr	r3, [r7, #8]
 800afe4:	2200      	movs	r2, #0
 800afe6:	735a      	strb	r2, [r3, #13]
    MSC_Handle->req_state = MSC_REQ_IDLE;
 800afe8:	68bb      	ldr	r3, [r7, #8]
 800afea:	2200      	movs	r2, #0
 800afec:	739a      	strb	r2, [r3, #14]
    MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800afee:	68bb      	ldr	r3, [r7, #8]
 800aff0:	799b      	ldrb	r3, [r3, #6]
 800aff2:	4619      	mov	r1, r3
 800aff4:	6878      	ldr	r0, [r7, #4]
 800aff6:	f001 ff32 	bl	800ce5e <USBH_AllocPipe>
 800affa:	4603      	mov	r3, r0
 800affc:	461a      	mov	r2, r3
 800affe:	68bb      	ldr	r3, [r7, #8]
 800b000:	715a      	strb	r2, [r3, #5]
    MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	79db      	ldrb	r3, [r3, #7]
 800b006:	4619      	mov	r1, r3
 800b008:	6878      	ldr	r0, [r7, #4]
 800b00a:	f001 ff28 	bl	800ce5e <USBH_AllocPipe>
 800b00e:	4603      	mov	r3, r0
 800b010:	461a      	mov	r2, r3
 800b012:	68bb      	ldr	r3, [r7, #8]
 800b014:	711a      	strb	r2, [r3, #4]

    USBH_MSC_BOT_Init(phost);
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f000 fdac 	bl	800bb74 <USBH_MSC_BOT_Init>

    /* De-Initialize LUNs information */
    USBH_memset(MSC_Handle->unit, 0, sizeof(MSC_Handle->unit));
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	3390      	adds	r3, #144	; 0x90
 800b020:	2268      	movs	r2, #104	; 0x68
 800b022:	2100      	movs	r1, #0
 800b024:	4618      	mov	r0, r3
 800b026:	f008 fd52 	bl	8013ace <memset>

    /* Open the new channels */
    USBH_OpenPipe  (phost,
 800b02a:	68bb      	ldr	r3, [r7, #8]
 800b02c:	7959      	ldrb	r1, [r3, #5]
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	7998      	ldrb	r0, [r3, #6]
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b03e:	68ba      	ldr	r2, [r7, #8]
 800b040:	8912      	ldrh	r2, [r2, #8]
 800b042:	9202      	str	r2, [sp, #8]
 800b044:	2202      	movs	r2, #2
 800b046:	9201      	str	r2, [sp, #4]
 800b048:	9300      	str	r3, [sp, #0]
 800b04a:	4623      	mov	r3, r4
 800b04c:	4602      	mov	r2, r0
 800b04e:	6878      	ldr	r0, [r7, #4]
 800b050:	f001 fed6 	bl	800ce00 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_BULK,
                    MSC_Handle->OutEpSize);

    USBH_OpenPipe  (phost,
 800b054:	68bb      	ldr	r3, [r7, #8]
 800b056:	7919      	ldrb	r1, [r3, #4]
 800b058:	68bb      	ldr	r3, [r7, #8]
 800b05a:	79d8      	ldrb	r0, [r3, #7]
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b068:	68ba      	ldr	r2, [r7, #8]
 800b06a:	8952      	ldrh	r2, [r2, #10]
 800b06c:	9202      	str	r2, [sp, #8]
 800b06e:	2202      	movs	r2, #2
 800b070:	9201      	str	r2, [sp, #4]
 800b072:	9300      	str	r3, [sp, #0]
 800b074:	4623      	mov	r3, r4
 800b076:	4602      	mov	r2, r0
 800b078:	6878      	ldr	r0, [r7, #4]
 800b07a:	f001 fec1 	bl	800ce00 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_BULK,
                    MSC_Handle->InEpSize);

    USBH_LL_SetToggle (phost, MSC_Handle->InPipe, 0U);
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	791b      	ldrb	r3, [r3, #4]
 800b082:	2200      	movs	r2, #0
 800b084:	4619      	mov	r1, r3
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f003 fa7a 	bl	800e580 <USBH_LL_SetToggle>
    USBH_LL_SetToggle (phost, MSC_Handle->OutPipe, 0U);
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	795b      	ldrb	r3, [r3, #5]
 800b090:	2200      	movs	r2, #0
 800b092:	4619      	mov	r1, r3
 800b094:	6878      	ldr	r0, [r7, #4]
 800b096:	f003 fa73 	bl	800e580 <USBH_LL_SetToggle>
    status = USBH_OK;
 800b09a:	2300      	movs	r3, #0
 800b09c:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800b09e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0a0:	4618      	mov	r0, r3
 800b0a2:	3714      	adds	r7, #20
 800b0a4:	46bd      	mov	sp, r7
 800b0a6:	bd90      	pop	{r4, r7, pc}

0800b0a8 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b084      	sub	sp, #16
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b0b6:	69db      	ldr	r3, [r3, #28]
 800b0b8:	60fb      	str	r3, [r7, #12]

  if ( MSC_Handle->OutPipe)
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	795b      	ldrb	r3, [r3, #5]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d00e      	beq.n	800b0e0 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	795b      	ldrb	r3, [r3, #5]
 800b0c6:	4619      	mov	r1, r3
 800b0c8:	6878      	ldr	r0, [r7, #4]
 800b0ca:	f001 feb8 	bl	800ce3e <USBH_ClosePipe>
    USBH_FreePipe  (phost, MSC_Handle->OutPipe);
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	795b      	ldrb	r3, [r3, #5]
 800b0d2:	4619      	mov	r1, r3
 800b0d4:	6878      	ldr	r0, [r7, #4]
 800b0d6:	f001 fee0 	bl	800ce9a <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	2200      	movs	r2, #0
 800b0de:	715a      	strb	r2, [r3, #5]
  }

  if ( MSC_Handle->InPipe)
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	791b      	ldrb	r3, [r3, #4]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d00e      	beq.n	800b106 <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	791b      	ldrb	r3, [r3, #4]
 800b0ec:	4619      	mov	r1, r3
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f001 fea5 	bl	800ce3e <USBH_ClosePipe>
    USBH_FreePipe  (phost, MSC_Handle->InPipe);
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	791b      	ldrb	r3, [r3, #4]
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	6878      	ldr	r0, [r7, #4]
 800b0fc:	f001 fecd 	bl	800ce9a <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	2200      	movs	r2, #0
 800b104:	711a      	strb	r2, [r3, #4]
  }

  if(phost->pActiveClass->pData)
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b10c:	69db      	ldr	r3, [r3, #28]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d00b      	beq.n	800b12a <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free (phost->pActiveClass->pData);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b118:	69db      	ldr	r3, [r3, #28]
 800b11a:	4618      	mov	r0, r3
 800b11c:	f008 fab6 	bl	801368c <free>
    phost->pActiveClass->pData = 0;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b126:	2200      	movs	r2, #0
 800b128:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800b12a:	2300      	movs	r3, #0
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	3710      	adds	r7, #16
 800b130:	46bd      	mov	sp, r7
 800b132:	bd80      	pop	{r7, pc}

0800b134 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b084      	sub	sp, #16
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b142:	69db      	ldr	r3, [r3, #28]
 800b144:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b146:	2301      	movs	r3, #1
 800b148:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	7b9b      	ldrb	r3, [r3, #14]
 800b14e:	2b02      	cmp	r3, #2
 800b150:	d004      	beq.n	800b15c <USBH_MSC_ClassRequest+0x28>
 800b152:	2b03      	cmp	r3, #3
 800b154:	d03e      	beq.n	800b1d4 <USBH_MSC_ClassRequest+0xa0>
 800b156:	2b00      	cmp	r3, #0
 800b158:	d000      	beq.n	800b15c <USBH_MSC_ClassRequest+0x28>
      MSC_Handle->req_state = MSC_Handle->prev_req_state;
    }
    break;

  default:
    break;
 800b15a:	e04a      	b.n	800b1f2 <USBH_MSC_ClassRequest+0xbe>
    status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, (uint8_t *)(void *)&MSC_Handle->max_lun);
 800b15c:	68bb      	ldr	r3, [r7, #8]
 800b15e:	4619      	mov	r1, r3
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f000 fce9 	bl	800bb38 <USBH_MSC_BOT_REQ_GetMaxLUN>
 800b166:	4603      	mov	r3, r0
 800b168:	73fb      	strb	r3, [r7, #15]
    if(status == USBH_NOT_SUPPORTED)
 800b16a:	7bfb      	ldrb	r3, [r7, #15]
 800b16c:	2b03      	cmp	r3, #3
 800b16e:	d104      	bne.n	800b17a <USBH_MSC_ClassRequest+0x46>
      MSC_Handle->max_lun = 0U;
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	2200      	movs	r2, #0
 800b174:	601a      	str	r2, [r3, #0]
      status = USBH_OK;
 800b176:	2300      	movs	r3, #0
 800b178:	73fb      	strb	r3, [r7, #15]
    if(status == USBH_OK)
 800b17a:	7bfb      	ldrb	r3, [r7, #15]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d135      	bne.n	800b1ec <USBH_MSC_ClassRequest+0xb8>
      MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN)? MAX_SUPPORTED_LUN : (uint8_t )(MSC_Handle->max_lun) + 1U;
 800b180:	68bb      	ldr	r3, [r7, #8]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	2b02      	cmp	r3, #2
 800b186:	d804      	bhi.n	800b192 <USBH_MSC_ClassRequest+0x5e>
 800b188:	68bb      	ldr	r3, [r7, #8]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	b2db      	uxtb	r3, r3
 800b18e:	3301      	adds	r3, #1
 800b190:	e000      	b.n	800b194 <USBH_MSC_ClassRequest+0x60>
 800b192:	2302      	movs	r3, #2
 800b194:	68ba      	ldr	r2, [r7, #8]
 800b196:	6013      	str	r3, [r2, #0]
      for(i = 0U; i < MSC_Handle->max_lun; i++)
 800b198:	2300      	movs	r3, #0
 800b19a:	73bb      	strb	r3, [r7, #14]
 800b19c:	e014      	b.n	800b1c8 <USBH_MSC_ClassRequest+0x94>
        MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800b19e:	7bbb      	ldrb	r3, [r7, #14]
 800b1a0:	68ba      	ldr	r2, [r7, #8]
 800b1a2:	2134      	movs	r1, #52	; 0x34
 800b1a4:	fb01 f303 	mul.w	r3, r1, r3
 800b1a8:	4413      	add	r3, r2
 800b1aa:	3392      	adds	r3, #146	; 0x92
 800b1ac:	2202      	movs	r2, #2
 800b1ae:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[i].state_changed = 0U;
 800b1b0:	7bbb      	ldrb	r3, [r7, #14]
 800b1b2:	68ba      	ldr	r2, [r7, #8]
 800b1b4:	2134      	movs	r1, #52	; 0x34
 800b1b6:	fb01 f303 	mul.w	r3, r1, r3
 800b1ba:	4413      	add	r3, r2
 800b1bc:	33c1      	adds	r3, #193	; 0xc1
 800b1be:	2200      	movs	r2, #0
 800b1c0:	701a      	strb	r2, [r3, #0]
      for(i = 0U; i < MSC_Handle->max_lun; i++)
 800b1c2:	7bbb      	ldrb	r3, [r7, #14]
 800b1c4:	3301      	adds	r3, #1
 800b1c6:	73bb      	strb	r3, [r7, #14]
 800b1c8:	7bba      	ldrb	r2, [r7, #14]
 800b1ca:	68bb      	ldr	r3, [r7, #8]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	429a      	cmp	r2, r3
 800b1d0:	d3e5      	bcc.n	800b19e <USBH_MSC_ClassRequest+0x6a>
    break;
 800b1d2:	e00b      	b.n	800b1ec <USBH_MSC_ClassRequest+0xb8>
    if(USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800b1d4:	2100      	movs	r1, #0
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	f001 fb9a 	bl	800c910 <USBH_ClrFeature>
 800b1dc:	4603      	mov	r3, r0
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d106      	bne.n	800b1f0 <USBH_MSC_ClassRequest+0xbc>
      MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800b1e2:	68bb      	ldr	r3, [r7, #8]
 800b1e4:	7bda      	ldrb	r2, [r3, #15]
 800b1e6:	68bb      	ldr	r3, [r7, #8]
 800b1e8:	739a      	strb	r2, [r3, #14]
    break;
 800b1ea:	e001      	b.n	800b1f0 <USBH_MSC_ClassRequest+0xbc>
    break;
 800b1ec:	bf00      	nop
 800b1ee:	e000      	b.n	800b1f2 <USBH_MSC_ClassRequest+0xbe>
    break;
 800b1f0:	bf00      	nop
  }

  return status;
 800b1f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	3710      	adds	r7, #16
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	bd80      	pop	{r7, pc}

0800b1fc <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b086      	sub	sp, #24
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b20a:	69db      	ldr	r3, [r3, #28]
 800b20c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800b20e:	2301      	movs	r3, #1
 800b210:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800b212:	2301      	movs	r3, #1
 800b214:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY ;
 800b216:	2301      	movs	r3, #1
 800b218:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800b21a:	693b      	ldr	r3, [r7, #16]
 800b21c:	7b1b      	ldrb	r3, [r3, #12]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d003      	beq.n	800b22a <USBH_MSC_Process+0x2e>
 800b222:	2b01      	cmp	r3, #1
 800b224:	f000 8271 	beq.w	800b70a <USBH_MSC_Process+0x50e>
  case MSC_IDLE:
    error = USBH_OK;
    break;

  default:
    break;
 800b228:	e272      	b.n	800b710 <USBH_MSC_Process+0x514>
    if(MSC_Handle->current_lun < MSC_Handle->max_lun)
 800b22a:	693b      	ldr	r3, [r7, #16]
 800b22c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b230:	461a      	mov	r2, r3
 800b232:	693b      	ldr	r3, [r7, #16]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	429a      	cmp	r2, r3
 800b238:	f080 824f 	bcs.w	800b6da <USBH_MSC_Process+0x4de>
      MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800b23c:	693b      	ldr	r3, [r7, #16]
 800b23e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b242:	4619      	mov	r1, r3
 800b244:	693a      	ldr	r2, [r7, #16]
 800b246:	2334      	movs	r3, #52	; 0x34
 800b248:	fb03 f301 	mul.w	r3, r3, r1
 800b24c:	4413      	add	r3, r2
 800b24e:	3391      	adds	r3, #145	; 0x91
 800b250:	2201      	movs	r2, #1
 800b252:	701a      	strb	r2, [r3, #0]
      switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800b254:	693b      	ldr	r3, [r7, #16]
 800b256:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b25a:	4619      	mov	r1, r3
 800b25c:	693a      	ldr	r2, [r7, #16]
 800b25e:	2334      	movs	r3, #52	; 0x34
 800b260:	fb03 f301 	mul.w	r3, r3, r1
 800b264:	4413      	add	r3, r2
 800b266:	3390      	adds	r3, #144	; 0x90
 800b268:	781b      	ldrb	r3, [r3, #0]
 800b26a:	2b08      	cmp	r3, #8
 800b26c:	f200 8243 	bhi.w	800b6f6 <USBH_MSC_Process+0x4fa>
 800b270:	a201      	add	r2, pc, #4	; (adr r2, 800b278 <USBH_MSC_Process+0x7c>)
 800b272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b276:	bf00      	nop
 800b278:	0800b29d 	.word	0x0800b29d
 800b27c:	0800b6f7 	.word	0x0800b6f7
 800b280:	0800b365 	.word	0x0800b365
 800b284:	0800b4e9 	.word	0x0800b4e9
 800b288:	0800b2c3 	.word	0x0800b2c3
 800b28c:	0800b5b5 	.word	0x0800b5b5
 800b290:	0800b6f7 	.word	0x0800b6f7
 800b294:	0800b6f7 	.word	0x0800b6f7
 800b298:	0800b6c9 	.word	0x0800b6c9
        MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800b29c:	693b      	ldr	r3, [r7, #16]
 800b29e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b2a2:	4619      	mov	r1, r3
 800b2a4:	693a      	ldr	r2, [r7, #16]
 800b2a6:	2334      	movs	r3, #52	; 0x34
 800b2a8:	fb03 f301 	mul.w	r3, r3, r1
 800b2ac:	4413      	add	r3, r2
 800b2ae:	3390      	adds	r3, #144	; 0x90
 800b2b0:	2204      	movs	r2, #4
 800b2b2:	701a      	strb	r2, [r3, #0]
        MSC_Handle->timer = phost->Timer;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800b2ba:	693b      	ldr	r3, [r7, #16]
 800b2bc:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
        break;
 800b2c0:	e222      	b.n	800b708 <USBH_MSC_Process+0x50c>
        scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800b2c2:	693b      	ldr	r3, [r7, #16]
 800b2c4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b2c8:	b2d9      	uxtb	r1, r3
 800b2ca:	693b      	ldr	r3, [r7, #16]
 800b2cc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b2d0:	461a      	mov	r2, r3
 800b2d2:	2334      	movs	r3, #52	; 0x34
 800b2d4:	fb03 f302 	mul.w	r3, r3, r2
 800b2d8:	3398      	adds	r3, #152	; 0x98
 800b2da:	693a      	ldr	r2, [r7, #16]
 800b2dc:	4413      	add	r3, r2
 800b2de:	3307      	adds	r3, #7
 800b2e0:	461a      	mov	r2, r3
 800b2e2:	6878      	ldr	r0, [r7, #4]
 800b2e4:	f000 ff68 	bl	800c1b8 <USBH_MSC_SCSI_Inquiry>
 800b2e8:	4603      	mov	r3, r0
 800b2ea:	73fb      	strb	r3, [r7, #15]
        if (scsi_status == USBH_OK)
 800b2ec:	7bfb      	ldrb	r3, [r7, #15]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d10b      	bne.n	800b30a <USBH_MSC_Process+0x10e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800b2f2:	693b      	ldr	r3, [r7, #16]
 800b2f4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b2f8:	4619      	mov	r1, r3
 800b2fa:	693a      	ldr	r2, [r7, #16]
 800b2fc:	2334      	movs	r3, #52	; 0x34
 800b2fe:	fb03 f301 	mul.w	r3, r3, r1
 800b302:	4413      	add	r3, r2
 800b304:	3390      	adds	r3, #144	; 0x90
 800b306:	2202      	movs	r2, #2
 800b308:	701a      	strb	r2, [r3, #0]
        if (scsi_status == USBH_FAIL)
 800b30a:	7bfb      	ldrb	r3, [r7, #15]
 800b30c:	2b02      	cmp	r3, #2
 800b30e:	d10c      	bne.n	800b32a <USBH_MSC_Process+0x12e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800b310:	693b      	ldr	r3, [r7, #16]
 800b312:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b316:	4619      	mov	r1, r3
 800b318:	693a      	ldr	r2, [r7, #16]
 800b31a:	2334      	movs	r3, #52	; 0x34
 800b31c:	fb03 f301 	mul.w	r3, r3, r1
 800b320:	4413      	add	r3, r2
 800b322:	3390      	adds	r3, #144	; 0x90
 800b324:	2205      	movs	r2, #5
 800b326:	701a      	strb	r2, [r3, #0]
        break;
 800b328:	e1e7      	b.n	800b6fa <USBH_MSC_Process+0x4fe>
          if(scsi_status == USBH_UNRECOVERED_ERROR)
 800b32a:	7bfb      	ldrb	r3, [r7, #15]
 800b32c:	2b04      	cmp	r3, #4
 800b32e:	f040 81e4 	bne.w	800b6fa <USBH_MSC_Process+0x4fe>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b332:	693b      	ldr	r3, [r7, #16]
 800b334:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b338:	4619      	mov	r1, r3
 800b33a:	693a      	ldr	r2, [r7, #16]
 800b33c:	2334      	movs	r3, #52	; 0x34
 800b33e:	fb03 f301 	mul.w	r3, r3, r1
 800b342:	4413      	add	r3, r2
 800b344:	3390      	adds	r3, #144	; 0x90
 800b346:	2201      	movs	r2, #1
 800b348:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b34a:	693b      	ldr	r3, [r7, #16]
 800b34c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b350:	4619      	mov	r1, r3
 800b352:	693a      	ldr	r2, [r7, #16]
 800b354:	2334      	movs	r3, #52	; 0x34
 800b356:	fb03 f301 	mul.w	r3, r3, r1
 800b35a:	4413      	add	r3, r2
 800b35c:	3391      	adds	r3, #145	; 0x91
 800b35e:	2202      	movs	r2, #2
 800b360:	701a      	strb	r2, [r3, #0]
        break;
 800b362:	e1ca      	b.n	800b6fa <USBH_MSC_Process+0x4fe>
        ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800b364:	693b      	ldr	r3, [r7, #16]
 800b366:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b36a:	b2db      	uxtb	r3, r3
 800b36c:	4619      	mov	r1, r3
 800b36e:	6878      	ldr	r0, [r7, #4]
 800b370:	f000 fe64 	bl	800c03c <USBH_MSC_SCSI_TestUnitReady>
 800b374:	4603      	mov	r3, r0
 800b376:	73bb      	strb	r3, [r7, #14]
        if (ready_status == USBH_OK)
 800b378:	7bbb      	ldrb	r3, [r7, #14]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d149      	bne.n	800b412 <USBH_MSC_Process+0x216>
          if(MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800b37e:	693b      	ldr	r3, [r7, #16]
 800b380:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b384:	4619      	mov	r1, r3
 800b386:	693a      	ldr	r2, [r7, #16]
 800b388:	2334      	movs	r3, #52	; 0x34
 800b38a:	fb03 f301 	mul.w	r3, r3, r1
 800b38e:	4413      	add	r3, r2
 800b390:	3392      	adds	r3, #146	; 0x92
 800b392:	781b      	ldrb	r3, [r3, #0]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d00c      	beq.n	800b3b2 <USBH_MSC_Process+0x1b6>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800b398:	693b      	ldr	r3, [r7, #16]
 800b39a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b39e:	4619      	mov	r1, r3
 800b3a0:	693a      	ldr	r2, [r7, #16]
 800b3a2:	2334      	movs	r3, #52	; 0x34
 800b3a4:	fb03 f301 	mul.w	r3, r3, r1
 800b3a8:	4413      	add	r3, r2
 800b3aa:	33c1      	adds	r3, #193	; 0xc1
 800b3ac:	2201      	movs	r2, #1
 800b3ae:	701a      	strb	r2, [r3, #0]
 800b3b0:	e00b      	b.n	800b3ca <USBH_MSC_Process+0x1ce>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800b3b2:	693b      	ldr	r3, [r7, #16]
 800b3b4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b3b8:	4619      	mov	r1, r3
 800b3ba:	693a      	ldr	r2, [r7, #16]
 800b3bc:	2334      	movs	r3, #52	; 0x34
 800b3be:	fb03 f301 	mul.w	r3, r3, r1
 800b3c2:	4413      	add	r3, r2
 800b3c4:	33c1      	adds	r3, #193	; 0xc1
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800b3ca:	693b      	ldr	r3, [r7, #16]
 800b3cc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b3d0:	4619      	mov	r1, r3
 800b3d2:	693a      	ldr	r2, [r7, #16]
 800b3d4:	2334      	movs	r3, #52	; 0x34
 800b3d6:	fb03 f301 	mul.w	r3, r3, r1
 800b3da:	4413      	add	r3, r2
 800b3dc:	3390      	adds	r3, #144	; 0x90
 800b3de:	2203      	movs	r2, #3
 800b3e0:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800b3e2:	693b      	ldr	r3, [r7, #16]
 800b3e4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b3e8:	4619      	mov	r1, r3
 800b3ea:	693a      	ldr	r2, [r7, #16]
 800b3ec:	2334      	movs	r3, #52	; 0x34
 800b3ee:	fb03 f301 	mul.w	r3, r3, r1
 800b3f2:	4413      	add	r3, r2
 800b3f4:	3391      	adds	r3, #145	; 0x91
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800b3fa:	693b      	ldr	r3, [r7, #16]
 800b3fc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b400:	4619      	mov	r1, r3
 800b402:	693a      	ldr	r2, [r7, #16]
 800b404:	2334      	movs	r3, #52	; 0x34
 800b406:	fb03 f301 	mul.w	r3, r3, r1
 800b40a:	4413      	add	r3, r2
 800b40c:	3392      	adds	r3, #146	; 0x92
 800b40e:	2200      	movs	r2, #0
 800b410:	701a      	strb	r2, [r3, #0]
        if (ready_status == USBH_FAIL)
 800b412:	7bbb      	ldrb	r3, [r7, #14]
 800b414:	2b02      	cmp	r3, #2
 800b416:	d14a      	bne.n	800b4ae <USBH_MSC_Process+0x2b2>
          if( MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800b418:	693b      	ldr	r3, [r7, #16]
 800b41a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b41e:	4619      	mov	r1, r3
 800b420:	693a      	ldr	r2, [r7, #16]
 800b422:	2334      	movs	r3, #52	; 0x34
 800b424:	fb03 f301 	mul.w	r3, r3, r1
 800b428:	4413      	add	r3, r2
 800b42a:	3392      	adds	r3, #146	; 0x92
 800b42c:	781b      	ldrb	r3, [r3, #0]
 800b42e:	2b02      	cmp	r3, #2
 800b430:	d00c      	beq.n	800b44c <USBH_MSC_Process+0x250>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800b432:	693b      	ldr	r3, [r7, #16]
 800b434:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b438:	4619      	mov	r1, r3
 800b43a:	693a      	ldr	r2, [r7, #16]
 800b43c:	2334      	movs	r3, #52	; 0x34
 800b43e:	fb03 f301 	mul.w	r3, r3, r1
 800b442:	4413      	add	r3, r2
 800b444:	33c1      	adds	r3, #193	; 0xc1
 800b446:	2201      	movs	r2, #1
 800b448:	701a      	strb	r2, [r3, #0]
 800b44a:	e00b      	b.n	800b464 <USBH_MSC_Process+0x268>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800b44c:	693b      	ldr	r3, [r7, #16]
 800b44e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b452:	4619      	mov	r1, r3
 800b454:	693a      	ldr	r2, [r7, #16]
 800b456:	2334      	movs	r3, #52	; 0x34
 800b458:	fb03 f301 	mul.w	r3, r3, r1
 800b45c:	4413      	add	r3, r2
 800b45e:	33c1      	adds	r3, #193	; 0xc1
 800b460:	2200      	movs	r2, #0
 800b462:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800b464:	693b      	ldr	r3, [r7, #16]
 800b466:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b46a:	4619      	mov	r1, r3
 800b46c:	693a      	ldr	r2, [r7, #16]
 800b46e:	2334      	movs	r3, #52	; 0x34
 800b470:	fb03 f301 	mul.w	r3, r3, r1
 800b474:	4413      	add	r3, r2
 800b476:	3390      	adds	r3, #144	; 0x90
 800b478:	2205      	movs	r2, #5
 800b47a:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800b47c:	693b      	ldr	r3, [r7, #16]
 800b47e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b482:	4619      	mov	r1, r3
 800b484:	693a      	ldr	r2, [r7, #16]
 800b486:	2334      	movs	r3, #52	; 0x34
 800b488:	fb03 f301 	mul.w	r3, r3, r1
 800b48c:	4413      	add	r3, r2
 800b48e:	3391      	adds	r3, #145	; 0x91
 800b490:	2201      	movs	r2, #1
 800b492:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800b494:	693b      	ldr	r3, [r7, #16]
 800b496:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b49a:	4619      	mov	r1, r3
 800b49c:	693a      	ldr	r2, [r7, #16]
 800b49e:	2334      	movs	r3, #52	; 0x34
 800b4a0:	fb03 f301 	mul.w	r3, r3, r1
 800b4a4:	4413      	add	r3, r2
 800b4a6:	3392      	adds	r3, #146	; 0x92
 800b4a8:	2202      	movs	r2, #2
 800b4aa:	701a      	strb	r2, [r3, #0]
        break;
 800b4ac:	e127      	b.n	800b6fe <USBH_MSC_Process+0x502>
          if (ready_status == USBH_UNRECOVERED_ERROR)
 800b4ae:	7bbb      	ldrb	r3, [r7, #14]
 800b4b0:	2b04      	cmp	r3, #4
 800b4b2:	f040 8124 	bne.w	800b6fe <USBH_MSC_Process+0x502>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b4b6:	693b      	ldr	r3, [r7, #16]
 800b4b8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b4bc:	4619      	mov	r1, r3
 800b4be:	693a      	ldr	r2, [r7, #16]
 800b4c0:	2334      	movs	r3, #52	; 0x34
 800b4c2:	fb03 f301 	mul.w	r3, r3, r1
 800b4c6:	4413      	add	r3, r2
 800b4c8:	3390      	adds	r3, #144	; 0x90
 800b4ca:	2201      	movs	r2, #1
 800b4cc:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b4ce:	693b      	ldr	r3, [r7, #16]
 800b4d0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b4d4:	4619      	mov	r1, r3
 800b4d6:	693a      	ldr	r2, [r7, #16]
 800b4d8:	2334      	movs	r3, #52	; 0x34
 800b4da:	fb03 f301 	mul.w	r3, r3, r1
 800b4de:	4413      	add	r3, r2
 800b4e0:	3391      	adds	r3, #145	; 0x91
 800b4e2:	2202      	movs	r2, #2
 800b4e4:	701a      	strb	r2, [r3, #0]
        break;
 800b4e6:	e10a      	b.n	800b6fe <USBH_MSC_Process+0x502>
        scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800b4e8:	693b      	ldr	r3, [r7, #16]
 800b4ea:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b4ee:	b2d9      	uxtb	r1, r3
 800b4f0:	693b      	ldr	r3, [r7, #16]
 800b4f2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b4f6:	461a      	mov	r2, r3
 800b4f8:	2334      	movs	r3, #52	; 0x34
 800b4fa:	fb03 f302 	mul.w	r3, r3, r2
 800b4fe:	3390      	adds	r3, #144	; 0x90
 800b500:	693a      	ldr	r2, [r7, #16]
 800b502:	4413      	add	r3, r2
 800b504:	3304      	adds	r3, #4
 800b506:	461a      	mov	r2, r3
 800b508:	6878      	ldr	r0, [r7, #4]
 800b50a:	f000 fdda 	bl	800c0c2 <USBH_MSC_SCSI_ReadCapacity>
 800b50e:	4603      	mov	r3, r0
 800b510:	73fb      	strb	r3, [r7, #15]
        if(scsi_status == USBH_OK)
 800b512:	7bfb      	ldrb	r3, [r7, #15]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d120      	bne.n	800b55a <USBH_MSC_Process+0x35e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b518:	693b      	ldr	r3, [r7, #16]
 800b51a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b51e:	4619      	mov	r1, r3
 800b520:	693a      	ldr	r2, [r7, #16]
 800b522:	2334      	movs	r3, #52	; 0x34
 800b524:	fb03 f301 	mul.w	r3, r3, r1
 800b528:	4413      	add	r3, r2
 800b52a:	3390      	adds	r3, #144	; 0x90
 800b52c:	2201      	movs	r2, #1
 800b52e:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800b530:	693b      	ldr	r3, [r7, #16]
 800b532:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b536:	4619      	mov	r1, r3
 800b538:	693a      	ldr	r2, [r7, #16]
 800b53a:	2334      	movs	r3, #52	; 0x34
 800b53c:	fb03 f301 	mul.w	r3, r3, r1
 800b540:	4413      	add	r3, r2
 800b542:	3391      	adds	r3, #145	; 0x91
 800b544:	2200      	movs	r2, #0
 800b546:	701a      	strb	r2, [r3, #0]
          MSC_Handle->current_lun++;
 800b548:	693b      	ldr	r3, [r7, #16]
 800b54a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b54e:	3301      	adds	r3, #1
 800b550:	b29a      	uxth	r2, r3
 800b552:	693b      	ldr	r3, [r7, #16]
 800b554:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        break;
 800b558:	e0d3      	b.n	800b702 <USBH_MSC_Process+0x506>
        else if(scsi_status == USBH_FAIL)
 800b55a:	7bfb      	ldrb	r3, [r7, #15]
 800b55c:	2b02      	cmp	r3, #2
 800b55e:	d10c      	bne.n	800b57a <USBH_MSC_Process+0x37e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800b560:	693b      	ldr	r3, [r7, #16]
 800b562:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b566:	4619      	mov	r1, r3
 800b568:	693a      	ldr	r2, [r7, #16]
 800b56a:	2334      	movs	r3, #52	; 0x34
 800b56c:	fb03 f301 	mul.w	r3, r3, r1
 800b570:	4413      	add	r3, r2
 800b572:	3390      	adds	r3, #144	; 0x90
 800b574:	2205      	movs	r2, #5
 800b576:	701a      	strb	r2, [r3, #0]
        break;
 800b578:	e0c3      	b.n	800b702 <USBH_MSC_Process+0x506>
          if(scsi_status == USBH_UNRECOVERED_ERROR)
 800b57a:	7bfb      	ldrb	r3, [r7, #15]
 800b57c:	2b04      	cmp	r3, #4
 800b57e:	f040 80c0 	bne.w	800b702 <USBH_MSC_Process+0x506>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b582:	693b      	ldr	r3, [r7, #16]
 800b584:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b588:	4619      	mov	r1, r3
 800b58a:	693a      	ldr	r2, [r7, #16]
 800b58c:	2334      	movs	r3, #52	; 0x34
 800b58e:	fb03 f301 	mul.w	r3, r3, r1
 800b592:	4413      	add	r3, r2
 800b594:	3390      	adds	r3, #144	; 0x90
 800b596:	2201      	movs	r2, #1
 800b598:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b59a:	693b      	ldr	r3, [r7, #16]
 800b59c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b5a0:	4619      	mov	r1, r3
 800b5a2:	693a      	ldr	r2, [r7, #16]
 800b5a4:	2334      	movs	r3, #52	; 0x34
 800b5a6:	fb03 f301 	mul.w	r3, r3, r1
 800b5aa:	4413      	add	r3, r2
 800b5ac:	3391      	adds	r3, #145	; 0x91
 800b5ae:	2202      	movs	r2, #2
 800b5b0:	701a      	strb	r2, [r3, #0]
        break;
 800b5b2:	e0a6      	b.n	800b702 <USBH_MSC_Process+0x506>
        scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800b5b4:	693b      	ldr	r3, [r7, #16]
 800b5b6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b5ba:	b2d9      	uxtb	r1, r3
 800b5bc:	693b      	ldr	r3, [r7, #16]
 800b5be:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b5c2:	461a      	mov	r2, r3
 800b5c4:	2334      	movs	r3, #52	; 0x34
 800b5c6:	fb03 f302 	mul.w	r3, r3, r2
 800b5ca:	3398      	adds	r3, #152	; 0x98
 800b5cc:	693a      	ldr	r2, [r7, #16]
 800b5ce:	4413      	add	r3, r2
 800b5d0:	3304      	adds	r3, #4
 800b5d2:	461a      	mov	r2, r3
 800b5d4:	6878      	ldr	r0, [r7, #4]
 800b5d6:	f000 fe94 	bl	800c302 <USBH_MSC_SCSI_RequestSense>
 800b5da:	4603      	mov	r3, r0
 800b5dc:	73fb      	strb	r3, [r7, #15]
        if( scsi_status == USBH_OK)
 800b5de:	7bfb      	ldrb	r3, [r7, #15]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d145      	bne.n	800b670 <USBH_MSC_Process+0x474>
          if((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800b5e4:	693b      	ldr	r3, [r7, #16]
 800b5e6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b5ea:	4619      	mov	r1, r3
 800b5ec:	693a      	ldr	r2, [r7, #16]
 800b5ee:	2334      	movs	r3, #52	; 0x34
 800b5f0:	fb03 f301 	mul.w	r3, r3, r1
 800b5f4:	4413      	add	r3, r2
 800b5f6:	339c      	adds	r3, #156	; 0x9c
 800b5f8:	781b      	ldrb	r3, [r3, #0]
 800b5fa:	2b06      	cmp	r3, #6
 800b5fc:	d00c      	beq.n	800b618 <USBH_MSC_Process+0x41c>
             (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY) )
 800b5fe:	693b      	ldr	r3, [r7, #16]
 800b600:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b604:	4619      	mov	r1, r3
 800b606:	693a      	ldr	r2, [r7, #16]
 800b608:	2334      	movs	r3, #52	; 0x34
 800b60a:	fb03 f301 	mul.w	r3, r3, r1
 800b60e:	4413      	add	r3, r2
 800b610:	339c      	adds	r3, #156	; 0x9c
 800b612:	781b      	ldrb	r3, [r3, #0]
          if((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800b614:	2b02      	cmp	r3, #2
 800b616:	d117      	bne.n	800b648 <USBH_MSC_Process+0x44c>
            if((phost->Timer - MSC_Handle->timer) < 10000U)
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800b61e:	693b      	ldr	r3, [r7, #16]
 800b620:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800b624:	1ad3      	subs	r3, r2, r3
 800b626:	f242 720f 	movw	r2, #9999	; 0x270f
 800b62a:	4293      	cmp	r3, r2
 800b62c:	d80c      	bhi.n	800b648 <USBH_MSC_Process+0x44c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800b62e:	693b      	ldr	r3, [r7, #16]
 800b630:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b634:	4619      	mov	r1, r3
 800b636:	693a      	ldr	r2, [r7, #16]
 800b638:	2334      	movs	r3, #52	; 0x34
 800b63a:	fb03 f301 	mul.w	r3, r3, r1
 800b63e:	4413      	add	r3, r2
 800b640:	3390      	adds	r3, #144	; 0x90
 800b642:	2202      	movs	r2, #2
 800b644:	701a      	strb	r2, [r3, #0]
              break;
 800b646:	e05f      	b.n	800b708 <USBH_MSC_Process+0x50c>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b648:	693b      	ldr	r3, [r7, #16]
 800b64a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b64e:	4619      	mov	r1, r3
 800b650:	693a      	ldr	r2, [r7, #16]
 800b652:	2334      	movs	r3, #52	; 0x34
 800b654:	fb03 f301 	mul.w	r3, r3, r1
 800b658:	4413      	add	r3, r2
 800b65a:	3390      	adds	r3, #144	; 0x90
 800b65c:	2201      	movs	r2, #1
 800b65e:	701a      	strb	r2, [r3, #0]
          MSC_Handle->current_lun++;
 800b660:	693b      	ldr	r3, [r7, #16]
 800b662:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b666:	3301      	adds	r3, #1
 800b668:	b29a      	uxth	r2, r3
 800b66a:	693b      	ldr	r3, [r7, #16]
 800b66c:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        if(scsi_status == USBH_FAIL)
 800b670:	7bfb      	ldrb	r3, [r7, #15]
 800b672:	2b02      	cmp	r3, #2
 800b674:	d10c      	bne.n	800b690 <USBH_MSC_Process+0x494>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800b676:	693b      	ldr	r3, [r7, #16]
 800b678:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b67c:	4619      	mov	r1, r3
 800b67e:	693a      	ldr	r2, [r7, #16]
 800b680:	2334      	movs	r3, #52	; 0x34
 800b682:	fb03 f301 	mul.w	r3, r3, r1
 800b686:	4413      	add	r3, r2
 800b688:	3390      	adds	r3, #144	; 0x90
 800b68a:	2208      	movs	r2, #8
 800b68c:	701a      	strb	r2, [r3, #0]
        break;
 800b68e:	e03a      	b.n	800b706 <USBH_MSC_Process+0x50a>
          if(scsi_status == USBH_UNRECOVERED_ERROR)
 800b690:	7bfb      	ldrb	r3, [r7, #15]
 800b692:	2b04      	cmp	r3, #4
 800b694:	d137      	bne.n	800b706 <USBH_MSC_Process+0x50a>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b696:	693b      	ldr	r3, [r7, #16]
 800b698:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b69c:	4619      	mov	r1, r3
 800b69e:	693a      	ldr	r2, [r7, #16]
 800b6a0:	2334      	movs	r3, #52	; 0x34
 800b6a2:	fb03 f301 	mul.w	r3, r3, r1
 800b6a6:	4413      	add	r3, r2
 800b6a8:	3390      	adds	r3, #144	; 0x90
 800b6aa:	2201      	movs	r2, #1
 800b6ac:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b6ae:	693b      	ldr	r3, [r7, #16]
 800b6b0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b6b4:	4619      	mov	r1, r3
 800b6b6:	693a      	ldr	r2, [r7, #16]
 800b6b8:	2334      	movs	r3, #52	; 0x34
 800b6ba:	fb03 f301 	mul.w	r3, r3, r1
 800b6be:	4413      	add	r3, r2
 800b6c0:	3391      	adds	r3, #145	; 0x91
 800b6c2:	2202      	movs	r2, #2
 800b6c4:	701a      	strb	r2, [r3, #0]
        break;
 800b6c6:	e01e      	b.n	800b706 <USBH_MSC_Process+0x50a>
        MSC_Handle->current_lun++;
 800b6c8:	693b      	ldr	r3, [r7, #16]
 800b6ca:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b6ce:	3301      	adds	r3, #1
 800b6d0:	b29a      	uxth	r2, r3
 800b6d2:	693b      	ldr	r3, [r7, #16]
 800b6d4:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        break;
 800b6d8:	e016      	b.n	800b708 <USBH_MSC_Process+0x50c>
      MSC_Handle->current_lun = 0U;
 800b6da:	693b      	ldr	r3, [r7, #16]
 800b6dc:	2200      	movs	r2, #0
 800b6de:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    MSC_Handle->state = MSC_IDLE;
 800b6e2:	693b      	ldr	r3, [r7, #16]
 800b6e4:	2201      	movs	r2, #1
 800b6e6:	731a      	strb	r2, [r3, #12]
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b6ee:	2102      	movs	r1, #2
 800b6f0:	6878      	ldr	r0, [r7, #4]
 800b6f2:	4798      	blx	r3
    break;
 800b6f4:	e00c      	b.n	800b710 <USBH_MSC_Process+0x514>
        break;
 800b6f6:	bf00      	nop
 800b6f8:	e00a      	b.n	800b710 <USBH_MSC_Process+0x514>
        break;
 800b6fa:	bf00      	nop
 800b6fc:	e008      	b.n	800b710 <USBH_MSC_Process+0x514>
        break;
 800b6fe:	bf00      	nop
 800b700:	e006      	b.n	800b710 <USBH_MSC_Process+0x514>
        break;
 800b702:	bf00      	nop
 800b704:	e004      	b.n	800b710 <USBH_MSC_Process+0x514>
        break;
 800b706:	bf00      	nop
    break;
 800b708:	e002      	b.n	800b710 <USBH_MSC_Process+0x514>
    error = USBH_OK;
 800b70a:	2300      	movs	r3, #0
 800b70c:	75fb      	strb	r3, [r7, #23]
    break;
 800b70e:	bf00      	nop
  }
  return error;
 800b710:	7dfb      	ldrb	r3, [r7, #23]
}
 800b712:	4618      	mov	r0, r3
 800b714:	3718      	adds	r7, #24
 800b716:	46bd      	mov	sp, r7
 800b718:	bd80      	pop	{r7, pc}
 800b71a:	bf00      	nop

0800b71c <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800b71c:	b480      	push	{r7}
 800b71e:	b083      	sub	sp, #12
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]

  return USBH_OK;
 800b724:	2300      	movs	r3, #0
}
 800b726:	4618      	mov	r0, r3
 800b728:	370c      	adds	r7, #12
 800b72a:	46bd      	mov	sp, r7
 800b72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b730:	4770      	bx	lr

0800b732 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800b732:	b580      	push	{r7, lr}
 800b734:	b088      	sub	sp, #32
 800b736:	af02      	add	r7, sp, #8
 800b738:	6078      	str	r0, [r7, #4]
 800b73a:	460b      	mov	r3, r1
 800b73c:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b744:	69db      	ldr	r3, [r3, #28]
 800b746:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800b748:	2301      	movs	r3, #1
 800b74a:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800b74c:	2301      	movs	r3, #1
 800b74e:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800b750:	78fb      	ldrb	r3, [r7, #3]
 800b752:	693a      	ldr	r2, [r7, #16]
 800b754:	2134      	movs	r1, #52	; 0x34
 800b756:	fb01 f303 	mul.w	r3, r1, r3
 800b75a:	4413      	add	r3, r2
 800b75c:	3390      	adds	r3, #144	; 0x90
 800b75e:	781b      	ldrb	r3, [r3, #0]
 800b760:	2b06      	cmp	r3, #6
 800b762:	d004      	beq.n	800b76e <USBH_MSC_RdWrProcess+0x3c>
 800b764:	2b07      	cmp	r3, #7
 800b766:	d037      	beq.n	800b7d8 <USBH_MSC_RdWrProcess+0xa6>
 800b768:	2b05      	cmp	r3, #5
 800b76a:	d06a      	beq.n	800b842 <USBH_MSC_RdWrProcess+0x110>
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0U);
#endif
    break;

  default:
    break;
 800b76c:	e0a6      	b.n	800b8bc <USBH_MSC_RdWrProcess+0x18a>
    scsi_status = USBH_MSC_SCSI_Read(phost,lun, 0U, NULL, 0U);
 800b76e:	78f9      	ldrb	r1, [r7, #3]
 800b770:	2300      	movs	r3, #0
 800b772:	9300      	str	r3, [sp, #0]
 800b774:	2300      	movs	r3, #0
 800b776:	2200      	movs	r2, #0
 800b778:	6878      	ldr	r0, [r7, #4]
 800b77a:	f000 fea6 	bl	800c4ca <USBH_MSC_SCSI_Read>
 800b77e:	4603      	mov	r3, r0
 800b780:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 800b782:	7bfb      	ldrb	r3, [r7, #15]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d10b      	bne.n	800b7a0 <USBH_MSC_RdWrProcess+0x6e>
      MSC_Handle->unit[lun].state = MSC_IDLE;
 800b788:	78fb      	ldrb	r3, [r7, #3]
 800b78a:	693a      	ldr	r2, [r7, #16]
 800b78c:	2134      	movs	r1, #52	; 0x34
 800b78e:	fb01 f303 	mul.w	r3, r1, r3
 800b792:	4413      	add	r3, r2
 800b794:	3390      	adds	r3, #144	; 0x90
 800b796:	2201      	movs	r2, #1
 800b798:	701a      	strb	r2, [r3, #0]
      error = USBH_OK;
 800b79a:	2300      	movs	r3, #0
 800b79c:	75fb      	strb	r3, [r7, #23]
    break;
 800b79e:	e088      	b.n	800b8b2 <USBH_MSC_RdWrProcess+0x180>
    else if( scsi_status == USBH_FAIL)
 800b7a0:	7bfb      	ldrb	r3, [r7, #15]
 800b7a2:	2b02      	cmp	r3, #2
 800b7a4:	d109      	bne.n	800b7ba <USBH_MSC_RdWrProcess+0x88>
      MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800b7a6:	78fb      	ldrb	r3, [r7, #3]
 800b7a8:	693a      	ldr	r2, [r7, #16]
 800b7aa:	2134      	movs	r1, #52	; 0x34
 800b7ac:	fb01 f303 	mul.w	r3, r1, r3
 800b7b0:	4413      	add	r3, r2
 800b7b2:	3390      	adds	r3, #144	; 0x90
 800b7b4:	2205      	movs	r2, #5
 800b7b6:	701a      	strb	r2, [r3, #0]
    break;
 800b7b8:	e07b      	b.n	800b8b2 <USBH_MSC_RdWrProcess+0x180>
      if(scsi_status == USBH_UNRECOVERED_ERROR)
 800b7ba:	7bfb      	ldrb	r3, [r7, #15]
 800b7bc:	2b04      	cmp	r3, #4
 800b7be:	d178      	bne.n	800b8b2 <USBH_MSC_RdWrProcess+0x180>
        MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b7c0:	78fb      	ldrb	r3, [r7, #3]
 800b7c2:	693a      	ldr	r2, [r7, #16]
 800b7c4:	2134      	movs	r1, #52	; 0x34
 800b7c6:	fb01 f303 	mul.w	r3, r1, r3
 800b7ca:	4413      	add	r3, r2
 800b7cc:	3390      	adds	r3, #144	; 0x90
 800b7ce:	2208      	movs	r2, #8
 800b7d0:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 800b7d2:	2302      	movs	r3, #2
 800b7d4:	75fb      	strb	r3, [r7, #23]
    break;
 800b7d6:	e06c      	b.n	800b8b2 <USBH_MSC_RdWrProcess+0x180>
    scsi_status = USBH_MSC_SCSI_Write(phost,lun, 0U, NULL, 0U);
 800b7d8:	78f9      	ldrb	r1, [r7, #3]
 800b7da:	2300      	movs	r3, #0
 800b7dc:	9300      	str	r3, [sp, #0]
 800b7de:	2300      	movs	r3, #0
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	6878      	ldr	r0, [r7, #4]
 800b7e4:	f000 fe06 	bl	800c3f4 <USBH_MSC_SCSI_Write>
 800b7e8:	4603      	mov	r3, r0
 800b7ea:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 800b7ec:	7bfb      	ldrb	r3, [r7, #15]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d10b      	bne.n	800b80a <USBH_MSC_RdWrProcess+0xd8>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800b7f2:	78fb      	ldrb	r3, [r7, #3]
 800b7f4:	693a      	ldr	r2, [r7, #16]
 800b7f6:	2134      	movs	r1, #52	; 0x34
 800b7f8:	fb01 f303 	mul.w	r3, r1, r3
 800b7fc:	4413      	add	r3, r2
 800b7fe:	3390      	adds	r3, #144	; 0x90
 800b800:	2201      	movs	r2, #1
 800b802:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800b804:	2300      	movs	r3, #0
 800b806:	75fb      	strb	r3, [r7, #23]
    break;
 800b808:	e055      	b.n	800b8b6 <USBH_MSC_RdWrProcess+0x184>
    else if( scsi_status == USBH_FAIL)
 800b80a:	7bfb      	ldrb	r3, [r7, #15]
 800b80c:	2b02      	cmp	r3, #2
 800b80e:	d109      	bne.n	800b824 <USBH_MSC_RdWrProcess+0xf2>
      MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800b810:	78fb      	ldrb	r3, [r7, #3]
 800b812:	693a      	ldr	r2, [r7, #16]
 800b814:	2134      	movs	r1, #52	; 0x34
 800b816:	fb01 f303 	mul.w	r3, r1, r3
 800b81a:	4413      	add	r3, r2
 800b81c:	3390      	adds	r3, #144	; 0x90
 800b81e:	2205      	movs	r2, #5
 800b820:	701a      	strb	r2, [r3, #0]
    break;
 800b822:	e048      	b.n	800b8b6 <USBH_MSC_RdWrProcess+0x184>
      if(scsi_status == USBH_UNRECOVERED_ERROR)
 800b824:	7bfb      	ldrb	r3, [r7, #15]
 800b826:	2b04      	cmp	r3, #4
 800b828:	d145      	bne.n	800b8b6 <USBH_MSC_RdWrProcess+0x184>
        MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b82a:	78fb      	ldrb	r3, [r7, #3]
 800b82c:	693a      	ldr	r2, [r7, #16]
 800b82e:	2134      	movs	r1, #52	; 0x34
 800b830:	fb01 f303 	mul.w	r3, r1, r3
 800b834:	4413      	add	r3, r2
 800b836:	3390      	adds	r3, #144	; 0x90
 800b838:	2208      	movs	r2, #8
 800b83a:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 800b83c:	2302      	movs	r3, #2
 800b83e:	75fb      	strb	r3, [r7, #23]
    break;
 800b840:	e039      	b.n	800b8b6 <USBH_MSC_RdWrProcess+0x184>
    scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800b842:	78fb      	ldrb	r3, [r7, #3]
 800b844:	2234      	movs	r2, #52	; 0x34
 800b846:	fb02 f303 	mul.w	r3, r2, r3
 800b84a:	3398      	adds	r3, #152	; 0x98
 800b84c:	693a      	ldr	r2, [r7, #16]
 800b84e:	4413      	add	r3, r2
 800b850:	1d1a      	adds	r2, r3, #4
 800b852:	78fb      	ldrb	r3, [r7, #3]
 800b854:	4619      	mov	r1, r3
 800b856:	6878      	ldr	r0, [r7, #4]
 800b858:	f000 fd53 	bl	800c302 <USBH_MSC_SCSI_RequestSense>
 800b85c:	4603      	mov	r3, r0
 800b85e:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 800b860:	7bfb      	ldrb	r3, [r7, #15]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d113      	bne.n	800b88e <USBH_MSC_RdWrProcess+0x15c>
      MSC_Handle->unit[lun].state = MSC_IDLE;
 800b866:	78fb      	ldrb	r3, [r7, #3]
 800b868:	693a      	ldr	r2, [r7, #16]
 800b86a:	2134      	movs	r1, #52	; 0x34
 800b86c:	fb01 f303 	mul.w	r3, r1, r3
 800b870:	4413      	add	r3, r2
 800b872:	3390      	adds	r3, #144	; 0x90
 800b874:	2201      	movs	r2, #1
 800b876:	701a      	strb	r2, [r3, #0]
      MSC_Handle->unit[lun].error = MSC_ERROR;
 800b878:	78fb      	ldrb	r3, [r7, #3]
 800b87a:	693a      	ldr	r2, [r7, #16]
 800b87c:	2134      	movs	r1, #52	; 0x34
 800b87e:	fb01 f303 	mul.w	r3, r1, r3
 800b882:	4413      	add	r3, r2
 800b884:	3391      	adds	r3, #145	; 0x91
 800b886:	2202      	movs	r2, #2
 800b888:	701a      	strb	r2, [r3, #0]
      error = USBH_FAIL;
 800b88a:	2302      	movs	r3, #2
 800b88c:	75fb      	strb	r3, [r7, #23]
    if(scsi_status == USBH_FAIL)
 800b88e:	7bfb      	ldrb	r3, [r7, #15]
 800b890:	2b02      	cmp	r3, #2
 800b892:	d012      	beq.n	800b8ba <USBH_MSC_RdWrProcess+0x188>
      if(scsi_status == USBH_UNRECOVERED_ERROR)
 800b894:	7bfb      	ldrb	r3, [r7, #15]
 800b896:	2b04      	cmp	r3, #4
 800b898:	d10f      	bne.n	800b8ba <USBH_MSC_RdWrProcess+0x188>
        MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b89a:	78fb      	ldrb	r3, [r7, #3]
 800b89c:	693a      	ldr	r2, [r7, #16]
 800b89e:	2134      	movs	r1, #52	; 0x34
 800b8a0:	fb01 f303 	mul.w	r3, r1, r3
 800b8a4:	4413      	add	r3, r2
 800b8a6:	3390      	adds	r3, #144	; 0x90
 800b8a8:	2208      	movs	r2, #8
 800b8aa:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 800b8ac:	2302      	movs	r3, #2
 800b8ae:	75fb      	strb	r3, [r7, #23]
    break;
 800b8b0:	e003      	b.n	800b8ba <USBH_MSC_RdWrProcess+0x188>
    break;
 800b8b2:	bf00      	nop
 800b8b4:	e002      	b.n	800b8bc <USBH_MSC_RdWrProcess+0x18a>
    break;
 800b8b6:	bf00      	nop
 800b8b8:	e000      	b.n	800b8bc <USBH_MSC_RdWrProcess+0x18a>
    break;
 800b8ba:	bf00      	nop

  }
  return error;
 800b8bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8be:	4618      	mov	r0, r3
 800b8c0:	3718      	adds	r7, #24
 800b8c2:	46bd      	mov	sp, r7
 800b8c4:	bd80      	pop	{r7, pc}

0800b8c6 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady (USBH_HandleTypeDef *phost, uint8_t lun)
{
 800b8c6:	b480      	push	{r7}
 800b8c8:	b085      	sub	sp, #20
 800b8ca:	af00      	add	r7, sp, #0
 800b8cc:	6078      	str	r0, [r7, #4]
 800b8ce:	460b      	mov	r3, r1
 800b8d0:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b8d8:	69db      	ldr	r3, [r3, #28]
 800b8da:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	781b      	ldrb	r3, [r3, #0]
 800b8e0:	b2db      	uxtb	r3, r3
 800b8e2:	2b0b      	cmp	r3, #11
 800b8e4:	d10c      	bne.n	800b900 <USBH_MSC_UnitIsReady+0x3a>
 800b8e6:	78fb      	ldrb	r3, [r7, #3]
 800b8e8:	68ba      	ldr	r2, [r7, #8]
 800b8ea:	2134      	movs	r1, #52	; 0x34
 800b8ec:	fb01 f303 	mul.w	r3, r1, r3
 800b8f0:	4413      	add	r3, r2
 800b8f2:	3391      	adds	r3, #145	; 0x91
 800b8f4:	781b      	ldrb	r3, [r3, #0]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d102      	bne.n	800b900 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	73fb      	strb	r3, [r7, #15]
 800b8fe:	e001      	b.n	800b904 <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800b900:	2300      	movs	r3, #0
 800b902:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800b904:	7bfb      	ldrb	r3, [r7, #15]
}
 800b906:	4618      	mov	r0, r3
 800b908:	3714      	adds	r7, #20
 800b90a:	46bd      	mov	sp, r7
 800b90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b910:	4770      	bx	lr

0800b912 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800b912:	b580      	push	{r7, lr}
 800b914:	b086      	sub	sp, #24
 800b916:	af00      	add	r7, sp, #0
 800b918:	60f8      	str	r0, [r7, #12]
 800b91a:	460b      	mov	r3, r1
 800b91c:	607a      	str	r2, [r7, #4]
 800b91e:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b926:	69db      	ldr	r3, [r3, #28]
 800b928:	617b      	str	r3, [r7, #20]
  if(phost->gState == HOST_CLASS)
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	781b      	ldrb	r3, [r3, #0]
 800b92e:	b2db      	uxtb	r3, r3
 800b930:	2b0b      	cmp	r3, #11
 800b932:	d10d      	bne.n	800b950 <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info,&MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800b934:	7afb      	ldrb	r3, [r7, #11]
 800b936:	2234      	movs	r2, #52	; 0x34
 800b938:	fb02 f303 	mul.w	r3, r2, r3
 800b93c:	3390      	adds	r3, #144	; 0x90
 800b93e:	697a      	ldr	r2, [r7, #20]
 800b940:	4413      	add	r3, r2
 800b942:	2234      	movs	r2, #52	; 0x34
 800b944:	4619      	mov	r1, r3
 800b946:	6878      	ldr	r0, [r7, #4]
 800b948:	f008 f8b6 	bl	8013ab8 <memcpy>
    return USBH_OK;
 800b94c:	2300      	movs	r3, #0
 800b94e:	e000      	b.n	800b952 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800b950:	2302      	movs	r3, #2
  }
}
 800b952:	4618      	mov	r0, r3
 800b954:	3718      	adds	r7, #24
 800b956:	46bd      	mov	sp, r7
 800b958:	bd80      	pop	{r7, pc}

0800b95a <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800b95a:	b580      	push	{r7, lr}
 800b95c:	b088      	sub	sp, #32
 800b95e:	af02      	add	r7, sp, #8
 800b960:	60f8      	str	r0, [r7, #12]
 800b962:	607a      	str	r2, [r7, #4]
 800b964:	603b      	str	r3, [r7, #0]
 800b966:	460b      	mov	r3, r1
 800b968:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b970:	69db      	ldr	r3, [r3, #28]
 800b972:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b97a:	b2db      	uxtb	r3, r3
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d00e      	beq.n	800b99e <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	781b      	ldrb	r3, [r3, #0]
 800b984:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800b986:	2b0b      	cmp	r3, #11
 800b988:	d109      	bne.n	800b99e <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800b98a:	7afb      	ldrb	r3, [r7, #11]
 800b98c:	697a      	ldr	r2, [r7, #20]
 800b98e:	2134      	movs	r1, #52	; 0x34
 800b990:	fb01 f303 	mul.w	r3, r1, r3
 800b994:	4413      	add	r3, r2
 800b996:	3390      	adds	r3, #144	; 0x90
 800b998:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800b99a:	2b01      	cmp	r3, #1
 800b99c:	d001      	beq.n	800b9a2 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800b99e:	2302      	movs	r3, #2
 800b9a0:	e040      	b.n	800ba24 <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800b9a2:	697b      	ldr	r3, [r7, #20]
 800b9a4:	2206      	movs	r2, #6
 800b9a6:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800b9a8:	7afb      	ldrb	r3, [r7, #11]
 800b9aa:	697a      	ldr	r2, [r7, #20]
 800b9ac:	2134      	movs	r1, #52	; 0x34
 800b9ae:	fb01 f303 	mul.w	r3, r1, r3
 800b9b2:	4413      	add	r3, r2
 800b9b4:	3390      	adds	r3, #144	; 0x90
 800b9b6:	2206      	movs	r2, #6
 800b9b8:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800b9ba:	7afb      	ldrb	r3, [r7, #11]
 800b9bc:	b29a      	uxth	r2, r3
 800b9be:	697b      	ldr	r3, [r7, #20]
 800b9c0:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800b9c4:	7af9      	ldrb	r1, [r7, #11]
 800b9c6:	6a3b      	ldr	r3, [r7, #32]
 800b9c8:	9300      	str	r3, [sp, #0]
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	687a      	ldr	r2, [r7, #4]
 800b9ce:	68f8      	ldr	r0, [r7, #12]
 800b9d0:	f000 fd7b 	bl	800c4ca <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800b9da:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800b9dc:	e016      	b.n	800ba0c <USBH_MSC_Read+0xb2>
  {
    if(((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800b9e4:	693b      	ldr	r3, [r7, #16]
 800b9e6:	1ad2      	subs	r2, r2, r3
 800b9e8:	6a3b      	ldr	r3, [r7, #32]
 800b9ea:	f242 7110 	movw	r1, #10000	; 0x2710
 800b9ee:	fb01 f303 	mul.w	r3, r1, r3
 800b9f2:	429a      	cmp	r2, r3
 800b9f4:	d805      	bhi.n	800ba02 <USBH_MSC_Read+0xa8>
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b9fc:	b2db      	uxtb	r3, r3
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d104      	bne.n	800ba0c <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800ba02:	697b      	ldr	r3, [r7, #20]
 800ba04:	2201      	movs	r2, #1
 800ba06:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800ba08:	2302      	movs	r3, #2
 800ba0a:	e00b      	b.n	800ba24 <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800ba0c:	7afb      	ldrb	r3, [r7, #11]
 800ba0e:	4619      	mov	r1, r3
 800ba10:	68f8      	ldr	r0, [r7, #12]
 800ba12:	f7ff fe8e 	bl	800b732 <USBH_MSC_RdWrProcess>
 800ba16:	4603      	mov	r3, r0
 800ba18:	2b01      	cmp	r3, #1
 800ba1a:	d0e0      	beq.n	800b9de <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800ba1c:	697b      	ldr	r3, [r7, #20]
 800ba1e:	2201      	movs	r2, #1
 800ba20:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800ba22:	2300      	movs	r3, #0
}
 800ba24:	4618      	mov	r0, r3
 800ba26:	3718      	adds	r7, #24
 800ba28:	46bd      	mov	sp, r7
 800ba2a:	bd80      	pop	{r7, pc}

0800ba2c <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b088      	sub	sp, #32
 800ba30:	af02      	add	r7, sp, #8
 800ba32:	60f8      	str	r0, [r7, #12]
 800ba34:	607a      	str	r2, [r7, #4]
 800ba36:	603b      	str	r3, [r7, #0]
 800ba38:	460b      	mov	r3, r1
 800ba3a:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ba42:	69db      	ldr	r3, [r3, #28]
 800ba44:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ba4c:	b2db      	uxtb	r3, r3
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d00e      	beq.n	800ba70 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	781b      	ldrb	r3, [r3, #0]
 800ba56:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800ba58:	2b0b      	cmp	r3, #11
 800ba5a:	d109      	bne.n	800ba70 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800ba5c:	7afb      	ldrb	r3, [r7, #11]
 800ba5e:	697a      	ldr	r2, [r7, #20]
 800ba60:	2134      	movs	r1, #52	; 0x34
 800ba62:	fb01 f303 	mul.w	r3, r1, r3
 800ba66:	4413      	add	r3, r2
 800ba68:	3390      	adds	r3, #144	; 0x90
 800ba6a:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800ba6c:	2b01      	cmp	r3, #1
 800ba6e:	d001      	beq.n	800ba74 <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800ba70:	2302      	movs	r3, #2
 800ba72:	e040      	b.n	800baf6 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800ba74:	697b      	ldr	r3, [r7, #20]
 800ba76:	2207      	movs	r2, #7
 800ba78:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800ba7a:	7afb      	ldrb	r3, [r7, #11]
 800ba7c:	697a      	ldr	r2, [r7, #20]
 800ba7e:	2134      	movs	r1, #52	; 0x34
 800ba80:	fb01 f303 	mul.w	r3, r1, r3
 800ba84:	4413      	add	r3, r2
 800ba86:	3390      	adds	r3, #144	; 0x90
 800ba88:	2207      	movs	r2, #7
 800ba8a:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800ba8c:	7afb      	ldrb	r3, [r7, #11]
 800ba8e:	b29a      	uxth	r2, r3
 800ba90:	697b      	ldr	r3, [r7, #20]
 800ba92:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800ba96:	7af9      	ldrb	r1, [r7, #11]
 800ba98:	6a3b      	ldr	r3, [r7, #32]
 800ba9a:	9300      	str	r3, [sp, #0]
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	687a      	ldr	r2, [r7, #4]
 800baa0:	68f8      	ldr	r0, [r7, #12]
 800baa2:	f000 fca7 	bl	800c3f4 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800baac:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800baae:	e016      	b.n	800bade <USBH_MSC_Write+0xb2>
  {
    if(((phost->Timer - timeout) >  (10000U * length)) || (phost->device.is_connected == 0U))
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800bab6:	693b      	ldr	r3, [r7, #16]
 800bab8:	1ad2      	subs	r2, r2, r3
 800baba:	6a3b      	ldr	r3, [r7, #32]
 800babc:	f242 7110 	movw	r1, #10000	; 0x2710
 800bac0:	fb01 f303 	mul.w	r3, r1, r3
 800bac4:	429a      	cmp	r2, r3
 800bac6:	d805      	bhi.n	800bad4 <USBH_MSC_Write+0xa8>
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bace:	b2db      	uxtb	r3, r3
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d104      	bne.n	800bade <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800bad4:	697b      	ldr	r3, [r7, #20]
 800bad6:	2201      	movs	r2, #1
 800bad8:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800bada:	2302      	movs	r3, #2
 800badc:	e00b      	b.n	800baf6 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800bade:	7afb      	ldrb	r3, [r7, #11]
 800bae0:	4619      	mov	r1, r3
 800bae2:	68f8      	ldr	r0, [r7, #12]
 800bae4:	f7ff fe25 	bl	800b732 <USBH_MSC_RdWrProcess>
 800bae8:	4603      	mov	r3, r0
 800baea:	2b01      	cmp	r3, #1
 800baec:	d0e0      	beq.n	800bab0 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800baee:	697b      	ldr	r3, [r7, #20]
 800baf0:	2201      	movs	r2, #1
 800baf2:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800baf4:	2300      	movs	r3, #0
}
 800baf6:	4618      	mov	r0, r3
 800baf8:	3718      	adds	r7, #24
 800bafa:	46bd      	mov	sp, r7
 800bafc:	bd80      	pop	{r7, pc}

0800bafe <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800bafe:	b580      	push	{r7, lr}
 800bb00:	b082      	sub	sp, #8
 800bb02:	af00      	add	r7, sp, #0
 800bb04:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	2221      	movs	r2, #33	; 0x21
 800bb0a:	741a      	strb	r2, [r3, #16]
                                                 | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	22ff      	movs	r2, #255	; 0xff
 800bb10:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	2200      	movs	r2, #0
 800bb16:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	2200      	movs	r2, #0
 800bb22:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 800bb24:	2200      	movs	r2, #0
 800bb26:	2100      	movs	r1, #0
 800bb28:	6878      	ldr	r0, [r7, #4]
 800bb2a:	f000 ff15 	bl	800c958 <USBH_CtlReq>
 800bb2e:	4603      	mov	r3, r0
}
 800bb30:	4618      	mov	r0, r3
 800bb32:	3708      	adds	r7, #8
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bd80      	pop	{r7, pc}

0800bb38 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b082      	sub	sp, #8
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
 800bb40:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	22a1      	movs	r2, #161	; 0xa1
 800bb46:	741a      	strb	r2, [r3, #16]
                                                 | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	22fe      	movs	r2, #254	; 0xfe
 800bb4c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	2200      	movs	r2, #0
 800bb52:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	2200      	movs	r2, #0
 800bb58:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	2201      	movs	r2, #1
 800bb5e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800bb60:	2201      	movs	r2, #1
 800bb62:	6839      	ldr	r1, [r7, #0]
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f000 fef7 	bl	800c958 <USBH_CtlReq>
 800bb6a:	4603      	mov	r3, r0
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3708      	adds	r7, #8
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800bb74:	b480      	push	{r7}
 800bb76:	b085      	sub	sp, #20
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bb82:	69db      	ldr	r3, [r3, #28]
 800bb84:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	4a09      	ldr	r2, [pc, #36]	; (800bbb0 <USBH_MSC_BOT_Init+0x3c>)
 800bb8a:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	4a09      	ldr	r2, [pc, #36]	; (800bbb4 <USBH_MSC_BOT_Init+0x40>)
 800bb90:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	2201      	movs	r2, #1
 800bb96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	2201      	movs	r2, #1
 800bb9e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800bba2:	2300      	movs	r3, #0
}
 800bba4:	4618      	mov	r0, r3
 800bba6:	3714      	adds	r7, #20
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbae:	4770      	bx	lr
 800bbb0:	43425355 	.word	0x43425355
 800bbb4:	20304050 	.word	0x20304050

0800bbb8 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process (USBH_HandleTypeDef *phost, uint8_t lun)
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b088      	sub	sp, #32
 800bbbc:	af02      	add	r7, sp, #8
 800bbbe:	6078      	str	r0, [r7, #4]
 800bbc0:	460b      	mov	r3, r1
 800bbc2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800bbc4:	2301      	movs	r3, #1
 800bbc6:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800bbc8:	2301      	movs	r3, #1
 800bbca:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800bbcc:	2301      	movs	r3, #1
 800bbce:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bbda:	69db      	ldr	r3, [r3, #28]
 800bbdc:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800bbde:	2300      	movs	r3, #0
 800bbe0:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800bbe2:	693b      	ldr	r3, [r7, #16]
 800bbe4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bbe8:	3b01      	subs	r3, #1
 800bbea:	2b0a      	cmp	r3, #10
 800bbec:	f200 81a1 	bhi.w	800bf32 <USBH_MSC_BOT_Process+0x37a>
 800bbf0:	a201      	add	r2, pc, #4	; (adr r2, 800bbf8 <USBH_MSC_BOT_Process+0x40>)
 800bbf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbf6:	bf00      	nop
 800bbf8:	0800bc25 	.word	0x0800bc25
 800bbfc:	0800bc4f 	.word	0x0800bc4f
 800bc00:	0800bcb9 	.word	0x0800bcb9
 800bc04:	0800bcd7 	.word	0x0800bcd7
 800bc08:	0800bd5b 	.word	0x0800bd5b
 800bc0c:	0800bd7f 	.word	0x0800bd7f
 800bc10:	0800be19 	.word	0x0800be19
 800bc14:	0800be35 	.word	0x0800be35
 800bc18:	0800be87 	.word	0x0800be87
 800bc1c:	0800beb7 	.word	0x0800beb7
 800bc20:	0800bf19 	.word	0x0800bf19
  {
  case BOT_SEND_CBW:
    MSC_Handle->hbot.cbw.field.LUN = lun;
 800bc24:	693b      	ldr	r3, [r7, #16]
 800bc26:	78fa      	ldrb	r2, [r7, #3]
 800bc28:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800bc2c:	693b      	ldr	r3, [r7, #16]
 800bc2e:	2202      	movs	r2, #2
 800bc30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    USBH_BulkSendData (phost, MSC_Handle->hbot.cbw.data,
 800bc34:	693b      	ldr	r3, [r7, #16]
 800bc36:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800bc3a:	693b      	ldr	r3, [r7, #16]
 800bc3c:	795a      	ldrb	r2, [r3, #5]
 800bc3e:	2301      	movs	r3, #1
 800bc40:	9300      	str	r3, [sp, #0]
 800bc42:	4613      	mov	r3, r2
 800bc44:	221f      	movs	r2, #31
 800bc46:	6878      	ldr	r0, [r7, #4]
 800bc48:	f001 f897 	bl	800cd7a <USBH_BulkSendData>
                       BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

    break;
 800bc4c:	e180      	b.n	800bf50 <USBH_MSC_BOT_Process+0x398>

  case BOT_SEND_CBW_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800bc4e:	693b      	ldr	r3, [r7, #16]
 800bc50:	795b      	ldrb	r3, [r3, #5]
 800bc52:	4619      	mov	r1, r3
 800bc54:	6878      	ldr	r0, [r7, #4]
 800bc56:	f002 fc69 	bl	800e52c <USBH_LL_GetURBState>
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	753b      	strb	r3, [r7, #20]

    if(URB_Status == USBH_URB_DONE)
 800bc5e:	7d3b      	ldrb	r3, [r7, #20]
 800bc60:	2b01      	cmp	r3, #1
 800bc62:	d118      	bne.n	800bc96 <USBH_MSC_BOT_Process+0xde>
    {
      if ( MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800bc64:	693b      	ldr	r3, [r7, #16]
 800bc66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d00f      	beq.n	800bc8c <USBH_MSC_BOT_Process+0xd4>
      {
        /* If there is Data Transfer Stage */
        if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800bc6c:	693b      	ldr	r3, [r7, #16]
 800bc6e:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800bc72:	b25b      	sxtb	r3, r3
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	da04      	bge.n	800bc82 <USBH_MSC_BOT_Process+0xca>
        {
          /* Data Direction is IN */
          MSC_Handle->hbot.state = BOT_DATA_IN;
 800bc78:	693b      	ldr	r3, [r7, #16]
 800bc7a:	2203      	movs	r2, #3
 800bc7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_URB_EVENT, 0U);
#endif
      }
    }
    break;
 800bc80:	e159      	b.n	800bf36 <USBH_MSC_BOT_Process+0x37e>
          MSC_Handle->hbot.state = BOT_DATA_OUT;
 800bc82:	693b      	ldr	r3, [r7, #16]
 800bc84:	2205      	movs	r2, #5
 800bc86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bc8a:	e154      	b.n	800bf36 <USBH_MSC_BOT_Process+0x37e>
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800bc8c:	693b      	ldr	r3, [r7, #16]
 800bc8e:	2207      	movs	r2, #7
 800bc90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bc94:	e14f      	b.n	800bf36 <USBH_MSC_BOT_Process+0x37e>
    else if(URB_Status == USBH_URB_NOTREADY)
 800bc96:	7d3b      	ldrb	r3, [r7, #20]
 800bc98:	2b02      	cmp	r3, #2
 800bc9a:	d104      	bne.n	800bca6 <USBH_MSC_BOT_Process+0xee>
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bc9c:	693b      	ldr	r3, [r7, #16]
 800bc9e:	2201      	movs	r2, #1
 800bca0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bca4:	e147      	b.n	800bf36 <USBH_MSC_BOT_Process+0x37e>
      if(URB_Status == USBH_URB_STALL)
 800bca6:	7d3b      	ldrb	r3, [r7, #20]
 800bca8:	2b05      	cmp	r3, #5
 800bcaa:	f040 8144 	bne.w	800bf36 <USBH_MSC_BOT_Process+0x37e>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800bcae:	693b      	ldr	r3, [r7, #16]
 800bcb0:	220a      	movs	r2, #10
 800bcb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bcb6:	e13e      	b.n	800bf36 <USBH_MSC_BOT_Process+0x37e>

  case BOT_DATA_IN:
    /* Send first packet */
    USBH_BulkReceiveData (phost, MSC_Handle->hbot.pbuf,
 800bcb8:	693b      	ldr	r3, [r7, #16]
 800bcba:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800bcbe:	693b      	ldr	r3, [r7, #16]
 800bcc0:	895a      	ldrh	r2, [r3, #10]
 800bcc2:	693b      	ldr	r3, [r7, #16]
 800bcc4:	791b      	ldrb	r3, [r3, #4]
 800bcc6:	6878      	ldr	r0, [r7, #4]
 800bcc8:	f001 f87c 	bl	800cdc4 <USBH_BulkReceiveData>
                          MSC_Handle->InEpSize, MSC_Handle->InPipe);

    MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800bccc:	693b      	ldr	r3, [r7, #16]
 800bcce:	2204      	movs	r2, #4
 800bcd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    break;
 800bcd4:	e13c      	b.n	800bf50 <USBH_MSC_BOT_Process+0x398>

  case BOT_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800bcd6:	693b      	ldr	r3, [r7, #16]
 800bcd8:	791b      	ldrb	r3, [r3, #4]
 800bcda:	4619      	mov	r1, r3
 800bcdc:	6878      	ldr	r0, [r7, #4]
 800bcde:	f002 fc25 	bl	800e52c <USBH_LL_GetURBState>
 800bce2:	4603      	mov	r3, r0
 800bce4:	753b      	strb	r3, [r7, #20]

    if(URB_Status == USBH_URB_DONE)
 800bce6:	7d3b      	ldrb	r3, [r7, #20]
 800bce8:	2b01      	cmp	r3, #1
 800bcea:	d12d      	bne.n	800bd48 <USBH_MSC_BOT_Process+0x190>
    {
      /* Adjust Data pointer and data length */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800bcec:	693b      	ldr	r3, [r7, #16]
 800bcee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bcf0:	693a      	ldr	r2, [r7, #16]
 800bcf2:	8952      	ldrh	r2, [r2, #10]
 800bcf4:	4293      	cmp	r3, r2
 800bcf6:	d910      	bls.n	800bd1a <USBH_MSC_BOT_Process+0x162>
      {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800bcf8:	693b      	ldr	r3, [r7, #16]
 800bcfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bcfe:	693a      	ldr	r2, [r7, #16]
 800bd00:	8952      	ldrh	r2, [r2, #10]
 800bd02:	441a      	add	r2, r3
 800bd04:	693b      	ldr	r3, [r7, #16]
 800bd06:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800bd0a:	693b      	ldr	r3, [r7, #16]
 800bd0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd0e:	693a      	ldr	r2, [r7, #16]
 800bd10:	8952      	ldrh	r2, [r2, #10]
 800bd12:	1a9a      	subs	r2, r3, r2
 800bd14:	693b      	ldr	r3, [r7, #16]
 800bd16:	65da      	str	r2, [r3, #92]	; 0x5c
 800bd18:	e002      	b.n	800bd20 <USBH_MSC_BOT_Process+0x168>
      }
      else
      {
        MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800bd1a:	693b      	ldr	r3, [r7, #16]
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* More Data To be Received */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800bd20:	693b      	ldr	r3, [r7, #16]
 800bd22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d00a      	beq.n	800bd3e <USBH_MSC_BOT_Process+0x186>
      {
        /* Send next packet */
        USBH_BulkReceiveData (phost, MSC_Handle->hbot.pbuf,
 800bd28:	693b      	ldr	r3, [r7, #16]
 800bd2a:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800bd2e:	693b      	ldr	r3, [r7, #16]
 800bd30:	895a      	ldrh	r2, [r3, #10]
 800bd32:	693b      	ldr	r3, [r7, #16]
 800bd34:	791b      	ldrb	r3, [r3, #4]
 800bd36:	6878      	ldr	r0, [r7, #4]
 800bd38:	f001 f844 	bl	800cdc4 <USBH_BulkReceiveData>
#endif
    }
    else
    {
    }
    break;
 800bd3c:	e0fd      	b.n	800bf3a <USBH_MSC_BOT_Process+0x382>
        MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800bd3e:	693b      	ldr	r3, [r7, #16]
 800bd40:	2207      	movs	r2, #7
 800bd42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bd46:	e0f8      	b.n	800bf3a <USBH_MSC_BOT_Process+0x382>
    else if(URB_Status == USBH_URB_STALL)
 800bd48:	7d3b      	ldrb	r3, [r7, #20]
 800bd4a:	2b05      	cmp	r3, #5
 800bd4c:	f040 80f5 	bne.w	800bf3a <USBH_MSC_BOT_Process+0x382>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800bd50:	693b      	ldr	r3, [r7, #16]
 800bd52:	2209      	movs	r2, #9
 800bd54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bd58:	e0ef      	b.n	800bf3a <USBH_MSC_BOT_Process+0x382>

  case BOT_DATA_OUT:

    USBH_BulkSendData (phost, MSC_Handle->hbot.pbuf,
 800bd5a:	693b      	ldr	r3, [r7, #16]
 800bd5c:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800bd60:	693b      	ldr	r3, [r7, #16]
 800bd62:	891a      	ldrh	r2, [r3, #8]
 800bd64:	693b      	ldr	r3, [r7, #16]
 800bd66:	7958      	ldrb	r0, [r3, #5]
 800bd68:	2301      	movs	r3, #1
 800bd6a:	9300      	str	r3, [sp, #0]
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	6878      	ldr	r0, [r7, #4]
 800bd70:	f001 f803 	bl	800cd7a <USBH_BulkSendData>
                       MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

    MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800bd74:	693b      	ldr	r3, [r7, #16]
 800bd76:	2206      	movs	r2, #6
 800bd78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bd7c:	e0e8      	b.n	800bf50 <USBH_MSC_BOT_Process+0x398>

  case BOT_DATA_OUT_WAIT:
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800bd7e:	693b      	ldr	r3, [r7, #16]
 800bd80:	795b      	ldrb	r3, [r3, #5]
 800bd82:	4619      	mov	r1, r3
 800bd84:	6878      	ldr	r0, [r7, #4]
 800bd86:	f002 fbd1 	bl	800e52c <USBH_LL_GetURBState>
 800bd8a:	4603      	mov	r3, r0
 800bd8c:	753b      	strb	r3, [r7, #20]

    if(URB_Status == USBH_URB_DONE)
 800bd8e:	7d3b      	ldrb	r3, [r7, #20]
 800bd90:	2b01      	cmp	r3, #1
 800bd92:	d130      	bne.n	800bdf6 <USBH_MSC_BOT_Process+0x23e>
    {
      /* Adjust Data pointer and data length */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800bd94:	693b      	ldr	r3, [r7, #16]
 800bd96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd98:	693a      	ldr	r2, [r7, #16]
 800bd9a:	8912      	ldrh	r2, [r2, #8]
 800bd9c:	4293      	cmp	r3, r2
 800bd9e:	d910      	bls.n	800bdc2 <USBH_MSC_BOT_Process+0x20a>
      {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800bda0:	693b      	ldr	r3, [r7, #16]
 800bda2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bda6:	693a      	ldr	r2, [r7, #16]
 800bda8:	8912      	ldrh	r2, [r2, #8]
 800bdaa:	441a      	add	r2, r3
 800bdac:	693b      	ldr	r3, [r7, #16]
 800bdae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800bdb2:	693b      	ldr	r3, [r7, #16]
 800bdb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bdb6:	693a      	ldr	r2, [r7, #16]
 800bdb8:	8912      	ldrh	r2, [r2, #8]
 800bdba:	1a9a      	subs	r2, r3, r2
 800bdbc:	693b      	ldr	r3, [r7, #16]
 800bdbe:	65da      	str	r2, [r3, #92]	; 0x5c
 800bdc0:	e002      	b.n	800bdc8 <USBH_MSC_BOT_Process+0x210>
      }
      else
      {
        MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800bdc2:	693b      	ldr	r3, [r7, #16]
 800bdc4:	2200      	movs	r2, #0
 800bdc6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* More Data To be Sent */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800bdc8:	693b      	ldr	r3, [r7, #16]
 800bdca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d00d      	beq.n	800bdec <USBH_MSC_BOT_Process+0x234>
      {
        USBH_BulkSendData (phost, MSC_Handle->hbot.pbuf,
 800bdd0:	693b      	ldr	r3, [r7, #16]
 800bdd2:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800bdd6:	693b      	ldr	r3, [r7, #16]
 800bdd8:	891a      	ldrh	r2, [r3, #8]
 800bdda:	693b      	ldr	r3, [r7, #16]
 800bddc:	7958      	ldrb	r0, [r3, #5]
 800bdde:	2301      	movs	r3, #1
 800bde0:	9300      	str	r3, [sp, #0]
 800bde2:	4603      	mov	r3, r0
 800bde4:	6878      	ldr	r0, [r7, #4]
 800bde6:	f000 ffc8 	bl	800cd7a <USBH_BulkSendData>
#endif
    }
    else
    {
    }
    break;
 800bdea:	e0a8      	b.n	800bf3e <USBH_MSC_BOT_Process+0x386>
        MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800bdec:	693b      	ldr	r3, [r7, #16]
 800bdee:	2207      	movs	r2, #7
 800bdf0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bdf4:	e0a3      	b.n	800bf3e <USBH_MSC_BOT_Process+0x386>
    else if(URB_Status == USBH_URB_NOTREADY)
 800bdf6:	7d3b      	ldrb	r3, [r7, #20]
 800bdf8:	2b02      	cmp	r3, #2
 800bdfa:	d104      	bne.n	800be06 <USBH_MSC_BOT_Process+0x24e>
      MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800bdfc:	693b      	ldr	r3, [r7, #16]
 800bdfe:	2205      	movs	r2, #5
 800be00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800be04:	e09b      	b.n	800bf3e <USBH_MSC_BOT_Process+0x386>
    else if(URB_Status == USBH_URB_STALL)
 800be06:	7d3b      	ldrb	r3, [r7, #20]
 800be08:	2b05      	cmp	r3, #5
 800be0a:	f040 8098 	bne.w	800bf3e <USBH_MSC_BOT_Process+0x386>
      MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800be0e:	693b      	ldr	r3, [r7, #16]
 800be10:	220a      	movs	r2, #10
 800be12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800be16:	e092      	b.n	800bf3e <USBH_MSC_BOT_Process+0x386>

  case BOT_RECEIVE_CSW:

    USBH_BulkReceiveData (phost, MSC_Handle->hbot.csw.data,
 800be18:	693b      	ldr	r3, [r7, #16]
 800be1a:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800be1e:	693b      	ldr	r3, [r7, #16]
 800be20:	791b      	ldrb	r3, [r3, #4]
 800be22:	220d      	movs	r2, #13
 800be24:	6878      	ldr	r0, [r7, #4]
 800be26:	f000 ffcd 	bl	800cdc4 <USBH_BulkReceiveData>
                          BOT_CSW_LENGTH, MSC_Handle->InPipe);

    MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800be2a:	693b      	ldr	r3, [r7, #16]
 800be2c:	2208      	movs	r2, #8
 800be2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800be32:	e08d      	b.n	800bf50 <USBH_MSC_BOT_Process+0x398>

  case BOT_RECEIVE_CSW_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800be34:	693b      	ldr	r3, [r7, #16]
 800be36:	791b      	ldrb	r3, [r3, #4]
 800be38:	4619      	mov	r1, r3
 800be3a:	6878      	ldr	r0, [r7, #4]
 800be3c:	f002 fb76 	bl	800e52c <USBH_LL_GetURBState>
 800be40:	4603      	mov	r3, r0
 800be42:	753b      	strb	r3, [r7, #20]

    /* Decode CSW */
    if(URB_Status == USBH_URB_DONE)
 800be44:	7d3b      	ldrb	r3, [r7, #20]
 800be46:	2b01      	cmp	r3, #1
 800be48:	d115      	bne.n	800be76 <USBH_MSC_BOT_Process+0x2be>
    {
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800be4a:	693b      	ldr	r3, [r7, #16]
 800be4c:	2201      	movs	r2, #1
 800be4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800be52:	693b      	ldr	r3, [r7, #16]
 800be54:	2201      	movs	r2, #1
 800be56:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      CSW_Status = USBH_MSC_DecodeCSW(phost);
 800be5a:	6878      	ldr	r0, [r7, #4]
 800be5c:	f000 f8aa 	bl	800bfb4 <USBH_MSC_DecodeCSW>
 800be60:	4603      	mov	r3, r0
 800be62:	757b      	strb	r3, [r7, #21]

      if(CSW_Status == BOT_CSW_CMD_PASSED)
 800be64:	7d7b      	ldrb	r3, [r7, #21]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d102      	bne.n	800be70 <USBH_MSC_BOT_Process+0x2b8>
      {
        status = USBH_OK;
 800be6a:	2300      	movs	r3, #0
 800be6c:	75fb      	strb	r3, [r7, #23]
#endif
    }
    else
    {
    }
    break;
 800be6e:	e068      	b.n	800bf42 <USBH_MSC_BOT_Process+0x38a>
        status = USBH_FAIL;
 800be70:	2302      	movs	r3, #2
 800be72:	75fb      	strb	r3, [r7, #23]
    break;
 800be74:	e065      	b.n	800bf42 <USBH_MSC_BOT_Process+0x38a>
    else if(URB_Status == USBH_URB_STALL)
 800be76:	7d3b      	ldrb	r3, [r7, #20]
 800be78:	2b05      	cmp	r3, #5
 800be7a:	d162      	bne.n	800bf42 <USBH_MSC_BOT_Process+0x38a>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800be7c:	693b      	ldr	r3, [r7, #16]
 800be7e:	2209      	movs	r2, #9
 800be80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800be84:	e05d      	b.n	800bf42 <USBH_MSC_BOT_Process+0x38a>

  case BOT_ERROR_IN:
    error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800be86:	78fb      	ldrb	r3, [r7, #3]
 800be88:	2200      	movs	r2, #0
 800be8a:	4619      	mov	r1, r3
 800be8c:	6878      	ldr	r0, [r7, #4]
 800be8e:	f000 f865 	bl	800bf5c <USBH_MSC_BOT_Abort>
 800be92:	4603      	mov	r3, r0
 800be94:	75bb      	strb	r3, [r7, #22]

    if (error == USBH_OK)
 800be96:	7dbb      	ldrb	r3, [r7, #22]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d104      	bne.n	800bea6 <USBH_MSC_BOT_Process+0x2ee>
    {
      MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800be9c:	693b      	ldr	r3, [r7, #16]
 800be9e:	2207      	movs	r2, #7
 800bea0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
    }
    else
    {
    }
    break;
 800bea4:	e04f      	b.n	800bf46 <USBH_MSC_BOT_Process+0x38e>
    else if (error == USBH_UNRECOVERED_ERROR)
 800bea6:	7dbb      	ldrb	r3, [r7, #22]
 800bea8:	2b04      	cmp	r3, #4
 800beaa:	d14c      	bne.n	800bf46 <USBH_MSC_BOT_Process+0x38e>
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800beac:	693b      	ldr	r3, [r7, #16]
 800beae:	220b      	movs	r2, #11
 800beb0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800beb4:	e047      	b.n	800bf46 <USBH_MSC_BOT_Process+0x38e>

  case BOT_ERROR_OUT:
    error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800beb6:	78fb      	ldrb	r3, [r7, #3]
 800beb8:	2201      	movs	r2, #1
 800beba:	4619      	mov	r1, r3
 800bebc:	6878      	ldr	r0, [r7, #4]
 800bebe:	f000 f84d 	bl	800bf5c <USBH_MSC_BOT_Abort>
 800bec2:	4603      	mov	r3, r0
 800bec4:	75bb      	strb	r3, [r7, #22]

    if (error == USBH_OK)
 800bec6:	7dbb      	ldrb	r3, [r7, #22]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d11d      	bne.n	800bf08 <USBH_MSC_BOT_Process+0x350>
    {

      toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800becc:	693b      	ldr	r3, [r7, #16]
 800bece:	795b      	ldrb	r3, [r3, #5]
 800bed0:	4619      	mov	r1, r3
 800bed2:	6878      	ldr	r0, [r7, #4]
 800bed4:	f002 fb87 	bl	800e5e6 <USBH_LL_GetToggle>
 800bed8:	4603      	mov	r3, r0
 800beda:	73fb      	strb	r3, [r7, #15]
      USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800bedc:	693b      	ldr	r3, [r7, #16]
 800bede:	7959      	ldrb	r1, [r3, #5]
 800bee0:	7bfb      	ldrb	r3, [r7, #15]
 800bee2:	f1c3 0301 	rsb	r3, r3, #1
 800bee6:	b2db      	uxtb	r3, r3
 800bee8:	461a      	mov	r2, r3
 800beea:	6878      	ldr	r0, [r7, #4]
 800beec:	f002 fb48 	bl	800e580 <USBH_LL_SetToggle>
      USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800bef0:	693b      	ldr	r3, [r7, #16]
 800bef2:	791b      	ldrb	r3, [r3, #4]
 800bef4:	2200      	movs	r2, #0
 800bef6:	4619      	mov	r1, r3
 800bef8:	6878      	ldr	r0, [r7, #4]
 800befa:	f002 fb41 	bl	800e580 <USBH_LL_SetToggle>
      MSC_Handle->hbot.state = BOT_ERROR_IN;
 800befe:	693b      	ldr	r3, [r7, #16]
 800bf00:	2209      	movs	r2, #9
 800bf02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (error == USBH_UNRECOVERED_ERROR)
      {
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
    }
    break;
 800bf06:	e020      	b.n	800bf4a <USBH_MSC_BOT_Process+0x392>
      if (error == USBH_UNRECOVERED_ERROR)
 800bf08:	7dbb      	ldrb	r3, [r7, #22]
 800bf0a:	2b04      	cmp	r3, #4
 800bf0c:	d11d      	bne.n	800bf4a <USBH_MSC_BOT_Process+0x392>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800bf0e:	693b      	ldr	r3, [r7, #16]
 800bf10:	220b      	movs	r2, #11
 800bf12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bf16:	e018      	b.n	800bf4a <USBH_MSC_BOT_Process+0x392>


  case BOT_UNRECOVERED_ERROR:
    status = USBH_MSC_BOT_REQ_Reset(phost);
 800bf18:	6878      	ldr	r0, [r7, #4]
 800bf1a:	f7ff fdf0 	bl	800bafe <USBH_MSC_BOT_REQ_Reset>
 800bf1e:	4603      	mov	r3, r0
 800bf20:	75fb      	strb	r3, [r7, #23]
    if ( status == USBH_OK)
 800bf22:	7dfb      	ldrb	r3, [r7, #23]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d112      	bne.n	800bf4e <USBH_MSC_BOT_Process+0x396>
    {
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bf28:	693b      	ldr	r3, [r7, #16]
 800bf2a:	2201      	movs	r2, #1
 800bf2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    }
    break;
 800bf30:	e00d      	b.n	800bf4e <USBH_MSC_BOT_Process+0x396>

  default:
    break;
 800bf32:	bf00      	nop
 800bf34:	e00c      	b.n	800bf50 <USBH_MSC_BOT_Process+0x398>
    break;
 800bf36:	bf00      	nop
 800bf38:	e00a      	b.n	800bf50 <USBH_MSC_BOT_Process+0x398>
    break;
 800bf3a:	bf00      	nop
 800bf3c:	e008      	b.n	800bf50 <USBH_MSC_BOT_Process+0x398>
    break;
 800bf3e:	bf00      	nop
 800bf40:	e006      	b.n	800bf50 <USBH_MSC_BOT_Process+0x398>
    break;
 800bf42:	bf00      	nop
 800bf44:	e004      	b.n	800bf50 <USBH_MSC_BOT_Process+0x398>
    break;
 800bf46:	bf00      	nop
 800bf48:	e002      	b.n	800bf50 <USBH_MSC_BOT_Process+0x398>
    break;
 800bf4a:	bf00      	nop
 800bf4c:	e000      	b.n	800bf50 <USBH_MSC_BOT_Process+0x398>
    break;
 800bf4e:	bf00      	nop
  }
  return status;
 800bf50:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf52:	4618      	mov	r0, r3
 800bf54:	3718      	adds	r7, #24
 800bf56:	46bd      	mov	sp, r7
 800bf58:	bd80      	pop	{r7, pc}
 800bf5a:	bf00      	nop

0800bf5c <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800bf5c:	b580      	push	{r7, lr}
 800bf5e:	b084      	sub	sp, #16
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	6078      	str	r0, [r7, #4]
 800bf64:	460b      	mov	r3, r1
 800bf66:	70fb      	strb	r3, [r7, #3]
 800bf68:	4613      	mov	r3, r2
 800bf6a:	70bb      	strb	r3, [r7, #2]
  USBH_StatusTypeDef status = USBH_FAIL;
 800bf6c:	2302      	movs	r3, #2
 800bf6e:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bf76:	69db      	ldr	r3, [r3, #28]
 800bf78:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800bf7a:	78bb      	ldrb	r3, [r7, #2]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d002      	beq.n	800bf86 <USBH_MSC_BOT_Abort+0x2a>
 800bf80:	2b01      	cmp	r3, #1
 800bf82:	d009      	beq.n	800bf98 <USBH_MSC_BOT_Abort+0x3c>
    /*send ClrFeature on Bulk OUT endpoint */
    status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
    break;

  default:
    break;
 800bf84:	e011      	b.n	800bfaa <USBH_MSC_BOT_Abort+0x4e>
    status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800bf86:	68bb      	ldr	r3, [r7, #8]
 800bf88:	79db      	ldrb	r3, [r3, #7]
 800bf8a:	4619      	mov	r1, r3
 800bf8c:	6878      	ldr	r0, [r7, #4]
 800bf8e:	f000 fcbf 	bl	800c910 <USBH_ClrFeature>
 800bf92:	4603      	mov	r3, r0
 800bf94:	73fb      	strb	r3, [r7, #15]
    break;
 800bf96:	e008      	b.n	800bfaa <USBH_MSC_BOT_Abort+0x4e>
    status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800bf98:	68bb      	ldr	r3, [r7, #8]
 800bf9a:	799b      	ldrb	r3, [r3, #6]
 800bf9c:	4619      	mov	r1, r3
 800bf9e:	6878      	ldr	r0, [r7, #4]
 800bfa0:	f000 fcb6 	bl	800c910 <USBH_ClrFeature>
 800bfa4:	4603      	mov	r3, r0
 800bfa6:	73fb      	strb	r3, [r7, #15]
    break;
 800bfa8:	bf00      	nop
  }
  return status;
 800bfaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfac:	4618      	mov	r0, r3
 800bfae:	3710      	adds	r7, #16
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	bd80      	pop	{r7, pc}

0800bfb4 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b084      	sub	sp, #16
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bfc2:	69db      	ldr	r3, [r3, #28]
 800bfc4:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800bfc6:	2301      	movs	r3, #1
 800bfc8:	73fb      	strb	r3, [r7, #15]

    /*Checking if the transfer length is different than 13*/
    if(USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800bfca:	68bb      	ldr	r3, [r7, #8]
 800bfcc:	791b      	ldrb	r3, [r3, #4]
 800bfce:	4619      	mov	r1, r3
 800bfd0:	6878      	ldr	r0, [r7, #4]
 800bfd2:	f002 f9d3 	bl	800e37c <USBH_LL_GetLastXferSize>
 800bfd6:	4603      	mov	r3, r0
 800bfd8:	2b0d      	cmp	r3, #13
 800bfda:	d002      	beq.n	800bfe2 <USBH_MSC_DecodeCSW+0x2e>
      Device intends to transfer no data)
      (11) Ho > Do  (Host expects to send data to the device,
      Device intends to receive data from the host)*/


      status = BOT_CSW_PHASE_ERROR;
 800bfdc:	2302      	movs	r3, #2
 800bfde:	73fb      	strb	r3, [r7, #15]
 800bfe0:	e024      	b.n	800c02c <USBH_MSC_DecodeCSW+0x78>
    }
    else
    { /* CSW length is Correct */

      /* Check validity of the CSW Signature and CSWStatus */
      if(MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800bfe2:	68bb      	ldr	r3, [r7, #8]
 800bfe4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bfe6:	4a14      	ldr	r2, [pc, #80]	; (800c038 <USBH_MSC_DecodeCSW+0x84>)
 800bfe8:	4293      	cmp	r3, r2
 800bfea:	d11d      	bne.n	800c028 <USBH_MSC_DecodeCSW+0x74>
      {/* Check Condition 1. dCSWSignature is equal to 53425355h */

        if(MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800bfec:	68bb      	ldr	r3, [r7, #8]
 800bfee:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800bff0:	68bb      	ldr	r3, [r7, #8]
 800bff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bff4:	429a      	cmp	r2, r3
 800bff6:	d119      	bne.n	800c02c <USBH_MSC_DecodeCSW+0x78>
        {
          /* Check Condition 3. dCSWTag matches the dCBWTag from the
          corresponding CBW */

          if(MSC_Handle->hbot.csw.field.Status == 0U)
 800bff8:	68bb      	ldr	r3, [r7, #8]
 800bffa:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d102      	bne.n	800c008 <USBH_MSC_DecodeCSW+0x54>
            (12) Ho = Do (Host expects to send data to the device,
            Device intends to receive data from the host)

            */

            status = BOT_CSW_CMD_PASSED;
 800c002:	2300      	movs	r3, #0
 800c004:	73fb      	strb	r3, [r7, #15]
 800c006:	e011      	b.n	800c02c <USBH_MSC_DecodeCSW+0x78>
          }
          else if(MSC_Handle->hbot.csw.field.Status == 1U)
 800c008:	68bb      	ldr	r3, [r7, #8]
 800c00a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c00e:	2b01      	cmp	r3, #1
 800c010:	d102      	bne.n	800c018 <USBH_MSC_DecodeCSW+0x64>
          {
            status = BOT_CSW_CMD_FAILED;
 800c012:	2301      	movs	r3, #1
 800c014:	73fb      	strb	r3, [r7, #15]
 800c016:	e009      	b.n	800c02c <USBH_MSC_DecodeCSW+0x78>
          }

          else if(MSC_Handle->hbot.csw.field.Status == 2U)
 800c018:	68bb      	ldr	r3, [r7, #8]
 800c01a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c01e:	2b02      	cmp	r3, #2
 800c020:	d104      	bne.n	800c02c <USBH_MSC_DecodeCSW+0x78>
            Di Device intends to send data to the host)
            (13) Ho < Do (Host expects to send data to the device,
            Device intends to receive data from the host)
            */

            status = BOT_CSW_PHASE_ERROR;
 800c022:	2302      	movs	r3, #2
 800c024:	73fb      	strb	r3, [r7, #15]
 800c026:	e001      	b.n	800c02c <USBH_MSC_DecodeCSW+0x78>
      else
      {
        /* If the CSW Signature is not valid, We sall return the Phase Error to
        Upper Layers for Reset Recovery */

        status = BOT_CSW_PHASE_ERROR;
 800c028:	2302      	movs	r3, #2
 800c02a:	73fb      	strb	r3, [r7, #15]
      }
    } /* CSW Length Check*/

  return status;
 800c02c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c02e:	4618      	mov	r0, r3
 800c030:	3710      	adds	r7, #16
 800c032:	46bd      	mov	sp, r7
 800c034:	bd80      	pop	{r7, pc}
 800c036:	bf00      	nop
 800c038:	53425355 	.word	0x53425355

0800c03c <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady (USBH_HandleTypeDef *phost,
                                                uint8_t lun)
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b084      	sub	sp, #16
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
 800c044:	460b      	mov	r3, r1
 800c046:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800c048:	2302      	movs	r3, #2
 800c04a:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c052:	69db      	ldr	r3, [r3, #28]
 800c054:	60bb      	str	r3, [r7, #8]

  switch(MSC_Handle->hbot.cmd_state)
 800c056:	68bb      	ldr	r3, [r7, #8]
 800c058:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c05c:	2b01      	cmp	r3, #1
 800c05e:	d002      	beq.n	800c066 <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800c060:	2b02      	cmp	r3, #2
 800c062:	d021      	beq.n	800c0a8 <USBH_MSC_SCSI_TestUnitReady+0x6c>
  case BOT_CMD_WAIT:
    error = USBH_MSC_BOT_Process(phost, lun);
    break;

  default:
    break;
 800c064:	e028      	b.n	800c0b8 <USBH_MSC_SCSI_TestUnitReady+0x7c>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800c066:	68bb      	ldr	r3, [r7, #8]
 800c068:	2200      	movs	r2, #0
 800c06a:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	2200      	movs	r2, #0
 800c070:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c074:	68bb      	ldr	r3, [r7, #8]
 800c076:	220a      	movs	r2, #10
 800c078:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c07c:	68bb      	ldr	r3, [r7, #8]
 800c07e:	3363      	adds	r3, #99	; 0x63
 800c080:	2210      	movs	r2, #16
 800c082:	2100      	movs	r1, #0
 800c084:	4618      	mov	r0, r3
 800c086:	f007 fd22 	bl	8013ace <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800c08a:	68bb      	ldr	r3, [r7, #8]
 800c08c:	2200      	movs	r2, #0
 800c08e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c092:	68bb      	ldr	r3, [r7, #8]
 800c094:	2201      	movs	r2, #1
 800c096:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	2202      	movs	r2, #2
 800c09e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    error = USBH_BUSY;
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	73fb      	strb	r3, [r7, #15]
    break;
 800c0a6:	e007      	b.n	800c0b8 <USBH_MSC_SCSI_TestUnitReady+0x7c>
    error = USBH_MSC_BOT_Process(phost, lun);
 800c0a8:	78fb      	ldrb	r3, [r7, #3]
 800c0aa:	4619      	mov	r1, r3
 800c0ac:	6878      	ldr	r0, [r7, #4]
 800c0ae:	f7ff fd83 	bl	800bbb8 <USBH_MSC_BOT_Process>
 800c0b2:	4603      	mov	r3, r0
 800c0b4:	73fb      	strb	r3, [r7, #15]
    break;
 800c0b6:	bf00      	nop
  }

  return error;
 800c0b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0ba:	4618      	mov	r0, r3
 800c0bc:	3710      	adds	r7, #16
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	bd80      	pop	{r7, pc}

0800c0c2 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity (USBH_HandleTypeDef *phost,
                                               uint8_t lun,
                                               SCSI_CapacityTypeDef *capacity)
{
 800c0c2:	b580      	push	{r7, lr}
 800c0c4:	b086      	sub	sp, #24
 800c0c6:	af00      	add	r7, sp, #0
 800c0c8:	60f8      	str	r0, [r7, #12]
 800c0ca:	460b      	mov	r3, r1
 800c0cc:	607a      	str	r2, [r7, #4]
 800c0ce:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c0da:	69db      	ldr	r3, [r3, #28]
 800c0dc:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800c0de:	693b      	ldr	r3, [r7, #16]
 800c0e0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c0e4:	2b01      	cmp	r3, #1
 800c0e6:	d002      	beq.n	800c0ee <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800c0e8:	2b02      	cmp	r3, #2
 800c0ea:	d027      	beq.n	800c13c <USBH_MSC_SCSI_ReadCapacity+0x7a>
      capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
    }
    break;

  default:
    break;
 800c0ec:	e05f      	b.n	800c1ae <USBH_MSC_SCSI_ReadCapacity+0xec>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800c0ee:	693b      	ldr	r3, [r7, #16]
 800c0f0:	2208      	movs	r2, #8
 800c0f2:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c0f4:	693b      	ldr	r3, [r7, #16]
 800c0f6:	2280      	movs	r2, #128	; 0x80
 800c0f8:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	220a      	movs	r2, #10
 800c100:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c104:	693b      	ldr	r3, [r7, #16]
 800c106:	3363      	adds	r3, #99	; 0x63
 800c108:	2210      	movs	r2, #16
 800c10a:	2100      	movs	r1, #0
 800c10c:	4618      	mov	r0, r3
 800c10e:	f007 fcde 	bl	8013ace <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800c112:	693b      	ldr	r3, [r7, #16]
 800c114:	2225      	movs	r2, #37	; 0x25
 800c116:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c11a:	693b      	ldr	r3, [r7, #16]
 800c11c:	2201      	movs	r2, #1
 800c11e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c122:	693b      	ldr	r3, [r7, #16]
 800c124:	2202      	movs	r2, #2
 800c126:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800c12a:	693b      	ldr	r3, [r7, #16]
 800c12c:	f103 0210 	add.w	r2, r3, #16
 800c130:	693b      	ldr	r3, [r7, #16]
 800c132:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800c136:	2301      	movs	r3, #1
 800c138:	75fb      	strb	r3, [r7, #23]
    break;
 800c13a:	e038      	b.n	800c1ae <USBH_MSC_SCSI_ReadCapacity+0xec>
    error = USBH_MSC_BOT_Process(phost, lun);
 800c13c:	7afb      	ldrb	r3, [r7, #11]
 800c13e:	4619      	mov	r1, r3
 800c140:	68f8      	ldr	r0, [r7, #12]
 800c142:	f7ff fd39 	bl	800bbb8 <USBH_MSC_BOT_Process>
 800c146:	4603      	mov	r3, r0
 800c148:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800c14a:	7dfb      	ldrb	r3, [r7, #23]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d12d      	bne.n	800c1ac <USBH_MSC_SCSI_ReadCapacity+0xea>
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) |\
 800c150:	693b      	ldr	r3, [r7, #16]
 800c152:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c156:	3303      	adds	r3, #3
 800c158:	781b      	ldrb	r3, [r3, #0]
 800c15a:	461a      	mov	r2, r3
 800c15c:	693b      	ldr	r3, [r7, #16]
 800c15e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c162:	3302      	adds	r3, #2
 800c164:	781b      	ldrb	r3, [r3, #0]
 800c166:	021b      	lsls	r3, r3, #8
 800c168:	431a      	orrs	r2, r3
                           ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800c16a:	693b      	ldr	r3, [r7, #16]
 800c16c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c170:	3301      	adds	r3, #1
 800c172:	781b      	ldrb	r3, [r3, #0]
 800c174:	041b      	lsls	r3, r3, #16
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) |\
 800c176:	431a      	orrs	r2, r3
                           ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800c178:	693b      	ldr	r3, [r7, #16]
 800c17a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c17e:	781b      	ldrb	r3, [r3, #0]
 800c180:	061b      	lsls	r3, r3, #24
 800c182:	431a      	orrs	r2, r3
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) |\
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	601a      	str	r2, [r3, #0]
      capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800c188:	693b      	ldr	r3, [r7, #16]
 800c18a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c18e:	3307      	adds	r3, #7
 800c190:	781b      	ldrb	r3, [r3, #0]
 800c192:	b29a      	uxth	r2, r3
 800c194:	693b      	ldr	r3, [r7, #16]
 800c196:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c19a:	3306      	adds	r3, #6
 800c19c:	781b      	ldrb	r3, [r3, #0]
 800c19e:	b29b      	uxth	r3, r3
 800c1a0:	021b      	lsls	r3, r3, #8
 800c1a2:	b29b      	uxth	r3, r3
 800c1a4:	4313      	orrs	r3, r2
 800c1a6:	b29a      	uxth	r2, r3
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	809a      	strh	r2, [r3, #4]
    break;
 800c1ac:	bf00      	nop
  }

  return error;
 800c1ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1b0:	4618      	mov	r0, r3
 800c1b2:	3718      	adds	r7, #24
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	bd80      	pop	{r7, pc}

0800c1b8 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry (USBH_HandleTypeDef *phost, uint8_t lun,
                                          SCSI_StdInquiryDataTypeDef *inquiry)
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b086      	sub	sp, #24
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	60f8      	str	r0, [r7, #12]
 800c1c0:	460b      	mov	r3, r1
 800c1c2:	607a      	str	r2, [r7, #4]
 800c1c4:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800c1c6:	2302      	movs	r3, #2
 800c1c8:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c1d0:	69db      	ldr	r3, [r3, #28]
 800c1d2:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800c1d4:	693b      	ldr	r3, [r7, #16]
 800c1d6:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c1da:	2b01      	cmp	r3, #1
 800c1dc:	d002      	beq.n	800c1e4 <USBH_MSC_SCSI_Inquiry+0x2c>
 800c1de:	2b02      	cmp	r3, #2
 800c1e0:	d03d      	beq.n	800c25e <USBH_MSC_SCSI_Inquiry+0xa6>
      USBH_memcpy (inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
    }
    break;

  default:
    break;
 800c1e2:	e089      	b.n	800c2f8 <USBH_MSC_SCSI_Inquiry+0x140>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800c1e4:	693b      	ldr	r3, [r7, #16]
 800c1e6:	2224      	movs	r2, #36	; 0x24
 800c1e8:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c1ea:	693b      	ldr	r3, [r7, #16]
 800c1ec:	2280      	movs	r2, #128	; 0x80
 800c1ee:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c1f2:	693b      	ldr	r3, [r7, #16]
 800c1f4:	220a      	movs	r2, #10
 800c1f6:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800c1fa:	693b      	ldr	r3, [r7, #16]
 800c1fc:	3363      	adds	r3, #99	; 0x63
 800c1fe:	220a      	movs	r2, #10
 800c200:	2100      	movs	r1, #0
 800c202:	4618      	mov	r0, r3
 800c204:	f007 fc63 	bl	8013ace <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800c208:	693b      	ldr	r3, [r7, #16]
 800c20a:	2212      	movs	r2, #18
 800c20c:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800c210:	7afb      	ldrb	r3, [r7, #11]
 800c212:	015b      	lsls	r3, r3, #5
 800c214:	b2da      	uxtb	r2, r3
 800c216:	693b      	ldr	r3, [r7, #16]
 800c218:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800c21c:	693b      	ldr	r3, [r7, #16]
 800c21e:	2200      	movs	r2, #0
 800c220:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800c224:	693b      	ldr	r3, [r7, #16]
 800c226:	2200      	movs	r2, #0
 800c228:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800c22c:	693b      	ldr	r3, [r7, #16]
 800c22e:	2224      	movs	r2, #36	; 0x24
 800c230:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800c234:	693b      	ldr	r3, [r7, #16]
 800c236:	2200      	movs	r2, #0
 800c238:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c23c:	693b      	ldr	r3, [r7, #16]
 800c23e:	2201      	movs	r2, #1
 800c240:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c244:	693b      	ldr	r3, [r7, #16]
 800c246:	2202      	movs	r2, #2
 800c248:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800c24c:	693b      	ldr	r3, [r7, #16]
 800c24e:	f103 0210 	add.w	r2, r3, #16
 800c252:	693b      	ldr	r3, [r7, #16]
 800c254:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800c258:	2301      	movs	r3, #1
 800c25a:	75fb      	strb	r3, [r7, #23]
    break;
 800c25c:	e04c      	b.n	800c2f8 <USBH_MSC_SCSI_Inquiry+0x140>
    error = USBH_MSC_BOT_Process(phost, lun);
 800c25e:	7afb      	ldrb	r3, [r7, #11]
 800c260:	4619      	mov	r1, r3
 800c262:	68f8      	ldr	r0, [r7, #12]
 800c264:	f7ff fca8 	bl	800bbb8 <USBH_MSC_BOT_Process>
 800c268:	4603      	mov	r3, r0
 800c26a:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800c26c:	7dfb      	ldrb	r3, [r7, #23]
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d141      	bne.n	800c2f6 <USBH_MSC_SCSI_Inquiry+0x13e>
      USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800c272:	2222      	movs	r2, #34	; 0x22
 800c274:	2100      	movs	r1, #0
 800c276:	6878      	ldr	r0, [r7, #4]
 800c278:	f007 fc29 	bl	8013ace <memset>
      inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800c27c:	693b      	ldr	r3, [r7, #16]
 800c27e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c282:	781b      	ldrb	r3, [r3, #0]
 800c284:	f003 031f 	and.w	r3, r3, #31
 800c288:	b2da      	uxtb	r2, r3
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	705a      	strb	r2, [r3, #1]
      inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800c28e:	693b      	ldr	r3, [r7, #16]
 800c290:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c294:	781b      	ldrb	r3, [r3, #0]
 800c296:	095b      	lsrs	r3, r3, #5
 800c298:	b2da      	uxtb	r2, r3
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	701a      	strb	r2, [r3, #0]
      if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800c29e:	693b      	ldr	r3, [r7, #16]
 800c2a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c2a4:	3301      	adds	r3, #1
 800c2a6:	781b      	ldrb	r3, [r3, #0]
 800c2a8:	b25b      	sxtb	r3, r3
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	da03      	bge.n	800c2b6 <USBH_MSC_SCSI_Inquiry+0xfe>
        inquiry->RemovableMedia = 1U;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	2201      	movs	r2, #1
 800c2b2:	709a      	strb	r2, [r3, #2]
 800c2b4:	e002      	b.n	800c2bc <USBH_MSC_SCSI_Inquiry+0x104>
        inquiry->RemovableMedia = 0U;
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2200      	movs	r2, #0
 800c2ba:	709a      	strb	r2, [r3, #2]
      USBH_memcpy (inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	1cd8      	adds	r0, r3, #3
 800c2c0:	693b      	ldr	r3, [r7, #16]
 800c2c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c2c6:	3308      	adds	r3, #8
 800c2c8:	2208      	movs	r2, #8
 800c2ca:	4619      	mov	r1, r3
 800c2cc:	f007 fbf4 	bl	8013ab8 <memcpy>
      USBH_memcpy (inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	f103 000c 	add.w	r0, r3, #12
 800c2d6:	693b      	ldr	r3, [r7, #16]
 800c2d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c2dc:	3310      	adds	r3, #16
 800c2de:	2210      	movs	r2, #16
 800c2e0:	4619      	mov	r1, r3
 800c2e2:	f007 fbe9 	bl	8013ab8 <memcpy>
      USBH_memcpy (inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	331d      	adds	r3, #29
 800c2ea:	693a      	ldr	r2, [r7, #16]
 800c2ec:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800c2f0:	3220      	adds	r2, #32
 800c2f2:	6812      	ldr	r2, [r2, #0]
 800c2f4:	601a      	str	r2, [r3, #0]
    break;
 800c2f6:	bf00      	nop
  }

  return error;
 800c2f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	3718      	adds	r7, #24
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bd80      	pop	{r7, pc}

0800c302 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense (USBH_HandleTypeDef *phost,
                                               uint8_t lun,
                                               SCSI_SenseTypeDef *sense_data)
{
 800c302:	b580      	push	{r7, lr}
 800c304:	b086      	sub	sp, #24
 800c306:	af00      	add	r7, sp, #0
 800c308:	60f8      	str	r0, [r7, #12]
 800c30a:	460b      	mov	r3, r1
 800c30c:	607a      	str	r2, [r7, #4]
 800c30e:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800c310:	2302      	movs	r3, #2
 800c312:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c31a:	69db      	ldr	r3, [r3, #28]
 800c31c:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800c31e:	693b      	ldr	r3, [r7, #16]
 800c320:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c324:	2b01      	cmp	r3, #1
 800c326:	d002      	beq.n	800c32e <USBH_MSC_SCSI_RequestSense+0x2c>
 800c328:	2b02      	cmp	r3, #2
 800c32a:	d03d      	beq.n	800c3a8 <USBH_MSC_SCSI_RequestSense+0xa6>
      sense_data->ascq = MSC_Handle->hbot.pbuf[13];
    }
    break;

  default:
    break;
 800c32c:	e05d      	b.n	800c3ea <USBH_MSC_SCSI_RequestSense+0xe8>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800c32e:	693b      	ldr	r3, [r7, #16]
 800c330:	220e      	movs	r2, #14
 800c332:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c334:	693b      	ldr	r3, [r7, #16]
 800c336:	2280      	movs	r2, #128	; 0x80
 800c338:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c33c:	693b      	ldr	r3, [r7, #16]
 800c33e:	220a      	movs	r2, #10
 800c340:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c344:	693b      	ldr	r3, [r7, #16]
 800c346:	3363      	adds	r3, #99	; 0x63
 800c348:	2210      	movs	r2, #16
 800c34a:	2100      	movs	r1, #0
 800c34c:	4618      	mov	r0, r3
 800c34e:	f007 fbbe 	bl	8013ace <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800c352:	693b      	ldr	r3, [r7, #16]
 800c354:	2203      	movs	r2, #3
 800c356:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800c35a:	7afb      	ldrb	r3, [r7, #11]
 800c35c:	015b      	lsls	r3, r3, #5
 800c35e:	b2da      	uxtb	r2, r3
 800c360:	693b      	ldr	r3, [r7, #16]
 800c362:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800c366:	693b      	ldr	r3, [r7, #16]
 800c368:	2200      	movs	r2, #0
 800c36a:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800c36e:	693b      	ldr	r3, [r7, #16]
 800c370:	2200      	movs	r2, #0
 800c372:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800c376:	693b      	ldr	r3, [r7, #16]
 800c378:	220e      	movs	r2, #14
 800c37a:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800c37e:	693b      	ldr	r3, [r7, #16]
 800c380:	2200      	movs	r2, #0
 800c382:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c386:	693b      	ldr	r3, [r7, #16]
 800c388:	2201      	movs	r2, #1
 800c38a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c38e:	693b      	ldr	r3, [r7, #16]
 800c390:	2202      	movs	r2, #2
 800c392:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800c396:	693b      	ldr	r3, [r7, #16]
 800c398:	f103 0210 	add.w	r2, r3, #16
 800c39c:	693b      	ldr	r3, [r7, #16]
 800c39e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800c3a2:	2301      	movs	r3, #1
 800c3a4:	75fb      	strb	r3, [r7, #23]
    break;
 800c3a6:	e020      	b.n	800c3ea <USBH_MSC_SCSI_RequestSense+0xe8>
    error = USBH_MSC_BOT_Process(phost, lun);
 800c3a8:	7afb      	ldrb	r3, [r7, #11]
 800c3aa:	4619      	mov	r1, r3
 800c3ac:	68f8      	ldr	r0, [r7, #12]
 800c3ae:	f7ff fc03 	bl	800bbb8 <USBH_MSC_BOT_Process>
 800c3b2:	4603      	mov	r3, r0
 800c3b4:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800c3b6:	7dfb      	ldrb	r3, [r7, #23]
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d115      	bne.n	800c3e8 <USBH_MSC_SCSI_RequestSense+0xe6>
      sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800c3bc:	693b      	ldr	r3, [r7, #16]
 800c3be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c3c2:	3302      	adds	r3, #2
 800c3c4:	781b      	ldrb	r3, [r3, #0]
 800c3c6:	f003 030f 	and.w	r3, r3, #15
 800c3ca:	b2da      	uxtb	r2, r3
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	701a      	strb	r2, [r3, #0]
      sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800c3d0:	693b      	ldr	r3, [r7, #16]
 800c3d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c3d6:	7b1a      	ldrb	r2, [r3, #12]
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	705a      	strb	r2, [r3, #1]
      sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800c3dc:	693b      	ldr	r3, [r7, #16]
 800c3de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c3e2:	7b5a      	ldrb	r2, [r3, #13]
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	709a      	strb	r2, [r3, #2]
    break;
 800c3e8:	bf00      	nop
  }

  return error;
 800c3ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	3718      	adds	r7, #24
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	bd80      	pop	{r7, pc}

0800c3f4 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b086      	sub	sp, #24
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	60f8      	str	r0, [r7, #12]
 800c3fc:	607a      	str	r2, [r7, #4]
 800c3fe:	603b      	str	r3, [r7, #0]
 800c400:	460b      	mov	r3, r1
 800c402:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800c404:	2302      	movs	r3, #2
 800c406:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c40e:	69db      	ldr	r3, [r3, #28]
 800c410:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800c412:	693b      	ldr	r3, [r7, #16]
 800c414:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c418:	2b01      	cmp	r3, #1
 800c41a:	d002      	beq.n	800c422 <USBH_MSC_SCSI_Write+0x2e>
 800c41c:	2b02      	cmp	r3, #2
 800c41e:	d047      	beq.n	800c4b0 <USBH_MSC_SCSI_Write+0xbc>
  case BOT_CMD_WAIT:
    error = USBH_MSC_BOT_Process(phost, lun);
    break;

  default:
    break;
 800c420:	e04e      	b.n	800c4c0 <USBH_MSC_SCSI_Write+0xcc>
    MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800c422:	693b      	ldr	r3, [r7, #16]
 800c424:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800c428:	461a      	mov	r2, r3
 800c42a:	6a3b      	ldr	r3, [r7, #32]
 800c42c:	fb03 f202 	mul.w	r2, r3, r2
 800c430:	693b      	ldr	r3, [r7, #16]
 800c432:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800c434:	693b      	ldr	r3, [r7, #16]
 800c436:	2200      	movs	r2, #0
 800c438:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c43c:	693b      	ldr	r3, [r7, #16]
 800c43e:	220a      	movs	r2, #10
 800c440:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c444:	693b      	ldr	r3, [r7, #16]
 800c446:	3363      	adds	r3, #99	; 0x63
 800c448:	2210      	movs	r2, #16
 800c44a:	2100      	movs	r1, #0
 800c44c:	4618      	mov	r0, r3
 800c44e:	f007 fb3e 	bl	8013ace <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800c452:	693b      	ldr	r3, [r7, #16]
 800c454:	222a      	movs	r2, #42	; 0x2a
 800c456:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t*)(void *)&address)[3]);
 800c45a:	79fa      	ldrb	r2, [r7, #7]
 800c45c:	693b      	ldr	r3, [r7, #16]
 800c45e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t*)(void *)&address)[2]);
 800c462:	79ba      	ldrb	r2, [r7, #6]
 800c464:	693b      	ldr	r3, [r7, #16]
 800c466:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t*)(void *)&address)[1]);
 800c46a:	797a      	ldrb	r2, [r7, #5]
 800c46c:	693b      	ldr	r3, [r7, #16]
 800c46e:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t*)(void *)&address)[0]);
 800c472:	1d3b      	adds	r3, r7, #4
 800c474:	781a      	ldrb	r2, [r3, #0]
 800c476:	693b      	ldr	r3, [r7, #16]
 800c478:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800c47c:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800c480:	693b      	ldr	r3, [r7, #16]
 800c482:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800c486:	f107 0320 	add.w	r3, r7, #32
 800c48a:	781a      	ldrb	r2, [r3, #0]
 800c48c:	693b      	ldr	r3, [r7, #16]
 800c48e:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c492:	693b      	ldr	r3, [r7, #16]
 800c494:	2201      	movs	r2, #1
 800c496:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c49a:	693b      	ldr	r3, [r7, #16]
 800c49c:	2202      	movs	r2, #2
 800c49e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = pbuf;
 800c4a2:	693b      	ldr	r3, [r7, #16]
 800c4a4:	683a      	ldr	r2, [r7, #0]
 800c4a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800c4aa:	2301      	movs	r3, #1
 800c4ac:	75fb      	strb	r3, [r7, #23]
    break;
 800c4ae:	e007      	b.n	800c4c0 <USBH_MSC_SCSI_Write+0xcc>
    error = USBH_MSC_BOT_Process(phost, lun);
 800c4b0:	7afb      	ldrb	r3, [r7, #11]
 800c4b2:	4619      	mov	r1, r3
 800c4b4:	68f8      	ldr	r0, [r7, #12]
 800c4b6:	f7ff fb7f 	bl	800bbb8 <USBH_MSC_BOT_Process>
 800c4ba:	4603      	mov	r3, r0
 800c4bc:	75fb      	strb	r3, [r7, #23]
    break;
 800c4be:	bf00      	nop
  }

  return error;
 800c4c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4c2:	4618      	mov	r0, r3
 800c4c4:	3718      	adds	r7, #24
 800c4c6:	46bd      	mov	sp, r7
 800c4c8:	bd80      	pop	{r7, pc}

0800c4ca <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800c4ca:	b580      	push	{r7, lr}
 800c4cc:	b086      	sub	sp, #24
 800c4ce:	af00      	add	r7, sp, #0
 800c4d0:	60f8      	str	r0, [r7, #12]
 800c4d2:	607a      	str	r2, [r7, #4]
 800c4d4:	603b      	str	r3, [r7, #0]
 800c4d6:	460b      	mov	r3, r1
 800c4d8:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800c4da:	2302      	movs	r3, #2
 800c4dc:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c4e4:	69db      	ldr	r3, [r3, #28]
 800c4e6:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800c4e8:	693b      	ldr	r3, [r7, #16]
 800c4ea:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c4ee:	2b01      	cmp	r3, #1
 800c4f0:	d002      	beq.n	800c4f8 <USBH_MSC_SCSI_Read+0x2e>
 800c4f2:	2b02      	cmp	r3, #2
 800c4f4:	d047      	beq.n	800c586 <USBH_MSC_SCSI_Read+0xbc>
  case BOT_CMD_WAIT:
    error = USBH_MSC_BOT_Process(phost, lun);
    break;

  default:
    break;
 800c4f6:	e04e      	b.n	800c596 <USBH_MSC_SCSI_Read+0xcc>
    MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800c4f8:	693b      	ldr	r3, [r7, #16]
 800c4fa:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800c4fe:	461a      	mov	r2, r3
 800c500:	6a3b      	ldr	r3, [r7, #32]
 800c502:	fb03 f202 	mul.w	r2, r3, r2
 800c506:	693b      	ldr	r3, [r7, #16]
 800c508:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c50a:	693b      	ldr	r3, [r7, #16]
 800c50c:	2280      	movs	r2, #128	; 0x80
 800c50e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c512:	693b      	ldr	r3, [r7, #16]
 800c514:	220a      	movs	r2, #10
 800c516:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c51a:	693b      	ldr	r3, [r7, #16]
 800c51c:	3363      	adds	r3, #99	; 0x63
 800c51e:	2210      	movs	r2, #16
 800c520:	2100      	movs	r1, #0
 800c522:	4618      	mov	r0, r3
 800c524:	f007 fad3 	bl	8013ace <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800c528:	693b      	ldr	r3, [r7, #16]
 800c52a:	2228      	movs	r2, #40	; 0x28
 800c52c:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t*)(void *)&address)[3]);
 800c530:	79fa      	ldrb	r2, [r7, #7]
 800c532:	693b      	ldr	r3, [r7, #16]
 800c534:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t*)(void *)&address)[2]);
 800c538:	79ba      	ldrb	r2, [r7, #6]
 800c53a:	693b      	ldr	r3, [r7, #16]
 800c53c:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t*)(void *)&address)[1]);
 800c540:	797a      	ldrb	r2, [r7, #5]
 800c542:	693b      	ldr	r3, [r7, #16]
 800c544:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t*)(void *)&address)[0]);
 800c548:	1d3b      	adds	r3, r7, #4
 800c54a:	781a      	ldrb	r2, [r3, #0]
 800c54c:	693b      	ldr	r3, [r7, #16]
 800c54e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800c552:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800c556:	693b      	ldr	r3, [r7, #16]
 800c558:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800c55c:	f107 0320 	add.w	r3, r7, #32
 800c560:	781a      	ldrb	r2, [r3, #0]
 800c562:	693b      	ldr	r3, [r7, #16]
 800c564:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c568:	693b      	ldr	r3, [r7, #16]
 800c56a:	2201      	movs	r2, #1
 800c56c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c570:	693b      	ldr	r3, [r7, #16]
 800c572:	2202      	movs	r2, #2
 800c574:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = pbuf;
 800c578:	693b      	ldr	r3, [r7, #16]
 800c57a:	683a      	ldr	r2, [r7, #0]
 800c57c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800c580:	2301      	movs	r3, #1
 800c582:	75fb      	strb	r3, [r7, #23]
    break;
 800c584:	e007      	b.n	800c596 <USBH_MSC_SCSI_Read+0xcc>
    error = USBH_MSC_BOT_Process(phost, lun);
 800c586:	7afb      	ldrb	r3, [r7, #11]
 800c588:	4619      	mov	r1, r3
 800c58a:	68f8      	ldr	r0, [r7, #12]
 800c58c:	f7ff fb14 	bl	800bbb8 <USBH_MSC_BOT_Process>
 800c590:	4603      	mov	r3, r0
 800c592:	75fb      	strb	r3, [r7, #23]
    break;
 800c594:	bf00      	nop
  }

  return error;
 800c596:	7dfb      	ldrb	r3, [r7, #23]
}
 800c598:	4618      	mov	r0, r3
 800c59a:	3718      	adds	r7, #24
 800c59c:	46bd      	mov	sp, r7
 800c59e:	bd80      	pop	{r7, pc}

0800c5a0 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 800c5a0:	b580      	push	{r7, lr}
 800c5a2:	b084      	sub	sp, #16
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	60f8      	str	r0, [r7, #12]
 800c5a8:	60b9      	str	r1, [r7, #8]
 800c5aa:	4613      	mov	r3, r2
 800c5ac:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d101      	bne.n	800c5b8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800c5b4:	2302      	movs	r3, #2
 800c5b6:	e019      	b.n	800c5ec <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	79fa      	ldrb	r2, [r7, #7]
 800c5bc:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	2200      	movs	r2, #0
 800c5cc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800c5d0:	68f8      	ldr	r0, [r7, #12]
 800c5d2:	f000 f80f 	bl	800c5f4 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 800c5d6:	68bb      	ldr	r3, [r7, #8]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d003      	beq.n	800c5e4 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	68ba      	ldr	r2, [r7, #8]
 800c5e0:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#endif
  phost->thread = osThreadCreate (osThread(USBH_Thread), phost);
#endif

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800c5e4:	68f8      	ldr	r0, [r7, #12]
 800c5e6:	f001 fe25 	bl	800e234 <USBH_LL_Init>
  return USBH_OK;
 800c5ea:	2300      	movs	r3, #0
}
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	3710      	adds	r7, #16
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	bd80      	pop	{r7, pc}

0800c5f4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800c5f4:	b480      	push	{r7}
 800c5f6:	b085      	sub	sp, #20
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800c600:	e008      	b.n	800c614 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	68fa      	ldr	r2, [r7, #12]
 800c606:	32e0      	adds	r2, #224	; 0xe0
 800c608:	2100      	movs	r1, #0
 800c60a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	3301      	adds	r3, #1
 800c612:	60fb      	str	r3, [r7, #12]
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	2b0e      	cmp	r3, #14
 800c618:	d9f3      	bls.n	800c602 <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800c61a:	2300      	movs	r3, #0
 800c61c:	60fb      	str	r3, [r7, #12]
 800c61e:	e009      	b.n	800c634 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 800c620:	687a      	ldr	r2, [r7, #4]
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	4413      	add	r3, r2
 800c626:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c62a:	2200      	movs	r2, #0
 800c62c:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	3301      	adds	r3, #1
 800c632:	60fb      	str	r3, [r7, #12]
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c63a:	d3f1      	bcc.n	800c620 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	2200      	movs	r2, #0
 800c640:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	2200      	movs	r2, #0
 800c646:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	2201      	movs	r2, #1
 800c64c:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	2200      	movs	r2, #0
 800c652:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	2201      	movs	r2, #1
 800c65a:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2240      	movs	r2, #64	; 0x40
 800c660:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	2200      	movs	r2, #0
 800c666:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	2200      	movs	r2, #0
 800c66c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	2201      	movs	r2, #1
 800c674:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 800c678:	2300      	movs	r3, #0
}
 800c67a:	4618      	mov	r0, r3
 800c67c:	3714      	adds	r7, #20
 800c67e:	46bd      	mov	sp, r7
 800c680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c684:	4770      	bx	lr

0800c686 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800c686:	b480      	push	{r7}
 800c688:	b085      	sub	sp, #20
 800c68a:	af00      	add	r7, sp, #0
 800c68c:	6078      	str	r0, [r7, #4]
 800c68e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 800c690:	2300      	movs	r3, #0
 800c692:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 800c694:	683b      	ldr	r3, [r7, #0]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d017      	beq.n	800c6ca <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d10f      	bne.n	800c6c4 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c6aa:	1c59      	adds	r1, r3, #1
 800c6ac:	687a      	ldr	r2, [r7, #4]
 800c6ae:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 800c6b2:	687a      	ldr	r2, [r7, #4]
 800c6b4:	33dc      	adds	r3, #220	; 0xdc
 800c6b6:	009b      	lsls	r3, r3, #2
 800c6b8:	4413      	add	r3, r2
 800c6ba:	683a      	ldr	r2, [r7, #0]
 800c6bc:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 800c6be:	2300      	movs	r3, #0
 800c6c0:	73fb      	strb	r3, [r7, #15]
 800c6c2:	e004      	b.n	800c6ce <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800c6c4:	2302      	movs	r3, #2
 800c6c6:	73fb      	strb	r3, [r7, #15]
 800c6c8:	e001      	b.n	800c6ce <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800c6ca:	2302      	movs	r3, #2
 800c6cc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c6ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6d0:	4618      	mov	r0, r3
 800c6d2:	3714      	adds	r7, #20
 800c6d4:	46bd      	mov	sp, r7
 800c6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6da:	4770      	bx	lr

0800c6dc <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800c6dc:	b480      	push	{r7}
 800c6de:	b085      	sub	sp, #20
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
 800c6e4:	460b      	mov	r3, r1
 800c6e6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 800c6f2:	78fa      	ldrb	r2, [r7, #3]
 800c6f4:	429a      	cmp	r2, r3
 800c6f6:	d204      	bcs.n	800c702 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	78fa      	ldrb	r2, [r7, #3]
 800c6fc:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 800c700:	e001      	b.n	800c706 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 800c702:	2302      	movs	r3, #2
 800c704:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800c706:	7bfb      	ldrb	r3, [r7, #15]
}
 800c708:	4618      	mov	r0, r3
 800c70a:	3714      	adds	r7, #20
 800c70c:	46bd      	mov	sp, r7
 800c70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c712:	4770      	bx	lr

0800c714 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800c714:	b480      	push	{r7}
 800c716:	b087      	sub	sp, #28
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]
 800c71c:	4608      	mov	r0, r1
 800c71e:	4611      	mov	r1, r2
 800c720:	461a      	mov	r2, r3
 800c722:	4603      	mov	r3, r0
 800c724:	70fb      	strb	r3, [r7, #3]
 800c726:	460b      	mov	r3, r1
 800c728:	70bb      	strb	r3, [r7, #2]
 800c72a:	4613      	mov	r3, r2
 800c72c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 800c72e:	2300      	movs	r3, #0
 800c730:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800c732:	2300      	movs	r3, #0
 800c734:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800c73c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800c73e:	e025      	b.n	800c78c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800c740:	7dfb      	ldrb	r3, [r7, #23]
 800c742:	221a      	movs	r2, #26
 800c744:	fb02 f303 	mul.w	r3, r2, r3
 800c748:	3308      	adds	r3, #8
 800c74a:	68fa      	ldr	r2, [r7, #12]
 800c74c:	4413      	add	r3, r2
 800c74e:	3302      	adds	r3, #2
 800c750:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800c752:	693b      	ldr	r3, [r7, #16]
 800c754:	795b      	ldrb	r3, [r3, #5]
 800c756:	78fa      	ldrb	r2, [r7, #3]
 800c758:	429a      	cmp	r2, r3
 800c75a:	d002      	beq.n	800c762 <USBH_FindInterface+0x4e>
 800c75c:	78fb      	ldrb	r3, [r7, #3]
 800c75e:	2bff      	cmp	r3, #255	; 0xff
 800c760:	d111      	bne.n	800c786 <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800c762:	693b      	ldr	r3, [r7, #16]
 800c764:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800c766:	78ba      	ldrb	r2, [r7, #2]
 800c768:	429a      	cmp	r2, r3
 800c76a:	d002      	beq.n	800c772 <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800c76c:	78bb      	ldrb	r3, [r7, #2]
 800c76e:	2bff      	cmp	r3, #255	; 0xff
 800c770:	d109      	bne.n	800c786 <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800c772:	693b      	ldr	r3, [r7, #16]
 800c774:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800c776:	787a      	ldrb	r2, [r7, #1]
 800c778:	429a      	cmp	r2, r3
 800c77a:	d002      	beq.n	800c782 <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800c77c:	787b      	ldrb	r3, [r7, #1]
 800c77e:	2bff      	cmp	r3, #255	; 0xff
 800c780:	d101      	bne.n	800c786 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800c782:	7dfb      	ldrb	r3, [r7, #23]
 800c784:	e006      	b.n	800c794 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800c786:	7dfb      	ldrb	r3, [r7, #23]
 800c788:	3301      	adds	r3, #1
 800c78a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800c78c:	7dfb      	ldrb	r3, [r7, #23]
 800c78e:	2b01      	cmp	r3, #1
 800c790:	d9d6      	bls.n	800c740 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800c792:	23ff      	movs	r3, #255	; 0xff
}
 800c794:	4618      	mov	r0, r3
 800c796:	371c      	adds	r7, #28
 800c798:	46bd      	mov	sp, r7
 800c79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c79e:	4770      	bx	lr

0800c7a0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 800c7a0:	b580      	push	{r7, lr}
 800c7a2:	b082      	sub	sp, #8
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	f001 fd83 	bl	800e2b4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 800c7ae:	2101      	movs	r1, #1
 800c7b0:	6878      	ldr	r0, [r7, #4]
 800c7b2:	f001 fece 	bl	800e552 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800c7b6:	2300      	movs	r3, #0
}
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	3708      	adds	r7, #8
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	bd80      	pop	{r7, pc}

0800c7c0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800c7c0:	b480      	push	{r7}
 800c7c2:	b083      	sub	sp, #12
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
 800c7c8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	683a      	ldr	r2, [r7, #0]
 800c7ce:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 800c7d2:	bf00      	nop
 800c7d4:	370c      	adds	r7, #12
 800c7d6:	46bd      	mov	sp, r7
 800c7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7dc:	4770      	bx	lr

0800c7de <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800c7de:	b580      	push	{r7, lr}
 800c7e0:	b082      	sub	sp, #8
 800c7e2:	af00      	add	r7, sp, #0
 800c7e4:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800c7ec:	1c5a      	adds	r2, r3, #1
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800c7f4:	6878      	ldr	r0, [r7, #4]
 800c7f6:	f000 f804 	bl	800c802 <USBH_HandleSof>
}
 800c7fa:	bf00      	nop
 800c7fc:	3708      	adds	r7, #8
 800c7fe:	46bd      	mov	sp, r7
 800c800:	bd80      	pop	{r7, pc}

0800c802 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800c802:	b580      	push	{r7, lr}
 800c804:	b082      	sub	sp, #8
 800c806:	af00      	add	r7, sp, #0
 800c808:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	781b      	ldrb	r3, [r3, #0]
 800c80e:	b2db      	uxtb	r3, r3
 800c810:	2b0b      	cmp	r3, #11
 800c812:	d10a      	bne.n	800c82a <USBH_HandleSof+0x28>
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d005      	beq.n	800c82a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c824:	699b      	ldr	r3, [r3, #24]
 800c826:	6878      	ldr	r0, [r7, #4]
 800c828:	4798      	blx	r3
  }
}
 800c82a:	bf00      	nop
 800c82c:	3708      	adds	r7, #8
 800c82e:	46bd      	mov	sp, r7
 800c830:	bd80      	pop	{r7, pc}

0800c832 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 800c832:	b480      	push	{r7}
 800c834:	b083      	sub	sp, #12
 800c836:	af00      	add	r7, sp, #0
 800c838:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	2201      	movs	r2, #1
 800c83e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800c842:	bf00      	nop
}
 800c844:	370c      	adds	r7, #12
 800c846:	46bd      	mov	sp, r7
 800c848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84c:	4770      	bx	lr

0800c84e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800c84e:	b480      	push	{r7}
 800c850:	b083      	sub	sp, #12
 800c852:	af00      	add	r7, sp, #0
 800c854:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	2200      	movs	r2, #0
 800c85a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800c85e:	bf00      	nop
}
 800c860:	370c      	adds	r7, #12
 800c862:	46bd      	mov	sp, r7
 800c864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c868:	4770      	bx	lr

0800c86a <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800c86a:	b580      	push	{r7, lr}
 800c86c:	b082      	sub	sp, #8
 800c86e:	af00      	add	r7, sp, #0
 800c870:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	781b      	ldrb	r3, [r3, #0]
 800c876:	b2db      	uxtb	r3, r3
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d10f      	bne.n	800c89c <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	2201      	movs	r2, #1
 800c880:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d00e      	beq.n	800c8ac <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c894:	2104      	movs	r1, #4
 800c896:	6878      	ldr	r0, [r7, #4]
 800c898:	4798      	blx	r3
 800c89a:	e007      	b.n	800c8ac <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800c8a2:	2b01      	cmp	r3, #1
 800c8a4:	d102      	bne.n	800c8ac <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	2202      	movs	r2, #2
 800c8aa:	701a      	strb	r2, [r3, #0]
  }
#if (USBH_USE_OS == 1U)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif

  return USBH_OK;
 800c8ac:	2300      	movs	r3, #0
}
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	3708      	adds	r7, #8
 800c8b2:	46bd      	mov	sp, r7
 800c8b4:	bd80      	pop	{r7, pc}

0800c8b6 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800c8b6:	b580      	push	{r7, lr}
 800c8b8:	b082      	sub	sp, #8
 800c8ba:	af00      	add	r7, sp, #0
 800c8bc:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800c8be:	6878      	ldr	r0, [r7, #4]
 800c8c0:	f001 fd2a 	bl	800e318 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	791b      	ldrb	r3, [r3, #4]
 800c8c8:	4619      	mov	r1, r3
 800c8ca:	6878      	ldr	r0, [r7, #4]
 800c8cc:	f000 fae5 	bl	800ce9a <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	795b      	ldrb	r3, [r3, #5]
 800c8d4:	4619      	mov	r1, r3
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	f000 fadf 	bl	800ce9a <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	2200      	movs	r2, #0
 800c8e0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d005      	beq.n	800c8fa <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c8f4:	2105      	movs	r1, #5
 800c8f6:	6878      	ldr	r0, [r7, #4]
 800c8f8:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800c8fa:	6878      	ldr	r0, [r7, #4]
 800c8fc:	f001 fcda 	bl	800e2b4 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	2203      	movs	r2, #3
 800c904:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif

  return USBH_OK;
 800c906:	2300      	movs	r3, #0
}
 800c908:	4618      	mov	r0, r3
 800c90a:	3708      	adds	r7, #8
 800c90c:	46bd      	mov	sp, r7
 800c90e:	bd80      	pop	{r7, pc}

0800c910 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800c910:	b580      	push	{r7, lr}
 800c912:	b082      	sub	sp, #8
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]
 800c918:	460b      	mov	r3, r1
 800c91a:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	789b      	ldrb	r3, [r3, #2]
 800c920:	2b01      	cmp	r3, #1
 800c922:	d10f      	bne.n	800c944 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2202      	movs	r2, #2
 800c928:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	2201      	movs	r2, #1
 800c92e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	2200      	movs	r2, #0
 800c934:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800c936:	78fb      	ldrb	r3, [r7, #3]
 800c938:	b29a      	uxth	r2, r3
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	2200      	movs	r2, #0
 800c942:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 800c944:	2200      	movs	r2, #0
 800c946:	2100      	movs	r1, #0
 800c948:	6878      	ldr	r0, [r7, #4]
 800c94a:	f000 f805 	bl	800c958 <USBH_CtlReq>
 800c94e:	4603      	mov	r3, r0
}
 800c950:	4618      	mov	r0, r3
 800c952:	3708      	adds	r7, #8
 800c954:	46bd      	mov	sp, r7
 800c956:	bd80      	pop	{r7, pc}

0800c958 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 800c958:	b580      	push	{r7, lr}
 800c95a:	b086      	sub	sp, #24
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	60f8      	str	r0, [r7, #12]
 800c960:	60b9      	str	r1, [r7, #8]
 800c962:	4613      	mov	r3, r2
 800c964:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800c966:	2301      	movs	r3, #1
 800c968:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	789b      	ldrb	r3, [r3, #2]
 800c96e:	2b01      	cmp	r3, #1
 800c970:	d002      	beq.n	800c978 <USBH_CtlReq+0x20>
 800c972:	2b02      	cmp	r3, #2
 800c974:	d00f      	beq.n	800c996 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 800c976:	e034      	b.n	800c9e2 <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	68ba      	ldr	r2, [r7, #8]
 800c97c:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	88fa      	ldrh	r2, [r7, #6]
 800c982:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	2201      	movs	r2, #1
 800c988:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	2202      	movs	r2, #2
 800c98e:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 800c990:	2301      	movs	r3, #1
 800c992:	75fb      	strb	r3, [r7, #23]
    break;
 800c994:	e025      	b.n	800c9e2 <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 800c996:	68f8      	ldr	r0, [r7, #12]
 800c998:	f000 f828 	bl	800c9ec <USBH_HandleControl>
 800c99c:	4603      	mov	r3, r0
 800c99e:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 800c9a0:	7dfb      	ldrb	r3, [r7, #23]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d108      	bne.n	800c9b8 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	2201      	movs	r2, #1
 800c9aa:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	2200      	movs	r2, #0
 800c9b0:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	75fb      	strb	r3, [r7, #23]
    break;
 800c9b6:	e013      	b.n	800c9e0 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 800c9b8:	7dfb      	ldrb	r3, [r7, #23]
 800c9ba:	2b03      	cmp	r3, #3
 800c9bc:	d108      	bne.n	800c9d0 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	2201      	movs	r2, #1
 800c9c2:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	2200      	movs	r2, #0
 800c9c8:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800c9ca:	2303      	movs	r3, #3
 800c9cc:	75fb      	strb	r3, [r7, #23]
    break;
 800c9ce:	e007      	b.n	800c9e0 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 800c9d0:	7dfb      	ldrb	r3, [r7, #23]
 800c9d2:	2b02      	cmp	r3, #2
 800c9d4:	d104      	bne.n	800c9e0 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	2201      	movs	r2, #1
 800c9da:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800c9dc:	2302      	movs	r3, #2
 800c9de:	75fb      	strb	r3, [r7, #23]
    break;
 800c9e0:	bf00      	nop
  }
  return status;
 800c9e2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	3718      	adds	r7, #24
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	bd80      	pop	{r7, pc}

0800c9ec <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800c9ec:	b580      	push	{r7, lr}
 800c9ee:	b086      	sub	sp, #24
 800c9f0:	af02      	add	r7, sp, #8
 800c9f2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800c9f4:	2301      	movs	r3, #1
 800c9f6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c9f8:	2300      	movs	r3, #0
 800c9fa:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	7e1b      	ldrb	r3, [r3, #24]
 800ca00:	3b01      	subs	r3, #1
 800ca02:	2b0a      	cmp	r3, #10
 800ca04:	f200 814c 	bhi.w	800cca0 <USBH_HandleControl+0x2b4>
 800ca08:	a201      	add	r2, pc, #4	; (adr r2, 800ca10 <USBH_HandleControl+0x24>)
 800ca0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca0e:	bf00      	nop
 800ca10:	0800ca3d 	.word	0x0800ca3d
 800ca14:	0800ca57 	.word	0x0800ca57
 800ca18:	0800cac1 	.word	0x0800cac1
 800ca1c:	0800cae7 	.word	0x0800cae7
 800ca20:	0800cb1f 	.word	0x0800cb1f
 800ca24:	0800cb4b 	.word	0x0800cb4b
 800ca28:	0800cb9d 	.word	0x0800cb9d
 800ca2c:	0800cbbf 	.word	0x0800cbbf
 800ca30:	0800cbfb 	.word	0x0800cbfb
 800ca34:	0800cc23 	.word	0x0800cc23
 800ca38:	0800cc61 	.word	0x0800cc61
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	f103 0110 	add.w	r1, r3, #16
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	795b      	ldrb	r3, [r3, #5]
 800ca46:	461a      	mov	r2, r3
 800ca48:	6878      	ldr	r0, [r7, #4]
 800ca4a:	f000 f939 	bl	800ccc0 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	2202      	movs	r2, #2
 800ca52:	761a      	strb	r2, [r3, #24]
    break;
 800ca54:	e12f      	b.n	800ccb6 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	795b      	ldrb	r3, [r3, #5]
 800ca5a:	4619      	mov	r1, r3
 800ca5c:	6878      	ldr	r0, [r7, #4]
 800ca5e:	f001 fd65 	bl	800e52c <USBH_LL_GetURBState>
 800ca62:	4603      	mov	r3, r0
 800ca64:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800ca66:	7bbb      	ldrb	r3, [r7, #14]
 800ca68:	2b01      	cmp	r3, #1
 800ca6a:	d11e      	bne.n	800caaa <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	7c1b      	ldrb	r3, [r3, #16]
 800ca70:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ca74:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	8adb      	ldrh	r3, [r3, #22]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d00a      	beq.n	800ca94 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800ca7e:	7b7b      	ldrb	r3, [r7, #13]
 800ca80:	2b80      	cmp	r3, #128	; 0x80
 800ca82:	d103      	bne.n	800ca8c <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	2203      	movs	r2, #3
 800ca88:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
        osMessagePut (phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800ca8a:	e10b      	b.n	800cca4 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	2205      	movs	r2, #5
 800ca90:	761a      	strb	r2, [r3, #24]
    break;
 800ca92:	e107      	b.n	800cca4 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 800ca94:	7b7b      	ldrb	r3, [r7, #13]
 800ca96:	2b80      	cmp	r3, #128	; 0x80
 800ca98:	d103      	bne.n	800caa2 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	2209      	movs	r2, #9
 800ca9e:	761a      	strb	r2, [r3, #24]
    break;
 800caa0:	e100      	b.n	800cca4 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	2207      	movs	r2, #7
 800caa6:	761a      	strb	r2, [r3, #24]
    break;
 800caa8:	e0fc      	b.n	800cca4 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800caaa:	7bbb      	ldrb	r3, [r7, #14]
 800caac:	2b04      	cmp	r3, #4
 800caae:	d003      	beq.n	800cab8 <USBH_HandleControl+0xcc>
 800cab0:	7bbb      	ldrb	r3, [r7, #14]
 800cab2:	2b02      	cmp	r3, #2
 800cab4:	f040 80f6 	bne.w	800cca4 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	220b      	movs	r2, #11
 800cabc:	761a      	strb	r2, [r3, #24]
    break;
 800cabe:	e0f1      	b.n	800cca4 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800cac6:	b29a      	uxth	r2, r3
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	6899      	ldr	r1, [r3, #8]
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	899a      	ldrh	r2, [r3, #12]
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	791b      	ldrb	r3, [r3, #4]
 800cad8:	6878      	ldr	r0, [r7, #4]
 800cada:	f000 f930 	bl	800cd3e <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	2204      	movs	r2, #4
 800cae2:	761a      	strb	r2, [r3, #24]
    break;
 800cae4:	e0e7      	b.n	800ccb6 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	791b      	ldrb	r3, [r3, #4]
 800caea:	4619      	mov	r1, r3
 800caec:	6878      	ldr	r0, [r7, #4]
 800caee:	f001 fd1d 	bl	800e52c <USBH_LL_GetURBState>
 800caf2:	4603      	mov	r3, r0
 800caf4:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800caf6:	7bbb      	ldrb	r3, [r7, #14]
 800caf8:	2b01      	cmp	r3, #1
 800cafa:	d102      	bne.n	800cb02 <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	2209      	movs	r2, #9
 800cb00:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800cb02:	7bbb      	ldrb	r3, [r7, #14]
 800cb04:	2b05      	cmp	r3, #5
 800cb06:	d102      	bne.n	800cb0e <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 800cb08:	2303      	movs	r3, #3
 800cb0a:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800cb0c:	e0cc      	b.n	800cca8 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800cb0e:	7bbb      	ldrb	r3, [r7, #14]
 800cb10:	2b04      	cmp	r3, #4
 800cb12:	f040 80c9 	bne.w	800cca8 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	220b      	movs	r2, #11
 800cb1a:	761a      	strb	r2, [r3, #24]
    break;
 800cb1c:	e0c4      	b.n	800cca8 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	6899      	ldr	r1, [r3, #8]
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	899a      	ldrh	r2, [r3, #12]
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	7958      	ldrb	r0, [r3, #5]
 800cb2a:	2301      	movs	r3, #1
 800cb2c:	9300      	str	r3, [sp, #0]
 800cb2e:	4603      	mov	r3, r0
 800cb30:	6878      	ldr	r0, [r7, #4]
 800cb32:	f000 f8df 	bl	800ccf4 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800cb3c:	b29a      	uxth	r2, r3
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	2206      	movs	r2, #6
 800cb46:	761a      	strb	r2, [r3, #24]
    break;
 800cb48:	e0b5      	b.n	800ccb6 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	795b      	ldrb	r3, [r3, #5]
 800cb4e:	4619      	mov	r1, r3
 800cb50:	6878      	ldr	r0, [r7, #4]
 800cb52:	f001 fceb 	bl	800e52c <USBH_LL_GetURBState>
 800cb56:	4603      	mov	r3, r0
 800cb58:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800cb5a:	7bbb      	ldrb	r3, [r7, #14]
 800cb5c:	2b01      	cmp	r3, #1
 800cb5e:	d103      	bne.n	800cb68 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	2207      	movs	r2, #7
 800cb64:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800cb66:	e0a1      	b.n	800ccac <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 800cb68:	7bbb      	ldrb	r3, [r7, #14]
 800cb6a:	2b05      	cmp	r3, #5
 800cb6c:	d105      	bne.n	800cb7a <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	220c      	movs	r2, #12
 800cb72:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800cb74:	2303      	movs	r3, #3
 800cb76:	73fb      	strb	r3, [r7, #15]
    break;
 800cb78:	e098      	b.n	800ccac <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800cb7a:	7bbb      	ldrb	r3, [r7, #14]
 800cb7c:	2b02      	cmp	r3, #2
 800cb7e:	d103      	bne.n	800cb88 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	2205      	movs	r2, #5
 800cb84:	761a      	strb	r2, [r3, #24]
    break;
 800cb86:	e091      	b.n	800ccac <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 800cb88:	7bbb      	ldrb	r3, [r7, #14]
 800cb8a:	2b04      	cmp	r3, #4
 800cb8c:	f040 808e 	bne.w	800ccac <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	220b      	movs	r2, #11
 800cb94:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 800cb96:	2302      	movs	r3, #2
 800cb98:	73fb      	strb	r3, [r7, #15]
    break;
 800cb9a:	e087      	b.n	800ccac <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	791b      	ldrb	r3, [r3, #4]
 800cba0:	2200      	movs	r2, #0
 800cba2:	2100      	movs	r1, #0
 800cba4:	6878      	ldr	r0, [r7, #4]
 800cba6:	f000 f8ca 	bl	800cd3e <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800cbb0:	b29a      	uxth	r2, r3
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	2208      	movs	r2, #8
 800cbba:	761a      	strb	r2, [r3, #24]

    break;
 800cbbc:	e07b      	b.n	800ccb6 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	791b      	ldrb	r3, [r3, #4]
 800cbc2:	4619      	mov	r1, r3
 800cbc4:	6878      	ldr	r0, [r7, #4]
 800cbc6:	f001 fcb1 	bl	800e52c <USBH_LL_GetURBState>
 800cbca:	4603      	mov	r3, r0
 800cbcc:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800cbce:	7bbb      	ldrb	r3, [r7, #14]
 800cbd0:	2b01      	cmp	r3, #1
 800cbd2:	d105      	bne.n	800cbe0 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	220d      	movs	r2, #13
 800cbd8:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800cbda:	2300      	movs	r3, #0
 800cbdc:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800cbde:	e067      	b.n	800ccb0 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 800cbe0:	7bbb      	ldrb	r3, [r7, #14]
 800cbe2:	2b04      	cmp	r3, #4
 800cbe4:	d103      	bne.n	800cbee <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	220b      	movs	r2, #11
 800cbea:	761a      	strb	r2, [r3, #24]
    break;
 800cbec:	e060      	b.n	800ccb0 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 800cbee:	7bbb      	ldrb	r3, [r7, #14]
 800cbf0:	2b05      	cmp	r3, #5
 800cbf2:	d15d      	bne.n	800ccb0 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 800cbf4:	2303      	movs	r3, #3
 800cbf6:	73fb      	strb	r3, [r7, #15]
    break;
 800cbf8:	e05a      	b.n	800ccb0 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	795a      	ldrb	r2, [r3, #5]
 800cbfe:	2301      	movs	r3, #1
 800cc00:	9300      	str	r3, [sp, #0]
 800cc02:	4613      	mov	r3, r2
 800cc04:	2200      	movs	r2, #0
 800cc06:	2100      	movs	r1, #0
 800cc08:	6878      	ldr	r0, [r7, #4]
 800cc0a:	f000 f873 	bl	800ccf4 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800cc14:	b29a      	uxth	r2, r3
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	220a      	movs	r2, #10
 800cc1e:	761a      	strb	r2, [r3, #24]
    break;
 800cc20:	e049      	b.n	800ccb6 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	795b      	ldrb	r3, [r3, #5]
 800cc26:	4619      	mov	r1, r3
 800cc28:	6878      	ldr	r0, [r7, #4]
 800cc2a:	f001 fc7f 	bl	800e52c <USBH_LL_GetURBState>
 800cc2e:	4603      	mov	r3, r0
 800cc30:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800cc32:	7bbb      	ldrb	r3, [r7, #14]
 800cc34:	2b01      	cmp	r3, #1
 800cc36:	d105      	bne.n	800cc44 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 800cc38:	2300      	movs	r3, #0
 800cc3a:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	220d      	movs	r2, #13
 800cc40:	761a      	strb	r2, [r3, #24]
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }

    }
    break;
 800cc42:	e037      	b.n	800ccb4 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800cc44:	7bbb      	ldrb	r3, [r7, #14]
 800cc46:	2b02      	cmp	r3, #2
 800cc48:	d103      	bne.n	800cc52 <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	2209      	movs	r2, #9
 800cc4e:	761a      	strb	r2, [r3, #24]
    break;
 800cc50:	e030      	b.n	800ccb4 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 800cc52:	7bbb      	ldrb	r3, [r7, #14]
 800cc54:	2b04      	cmp	r3, #4
 800cc56:	d12d      	bne.n	800ccb4 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	220b      	movs	r2, #11
 800cc5c:	761a      	strb	r2, [r3, #24]
    break;
 800cc5e:	e029      	b.n	800ccb4 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	7e5b      	ldrb	r3, [r3, #25]
 800cc64:	3301      	adds	r3, #1
 800cc66:	b2da      	uxtb	r2, r3
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	765a      	strb	r2, [r3, #25]
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	7e5b      	ldrb	r3, [r3, #25]
 800cc70:	2b02      	cmp	r3, #2
 800cc72:	d809      	bhi.n	800cc88 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800cc74:	6878      	ldr	r0, [r7, #4]
 800cc76:	f001 fb4f 	bl	800e318 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	2201      	movs	r2, #1
 800cc7e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	2201      	movs	r2, #1
 800cc84:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800cc86:	e016      	b.n	800ccb6 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800cc8e:	2106      	movs	r1, #6
 800cc90:	6878      	ldr	r0, [r7, #4]
 800cc92:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	2200      	movs	r2, #0
 800cc98:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800cc9a:	2302      	movs	r3, #2
 800cc9c:	73fb      	strb	r3, [r7, #15]
    break;
 800cc9e:	e00a      	b.n	800ccb6 <USBH_HandleControl+0x2ca>

  default:
    break;
 800cca0:	bf00      	nop
 800cca2:	e008      	b.n	800ccb6 <USBH_HandleControl+0x2ca>
    break;
 800cca4:	bf00      	nop
 800cca6:	e006      	b.n	800ccb6 <USBH_HandleControl+0x2ca>
    break;
 800cca8:	bf00      	nop
 800ccaa:	e004      	b.n	800ccb6 <USBH_HandleControl+0x2ca>
    break;
 800ccac:	bf00      	nop
 800ccae:	e002      	b.n	800ccb6 <USBH_HandleControl+0x2ca>
    break;
 800ccb0:	bf00      	nop
 800ccb2:	e000      	b.n	800ccb6 <USBH_HandleControl+0x2ca>
    break;
 800ccb4:	bf00      	nop
  }
  return status;
 800ccb6:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccb8:	4618      	mov	r0, r3
 800ccba:	3710      	adds	r7, #16
 800ccbc:	46bd      	mov	sp, r7
 800ccbe:	bd80      	pop	{r7, pc}

0800ccc0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	b088      	sub	sp, #32
 800ccc4:	af04      	add	r7, sp, #16
 800ccc6:	60f8      	str	r0, [r7, #12]
 800ccc8:	60b9      	str	r1, [r7, #8]
 800ccca:	4613      	mov	r3, r2
 800cccc:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800ccce:	79f9      	ldrb	r1, [r7, #7]
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	9303      	str	r3, [sp, #12]
 800ccd4:	2308      	movs	r3, #8
 800ccd6:	9302      	str	r3, [sp, #8]
 800ccd8:	68bb      	ldr	r3, [r7, #8]
 800ccda:	9301      	str	r3, [sp, #4]
 800ccdc:	2300      	movs	r3, #0
 800ccde:	9300      	str	r3, [sp, #0]
 800cce0:	2300      	movs	r3, #0
 800cce2:	2200      	movs	r2, #0
 800cce4:	68f8      	ldr	r0, [r7, #12]
 800cce6:	f001 fbd9 	bl	800e49c <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800ccea:	2300      	movs	r3, #0
}
 800ccec:	4618      	mov	r0, r3
 800ccee:	3710      	adds	r7, #16
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	bd80      	pop	{r7, pc}

0800ccf4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b088      	sub	sp, #32
 800ccf8:	af04      	add	r7, sp, #16
 800ccfa:	60f8      	str	r0, [r7, #12]
 800ccfc:	60b9      	str	r1, [r7, #8]
 800ccfe:	4611      	mov	r1, r2
 800cd00:	461a      	mov	r2, r3
 800cd02:	460b      	mov	r3, r1
 800cd04:	80fb      	strh	r3, [r7, #6]
 800cd06:	4613      	mov	r3, r2
 800cd08:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d001      	beq.n	800cd18 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800cd14:	2300      	movs	r3, #0
 800cd16:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800cd18:	7979      	ldrb	r1, [r7, #5]
 800cd1a:	7e3b      	ldrb	r3, [r7, #24]
 800cd1c:	9303      	str	r3, [sp, #12]
 800cd1e:	88fb      	ldrh	r3, [r7, #6]
 800cd20:	9302      	str	r3, [sp, #8]
 800cd22:	68bb      	ldr	r3, [r7, #8]
 800cd24:	9301      	str	r3, [sp, #4]
 800cd26:	2301      	movs	r3, #1
 800cd28:	9300      	str	r3, [sp, #0]
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	2200      	movs	r2, #0
 800cd2e:	68f8      	ldr	r0, [r7, #12]
 800cd30:	f001 fbb4 	bl	800e49c <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800cd34:	2300      	movs	r3, #0
}
 800cd36:	4618      	mov	r0, r3
 800cd38:	3710      	adds	r7, #16
 800cd3a:	46bd      	mov	sp, r7
 800cd3c:	bd80      	pop	{r7, pc}

0800cd3e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800cd3e:	b580      	push	{r7, lr}
 800cd40:	b088      	sub	sp, #32
 800cd42:	af04      	add	r7, sp, #16
 800cd44:	60f8      	str	r0, [r7, #12]
 800cd46:	60b9      	str	r1, [r7, #8]
 800cd48:	4611      	mov	r1, r2
 800cd4a:	461a      	mov	r2, r3
 800cd4c:	460b      	mov	r3, r1
 800cd4e:	80fb      	strh	r3, [r7, #6]
 800cd50:	4613      	mov	r3, r2
 800cd52:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800cd54:	7979      	ldrb	r1, [r7, #5]
 800cd56:	2300      	movs	r3, #0
 800cd58:	9303      	str	r3, [sp, #12]
 800cd5a:	88fb      	ldrh	r3, [r7, #6]
 800cd5c:	9302      	str	r3, [sp, #8]
 800cd5e:	68bb      	ldr	r3, [r7, #8]
 800cd60:	9301      	str	r3, [sp, #4]
 800cd62:	2301      	movs	r3, #1
 800cd64:	9300      	str	r3, [sp, #0]
 800cd66:	2300      	movs	r3, #0
 800cd68:	2201      	movs	r2, #1
 800cd6a:	68f8      	ldr	r0, [r7, #12]
 800cd6c:	f001 fb96 	bl	800e49c <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800cd70:	2300      	movs	r3, #0

}
 800cd72:	4618      	mov	r0, r3
 800cd74:	3710      	adds	r7, #16
 800cd76:	46bd      	mov	sp, r7
 800cd78:	bd80      	pop	{r7, pc}

0800cd7a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800cd7a:	b580      	push	{r7, lr}
 800cd7c:	b088      	sub	sp, #32
 800cd7e:	af04      	add	r7, sp, #16
 800cd80:	60f8      	str	r0, [r7, #12]
 800cd82:	60b9      	str	r1, [r7, #8]
 800cd84:	4611      	mov	r1, r2
 800cd86:	461a      	mov	r2, r3
 800cd88:	460b      	mov	r3, r1
 800cd8a:	80fb      	strh	r3, [r7, #6]
 800cd8c:	4613      	mov	r3, r2
 800cd8e:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d001      	beq.n	800cd9e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800cd9a:	2300      	movs	r3, #0
 800cd9c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800cd9e:	7979      	ldrb	r1, [r7, #5]
 800cda0:	7e3b      	ldrb	r3, [r7, #24]
 800cda2:	9303      	str	r3, [sp, #12]
 800cda4:	88fb      	ldrh	r3, [r7, #6]
 800cda6:	9302      	str	r3, [sp, #8]
 800cda8:	68bb      	ldr	r3, [r7, #8]
 800cdaa:	9301      	str	r3, [sp, #4]
 800cdac:	2301      	movs	r3, #1
 800cdae:	9300      	str	r3, [sp, #0]
 800cdb0:	2302      	movs	r3, #2
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	68f8      	ldr	r0, [r7, #12]
 800cdb6:	f001 fb71 	bl	800e49c <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800cdba:	2300      	movs	r3, #0
}
 800cdbc:	4618      	mov	r0, r3
 800cdbe:	3710      	adds	r7, #16
 800cdc0:	46bd      	mov	sp, r7
 800cdc2:	bd80      	pop	{r7, pc}

0800cdc4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b088      	sub	sp, #32
 800cdc8:	af04      	add	r7, sp, #16
 800cdca:	60f8      	str	r0, [r7, #12]
 800cdcc:	60b9      	str	r1, [r7, #8]
 800cdce:	4611      	mov	r1, r2
 800cdd0:	461a      	mov	r2, r3
 800cdd2:	460b      	mov	r3, r1
 800cdd4:	80fb      	strh	r3, [r7, #6]
 800cdd6:	4613      	mov	r3, r2
 800cdd8:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800cdda:	7979      	ldrb	r1, [r7, #5]
 800cddc:	2300      	movs	r3, #0
 800cdde:	9303      	str	r3, [sp, #12]
 800cde0:	88fb      	ldrh	r3, [r7, #6]
 800cde2:	9302      	str	r3, [sp, #8]
 800cde4:	68bb      	ldr	r3, [r7, #8]
 800cde6:	9301      	str	r3, [sp, #4]
 800cde8:	2301      	movs	r3, #1
 800cdea:	9300      	str	r3, [sp, #0]
 800cdec:	2302      	movs	r3, #2
 800cdee:	2201      	movs	r2, #1
 800cdf0:	68f8      	ldr	r0, [r7, #12]
 800cdf2:	f001 fb53 	bl	800e49c <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800cdf6:	2300      	movs	r3, #0
}
 800cdf8:	4618      	mov	r0, r3
 800cdfa:	3710      	adds	r7, #16
 800cdfc:	46bd      	mov	sp, r7
 800cdfe:	bd80      	pop	{r7, pc}

0800ce00 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800ce00:	b580      	push	{r7, lr}
 800ce02:	b086      	sub	sp, #24
 800ce04:	af04      	add	r7, sp, #16
 800ce06:	6078      	str	r0, [r7, #4]
 800ce08:	4608      	mov	r0, r1
 800ce0a:	4611      	mov	r1, r2
 800ce0c:	461a      	mov	r2, r3
 800ce0e:	4603      	mov	r3, r0
 800ce10:	70fb      	strb	r3, [r7, #3]
 800ce12:	460b      	mov	r3, r1
 800ce14:	70bb      	strb	r3, [r7, #2]
 800ce16:	4613      	mov	r3, r2
 800ce18:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800ce1a:	7878      	ldrb	r0, [r7, #1]
 800ce1c:	78ba      	ldrb	r2, [r7, #2]
 800ce1e:	78f9      	ldrb	r1, [r7, #3]
 800ce20:	8b3b      	ldrh	r3, [r7, #24]
 800ce22:	9302      	str	r3, [sp, #8]
 800ce24:	7d3b      	ldrb	r3, [r7, #20]
 800ce26:	9301      	str	r3, [sp, #4]
 800ce28:	7c3b      	ldrb	r3, [r7, #16]
 800ce2a:	9300      	str	r3, [sp, #0]
 800ce2c:	4603      	mov	r3, r0
 800ce2e:	6878      	ldr	r0, [r7, #4]
 800ce30:	f001 fab8 	bl	800e3a4 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800ce34:	2300      	movs	r3, #0

}
 800ce36:	4618      	mov	r0, r3
 800ce38:	3708      	adds	r7, #8
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	bd80      	pop	{r7, pc}

0800ce3e <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800ce3e:	b580      	push	{r7, lr}
 800ce40:	b082      	sub	sp, #8
 800ce42:	af00      	add	r7, sp, #0
 800ce44:	6078      	str	r0, [r7, #4]
 800ce46:	460b      	mov	r3, r1
 800ce48:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800ce4a:	78fb      	ldrb	r3, [r7, #3]
 800ce4c:	4619      	mov	r1, r3
 800ce4e:	6878      	ldr	r0, [r7, #4]
 800ce50:	f001 faee 	bl	800e430 <USBH_LL_ClosePipe>

  return USBH_OK;
 800ce54:	2300      	movs	r3, #0

}
 800ce56:	4618      	mov	r0, r3
 800ce58:	3708      	adds	r7, #8
 800ce5a:	46bd      	mov	sp, r7
 800ce5c:	bd80      	pop	{r7, pc}

0800ce5e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800ce5e:	b580      	push	{r7, lr}
 800ce60:	b084      	sub	sp, #16
 800ce62:	af00      	add	r7, sp, #0
 800ce64:	6078      	str	r0, [r7, #4]
 800ce66:	460b      	mov	r3, r1
 800ce68:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800ce6a:	6878      	ldr	r0, [r7, #4]
 800ce6c:	f000 f831 	bl	800ced2 <USBH_GetFreePipe>
 800ce70:	4603      	mov	r3, r0
 800ce72:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800ce74:	89fb      	ldrh	r3, [r7, #14]
 800ce76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ce7a:	4293      	cmp	r3, r2
 800ce7c:	d007      	beq.n	800ce8e <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800ce7e:	89fa      	ldrh	r2, [r7, #14]
 800ce80:	78fb      	ldrb	r3, [r7, #3]
 800ce82:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	32e0      	adds	r2, #224	; 0xe0
 800ce8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800ce8e:	89fb      	ldrh	r3, [r7, #14]
 800ce90:	b2db      	uxtb	r3, r3
}
 800ce92:	4618      	mov	r0, r3
 800ce94:	3710      	adds	r7, #16
 800ce96:	46bd      	mov	sp, r7
 800ce98:	bd80      	pop	{r7, pc}

0800ce9a <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800ce9a:	b480      	push	{r7}
 800ce9c:	b083      	sub	sp, #12
 800ce9e:	af00      	add	r7, sp, #0
 800cea0:	6078      	str	r0, [r7, #4]
 800cea2:	460b      	mov	r3, r1
 800cea4:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800cea6:	78fb      	ldrb	r3, [r7, #3]
 800cea8:	2b0a      	cmp	r3, #10
 800ceaa:	d80b      	bhi.n	800cec4 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800ceac:	78fa      	ldrb	r2, [r7, #3]
 800ceae:	78f9      	ldrb	r1, [r7, #3]
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	31e0      	adds	r1, #224	; 0xe0
 800ceb4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ceb8:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	32e0      	adds	r2, #224	; 0xe0
 800cec0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800cec4:	2300      	movs	r3, #0
}
 800cec6:	4618      	mov	r0, r3
 800cec8:	370c      	adds	r7, #12
 800ceca:	46bd      	mov	sp, r7
 800cecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced0:	4770      	bx	lr

0800ced2 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800ced2:	b480      	push	{r7}
 800ced4:	b085      	sub	sp, #20
 800ced6:	af00      	add	r7, sp, #0
 800ced8:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800ceda:	2300      	movs	r3, #0
 800cedc:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800cede:	2300      	movs	r3, #0
 800cee0:	73fb      	strb	r3, [r7, #15]
 800cee2:	e00e      	b.n	800cf02 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800cee4:	7bfa      	ldrb	r2, [r7, #15]
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	32e0      	adds	r2, #224	; 0xe0
 800ceea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ceee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d102      	bne.n	800cefc <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800cef6:	7bfb      	ldrb	r3, [r7, #15]
 800cef8:	b29b      	uxth	r3, r3
 800cefa:	e007      	b.n	800cf0c <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800cefc:	7bfb      	ldrb	r3, [r7, #15]
 800cefe:	3301      	adds	r3, #1
 800cf00:	73fb      	strb	r3, [r7, #15]
 800cf02:	7bfb      	ldrb	r3, [r7, #15]
 800cf04:	2b0a      	cmp	r3, #10
 800cf06:	d9ed      	bls.n	800cee4 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 800cf08:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800cf0c:	4618      	mov	r0, r3
 800cf0e:	3714      	adds	r7, #20
 800cf10:	46bd      	mov	sp, r7
 800cf12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf16:	4770      	bx	lr

0800cf18 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800cf18:	b480      	push	{r7}
 800cf1a:	b087      	sub	sp, #28
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	60f8      	str	r0, [r7, #12]
 800cf20:	60b9      	str	r1, [r7, #8]
 800cf22:	4613      	mov	r3, r2
 800cf24:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800cf26:	2301      	movs	r3, #1
 800cf28:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800cf2a:	2300      	movs	r3, #0
 800cf2c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800cf2e:	4b1f      	ldr	r3, [pc, #124]	; (800cfac <FATFS_LinkDriverEx+0x94>)
 800cf30:	7a5b      	ldrb	r3, [r3, #9]
 800cf32:	b2db      	uxtb	r3, r3
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d131      	bne.n	800cf9c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800cf38:	4b1c      	ldr	r3, [pc, #112]	; (800cfac <FATFS_LinkDriverEx+0x94>)
 800cf3a:	7a5b      	ldrb	r3, [r3, #9]
 800cf3c:	b2db      	uxtb	r3, r3
 800cf3e:	461a      	mov	r2, r3
 800cf40:	4b1a      	ldr	r3, [pc, #104]	; (800cfac <FATFS_LinkDriverEx+0x94>)
 800cf42:	2100      	movs	r1, #0
 800cf44:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800cf46:	4b19      	ldr	r3, [pc, #100]	; (800cfac <FATFS_LinkDriverEx+0x94>)
 800cf48:	7a5b      	ldrb	r3, [r3, #9]
 800cf4a:	b2db      	uxtb	r3, r3
 800cf4c:	4a17      	ldr	r2, [pc, #92]	; (800cfac <FATFS_LinkDriverEx+0x94>)
 800cf4e:	009b      	lsls	r3, r3, #2
 800cf50:	4413      	add	r3, r2
 800cf52:	68fa      	ldr	r2, [r7, #12]
 800cf54:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800cf56:	4b15      	ldr	r3, [pc, #84]	; (800cfac <FATFS_LinkDriverEx+0x94>)
 800cf58:	7a5b      	ldrb	r3, [r3, #9]
 800cf5a:	b2db      	uxtb	r3, r3
 800cf5c:	461a      	mov	r2, r3
 800cf5e:	4b13      	ldr	r3, [pc, #76]	; (800cfac <FATFS_LinkDriverEx+0x94>)
 800cf60:	4413      	add	r3, r2
 800cf62:	79fa      	ldrb	r2, [r7, #7]
 800cf64:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800cf66:	4b11      	ldr	r3, [pc, #68]	; (800cfac <FATFS_LinkDriverEx+0x94>)
 800cf68:	7a5b      	ldrb	r3, [r3, #9]
 800cf6a:	b2db      	uxtb	r3, r3
 800cf6c:	1c5a      	adds	r2, r3, #1
 800cf6e:	b2d1      	uxtb	r1, r2
 800cf70:	4a0e      	ldr	r2, [pc, #56]	; (800cfac <FATFS_LinkDriverEx+0x94>)
 800cf72:	7251      	strb	r1, [r2, #9]
 800cf74:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800cf76:	7dbb      	ldrb	r3, [r7, #22]
 800cf78:	3330      	adds	r3, #48	; 0x30
 800cf7a:	b2da      	uxtb	r2, r3
 800cf7c:	68bb      	ldr	r3, [r7, #8]
 800cf7e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800cf80:	68bb      	ldr	r3, [r7, #8]
 800cf82:	3301      	adds	r3, #1
 800cf84:	223a      	movs	r2, #58	; 0x3a
 800cf86:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800cf88:	68bb      	ldr	r3, [r7, #8]
 800cf8a:	3302      	adds	r3, #2
 800cf8c:	222f      	movs	r2, #47	; 0x2f
 800cf8e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800cf90:	68bb      	ldr	r3, [r7, #8]
 800cf92:	3303      	adds	r3, #3
 800cf94:	2200      	movs	r2, #0
 800cf96:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800cf98:	2300      	movs	r3, #0
 800cf9a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800cf9c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	371c      	adds	r7, #28
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa8:	4770      	bx	lr
 800cfaa:	bf00      	nop
 800cfac:	200205fc 	.word	0x200205fc

0800cfb0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800cfb0:	b580      	push	{r7, lr}
 800cfb2:	b082      	sub	sp, #8
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	6078      	str	r0, [r7, #4]
 800cfb8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800cfba:	2200      	movs	r2, #0
 800cfbc:	6839      	ldr	r1, [r7, #0]
 800cfbe:	6878      	ldr	r0, [r7, #4]
 800cfc0:	f7ff ffaa 	bl	800cf18 <FATFS_LinkDriverEx>
 800cfc4:	4603      	mov	r3, r0
}
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	3708      	adds	r7, #8
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	bd80      	pop	{r7, pc}
	...

0800cfd0 <Application_Init>:

#include "main.h"
#include "APDS9309.h"

void Application_Init(void)
{
 800cfd0:	b580      	push	{r7, lr}
 800cfd2:	b08e      	sub	sp, #56	; 0x38
 800cfd4:	af00      	add	r7, sp, #0

	/*--------------------------------
	 *Delay startup
	 *------------------------------*/
	HAL_Delay(100);
 800cfd6:	2064      	movs	r0, #100	; 0x64
 800cfd8:	f7f3 fb14 	bl	8000604 <HAL_Delay>
	//Configure peripherals
	/***************************************************************/

	//IO_App_Init();

	SPI_Test();
 800cfdc:	f003 fbf8 	bl	80107d0 <SPI_Test>

	Init_M41T94rtc();
 800cfe0:	f001 fcde 	bl	800e9a0 <Init_M41T94rtc>

	DMA_Init();
 800cfe4:	f002 fc94 	bl	800f910 <DMA_Init>

	// TODO  App_VisionModules_Init();

	//TODO  App_EventManager_Init();

	if(NV_RAM_SPI_Test() == SPI_OK)
 800cfe8:	f002 f98f 	bl	800f30a <NV_RAM_SPI_Test>
 800cfec:	4603      	mov	r3, r0
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d103      	bne.n	800cffa <Application_Init+0x2a>
	{
		IC_Flags.RTC_OK = true;
 800cff2:	4b20      	ldr	r3, [pc, #128]	; (800d074 <Application_Init+0xa4>)
 800cff4:	2201      	movs	r2, #1
 800cff6:	701a      	strb	r2, [r3, #0]
 800cff8:	e002      	b.n	800d000 <Application_Init+0x30>
	}
	else
	{
		IC_Flags.RTC_OK = false;
 800cffa:	4b1e      	ldr	r3, [pc, #120]	; (800d074 <Application_Init+0xa4>)
 800cffc:	2200      	movs	r2, #0
 800cffe:	701a      	strb	r2, [r3, #0]
	}

	if(ADPS9309_Init() == APDS9309_OK)
 800d000:	f001 fc8a 	bl	800e918 <ADPS9309_Init>
 800d004:	4603      	mov	r3, r0
 800d006:	2b00      	cmp	r3, #0
 800d008:	d103      	bne.n	800d012 <Application_Init+0x42>
	{
		IC_Flags.Light_Sensor_OK = true;
 800d00a:	4b1a      	ldr	r3, [pc, #104]	; (800d074 <Application_Init+0xa4>)
 800d00c:	2201      	movs	r2, #1
 800d00e:	705a      	strb	r2, [r3, #1]
 800d010:	e002      	b.n	800d018 <Application_Init+0x48>
	}
	else
	{
		IC_Flags.Light_Sensor_OK = false;
 800d012:	4b18      	ldr	r3, [pc, #96]	; (800d074 <Application_Init+0xa4>)
 800d014:	2200      	movs	r2, #0
 800d016:	705a      	strb	r2, [r3, #1]
	}

	/*===============================
	 * Initialise ACK flag
	 *==============================*/
	App_ACK_Init ();
 800d018:	f000 f84c 	bl	800d0b4 <App_ACK_Init>

	//=== Initialise LCD ===
	BSP_LCD_Init();
 800d01c:	f002 fed8 	bl	800fdd0 <BSP_LCD_Init>
	uint8_t NOR_STATUS = 0;
 800d020:	2300      	movs	r3, #0
 800d022:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	char NOR_Msg[50] = {0};
 800d026:	1d3b      	adds	r3, r7, #4
 800d028:	2232      	movs	r2, #50	; 0x32
 800d02a:	2100      	movs	r1, #0
 800d02c:	4618      	mov	r0, r3
 800d02e:	f006 fd4e 	bl	8013ace <memset>
	/****************************************************************/
	//Configure External NORFLASH Device
	/***************************************************************/
	S29GL01GS_Init(&NOR_STATUS, &NOR_Msg[0]);
 800d032:	1d3a      	adds	r2, r7, #4
 800d034:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800d038:	4611      	mov	r1, r2
 800d03a:	4618      	mov	r0, r3
 800d03c:	f002 fa14 	bl	800f468 <S29GL01GS_Init>

	if(NOR_STATUS == 0)
 800d040:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d044:	2b00      	cmp	r3, #0
 800d046:	d103      	bne.n	800d050 <Application_Init+0x80>
	{
		IC_Flags.NOR_FLASH_OK = true;
 800d048:	4b0a      	ldr	r3, [pc, #40]	; (800d074 <Application_Init+0xa4>)
 800d04a:	2201      	movs	r2, #1
 800d04c:	709a      	strb	r2, [r3, #2]
 800d04e:	e002      	b.n	800d056 <Application_Init+0x86>
	}
	else
	{
		IC_Flags.NOR_FLASH_OK = false;
 800d050:	4b08      	ldr	r3, [pc, #32]	; (800d074 <Application_Init+0xa4>)
 800d052:	2200      	movs	r2, #0
 800d054:	709a      	strb	r2, [r3, #2]
	}
//	S29GL01GS_Test();

	//=== SN65DSI83_Send_Settings();
	SN65DSI83_Send_Settings();
 800d056:	f002 fb8d 	bl	800f774 <SN65DSI83_Send_Settings>



	TIM3_Start();
 800d05a:	f003 fc2d 	bl	80108b8 <TIM3_Start>

	// === Turn on Display ===
	BSP_LCD_DisplayOn();
 800d05e:	f003 fa07 	bl	8010470 <BSP_LCD_DisplayOn>

	// === Clear Screen Black ===
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 800d062:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800d066:	f003 f863 	bl	8010130 <BSP_LCD_Clear>

	//	IO_Output_control(LCD_Power, On);
	//	IO_Output_control(LCD_BL, On);
}
 800d06a:	bf00      	nop
 800d06c:	3738      	adds	r7, #56	; 0x38
 800d06e:	46bd      	mov	sp, r7
 800d070:	bd80      	pop	{r7, pc}
 800d072:	bf00      	nop
 800d074:	20020e78 	.word	0x20020e78

0800d078 <TextToScreen_MED>:

	BSP_LCD_DisplayStringAt(x, y, textString, LEFT_MODE);
}

void TextToScreen_MED(int x, int y, char *textString, uint32_t FColor, uint32_t BColor)
{
 800d078:	b580      	push	{r7, lr}
 800d07a:	b084      	sub	sp, #16
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	60f8      	str	r0, [r7, #12]
 800d080:	60b9      	str	r1, [r7, #8]
 800d082:	607a      	str	r2, [r7, #4]
 800d084:	603b      	str	r3, [r7, #0]
	BSP_LCD_SetBackColor(BColor);
 800d086:	69b8      	ldr	r0, [r7, #24]
 800d088:	f003 f81e 	bl	80100c8 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(FColor);
 800d08c:	6838      	ldr	r0, [r7, #0]
 800d08e:	f003 f801 	bl	8010094 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font20);
 800d092:	4807      	ldr	r0, [pc, #28]	; (800d0b0 <TextToScreen_MED+0x38>)
 800d094:	f003 f832 	bl	80100fc <BSP_LCD_SetFont>

	BSP_LCD_DisplayStringAt(x, y, textString, LEFT_MODE);
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	b298      	uxth	r0, r3
 800d09c:	68bb      	ldr	r3, [r7, #8]
 800d09e:	b299      	uxth	r1, r3
 800d0a0:	2303      	movs	r3, #3
 800d0a2:	687a      	ldr	r2, [r7, #4]
 800d0a4:	f003 f8b4 	bl	8010210 <BSP_LCD_DisplayStringAt>
}
 800d0a8:	bf00      	nop
 800d0aa:	3710      	adds	r7, #16
 800d0ac:	46bd      	mov	sp, r7
 800d0ae:	bd80      	pop	{r7, pc}
 800d0b0:	20020008 	.word	0x20020008

0800d0b4 <App_ACK_Init>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void App_ACK_Init (void)
{
 800d0b4:	b480      	push	{r7}
 800d0b6:	af00      	add	r7, sp, #0

	User_Button[ACK_Up].ACK_Flag			=	&Input_Flags.Button_1;
 800d0b8:	4b08      	ldr	r3, [pc, #32]	; (800d0dc <App_ACK_Init+0x28>)
 800d0ba:	4a09      	ldr	r2, [pc, #36]	; (800d0e0 <App_ACK_Init+0x2c>)
 800d0bc:	601a      	str	r2, [r3, #0]
	User_Button[ACK_Down].ACK_Flag			=	&Input_Flags.Button_2;
 800d0be:	4b07      	ldr	r3, [pc, #28]	; (800d0dc <App_ACK_Init+0x28>)
 800d0c0:	4a08      	ldr	r2, [pc, #32]	; (800d0e4 <App_ACK_Init+0x30>)
 800d0c2:	60da      	str	r2, [r3, #12]
	User_Button[ACK_Left].ACK_Flag			=	&Input_Flags.Button_3;
 800d0c4:	4b05      	ldr	r3, [pc, #20]	; (800d0dc <App_ACK_Init+0x28>)
 800d0c6:	4a08      	ldr	r2, [pc, #32]	; (800d0e8 <App_ACK_Init+0x34>)
 800d0c8:	619a      	str	r2, [r3, #24]
	User_Button[ACK_Right].ACK_Flag			=	&Input_Flags.Button_4;
 800d0ca:	4b04      	ldr	r3, [pc, #16]	; (800d0dc <App_ACK_Init+0x28>)
 800d0cc:	4a07      	ldr	r2, [pc, #28]	; (800d0ec <App_ACK_Init+0x38>)
 800d0ce:	625a      	str	r2, [r3, #36]	; 0x24

}
 800d0d0:	bf00      	nop
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d8:	4770      	bx	lr
 800d0da:	bf00      	nop
 800d0dc:	20021044 	.word	0x20021044
 800d0e0:	20020f81 	.word	0x20020f81
 800d0e4:	20020f82 	.word	0x20020f82
 800d0e8:	20020f83 	.word	0x20020f83
 800d0ec:	20020f84 	.word	0x20020f84

0800d0f0 <MX_CAN1_Init>:

/* USER CODE END 0 */

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800d0f0:	b580      	push	{r7, lr}
 800d0f2:	af00      	add	r7, sp, #0
  HAL_CAN_DeInit(&hcan1);
 800d0f4:	4831      	ldr	r0, [pc, #196]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d0f6:	f7f3 fba3 	bl	8000840 <HAL_CAN_DeInit>
  //HAL_CAN_MspInit(&hcan1);

  hcan1.Instance = CAN1;
 800d0fa:	4b30      	ldr	r3, [pc, #192]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d0fc:	4a30      	ldr	r2, [pc, #192]	; (800d1c0 <MX_CAN1_Init+0xd0>)
 800d0fe:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 14;
 800d100:	4b2e      	ldr	r3, [pc, #184]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d102:	220e      	movs	r2, #14
 800d104:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800d106:	4b2d      	ldr	r3, [pc, #180]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d108:	2200      	movs	r2, #0
 800d10a:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 800d10c:	4b2b      	ldr	r3, [pc, #172]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d10e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d112:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_9TQ;
 800d114:	4b29      	ldr	r3, [pc, #164]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d116:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800d11a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800d11c:	4b27      	ldr	r3, [pc, #156]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d11e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800d122:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800d124:	4b25      	ldr	r3, [pc, #148]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d126:	2200      	movs	r2, #0
 800d128:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800d12a:	4b24      	ldr	r3, [pc, #144]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d12c:	2200      	movs	r2, #0
 800d12e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800d130:	4b22      	ldr	r3, [pc, #136]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d132:	2200      	movs	r2, #0
 800d134:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800d136:	4b21      	ldr	r3, [pc, #132]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d138:	2200      	movs	r2, #0
 800d13a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800d13c:	4b1f      	ldr	r3, [pc, #124]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d13e:	2200      	movs	r2, #0
 800d140:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 800d142:	4b1e      	ldr	r3, [pc, #120]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d144:	2201      	movs	r2, #1
 800d146:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800d148:	481c      	ldr	r0, [pc, #112]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d14a:	f7f3 fa7d 	bl	8000648 <HAL_CAN_Init>
 800d14e:	4603      	mov	r3, r0
 800d150:	2b00      	cmp	r3, #0
 800d152:	d003      	beq.n	800d15c <MX_CAN1_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800d154:	214f      	movs	r1, #79	; 0x4f
 800d156:	481b      	ldr	r0, [pc, #108]	; (800d1c4 <MX_CAN1_Init+0xd4>)
 800d158:	f006 f83c 	bl	80131d4 <_Error_Handler>
  }

  //Deactivate Filter
  CAN1_Filters.FilterIdHigh = 0x0000;
 800d15c:	4b1a      	ldr	r3, [pc, #104]	; (800d1c8 <MX_CAN1_Init+0xd8>)
 800d15e:	2200      	movs	r2, #0
 800d160:	601a      	str	r2, [r3, #0]
  CAN1_Filters.FilterIdLow = 0x0000;
 800d162:	4b19      	ldr	r3, [pc, #100]	; (800d1c8 <MX_CAN1_Init+0xd8>)
 800d164:	2200      	movs	r2, #0
 800d166:	605a      	str	r2, [r3, #4]
  CAN1_Filters.FilterMaskIdHigh = 0x0000;
 800d168:	4b17      	ldr	r3, [pc, #92]	; (800d1c8 <MX_CAN1_Init+0xd8>)
 800d16a:	2200      	movs	r2, #0
 800d16c:	609a      	str	r2, [r3, #8]
  CAN1_Filters.FilterMaskIdLow = 0x0000;
 800d16e:	4b16      	ldr	r3, [pc, #88]	; (800d1c8 <MX_CAN1_Init+0xd8>)
 800d170:	2200      	movs	r2, #0
 800d172:	60da      	str	r2, [r3, #12]
  CAN1_Filters.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800d174:	4b14      	ldr	r3, [pc, #80]	; (800d1c8 <MX_CAN1_Init+0xd8>)
 800d176:	2200      	movs	r2, #0
 800d178:	611a      	str	r2, [r3, #16]
  CAN1_Filters.FilterMode = CAN_FILTERMODE_IDMASK;
 800d17a:	4b13      	ldr	r3, [pc, #76]	; (800d1c8 <MX_CAN1_Init+0xd8>)
 800d17c:	2200      	movs	r2, #0
 800d17e:	619a      	str	r2, [r3, #24]
  CAN1_Filters.FilterScale = CAN_FILTERSCALE_32BIT;
 800d180:	4b11      	ldr	r3, [pc, #68]	; (800d1c8 <MX_CAN1_Init+0xd8>)
 800d182:	2201      	movs	r2, #1
 800d184:	61da      	str	r2, [r3, #28]
  CAN1_Filters.FilterBank = 0;
 800d186:	4b10      	ldr	r3, [pc, #64]	; (800d1c8 <MX_CAN1_Init+0xd8>)
 800d188:	2200      	movs	r2, #0
 800d18a:	615a      	str	r2, [r3, #20]
  CAN1_Filters.FilterActivation = ENABLE;
 800d18c:	4b0e      	ldr	r3, [pc, #56]	; (800d1c8 <MX_CAN1_Init+0xd8>)
 800d18e:	2201      	movs	r2, #1
 800d190:	621a      	str	r2, [r3, #32]

  HAL_CAN_ConfigFilter(&hcan1, &CAN1_Filters);
 800d192:	490d      	ldr	r1, [pc, #52]	; (800d1c8 <MX_CAN1_Init+0xd8>)
 800d194:	4809      	ldr	r0, [pc, #36]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d196:	f7f3 fb77 	bl	8000888 <HAL_CAN_ConfigFilter>
  //Activate CAN1 RX interrupt
  HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800d19a:	2200      	movs	r2, #0
 800d19c:	2100      	movs	r1, #0
 800d19e:	2014      	movs	r0, #20
 800d1a0:	f7f4 f855 	bl	800124e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800d1a4:	2014      	movs	r0, #20
 800d1a6:	f7f4 f86e 	bl	8001286 <HAL_NVIC_EnableIRQ>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800d1aa:	2102      	movs	r1, #2
 800d1ac:	4803      	ldr	r0, [pc, #12]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d1ae:	f7f3 fcea 	bl	8000b86 <HAL_CAN_ActivateNotification>
  //Start CAN1
  HAL_CAN_Start(&hcan1);
 800d1b2:	4802      	ldr	r0, [pc, #8]	; (800d1bc <MX_CAN1_Init+0xcc>)
 800d1b4:	f7f3 fc56 	bl	8000a64 <HAL_CAN_Start>

}
 800d1b8:	bf00      	nop
 800d1ba:	bd80      	pop	{r7, pc}
 800d1bc:	20020ffc 	.word	0x20020ffc
 800d1c0:	40006400 	.word	0x40006400
 800d1c4:	08013d88 	.word	0x08013d88
 800d1c8:	20020ef4 	.word	0x20020ef4

0800d1cc <MX_CAN2_Init>:

/* CAN2 init function */
void MX_CAN2_Init(void)
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	af00      	add	r7, sp, #0

  HAL_CAN_DeInit(&hcan2);
 800d1d0:	4831      	ldr	r0, [pc, #196]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d1d2:	f7f3 fb35 	bl	8000840 <HAL_CAN_DeInit>

  hcan2.Instance = CAN2;
 800d1d6:	4b30      	ldr	r3, [pc, #192]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d1d8:	4a30      	ldr	r2, [pc, #192]	; (800d29c <MX_CAN2_Init+0xd0>)
 800d1da:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 14;
 800d1dc:	4b2e      	ldr	r3, [pc, #184]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d1de:	220e      	movs	r2, #14
 800d1e0:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 800d1e2:	4b2d      	ldr	r3, [pc, #180]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d1e4:	2200      	movs	r2, #0
 800d1e6:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_2TQ;
 800d1e8:	4b2b      	ldr	r3, [pc, #172]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d1ea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d1ee:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_9TQ;
 800d1f0:	4b29      	ldr	r3, [pc, #164]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d1f2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800d1f6:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 800d1f8:	4b27      	ldr	r3, [pc, #156]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d1fa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800d1fe:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800d200:	4b25      	ldr	r3, [pc, #148]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d202:	2200      	movs	r2, #0
 800d204:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800d206:	4b24      	ldr	r3, [pc, #144]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d208:	2200      	movs	r2, #0
 800d20a:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 800d20c:	4b22      	ldr	r3, [pc, #136]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d20e:	2200      	movs	r2, #0
 800d210:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 800d212:	4b21      	ldr	r3, [pc, #132]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d214:	2200      	movs	r2, #0
 800d216:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800d218:	4b1f      	ldr	r3, [pc, #124]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d21a:	2200      	movs	r2, #0
 800d21c:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 800d21e:	4b1e      	ldr	r3, [pc, #120]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d220:	2201      	movs	r2, #1
 800d222:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800d224:	481c      	ldr	r0, [pc, #112]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d226:	f7f3 fa0f 	bl	8000648 <HAL_CAN_Init>
 800d22a:	4603      	mov	r3, r0
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d003      	beq.n	800d238 <MX_CAN2_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800d230:	217b      	movs	r1, #123	; 0x7b
 800d232:	481b      	ldr	r0, [pc, #108]	; (800d2a0 <MX_CAN2_Init+0xd4>)
 800d234:	f005 ffce 	bl	80131d4 <_Error_Handler>
  }
  //Set filter
  CAN2_Filters.FilterIdHigh = 0x0000;
 800d238:	4b1a      	ldr	r3, [pc, #104]	; (800d2a4 <MX_CAN2_Init+0xd8>)
 800d23a:	2200      	movs	r2, #0
 800d23c:	601a      	str	r2, [r3, #0]
  CAN2_Filters.FilterIdLow = 0x0000;
 800d23e:	4b19      	ldr	r3, [pc, #100]	; (800d2a4 <MX_CAN2_Init+0xd8>)
 800d240:	2200      	movs	r2, #0
 800d242:	605a      	str	r2, [r3, #4]
  CAN2_Filters.FilterMaskIdHigh = 0x0000;
 800d244:	4b17      	ldr	r3, [pc, #92]	; (800d2a4 <MX_CAN2_Init+0xd8>)
 800d246:	2200      	movs	r2, #0
 800d248:	609a      	str	r2, [r3, #8]
  CAN2_Filters.FilterMaskIdLow = 0x0000;
 800d24a:	4b16      	ldr	r3, [pc, #88]	; (800d2a4 <MX_CAN2_Init+0xd8>)
 800d24c:	2200      	movs	r2, #0
 800d24e:	60da      	str	r2, [r3, #12]
  CAN2_Filters.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800d250:	4b14      	ldr	r3, [pc, #80]	; (800d2a4 <MX_CAN2_Init+0xd8>)
 800d252:	2200      	movs	r2, #0
 800d254:	611a      	str	r2, [r3, #16]
  CAN2_Filters.FilterMode = CAN_FILTERMODE_IDMASK;
 800d256:	4b13      	ldr	r3, [pc, #76]	; (800d2a4 <MX_CAN2_Init+0xd8>)
 800d258:	2200      	movs	r2, #0
 800d25a:	619a      	str	r2, [r3, #24]
  CAN2_Filters.FilterScale = CAN_FILTERSCALE_32BIT;
 800d25c:	4b11      	ldr	r3, [pc, #68]	; (800d2a4 <MX_CAN2_Init+0xd8>)
 800d25e:	2201      	movs	r2, #1
 800d260:	61da      	str	r2, [r3, #28]
  CAN2_Filters.FilterBank = 7;
 800d262:	4b10      	ldr	r3, [pc, #64]	; (800d2a4 <MX_CAN2_Init+0xd8>)
 800d264:	2207      	movs	r2, #7
 800d266:	615a      	str	r2, [r3, #20]
  CAN2_Filters.FilterActivation = ENABLE;
 800d268:	4b0e      	ldr	r3, [pc, #56]	; (800d2a4 <MX_CAN2_Init+0xd8>)
 800d26a:	2201      	movs	r2, #1
 800d26c:	621a      	str	r2, [r3, #32]
  HAL_CAN_ConfigFilter(&hcan2, &CAN2_Filters);
 800d26e:	490d      	ldr	r1, [pc, #52]	; (800d2a4 <MX_CAN2_Init+0xd8>)
 800d270:	4809      	ldr	r0, [pc, #36]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d272:	f7f3 fb09 	bl	8000888 <HAL_CAN_ConfigFilter>
  //Activate CAN2 RX interrupt
  HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 800d276:	2200      	movs	r2, #0
 800d278:	2100      	movs	r1, #0
 800d27a:	2040      	movs	r0, #64	; 0x40
 800d27c:	f7f3 ffe7 	bl	800124e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800d280:	2040      	movs	r0, #64	; 0x40
 800d282:	f7f4 f800 	bl	8001286 <HAL_NVIC_EnableIRQ>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 800d286:	2102      	movs	r1, #2
 800d288:	4803      	ldr	r0, [pc, #12]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d28a:	f7f3 fc7c 	bl	8000b86 <HAL_CAN_ActivateNotification>
  //Start CAN2
  HAL_CAN_Start(&hcan2);
 800d28e:	4802      	ldr	r0, [pc, #8]	; (800d298 <MX_CAN2_Init+0xcc>)
 800d290:	f7f3 fbe8 	bl	8000a64 <HAL_CAN_Start>
}
 800d294:	bf00      	nop
 800d296:	bd80      	pop	{r7, pc}
 800d298:	20020e50 	.word	0x20020e50
 800d29c:	40006800 	.word	0x40006800
 800d2a0:	08013d88 	.word	0x08013d88
 800d2a4:	20020dd0 	.word	0x20020dd0

0800d2a8 <HAL_CAN_MspInit>:
//static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;
//static uint32_t HAL_RCC_CAN3_CLK_ENABLED=0;
//static uint32_t HAL_RCC_CAN2_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800d2a8:	b580      	push	{r7, lr}
 800d2aa:	b08a      	sub	sp, #40	; 0x28
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(canHandle->Instance==CAN1)
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	4a3c      	ldr	r2, [pc, #240]	; (800d3a8 <HAL_CAN_MspInit+0x100>)
 800d2b6:	4293      	cmp	r3, r2
 800d2b8:	d12e      	bne.n	800d318 <HAL_CAN_MspInit+0x70>

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
//    HAL_RCC_CAN1_CLK_ENABLED++;
//    if(HAL_RCC_CAN1_CLK_ENABLED==1){
      __HAL_RCC_CAN1_CLK_ENABLE();
 800d2ba:	4a3c      	ldr	r2, [pc, #240]	; (800d3ac <HAL_CAN_MspInit+0x104>)
 800d2bc:	4b3b      	ldr	r3, [pc, #236]	; (800d3ac <HAL_CAN_MspInit+0x104>)
 800d2be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d2c0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800d2c4:	6413      	str	r3, [r2, #64]	; 0x40
 800d2c6:	4b39      	ldr	r3, [pc, #228]	; (800d3ac <HAL_CAN_MspInit+0x104>)
 800d2c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d2ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d2ce:	613b      	str	r3, [r7, #16]
 800d2d0:	693b      	ldr	r3, [r7, #16]
  
    /**CAN1 GPIO Configuration    
    PH14     ------> CAN1_RX
    PB9     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800d2d2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800d2d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d2d8:	2302      	movs	r3, #2
 800d2da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d2dc:	2300      	movs	r3, #0
 800d2de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d2e0:	2303      	movs	r3, #3
 800d2e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800d2e4:	2309      	movs	r3, #9
 800d2e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800d2e8:	f107 0314 	add.w	r3, r7, #20
 800d2ec:	4619      	mov	r1, r3
 800d2ee:	4830      	ldr	r0, [pc, #192]	; (800d3b0 <HAL_CAN_MspInit+0x108>)
 800d2f0:	f7f5 fa8c 	bl	800280c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800d2f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d2f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d2fa:	2302      	movs	r3, #2
 800d2fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d2fe:	2300      	movs	r3, #0
 800d300:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d302:	2303      	movs	r3, #3
 800d304:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800d306:	2309      	movs	r3, #9
 800d308:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d30a:	f107 0314 	add.w	r3, r7, #20
 800d30e:	4619      	mov	r1, r3
 800d310:	4828      	ldr	r0, [pc, #160]	; (800d3b4 <HAL_CAN_MspInit+0x10c>)
 800d312:	f7f5 fa7b 	bl	800280c <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 800d316:	e043      	b.n	800d3a0 <HAL_CAN_MspInit+0xf8>
  else if(canHandle->Instance==CAN2)
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	4a26      	ldr	r2, [pc, #152]	; (800d3b8 <HAL_CAN_MspInit+0x110>)
 800d31e:	4293      	cmp	r3, r2
 800d320:	d11c      	bne.n	800d35c <HAL_CAN_MspInit+0xb4>
      __HAL_RCC_CAN2_CLK_ENABLE();
 800d322:	4a22      	ldr	r2, [pc, #136]	; (800d3ac <HAL_CAN_MspInit+0x104>)
 800d324:	4b21      	ldr	r3, [pc, #132]	; (800d3ac <HAL_CAN_MspInit+0x104>)
 800d326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d328:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d32c:	6413      	str	r3, [r2, #64]	; 0x40
 800d32e:	4b1f      	ldr	r3, [pc, #124]	; (800d3ac <HAL_CAN_MspInit+0x104>)
 800d330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d332:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d336:	60fb      	str	r3, [r7, #12]
 800d338:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800d33a:	2360      	movs	r3, #96	; 0x60
 800d33c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d33e:	2302      	movs	r3, #2
 800d340:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d342:	2300      	movs	r3, #0
 800d344:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d346:	2303      	movs	r3, #3
 800d348:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800d34a:	2309      	movs	r3, #9
 800d34c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d34e:	f107 0314 	add.w	r3, r7, #20
 800d352:	4619      	mov	r1, r3
 800d354:	4817      	ldr	r0, [pc, #92]	; (800d3b4 <HAL_CAN_MspInit+0x10c>)
 800d356:	f7f5 fa59 	bl	800280c <HAL_GPIO_Init>
}
 800d35a:	e021      	b.n	800d3a0 <HAL_CAN_MspInit+0xf8>
  else if(canHandle->Instance==CAN3)
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	4a16      	ldr	r2, [pc, #88]	; (800d3bc <HAL_CAN_MspInit+0x114>)
 800d362:	4293      	cmp	r3, r2
 800d364:	d11c      	bne.n	800d3a0 <HAL_CAN_MspInit+0xf8>
      __HAL_RCC_CAN3_CLK_ENABLE();
 800d366:	4a11      	ldr	r2, [pc, #68]	; (800d3ac <HAL_CAN_MspInit+0x104>)
 800d368:	4b10      	ldr	r3, [pc, #64]	; (800d3ac <HAL_CAN_MspInit+0x104>)
 800d36a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d36c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d370:	6413      	str	r3, [r2, #64]	; 0x40
 800d372:	4b0e      	ldr	r3, [pc, #56]	; (800d3ac <HAL_CAN_MspInit+0x104>)
 800d374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d376:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d37a:	60bb      	str	r3, [r7, #8]
 800d37c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 800d37e:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800d382:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d384:	2302      	movs	r3, #2
 800d386:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d388:	2300      	movs	r3, #0
 800d38a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d38c:	2303      	movs	r3, #3
 800d38e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 800d390:	230b      	movs	r3, #11
 800d392:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d394:	f107 0314 	add.w	r3, r7, #20
 800d398:	4619      	mov	r1, r3
 800d39a:	4809      	ldr	r0, [pc, #36]	; (800d3c0 <HAL_CAN_MspInit+0x118>)
 800d39c:	f7f5 fa36 	bl	800280c <HAL_GPIO_Init>
}
 800d3a0:	bf00      	nop
 800d3a2:	3728      	adds	r7, #40	; 0x28
 800d3a4:	46bd      	mov	sp, r7
 800d3a6:	bd80      	pop	{r7, pc}
 800d3a8:	40006400 	.word	0x40006400
 800d3ac:	40023800 	.word	0x40023800
 800d3b0:	40021c00 	.word	0x40021c00
 800d3b4:	40020400 	.word	0x40020400
 800d3b8:	40006800 	.word	0x40006800
 800d3bc:	40003400 	.word	0x40003400
 800d3c0:	40020000 	.word	0x40020000

0800d3c4 <HAL_CAN_MspDeInit>:

void HAL_CAN_MspDeInit(CAN_HandleTypeDef* canHandle)
{
 800d3c4:	b580      	push	{r7, lr}
 800d3c6:	b082      	sub	sp, #8
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	6078      	str	r0, [r7, #4]

  if(canHandle->Instance==CAN1)
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	4a1b      	ldr	r2, [pc, #108]	; (800d440 <HAL_CAN_MspDeInit+0x7c>)
 800d3d2:	4293      	cmp	r3, r2
 800d3d4:	d110      	bne.n	800d3f8 <HAL_CAN_MspDeInit+0x34>
  {
  /* USER CODE BEGIN CAN1_MspDeInit 0 */

  /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 800d3d6:	4a1b      	ldr	r2, [pc, #108]	; (800d444 <HAL_CAN_MspDeInit+0x80>)
 800d3d8:	4b1a      	ldr	r3, [pc, #104]	; (800d444 <HAL_CAN_MspDeInit+0x80>)
 800d3da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d3dc:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800d3e0:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**CAN1 GPIO Configuration    
    PH14     ------> CAN1_RX
    PB9     ------> CAN1_TX 
    */
    HAL_GPIO_DeInit(GPIOH, GPIO_PIN_14);
 800d3e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800d3e6:	4818      	ldr	r0, [pc, #96]	; (800d448 <HAL_CAN_MspDeInit+0x84>)
 800d3e8:	f7f5 fbba 	bl	8002b60 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 800d3ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d3f0:	4816      	ldr	r0, [pc, #88]	; (800d44c <HAL_CAN_MspDeInit+0x88>)
 800d3f2:	f7f5 fbb5 	bl	8002b60 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN CAN3_MspDeInit 1 */

  /* USER CODE END CAN3_MspDeInit 1 */
  }
} 
 800d3f6:	e01f      	b.n	800d438 <HAL_CAN_MspDeInit+0x74>
  else if(canHandle->Instance==CAN2)
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	4a14      	ldr	r2, [pc, #80]	; (800d450 <HAL_CAN_MspDeInit+0x8c>)
 800d3fe:	4293      	cmp	r3, r2
 800d400:	d10a      	bne.n	800d418 <HAL_CAN_MspDeInit+0x54>
      __HAL_RCC_CAN2_CLK_DISABLE();
 800d402:	4a10      	ldr	r2, [pc, #64]	; (800d444 <HAL_CAN_MspDeInit+0x80>)
 800d404:	4b0f      	ldr	r3, [pc, #60]	; (800d444 <HAL_CAN_MspDeInit+0x80>)
 800d406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d408:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d40c:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5|GPIO_PIN_6);
 800d40e:	2160      	movs	r1, #96	; 0x60
 800d410:	480e      	ldr	r0, [pc, #56]	; (800d44c <HAL_CAN_MspDeInit+0x88>)
 800d412:	f7f5 fba5 	bl	8002b60 <HAL_GPIO_DeInit>
} 
 800d416:	e00f      	b.n	800d438 <HAL_CAN_MspDeInit+0x74>
  else if(canHandle->Instance==CAN3)
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	4a0d      	ldr	r2, [pc, #52]	; (800d454 <HAL_CAN_MspDeInit+0x90>)
 800d41e:	4293      	cmp	r3, r2
 800d420:	d10a      	bne.n	800d438 <HAL_CAN_MspDeInit+0x74>
      __HAL_RCC_CAN3_CLK_DISABLE();
 800d422:	4a08      	ldr	r2, [pc, #32]	; (800d444 <HAL_CAN_MspDeInit+0x80>)
 800d424:	4b07      	ldr	r3, [pc, #28]	; (800d444 <HAL_CAN_MspDeInit+0x80>)
 800d426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d428:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d42c:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_15);
 800d42e:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 800d432:	4809      	ldr	r0, [pc, #36]	; (800d458 <HAL_CAN_MspDeInit+0x94>)
 800d434:	f7f5 fb94 	bl	8002b60 <HAL_GPIO_DeInit>
} 
 800d438:	bf00      	nop
 800d43a:	3708      	adds	r7, #8
 800d43c:	46bd      	mov	sp, r7
 800d43e:	bd80      	pop	{r7, pc}
 800d440:	40006400 	.word	0x40006400
 800d444:	40023800 	.word	0x40023800
 800d448:	40021c00 	.word	0x40021c00
 800d44c:	40020400 	.word	0x40020400
 800d450:	40006800 	.word	0x40006800
 800d454:	40003400 	.word	0x40003400
 800d458:	40020000 	.word	0x40020000

0800d45c <HAL_DMA2D_MspInit>:
  }

}

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 800d45c:	b480      	push	{r7}
 800d45e:	b085      	sub	sp, #20
 800d460:	af00      	add	r7, sp, #0
 800d462:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	4a0a      	ldr	r2, [pc, #40]	; (800d494 <HAL_DMA2D_MspInit+0x38>)
 800d46a:	4293      	cmp	r3, r2
 800d46c:	d10b      	bne.n	800d486 <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800d46e:	4a0a      	ldr	r2, [pc, #40]	; (800d498 <HAL_DMA2D_MspInit+0x3c>)
 800d470:	4b09      	ldr	r3, [pc, #36]	; (800d498 <HAL_DMA2D_MspInit+0x3c>)
 800d472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d474:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d478:	6313      	str	r3, [r2, #48]	; 0x30
 800d47a:	4b07      	ldr	r3, [pc, #28]	; (800d498 <HAL_DMA2D_MspInit+0x3c>)
 800d47c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d47e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d482:	60fb      	str	r3, [r7, #12]
 800d484:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 800d486:	bf00      	nop
 800d488:	3714      	adds	r7, #20
 800d48a:	46bd      	mov	sp, r7
 800d48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d490:	4770      	bx	lr
 800d492:	bf00      	nop
 800d494:	4002b000 	.word	0x4002b000
 800d498:	40023800 	.word	0x40023800

0800d49c <MX_DSIHOST_DSI_Init>:
DSI_HandleTypeDef hdsi;

/* DSIHOST init function */

void MX_DSIHOST_DSI_Init(void)
{
 800d49c:	b580      	push	{r7, lr}
 800d49e:	b084      	sub	sp, #16
 800d4a0:	af00      	add	r7, sp, #0

		/* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
	DSI_PLLInitTypeDef dsiPllInit;


	uint32_t laneByteClk_kHz = 0;
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	60fb      	str	r3, [r7, #12]

	hdsi.Instance = DSI;
 800d4a6:	4b0f      	ldr	r3, [pc, #60]	; (800d4e4 <MX_DSIHOST_DSI_Init+0x48>)
 800d4a8:	4a0f      	ldr	r2, [pc, #60]	; (800d4e8 <MX_DSIHOST_DSI_Init+0x4c>)
 800d4aa:	601a      	str	r2, [r3, #0]

		//HAL_DSI_DeInit(&(hdsi));

		dsiPllInit.PLLNDIV  = 100;
 800d4ac:	2364      	movs	r3, #100	; 0x64
 800d4ae:	603b      	str	r3, [r7, #0]
		dsiPllInit.PLLIDF   = 5;
 800d4b0:	2305      	movs	r3, #5
 800d4b2:	607b      	str	r3, [r7, #4]
		dsiPllInit.PLLODF  = 1;
 800d4b4:	2301      	movs	r3, #1
 800d4b6:	60bb      	str	r3, [r7, #8]
		laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 800d4b8:	f24f 4324 	movw	r3, #62500	; 0xf424
 800d4bc:	60fb      	str	r3, [r7, #12]

		/* Set number of Lanes */
		hdsi.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 800d4be:	4b09      	ldr	r3, [pc, #36]	; (800d4e4 <MX_DSIHOST_DSI_Init+0x48>)
 800d4c0:	2201      	movs	r2, #1
 800d4c2:	60da      	str	r2, [r3, #12]

		/* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
		hdsi.Init.TXEscapeCkdiv = laneByteClk_kHz/15625;
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	4a09      	ldr	r2, [pc, #36]	; (800d4ec <MX_DSIHOST_DSI_Init+0x50>)
 800d4c8:	fba2 2303 	umull	r2, r3, r2, r3
 800d4cc:	0b1b      	lsrs	r3, r3, #12
 800d4ce:	4a05      	ldr	r2, [pc, #20]	; (800d4e4 <MX_DSIHOST_DSI_Init+0x48>)
 800d4d0:	6093      	str	r3, [r2, #8]

		HAL_DSI_Init(&(hdsi), &(dsiPllInit));
 800d4d2:	463b      	mov	r3, r7
 800d4d4:	4619      	mov	r1, r3
 800d4d6:	4803      	ldr	r0, [pc, #12]	; (800d4e4 <MX_DSIHOST_DSI_Init+0x48>)
 800d4d8:	f7f4 fe64 	bl	80021a4 <HAL_DSI_Init>
//		  if (HAL_DSI_Init(&(hdsi), &(dsiPllInit)))
//		  {
//		    _Error_Handler(__FILE__, __LINE__);
//		  }

}
 800d4dc:	bf00      	nop
 800d4de:	3710      	adds	r7, #16
 800d4e0:	46bd      	mov	sp, r7
 800d4e2:	bd80      	pop	{r7, pc}
 800d4e4:	2002ad14 	.word	0x2002ad14
 800d4e8:	40016c00 	.word	0x40016c00
 800d4ec:	431bde83 	.word	0x431bde83

0800d4f0 <HAL_DSI_MspInit>:

void HAL_DSI_MspInit(DSI_HandleTypeDef* dsiHandle)
{
 800d4f0:	b480      	push	{r7}
 800d4f2:	b085      	sub	sp, #20
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]

  if(dsiHandle->Instance==DSI)
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	4a0a      	ldr	r2, [pc, #40]	; (800d528 <HAL_DSI_MspInit+0x38>)
 800d4fe:	4293      	cmp	r3, r2
 800d500:	d10b      	bne.n	800d51a <HAL_DSI_MspInit+0x2a>
  {
  /* USER CODE BEGIN DSI_MspInit 0 */

  /* USER CODE END DSI_MspInit 0 */
    /* DSI clock enable */
    __HAL_RCC_DSI_CLK_ENABLE();
 800d502:	4a0a      	ldr	r2, [pc, #40]	; (800d52c <HAL_DSI_MspInit+0x3c>)
 800d504:	4b09      	ldr	r3, [pc, #36]	; (800d52c <HAL_DSI_MspInit+0x3c>)
 800d506:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d508:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d50c:	6453      	str	r3, [r2, #68]	; 0x44
 800d50e:	4b07      	ldr	r3, [pc, #28]	; (800d52c <HAL_DSI_MspInit+0x3c>)
 800d510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d512:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d516:	60fb      	str	r3, [r7, #12]
 800d518:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DSI_MspInit 1 */

  /* USER CODE END DSI_MspInit 1 */
  }
}
 800d51a:	bf00      	nop
 800d51c:	3714      	adds	r7, #20
 800d51e:	46bd      	mov	sp, r7
 800d520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d524:	4770      	bx	lr
 800d526:	bf00      	nop
 800d528:	40016c00 	.word	0x40016c00
 800d52c:	40023800 	.word	0x40023800

0800d530 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800d530:	b580      	push	{r7, lr}
 800d532:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 800d534:	4904      	ldr	r1, [pc, #16]	; (800d548 <MX_FATFS_Init+0x18>)
 800d536:	4805      	ldr	r0, [pc, #20]	; (800d54c <MX_FATFS_Init+0x1c>)
 800d538:	f7ff fd3a 	bl	800cfb0 <FATFS_LinkDriver>
 800d53c:	4603      	mov	r3, r0
 800d53e:	461a      	mov	r2, r3
 800d540:	4b03      	ldr	r3, [pc, #12]	; (800d550 <MX_FATFS_Init+0x20>)
 800d542:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 800d544:	bf00      	nop
 800d546:	bd80      	pop	{r7, pc}
 800d548:	2002ad30 	.word	0x2002ad30
 800d54c:	08016888 	.word	0x08016888
 800d550:	2002b198 	.word	0x2002b198

0800d554 <MX_FMC_Init>:
NOR_HandleTypeDef hnor1;
 SRAM_HandleTypeDef hsram2;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 800d554:	b480      	push	{r7}
 800d556:	b089      	sub	sp, #36	; 0x24
 800d558:	af00      	add	r7, sp, #0
//  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
//  {
//    _Error_Handler(__FILE__, __LINE__);
//  }

}
 800d55a:	bf00      	nop
 800d55c:	3724      	adds	r7, #36	; 0x24
 800d55e:	46bd      	mov	sp, r7
 800d560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d564:	4770      	bx	lr
	...

0800d568 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800d568:	b580      	push	{r7, lr}
 800d56a:	b08a      	sub	sp, #40	; 0x28
 800d56c:	af00      	add	r7, sp, #0

		GPIO_InitTypeDef gpio_init_structure;

		/* Enable FMC clock */
		__HAL_RCC_FMC_CLK_ENABLE();
 800d56e:	4a52      	ldr	r2, [pc, #328]	; (800d6b8 <HAL_FMC_MspInit+0x150>)
 800d570:	4b51      	ldr	r3, [pc, #324]	; (800d6b8 <HAL_FMC_MspInit+0x150>)
 800d572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d574:	f043 0301 	orr.w	r3, r3, #1
 800d578:	6393      	str	r3, [r2, #56]	; 0x38
 800d57a:	4b4f      	ldr	r3, [pc, #316]	; (800d6b8 <HAL_FMC_MspInit+0x150>)
 800d57c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d57e:	f003 0301 	and.w	r3, r3, #1
 800d582:	613b      	str	r3, [r7, #16]
 800d584:	693b      	ldr	r3, [r7, #16]

		/* Enable GPIOs clock */
		__HAL_RCC_GPIOD_CLK_ENABLE();
 800d586:	4a4c      	ldr	r2, [pc, #304]	; (800d6b8 <HAL_FMC_MspInit+0x150>)
 800d588:	4b4b      	ldr	r3, [pc, #300]	; (800d6b8 <HAL_FMC_MspInit+0x150>)
 800d58a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d58c:	f043 0308 	orr.w	r3, r3, #8
 800d590:	6313      	str	r3, [r2, #48]	; 0x30
 800d592:	4b49      	ldr	r3, [pc, #292]	; (800d6b8 <HAL_FMC_MspInit+0x150>)
 800d594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d596:	f003 0308 	and.w	r3, r3, #8
 800d59a:	60fb      	str	r3, [r7, #12]
 800d59c:	68fb      	ldr	r3, [r7, #12]
		__HAL_RCC_GPIOE_CLK_ENABLE();
 800d59e:	4a46      	ldr	r2, [pc, #280]	; (800d6b8 <HAL_FMC_MspInit+0x150>)
 800d5a0:	4b45      	ldr	r3, [pc, #276]	; (800d6b8 <HAL_FMC_MspInit+0x150>)
 800d5a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d5a4:	f043 0310 	orr.w	r3, r3, #16
 800d5a8:	6313      	str	r3, [r2, #48]	; 0x30
 800d5aa:	4b43      	ldr	r3, [pc, #268]	; (800d6b8 <HAL_FMC_MspInit+0x150>)
 800d5ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d5ae:	f003 0310 	and.w	r3, r3, #16
 800d5b2:	60bb      	str	r3, [r7, #8]
 800d5b4:	68bb      	ldr	r3, [r7, #8]
		__HAL_RCC_GPIOF_CLK_ENABLE();
 800d5b6:	4a40      	ldr	r2, [pc, #256]	; (800d6b8 <HAL_FMC_MspInit+0x150>)
 800d5b8:	4b3f      	ldr	r3, [pc, #252]	; (800d6b8 <HAL_FMC_MspInit+0x150>)
 800d5ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d5bc:	f043 0320 	orr.w	r3, r3, #32
 800d5c0:	6313      	str	r3, [r2, #48]	; 0x30
 800d5c2:	4b3d      	ldr	r3, [pc, #244]	; (800d6b8 <HAL_FMC_MspInit+0x150>)
 800d5c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d5c6:	f003 0320 	and.w	r3, r3, #32
 800d5ca:	607b      	str	r3, [r7, #4]
 800d5cc:	687b      	ldr	r3, [r7, #4]
		__HAL_RCC_GPIOG_CLK_ENABLE();
 800d5ce:	4a3a      	ldr	r2, [pc, #232]	; (800d6b8 <HAL_FMC_MspInit+0x150>)
 800d5d0:	4b39      	ldr	r3, [pc, #228]	; (800d6b8 <HAL_FMC_MspInit+0x150>)
 800d5d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d5d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d5d8:	6313      	str	r3, [r2, #48]	; 0x30
 800d5da:	4b37      	ldr	r3, [pc, #220]	; (800d6b8 <HAL_FMC_MspInit+0x150>)
 800d5dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d5de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d5e2:	603b      	str	r3, [r7, #0]
 800d5e4:	683b      	ldr	r3, [r7, #0]
		                        | PE14 <-> FMC_D11   |
		                        | PE15 <-> FMC_D12   |
		   +---------------------                    +--------------------+
		 */

		gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800d5e6:	2301      	movs	r3, #1
 800d5e8:	61bb      	str	r3, [r7, #24]
				gpio_init_structure.Pull      = GPIO_NOPULL;
 800d5ea:	2300      	movs	r3, #0
 800d5ec:	61fb      	str	r3, [r7, #28]
				gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 800d5ee:	2302      	movs	r3, #2
 800d5f0:	623b      	str	r3, [r7, #32]
		gpio_init_structure.Pin = GPIO_PIN_2 | GPIO_PIN_3 ;
 800d5f2:	230c      	movs	r3, #12
 800d5f4:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800d5f6:	f107 0314 	add.w	r3, r7, #20
 800d5fa:	4619      	mov	r1, r3
 800d5fc:	482f      	ldr	r0, [pc, #188]	; (800d6bc <HAL_FMC_MspInit+0x154>)
 800d5fe:	f7f5 f905 	bl	800280c <HAL_GPIO_Init>


		/* Common GPIO configuration */
		gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800d602:	2302      	movs	r3, #2
 800d604:	61bb      	str	r3, [r7, #24]
		gpio_init_structure.Pull      = GPIO_NOPULL;
 800d606:	2300      	movs	r3, #0
 800d608:	61fb      	str	r3, [r7, #28]
		gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800d60a:	2303      	movs	r3, #3
 800d60c:	623b      	str	r3, [r7, #32]
		gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800d60e:	230c      	movs	r3, #12
 800d610:	627b      	str	r3, [r7, #36]	; 0x24

		/* GPIOD configuration */
		gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |\
 800d612:	f64f 7333 	movw	r3, #65331	; 0xff33
 800d616:	617b      	str	r3, [r7, #20]
				GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 |\
				GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
		HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800d618:	f107 0314 	add.w	r3, r7, #20
 800d61c:	4619      	mov	r1, r3
 800d61e:	4827      	ldr	r0, [pc, #156]	; (800d6bc <HAL_FMC_MspInit+0x154>)
 800d620:	f7f5 f8f4 	bl	800280c <HAL_GPIO_Init>

		gpio_init_structure.Pin   = GPIO_PIN_4 ;
 800d624:	2310      	movs	r3, #16
 800d626:	617b      	str	r3, [r7, #20]
		gpio_init_structure.Pull      = GPIO_NOPULL;
 800d628:	2300      	movs	r3, #0
 800d62a:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800d62c:	f107 0314 	add.w	r3, r7, #20
 800d630:	4619      	mov	r1, r3
 800d632:	4822      	ldr	r0, [pc, #136]	; (800d6bc <HAL_FMC_MspInit+0x154>)
 800d634:	f7f5 f8ea 	bl	800280c <HAL_GPIO_Init>
		/* GPIOE configuration */
		gpio_init_structure.Pin   = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | \
 800d638:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 800d63c:	617b      	str	r3, [r7, #20]
				GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 |\
				GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
		HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800d63e:	f107 0314 	add.w	r3, r7, #20
 800d642:	4619      	mov	r1, r3
 800d644:	481e      	ldr	r0, [pc, #120]	; (800d6c0 <HAL_FMC_MspInit+0x158>)
 800d646:	f7f5 f8e1 	bl	800280c <HAL_GPIO_Init>

		/* GPIOF configuration */
		gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 800d64a:	f24f 033f 	movw	r3, #61503	; 0xf03f
 800d64e:	617b      	str	r3, [r7, #20]
				GPIO_PIN_5 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
		HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800d650:	f107 0314 	add.w	r3, r7, #20
 800d654:	4619      	mov	r1, r3
 800d656:	481b      	ldr	r0, [pc, #108]	; (800d6c4 <HAL_FMC_MspInit+0x15c>)
 800d658:	f7f5 f8d8 	bl	800280c <HAL_GPIO_Init>

		/* GPIOG configuration */
		gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 800d65c:	f246 033f 	movw	r3, #24639	; 0x603f
 800d660:	617b      	str	r3, [r7, #20]
				GPIO_PIN_5 | GPIO_PIN_13| GPIO_PIN_14;
		HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800d662:	f107 0314 	add.w	r3, r7, #20
 800d666:	4619      	mov	r1, r3
 800d668:	4817      	ldr	r0, [pc, #92]	; (800d6c8 <HAL_FMC_MspInit+0x160>)
 800d66a:	f7f5 f8cf 	bl	800280c <HAL_GPIO_Init>

		/* Pulled High GPIO configuration */
		gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800d66e:	2302      	movs	r3, #2
 800d670:	61bb      	str	r3, [r7, #24]
		gpio_init_structure.Pull      = GPIO_NOPULL;
 800d672:	2300      	movs	r3, #0
 800d674:	61fb      	str	r3, [r7, #28]
		gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800d676:	2303      	movs	r3, #3
 800d678:	623b      	str	r3, [r7, #32]
		gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800d67a:	230c      	movs	r3, #12
 800d67c:	627b      	str	r3, [r7, #36]	; 0x24

		/* NE1 and NWAIT configuration */
		gpio_init_structure.Pin   = GPIO_PIN_6 | GPIO_PIN_7;
 800d67e:	23c0      	movs	r3, #192	; 0xc0
 800d680:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800d682:	f107 0314 	add.w	r3, r7, #20
 800d686:	4619      	mov	r1, r3
 800d688:	480c      	ldr	r0, [pc, #48]	; (800d6bc <HAL_FMC_MspInit+0x154>)
 800d68a:	f7f5 f8bf 	bl	800280c <HAL_GPIO_Init>

		/* NE2 configuration */

		gpio_init_structure.Pin = GPIO_PIN_8;
 800d68e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d692:	617b      	str	r3, [r7, #20]
		gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800d694:	2302      	movs	r3, #2
 800d696:	61bb      	str	r3, [r7, #24]
		gpio_init_structure.Pull = GPIO_NOPULL;
 800d698:	2300      	movs	r3, #0
 800d69a:	61fb      	str	r3, [r7, #28]
		gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d69c:	2303      	movs	r3, #3
 800d69e:	623b      	str	r3, [r7, #32]
		gpio_init_structure.Alternate = GPIO_AF9_FMC;
 800d6a0:	2309      	movs	r3, #9
 800d6a2:	627b      	str	r3, [r7, #36]	; 0x24

		HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 800d6a4:	f107 0314 	add.w	r3, r7, #20
 800d6a8:	4619      	mov	r1, r3
 800d6aa:	4808      	ldr	r0, [pc, #32]	; (800d6cc <HAL_FMC_MspInit+0x164>)
 800d6ac:	f7f5 f8ae 	bl	800280c <HAL_GPIO_Init>
//  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
//
//  /* USER CODE BEGIN FMC_MspInit 1 */
//
//  /* USER CODE END FMC_MspInit 1 */
}
 800d6b0:	bf00      	nop
 800d6b2:	3728      	adds	r7, #40	; 0x28
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	bd80      	pop	{r7, pc}
 800d6b8:	40023800 	.word	0x40023800
 800d6bc:	40020c00 	.word	0x40020c00
 800d6c0:	40021000 	.word	0x40021000
 800d6c4:	40021400 	.word	0x40021400
 800d6c8:	40021800 	.word	0x40021800
 800d6cc:	40020800 	.word	0x40020800

0800d6d0 <HAL_NOR_MspInit>:

void HAL_NOR_MspInit(NOR_HandleTypeDef* norHandle){
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b082      	sub	sp, #8
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NOR_MspInit 0 */

  /* USER CODE END NOR_MspInit 0 */
  HAL_FMC_MspInit();
 800d6d8:	f7ff ff46 	bl	800d568 <HAL_FMC_MspInit>
  /* USER CODE BEGIN NOR_MspInit 1 */

  /* USER CODE END NOR_MspInit 1 */
}
 800d6dc:	bf00      	nop
 800d6de:	3708      	adds	r7, #8
 800d6e0:	46bd      	mov	sp, r7
 800d6e2:	bd80      	pop	{r7, pc}

0800d6e4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	b082      	sub	sp, #8
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800d6ec:	f7ff ff3c 	bl	800d568 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800d6f0:	bf00      	nop
 800d6f2:	3708      	adds	r7, #8
 800d6f4:	46bd      	mov	sp, r7
 800d6f6:	bd80      	pop	{r7, pc}

0800d6f8 <HAL_FMC_MspDeInit>:

static uint32_t FMC_DeInitialized = 0;

static void HAL_FMC_MspDeInit(void){
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspDeInit 0 */

  /* USER CODE END FMC_MspDeInit 0 */
  if (FMC_DeInitialized) {
 800d6fc:	4b16      	ldr	r3, [pc, #88]	; (800d758 <HAL_FMC_MspDeInit+0x60>)
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d126      	bne.n	800d752 <HAL_FMC_MspDeInit+0x5a>
    return;
  }
  FMC_DeInitialized = 1;
 800d704:	4b14      	ldr	r3, [pc, #80]	; (800d758 <HAL_FMC_MspDeInit+0x60>)
 800d706:	2201      	movs	r2, #1
 800d708:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_DISABLE();
 800d70a:	4a14      	ldr	r2, [pc, #80]	; (800d75c <HAL_FMC_MspDeInit+0x64>)
 800d70c:	4b13      	ldr	r3, [pc, #76]	; (800d75c <HAL_FMC_MspDeInit+0x64>)
 800d70e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d710:	f023 0301 	bic.w	r3, r3, #1
 800d714:	6393      	str	r3, [r2, #56]	; 0x38
  PG13   ------> FMC_A24
  PG14   ------> FMC_A25
  PB7   ------> FMC_NL
  */

  HAL_GPIO_DeInit(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800d716:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 800d71a:	4811      	ldr	r0, [pc, #68]	; (800d760 <HAL_FMC_MspDeInit+0x68>)
 800d71c:	f7f5 fa20 	bl	8002b60 <HAL_GPIO_DeInit>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15);

  HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800d720:	f24f 013f 	movw	r1, #61503	; 0xf03f
 800d724:	480f      	ldr	r0, [pc, #60]	; (800d764 <HAL_FMC_MspDeInit+0x6c>)
 800d726:	f7f5 fa1b 	bl	8002b60 <HAL_GPIO_DeInit>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15);

  HAL_GPIO_DeInit(GPIOG, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800d72a:	f246 013f 	movw	r1, #24639	; 0x603f
 800d72e:	480e      	ldr	r0, [pc, #56]	; (800d768 <HAL_FMC_MspDeInit+0x70>)
 800d730:	f7f5 fa16 	bl	8002b60 <HAL_GPIO_DeInit>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_13|GPIO_PIN_14);

  HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800d734:	f64f 71f3 	movw	r1, #65523	; 0xfff3
 800d738:	480c      	ldr	r0, [pc, #48]	; (800d76c <HAL_FMC_MspDeInit+0x74>)
 800d73a:	f7f5 fa11 	bl	8002b60 <HAL_GPIO_DeInit>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7);

  HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8);
 800d73e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d742:	480b      	ldr	r0, [pc, #44]	; (800d770 <HAL_FMC_MspDeInit+0x78>)
 800d744:	f7f5 fa0c 	bl	8002b60 <HAL_GPIO_DeInit>

  HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 800d748:	2180      	movs	r1, #128	; 0x80
 800d74a:	480a      	ldr	r0, [pc, #40]	; (800d774 <HAL_FMC_MspDeInit+0x7c>)
 800d74c:	f7f5 fa08 	bl	8002b60 <HAL_GPIO_DeInit>
 800d750:	e000      	b.n	800d754 <HAL_FMC_MspDeInit+0x5c>
    return;
 800d752:	bf00      	nop

  /* USER CODE BEGIN FMC_MspDeInit 1 */

  /* USER CODE END FMC_MspDeInit 1 */
}
 800d754:	bd80      	pop	{r7, pc}
 800d756:	bf00      	nop
 800d758:	20020608 	.word	0x20020608
 800d75c:	40023800 	.word	0x40023800
 800d760:	40021000 	.word	0x40021000
 800d764:	40021400 	.word	0x40021400
 800d768:	40021800 	.word	0x40021800
 800d76c:	40020c00 	.word	0x40020c00
 800d770:	40020800 	.word	0x40020800
 800d774:	40020400 	.word	0x40020400

0800d778 <HAL_NOR_MspDeInit>:

void HAL_NOR_MspDeInit(NOR_HandleTypeDef* norHandle){
 800d778:	b580      	push	{r7, lr}
 800d77a:	b082      	sub	sp, #8
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NOR_MspDeInit 0 */

  /* USER CODE END NOR_MspDeInit 0 */
  HAL_FMC_MspDeInit();
 800d780:	f7ff ffba 	bl	800d6f8 <HAL_FMC_MspDeInit>
  /* USER CODE BEGIN NOR_MspDeInit 1 */

  /* USER CODE END NOR_MspDeInit 1 */
}
 800d784:	bf00      	nop
 800d786:	3708      	adds	r7, #8
 800d788:	46bd      	mov	sp, r7
 800d78a:	bd80      	pop	{r7, pc}

0800d78c <HAL_SRAM_MspDeInit>:

void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 800d78c:	b580      	push	{r7, lr}
 800d78e:	b082      	sub	sp, #8
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspDeInit 0 */

  /* USER CODE END SRAM_MspDeInit 0 */
  HAL_FMC_MspDeInit();
 800d794:	f7ff ffb0 	bl	800d6f8 <HAL_FMC_MspDeInit>
  /* USER CODE BEGIN SRAM_MspDeInit 1 */

  /* USER CODE END SRAM_MspDeInit 1 */
}
 800d798:	bf00      	nop
 800d79a:	3708      	adds	r7, #8
 800d79c:	46bd      	mov	sp, r7
 800d79e:	bd80      	pop	{r7, pc}

0800d7a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800d7a0:	b580      	push	{r7, lr}
 800d7a2:	b090      	sub	sp, #64	; 0x40
 800d7a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800d7a6:	4ab0      	ldr	r2, [pc, #704]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d7a8:	4baf      	ldr	r3, [pc, #700]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d7aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7ac:	f043 0310 	orr.w	r3, r3, #16
 800d7b0:	6313      	str	r3, [r2, #48]	; 0x30
 800d7b2:	4bad      	ldr	r3, [pc, #692]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d7b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7b6:	f003 0310 	and.w	r3, r3, #16
 800d7ba:	62bb      	str	r3, [r7, #40]	; 0x28
 800d7bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800d7be:	4aaa      	ldr	r2, [pc, #680]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d7c0:	4ba9      	ldr	r3, [pc, #676]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d7c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d7c8:	6313      	str	r3, [r2, #48]	; 0x30
 800d7ca:	4ba7      	ldr	r3, [pc, #668]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d7cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d7d2:	627b      	str	r3, [r7, #36]	; 0x24
 800d7d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d7d6:	4aa4      	ldr	r2, [pc, #656]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d7d8:	4ba3      	ldr	r3, [pc, #652]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d7da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7dc:	f043 0304 	orr.w	r3, r3, #4
 800d7e0:	6313      	str	r3, [r2, #48]	; 0x30
 800d7e2:	4ba1      	ldr	r3, [pc, #644]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d7e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7e6:	f003 0304 	and.w	r3, r3, #4
 800d7ea:	623b      	str	r3, [r7, #32]
 800d7ec:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800d7ee:	4a9e      	ldr	r2, [pc, #632]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d7f0:	4b9d      	ldr	r3, [pc, #628]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d7f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7f4:	f043 0320 	orr.w	r3, r3, #32
 800d7f8:	6313      	str	r3, [r2, #48]	; 0x30
 800d7fa:	4b9b      	ldr	r3, [pc, #620]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d7fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7fe:	f003 0320 	and.w	r3, r3, #32
 800d802:	61fb      	str	r3, [r7, #28]
 800d804:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800d806:	4a98      	ldr	r2, [pc, #608]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d808:	4b97      	ldr	r3, [pc, #604]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d80a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d80c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d810:	6313      	str	r3, [r2, #48]	; 0x30
 800d812:	4b95      	ldr	r3, [pc, #596]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d816:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d81a:	61bb      	str	r3, [r7, #24]
 800d81c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800d81e:	4a92      	ldr	r2, [pc, #584]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d820:	4b91      	ldr	r3, [pc, #580]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d824:	f043 0301 	orr.w	r3, r3, #1
 800d828:	6313      	str	r3, [r2, #48]	; 0x30
 800d82a:	4b8f      	ldr	r3, [pc, #572]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d82c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d82e:	f003 0301 	and.w	r3, r3, #1
 800d832:	617b      	str	r3, [r7, #20]
 800d834:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800d836:	4a8c      	ldr	r2, [pc, #560]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d838:	4b8b      	ldr	r3, [pc, #556]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d83a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d83c:	f043 0302 	orr.w	r3, r3, #2
 800d840:	6313      	str	r3, [r2, #48]	; 0x30
 800d842:	4b89      	ldr	r3, [pc, #548]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d846:	f003 0302 	and.w	r3, r3, #2
 800d84a:	613b      	str	r3, [r7, #16]
 800d84c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800d84e:	4a86      	ldr	r2, [pc, #536]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d850:	4b85      	ldr	r3, [pc, #532]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d854:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d858:	6313      	str	r3, [r2, #48]	; 0x30
 800d85a:	4b83      	ldr	r3, [pc, #524]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d85c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d85e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d862:	60fb      	str	r3, [r7, #12]
 800d864:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800d866:	4a80      	ldr	r2, [pc, #512]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d868:	4b7f      	ldr	r3, [pc, #508]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d86a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d86c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d870:	6313      	str	r3, [r2, #48]	; 0x30
 800d872:	4b7d      	ldr	r3, [pc, #500]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d876:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d87a:	60bb      	str	r3, [r7, #8]
 800d87c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800d87e:	4a7a      	ldr	r2, [pc, #488]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d880:	4b79      	ldr	r3, [pc, #484]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d884:	f043 0308 	orr.w	r3, r3, #8
 800d888:	6313      	str	r3, [r2, #48]	; 0x30
 800d88a:	4b77      	ldr	r3, [pc, #476]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d88c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d88e:	f003 0308 	and.w	r3, r3, #8
 800d892:	607b      	str	r3, [r7, #4]
 800d894:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800d896:	4a74      	ldr	r2, [pc, #464]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d898:	4b73      	ldr	r3, [pc, #460]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d89a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d89c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d8a0:	6313      	str	r3, [r2, #48]	; 0x30
 800d8a2:	4b71      	ldr	r3, [pc, #452]	; (800da68 <MX_GPIO_Init+0x2c8>)
 800d8a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d8aa:	603b      	str	r3, [r7, #0]
 800d8ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_2 
 800d8ae:	2200      	movs	r2, #0
 800d8b0:	f24a 210d 	movw	r1, #41485	; 0xa20d
 800d8b4:	486d      	ldr	r0, [pc, #436]	; (800da6c <MX_GPIO_Init+0x2cc>)
 800d8b6:	f7f5 fa77 	bl	8002da8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
 800d8ba:	2200      	movs	r2, #0
 800d8bc:	f24f 0101 	movw	r1, #61441	; 0xf001
 800d8c0:	486b      	ldr	r0, [pc, #428]	; (800da70 <MX_GPIO_Init+0x2d0>)
 800d8c2:	f7f5 fa71 	bl	8002da8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_0, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7, GPIO_PIN_RESET);
 800d8c6:	2200      	movs	r2, #0
 800d8c8:	2187      	movs	r1, #135	; 0x87
 800d8ca:	486a      	ldr	r0, [pc, #424]	; (800da74 <MX_GPIO_Init+0x2d4>)
 800d8cc:	f7f5 fa6c 	bl	8002da8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	f24f 013f 	movw	r1, #61503	; 0xf03f
 800d8d6:	4868      	ldr	r0, [pc, #416]	; (800da78 <MX_GPIO_Init+0x2d8>)
 800d8d8:	f7f5 fa66 	bl	8002da8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13 
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800d8dc:	2200      	movs	r2, #0
 800d8de:	210c      	movs	r1, #12
 800d8e0:	4866      	ldr	r0, [pc, #408]	; (800da7c <MX_GPIO_Init+0x2dc>)
 800d8e2:	f7f5 fa61 	bl	8002da8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_12, GPIO_PIN_RESET);
 800d8e6:	2200      	movs	r2, #0
 800d8e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800d8ec:	4864      	ldr	r0, [pc, #400]	; (800da80 <MX_GPIO_Init+0x2e0>)
 800d8ee:	f7f5 fa5b 	bl	8002da8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOK, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 800d8f2:	2200      	movs	r2, #0
 800d8f4:	21e0      	movs	r1, #224	; 0xe0
 800d8f6:	4863      	ldr	r0, [pc, #396]	; (800da84 <MX_GPIO_Init+0x2e4>)
 800d8f8:	f7f5 fa56 	bl	8002da8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PI8 PI10 PI11 PI4 
                           PI5 PI6 PI7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_4 
 800d8fc:	f44f 635f 	mov.w	r3, #3568	; 0xdf0
 800d900:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d902:	2300      	movs	r3, #0
 800d904:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d906:	2300      	movs	r3, #0
 800d908:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800d90a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d90e:	4619      	mov	r1, r3
 800d910:	4857      	ldr	r0, [pc, #348]	; (800da70 <MX_GPIO_Init+0x2d0>)
 800d912:	f7f4 ff7b 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC15 PC0 PC2 
                           PC3 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_2 
 800d916:	f24a 230d 	movw	r3, #41485	; 0xa20d
 800d91a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_3|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d91c:	2301      	movs	r3, #1
 800d91e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d920:	2300      	movs	r3, #0
 800d922:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d924:	2300      	movs	r3, #0
 800d926:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d928:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d92c:	4619      	mov	r1, r3
 800d92e:	484f      	ldr	r0, [pc, #316]	; (800da6c <MX_GPIO_Init+0x2cc>)
 800d930:	f7f4 ff6c 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800d934:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800d938:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d93a:	2300      	movs	r3, #0
 800d93c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d93e:	2300      	movs	r3, #0
 800d940:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d942:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d946:	4619      	mov	r1, r3
 800d948:	4848      	ldr	r0, [pc, #288]	; (800da6c <MX_GPIO_Init+0x2cc>)
 800d94a:	f7f4 ff5f 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pins : PI12 PI13 PI14 PI15 
                           PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
 800d94e:	f24f 0301 	movw	r3, #61441	; 0xf001
 800d952:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d954:	2301      	movs	r3, #1
 800d956:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d958:	2300      	movs	r3, #0
 800d95a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d95c:	2300      	movs	r3, #0
 800d95e:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800d960:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d964:	4619      	mov	r1, r3
 800d966:	4842      	ldr	r0, [pc, #264]	; (800da70 <MX_GPIO_Init+0x2d0>)
 800d968:	f7f4 ff50 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pins : PH2 PH3 PH8 PH9 
                           PH10 PH11 PH12 PH15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_9 
 800d96c:	f649 730c 	movw	r3, #40716	; 0x9f0c
 800d970:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d972:	2300      	movs	r3, #0
 800d974:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d976:	2300      	movs	r3, #0
 800d978:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800d97a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d97e:	4619      	mov	r1, r3
 800d980:	4841      	ldr	r0, [pc, #260]	; (800da88 <MX_GPIO_Init+0x2e8>)
 800d982:	f7f4 ff43 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800d986:	2387      	movs	r3, #135	; 0x87
 800d988:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d98a:	2301      	movs	r3, #1
 800d98c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d98e:	2300      	movs	r3, #0
 800d990:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d992:	2300      	movs	r3, #0
 800d994:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d996:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d99a:	4619      	mov	r1, r3
 800d99c:	4835      	ldr	r0, [pc, #212]	; (800da74 <MX_GPIO_Init+0x2d4>)
 800d99e:	f7f4 ff35 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ0 PJ1 PJ2 PJ3 
                           PJ4 PJ5 PJ12 PJ13 
                           PJ14 PJ15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800d9a2:	f24f 033f 	movw	r3, #61503	; 0xf03f
 800d9a6:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13 
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d9a8:	2301      	movs	r3, #1
 800d9aa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800d9b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d9b8:	4619      	mov	r1, r3
 800d9ba:	482f      	ldr	r0, [pc, #188]	; (800da78 <MX_GPIO_Init+0x2d8>)
 800d9bc:	f7f4 ff26 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG6 PG7 PG8 PG9 
                           PG10 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 800d9c0:	f248 73c0 	movw	r3, #34752	; 0x87c0
 800d9c4:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_10|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800d9ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d9d2:	4619      	mov	r1, r3
 800d9d4:	482a      	ldr	r0, [pc, #168]	; (800da80 <MX_GPIO_Init+0x2e0>)
 800d9d6:	f7f4 ff19 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800d9da:	230c      	movs	r3, #12
 800d9dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d9de:	2301      	movs	r3, #1
 800d9e0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d9e2:	2300      	movs	r3, #0
 800d9e4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d9ea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d9ee:	4619      	mov	r1, r3
 800d9f0:	4822      	ldr	r0, [pc, #136]	; (800da7c <MX_GPIO_Init+0x2dc>)
 800d9f2:	f7f4 ff0b 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800d9f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d9fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d9fc:	2301      	movs	r3, #1
 800d9fe:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800da00:	2300      	movs	r3, #0
 800da02:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800da04:	2300      	movs	r3, #0
 800da06:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800da08:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da0c:	4619      	mov	r1, r3
 800da0e:	481c      	ldr	r0, [pc, #112]	; (800da80 <MX_GPIO_Init+0x2e0>)
 800da10:	f7f4 fefc 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pins : PK3 PK4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800da14:	2318      	movs	r3, #24
 800da16:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800da18:	2300      	movs	r3, #0
 800da1a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800da1c:	2300      	movs	r3, #0
 800da1e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800da20:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da24:	4619      	mov	r1, r3
 800da26:	4817      	ldr	r0, [pc, #92]	; (800da84 <MX_GPIO_Init+0x2e4>)
 800da28:	f7f4 fef0 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pins : PK5 PK6 PK7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800da2c:	23e0      	movs	r3, #224	; 0xe0
 800da2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800da30:	2301      	movs	r3, #1
 800da32:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800da34:	2300      	movs	r3, #0
 800da36:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800da38:	2300      	movs	r3, #0
 800da3a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800da3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da40:	4619      	mov	r1, r3
 800da42:	4810      	ldr	r0, [pc, #64]	; (800da84 <MX_GPIO_Init+0x2e4>)
 800da44:	f7f4 fee2 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800da48:	2310      	movs	r3, #16
 800da4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800da4c:	2300      	movs	r3, #0
 800da4e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800da50:	2300      	movs	r3, #0
 800da52:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800da54:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da58:	4619      	mov	r1, r3
 800da5a:	4806      	ldr	r0, [pc, #24]	; (800da74 <MX_GPIO_Init+0x2d4>)
 800da5c:	f7f4 fed6 	bl	800280c <HAL_GPIO_Init>

}
 800da60:	bf00      	nop
 800da62:	3740      	adds	r7, #64	; 0x40
 800da64:	46bd      	mov	sp, r7
 800da66:	bd80      	pop	{r7, pc}
 800da68:	40023800 	.word	0x40023800
 800da6c:	40020800 	.word	0x40020800
 800da70:	40022000 	.word	0x40022000
 800da74:	40020400 	.word	0x40020400
 800da78:	40022400 	.word	0x40022400
 800da7c:	40020c00 	.word	0x40020c00
 800da80:	40021800 	.word	0x40021800
 800da84:	40022800 	.word	0x40022800
 800da88:	40021c00 	.word	0x40021c00

0800da8c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 800da90:	4b1e      	ldr	r3, [pc, #120]	; (800db0c <MX_I2C2_Init+0x80>)
 800da92:	4a1f      	ldr	r2, [pc, #124]	; (800db10 <MX_I2C2_Init+0x84>)
 800da94:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00A0A3F7;
 800da96:	4b1d      	ldr	r3, [pc, #116]	; (800db0c <MX_I2C2_Init+0x80>)
 800da98:	4a1e      	ldr	r2, [pc, #120]	; (800db14 <MX_I2C2_Init+0x88>)
 800da9a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800da9c:	4b1b      	ldr	r3, [pc, #108]	; (800db0c <MX_I2C2_Init+0x80>)
 800da9e:	2200      	movs	r2, #0
 800daa0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800daa2:	4b1a      	ldr	r3, [pc, #104]	; (800db0c <MX_I2C2_Init+0x80>)
 800daa4:	2201      	movs	r2, #1
 800daa6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800daa8:	4b18      	ldr	r3, [pc, #96]	; (800db0c <MX_I2C2_Init+0x80>)
 800daaa:	2200      	movs	r2, #0
 800daac:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800daae:	4b17      	ldr	r3, [pc, #92]	; (800db0c <MX_I2C2_Init+0x80>)
 800dab0:	2200      	movs	r2, #0
 800dab2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800dab4:	4b15      	ldr	r3, [pc, #84]	; (800db0c <MX_I2C2_Init+0x80>)
 800dab6:	2200      	movs	r2, #0
 800dab8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800daba:	4b14      	ldr	r3, [pc, #80]	; (800db0c <MX_I2C2_Init+0x80>)
 800dabc:	2200      	movs	r2, #0
 800dabe:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800dac0:	4b12      	ldr	r3, [pc, #72]	; (800db0c <MX_I2C2_Init+0x80>)
 800dac2:	2200      	movs	r2, #0
 800dac4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800dac6:	4811      	ldr	r0, [pc, #68]	; (800db0c <MX_I2C2_Init+0x80>)
 800dac8:	f7f6 fdd2 	bl	8004670 <HAL_I2C_Init>
 800dacc:	4603      	mov	r3, r0
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d003      	beq.n	800dada <MX_I2C2_Init+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dad2:	214d      	movs	r1, #77	; 0x4d
 800dad4:	4810      	ldr	r0, [pc, #64]	; (800db18 <MX_I2C2_Init+0x8c>)
 800dad6:	f005 fb7d 	bl	80131d4 <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800dada:	2100      	movs	r1, #0
 800dadc:	480b      	ldr	r0, [pc, #44]	; (800db0c <MX_I2C2_Init+0x80>)
 800dade:	f7f7 fba3 	bl	8005228 <HAL_I2CEx_ConfigAnalogFilter>
 800dae2:	4603      	mov	r3, r0
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d003      	beq.n	800daf0 <MX_I2C2_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dae8:	2154      	movs	r1, #84	; 0x54
 800daea:	480b      	ldr	r0, [pc, #44]	; (800db18 <MX_I2C2_Init+0x8c>)
 800daec:	f005 fb72 	bl	80131d4 <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800daf0:	2100      	movs	r1, #0
 800daf2:	4806      	ldr	r0, [pc, #24]	; (800db0c <MX_I2C2_Init+0x80>)
 800daf4:	f7f7 fbe3 	bl	80052be <HAL_I2CEx_ConfigDigitalFilter>
 800daf8:	4603      	mov	r3, r0
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d003      	beq.n	800db06 <MX_I2C2_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dafe:	215b      	movs	r1, #91	; 0x5b
 800db00:	4805      	ldr	r0, [pc, #20]	; (800db18 <MX_I2C2_Init+0x8c>)
 800db02:	f005 fb67 	bl	80131d4 <_Error_Handler>
  }

}
 800db06:	bf00      	nop
 800db08:	bd80      	pop	{r7, pc}
 800db0a:	bf00      	nop
 800db0c:	2002b19c 	.word	0x2002b19c
 800db10:	40005800 	.word	0x40005800
 800db14:	00a0a3f7 	.word	0x00a0a3f7
 800db18:	08013d9c 	.word	0x08013d9c

0800db1c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800db1c:	b580      	push	{r7, lr}
 800db1e:	b088      	sub	sp, #32
 800db20:	af00      	add	r7, sp, #0
 800db22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C2)
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	4a11      	ldr	r2, [pc, #68]	; (800db70 <HAL_I2C_MspInit+0x54>)
 800db2a:	4293      	cmp	r3, r2
 800db2c:	d11b      	bne.n	800db66 <HAL_I2C_MspInit+0x4a>
  
    /**I2C2 GPIO Configuration    
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800db2e:	2330      	movs	r3, #48	; 0x30
 800db30:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800db32:	2312      	movs	r3, #18
 800db34:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800db36:	2301      	movs	r3, #1
 800db38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800db3a:	2303      	movs	r3, #3
 800db3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800db3e:	2304      	movs	r3, #4
 800db40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800db42:	f107 030c 	add.w	r3, r7, #12
 800db46:	4619      	mov	r1, r3
 800db48:	480a      	ldr	r0, [pc, #40]	; (800db74 <HAL_I2C_MspInit+0x58>)
 800db4a:	f7f4 fe5f 	bl	800280c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800db4e:	4a0a      	ldr	r2, [pc, #40]	; (800db78 <HAL_I2C_MspInit+0x5c>)
 800db50:	4b09      	ldr	r3, [pc, #36]	; (800db78 <HAL_I2C_MspInit+0x5c>)
 800db52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db54:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800db58:	6413      	str	r3, [r2, #64]	; 0x40
 800db5a:	4b07      	ldr	r3, [pc, #28]	; (800db78 <HAL_I2C_MspInit+0x5c>)
 800db5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800db62:	60bb      	str	r3, [r7, #8]
 800db64:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800db66:	bf00      	nop
 800db68:	3720      	adds	r7, #32
 800db6a:	46bd      	mov	sp, r7
 800db6c:	bd80      	pop	{r7, pc}
 800db6e:	bf00      	nop
 800db70:	40005800 	.word	0x40005800
 800db74:	40021c00 	.word	0x40021c00
 800db78:	40023800 	.word	0x40023800

0800db7c <HAL_LTDC_MspInit>:
  }

}

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 800db7c:	b480      	push	{r7}
 800db7e:	b085      	sub	sp, #20
 800db80:	af00      	add	r7, sp, #0
 800db82:	6078      	str	r0, [r7, #4]

  if(ltdcHandle->Instance==LTDC)
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	4a0a      	ldr	r2, [pc, #40]	; (800dbb4 <HAL_LTDC_MspInit+0x38>)
 800db8a:	4293      	cmp	r3, r2
 800db8c:	d10b      	bne.n	800dba6 <HAL_LTDC_MspInit+0x2a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800db8e:	4a0a      	ldr	r2, [pc, #40]	; (800dbb8 <HAL_LTDC_MspInit+0x3c>)
 800db90:	4b09      	ldr	r3, [pc, #36]	; (800dbb8 <HAL_LTDC_MspInit+0x3c>)
 800db92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800db94:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800db98:	6453      	str	r3, [r2, #68]	; 0x44
 800db9a:	4b07      	ldr	r3, [pc, #28]	; (800dbb8 <HAL_LTDC_MspInit+0x3c>)
 800db9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800db9e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800dba2:	60fb      	str	r3, [r7, #12]
 800dba4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 800dba6:	bf00      	nop
 800dba8:	3714      	adds	r7, #20
 800dbaa:	46bd      	mov	sp, r7
 800dbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbb0:	4770      	bx	lr
 800dbb2:	bf00      	nop
 800dbb4:	40016800 	.word	0x40016800
 800dbb8:	40023800 	.word	0x40023800

0800dbbc <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800dbbc:	b580      	push	{r7, lr}
 800dbbe:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 800dbc0:	4b1c      	ldr	r3, [pc, #112]	; (800dc34 <MX_SPI2_Init+0x78>)
 800dbc2:	4a1d      	ldr	r2, [pc, #116]	; (800dc38 <MX_SPI2_Init+0x7c>)
 800dbc4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800dbc6:	4b1b      	ldr	r3, [pc, #108]	; (800dc34 <MX_SPI2_Init+0x78>)
 800dbc8:	f44f 7282 	mov.w	r2, #260	; 0x104
 800dbcc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800dbce:	4b19      	ldr	r3, [pc, #100]	; (800dc34 <MX_SPI2_Init+0x78>)
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800dbd4:	4b17      	ldr	r3, [pc, #92]	; (800dc34 <MX_SPI2_Init+0x78>)
 800dbd6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800dbda:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800dbdc:	4b15      	ldr	r3, [pc, #84]	; (800dc34 <MX_SPI2_Init+0x78>)
 800dbde:	2200      	movs	r2, #0
 800dbe0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800dbe2:	4b14      	ldr	r3, [pc, #80]	; (800dc34 <MX_SPI2_Init+0x78>)
 800dbe4:	2200      	movs	r2, #0
 800dbe6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800dbe8:	4b12      	ldr	r3, [pc, #72]	; (800dc34 <MX_SPI2_Init+0x78>)
 800dbea:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dbee:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800dbf0:	4b10      	ldr	r3, [pc, #64]	; (800dc34 <MX_SPI2_Init+0x78>)
 800dbf2:	2238      	movs	r2, #56	; 0x38
 800dbf4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800dbf6:	4b0f      	ldr	r3, [pc, #60]	; (800dc34 <MX_SPI2_Init+0x78>)
 800dbf8:	2200      	movs	r2, #0
 800dbfa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800dbfc:	4b0d      	ldr	r3, [pc, #52]	; (800dc34 <MX_SPI2_Init+0x78>)
 800dbfe:	2200      	movs	r2, #0
 800dc00:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dc02:	4b0c      	ldr	r3, [pc, #48]	; (800dc34 <MX_SPI2_Init+0x78>)
 800dc04:	2200      	movs	r2, #0
 800dc06:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800dc08:	4b0a      	ldr	r3, [pc, #40]	; (800dc34 <MX_SPI2_Init+0x78>)
 800dc0a:	2207      	movs	r2, #7
 800dc0c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800dc0e:	4b09      	ldr	r3, [pc, #36]	; (800dc34 <MX_SPI2_Init+0x78>)
 800dc10:	2200      	movs	r2, #0
 800dc12:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800dc14:	4b07      	ldr	r3, [pc, #28]	; (800dc34 <MX_SPI2_Init+0x78>)
 800dc16:	2208      	movs	r2, #8
 800dc18:	635a      	str	r2, [r3, #52]	; 0x34

  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800dc1a:	4806      	ldr	r0, [pc, #24]	; (800dc34 <MX_SPI2_Init+0x78>)
 800dc1c:	f7f9 f9a4 	bl	8006f68 <HAL_SPI_Init>
 800dc20:	4603      	mov	r3, r0
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d003      	beq.n	800dc2e <MX_SPI2_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dc26:	2154      	movs	r1, #84	; 0x54
 800dc28:	4804      	ldr	r0, [pc, #16]	; (800dc3c <MX_SPI2_Init+0x80>)
 800dc2a:	f005 fad3 	bl	80131d4 <_Error_Handler>
  }

}
 800dc2e:	bf00      	nop
 800dc30:	bd80      	pop	{r7, pc}
 800dc32:	bf00      	nop
 800dc34:	2002b1f8 	.word	0x2002b1f8
 800dc38:	40003800 	.word	0x40003800
 800dc3c:	08013db0 	.word	0x08013db0

0800dc40 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 800dc44:	4b1c      	ldr	r3, [pc, #112]	; (800dcb8 <MX_SPI5_Init+0x78>)
 800dc46:	4a1d      	ldr	r2, [pc, #116]	; (800dcbc <MX_SPI5_Init+0x7c>)
 800dc48:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800dc4a:	4b1b      	ldr	r3, [pc, #108]	; (800dcb8 <MX_SPI5_Init+0x78>)
 800dc4c:	f44f 7282 	mov.w	r2, #260	; 0x104
 800dc50:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800dc52:	4b19      	ldr	r3, [pc, #100]	; (800dcb8 <MX_SPI5_Init+0x78>)
 800dc54:	2200      	movs	r2, #0
 800dc56:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800dc58:	4b17      	ldr	r3, [pc, #92]	; (800dcb8 <MX_SPI5_Init+0x78>)
 800dc5a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800dc5e:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800dc60:	4b15      	ldr	r3, [pc, #84]	; (800dcb8 <MX_SPI5_Init+0x78>)
 800dc62:	2200      	movs	r2, #0
 800dc64:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 800dc66:	4b14      	ldr	r3, [pc, #80]	; (800dcb8 <MX_SPI5_Init+0x78>)
 800dc68:	2200      	movs	r2, #0
 800dc6a:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800dc6c:	4b12      	ldr	r3, [pc, #72]	; (800dcb8 <MX_SPI5_Init+0x78>)
 800dc6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dc72:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800dc74:	4b10      	ldr	r3, [pc, #64]	; (800dcb8 <MX_SPI5_Init+0x78>)
 800dc76:	2238      	movs	r2, #56	; 0x38
 800dc78:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800dc7a:	4b0f      	ldr	r3, [pc, #60]	; (800dcb8 <MX_SPI5_Init+0x78>)
 800dc7c:	2200      	movs	r2, #0
 800dc7e:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800dc80:	4b0d      	ldr	r3, [pc, #52]	; (800dcb8 <MX_SPI5_Init+0x78>)
 800dc82:	2200      	movs	r2, #0
 800dc84:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dc86:	4b0c      	ldr	r3, [pc, #48]	; (800dcb8 <MX_SPI5_Init+0x78>)
 800dc88:	2200      	movs	r2, #0
 800dc8a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 800dc8c:	4b0a      	ldr	r3, [pc, #40]	; (800dcb8 <MX_SPI5_Init+0x78>)
 800dc8e:	2207      	movs	r2, #7
 800dc90:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800dc92:	4b09      	ldr	r3, [pc, #36]	; (800dcb8 <MX_SPI5_Init+0x78>)
 800dc94:	2200      	movs	r2, #0
 800dc96:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800dc98:	4b07      	ldr	r3, [pc, #28]	; (800dcb8 <MX_SPI5_Init+0x78>)
 800dc9a:	2208      	movs	r2, #8
 800dc9c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800dc9e:	4806      	ldr	r0, [pc, #24]	; (800dcb8 <MX_SPI5_Init+0x78>)
 800dca0:	f7f9 f962 	bl	8006f68 <HAL_SPI_Init>
 800dca4:	4603      	mov	r3, r0
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d003      	beq.n	800dcb2 <MX_SPI5_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dcaa:	216c      	movs	r1, #108	; 0x6c
 800dcac:	4804      	ldr	r0, [pc, #16]	; (800dcc0 <MX_SPI5_Init+0x80>)
 800dcae:	f005 fa91 	bl	80131d4 <_Error_Handler>
  }

}
 800dcb2:	bf00      	nop
 800dcb4:	bd80      	pop	{r7, pc}
 800dcb6:	bf00      	nop
 800dcb8:	2002b25c 	.word	0x2002b25c
 800dcbc:	40015000 	.word	0x40015000
 800dcc0:	08013db0 	.word	0x08013db0

0800dcc4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800dcc4:	b580      	push	{r7, lr}
 800dcc6:	b08a      	sub	sp, #40	; 0x28
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI2)
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	4a2a      	ldr	r2, [pc, #168]	; (800dd7c <HAL_SPI_MspInit+0xb8>)
 800dcd2:	4293      	cmp	r3, r2
 800dcd4:	d11c      	bne.n	800dd10 <HAL_SPI_MspInit+0x4c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800dcd6:	4a2a      	ldr	r2, [pc, #168]	; (800dd80 <HAL_SPI_MspInit+0xbc>)
 800dcd8:	4b29      	ldr	r3, [pc, #164]	; (800dd80 <HAL_SPI_MspInit+0xbc>)
 800dcda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dcdc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800dce0:	6413      	str	r3, [r2, #64]	; 0x40
 800dce2:	4b27      	ldr	r3, [pc, #156]	; (800dd80 <HAL_SPI_MspInit+0xbc>)
 800dce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dce6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dcea:	613b      	str	r3, [r7, #16]
 800dcec:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration    
    PI1     ------> SPI2_SCK
    PI2     ------> SPI2_MISO
    PI3     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800dcee:	230e      	movs	r3, #14
 800dcf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dcf2:	2302      	movs	r3, #2
 800dcf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dcfa:	2303      	movs	r3, #3
 800dcfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800dcfe:	2305      	movs	r3, #5
 800dd00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800dd02:	f107 0314 	add.w	r3, r7, #20
 800dd06:	4619      	mov	r1, r3
 800dd08:	481e      	ldr	r0, [pc, #120]	; (800dd84 <HAL_SPI_MspInit+0xc0>)
 800dd0a:	f7f4 fd7f 	bl	800280c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 800dd0e:	e031      	b.n	800dd74 <HAL_SPI_MspInit+0xb0>
  else if(spiHandle->Instance==SPI5)
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	4a1c      	ldr	r2, [pc, #112]	; (800dd88 <HAL_SPI_MspInit+0xc4>)
 800dd16:	4293      	cmp	r3, r2
 800dd18:	d12c      	bne.n	800dd74 <HAL_SPI_MspInit+0xb0>
    __HAL_RCC_SPI5_CLK_ENABLE();
 800dd1a:	4a19      	ldr	r2, [pc, #100]	; (800dd80 <HAL_SPI_MspInit+0xbc>)
 800dd1c:	4b18      	ldr	r3, [pc, #96]	; (800dd80 <HAL_SPI_MspInit+0xbc>)
 800dd1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dd20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dd24:	6453      	str	r3, [r2, #68]	; 0x44
 800dd26:	4b16      	ldr	r3, [pc, #88]	; (800dd80 <HAL_SPI_MspInit+0xbc>)
 800dd28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dd2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dd2e:	60fb      	str	r3, [r7, #12]
 800dd30:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800dd32:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800dd36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dd38:	2302      	movs	r3, #2
 800dd3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dd40:	2303      	movs	r3, #3
 800dd42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800dd44:	2305      	movs	r3, #5
 800dd46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800dd48:	f107 0314 	add.w	r3, r7, #20
 800dd4c:	4619      	mov	r1, r3
 800dd4e:	480f      	ldr	r0, [pc, #60]	; (800dd8c <HAL_SPI_MspInit+0xc8>)
 800dd50:	f7f4 fd5c 	bl	800280c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800dd54:	23c0      	movs	r3, #192	; 0xc0
 800dd56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dd58:	2302      	movs	r3, #2
 800dd5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dd5c:	2300      	movs	r3, #0
 800dd5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dd60:	2303      	movs	r3, #3
 800dd62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800dd64:	2305      	movs	r3, #5
 800dd66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800dd68:	f107 0314 	add.w	r3, r7, #20
 800dd6c:	4619      	mov	r1, r3
 800dd6e:	4808      	ldr	r0, [pc, #32]	; (800dd90 <HAL_SPI_MspInit+0xcc>)
 800dd70:	f7f4 fd4c 	bl	800280c <HAL_GPIO_Init>
}
 800dd74:	bf00      	nop
 800dd76:	3728      	adds	r7, #40	; 0x28
 800dd78:	46bd      	mov	sp, r7
 800dd7a:	bd80      	pop	{r7, pc}
 800dd7c:	40003800 	.word	0x40003800
 800dd80:	40023800 	.word	0x40023800
 800dd84:	40022000 	.word	0x40022000
 800dd88:	40015000 	.word	0x40015000
 800dd8c:	40021400 	.word	0x40021400
 800dd90:	40021c00 	.word	0x40021c00

0800dd94 <MX_TIM3_Init>:
  HAL_TIM_MspPostInit(&htim2);

}

void MX_TIM3_Init(void)
{
 800dd94:	b580      	push	{r7, lr}
 800dd96:	b088      	sub	sp, #32
 800dd98:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	//TIM3 runs on APB1 source which clocks at 42 MHz: 42000000/42000 --> 1000 Hz ticking clock

	htim3.Instance = TIM3;
 800dd9a:	4b1e      	ldr	r3, [pc, #120]	; (800de14 <MX_TIM3_Init+0x80>)
 800dd9c:	4a1e      	ldr	r2, [pc, #120]	; (800de18 <MX_TIM3_Init+0x84>)
 800dd9e:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 42000;					//Divide clock to 1 kHz, 1ms running timer
 800dda0:	4b1c      	ldr	r3, [pc, #112]	; (800de14 <MX_TIM3_Init+0x80>)
 800dda2:	f24a 4210 	movw	r2, #42000	; 0xa410
 800dda6:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dda8:	4b1a      	ldr	r3, [pc, #104]	; (800de14 <MX_TIM3_Init+0x80>)
 800ddaa:	2200      	movs	r2, #0
 800ddac:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 500 - 1;					//Interrupt every 2ms *(Period - 1) --> 1000 ms
 800ddae:	4b19      	ldr	r3, [pc, #100]	; (800de14 <MX_TIM3_Init+0x80>)
 800ddb0:	f240 12f3 	movw	r2, #499	; 0x1f3
 800ddb4:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800ddb6:	4b17      	ldr	r3, [pc, #92]	; (800de14 <MX_TIM3_Init+0x80>)
 800ddb8:	2200      	movs	r2, #0
 800ddba:	611a      	str	r2, [r3, #16]
	htim3.Init.RepetitionCounter = 0x0;
 800ddbc:	4b15      	ldr	r3, [pc, #84]	; (800de14 <MX_TIM3_Init+0x80>)
 800ddbe:	2200      	movs	r2, #0
 800ddc0:	615a      	str	r2, [r3, #20]

	if (HAL_TIM_Base_Init(&htim3)!= HAL_OK)
 800ddc2:	4814      	ldr	r0, [pc, #80]	; (800de14 <MX_TIM3_Init+0x80>)
 800ddc4:	f7f9 ff4d 	bl	8007c62 <HAL_TIM_Base_Init>
 800ddc8:	4603      	mov	r3, r0
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d003      	beq.n	800ddd6 <MX_TIM3_Init+0x42>
	{
		_Error_Handler(__FILE__, __LINE__);
 800ddce:	217d      	movs	r1, #125	; 0x7d
 800ddd0:	4812      	ldr	r0, [pc, #72]	; (800de1c <MX_TIM3_Init+0x88>)
 800ddd2:	f005 f9ff 	bl	80131d4 <_Error_Handler>
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800ddd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ddda:	613b      	str	r3, [r7, #16]
	HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 800dddc:	f107 0310 	add.w	r3, r7, #16
 800dde0:	4619      	mov	r1, r3
 800dde2:	480c      	ldr	r0, [pc, #48]	; (800de14 <MX_TIM3_Init+0x80>)
 800dde4:	f7fa f92e 	bl	8008044 <HAL_TIM_ConfigClockSource>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dde8:	2300      	movs	r3, #0
 800ddea:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800ddec:	2300      	movs	r3, #0
 800ddee:	60bb      	str	r3, [r7, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ddf0:	2300      	movs	r3, #0
 800ddf2:	60fb      	str	r3, [r7, #12]

	 if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)!= HAL_OK)
 800ddf4:	1d3b      	adds	r3, r7, #4
 800ddf6:	4619      	mov	r1, r3
 800ddf8:	4806      	ldr	r0, [pc, #24]	; (800de14 <MX_TIM3_Init+0x80>)
 800ddfa:	f7fa fd7d 	bl	80088f8 <HAL_TIMEx_MasterConfigSynchronization>
 800ddfe:	4603      	mov	r3, r0
 800de00:	2b00      	cmp	r3, #0
 800de02:	d003      	beq.n	800de0c <MX_TIM3_Init+0x78>
	 {
		 _Error_Handler(__FILE__, __LINE__);
 800de04:	2189      	movs	r1, #137	; 0x89
 800de06:	4805      	ldr	r0, [pc, #20]	; (800de1c <MX_TIM3_Init+0x88>)
 800de08:	f005 f9e4 	bl	80131d4 <_Error_Handler>
	 }
}
 800de0c:	bf00      	nop
 800de0e:	3720      	adds	r7, #32
 800de10:	46bd      	mov	sp, r7
 800de12:	bd80      	pop	{r7, pc}
 800de14:	2002b340 	.word	0x2002b340
 800de18:	40000400 	.word	0x40000400
 800de1c:	08013dc4 	.word	0x08013dc4

0800de20 <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(uint32_t duty_cycle)
{
 800de20:	b580      	push	{r7, lr}
 800de22:	b08e      	sub	sp, #56	; 0x38
 800de24:	af00      	add	r7, sp, #0
 800de26:	6078      	str	r0, [r7, #4]
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  uint32_t pulse = 1390*duty_cycle/100;
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	f240 526e 	movw	r2, #1390	; 0x56e
 800de2e:	fb02 f303 	mul.w	r3, r2, r3
 800de32:	4a2a      	ldr	r2, [pc, #168]	; (800dedc <MX_TIM5_Init+0xbc>)
 800de34:	fba2 2303 	umull	r2, r3, r2, r3
 800de38:	095b      	lsrs	r3, r3, #5
 800de3a:	637b      	str	r3, [r7, #52]	; 0x34

  htim5.Instance = TIM5;
 800de3c:	4b28      	ldr	r3, [pc, #160]	; (800dee0 <MX_TIM5_Init+0xc0>)
 800de3e:	4a29      	ldr	r2, [pc, #164]	; (800dee4 <MX_TIM5_Init+0xc4>)
 800de40:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800de42:	4b27      	ldr	r3, [pc, #156]	; (800dee0 <MX_TIM5_Init+0xc0>)
 800de44:	2200      	movs	r2, #0
 800de46:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800de48:	4b25      	ldr	r3, [pc, #148]	; (800dee0 <MX_TIM5_Init+0xc0>)
 800de4a:	2200      	movs	r2, #0
 800de4c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1390;
 800de4e:	4b24      	ldr	r3, [pc, #144]	; (800dee0 <MX_TIM5_Init+0xc0>)
 800de50:	f240 526e 	movw	r2, #1390	; 0x56e
 800de54:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800de56:	4b22      	ldr	r3, [pc, #136]	; (800dee0 <MX_TIM5_Init+0xc0>)
 800de58:	2200      	movs	r2, #0
 800de5a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800de5c:	4b20      	ldr	r3, [pc, #128]	; (800dee0 <MX_TIM5_Init+0xc0>)
 800de5e:	2200      	movs	r2, #0
 800de60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800de62:	481f      	ldr	r0, [pc, #124]	; (800dee0 <MX_TIM5_Init+0xc0>)
 800de64:	f7f9 ff6e 	bl	8007d44 <HAL_TIM_PWM_Init>
 800de68:	4603      	mov	r3, r0
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d003      	beq.n	800de76 <MX_TIM5_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 800de6e:	21c7      	movs	r1, #199	; 0xc7
 800de70:	481d      	ldr	r0, [pc, #116]	; (800dee8 <MX_TIM5_Init+0xc8>)
 800de72:	f005 f9af 	bl	80131d4 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800de76:	2300      	movs	r3, #0
 800de78:	62bb      	str	r3, [r7, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800de7a:	2300      	movs	r3, #0
 800de7c:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800de7e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800de82:	4619      	mov	r1, r3
 800de84:	4816      	ldr	r0, [pc, #88]	; (800dee0 <MX_TIM5_Init+0xc0>)
 800de86:	f7fa fd37 	bl	80088f8 <HAL_TIMEx_MasterConfigSynchronization>
 800de8a:	4603      	mov	r3, r0
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d003      	beq.n	800de98 <MX_TIM5_Init+0x78>
  {
    _Error_Handler(__FILE__, __LINE__);
 800de90:	21ce      	movs	r1, #206	; 0xce
 800de92:	4815      	ldr	r0, [pc, #84]	; (800dee8 <MX_TIM5_Init+0xc8>)
 800de94:	f005 f99e 	bl	80131d4 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800de98:	2360      	movs	r3, #96	; 0x60
 800de9a:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = pulse;
 800de9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de9e:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dea0:	2300      	movs	r3, #0
 800dea2:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800dea4:	2300      	movs	r3, #0
 800dea6:	61fb      	str	r3, [r7, #28]


  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800dea8:	f107 030c 	add.w	r3, r7, #12
 800deac:	220c      	movs	r2, #12
 800deae:	4619      	mov	r1, r3
 800deb0:	480b      	ldr	r0, [pc, #44]	; (800dee0 <MX_TIM5_Init+0xc0>)
 800deb2:	f7fa fd89 	bl	80089c8 <HAL_TIM_PWM_ConfigChannel>
 800deb6:	4603      	mov	r3, r0
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d003      	beq.n	800dec4 <MX_TIM5_Init+0xa4>
  {
    _Error_Handler(__FILE__, __LINE__);
 800debc:	21d9      	movs	r1, #217	; 0xd9
 800debe:	480a      	ldr	r0, [pc, #40]	; (800dee8 <MX_TIM5_Init+0xc8>)
 800dec0:	f005 f988 	bl	80131d4 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim5);
 800dec4:	4806      	ldr	r0, [pc, #24]	; (800dee0 <MX_TIM5_Init+0xc0>)
 800dec6:	f000 f841 	bl	800df4c <HAL_TIM_MspPostInit>

 	 HAL_TIM_PWM_Start(&htim5,TIM_CHANNEL_4);
 800deca:	210c      	movs	r1, #12
 800decc:	4804      	ldr	r0, [pc, #16]	; (800dee0 <MX_TIM5_Init+0xc0>)
 800dece:	f7f9 ff65 	bl	8007d9c <HAL_TIM_PWM_Start>
}
 800ded2:	bf00      	nop
 800ded4:	3738      	adds	r7, #56	; 0x38
 800ded6:	46bd      	mov	sp, r7
 800ded8:	bd80      	pop	{r7, pc}
 800deda:	bf00      	nop
 800dedc:	51eb851f 	.word	0x51eb851f
 800dee0:	2002b300 	.word	0x2002b300
 800dee4:	40000c00 	.word	0x40000c00
 800dee8:	08013dc4 	.word	0x08013dc4

0800deec <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800deec:	b480      	push	{r7}
 800deee:	b085      	sub	sp, #20
 800def0:	af00      	add	r7, sp, #0
 800def2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800defc:	d10b      	bne.n	800df16 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800defe:	4a11      	ldr	r2, [pc, #68]	; (800df44 <HAL_TIM_PWM_MspInit+0x58>)
 800df00:	4b10      	ldr	r3, [pc, #64]	; (800df44 <HAL_TIM_PWM_MspInit+0x58>)
 800df02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df04:	f043 0301 	orr.w	r3, r3, #1
 800df08:	6413      	str	r3, [r2, #64]	; 0x40
 800df0a:	4b0e      	ldr	r3, [pc, #56]	; (800df44 <HAL_TIM_PWM_MspInit+0x58>)
 800df0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df0e:	f003 0301 	and.w	r3, r3, #1
 800df12:	60fb      	str	r3, [r7, #12]
 800df14:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  if(tim_pwmHandle->Instance==TIM5)
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	4a0b      	ldr	r2, [pc, #44]	; (800df48 <HAL_TIM_PWM_MspInit+0x5c>)
 800df1c:	4293      	cmp	r3, r2
 800df1e:	d10b      	bne.n	800df38 <HAL_TIM_PWM_MspInit+0x4c>
   {
   /* USER CODE BEGIN tim5_MspInit 0 */

   /* USER CODE END tim5_MspInit 0 */
     /* tim5 clock enable */
     __HAL_RCC_TIM5_CLK_ENABLE();
 800df20:	4a08      	ldr	r2, [pc, #32]	; (800df44 <HAL_TIM_PWM_MspInit+0x58>)
 800df22:	4b08      	ldr	r3, [pc, #32]	; (800df44 <HAL_TIM_PWM_MspInit+0x58>)
 800df24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df26:	f043 0308 	orr.w	r3, r3, #8
 800df2a:	6413      	str	r3, [r2, #64]	; 0x40
 800df2c:	4b05      	ldr	r3, [pc, #20]	; (800df44 <HAL_TIM_PWM_MspInit+0x58>)
 800df2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df30:	f003 0308 	and.w	r3, r3, #8
 800df34:	60bb      	str	r3, [r7, #8]
 800df36:	68bb      	ldr	r3, [r7, #8]
     //			HAL_NVIC_EnableIRQ(TIM5_IRQn);
   /* USER CODE BEGIN tim5_MspInit 1 */

   /* USER CODE END tim5_MspInit 1 */
   }
}
 800df38:	bf00      	nop
 800df3a:	3714      	adds	r7, #20
 800df3c:	46bd      	mov	sp, r7
 800df3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df42:	4770      	bx	lr
 800df44:	40023800 	.word	0x40023800
 800df48:	40000c00 	.word	0x40000c00

0800df4c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800df4c:	b580      	push	{r7, lr}
 800df4e:	b088      	sub	sp, #32
 800df50:	af00      	add	r7, sp, #0
 800df52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800df5c:	d120      	bne.n	800dfa0 <HAL_TIM_MspPostInit+0x54>
    /**TIM2 GPIO Configuration    
    PA0/WKUP     ------> TIM2_CH1
    PB11     ------> TIM2_CH4
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800df5e:	2301      	movs	r3, #1
 800df60:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800df62:	2302      	movs	r3, #2
 800df64:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800df66:	2300      	movs	r3, #0
 800df68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800df6a:	2300      	movs	r3, #0
 800df6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800df6e:	2301      	movs	r3, #1
 800df70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800df72:	f107 030c 	add.w	r3, r7, #12
 800df76:	4619      	mov	r1, r3
 800df78:	4816      	ldr	r0, [pc, #88]	; (800dfd4 <HAL_TIM_MspPostInit+0x88>)
 800df7a:	f7f4 fc47 	bl	800280c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_3;
 800df7e:	f640 0308 	movw	r3, #2056	; 0x808
 800df82:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800df84:	2302      	movs	r3, #2
 800df86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800df88:	2300      	movs	r3, #0
 800df8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800df8c:	2300      	movs	r3, #0
 800df8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800df90:	2301      	movs	r3, #1
 800df92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800df94:	f107 030c 	add.w	r3, r7, #12
 800df98:	4619      	mov	r1, r3
 800df9a:	480f      	ldr	r0, [pc, #60]	; (800dfd8 <HAL_TIM_MspPostInit+0x8c>)
 800df9c:	f7f4 fc36 	bl	800280c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  if(timHandle->Instance==TIM5)
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	4a0d      	ldr	r2, [pc, #52]	; (800dfdc <HAL_TIM_MspPostInit+0x90>)
 800dfa6:	4293      	cmp	r3, r2
 800dfa8:	d10f      	bne.n	800dfca <HAL_TIM_MspPostInit+0x7e>
      /**TIM5 GPIO Configuration
      PA0/WKUP     ------> TIM5_CH4
      __TIM3_CLK_ENABLE();
      */

      GPIO_InitStruct.Pin = GPIO_PIN_0;
 800dfaa:	2301      	movs	r3, #1
 800dfac:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dfae:	2302      	movs	r3, #2
 800dfb0:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	61bb      	str	r3, [r7, #24]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800dfba:	2302      	movs	r3, #2
 800dfbc:	61fb      	str	r3, [r7, #28]
      HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800dfbe:	f107 030c 	add.w	r3, r7, #12
 800dfc2:	4619      	mov	r1, r3
 800dfc4:	4806      	ldr	r0, [pc, #24]	; (800dfe0 <HAL_TIM_MspPostInit+0x94>)
 800dfc6:	f7f4 fc21 	bl	800280c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
    }

}
 800dfca:	bf00      	nop
 800dfcc:	3720      	adds	r7, #32
 800dfce:	46bd      	mov	sp, r7
 800dfd0:	bd80      	pop	{r7, pc}
 800dfd2:	bf00      	nop
 800dfd4:	40020000 	.word	0x40020000
 800dfd8:	40020400 	.word	0x40020400
 800dfdc:	40000c00 	.word	0x40000c00
 800dfe0:	40022000 	.word	0x40022000

0800dfe4 <HAL_TIM_Base_MspInit>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800dfe4:	b580      	push	{r7, lr}
 800dfe6:	b084      	sub	sp, #16
 800dfe8:	af00      	add	r7, sp, #0
 800dfea:	6078      	str	r0, [r7, #4]

	if(htim_base->Instance == TIM3)
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	4a19      	ldr	r2, [pc, #100]	; (800e058 <HAL_TIM_Base_MspInit+0x74>)
 800dff2:	4293      	cmp	r3, r2
 800dff4:	d113      	bne.n	800e01e <HAL_TIM_Base_MspInit+0x3a>
	{
		/* Peripheral clock enable */
		__HAL_RCC_TIM3_CLK_ENABLE();
 800dff6:	4a19      	ldr	r2, [pc, #100]	; (800e05c <HAL_TIM_Base_MspInit+0x78>)
 800dff8:	4b18      	ldr	r3, [pc, #96]	; (800e05c <HAL_TIM_Base_MspInit+0x78>)
 800dffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dffc:	f043 0302 	orr.w	r3, r3, #2
 800e000:	6413      	str	r3, [r2, #64]	; 0x40
 800e002:	4b16      	ldr	r3, [pc, #88]	; (800e05c <HAL_TIM_Base_MspInit+0x78>)
 800e004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e006:	f003 0302 	and.w	r3, r3, #2
 800e00a:	60fb      	str	r3, [r7, #12]
 800e00c:	68fb      	ldr	r3, [r7, #12]
		/* Peripheral interrupt init */
		HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800e00e:	2200      	movs	r2, #0
 800e010:	2100      	movs	r1, #0
 800e012:	201d      	movs	r0, #29
 800e014:	f7f3 f91b 	bl	800124e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800e018:	201d      	movs	r0, #29
 800e01a:	f7f3 f934 	bl	8001286 <HAL_NVIC_EnableIRQ>
	}

	if(htim_base->Instance == TIM4)
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	4a0f      	ldr	r2, [pc, #60]	; (800e060 <HAL_TIM_Base_MspInit+0x7c>)
 800e024:	4293      	cmp	r3, r2
 800e026:	d113      	bne.n	800e050 <HAL_TIM_Base_MspInit+0x6c>
	{
		/* Peripheral clock enable */
		__HAL_RCC_TIM4_CLK_ENABLE();
 800e028:	4a0c      	ldr	r2, [pc, #48]	; (800e05c <HAL_TIM_Base_MspInit+0x78>)
 800e02a:	4b0c      	ldr	r3, [pc, #48]	; (800e05c <HAL_TIM_Base_MspInit+0x78>)
 800e02c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e02e:	f043 0304 	orr.w	r3, r3, #4
 800e032:	6413      	str	r3, [r2, #64]	; 0x40
 800e034:	4b09      	ldr	r3, [pc, #36]	; (800e05c <HAL_TIM_Base_MspInit+0x78>)
 800e036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e038:	f003 0304 	and.w	r3, r3, #4
 800e03c:	60bb      	str	r3, [r7, #8]
 800e03e:	68bb      	ldr	r3, [r7, #8]
		/* Peripheral interrupt init */
		HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800e040:	2200      	movs	r2, #0
 800e042:	2100      	movs	r1, #0
 800e044:	201e      	movs	r0, #30
 800e046:	f7f3 f902 	bl	800124e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800e04a:	201e      	movs	r0, #30
 800e04c:	f7f3 f91b 	bl	8001286 <HAL_NVIC_EnableIRQ>
	}

}
 800e050:	bf00      	nop
 800e052:	3710      	adds	r7, #16
 800e054:	46bd      	mov	sp, r7
 800e056:	bd80      	pop	{r7, pc}
 800e058:	40000400 	.word	0x40000400
 800e05c:	40023800 	.word	0x40023800
 800e060:	40000800 	.word	0x40000800

0800e064 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800e064:	b580      	push	{r7, lr}
 800e066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS);
 800e068:	2201      	movs	r2, #1
 800e06a:	4906      	ldr	r1, [pc, #24]	; (800e084 <MX_USB_HOST_Init+0x20>)
 800e06c:	4806      	ldr	r0, [pc, #24]	; (800e088 <MX_USB_HOST_Init+0x24>)
 800e06e:	f7fe fa97 	bl	800c5a0 <USBH_Init>

  USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS);
 800e072:	4906      	ldr	r1, [pc, #24]	; (800e08c <MX_USB_HOST_Init+0x28>)
 800e074:	4804      	ldr	r0, [pc, #16]	; (800e088 <MX_USB_HOST_Init+0x24>)
 800e076:	f7fe fb06 	bl	800c686 <USBH_RegisterClass>

  USBH_Start(&hUsbHostFS);
 800e07a:	4803      	ldr	r0, [pc, #12]	; (800e088 <MX_USB_HOST_Init+0x24>)
 800e07c:	f7fe fb90 	bl	800c7a0 <USBH_Start>

  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800e080:	bf00      	nop
 800e082:	bd80      	pop	{r7, pc}
 800e084:	0800e091 	.word	0x0800e091
 800e088:	2002b3c0 	.word	0x2002b3c0
 800e08c:	20020018 	.word	0x20020018

0800e090 <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800e090:	b480      	push	{r7}
 800e092:	b083      	sub	sp, #12
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
 800e098:	460b      	mov	r3, r1
 800e09a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800e09c:	78fb      	ldrb	r3, [r7, #3]
 800e09e:	3b01      	subs	r3, #1
 800e0a0:	2b04      	cmp	r3, #4
 800e0a2:	d819      	bhi.n	800e0d8 <USBH_UserProcess+0x48>
 800e0a4:	a201      	add	r2, pc, #4	; (adr r2, 800e0ac <USBH_UserProcess+0x1c>)
 800e0a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0aa:	bf00      	nop
 800e0ac:	0800e0d9 	.word	0x0800e0d9
 800e0b0:	0800e0c9 	.word	0x0800e0c9
 800e0b4:	0800e0d9 	.word	0x0800e0d9
 800e0b8:	0800e0d1 	.word	0x0800e0d1
 800e0bc:	0800e0c1 	.word	0x0800e0c1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800e0c0:	4b09      	ldr	r3, [pc, #36]	; (800e0e8 <USBH_UserProcess+0x58>)
 800e0c2:	2203      	movs	r2, #3
 800e0c4:	701a      	strb	r2, [r3, #0]
  break;
 800e0c6:	e008      	b.n	800e0da <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800e0c8:	4b07      	ldr	r3, [pc, #28]	; (800e0e8 <USBH_UserProcess+0x58>)
 800e0ca:	2202      	movs	r2, #2
 800e0cc:	701a      	strb	r2, [r3, #0]
  break;
 800e0ce:	e004      	b.n	800e0da <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800e0d0:	4b05      	ldr	r3, [pc, #20]	; (800e0e8 <USBH_UserProcess+0x58>)
 800e0d2:	2201      	movs	r2, #1
 800e0d4:	701a      	strb	r2, [r3, #0]
  break;
 800e0d6:	e000      	b.n	800e0da <USBH_UserProcess+0x4a>

  default:
  break;
 800e0d8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800e0da:	bf00      	nop
 800e0dc:	370c      	adds	r7, #12
 800e0de:	46bd      	mov	sp, r7
 800e0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e4:	4770      	bx	lr
 800e0e6:	bf00      	nop
 800e0e8:	2002060c 	.word	0x2002060c

0800e0ec <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b08a      	sub	sp, #40	; 0x28
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcdHandle->Instance==USB_OTG_FS)
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e0fc:	d13d      	bne.n	800e17a <HAL_HCD_MspInit+0x8e>
    /**USB_OTG_FS GPIO Configuration    
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800e0fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e102:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e104:	2300      	movs	r3, #0
 800e106:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e108:	2300      	movs	r3, #0
 800e10a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e10c:	f107 0314 	add.w	r3, r7, #20
 800e110:	4619      	mov	r1, r3
 800e112:	481c      	ldr	r0, [pc, #112]	; (800e184 <HAL_HCD_MspInit+0x98>)
 800e114:	f7f4 fb7a 	bl	800280c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e118:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e11c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e11e:	2302      	movs	r3, #2
 800e120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e122:	2300      	movs	r3, #0
 800e124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e126:	2303      	movs	r3, #3
 800e128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e12a:	230a      	movs	r3, #10
 800e12c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e12e:	f107 0314 	add.w	r3, r7, #20
 800e132:	4619      	mov	r1, r3
 800e134:	4813      	ldr	r0, [pc, #76]	; (800e184 <HAL_HCD_MspInit+0x98>)
 800e136:	f7f4 fb69 	bl	800280c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e13a:	4a13      	ldr	r2, [pc, #76]	; (800e188 <HAL_HCD_MspInit+0x9c>)
 800e13c:	4b12      	ldr	r3, [pc, #72]	; (800e188 <HAL_HCD_MspInit+0x9c>)
 800e13e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e140:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e144:	6353      	str	r3, [r2, #52]	; 0x34
 800e146:	4b10      	ldr	r3, [pc, #64]	; (800e188 <HAL_HCD_MspInit+0x9c>)
 800e148:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e14a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e14e:	613b      	str	r3, [r7, #16]
 800e150:	693b      	ldr	r3, [r7, #16]
 800e152:	4a0d      	ldr	r2, [pc, #52]	; (800e188 <HAL_HCD_MspInit+0x9c>)
 800e154:	4b0c      	ldr	r3, [pc, #48]	; (800e188 <HAL_HCD_MspInit+0x9c>)
 800e156:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e158:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e15c:	6453      	str	r3, [r2, #68]	; 0x44
 800e15e:	4b0a      	ldr	r3, [pc, #40]	; (800e188 <HAL_HCD_MspInit+0x9c>)
 800e160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e162:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e166:	60fb      	str	r3, [r7, #12]
 800e168:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e16a:	2200      	movs	r2, #0
 800e16c:	2100      	movs	r1, #0
 800e16e:	2043      	movs	r0, #67	; 0x43
 800e170:	f7f3 f86d 	bl	800124e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e174:	2043      	movs	r0, #67	; 0x43
 800e176:	f7f3 f886 	bl	8001286 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e17a:	bf00      	nop
 800e17c:	3728      	adds	r7, #40	; 0x28
 800e17e:	46bd      	mov	sp, r7
 800e180:	bd80      	pop	{r7, pc}
 800e182:	bf00      	nop
 800e184:	40020000 	.word	0x40020000
 800e188:	40023800 	.word	0x40023800

0800e18c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800e18c:	b580      	push	{r7, lr}
 800e18e:	b082      	sub	sp, #8
 800e190:	af00      	add	r7, sp, #0
 800e192:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e19a:	4618      	mov	r0, r3
 800e19c:	f7fe fb1f 	bl	800c7de <USBH_LL_IncTimer>
}
 800e1a0:	bf00      	nop
 800e1a2:	3708      	adds	r7, #8
 800e1a4:	46bd      	mov	sp, r7
 800e1a6:	bd80      	pop	{r7, pc}

0800e1a8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800e1a8:	b580      	push	{r7, lr}
 800e1aa:	b082      	sub	sp, #8
 800e1ac:	af00      	add	r7, sp, #0
 800e1ae:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	f7fe fb57 	bl	800c86a <USBH_LL_Connect>
}
 800e1bc:	bf00      	nop
 800e1be:	3708      	adds	r7, #8
 800e1c0:	46bd      	mov	sp, r7
 800e1c2:	bd80      	pop	{r7, pc}

0800e1c4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800e1c4:	b580      	push	{r7, lr}
 800e1c6:	b082      	sub	sp, #8
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e1d2:	4618      	mov	r0, r3
 800e1d4:	f7fe fb6f 	bl	800c8b6 <USBH_LL_Disconnect>
}
 800e1d8:	bf00      	nop
 800e1da:	3708      	adds	r7, #8
 800e1dc:	46bd      	mov	sp, r7
 800e1de:	bd80      	pop	{r7, pc}

0800e1e0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800e1e0:	b480      	push	{r7}
 800e1e2:	b083      	sub	sp, #12
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	6078      	str	r0, [r7, #4]
 800e1e8:	460b      	mov	r3, r1
 800e1ea:	70fb      	strb	r3, [r7, #3]
 800e1ec:	4613      	mov	r3, r2
 800e1ee:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800e1f0:	bf00      	nop
 800e1f2:	370c      	adds	r7, #12
 800e1f4:	46bd      	mov	sp, r7
 800e1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1fa:	4770      	bx	lr

0800e1fc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800e1fc:	b580      	push	{r7, lr}
 800e1fe:	b082      	sub	sp, #8
 800e200:	af00      	add	r7, sp, #0
 800e202:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e20a:	4618      	mov	r0, r3
 800e20c:	f7fe fb11 	bl	800c832 <USBH_LL_PortEnabled>
} 
 800e210:	bf00      	nop
 800e212:	3708      	adds	r7, #8
 800e214:	46bd      	mov	sp, r7
 800e216:	bd80      	pop	{r7, pc}

0800e218 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800e218:	b580      	push	{r7, lr}
 800e21a:	b082      	sub	sp, #8
 800e21c:	af00      	add	r7, sp, #0
 800e21e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e226:	4618      	mov	r0, r3
 800e228:	f7fe fb11 	bl	800c84e <USBH_LL_PortDisabled>
} 
 800e22c:	bf00      	nop
 800e22e:	3708      	adds	r7, #8
 800e230:	46bd      	mov	sp, r7
 800e232:	bd80      	pop	{r7, pc}

0800e234 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800e234:	b580      	push	{r7, lr}
 800e236:	b082      	sub	sp, #8
 800e238:	af00      	add	r7, sp, #0
 800e23a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800e242:	2b01      	cmp	r3, #1
 800e244:	d12c      	bne.n	800e2a0 <USBH_LL_Init+0x6c>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800e246:	4a19      	ldr	r2, [pc, #100]	; (800e2ac <USBH_LL_Init+0x78>)
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	f8c2 32bc 	str.w	r3, [r2, #700]	; 0x2bc
  phost->pData = &hhcd_USB_OTG_FS;
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	4a16      	ldr	r2, [pc, #88]	; (800e2ac <USBH_LL_Init+0x78>)
 800e252:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e256:	4b15      	ldr	r3, [pc, #84]	; (800e2ac <USBH_LL_Init+0x78>)
 800e258:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e25c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800e25e:	4b13      	ldr	r3, [pc, #76]	; (800e2ac <USBH_LL_Init+0x78>)
 800e260:	2208      	movs	r2, #8
 800e262:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800e264:	4b11      	ldr	r3, [pc, #68]	; (800e2ac <USBH_LL_Init+0x78>)
 800e266:	2203      	movs	r2, #3
 800e268:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e26a:	4b10      	ldr	r3, [pc, #64]	; (800e2ac <USBH_LL_Init+0x78>)
 800e26c:	2200      	movs	r2, #0
 800e26e:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800e270:	4b0e      	ldr	r3, [pc, #56]	; (800e2ac <USBH_LL_Init+0x78>)
 800e272:	2202      	movs	r2, #2
 800e274:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e276:	4b0d      	ldr	r3, [pc, #52]	; (800e2ac <USBH_LL_Init+0x78>)
 800e278:	2200      	movs	r2, #0
 800e27a:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800e27c:	480b      	ldr	r0, [pc, #44]	; (800e2ac <USBH_LL_Init+0x78>)
 800e27e:	f7f4 fdac 	bl	8002dda <HAL_HCD_Init>
 800e282:	4603      	mov	r3, r0
 800e284:	2b00      	cmp	r3, #0
 800e286:	d003      	beq.n	800e290 <USBH_LL_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e288:	21f4      	movs	r1, #244	; 0xf4
 800e28a:	4809      	ldr	r0, [pc, #36]	; (800e2b0 <USBH_LL_Init+0x7c>)
 800e28c:	f004 ffa2 	bl	80131d4 <_Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800e290:	4806      	ldr	r0, [pc, #24]	; (800e2ac <USBH_LL_Init+0x78>)
 800e292:	f7f5 f98c 	bl	80035ae <HAL_HCD_GetCurrentFrame>
 800e296:	4603      	mov	r3, r0
 800e298:	4619      	mov	r1, r3
 800e29a:	6878      	ldr	r0, [r7, #4]
 800e29c:	f7fe fa90 	bl	800c7c0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800e2a0:	2300      	movs	r3, #0
}
 800e2a2:	4618      	mov	r0, r3
 800e2a4:	3708      	adds	r7, #8
 800e2a6:	46bd      	mov	sp, r7
 800e2a8:	bd80      	pop	{r7, pc}
 800e2aa:	bf00      	nop
 800e2ac:	2002b78c 	.word	0x2002b78c
 800e2b0:	08013dd8 	.word	0x08013dd8

0800e2b4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	b084      	sub	sp, #16
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2bc:	2300      	movs	r3, #0
 800e2be:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e2c0:	2300      	movs	r3, #0
 800e2c2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Start(phost->pData);
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	f7f5 f905 	bl	80034da <HAL_HCD_Start>
 800e2d0:	4603      	mov	r3, r0
 800e2d2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e2d4:	7bbb      	ldrb	r3, [r7, #14]
 800e2d6:	2b03      	cmp	r3, #3
 800e2d8:	d816      	bhi.n	800e308 <USBH_LL_Start+0x54>
 800e2da:	a201      	add	r2, pc, #4	; (adr r2, 800e2e0 <USBH_LL_Start+0x2c>)
 800e2dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2e0:	0800e2f1 	.word	0x0800e2f1
 800e2e4:	0800e2f7 	.word	0x0800e2f7
 800e2e8:	0800e2fd 	.word	0x0800e2fd
 800e2ec:	0800e303 	.word	0x0800e303
    case HAL_OK :
      usb_status = USBH_OK;
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	73fb      	strb	r3, [r7, #15]
    break;
 800e2f4:	e00b      	b.n	800e30e <USBH_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800e2f6:	2302      	movs	r3, #2
 800e2f8:	73fb      	strb	r3, [r7, #15]
    break;
 800e2fa:	e008      	b.n	800e30e <USBH_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800e2fc:	2301      	movs	r3, #1
 800e2fe:	73fb      	strb	r3, [r7, #15]
    break;
 800e300:	e005      	b.n	800e30e <USBH_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800e302:	2302      	movs	r3, #2
 800e304:	73fb      	strb	r3, [r7, #15]
    break;
 800e306:	e002      	b.n	800e30e <USBH_LL_Start+0x5a>
    default :
      usb_status = USBH_FAIL;
 800e308:	2302      	movs	r3, #2
 800e30a:	73fb      	strb	r3, [r7, #15]
    break;
 800e30c:	bf00      	nop
  }
  return usb_status;
 800e30e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e310:	4618      	mov	r0, r3
 800e312:	3710      	adds	r7, #16
 800e314:	46bd      	mov	sp, r7
 800e316:	bd80      	pop	{r7, pc}

0800e318 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800e318:	b580      	push	{r7, lr}
 800e31a:	b084      	sub	sp, #16
 800e31c:	af00      	add	r7, sp, #0
 800e31e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e320:	2300      	movs	r3, #0
 800e322:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e324:	2300      	movs	r3, #0
 800e326:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Stop(phost->pData);
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e32e:	4618      	mov	r0, r3
 800e330:	f7f5 f8f6 	bl	8003520 <HAL_HCD_Stop>
 800e334:	4603      	mov	r3, r0
 800e336:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e338:	7bbb      	ldrb	r3, [r7, #14]
 800e33a:	2b03      	cmp	r3, #3
 800e33c:	d816      	bhi.n	800e36c <USBH_LL_Stop+0x54>
 800e33e:	a201      	add	r2, pc, #4	; (adr r2, 800e344 <USBH_LL_Stop+0x2c>)
 800e340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e344:	0800e355 	.word	0x0800e355
 800e348:	0800e35b 	.word	0x0800e35b
 800e34c:	0800e361 	.word	0x0800e361
 800e350:	0800e367 	.word	0x0800e367
    case HAL_OK :
      usb_status = USBH_OK;
 800e354:	2300      	movs	r3, #0
 800e356:	73fb      	strb	r3, [r7, #15]
    break;
 800e358:	e00b      	b.n	800e372 <USBH_LL_Stop+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800e35a:	2302      	movs	r3, #2
 800e35c:	73fb      	strb	r3, [r7, #15]
    break;
 800e35e:	e008      	b.n	800e372 <USBH_LL_Stop+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800e360:	2301      	movs	r3, #1
 800e362:	73fb      	strb	r3, [r7, #15]
    break;
 800e364:	e005      	b.n	800e372 <USBH_LL_Stop+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800e366:	2302      	movs	r3, #2
 800e368:	73fb      	strb	r3, [r7, #15]
    break;
 800e36a:	e002      	b.n	800e372 <USBH_LL_Stop+0x5a>
    default :
      usb_status = USBH_FAIL;
 800e36c:	2302      	movs	r3, #2
 800e36e:	73fb      	strb	r3, [r7, #15]
    break;
 800e370:	bf00      	nop
  }
  return usb_status;
 800e372:	7bfb      	ldrb	r3, [r7, #15]
}
 800e374:	4618      	mov	r0, r3
 800e376:	3710      	adds	r7, #16
 800e378:	46bd      	mov	sp, r7
 800e37a:	bd80      	pop	{r7, pc}

0800e37c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e37c:	b580      	push	{r7, lr}
 800e37e:	b082      	sub	sp, #8
 800e380:	af00      	add	r7, sp, #0
 800e382:	6078      	str	r0, [r7, #4]
 800e384:	460b      	mov	r3, r1
 800e386:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e38e:	78fa      	ldrb	r2, [r7, #3]
 800e390:	4611      	mov	r1, r2
 800e392:	4618      	mov	r0, r3
 800e394:	f7f5 f8f6 	bl	8003584 <HAL_HCD_HC_GetXferCount>
 800e398:	4603      	mov	r3, r0
}
 800e39a:	4618      	mov	r0, r3
 800e39c:	3708      	adds	r7, #8
 800e39e:	46bd      	mov	sp, r7
 800e3a0:	bd80      	pop	{r7, pc}
	...

0800e3a4 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800e3a4:	b590      	push	{r4, r7, lr}
 800e3a6:	b089      	sub	sp, #36	; 0x24
 800e3a8:	af04      	add	r7, sp, #16
 800e3aa:	6078      	str	r0, [r7, #4]
 800e3ac:	4608      	mov	r0, r1
 800e3ae:	4611      	mov	r1, r2
 800e3b0:	461a      	mov	r2, r3
 800e3b2:	4603      	mov	r3, r0
 800e3b4:	70fb      	strb	r3, [r7, #3]
 800e3b6:	460b      	mov	r3, r1
 800e3b8:	70bb      	strb	r3, [r7, #2]
 800e3ba:	4613      	mov	r3, r2
 800e3bc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e3be:	2300      	movs	r3, #0
 800e3c0:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800e3cc:	787c      	ldrb	r4, [r7, #1]
 800e3ce:	78ba      	ldrb	r2, [r7, #2]
 800e3d0:	78f9      	ldrb	r1, [r7, #3]
 800e3d2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e3d4:	9302      	str	r3, [sp, #8]
 800e3d6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e3da:	9301      	str	r3, [sp, #4]
 800e3dc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e3e0:	9300      	str	r3, [sp, #0]
 800e3e2:	4623      	mov	r3, r4
 800e3e4:	f7f4 fd4f 	bl	8002e86 <HAL_HCD_HC_Init>
 800e3e8:	4603      	mov	r3, r0
 800e3ea:	73bb      	strb	r3, [r7, #14]
                               dev_address, speed, ep_type, mps);

  switch (hal_status) {
 800e3ec:	7bbb      	ldrb	r3, [r7, #14]
 800e3ee:	2b03      	cmp	r3, #3
 800e3f0:	d816      	bhi.n	800e420 <USBH_LL_OpenPipe+0x7c>
 800e3f2:	a201      	add	r2, pc, #4	; (adr r2, 800e3f8 <USBH_LL_OpenPipe+0x54>)
 800e3f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3f8:	0800e409 	.word	0x0800e409
 800e3fc:	0800e40f 	.word	0x0800e40f
 800e400:	0800e415 	.word	0x0800e415
 800e404:	0800e41b 	.word	0x0800e41b
    case HAL_OK :
      usb_status = USBH_OK;
 800e408:	2300      	movs	r3, #0
 800e40a:	73fb      	strb	r3, [r7, #15]
    break;
 800e40c:	e00b      	b.n	800e426 <USBH_LL_OpenPipe+0x82>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800e40e:	2302      	movs	r3, #2
 800e410:	73fb      	strb	r3, [r7, #15]
    break;
 800e412:	e008      	b.n	800e426 <USBH_LL_OpenPipe+0x82>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800e414:	2301      	movs	r3, #1
 800e416:	73fb      	strb	r3, [r7, #15]
    break;
 800e418:	e005      	b.n	800e426 <USBH_LL_OpenPipe+0x82>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800e41a:	2302      	movs	r3, #2
 800e41c:	73fb      	strb	r3, [r7, #15]
    break;
 800e41e:	e002      	b.n	800e426 <USBH_LL_OpenPipe+0x82>
    default :
      usb_status = USBH_FAIL;
 800e420:	2302      	movs	r3, #2
 800e422:	73fb      	strb	r3, [r7, #15]
    break;
 800e424:	bf00      	nop
  }
  return usb_status;
 800e426:	7bfb      	ldrb	r3, [r7, #15]
}
 800e428:	4618      	mov	r0, r3
 800e42a:	3714      	adds	r7, #20
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bd90      	pop	{r4, r7, pc}

0800e430 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e430:	b580      	push	{r7, lr}
 800e432:	b084      	sub	sp, #16
 800e434:	af00      	add	r7, sp, #0
 800e436:	6078      	str	r0, [r7, #4]
 800e438:	460b      	mov	r3, r1
 800e43a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e43c:	2300      	movs	r3, #0
 800e43e:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e440:	2300      	movs	r3, #0
 800e442:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e44a:	78fa      	ldrb	r2, [r7, #3]
 800e44c:	4611      	mov	r1, r2
 800e44e:	4618      	mov	r0, r3
 800e450:	f7f4 fdb1 	bl	8002fb6 <HAL_HCD_HC_Halt>
 800e454:	4603      	mov	r3, r0
 800e456:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e458:	7bbb      	ldrb	r3, [r7, #14]
 800e45a:	2b03      	cmp	r3, #3
 800e45c:	d816      	bhi.n	800e48c <USBH_LL_ClosePipe+0x5c>
 800e45e:	a201      	add	r2, pc, #4	; (adr r2, 800e464 <USBH_LL_ClosePipe+0x34>)
 800e460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e464:	0800e475 	.word	0x0800e475
 800e468:	0800e47b 	.word	0x0800e47b
 800e46c:	0800e481 	.word	0x0800e481
 800e470:	0800e487 	.word	0x0800e487
    case HAL_OK :
      usb_status = USBH_OK;
 800e474:	2300      	movs	r3, #0
 800e476:	73fb      	strb	r3, [r7, #15]
    break;
 800e478:	e00b      	b.n	800e492 <USBH_LL_ClosePipe+0x62>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800e47a:	2302      	movs	r3, #2
 800e47c:	73fb      	strb	r3, [r7, #15]
    break;
 800e47e:	e008      	b.n	800e492 <USBH_LL_ClosePipe+0x62>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800e480:	2301      	movs	r3, #1
 800e482:	73fb      	strb	r3, [r7, #15]
    break;
 800e484:	e005      	b.n	800e492 <USBH_LL_ClosePipe+0x62>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800e486:	2302      	movs	r3, #2
 800e488:	73fb      	strb	r3, [r7, #15]
    break;
 800e48a:	e002      	b.n	800e492 <USBH_LL_ClosePipe+0x62>
    default :
      usb_status = USBH_FAIL;
 800e48c:	2302      	movs	r3, #2
 800e48e:	73fb      	strb	r3, [r7, #15]
    break;
 800e490:	bf00      	nop
  }
  return usb_status;
 800e492:	7bfb      	ldrb	r3, [r7, #15]
}
 800e494:	4618      	mov	r0, r3
 800e496:	3710      	adds	r7, #16
 800e498:	46bd      	mov	sp, r7
 800e49a:	bd80      	pop	{r7, pc}

0800e49c <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800e49c:	b590      	push	{r4, r7, lr}
 800e49e:	b089      	sub	sp, #36	; 0x24
 800e4a0:	af04      	add	r7, sp, #16
 800e4a2:	6078      	str	r0, [r7, #4]
 800e4a4:	4608      	mov	r0, r1
 800e4a6:	4611      	mov	r1, r2
 800e4a8:	461a      	mov	r2, r3
 800e4aa:	4603      	mov	r3, r0
 800e4ac:	70fb      	strb	r3, [r7, #3]
 800e4ae:	460b      	mov	r3, r1
 800e4b0:	70bb      	strb	r3, [r7, #2]
 800e4b2:	4613      	mov	r3, r2
 800e4b4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800e4c4:	787c      	ldrb	r4, [r7, #1]
 800e4c6:	78ba      	ldrb	r2, [r7, #2]
 800e4c8:	78f9      	ldrb	r1, [r7, #3]
 800e4ca:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e4ce:	9303      	str	r3, [sp, #12]
 800e4d0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e4d2:	9302      	str	r3, [sp, #8]
 800e4d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4d6:	9301      	str	r3, [sp, #4]
 800e4d8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e4dc:	9300      	str	r3, [sp, #0]
 800e4de:	4623      	mov	r3, r4
 800e4e0:	f7f4 fd8c 	bl	8002ffc <HAL_HCD_HC_SubmitRequest>
 800e4e4:	4603      	mov	r3, r0
 800e4e6:	73bb      	strb	r3, [r7, #14]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  switch (hal_status) {
 800e4e8:	7bbb      	ldrb	r3, [r7, #14]
 800e4ea:	2b03      	cmp	r3, #3
 800e4ec:	d816      	bhi.n	800e51c <USBH_LL_SubmitURB+0x80>
 800e4ee:	a201      	add	r2, pc, #4	; (adr r2, 800e4f4 <USBH_LL_SubmitURB+0x58>)
 800e4f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4f4:	0800e505 	.word	0x0800e505
 800e4f8:	0800e50b 	.word	0x0800e50b
 800e4fc:	0800e511 	.word	0x0800e511
 800e500:	0800e517 	.word	0x0800e517
    case HAL_OK :
      usb_status = USBH_OK;
 800e504:	2300      	movs	r3, #0
 800e506:	73fb      	strb	r3, [r7, #15]
    break;
 800e508:	e00b      	b.n	800e522 <USBH_LL_SubmitURB+0x86>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800e50a:	2302      	movs	r3, #2
 800e50c:	73fb      	strb	r3, [r7, #15]
    break;
 800e50e:	e008      	b.n	800e522 <USBH_LL_SubmitURB+0x86>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800e510:	2301      	movs	r3, #1
 800e512:	73fb      	strb	r3, [r7, #15]
    break;
 800e514:	e005      	b.n	800e522 <USBH_LL_SubmitURB+0x86>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800e516:	2302      	movs	r3, #2
 800e518:	73fb      	strb	r3, [r7, #15]
    break;
 800e51a:	e002      	b.n	800e522 <USBH_LL_SubmitURB+0x86>
    default :
      usb_status = USBH_FAIL;
 800e51c:	2302      	movs	r3, #2
 800e51e:	73fb      	strb	r3, [r7, #15]
    break;
 800e520:	bf00      	nop
  }
  return usb_status;
 800e522:	7bfb      	ldrb	r3, [r7, #15]
}
 800e524:	4618      	mov	r0, r3
 800e526:	3714      	adds	r7, #20
 800e528:	46bd      	mov	sp, r7
 800e52a:	bd90      	pop	{r4, r7, pc}

0800e52c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e52c:	b580      	push	{r7, lr}
 800e52e:	b082      	sub	sp, #8
 800e530:	af00      	add	r7, sp, #0
 800e532:	6078      	str	r0, [r7, #4]
 800e534:	460b      	mov	r3, r1
 800e536:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e53e:	78fa      	ldrb	r2, [r7, #3]
 800e540:	4611      	mov	r1, r2
 800e542:	4618      	mov	r0, r3
 800e544:	f7f5 f809 	bl	800355a <HAL_HCD_HC_GetURBState>
 800e548:	4603      	mov	r3, r0
}
 800e54a:	4618      	mov	r0, r3
 800e54c:	3708      	adds	r7, #8
 800e54e:	46bd      	mov	sp, r7
 800e550:	bd80      	pop	{r7, pc}

0800e552 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800e552:	b580      	push	{r7, lr}
 800e554:	b082      	sub	sp, #8
 800e556:	af00      	add	r7, sp, #0
 800e558:	6078      	str	r0, [r7, #4]
 800e55a:	460b      	mov	r3, r1
 800e55c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800e564:	2b01      	cmp	r3, #1
 800e566:	d103      	bne.n	800e570 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800e568:	78fb      	ldrb	r3, [r7, #3]
 800e56a:	4618      	mov	r0, r3
 800e56c:	f000 f97c 	bl	800e868 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800e570:	20c8      	movs	r0, #200	; 0xc8
 800e572:	f7f2 f847 	bl	8000604 <HAL_Delay>
  return USBH_OK;
 800e576:	2300      	movs	r3, #0
}
 800e578:	4618      	mov	r0, r3
 800e57a:	3708      	adds	r7, #8
 800e57c:	46bd      	mov	sp, r7
 800e57e:	bd80      	pop	{r7, pc}

0800e580 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800e580:	b480      	push	{r7}
 800e582:	b085      	sub	sp, #20
 800e584:	af00      	add	r7, sp, #0
 800e586:	6078      	str	r0, [r7, #4]
 800e588:	460b      	mov	r3, r1
 800e58a:	70fb      	strb	r3, [r7, #3]
 800e58c:	4613      	mov	r3, r2
 800e58e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e596:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800e598:	78fa      	ldrb	r2, [r7, #3]
 800e59a:	68f9      	ldr	r1, [r7, #12]
 800e59c:	4613      	mov	r3, r2
 800e59e:	009b      	lsls	r3, r3, #2
 800e5a0:	4413      	add	r3, r2
 800e5a2:	00db      	lsls	r3, r3, #3
 800e5a4:	440b      	add	r3, r1
 800e5a6:	333b      	adds	r3, #59	; 0x3b
 800e5a8:	781b      	ldrb	r3, [r3, #0]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d00a      	beq.n	800e5c4 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800e5ae:	78fa      	ldrb	r2, [r7, #3]
 800e5b0:	68f9      	ldr	r1, [r7, #12]
 800e5b2:	4613      	mov	r3, r2
 800e5b4:	009b      	lsls	r3, r3, #2
 800e5b6:	4413      	add	r3, r2
 800e5b8:	00db      	lsls	r3, r3, #3
 800e5ba:	440b      	add	r3, r1
 800e5bc:	3350      	adds	r3, #80	; 0x50
 800e5be:	78ba      	ldrb	r2, [r7, #2]
 800e5c0:	701a      	strb	r2, [r3, #0]
 800e5c2:	e009      	b.n	800e5d8 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800e5c4:	78fa      	ldrb	r2, [r7, #3]
 800e5c6:	68f9      	ldr	r1, [r7, #12]
 800e5c8:	4613      	mov	r3, r2
 800e5ca:	009b      	lsls	r3, r3, #2
 800e5cc:	4413      	add	r3, r2
 800e5ce:	00db      	lsls	r3, r3, #3
 800e5d0:	440b      	add	r3, r1
 800e5d2:	3351      	adds	r3, #81	; 0x51
 800e5d4:	78ba      	ldrb	r2, [r7, #2]
 800e5d6:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800e5d8:	2300      	movs	r3, #0
}
 800e5da:	4618      	mov	r0, r3
 800e5dc:	3714      	adds	r7, #20
 800e5de:	46bd      	mov	sp, r7
 800e5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5e4:	4770      	bx	lr

0800e5e6 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e5e6:	b480      	push	{r7}
 800e5e8:	b085      	sub	sp, #20
 800e5ea:	af00      	add	r7, sp, #0
 800e5ec:	6078      	str	r0, [r7, #4]
 800e5ee:	460b      	mov	r3, r1
 800e5f0:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e5fc:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 800e5fe:	78fa      	ldrb	r2, [r7, #3]
 800e600:	68b9      	ldr	r1, [r7, #8]
 800e602:	4613      	mov	r3, r2
 800e604:	009b      	lsls	r3, r3, #2
 800e606:	4413      	add	r3, r2
 800e608:	00db      	lsls	r3, r3, #3
 800e60a:	440b      	add	r3, r1
 800e60c:	333b      	adds	r3, #59	; 0x3b
 800e60e:	781b      	ldrb	r3, [r3, #0]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d00a      	beq.n	800e62a <USBH_LL_GetToggle+0x44>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800e614:	78fa      	ldrb	r2, [r7, #3]
 800e616:	68b9      	ldr	r1, [r7, #8]
 800e618:	4613      	mov	r3, r2
 800e61a:	009b      	lsls	r3, r3, #2
 800e61c:	4413      	add	r3, r2
 800e61e:	00db      	lsls	r3, r3, #3
 800e620:	440b      	add	r3, r1
 800e622:	3350      	adds	r3, #80	; 0x50
 800e624:	781b      	ldrb	r3, [r3, #0]
 800e626:	73fb      	strb	r3, [r7, #15]
 800e628:	e009      	b.n	800e63e <USBH_LL_GetToggle+0x58>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800e62a:	78fa      	ldrb	r2, [r7, #3]
 800e62c:	68b9      	ldr	r1, [r7, #8]
 800e62e:	4613      	mov	r3, r2
 800e630:	009b      	lsls	r3, r3, #2
 800e632:	4413      	add	r3, r2
 800e634:	00db      	lsls	r3, r3, #3
 800e636:	440b      	add	r3, r1
 800e638:	3351      	adds	r3, #81	; 0x51
 800e63a:	781b      	ldrb	r3, [r3, #0]
 800e63c:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 800e63e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e640:	4618      	mov	r0, r3
 800e642:	3714      	adds	r7, #20
 800e644:	46bd      	mov	sp, r7
 800e646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e64a:	4770      	bx	lr

0800e64c <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800e64c:	b480      	push	{r7}
 800e64e:	b083      	sub	sp, #12
 800e650:	af00      	add	r7, sp, #0
 800e652:	4603      	mov	r3, r0
 800e654:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800e656:	2300      	movs	r3, #0
}
 800e658:	4618      	mov	r0, r3
 800e65a:	370c      	adds	r7, #12
 800e65c:	46bd      	mov	sp, r7
 800e65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e662:	4770      	bx	lr

0800e664 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 800e664:	b580      	push	{r7, lr}
 800e666:	b084      	sub	sp, #16
 800e668:	af00      	add	r7, sp, #0
 800e66a:	4603      	mov	r3, r0
 800e66c:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800e66e:	2301      	movs	r3, #1
 800e670:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 800e672:	79fb      	ldrb	r3, [r7, #7]
 800e674:	4619      	mov	r1, r3
 800e676:	4808      	ldr	r0, [pc, #32]	; (800e698 <USBH_status+0x34>)
 800e678:	f7fd f925 	bl	800b8c6 <USBH_MSC_UnitIsReady>
 800e67c:	4603      	mov	r3, r0
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d002      	beq.n	800e688 <USBH_status+0x24>
  {
    res = RES_OK;
 800e682:	2300      	movs	r3, #0
 800e684:	73fb      	strb	r3, [r7, #15]
 800e686:	e001      	b.n	800e68c <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 800e688:	2301      	movs	r3, #1
 800e68a:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800e68c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e68e:	4618      	mov	r0, r3
 800e690:	3710      	adds	r7, #16
 800e692:	46bd      	mov	sp, r7
 800e694:	bd80      	pop	{r7, pc}
 800e696:	bf00      	nop
 800e698:	2002b3c0 	.word	0x2002b3c0

0800e69c <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	b094      	sub	sp, #80	; 0x50
 800e6a0:	af02      	add	r7, sp, #8
 800e6a2:	60b9      	str	r1, [r7, #8]
 800e6a4:	607a      	str	r2, [r7, #4]
 800e6a6:	603b      	str	r3, [r7, #0]
 800e6a8:	4603      	mov	r3, r0
 800e6aa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800e6ac:	2301      	movs	r3, #1
 800e6ae:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 800e6b2:	7bf9      	ldrb	r1, [r7, #15]
 800e6b4:	683b      	ldr	r3, [r7, #0]
 800e6b6:	9300      	str	r3, [sp, #0]
 800e6b8:	68bb      	ldr	r3, [r7, #8]
 800e6ba:	687a      	ldr	r2, [r7, #4]
 800e6bc:	4812      	ldr	r0, [pc, #72]	; (800e708 <USBH_read+0x6c>)
 800e6be:	f7fd f94c 	bl	800b95a <USBH_MSC_Read>
 800e6c2:	4603      	mov	r3, r0
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d103      	bne.n	800e6d0 <USBH_read+0x34>
  {
    res = RES_OK;
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800e6ce:	e015      	b.n	800e6fc <USBH_read+0x60>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800e6d0:	f107 0210 	add.w	r2, r7, #16
 800e6d4:	7bfb      	ldrb	r3, [r7, #15]
 800e6d6:	4619      	mov	r1, r3
 800e6d8:	480b      	ldr	r0, [pc, #44]	; (800e708 <USBH_read+0x6c>)
 800e6da:	f7fd f91a 	bl	800b912 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800e6de:	7f7b      	ldrb	r3, [r7, #29]
 800e6e0:	2b28      	cmp	r3, #40	; 0x28
 800e6e2:	d003      	beq.n	800e6ec <USBH_read+0x50>
 800e6e4:	2b3a      	cmp	r3, #58	; 0x3a
 800e6e6:	d001      	beq.n	800e6ec <USBH_read+0x50>
 800e6e8:	2b04      	cmp	r3, #4
 800e6ea:	d103      	bne.n	800e6f4 <USBH_read+0x58>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 800e6ec:	2303      	movs	r3, #3
 800e6ee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break; 
 800e6f2:	e003      	b.n	800e6fc <USBH_read+0x60>

    default:
      res = RES_ERROR;
 800e6f4:	2301      	movs	r3, #1
 800e6f6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800e6fa:	bf00      	nop
    }
  }

  return res;
 800e6fc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800e700:	4618      	mov	r0, r3
 800e702:	3748      	adds	r7, #72	; 0x48
 800e704:	46bd      	mov	sp, r7
 800e706:	bd80      	pop	{r7, pc}
 800e708:	2002b3c0 	.word	0x2002b3c0

0800e70c <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800e70c:	b580      	push	{r7, lr}
 800e70e:	b094      	sub	sp, #80	; 0x50
 800e710:	af02      	add	r7, sp, #8
 800e712:	60b9      	str	r1, [r7, #8]
 800e714:	607a      	str	r2, [r7, #4]
 800e716:	603b      	str	r3, [r7, #0]
 800e718:	4603      	mov	r3, r0
 800e71a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800e71c:	2301      	movs	r3, #1
 800e71e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 800e722:	7bf9      	ldrb	r1, [r7, #15]
 800e724:	683b      	ldr	r3, [r7, #0]
 800e726:	9300      	str	r3, [sp, #0]
 800e728:	68bb      	ldr	r3, [r7, #8]
 800e72a:	687a      	ldr	r2, [r7, #4]
 800e72c:	4817      	ldr	r0, [pc, #92]	; (800e78c <USBH_write+0x80>)
 800e72e:	f7fd f97d 	bl	800ba2c <USBH_MSC_Write>
 800e732:	4603      	mov	r3, r0
 800e734:	2b00      	cmp	r3, #0
 800e736:	d103      	bne.n	800e740 <USBH_write+0x34>
  {
    res = RES_OK;
 800e738:	2300      	movs	r3, #0
 800e73a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800e73e:	e01f      	b.n	800e780 <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800e740:	f107 0210 	add.w	r2, r7, #16
 800e744:	7bfb      	ldrb	r3, [r7, #15]
 800e746:	4619      	mov	r1, r3
 800e748:	4810      	ldr	r0, [pc, #64]	; (800e78c <USBH_write+0x80>)
 800e74a:	f7fd f8e2 	bl	800b912 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800e74e:	7f7b      	ldrb	r3, [r7, #29]
 800e750:	2b27      	cmp	r3, #39	; 0x27
 800e752:	d009      	beq.n	800e768 <USBH_write+0x5c>
 800e754:	2b27      	cmp	r3, #39	; 0x27
 800e756:	dc02      	bgt.n	800e75e <USBH_write+0x52>
 800e758:	2b04      	cmp	r3, #4
 800e75a:	d009      	beq.n	800e770 <USBH_write+0x64>
 800e75c:	e00c      	b.n	800e778 <USBH_write+0x6c>
 800e75e:	2b28      	cmp	r3, #40	; 0x28
 800e760:	d006      	beq.n	800e770 <USBH_write+0x64>
 800e762:	2b3a      	cmp	r3, #58	; 0x3a
 800e764:	d004      	beq.n	800e770 <USBH_write+0x64>
 800e766:	e007      	b.n	800e778 <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 800e768:	2302      	movs	r3, #2
 800e76a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800e76e:	e007      	b.n	800e780 <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 800e770:	2303      	movs	r3, #3
 800e772:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800e776:	e003      	b.n	800e780 <USBH_write+0x74>

    default:
      res = RES_ERROR;
 800e778:	2301      	movs	r3, #1
 800e77a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800e77e:	bf00      	nop
    }
  }

  return res;
 800e780:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800e784:	4618      	mov	r0, r3
 800e786:	3748      	adds	r7, #72	; 0x48
 800e788:	46bd      	mov	sp, r7
 800e78a:	bd80      	pop	{r7, pc}
 800e78c:	2002b3c0 	.word	0x2002b3c0

0800e790 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800e790:	b580      	push	{r7, lr}
 800e792:	b090      	sub	sp, #64	; 0x40
 800e794:	af00      	add	r7, sp, #0
 800e796:	4603      	mov	r3, r0
 800e798:	603a      	str	r2, [r7, #0]
 800e79a:	71fb      	strb	r3, [r7, #7]
 800e79c:	460b      	mov	r3, r1
 800e79e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800e7a0:	2301      	movs	r3, #1
 800e7a2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800e7a6:	79bb      	ldrb	r3, [r7, #6]
 800e7a8:	2b03      	cmp	r3, #3
 800e7aa:	d852      	bhi.n	800e852 <USBH_ioctl+0xc2>
 800e7ac:	a201      	add	r2, pc, #4	; (adr r2, 800e7b4 <USBH_ioctl+0x24>)
 800e7ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7b2:	bf00      	nop
 800e7b4:	0800e7c5 	.word	0x0800e7c5
 800e7b8:	0800e7cd 	.word	0x0800e7cd
 800e7bc:	0800e7f7 	.word	0x0800e7f7
 800e7c0:	0800e823 	.word	0x0800e823
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800e7ca:	e045      	b.n	800e858 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800e7cc:	f107 0208 	add.w	r2, r7, #8
 800e7d0:	79fb      	ldrb	r3, [r7, #7]
 800e7d2:	4619      	mov	r1, r3
 800e7d4:	4823      	ldr	r0, [pc, #140]	; (800e864 <USBH_ioctl+0xd4>)
 800e7d6:	f7fd f89c 	bl	800b912 <USBH_MSC_GetLUNInfo>
 800e7da:	4603      	mov	r3, r0
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d106      	bne.n	800e7ee <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 800e7e0:	68fa      	ldr	r2, [r7, #12]
 800e7e2:	683b      	ldr	r3, [r7, #0]
 800e7e4:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800e7ec:	e034      	b.n	800e858 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800e7ee:	2301      	movs	r3, #1
 800e7f0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800e7f4:	e030      	b.n	800e858 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800e7f6:	f107 0208 	add.w	r2, r7, #8
 800e7fa:	79fb      	ldrb	r3, [r7, #7]
 800e7fc:	4619      	mov	r1, r3
 800e7fe:	4819      	ldr	r0, [pc, #100]	; (800e864 <USBH_ioctl+0xd4>)
 800e800:	f7fd f887 	bl	800b912 <USBH_MSC_GetLUNInfo>
 800e804:	4603      	mov	r3, r0
 800e806:	2b00      	cmp	r3, #0
 800e808:	d107      	bne.n	800e81a <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800e80a:	8a3b      	ldrh	r3, [r7, #16]
 800e80c:	461a      	mov	r2, r3
 800e80e:	683b      	ldr	r3, [r7, #0]
 800e810:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800e812:	2300      	movs	r3, #0
 800e814:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800e818:	e01e      	b.n	800e858 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800e81a:	2301      	movs	r3, #1
 800e81c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800e820:	e01a      	b.n	800e858 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800e822:	f107 0208 	add.w	r2, r7, #8
 800e826:	79fb      	ldrb	r3, [r7, #7]
 800e828:	4619      	mov	r1, r3
 800e82a:	480e      	ldr	r0, [pc, #56]	; (800e864 <USBH_ioctl+0xd4>)
 800e82c:	f7fd f871 	bl	800b912 <USBH_MSC_GetLUNInfo>
 800e830:	4603      	mov	r3, r0
 800e832:	2b00      	cmp	r3, #0
 800e834:	d109      	bne.n	800e84a <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 800e836:	8a3b      	ldrh	r3, [r7, #16]
 800e838:	0a5b      	lsrs	r3, r3, #9
 800e83a:	b29b      	uxth	r3, r3
 800e83c:	461a      	mov	r2, r3
 800e83e:	683b      	ldr	r3, [r7, #0]
 800e840:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800e842:	2300      	movs	r3, #0
 800e844:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800e848:	e006      	b.n	800e858 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800e84a:	2301      	movs	r3, #1
 800e84c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800e850:	e002      	b.n	800e858 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 800e852:	2304      	movs	r3, #4
 800e854:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 800e858:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800e85c:	4618      	mov	r0, r3
 800e85e:	3740      	adds	r7, #64	; 0x40
 800e860:	46bd      	mov	sp, r7
 800e862:	bd80      	pop	{r7, pc}
 800e864:	2002b3c0 	.word	0x2002b3c0

0800e868 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800e868:	b580      	push	{r7, lr}
 800e86a:	b084      	sub	sp, #16
 800e86c:	af00      	add	r7, sp, #0
 800e86e:	4603      	mov	r3, r0
 800e870:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800e872:	79fb      	ldrb	r3, [r7, #7]
 800e874:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state != 0)
 800e876:	79fb      	ldrb	r3, [r7, #7]
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d002      	beq.n	800e882 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800e87c:	2301      	movs	r3, #1
 800e87e:	73fb      	strb	r3, [r7, #15]
 800e880:	e001      	b.n	800e886 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800e882:	2300      	movs	r3, #0
 800e884:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_12,(GPIO_PinState)data);
 800e886:	7bfb      	ldrb	r3, [r7, #15]
 800e888:	461a      	mov	r2, r3
 800e88a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800e88e:	4803      	ldr	r0, [pc, #12]	; (800e89c <MX_DriverVbusFS+0x34>)
 800e890:	f7f4 fa8a 	bl	8002da8 <HAL_GPIO_WritePin>
}
 800e894:	bf00      	nop
 800e896:	3710      	adds	r7, #16
 800e898:	46bd      	mov	sp, r7
 800e89a:	bd80      	pop	{r7, pc}
 800e89c:	40021800 	.word	0x40021800

0800e8a0 <ADPS9309_ReadRegs>:
* Input				: Register Address
* Output			: Data Read
* Return			: None
*******************************************************************************/
u8_t ADPS9309_ReadRegs(I2C_HandleTypeDef *hi2c, u8_t deviceAddr, u8_t Reg, u8_t* Data, u8_t len)
{
 800e8a0:	b580      	push	{r7, lr}
 800e8a2:	b086      	sub	sp, #24
 800e8a4:	af02      	add	r7, sp, #8
 800e8a6:	60f8      	str	r0, [r7, #12]
 800e8a8:	607b      	str	r3, [r7, #4]
 800e8aa:	460b      	mov	r3, r1
 800e8ac:	72fb      	strb	r3, [r7, #11]
 800e8ae:	4613      	mov	r3, r2
 800e8b0:	72bb      	strb	r3, [r7, #10]

  // Read using I2C bus. This is implemented in external source.
  if(!I2C_BufferRead(hi2c, Data, deviceAddr, Reg|ADPS_command_byte, len))
 800e8b2:	7afa      	ldrb	r2, [r7, #11]
 800e8b4:	7abb      	ldrb	r3, [r7, #10]
 800e8b6:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800e8ba:	b2db      	uxtb	r3, r3
 800e8bc:	4619      	mov	r1, r3
 800e8be:	7e3b      	ldrb	r3, [r7, #24]
 800e8c0:	9300      	str	r3, [sp, #0]
 800e8c2:	460b      	mov	r3, r1
 800e8c4:	6879      	ldr	r1, [r7, #4]
 800e8c6:	68f8      	ldr	r0, [r7, #12]
 800e8c8:	f001 f836 	bl	800f938 <I2C_BufferRead>
 800e8cc:	4603      	mov	r3, r0
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d101      	bne.n	800e8d6 <ADPS9309_ReadRegs+0x36>
  return false;
 800e8d2:	2300      	movs	r3, #0
 800e8d4:	e000      	b.n	800e8d8 <ADPS9309_ReadRegs+0x38>
  else
  return true;
 800e8d6:	2301      	movs	r3, #1
}
 800e8d8:	4618      	mov	r0, r3
 800e8da:	3710      	adds	r7, #16
 800e8dc:	46bd      	mov	sp, r7
 800e8de:	bd80      	pop	{r7, pc}

0800e8e0 <ADPS9309_WriteReg>:
*					: I2C writing function
* Input				: Register Address, Data to be written
* Output			: None
* Return			: None
*******************************************************************************/
u8_t ADPS9309_WriteReg(I2C_HandleTypeDef *hi2c, u8_t deviceAddress, u8_t WriteAddr, u8_t Data) {
 800e8e0:	b580      	push	{r7, lr}
 800e8e2:	b082      	sub	sp, #8
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	6078      	str	r0, [r7, #4]
 800e8e8:	4608      	mov	r0, r1
 800e8ea:	4611      	mov	r1, r2
 800e8ec:	461a      	mov	r2, r3
 800e8ee:	4603      	mov	r3, r0
 800e8f0:	70fb      	strb	r3, [r7, #3]
 800e8f2:	460b      	mov	r3, r1
 800e8f4:	70bb      	strb	r3, [r7, #2]
 800e8f6:	4613      	mov	r3, r2
 800e8f8:	707b      	strb	r3, [r7, #1]

	// Write using I2C bus. This is implemented in external source.
  I2C_ByteWrite(hi2c, &Data,  deviceAddress,  WriteAddr|ADPS_command_byte);
 800e8fa:	78fa      	ldrb	r2, [r7, #3]
 800e8fc:	78bb      	ldrb	r3, [r7, #2]
 800e8fe:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800e902:	b2db      	uxtb	r3, r3
 800e904:	1c79      	adds	r1, r7, #1
 800e906:	6878      	ldr	r0, [r7, #4]
 800e908:	f001 f83b 	bl	800f982 <I2C_ByteWrite>
  return true;
 800e90c:	2301      	movs	r3, #1
}
 800e90e:	4618      	mov	r0, r3
 800e910:	3708      	adds	r7, #8
 800e912:	46bd      	mov	sp, r7
 800e914:	bd80      	pop	{r7, pc}
	...

0800e918 <ADPS9309_Init>:
* Description    : Sets control registers for ADPS-9301 to run
* Input          : None
* Return         : None
*******************************************************************************/
uint8_t ADPS9309_Init(void)
{
 800e918:	b580      	push	{r7, lr}
 800e91a:	b084      	sub	sp, #16
 800e91c:	af02      	add	r7, sp, #8
	uint16_t s;
	HAL_StatusTypeDef RES;
	u8_t Device_ID = 0;
 800e91e:	2300      	movs	r3, #0
 800e920:	71bb      	strb	r3, [r7, #6]
	float Test;

	RES = HAL_I2C_IsDeviceReady(&hi2c2,ADPS_I2C_ADDRESS,20,200);	//Check if device is ready for communication, 20 attempts, 200 ms timeout
 800e922:	23c8      	movs	r3, #200	; 0xc8
 800e924:	2214      	movs	r2, #20
 800e926:	2152      	movs	r1, #82	; 0x52
 800e928:	4814      	ldr	r0, [pc, #80]	; (800e97c <ADPS9309_Init+0x64>)
 800e92a:	f7f6 f97b 	bl	8004c24 <HAL_I2C_IsDeviceReady>
 800e92e:	4603      	mov	r3, r0
 800e930:	71fb      	strb	r3, [r7, #7]

	ADPS9309_WriteReg(&hi2c2, ADPS_I2C_ADDRESS, CONTROL, 3);						// power device on
 800e932:	2303      	movs	r3, #3
 800e934:	2200      	movs	r2, #0
 800e936:	2152      	movs	r1, #82	; 0x52
 800e938:	4810      	ldr	r0, [pc, #64]	; (800e97c <ADPS9309_Init+0x64>)
 800e93a:	f7ff ffd1 	bl	800e8e0 <ADPS9309_WriteReg>
	ADPS9309_WriteReg(&hi2c2, ADPS_I2C_ADDRESS, TIMING, timing_value);			// set auto-sample interval
 800e93e:	2301      	movs	r3, #1
 800e940:	2201      	movs	r2, #1
 800e942:	2152      	movs	r1, #82	; 0x52
 800e944:	480d      	ldr	r0, [pc, #52]	; (800e97c <ADPS9309_Init+0x64>)
 800e946:	f7ff ffcb 	bl	800e8e0 <ADPS9309_WriteReg>

	ADPS9309_ReadRegs(&hi2c2, ADPS_I2C_ADDRESS, CHIP_ID, &Device_ID, 1);
 800e94a:	1dba      	adds	r2, r7, #6
 800e94c:	2301      	movs	r3, #1
 800e94e:	9300      	str	r3, [sp, #0]
 800e950:	4613      	mov	r3, r2
 800e952:	220a      	movs	r2, #10
 800e954:	2152      	movs	r1, #82	; 0x52
 800e956:	4809      	ldr	r0, [pc, #36]	; (800e97c <ADPS9309_Init+0x64>)
 800e958:	f7ff ffa2 	bl	800e8a0 <ADPS9309_ReadRegs>

	if ((Device_ID & 0xF0) != 0b01110000)		//expect a device ID of 80 (decimal)
 800e95c:	79bb      	ldrb	r3, [r7, #6]
 800e95e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e962:	2b70      	cmp	r3, #112	; 0x70
 800e964:	d004      	beq.n	800e970 <ADPS9309_Init+0x58>
	{
		Delay(50);
 800e966:	2032      	movs	r0, #50	; 0x32
 800e968:	f004 fe0a 	bl	8013580 <Delay>
		return (uint8_t) APDS9309_ERROR;
 800e96c:	2301      	movs	r3, #1
 800e96e:	e000      	b.n	800e972 <ADPS9309_Init+0x5a>
	}
	else
	{
		return (uint8_t) APDS9309_OK;
 800e970:	2300      	movs	r3, #0
	}
}
 800e972:	4618      	mov	r0, r3
 800e974:	3708      	adds	r7, #8
 800e976:	46bd      	mov	sp, r7
 800e978:	bd80      	pop	{r7, pc}
 800e97a:	bf00      	nop
 800e97c:	2002b19c 	.word	0x2002b19c

0800e980 <select_RTC>:


/****************************************************************/
/****************************************************************/
void select_RTC(void)
{
 800e980:	b580      	push	{r7, lr}
 800e982:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(RTC__CS_PORT[RTC_CS],RTC__CS_PIN[RTC_CS], GPIO_PIN_RESET);
	IO_Output_control(RTC_CS, On);
 800e984:	2101      	movs	r1, #1
 800e986:	2000      	movs	r0, #0
 800e988:	f001 f81e 	bl	800f9c8 <IO_Output_control>
}
 800e98c:	bf00      	nop
 800e98e:	bd80      	pop	{r7, pc}

0800e990 <release_RTC>:


/****************************************************************/
/****************************************************************/
void release_RTC(void)
{
 800e990:	b580      	push	{r7, lr}
 800e992:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(RTC__CS_PORT[RTC_CS],RTC__CS_PIN[RTC_CS], GPIO_PIN_SET);
	IO_Output_control(RTC_CS, Off);
 800e994:	2100      	movs	r1, #0
 800e996:	2000      	movs	r0, #0
 800e998:	f001 f816 	bl	800f9c8 <IO_Output_control>
}
 800e99c:	bf00      	nop
 800e99e:	bd80      	pop	{r7, pc}

0800e9a0 <Init_M41T94rtc>:
//	HAL_GPIO_WritePin(RTC__CS_PORT[RTC_CS_Rev3],RTC__CS_PIN[RTC_CS_Rev3], GPIO_PIN_SET);
}

/****************************************************************/
void Init_M41T94rtc(void)
{
 800e9a0:	b580      	push	{r7, lr}
 800e9a2:	af00      	add	r7, sp, #0
	HAL_Delay(10);
 800e9a4:	200a      	movs	r0, #10
 800e9a6:	f7f1 fe2d 	bl	8000604 <HAL_Delay>
//		init_RTC_CS(RTC_CS);
//
//	init_RTC_CS(0);
	/* Setup the M41T94 RTC */
	/* Enable device */
	select_RTC();
 800e9aa:	f7ff ffe9 	bl	800e980 <select_RTC>
	for (k = 0; k < 5; k++)
 800e9ae:	4b24      	ldr	r3, [pc, #144]	; (800ea40 <Init_M41T94rtc+0xa0>)
 800e9b0:	2200      	movs	r2, #0
 800e9b2:	601a      	str	r2, [r3, #0]
 800e9b4:	e004      	b.n	800e9c0 <Init_M41T94rtc+0x20>
 800e9b6:	4b22      	ldr	r3, [pc, #136]	; (800ea40 <Init_M41T94rtc+0xa0>)
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	3301      	adds	r3, #1
 800e9bc:	4a20      	ldr	r2, [pc, #128]	; (800ea40 <Init_M41T94rtc+0xa0>)
 800e9be:	6013      	str	r3, [r2, #0]
 800e9c0:	4b1f      	ldr	r3, [pc, #124]	; (800ea40 <Init_M41T94rtc+0xa0>)
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	2b04      	cmp	r3, #4
 800e9c6:	ddf6      	ble.n	800e9b6 <Init_M41T94rtc+0x16>
	{
		;
	}
	/* Reset the Control Registers */
	WriteByte_M41T94rtc(0b10001000);						// WRITE mode -> Address 0x08
 800e9c8:	2088      	movs	r0, #136	; 0x88
 800e9ca:	f000 f83b 	bl	800ea44 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x08
 800e9ce:	2000      	movs	r0, #0
 800e9d0:	f000 f838 	bl	800ea44 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x09
 800e9d4:	2000      	movs	r0, #0
 800e9d6:	f000 f835 	bl	800ea44 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0A
 800e9da:	2000      	movs	r0, #0
 800e9dc:	f000 f832 	bl	800ea44 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0B
 800e9e0:	2000      	movs	r0, #0
 800e9e2:	f000 f82f 	bl	800ea44 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0C
 800e9e6:	2000      	movs	r0, #0
 800e9e8:	f000 f82c 	bl	800ea44 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0D
 800e9ec:	2000      	movs	r0, #0
 800e9ee:	f000 f829 	bl	800ea44 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0E
 800e9f2:	2000      	movs	r0, #0
 800e9f4:	f000 f826 	bl	800ea44 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0F
 800e9f8:	2000      	movs	r0, #0
 800e9fa:	f000 f823 	bl	800ea44 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x10
 800e9fe:	2000      	movs	r0, #0
 800ea00:	f000 f820 	bl	800ea44 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x11
 800ea04:	2000      	movs	r0, #0
 800ea06:	f000 f81d 	bl	800ea44 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x12
 800ea0a:	2000      	movs	r0, #0
 800ea0c:	f000 f81a 	bl	800ea44 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x13
 800ea10:	2000      	movs	r0, #0
 800ea12:	f000 f817 	bl	800ea44 <WriteByte_M41T94rtc>
	for (k = 0; k < 5; k++)
 800ea16:	4b0a      	ldr	r3, [pc, #40]	; (800ea40 <Init_M41T94rtc+0xa0>)
 800ea18:	2200      	movs	r2, #0
 800ea1a:	601a      	str	r2, [r3, #0]
 800ea1c:	e004      	b.n	800ea28 <Init_M41T94rtc+0x88>
 800ea1e:	4b08      	ldr	r3, [pc, #32]	; (800ea40 <Init_M41T94rtc+0xa0>)
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	3301      	adds	r3, #1
 800ea24:	4a06      	ldr	r2, [pc, #24]	; (800ea40 <Init_M41T94rtc+0xa0>)
 800ea26:	6013      	str	r3, [r2, #0]
 800ea28:	4b05      	ldr	r3, [pc, #20]	; (800ea40 <Init_M41T94rtc+0xa0>)
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	2b04      	cmp	r3, #4
 800ea2e:	ddf6      	ble.n	800ea1e <Init_M41T94rtc+0x7e>
	{
		;
	}
	/* Disable device */
	release_RTC();
 800ea30:	f7ff ffae 	bl	800e990 <release_RTC>

	HAL_Delay(10);
 800ea34:	200a      	movs	r0, #10
 800ea36:	f7f1 fde5 	bl	8000604 <HAL_Delay>

}
 800ea3a:	bf00      	nop
 800ea3c:	bd80      	pop	{r7, pc}
 800ea3e:	bf00      	nop
 800ea40:	20020610 	.word	0x20020610

0800ea44 <WriteByte_M41T94rtc>:
 * @param  byte: byte to send.
 * @retval The value of the received byte.
 */
/****************************************************************/
uint8_t WriteByte_M41T94rtc(uint8_t Data)
{
 800ea44:	b580      	push	{r7, lr}
 800ea46:	b086      	sub	sp, #24
 800ea48:	af02      	add	r7, sp, #8
 800ea4a:	4603      	mov	r3, r0
 800ea4c:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_data = 0;
 800ea4e:	2300      	movs	r3, #0
 800ea50:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	HAL_SPI_TransmitReceive(&hspi2, &Data, &rx_data, 1, 100);
 800ea52:	f107 020f 	add.w	r2, r7, #15
 800ea56:	1df9      	adds	r1, r7, #7
 800ea58:	2364      	movs	r3, #100	; 0x64
 800ea5a:	9300      	str	r3, [sp, #0]
 800ea5c:	2301      	movs	r3, #1
 800ea5e:	4804      	ldr	r0, [pc, #16]	; (800ea70 <WriteByte_M41T94rtc+0x2c>)
 800ea60:	f7f8 fd42 	bl	80074e8 <HAL_SPI_TransmitReceive>

	return rx_data;
 800ea64:	7bfb      	ldrb	r3, [r7, #15]

}
 800ea66:	4618      	mov	r0, r3
 800ea68:	3710      	adds	r7, #16
 800ea6a:	46bd      	mov	sp, r7
 800ea6c:	bd80      	pop	{r7, pc}
 800ea6e:	bf00      	nop
 800ea70:	2002b1f8 	.word	0x2002b1f8

0800ea74 <MCP23S17_CS_LOW>:
//{
//	MR25H256_LowLevel_DeInit();
//}

void MCP23S17_CS_LOW(uint8_t IC_Number)
{
 800ea74:	b580      	push	{r7, lr}
 800ea76:	b082      	sub	sp, #8
 800ea78:	af00      	add	r7, sp, #0
 800ea7a:	4603      	mov	r3, r0
 800ea7c:	71fb      	strb	r3, [r7, #7]
	switch(IC_Number)
 800ea7e:	79fb      	ldrb	r3, [r7, #7]
 800ea80:	2b02      	cmp	r3, #2
 800ea82:	d00a      	beq.n	800ea9a <MCP23S17_CS_LOW+0x26>
 800ea84:	2b03      	cmp	r3, #3
 800ea86:	d00e      	beq.n	800eaa6 <MCP23S17_CS_LOW+0x32>
 800ea88:	2b01      	cmp	r3, #1
 800ea8a:	d000      	beq.n	800ea8e <MCP23S17_CS_LOW+0x1a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
		break;
	}


}
 800ea8c:	e012      	b.n	800eab4 <MCP23S17_CS_LOW+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800ea8e:	2200      	movs	r2, #0
 800ea90:	2104      	movs	r1, #4
 800ea92:	480a      	ldr	r0, [pc, #40]	; (800eabc <MCP23S17_CS_LOW+0x48>)
 800ea94:	f7f4 f988 	bl	8002da8 <HAL_GPIO_WritePin>
		break;
 800ea98:	e00c      	b.n	800eab4 <MCP23S17_CS_LOW+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800ea9a:	2200      	movs	r2, #0
 800ea9c:	2180      	movs	r1, #128	; 0x80
 800ea9e:	4807      	ldr	r0, [pc, #28]	; (800eabc <MCP23S17_CS_LOW+0x48>)
 800eaa0:	f7f4 f982 	bl	8002da8 <HAL_GPIO_WritePin>
		break;
 800eaa4:	e006      	b.n	800eab4 <MCP23S17_CS_LOW+0x40>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 800eaa6:	2200      	movs	r2, #0
 800eaa8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800eaac:	4804      	ldr	r0, [pc, #16]	; (800eac0 <MCP23S17_CS_LOW+0x4c>)
 800eaae:	f7f4 f97b 	bl	8002da8 <HAL_GPIO_WritePin>
		break;
 800eab2:	bf00      	nop
}
 800eab4:	bf00      	nop
 800eab6:	3708      	adds	r7, #8
 800eab8:	46bd      	mov	sp, r7
 800eaba:	bd80      	pop	{r7, pc}
 800eabc:	40020400 	.word	0x40020400
 800eac0:	40020800 	.word	0x40020800

0800eac4 <MCP23S17_CS_HIGH>:

void MCP23S17_CS_HIGH(uint8_t IC_Number)
{
 800eac4:	b580      	push	{r7, lr}
 800eac6:	b082      	sub	sp, #8
 800eac8:	af00      	add	r7, sp, #0
 800eaca:	4603      	mov	r3, r0
 800eacc:	71fb      	strb	r3, [r7, #7]
	switch(IC_Number)
 800eace:	79fb      	ldrb	r3, [r7, #7]
 800ead0:	2b02      	cmp	r3, #2
 800ead2:	d00a      	beq.n	800eaea <MCP23S17_CS_HIGH+0x26>
 800ead4:	2b03      	cmp	r3, #3
 800ead6:	d00e      	beq.n	800eaf6 <MCP23S17_CS_HIGH+0x32>
 800ead8:	2b01      	cmp	r3, #1
 800eada:	d000      	beq.n	800eade <MCP23S17_CS_HIGH+0x1a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
		break;
	}

}
 800eadc:	e012      	b.n	800eb04 <MCP23S17_CS_HIGH+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 800eade:	2201      	movs	r2, #1
 800eae0:	2104      	movs	r1, #4
 800eae2:	480a      	ldr	r0, [pc, #40]	; (800eb0c <MCP23S17_CS_HIGH+0x48>)
 800eae4:	f7f4 f960 	bl	8002da8 <HAL_GPIO_WritePin>
		break;
 800eae8:	e00c      	b.n	800eb04 <MCP23S17_CS_HIGH+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800eaea:	2201      	movs	r2, #1
 800eaec:	2180      	movs	r1, #128	; 0x80
 800eaee:	4807      	ldr	r0, [pc, #28]	; (800eb0c <MCP23S17_CS_HIGH+0x48>)
 800eaf0:	f7f4 f95a 	bl	8002da8 <HAL_GPIO_WritePin>
		break;
 800eaf4:	e006      	b.n	800eb04 <MCP23S17_CS_HIGH+0x40>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 800eaf6:	2201      	movs	r2, #1
 800eaf8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800eafc:	4804      	ldr	r0, [pc, #16]	; (800eb10 <MCP23S17_CS_HIGH+0x4c>)
 800eafe:	f7f4 f953 	bl	8002da8 <HAL_GPIO_WritePin>
		break;
 800eb02:	bf00      	nop
}
 800eb04:	bf00      	nop
 800eb06:	3708      	adds	r7, #8
 800eb08:	46bd      	mov	sp, r7
 800eb0a:	bd80      	pop	{r7, pc}
 800eb0c:	40020400 	.word	0x40020400
 800eb10:	40020800 	.word	0x40020800

0800eb14 <MCP23S17_SendByte>:
 * @param  byte: byte to send.
 * @retval The value of the received byte.
 */
/****************************************************************/
uint8_t MCP23S17_SendByte(uint8_t byte)
{
 800eb14:	b580      	push	{r7, lr}
 800eb16:	b084      	sub	sp, #16
 800eb18:	af00      	add	r7, sp, #0
 800eb1a:	4603      	mov	r3, r0
 800eb1c:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_byte = 0;
 800eb1e:	2300      	movs	r3, #0
 800eb20:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	//HAL_SPI_TransmitReceive(&hspi5, &byte, &rx_byte, 1, 50);
	HAL_SPI_Transmit(&hspi5, &byte, 1, 50);
 800eb22:	1df9      	adds	r1, r7, #7
 800eb24:	2332      	movs	r3, #50	; 0x32
 800eb26:	2201      	movs	r2, #1
 800eb28:	4803      	ldr	r0, [pc, #12]	; (800eb38 <MCP23S17_SendByte+0x24>)
 800eb2a:	f7f8 faad 	bl	8007088 <HAL_SPI_Transmit>
	return rx_byte;
 800eb2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb30:	4618      	mov	r0, r3
 800eb32:	3710      	adds	r7, #16
 800eb34:	46bd      	mov	sp, r7
 800eb36:	bd80      	pop	{r7, pc}
 800eb38:	2002b25c 	.word	0x2002b25c

0800eb3c <MCP23S17_CS_Init>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void MCP23S17_CS_Init(void)
{
 800eb3c:	b580      	push	{r7, lr}
 800eb3e:	b086      	sub	sp, #24
 800eb40:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct;
	/*!< Enable GPIO clocks */
//	RCC_AHB1PeriphClockCmd(MR25H40_CS_GPIO_CLK, ENABLE);//MR25H40_CS_GPIO_CLK

	/*!< Configure MR25H40 Card CS pin in output pushpull mode ********************/
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_7 ;
 800eb42:	2384      	movs	r3, #132	; 0x84
 800eb44:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800eb46:	2301      	movs	r3, #1
 800eb48:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800eb4a:	2300      	movs	r3, #0
 800eb4c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800eb4e:	2301      	movs	r3, #1
 800eb50:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800eb52:	1d3b      	adds	r3, r7, #4
 800eb54:	4619      	mov	r1, r3
 800eb56:	484b      	ldr	r0, [pc, #300]	; (800ec84 <MCP23S17_CS_Init+0x148>)
 800eb58:	f7f3 fe58 	bl	800280c <HAL_GPIO_Init>

	__HAL_RCC_GPIOC_CLK_ENABLE();
 800eb5c:	4a4a      	ldr	r2, [pc, #296]	; (800ec88 <MCP23S17_CS_Init+0x14c>)
 800eb5e:	4b4a      	ldr	r3, [pc, #296]	; (800ec88 <MCP23S17_CS_Init+0x14c>)
 800eb60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb62:	f043 0304 	orr.w	r3, r3, #4
 800eb66:	6313      	str	r3, [r2, #48]	; 0x30
 800eb68:	4b47      	ldr	r3, [pc, #284]	; (800ec88 <MCP23S17_CS_Init+0x14c>)
 800eb6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb6c:	f003 0304 	and.w	r3, r3, #4
 800eb70:	603b      	str	r3, [r7, #0]
 800eb72:	683b      	ldr	r3, [r7, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 800eb74:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eb78:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800eb7a:	2301      	movs	r3, #1
 800eb7c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800eb7e:	2300      	movs	r3, #0
 800eb80:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800eb82:	2301      	movs	r3, #1
 800eb84:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800eb86:	1d3b      	adds	r3, r7, #4
 800eb88:	4619      	mov	r1, r3
 800eb8a:	4840      	ldr	r0, [pc, #256]	; (800ec8c <MCP23S17_CS_Init+0x150>)
 800eb8c:	f7f3 fe3e 	bl	800280c <HAL_GPIO_Init>

	MCP23S17_CS_HIGH(IO_EXPANDER1);
 800eb90:	2001      	movs	r0, #1
 800eb92:	f7ff ff97 	bl	800eac4 <MCP23S17_CS_HIGH>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 800eb96:	2002      	movs	r0, #2
 800eb98:	f7ff ff94 	bl	800eac4 <MCP23S17_CS_HIGH>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 800eb9c:	2003      	movs	r0, #3
 800eb9e:	f7ff ff91 	bl	800eac4 <MCP23S17_CS_HIGH>

	//IO Expander 1 Init
	HAL_Delay(10);
 800eba2:	200a      	movs	r0, #10
 800eba4:	f7f1 fd2e 	bl	8000604 <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER1);
 800eba8:	2001      	movs	r0, #1
 800ebaa:	f7ff ff63 	bl	800ea74 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 800ebae:	204e      	movs	r0, #78	; 0x4e
 800ebb0:	f7ff ffb0 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERB_INIT_ADRR);
 800ebb4:	2001      	movs	r0, #1
 800ebb6:	f7ff ffad 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER1_PIN_DEF_B);
 800ebba:	2000      	movs	r0, #0
 800ebbc:	f7ff ffaa 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 800ebc0:	2001      	movs	r0, #1
 800ebc2:	f7ff ff7f 	bl	800eac4 <MCP23S17_CS_HIGH>
	HAL_Delay(10);
 800ebc6:	200a      	movs	r0, #10
 800ebc8:	f7f1 fd1c 	bl	8000604 <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER1);
 800ebcc:	2001      	movs	r0, #1
 800ebce:	f7ff ff51 	bl	800ea74 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 800ebd2:	204e      	movs	r0, #78	; 0x4e
 800ebd4:	f7ff ff9e 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERA_INIT_ADRR);
 800ebd8:	2000      	movs	r0, #0
 800ebda:	f7ff ff9b 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER1_PIN_DEF_A);
 800ebde:	20fc      	movs	r0, #252	; 0xfc
 800ebe0:	f7ff ff98 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 800ebe4:	2001      	movs	r0, #1
 800ebe6:	f7ff ff6d 	bl	800eac4 <MCP23S17_CS_HIGH>

	//IO Expander 2 Init
	HAL_Delay(10);
 800ebea:	200a      	movs	r0, #10
 800ebec:	f7f1 fd0a 	bl	8000604 <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER2);
 800ebf0:	2002      	movs	r0, #2
 800ebf2:	f7ff ff3f 	bl	800ea74 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 800ebf6:	204c      	movs	r0, #76	; 0x4c
 800ebf8:	f7ff ff8c 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERB_INIT_ADRR);
 800ebfc:	2001      	movs	r0, #1
 800ebfe:	f7ff ff89 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER2_PIN_DEF_B);
 800ec02:	20ff      	movs	r0, #255	; 0xff
 800ec04:	f7ff ff86 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 800ec08:	2002      	movs	r0, #2
 800ec0a:	f7ff ff5b 	bl	800eac4 <MCP23S17_CS_HIGH>
	HAL_Delay(10);
 800ec0e:	200a      	movs	r0, #10
 800ec10:	f7f1 fcf8 	bl	8000604 <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER2);
 800ec14:	2002      	movs	r0, #2
 800ec16:	f7ff ff2d 	bl	800ea74 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 800ec1a:	204c      	movs	r0, #76	; 0x4c
 800ec1c:	f7ff ff7a 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERA_INIT_ADRR);
 800ec20:	2000      	movs	r0, #0
 800ec22:	f7ff ff77 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER2_PIN_DEF_A);
 800ec26:	20ff      	movs	r0, #255	; 0xff
 800ec28:	f7ff ff74 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 800ec2c:	2002      	movs	r0, #2
 800ec2e:	f7ff ff49 	bl	800eac4 <MCP23S17_CS_HIGH>

	//IO Expander 3 Init
	HAL_Delay(10);
 800ec32:	200a      	movs	r0, #10
 800ec34:	f7f1 fce6 	bl	8000604 <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER3);
 800ec38:	2003      	movs	r0, #3
 800ec3a:	f7ff ff1b 	bl	800ea74 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 800ec3e:	2048      	movs	r0, #72	; 0x48
 800ec40:	f7ff ff68 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERB_INIT_ADRR);
 800ec44:	2001      	movs	r0, #1
 800ec46:	f7ff ff65 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER3_PIN_DEF_B);
 800ec4a:	203f      	movs	r0, #63	; 0x3f
 800ec4c:	f7ff ff62 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 800ec50:	2003      	movs	r0, #3
 800ec52:	f7ff ff37 	bl	800eac4 <MCP23S17_CS_HIGH>
	HAL_Delay(10);
 800ec56:	200a      	movs	r0, #10
 800ec58:	f7f1 fcd4 	bl	8000604 <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER3);
 800ec5c:	2003      	movs	r0, #3
 800ec5e:	f7ff ff09 	bl	800ea74 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 800ec62:	2048      	movs	r0, #72	; 0x48
 800ec64:	f7ff ff56 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERA_INIT_ADRR);
 800ec68:	2000      	movs	r0, #0
 800ec6a:	f7ff ff53 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER3_PIN_DEF_A);
 800ec6e:	2000      	movs	r0, #0
 800ec70:	f7ff ff50 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 800ec74:	2003      	movs	r0, #3
 800ec76:	f7ff ff25 	bl	800eac4 <MCP23S17_CS_HIGH>

}
 800ec7a:	bf00      	nop
 800ec7c:	3718      	adds	r7, #24
 800ec7e:	46bd      	mov	sp, r7
 800ec80:	bd80      	pop	{r7, pc}
 800ec82:	bf00      	nop
 800ec84:	40020400 	.word	0x40020400
 800ec88:	40023800 	.word	0x40023800
 800ec8c:	40020800 	.word	0x40020800

0800ec90 <Set_ExpanderIO_Output_Bytes>:
	IO_Expander_Input_Flags_Array[27] = IO_Expander_In_Flags.Revision2				 =  check_bit(IO_Expander3B_byte, 5);

}

void Set_ExpanderIO_Output_Bytes(void)
{
 800ec90:	b580      	push	{r7, lr}
 800ec92:	af00      	add	r7, sp, #0
	IO_Expander1A_Output_byte = 0;
 800ec94:	4b73      	ldr	r3, [pc, #460]	; (800ee64 <Set_ExpanderIO_Output_Bytes+0x1d4>)
 800ec96:	2200      	movs	r2, #0
 800ec98:	701a      	strb	r2, [r3, #0]
	IO_Expander1B_Output_byte = 0;
 800ec9a:	4b73      	ldr	r3, [pc, #460]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800ec9c:	2200      	movs	r2, #0
 800ec9e:	701a      	strb	r2, [r3, #0]

	IO_Expander2A_Output_byte = 0;
 800eca0:	4b72      	ldr	r3, [pc, #456]	; (800ee6c <Set_ExpanderIO_Output_Bytes+0x1dc>)
 800eca2:	2200      	movs	r2, #0
 800eca4:	701a      	strb	r2, [r3, #0]
	IO_Expander2B_Output_byte = 0;
 800eca6:	4b72      	ldr	r3, [pc, #456]	; (800ee70 <Set_ExpanderIO_Output_Bytes+0x1e0>)
 800eca8:	2200      	movs	r2, #0
 800ecaa:	701a      	strb	r2, [r3, #0]

	IO_Expander3A_Output_byte = 0;
 800ecac:	4b71      	ldr	r3, [pc, #452]	; (800ee74 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800ecae:	2200      	movs	r2, #0
 800ecb0:	701a      	strb	r2, [r3, #0]
	IO_Expander3B_Output_byte = 0;
 800ecb2:	4b71      	ldr	r3, [pc, #452]	; (800ee78 <Set_ExpanderIO_Output_Bytes+0x1e8>)
 800ecb4:	2200      	movs	r2, #0
 800ecb6:	701a      	strb	r2, [r3, #0]

	IO_Expander_Output_Flags.Led_Status_G	 = 	IO_Expander_Output_Flags_Array[1];
 800ecb8:	4b70      	ldr	r3, [pc, #448]	; (800ee7c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ecba:	785a      	ldrb	r2, [r3, #1]
 800ecbc:	4b70      	ldr	r3, [pc, #448]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ecbe:	705a      	strb	r2, [r3, #1]
	IO_Expander_Output_Flags.Led_Status_B	 = 	IO_Expander_Output_Flags_Array[0];
 800ecc0:	4b6e      	ldr	r3, [pc, #440]	; (800ee7c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ecc2:	781a      	ldrb	r2, [r3, #0]
 800ecc4:	4b6e      	ldr	r3, [pc, #440]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ecc6:	701a      	strb	r2, [r3, #0]
	IO_Expander_Output_Flags.Module_reset1   = 	IO_Expander_Output_Flags_Array[2];
 800ecc8:	4b6c      	ldr	r3, [pc, #432]	; (800ee7c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ecca:	789a      	ldrb	r2, [r3, #2]
 800eccc:	4b6c      	ldr	r3, [pc, #432]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ecce:	709a      	strb	r2, [r3, #2]
	IO_Expander_Output_Flags.Module_reset2   = 	IO_Expander_Output_Flags_Array[3];
 800ecd0:	4b6a      	ldr	r3, [pc, #424]	; (800ee7c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ecd2:	78da      	ldrb	r2, [r3, #3]
 800ecd4:	4b6a      	ldr	r3, [pc, #424]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ecd6:	70da      	strb	r2, [r3, #3]
	IO_Expander_Output_Flags.Module_reset3   = 	IO_Expander_Output_Flags_Array[4];
 800ecd8:	4b68      	ldr	r3, [pc, #416]	; (800ee7c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ecda:	791a      	ldrb	r2, [r3, #4]
 800ecdc:	4b68      	ldr	r3, [pc, #416]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ecde:	711a      	strb	r2, [r3, #4]
	IO_Expander_Output_Flags.Module_reset4   = 	IO_Expander_Output_Flags_Array[5];
 800ece0:	4b66      	ldr	r3, [pc, #408]	; (800ee7c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ece2:	795a      	ldrb	r2, [r3, #5]
 800ece4:	4b66      	ldr	r3, [pc, #408]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ece6:	715a      	strb	r2, [r3, #5]
	IO_Expander_Output_Flags.Led_Key_R	     = 	IO_Expander_Output_Flags_Array[6];
 800ece8:	4b64      	ldr	r3, [pc, #400]	; (800ee7c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ecea:	799a      	ldrb	r2, [r3, #6]
 800ecec:	4b64      	ldr	r3, [pc, #400]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ecee:	719a      	strb	r2, [r3, #6]
	IO_Expander_Output_Flags.Led_Key_G	     = 	IO_Expander_Output_Flags_Array[7];
 800ecf0:	4b62      	ldr	r3, [pc, #392]	; (800ee7c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ecf2:	79da      	ldrb	r2, [r3, #7]
 800ecf4:	4b62      	ldr	r3, [pc, #392]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ecf6:	71da      	strb	r2, [r3, #7]
	IO_Expander_Output_Flags.Led_Key_B	     = 	IO_Expander_Output_Flags_Array[8];
 800ecf8:	4b60      	ldr	r3, [pc, #384]	; (800ee7c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ecfa:	7a1a      	ldrb	r2, [r3, #8]
 800ecfc:	4b60      	ldr	r3, [pc, #384]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ecfe:	721a      	strb	r2, [r3, #8]
	IO_Expander_Output_Flags.Led_Status_R	 = 	IO_Expander_Output_Flags_Array[9];
 800ed00:	4b5e      	ldr	r3, [pc, #376]	; (800ee7c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ed02:	7a5a      	ldrb	r2, [r3, #9]
 800ed04:	4b5e      	ldr	r3, [pc, #376]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ed06:	725a      	strb	r2, [r3, #9]
	IO_Expander_Output_Flags.CAN1_Term	     = 	IO_Expander_Output_Flags_Array[10];
 800ed08:	4b5c      	ldr	r3, [pc, #368]	; (800ee7c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ed0a:	7a9a      	ldrb	r2, [r3, #10]
 800ed0c:	4b5c      	ldr	r3, [pc, #368]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ed0e:	729a      	strb	r2, [r3, #10]
	IO_Expander_Output_Flags.CAN2_Term	     = 	IO_Expander_Output_Flags_Array[11];
 800ed10:	4b5a      	ldr	r3, [pc, #360]	; (800ee7c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ed12:	7ada      	ldrb	r2, [r3, #11]
 800ed14:	4b5a      	ldr	r3, [pc, #360]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ed16:	72da      	strb	r2, [r3, #11]
	IO_Expander_Output_Flags.CAN3_Term	     = 	IO_Expander_Output_Flags_Array[12];
 800ed18:	4b58      	ldr	r3, [pc, #352]	; (800ee7c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ed1a:	7b1a      	ldrb	r2, [r3, #12]
 800ed1c:	4b58      	ldr	r3, [pc, #352]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ed1e:	731a      	strb	r2, [r3, #12]
	IO_Expander_Output_Flags.LCD_Power	     = 	IO_Expander_Output_Flags_Array[13];
 800ed20:	4b56      	ldr	r3, [pc, #344]	; (800ee7c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ed22:	7b5a      	ldrb	r2, [r3, #13]
 800ed24:	4b56      	ldr	r3, [pc, #344]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ed26:	735a      	strb	r2, [r3, #13]

	if(IO_Expander_Output_Flags.Led_Status_B)
 800ed28:	4b55      	ldr	r3, [pc, #340]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ed2a:	781b      	ldrb	r3, [r3, #0]
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d006      	beq.n	800ed3e <Set_ExpanderIO_Output_Bytes+0xae>
		IO_Expander1A_Output_byte |= 0x01;
 800ed30:	4b4c      	ldr	r3, [pc, #304]	; (800ee64 <Set_ExpanderIO_Output_Bytes+0x1d4>)
 800ed32:	781b      	ldrb	r3, [r3, #0]
 800ed34:	f043 0301 	orr.w	r3, r3, #1
 800ed38:	b2da      	uxtb	r2, r3
 800ed3a:	4b4a      	ldr	r3, [pc, #296]	; (800ee64 <Set_ExpanderIO_Output_Bytes+0x1d4>)
 800ed3c:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Status_G)
 800ed3e:	4b50      	ldr	r3, [pc, #320]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ed40:	785b      	ldrb	r3, [r3, #1]
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d006      	beq.n	800ed54 <Set_ExpanderIO_Output_Bytes+0xc4>
		IO_Expander1A_Output_byte |= 0x02;
 800ed46:	4b47      	ldr	r3, [pc, #284]	; (800ee64 <Set_ExpanderIO_Output_Bytes+0x1d4>)
 800ed48:	781b      	ldrb	r3, [r3, #0]
 800ed4a:	f043 0302 	orr.w	r3, r3, #2
 800ed4e:	b2da      	uxtb	r2, r3
 800ed50:	4b44      	ldr	r3, [pc, #272]	; (800ee64 <Set_ExpanderIO_Output_Bytes+0x1d4>)
 800ed52:	701a      	strb	r2, [r3, #0]


	if(IO_Expander_Output_Flags.Module_reset1)
 800ed54:	4b4a      	ldr	r3, [pc, #296]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ed56:	789b      	ldrb	r3, [r3, #2]
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d006      	beq.n	800ed6a <Set_ExpanderIO_Output_Bytes+0xda>
		IO_Expander1B_Output_byte |= 0x01;
 800ed5c:	4b42      	ldr	r3, [pc, #264]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800ed5e:	781b      	ldrb	r3, [r3, #0]
 800ed60:	f043 0301 	orr.w	r3, r3, #1
 800ed64:	b2da      	uxtb	r2, r3
 800ed66:	4b40      	ldr	r3, [pc, #256]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800ed68:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Module_reset2)
 800ed6a:	4b45      	ldr	r3, [pc, #276]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ed6c:	78db      	ldrb	r3, [r3, #3]
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d006      	beq.n	800ed80 <Set_ExpanderIO_Output_Bytes+0xf0>
		IO_Expander1B_Output_byte |= 0x02;
 800ed72:	4b3d      	ldr	r3, [pc, #244]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800ed74:	781b      	ldrb	r3, [r3, #0]
 800ed76:	f043 0302 	orr.w	r3, r3, #2
 800ed7a:	b2da      	uxtb	r2, r3
 800ed7c:	4b3a      	ldr	r3, [pc, #232]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800ed7e:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Module_reset3)
 800ed80:	4b3f      	ldr	r3, [pc, #252]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ed82:	791b      	ldrb	r3, [r3, #4]
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d006      	beq.n	800ed96 <Set_ExpanderIO_Output_Bytes+0x106>
		IO_Expander1B_Output_byte |= 0x04;
 800ed88:	4b37      	ldr	r3, [pc, #220]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800ed8a:	781b      	ldrb	r3, [r3, #0]
 800ed8c:	f043 0304 	orr.w	r3, r3, #4
 800ed90:	b2da      	uxtb	r2, r3
 800ed92:	4b35      	ldr	r3, [pc, #212]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800ed94:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Module_reset4)
 800ed96:	4b3a      	ldr	r3, [pc, #232]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ed98:	795b      	ldrb	r3, [r3, #5]
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d006      	beq.n	800edac <Set_ExpanderIO_Output_Bytes+0x11c>
		IO_Expander1B_Output_byte |= 0x08;
 800ed9e:	4b32      	ldr	r3, [pc, #200]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800eda0:	781b      	ldrb	r3, [r3, #0]
 800eda2:	f043 0308 	orr.w	r3, r3, #8
 800eda6:	b2da      	uxtb	r2, r3
 800eda8:	4b2f      	ldr	r3, [pc, #188]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800edaa:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Key_R)
 800edac:	4b34      	ldr	r3, [pc, #208]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800edae:	799b      	ldrb	r3, [r3, #6]
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d006      	beq.n	800edc2 <Set_ExpanderIO_Output_Bytes+0x132>
		IO_Expander1B_Output_byte |= 0x10;
 800edb4:	4b2c      	ldr	r3, [pc, #176]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800edb6:	781b      	ldrb	r3, [r3, #0]
 800edb8:	f043 0310 	orr.w	r3, r3, #16
 800edbc:	b2da      	uxtb	r2, r3
 800edbe:	4b2a      	ldr	r3, [pc, #168]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800edc0:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Key_G)
 800edc2:	4b2f      	ldr	r3, [pc, #188]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800edc4:	79db      	ldrb	r3, [r3, #7]
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d006      	beq.n	800edd8 <Set_ExpanderIO_Output_Bytes+0x148>
		IO_Expander1B_Output_byte |= 0x20;
 800edca:	4b27      	ldr	r3, [pc, #156]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800edcc:	781b      	ldrb	r3, [r3, #0]
 800edce:	f043 0320 	orr.w	r3, r3, #32
 800edd2:	b2da      	uxtb	r2, r3
 800edd4:	4b24      	ldr	r3, [pc, #144]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800edd6:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Key_B)
 800edd8:	4b29      	ldr	r3, [pc, #164]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800edda:	7a1b      	ldrb	r3, [r3, #8]
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d006      	beq.n	800edee <Set_ExpanderIO_Output_Bytes+0x15e>
		IO_Expander1B_Output_byte |= 0x40;
 800ede0:	4b21      	ldr	r3, [pc, #132]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800ede2:	781b      	ldrb	r3, [r3, #0]
 800ede4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ede8:	b2da      	uxtb	r2, r3
 800edea:	4b1f      	ldr	r3, [pc, #124]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800edec:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Status_R)
 800edee:	4b24      	ldr	r3, [pc, #144]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800edf0:	7a5b      	ldrb	r3, [r3, #9]
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d006      	beq.n	800ee04 <Set_ExpanderIO_Output_Bytes+0x174>
		IO_Expander1B_Output_byte |= 0x80;
 800edf6:	4b1c      	ldr	r3, [pc, #112]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800edf8:	781b      	ldrb	r3, [r3, #0]
 800edfa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800edfe:	b2da      	uxtb	r2, r3
 800ee00:	4b19      	ldr	r3, [pc, #100]	; (800ee68 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800ee02:	701a      	strb	r2, [r3, #0]

	if(IO_Expander_Output_Flags.CAN1_Term)
 800ee04:	4b1e      	ldr	r3, [pc, #120]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ee06:	7a9b      	ldrb	r3, [r3, #10]
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d006      	beq.n	800ee1a <Set_ExpanderIO_Output_Bytes+0x18a>
		IO_Expander3A_Output_byte |= 0x80;
 800ee0c:	4b19      	ldr	r3, [pc, #100]	; (800ee74 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800ee0e:	781b      	ldrb	r3, [r3, #0]
 800ee10:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ee14:	b2da      	uxtb	r2, r3
 800ee16:	4b17      	ldr	r3, [pc, #92]	; (800ee74 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800ee18:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.CAN2_Term)
 800ee1a:	4b19      	ldr	r3, [pc, #100]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ee1c:	7adb      	ldrb	r3, [r3, #11]
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d006      	beq.n	800ee30 <Set_ExpanderIO_Output_Bytes+0x1a0>
		IO_Expander3A_Output_byte |= 0x40;
 800ee22:	4b14      	ldr	r3, [pc, #80]	; (800ee74 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800ee24:	781b      	ldrb	r3, [r3, #0]
 800ee26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee2a:	b2da      	uxtb	r2, r3
 800ee2c:	4b11      	ldr	r3, [pc, #68]	; (800ee74 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800ee2e:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.CAN3_Term)
 800ee30:	4b13      	ldr	r3, [pc, #76]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ee32:	7b1b      	ldrb	r3, [r3, #12]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d006      	beq.n	800ee46 <Set_ExpanderIO_Output_Bytes+0x1b6>
		IO_Expander3A_Output_byte |= 0x20;
 800ee38:	4b0e      	ldr	r3, [pc, #56]	; (800ee74 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800ee3a:	781b      	ldrb	r3, [r3, #0]
 800ee3c:	f043 0320 	orr.w	r3, r3, #32
 800ee40:	b2da      	uxtb	r2, r3
 800ee42:	4b0c      	ldr	r3, [pc, #48]	; (800ee74 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800ee44:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.LCD_Power)
 800ee46:	4b0e      	ldr	r3, [pc, #56]	; (800ee80 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ee48:	7b5b      	ldrb	r3, [r3, #13]
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d006      	beq.n	800ee5c <Set_ExpanderIO_Output_Bytes+0x1cc>
		IO_Expander3A_Output_byte |= 0x10;
 800ee4e:	4b09      	ldr	r3, [pc, #36]	; (800ee74 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800ee50:	781b      	ldrb	r3, [r3, #0]
 800ee52:	f043 0310 	orr.w	r3, r3, #16
 800ee56:	b2da      	uxtb	r2, r3
 800ee58:	4b06      	ldr	r3, [pc, #24]	; (800ee74 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800ee5a:	701a      	strb	r2, [r3, #0]

	Latch_IOExpander_Outputs();
 800ee5c:	f000 f812 	bl	800ee84 <Latch_IOExpander_Outputs>
}
 800ee60:	bf00      	nop
 800ee62:	bd80      	pop	{r7, pc}
 800ee64:	2002ba52 	.word	0x2002ba52
 800ee68:	2002ba53 	.word	0x2002ba53
 800ee6c:	2002ba51 	.word	0x2002ba51
 800ee70:	2002ba54 	.word	0x2002ba54
 800ee74:	2002ba50 	.word	0x2002ba50
 800ee78:	2002ba55 	.word	0x2002ba55
 800ee7c:	20021028 	.word	0x20021028
 800ee80:	20020778 	.word	0x20020778

0800ee84 <Latch_IOExpander_Outputs>:

void Latch_IOExpander_Outputs(void)
{
 800ee84:	b580      	push	{r7, lr}
 800ee86:	af00      	add	r7, sp, #0

	MCP23S17_CS_LOW(IO_EXPANDER1);
 800ee88:	2001      	movs	r0, #1
 800ee8a:	f7ff fdf3 	bl	800ea74 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 800ee8e:	204e      	movs	r0, #78	; 0x4e
 800ee90:	f7ff fe40 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_A);
 800ee94:	2014      	movs	r0, #20
 800ee96:	f7ff fe3d 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander1A_Output_byte);
 800ee9a:	4b2f      	ldr	r3, [pc, #188]	; (800ef58 <Latch_IOExpander_Outputs+0xd4>)
 800ee9c:	781b      	ldrb	r3, [r3, #0]
 800ee9e:	4618      	mov	r0, r3
 800eea0:	f7ff fe38 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 800eea4:	2001      	movs	r0, #1
 800eea6:	f7ff fe0d 	bl	800eac4 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER1);
 800eeaa:	2001      	movs	r0, #1
 800eeac:	f7ff fde2 	bl	800ea74 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 800eeb0:	204e      	movs	r0, #78	; 0x4e
 800eeb2:	f7ff fe2f 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_B);
 800eeb6:	2015      	movs	r0, #21
 800eeb8:	f7ff fe2c 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander1B_Output_byte);
 800eebc:	4b27      	ldr	r3, [pc, #156]	; (800ef5c <Latch_IOExpander_Outputs+0xd8>)
 800eebe:	781b      	ldrb	r3, [r3, #0]
 800eec0:	4618      	mov	r0, r3
 800eec2:	f7ff fe27 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 800eec6:	2001      	movs	r0, #1
 800eec8:	f7ff fdfc 	bl	800eac4 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER2);
 800eecc:	2002      	movs	r0, #2
 800eece:	f7ff fdd1 	bl	800ea74 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 800eed2:	204c      	movs	r0, #76	; 0x4c
 800eed4:	f7ff fe1e 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_A);
 800eed8:	2014      	movs	r0, #20
 800eeda:	f7ff fe1b 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander2A_Output_byte);
 800eede:	4b20      	ldr	r3, [pc, #128]	; (800ef60 <Latch_IOExpander_Outputs+0xdc>)
 800eee0:	781b      	ldrb	r3, [r3, #0]
 800eee2:	4618      	mov	r0, r3
 800eee4:	f7ff fe16 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 800eee8:	2002      	movs	r0, #2
 800eeea:	f7ff fdeb 	bl	800eac4 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER2);
 800eeee:	2002      	movs	r0, #2
 800eef0:	f7ff fdc0 	bl	800ea74 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 800eef4:	204c      	movs	r0, #76	; 0x4c
 800eef6:	f7ff fe0d 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_B);
 800eefa:	2015      	movs	r0, #21
 800eefc:	f7ff fe0a 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander2B_Output_byte);
 800ef00:	4b18      	ldr	r3, [pc, #96]	; (800ef64 <Latch_IOExpander_Outputs+0xe0>)
 800ef02:	781b      	ldrb	r3, [r3, #0]
 800ef04:	4618      	mov	r0, r3
 800ef06:	f7ff fe05 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 800ef0a:	2002      	movs	r0, #2
 800ef0c:	f7ff fdda 	bl	800eac4 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER3);
 800ef10:	2003      	movs	r0, #3
 800ef12:	f7ff fdaf 	bl	800ea74 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 800ef16:	2048      	movs	r0, #72	; 0x48
 800ef18:	f7ff fdfc 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_A);
 800ef1c:	2014      	movs	r0, #20
 800ef1e:	f7ff fdf9 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander3A_Output_byte);
 800ef22:	4b11      	ldr	r3, [pc, #68]	; (800ef68 <Latch_IOExpander_Outputs+0xe4>)
 800ef24:	781b      	ldrb	r3, [r3, #0]
 800ef26:	4618      	mov	r0, r3
 800ef28:	f7ff fdf4 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 800ef2c:	2003      	movs	r0, #3
 800ef2e:	f7ff fdc9 	bl	800eac4 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER3);
 800ef32:	2003      	movs	r0, #3
 800ef34:	f7ff fd9e 	bl	800ea74 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 800ef38:	2048      	movs	r0, #72	; 0x48
 800ef3a:	f7ff fdeb 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_B);
 800ef3e:	2015      	movs	r0, #21
 800ef40:	f7ff fde8 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander3B_Output_byte);
 800ef44:	4b09      	ldr	r3, [pc, #36]	; (800ef6c <Latch_IOExpander_Outputs+0xe8>)
 800ef46:	781b      	ldrb	r3, [r3, #0]
 800ef48:	4618      	mov	r0, r3
 800ef4a:	f7ff fde3 	bl	800eb14 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 800ef4e:	2003      	movs	r0, #3
 800ef50:	f7ff fdb8 	bl	800eac4 <MCP23S17_CS_HIGH>
}
 800ef54:	bf00      	nop
 800ef56:	bd80      	pop	{r7, pc}
 800ef58:	2002ba52 	.word	0x2002ba52
 800ef5c:	2002ba53 	.word	0x2002ba53
 800ef60:	2002ba51 	.word	0x2002ba51
 800ef64:	2002ba54 	.word	0x2002ba54
 800ef68:	2002ba50 	.word	0x2002ba50
 800ef6c:	2002ba55 	.word	0x2002ba55

0800ef70 <MR25H40_CS_LOW>:
//	MR25H40_CS_HIGH();
}


void MR25H40_CS_LOW(void)
{
 800ef70:	b580      	push	{r7, lr}
 800ef72:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(MR25H40_CS_GPIO_PORT, MR25H40_CS_PIN, GPIO_PIN_RESET);
	IO_Output_control(NV_CS, On);
 800ef74:	2101      	movs	r1, #1
 800ef76:	2001      	movs	r0, #1
 800ef78:	f000 fd26 	bl	800f9c8 <IO_Output_control>
}
 800ef7c:	bf00      	nop
 800ef7e:	bd80      	pop	{r7, pc}

0800ef80 <MR25H40_CS_HIGH>:

void MR25H40_CS_HIGH(void)
{
 800ef80:	b580      	push	{r7, lr}
 800ef82:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(MR25H40_CS_GPIO_PORT, MR25H40_CS_PIN, GPIO_PIN_SET);
	IO_Output_control(NV_CS, Off);
 800ef84:	2100      	movs	r1, #0
 800ef86:	2001      	movs	r0, #1
 800ef88:	f000 fd1e 	bl	800f9c8 <IO_Output_control>
}
 800ef8c:	bf00      	nop
 800ef8e:	bd80      	pop	{r7, pc}

0800ef90 <MR25H40_Write_StatusByte>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void MR25H40_Write_StatusByte(uint8_t data)
{
 800ef90:	b580      	push	{r7, lr}
 800ef92:	b082      	sub	sp, #8
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	4603      	mov	r3, r0
 800ef98:	71fb      	strb	r3, [r7, #7]
	/// enable writing
	MR25H40_WriteEnable();
 800ef9a:	f000 f985 	bl	800f2a8 <MR25H40_WriteEnable>

	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_HIGH();
 800ef9e:	f7ff ffef 	bl	800ef80 <MR25H40_CS_HIGH>

	MR25H40_CS_HIGH();
 800efa2:	f7ff ffed 	bl	800ef80 <MR25H40_CS_HIGH>

	MR25H40_CS_LOW();
 800efa6:	f7ff ffe3 	bl	800ef70 <MR25H40_CS_LOW>

	/*!< Send "Write Status byte" instruction */
	MR25H40_SendByte(MR25H40_CMD_WRSR);
 800efaa:	2001      	movs	r0, #1
 800efac:	f000 f964 	bl	800f278 <MR25H40_SendByte>
	/*!< Send data to be written */
	MR25H40_SendByte(data);
 800efb0:	79fb      	ldrb	r3, [r7, #7]
 800efb2:	4618      	mov	r0, r3
 800efb4:	f000 f960 	bl	800f278 <MR25H40_SendByte>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 800efb8:	f7ff ffe2 	bl	800ef80 <MR25H40_CS_HIGH>
}
 800efbc:	bf00      	nop
 800efbe:	3708      	adds	r7, #8
 800efc0:	46bd      	mov	sp, r7
 800efc2:	bd80      	pop	{r7, pc}

0800efc4 <MR25H40_WritePage>:
 *         or less than "MR25H40_PAGESIZE" value.
 * @retval None
 */
/****************************************************************/
bool MR25H40_WritePage(uint8_t* pBuffer, uint32_t WriteAddr, uint16_t NumByteToWrite)
{
 800efc4:	b580      	push	{r7, lr}
 800efc6:	b084      	sub	sp, #16
 800efc8:	af00      	add	r7, sp, #0
 800efca:	60f8      	str	r0, [r7, #12]
 800efcc:	60b9      	str	r1, [r7, #8]
 800efce:	4613      	mov	r3, r2
 800efd0:	80fb      	strh	r3, [r7, #6]
	/*!< Enable the write access to the NVRAM */
	MR25H40_WriteEnable();
 800efd2:	f000 f969 	bl	800f2a8 <MR25H40_WriteEnable>

	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 800efd6:	f7ff ffcb 	bl	800ef70 <MR25H40_CS_LOW>

	/*!< Send "Write to Memory " instruction */
	MR25H40_SendByte(MR25H40_CMD_WRITE);
 800efda:	2002      	movs	r0, #2
 800efdc:	f000 f94c 	bl	800f278 <MR25H40_SendByte>
	/*!< Send WriteAddr high nibble address byte to write to */
	if (MR25H_Size) MR25H40_SendByte((WriteAddr & 0xFF0000) >> 16);
 800efe0:	68bb      	ldr	r3, [r7, #8]
 800efe2:	0c1b      	lsrs	r3, r3, #16
 800efe4:	b2db      	uxtb	r3, r3
 800efe6:	4618      	mov	r0, r3
 800efe8:	f000 f946 	bl	800f278 <MR25H40_SendByte>
	/*!< Send WriteAddr medium nibble address byte to write to */
	MR25H40_SendByte((WriteAddr & 0xFF00) >> 8);
 800efec:	68bb      	ldr	r3, [r7, #8]
 800efee:	0a1b      	lsrs	r3, r3, #8
 800eff0:	b2db      	uxtb	r3, r3
 800eff2:	4618      	mov	r0, r3
 800eff4:	f000 f940 	bl	800f278 <MR25H40_SendByte>
	/*!< Send WriteAddr low nibble address byte to write to */
	MR25H40_SendByte(WriteAddr & 0xFF);
 800eff8:	68bb      	ldr	r3, [r7, #8]
 800effa:	b2db      	uxtb	r3, r3
 800effc:	4618      	mov	r0, r3
 800effe:	f000 f93b 	bl	800f278 <MR25H40_SendByte>

	/*!< while there is data to be written on the NVRAM */
	while (NumByteToWrite--)
 800f002:	e007      	b.n	800f014 <MR25H40_WritePage+0x50>
	{
		/*!< Send the current byte */
		MR25H40_SendByte(*pBuffer);
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	781b      	ldrb	r3, [r3, #0]
 800f008:	4618      	mov	r0, r3
 800f00a:	f000 f935 	bl	800f278 <MR25H40_SendByte>
		/*!< Point on the next byte to be written */
		pBuffer++;
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	3301      	adds	r3, #1
 800f012:	60fb      	str	r3, [r7, #12]
	while (NumByteToWrite--)
 800f014:	88fb      	ldrh	r3, [r7, #6]
 800f016:	1e5a      	subs	r2, r3, #1
 800f018:	80fa      	strh	r2, [r7, #6]
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d1f2      	bne.n	800f004 <MR25H40_WritePage+0x40>
	}

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 800f01e:	f7ff ffaf 	bl	800ef80 <MR25H40_CS_HIGH>

	/*!< Wait the end of NVRAM writing */
	if(MR25H40_WaitForWriteEnd() == false)
 800f022:	f000 f94c 	bl	800f2be <MR25H40_WaitForWriteEnd>
 800f026:	4603      	mov	r3, r0
 800f028:	f083 0301 	eor.w	r3, r3, #1
 800f02c:	b2db      	uxtb	r3, r3
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d001      	beq.n	800f036 <MR25H40_WritePage+0x72>
		return false;
 800f032:	2300      	movs	r3, #0
 800f034:	e000      	b.n	800f038 <MR25H40_WritePage+0x74>
	else
		return true;
 800f036:	2301      	movs	r3, #1
}
 800f038:	4618      	mov	r0, r3
 800f03a:	3710      	adds	r7, #16
 800f03c:	46bd      	mov	sp, r7
 800f03e:	bd80      	pop	{r7, pc}

0800f040 <MR25H40_WriteBuffer>:
 * @param  NumByteToWrite: number of bytes to write to the NVRAM.
 * @retval None
 */
/****************************************************************/
bool MR25H40_WriteBuffer(uint8_t* pBuffer, uint32_t WriteAddr, uint16_t NumByteToWrite)
{
 800f040:	b580      	push	{r7, lr}
 800f042:	b086      	sub	sp, #24
 800f044:	af00      	add	r7, sp, #0
 800f046:	60f8      	str	r0, [r7, #12]
 800f048:	60b9      	str	r1, [r7, #8]
 800f04a:	4613      	mov	r3, r2
 800f04c:	80fb      	strh	r3, [r7, #6]
	uint8_t NumOfPage = 0, NumOfSingle = 0, Addr = 0, count = 0, temp = 0;
 800f04e:	2300      	movs	r3, #0
 800f050:	75fb      	strb	r3, [r7, #23]
 800f052:	2300      	movs	r3, #0
 800f054:	75bb      	strb	r3, [r7, #22]
 800f056:	2300      	movs	r3, #0
 800f058:	757b      	strb	r3, [r7, #21]
 800f05a:	2300      	movs	r3, #0
 800f05c:	753b      	strb	r3, [r7, #20]
 800f05e:	2300      	movs	r3, #0
 800f060:	74fb      	strb	r3, [r7, #19]

	Addr = WriteAddr % MR25H40_SPI_PAGESIZE;
 800f062:	68bb      	ldr	r3, [r7, #8]
 800f064:	757b      	strb	r3, [r7, #21]
	count = MR25H40_SPI_PAGESIZE - Addr;
 800f066:	7d7b      	ldrb	r3, [r7, #21]
 800f068:	425b      	negs	r3, r3
 800f06a:	753b      	strb	r3, [r7, #20]
	NumOfPage =  NumByteToWrite / MR25H40_SPI_PAGESIZE;
 800f06c:	88fb      	ldrh	r3, [r7, #6]
 800f06e:	0a1b      	lsrs	r3, r3, #8
 800f070:	b29b      	uxth	r3, r3
 800f072:	75fb      	strb	r3, [r7, #23]
	NumOfSingle = NumByteToWrite % MR25H40_SPI_PAGESIZE;
 800f074:	88fb      	ldrh	r3, [r7, #6]
 800f076:	75bb      	strb	r3, [r7, #22]

	if (Addr == 0) /*!< WriteAddr is MR25H40_PAGESIZE aligned  */
 800f078:	7d7b      	ldrb	r3, [r7, #21]
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d13c      	bne.n	800f0f8 <MR25H40_WriteBuffer+0xb8>
	{
		if (NumOfPage == 0) /*!< NumByteToWrite < MR25H40_PAGESIZE */
 800f07e:	7dfb      	ldrb	r3, [r7, #23]
 800f080:	2b00      	cmp	r3, #0
 800f082:	d124      	bne.n	800f0ce <MR25H40_WriteBuffer+0x8e>
		{
			if(MR25H40_WritePage(pBuffer, WriteAddr, NumByteToWrite) == false)
 800f084:	88fb      	ldrh	r3, [r7, #6]
 800f086:	461a      	mov	r2, r3
 800f088:	68b9      	ldr	r1, [r7, #8]
 800f08a:	68f8      	ldr	r0, [r7, #12]
 800f08c:	f7ff ff9a 	bl	800efc4 <MR25H40_WritePage>
 800f090:	4603      	mov	r3, r0
 800f092:	f083 0301 	eor.w	r3, r3, #1
 800f096:	b2db      	uxtb	r3, r3
 800f098:	2b00      	cmp	r3, #0
 800f09a:	f000 80bc 	beq.w	800f216 <MR25H40_WriteBuffer+0x1d6>
				return false;
 800f09e:	2300      	movs	r3, #0
 800f0a0:	e0ba      	b.n	800f218 <MR25H40_WriteBuffer+0x1d8>
		}
		else /*!< NumByteToWrite > MR25H40_PAGESIZE */
		{
			while (NumOfPage--)
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, MR25H40_SPI_PAGESIZE) == false)
 800f0a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f0a6:	68b9      	ldr	r1, [r7, #8]
 800f0a8:	68f8      	ldr	r0, [r7, #12]
 800f0aa:	f7ff ff8b 	bl	800efc4 <MR25H40_WritePage>
 800f0ae:	4603      	mov	r3, r0
 800f0b0:	f083 0301 	eor.w	r3, r3, #1
 800f0b4:	b2db      	uxtb	r3, r3
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d001      	beq.n	800f0be <MR25H40_WriteBuffer+0x7e>
					return false;
 800f0ba:	2300      	movs	r3, #0
 800f0bc:	e0ac      	b.n	800f218 <MR25H40_WriteBuffer+0x1d8>
				WriteAddr +=  MR25H40_SPI_PAGESIZE;
 800f0be:	68bb      	ldr	r3, [r7, #8]
 800f0c0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800f0c4:	60bb      	str	r3, [r7, #8]
				pBuffer += MR25H40_SPI_PAGESIZE;
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800f0cc:	60fb      	str	r3, [r7, #12]
			while (NumOfPage--)
 800f0ce:	7dfb      	ldrb	r3, [r7, #23]
 800f0d0:	1e5a      	subs	r2, r3, #1
 800f0d2:	75fa      	strb	r2, [r7, #23]
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d1e4      	bne.n	800f0a2 <MR25H40_WriteBuffer+0x62>
			}

			if(MR25H40_WritePage(pBuffer, WriteAddr, NumOfSingle) == false)
 800f0d8:	7dbb      	ldrb	r3, [r7, #22]
 800f0da:	b29b      	uxth	r3, r3
 800f0dc:	461a      	mov	r2, r3
 800f0de:	68b9      	ldr	r1, [r7, #8]
 800f0e0:	68f8      	ldr	r0, [r7, #12]
 800f0e2:	f7ff ff6f 	bl	800efc4 <MR25H40_WritePage>
 800f0e6:	4603      	mov	r3, r0
 800f0e8:	f083 0301 	eor.w	r3, r3, #1
 800f0ec:	b2db      	uxtb	r3, r3
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	f000 8091 	beq.w	800f216 <MR25H40_WriteBuffer+0x1d6>
				return false;
 800f0f4:	2300      	movs	r3, #0
 800f0f6:	e08f      	b.n	800f218 <MR25H40_WriteBuffer+0x1d8>
		}
	}
	else /*!< WriteAddr is not MR25H40_PAGESIZE aligned  */
	{
		if (NumOfPage == 0) /*!< NumByteToWrite < MR25H40_PAGESIZE */
 800f0f8:	7dfb      	ldrb	r3, [r7, #23]
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d13b      	bne.n	800f176 <MR25H40_WriteBuffer+0x136>
		{
			if (NumOfSingle > count) /*!< (NumByteToWrite + WriteAddr) > MR25H40_PAGESIZE */
 800f0fe:	7dba      	ldrb	r2, [r7, #22]
 800f100:	7d3b      	ldrb	r3, [r7, #20]
 800f102:	429a      	cmp	r2, r3
 800f104:	d929      	bls.n	800f15a <MR25H40_WriteBuffer+0x11a>
			{
				temp = NumOfSingle - count;
 800f106:	7dba      	ldrb	r2, [r7, #22]
 800f108:	7d3b      	ldrb	r3, [r7, #20]
 800f10a:	1ad3      	subs	r3, r2, r3
 800f10c:	74fb      	strb	r3, [r7, #19]

				if(MR25H40_WritePage(pBuffer, WriteAddr, count) == false)
 800f10e:	7d3b      	ldrb	r3, [r7, #20]
 800f110:	b29b      	uxth	r3, r3
 800f112:	461a      	mov	r2, r3
 800f114:	68b9      	ldr	r1, [r7, #8]
 800f116:	68f8      	ldr	r0, [r7, #12]
 800f118:	f7ff ff54 	bl	800efc4 <MR25H40_WritePage>
 800f11c:	4603      	mov	r3, r0
 800f11e:	f083 0301 	eor.w	r3, r3, #1
 800f122:	b2db      	uxtb	r3, r3
 800f124:	2b00      	cmp	r3, #0
 800f126:	d001      	beq.n	800f12c <MR25H40_WriteBuffer+0xec>
					return false;
 800f128:	2300      	movs	r3, #0
 800f12a:	e075      	b.n	800f218 <MR25H40_WriteBuffer+0x1d8>
				WriteAddr +=  count;
 800f12c:	7d3b      	ldrb	r3, [r7, #20]
 800f12e:	68ba      	ldr	r2, [r7, #8]
 800f130:	4413      	add	r3, r2
 800f132:	60bb      	str	r3, [r7, #8]
				pBuffer += count;
 800f134:	7d3b      	ldrb	r3, [r7, #20]
 800f136:	68fa      	ldr	r2, [r7, #12]
 800f138:	4413      	add	r3, r2
 800f13a:	60fb      	str	r3, [r7, #12]

				if(MR25H40_WritePage(pBuffer, WriteAddr, temp) == false)
 800f13c:	7cfb      	ldrb	r3, [r7, #19]
 800f13e:	b29b      	uxth	r3, r3
 800f140:	461a      	mov	r2, r3
 800f142:	68b9      	ldr	r1, [r7, #8]
 800f144:	68f8      	ldr	r0, [r7, #12]
 800f146:	f7ff ff3d 	bl	800efc4 <MR25H40_WritePage>
 800f14a:	4603      	mov	r3, r0
 800f14c:	f083 0301 	eor.w	r3, r3, #1
 800f150:	b2db      	uxtb	r3, r3
 800f152:	2b00      	cmp	r3, #0
 800f154:	d05f      	beq.n	800f216 <MR25H40_WriteBuffer+0x1d6>
					return false;
 800f156:	2300      	movs	r3, #0
 800f158:	e05e      	b.n	800f218 <MR25H40_WriteBuffer+0x1d8>
			}
			else
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, NumByteToWrite) == false)
 800f15a:	88fb      	ldrh	r3, [r7, #6]
 800f15c:	461a      	mov	r2, r3
 800f15e:	68b9      	ldr	r1, [r7, #8]
 800f160:	68f8      	ldr	r0, [r7, #12]
 800f162:	f7ff ff2f 	bl	800efc4 <MR25H40_WritePage>
 800f166:	4603      	mov	r3, r0
 800f168:	f083 0301 	eor.w	r3, r3, #1
 800f16c:	b2db      	uxtb	r3, r3
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d051      	beq.n	800f216 <MR25H40_WriteBuffer+0x1d6>
					return false;
 800f172:	2300      	movs	r3, #0
 800f174:	e050      	b.n	800f218 <MR25H40_WriteBuffer+0x1d8>
			}
		}
		else /*!< NumByteToWrite > MR25H40_PAGESIZE */
		{
			NumByteToWrite -= count;
 800f176:	7d3b      	ldrb	r3, [r7, #20]
 800f178:	b29b      	uxth	r3, r3
 800f17a:	88fa      	ldrh	r2, [r7, #6]
 800f17c:	1ad3      	subs	r3, r2, r3
 800f17e:	80fb      	strh	r3, [r7, #6]
			NumOfPage =  NumByteToWrite / MR25H40_SPI_PAGESIZE;
 800f180:	88fb      	ldrh	r3, [r7, #6]
 800f182:	0a1b      	lsrs	r3, r3, #8
 800f184:	b29b      	uxth	r3, r3
 800f186:	75fb      	strb	r3, [r7, #23]
			NumOfSingle = NumByteToWrite % MR25H40_SPI_PAGESIZE;
 800f188:	88fb      	ldrh	r3, [r7, #6]
 800f18a:	75bb      	strb	r3, [r7, #22]

			if(MR25H40_WritePage(pBuffer, WriteAddr, count) == false)
 800f18c:	7d3b      	ldrb	r3, [r7, #20]
 800f18e:	b29b      	uxth	r3, r3
 800f190:	461a      	mov	r2, r3
 800f192:	68b9      	ldr	r1, [r7, #8]
 800f194:	68f8      	ldr	r0, [r7, #12]
 800f196:	f7ff ff15 	bl	800efc4 <MR25H40_WritePage>
 800f19a:	4603      	mov	r3, r0
 800f19c:	f083 0301 	eor.w	r3, r3, #1
 800f1a0:	b2db      	uxtb	r3, r3
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d001      	beq.n	800f1aa <MR25H40_WriteBuffer+0x16a>
				return false;
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	e036      	b.n	800f218 <MR25H40_WriteBuffer+0x1d8>
			WriteAddr +=  count;
 800f1aa:	7d3b      	ldrb	r3, [r7, #20]
 800f1ac:	68ba      	ldr	r2, [r7, #8]
 800f1ae:	4413      	add	r3, r2
 800f1b0:	60bb      	str	r3, [r7, #8]
			pBuffer += count;
 800f1b2:	7d3b      	ldrb	r3, [r7, #20]
 800f1b4:	68fa      	ldr	r2, [r7, #12]
 800f1b6:	4413      	add	r3, r2
 800f1b8:	60fb      	str	r3, [r7, #12]

			while (NumOfPage--)
 800f1ba:	e015      	b.n	800f1e8 <MR25H40_WriteBuffer+0x1a8>
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, MR25H40_SPI_PAGESIZE) == false)
 800f1bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f1c0:	68b9      	ldr	r1, [r7, #8]
 800f1c2:	68f8      	ldr	r0, [r7, #12]
 800f1c4:	f7ff fefe 	bl	800efc4 <MR25H40_WritePage>
 800f1c8:	4603      	mov	r3, r0
 800f1ca:	f083 0301 	eor.w	r3, r3, #1
 800f1ce:	b2db      	uxtb	r3, r3
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d001      	beq.n	800f1d8 <MR25H40_WriteBuffer+0x198>
					return false;
 800f1d4:	2300      	movs	r3, #0
 800f1d6:	e01f      	b.n	800f218 <MR25H40_WriteBuffer+0x1d8>
				WriteAddr +=  MR25H40_SPI_PAGESIZE;
 800f1d8:	68bb      	ldr	r3, [r7, #8]
 800f1da:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800f1de:	60bb      	str	r3, [r7, #8]
				pBuffer += MR25H40_SPI_PAGESIZE;
 800f1e0:	68fb      	ldr	r3, [r7, #12]
 800f1e2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800f1e6:	60fb      	str	r3, [r7, #12]
			while (NumOfPage--)
 800f1e8:	7dfb      	ldrb	r3, [r7, #23]
 800f1ea:	1e5a      	subs	r2, r3, #1
 800f1ec:	75fa      	strb	r2, [r7, #23]
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d1e4      	bne.n	800f1bc <MR25H40_WriteBuffer+0x17c>
			}

			if (NumOfSingle != 0)
 800f1f2:	7dbb      	ldrb	r3, [r7, #22]
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d00e      	beq.n	800f216 <MR25H40_WriteBuffer+0x1d6>
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, NumOfSingle) == false)
 800f1f8:	7dbb      	ldrb	r3, [r7, #22]
 800f1fa:	b29b      	uxth	r3, r3
 800f1fc:	461a      	mov	r2, r3
 800f1fe:	68b9      	ldr	r1, [r7, #8]
 800f200:	68f8      	ldr	r0, [r7, #12]
 800f202:	f7ff fedf 	bl	800efc4 <MR25H40_WritePage>
 800f206:	4603      	mov	r3, r0
 800f208:	f083 0301 	eor.w	r3, r3, #1
 800f20c:	b2db      	uxtb	r3, r3
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d001      	beq.n	800f216 <MR25H40_WriteBuffer+0x1d6>
					return false;
 800f212:	2300      	movs	r3, #0
 800f214:	e000      	b.n	800f218 <MR25H40_WriteBuffer+0x1d8>
			}
		}
	}

	return true;
 800f216:	2301      	movs	r3, #1
}
 800f218:	4618      	mov	r0, r3
 800f21a:	3718      	adds	r7, #24
 800f21c:	46bd      	mov	sp, r7
 800f21e:	bd80      	pop	{r7, pc}

0800f220 <MR25H40_ReadBuffer>:
 * @param  NumByteToRead: number of bytes to read from the NVRAM.
 * @retval None
 */
/****************************************************************/
void MR25H40_ReadBuffer(uint8_t* pBuffer, uint32_t ReadAddr, uint16_t NumByteToRead)
{
 800f220:	b580      	push	{r7, lr}
 800f222:	b084      	sub	sp, #16
 800f224:	af00      	add	r7, sp, #0
 800f226:	60f8      	str	r0, [r7, #12]
 800f228:	60b9      	str	r1, [r7, #8]
 800f22a:	4613      	mov	r3, r2
 800f22c:	80fb      	strh	r3, [r7, #6]
	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 800f22e:	f7ff fe9f 	bl	800ef70 <MR25H40_CS_LOW>

	/*!< Send "Read from Memory " instruction */
	MR25H40_SendByte(MR25H40_CMD_READ);
 800f232:	2003      	movs	r0, #3
 800f234:	f000 f820 	bl	800f278 <MR25H40_SendByte>

	/*!< Send ReadAddr high nibble address byte to read from */
	if (MR25H_Size) MR25H40_SendByte((ReadAddr & 0xFF0000) >> 16);
 800f238:	68bb      	ldr	r3, [r7, #8]
 800f23a:	0c1b      	lsrs	r3, r3, #16
 800f23c:	b2db      	uxtb	r3, r3
 800f23e:	4618      	mov	r0, r3
 800f240:	f000 f81a 	bl	800f278 <MR25H40_SendByte>
	/*!< Send ReadAddr medium nibble address byte to read from */
	MR25H40_SendByte((ReadAddr& 0xFF00) >> 8);
 800f244:	68bb      	ldr	r3, [r7, #8]
 800f246:	0a1b      	lsrs	r3, r3, #8
 800f248:	b2db      	uxtb	r3, r3
 800f24a:	4618      	mov	r0, r3
 800f24c:	f000 f814 	bl	800f278 <MR25H40_SendByte>
	/*!< Send ReadAddr low nibble address byte to read from */
	MR25H40_SendByte(ReadAddr & 0xFF);
 800f250:	68bb      	ldr	r3, [r7, #8]
 800f252:	b2db      	uxtb	r3, r3
 800f254:	4618      	mov	r0, r3
 800f256:	f000 f80f 	bl	800f278 <MR25H40_SendByte>

	HAL_SPI_Receive(&hspi2, pBuffer,NumByteToRead, 10);
 800f25a:	88fa      	ldrh	r2, [r7, #6]
 800f25c:	230a      	movs	r3, #10
 800f25e:	68f9      	ldr	r1, [r7, #12]
 800f260:	4804      	ldr	r0, [pc, #16]	; (800f274 <MR25H40_ReadBuffer+0x54>)
 800f262:	f7f8 f820 	bl	80072a6 <HAL_SPI_Receive>
	//		pBuffer++;
	//	}


	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 800f266:	f7ff fe8b 	bl	800ef80 <MR25H40_CS_HIGH>
}
 800f26a:	bf00      	nop
 800f26c:	3710      	adds	r7, #16
 800f26e:	46bd      	mov	sp, r7
 800f270:	bd80      	pop	{r7, pc}
 800f272:	bf00      	nop
 800f274:	2002b1f8 	.word	0x2002b1f8

0800f278 <MR25H40_SendByte>:
 * @param  byte: byte to send.
 * @retval The value of the received byte.
 */
/****************************************************************/
uint8_t MR25H40_SendByte(uint8_t byte)
{
 800f278:	b580      	push	{r7, lr}
 800f27a:	b086      	sub	sp, #24
 800f27c:	af02      	add	r7, sp, #8
 800f27e:	4603      	mov	r3, r0
 800f280:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_byte = 0;
 800f282:	2300      	movs	r3, #0
 800f284:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	HAL_SPI_TransmitReceive(&hspi2, &byte, &rx_byte, 1, 10);
 800f286:	f107 020f 	add.w	r2, r7, #15
 800f28a:	1df9      	adds	r1, r7, #7
 800f28c:	230a      	movs	r3, #10
 800f28e:	9300      	str	r3, [sp, #0]
 800f290:	2301      	movs	r3, #1
 800f292:	4804      	ldr	r0, [pc, #16]	; (800f2a4 <MR25H40_SendByte+0x2c>)
 800f294:	f7f8 f928 	bl	80074e8 <HAL_SPI_TransmitReceive>

	return rx_byte;
 800f298:	7bfb      	ldrb	r3, [r7, #15]
}
 800f29a:	4618      	mov	r0, r3
 800f29c:	3710      	adds	r7, #16
 800f29e:	46bd      	mov	sp, r7
 800f2a0:	bd80      	pop	{r7, pc}
 800f2a2:	bf00      	nop
 800f2a4:	2002b1f8 	.word	0x2002b1f8

0800f2a8 <MR25H40_WriteEnable>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void MR25H40_WriteEnable(void)
{//MR25H40_CS_HIGH();
 800f2a8:	b580      	push	{r7, lr}
 800f2aa:	af00      	add	r7, sp, #0
	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 800f2ac:	f7ff fe60 	bl	800ef70 <MR25H40_CS_LOW>

	/*!< Send "Write Enable" instruction */
	MR25H40_SendByte(MR25H40_CMD_WREN);
 800f2b0:	2006      	movs	r0, #6
 800f2b2:	f7ff ffe1 	bl	800f278 <MR25H40_SendByte>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 800f2b6:	f7ff fe63 	bl	800ef80 <MR25H40_CS_HIGH>
}
 800f2ba:	bf00      	nop
 800f2bc:	bd80      	pop	{r7, pc}

0800f2be <MR25H40_WaitForWriteEnd>:
 * @param  None
 * @retval None
 */
/****************************************************************/
bool MR25H40_WaitForWriteEnd(void)
{
 800f2be:	b580      	push	{r7, lr}
 800f2c0:	b082      	sub	sp, #8
 800f2c2:	af00      	add	r7, sp, #0
	uint8_t NVRAMstatus = 0;
 800f2c4:	2300      	movs	r3, #0
 800f2c6:	717b      	strb	r3, [r7, #5]
	uint16_t time_cntr = 0;
 800f2c8:	2300      	movs	r3, #0
 800f2ca:	80fb      	strh	r3, [r7, #6]

	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 800f2cc:	f7ff fe50 	bl	800ef70 <MR25H40_CS_LOW>

	/*!< Send "Read Status Register" instruction */
	MR25H40_SendByte(MR25H40_CMD_RDSR);
 800f2d0:	2005      	movs	r0, #5
 800f2d2:	f7ff ffd1 	bl	800f278 <MR25H40_SendByte>
	/*!< Loop as long as the memory is busy with a write cycle */
	do
	{
		/*!< Send a dummy byte to generate the clock needed by the NVRAM
    and put the value of the status register in NVRAM_Status variable */
		NVRAMstatus = MR25H40_SendByte(MR25H40_DUMMY_BYTE);
 800f2d6:	2055      	movs	r0, #85	; 0x55
 800f2d8:	f7ff ffce 	bl	800f278 <MR25H40_SendByte>
 800f2dc:	4603      	mov	r3, r0
 800f2de:	717b      	strb	r3, [r7, #5]

		if(time_cntr++ > 50000)
 800f2e0:	88fb      	ldrh	r3, [r7, #6]
 800f2e2:	1c5a      	adds	r2, r3, #1
 800f2e4:	80fa      	strh	r2, [r7, #6]
 800f2e6:	f24c 3250 	movw	r2, #50000	; 0xc350
 800f2ea:	4293      	cmp	r3, r2
 800f2ec:	d901      	bls.n	800f2f2 <MR25H40_WaitForWriteEnd+0x34>
		{
			//error with NVRAM
			return false;
 800f2ee:	2300      	movs	r3, #0
 800f2f0:	e007      	b.n	800f302 <MR25H40_WaitForWriteEnd+0x44>
		}
	}
	while ((NVRAMstatus & MR25H40_WIP_FLAG) == SET); /* Write in progress */
 800f2f2:	797b      	ldrb	r3, [r7, #5]
 800f2f4:	f003 0301 	and.w	r3, r3, #1
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d1ec      	bne.n	800f2d6 <MR25H40_WaitForWriteEnd+0x18>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 800f2fc:	f7ff fe40 	bl	800ef80 <MR25H40_CS_HIGH>

	//passed
	return true;
 800f300:	2301      	movs	r3, #1
}
 800f302:	4618      	mov	r0, r3
 800f304:	3708      	adds	r7, #8
 800f306:	46bd      	mov	sp, r7
 800f308:	bd80      	pop	{r7, pc}

0800f30a <NV_RAM_SPI_Test>:


uint8_t NV_RAM_SPI_Test(void)
{
 800f30a:	b580      	push	{r7, lr}
 800f30c:	b0b4      	sub	sp, #208	; 0xd0
 800f30e:	af00      	add	r7, sp, #0
	uint16_t time_out = 0;
 800f310:	2300      	movs	r3, #0
 800f312:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
	/*****************************************************/
	//check if NVRAM times out
	/*****************************************************/
	/*!< Select the NVRAM: Chip Select low */
	uint8_t NVRAMstatus = SPI_NVRAM_Failure;
 800f316:	2302      	movs	r3, #2
 800f318:	f887 30c9 	strb.w	r3, [r7, #201]	; 0xc9

	MR25H40_CS_LOW();
 800f31c:	f7ff fe28 	bl	800ef70 <MR25H40_CS_LOW>
	time_out = 0;
 800f320:	2300      	movs	r3, #0
 800f322:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce

	/*!< Send "Read Status Register" instruction */
	MR25H40_SendByte(MR25H40_CMD_RDSR);
 800f326:	2005      	movs	r0, #5
 800f328:	f7ff ffa6 	bl	800f278 <MR25H40_SendByte>
	/*!< Loop as long as the memory is busy with a write cycle */
	do
	{
		/*!< Send a dummy byte to generate the clock needed by the NVRAM
     and put the value of the status register in NVRAM_Status variable */
		NVRAMstatus = MR25H40_SendByte(MR25H40_DUMMY_BYTE);
 800f32c:	2055      	movs	r0, #85	; 0x55
 800f32e:	f7ff ffa3 	bl	800f278 <MR25H40_SendByte>
 800f332:	4603      	mov	r3, r0
 800f334:	f887 30c9 	strb.w	r3, [r7, #201]	; 0xc9

		if(time_out++ > 50000)
 800f338:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800f33c:	1c5a      	adds	r2, r3, #1
 800f33e:	f8a7 20ce 	strh.w	r2, [r7, #206]	; 0xce
 800f342:	f24c 3250 	movw	r2, #50000	; 0xc350
 800f346:	4293      	cmp	r3, r2
 800f348:	d901      	bls.n	800f34e <NV_RAM_SPI_Test+0x44>
		{
			//error with NVRAM
			return SPI_NVRAM_Failure;
 800f34a:	2302      	movs	r3, #2
 800f34c:	e087      	b.n	800f45e <NV_RAM_SPI_Test+0x154>
		}

	}
	while ((NVRAMstatus & MR25H40_WIP_FLAG) == SET); // Write in progress //
 800f34e:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
 800f352:	f003 0301 	and.w	r3, r3, #1
 800f356:	2b00      	cmp	r3, #0
 800f358:	d1e8      	bne.n	800f32c <NV_RAM_SPI_Test+0x22>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 800f35a:	f7ff fe11 	bl	800ef80 <MR25H40_CS_HIGH>

	/*****************************************************/
	//Version 12
	//Clear the status register
	/*****************************************************/
	MR25H40_Write_StatusByte(0);
 800f35e:	2000      	movs	r0, #0
 800f360:	f7ff fe16 	bl	800ef90 <MR25H40_Write_StatusByte>

	HAL_Delay(100);
 800f364:	2064      	movs	r0, #100	; 0x64
 800f366:	f7f1 f94d 	bl	8000604 <HAL_Delay>

	/*****************************************************/
	//check NVRAM integrity
	/*****************************************************/
	bool local_out = true;
 800f36a:	2301      	movs	r3, #1
 800f36c:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd

	//Test buffers
	uint8_t TX_Buffer[100] = {0};
 800f370:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800f374:	2264      	movs	r2, #100	; 0x64
 800f376:	2100      	movs	r1, #0
 800f378:	4618      	mov	r0, r3
 800f37a:	f004 fba8 	bl	8013ace <memset>
	uint8_t RX_Buffer[100] = {0};
 800f37e:	463b      	mov	r3, r7
 800f380:	2264      	movs	r2, #100	; 0x64
 800f382:	2100      	movs	r1, #0
 800f384:	4618      	mov	r0, r3
 800f386:	f004 fba2 	bl	8013ace <memset>

	for(uint8_t i = 0; i <= 99; i++)
 800f38a:	2300      	movs	r3, #0
 800f38c:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
 800f390:	e00c      	b.n	800f3ac <NV_RAM_SPI_Test+0xa2>
	{
		RX_Buffer[i] = 0;
 800f392:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 800f396:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 800f39a:	4413      	add	r3, r2
 800f39c:	2200      	movs	r2, #0
 800f39e:	f803 2cd0 	strb.w	r2, [r3, #-208]
	for(uint8_t i = 0; i <= 99; i++)
 800f3a2:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 800f3a6:	3301      	adds	r3, #1
 800f3a8:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
 800f3ac:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 800f3b0:	2b63      	cmp	r3, #99	; 0x63
 800f3b2:	d9ee      	bls.n	800f392 <NV_RAM_SPI_Test+0x88>
	}

	//generate test data
	for(uint8_t i = 0; i <= 99; i++)
 800f3b4:	2300      	movs	r3, #0
 800f3b6:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
 800f3ba:	e00d      	b.n	800f3d8 <NV_RAM_SPI_Test+0xce>
	{
		TX_Buffer[i] = i;
 800f3bc:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 800f3c0:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 800f3c4:	4413      	add	r3, r2
 800f3c6:	f897 20cb 	ldrb.w	r2, [r7, #203]	; 0xcb
 800f3ca:	f803 2c6c 	strb.w	r2, [r3, #-108]
	for(uint8_t i = 0; i <= 99; i++)
 800f3ce:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 800f3d2:	3301      	adds	r3, #1
 800f3d4:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
 800f3d8:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 800f3dc:	2b63      	cmp	r3, #99	; 0x63
 800f3de:	d9ed      	bls.n	800f3bc <NV_RAM_SPI_Test+0xb2>
	}

	//write data to NVRAM scratch pad
	if (MR25H40_WriteBuffer(TX_Buffer, 0, 100) == false)
 800f3e0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800f3e4:	2264      	movs	r2, #100	; 0x64
 800f3e6:	2100      	movs	r1, #0
 800f3e8:	4618      	mov	r0, r3
 800f3ea:	f7ff fe29 	bl	800f040 <MR25H40_WriteBuffer>
 800f3ee:	4603      	mov	r3, r0
 800f3f0:	f083 0301 	eor.w	r3, r3, #1
 800f3f4:	b2db      	uxtb	r3, r3
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d001      	beq.n	800f3fe <NV_RAM_SPI_Test+0xf4>
		return SPI_NVRAM_Failure;
 800f3fa:	2302      	movs	r3, #2
 800f3fc:	e02f      	b.n	800f45e <NV_RAM_SPI_Test+0x154>

	//read data back
	MR25H40_ReadBuffer(RX_Buffer, 0, 100);
 800f3fe:	463b      	mov	r3, r7
 800f400:	2264      	movs	r2, #100	; 0x64
 800f402:	2100      	movs	r1, #0
 800f404:	4618      	mov	r0, r3
 800f406:	f7ff ff0b 	bl	800f220 <MR25H40_ReadBuffer>

	//compare, if not correct, show error
	for(uint8_t i = 0; i <= 99; i++)
 800f40a:	2300      	movs	r3, #0
 800f40c:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
 800f410:	e017      	b.n	800f442 <NV_RAM_SPI_Test+0x138>
	{
		if((TX_Buffer[i]) != (RX_Buffer[i]))
 800f412:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 800f416:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 800f41a:	4413      	add	r3, r2
 800f41c:	f813 2c6c 	ldrb.w	r2, [r3, #-108]
 800f420:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 800f424:	f107 01d0 	add.w	r1, r7, #208	; 0xd0
 800f428:	440b      	add	r3, r1
 800f42a:	f813 3cd0 	ldrb.w	r3, [r3, #-208]
 800f42e:	429a      	cmp	r2, r3
 800f430:	d002      	beq.n	800f438 <NV_RAM_SPI_Test+0x12e>
			local_out = false;
 800f432:	2300      	movs	r3, #0
 800f434:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
	for(uint8_t i = 0; i <= 99; i++)
 800f438:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 800f43c:	3301      	adds	r3, #1
 800f43e:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
 800f442:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 800f446:	2b63      	cmp	r3, #99	; 0x63
 800f448:	d9e3      	bls.n	800f412 <NV_RAM_SPI_Test+0x108>
	}

	//check if data was the same
	if(local_out == false)
 800f44a:	f897 30cd 	ldrb.w	r3, [r7, #205]	; 0xcd
 800f44e:	f083 0301 	eor.w	r3, r3, #1
 800f452:	b2db      	uxtb	r3, r3
 800f454:	2b00      	cmp	r3, #0
 800f456:	d001      	beq.n	800f45c <NV_RAM_SPI_Test+0x152>
	{
		//There is an integrity issue
		return SPI_NVRAM_Integrity;
 800f458:	2303      	movs	r3, #3
 800f45a:	e000      	b.n	800f45e <NV_RAM_SPI_Test+0x154>
	}

	//all OK
	return SPI_OK;
 800f45c:	2300      	movs	r3, #0
}
 800f45e:	4618      	mov	r0, r3
 800f460:	37d0      	adds	r7, #208	; 0xd0
 800f462:	46bd      	mov	sp, r7
 800f464:	bd80      	pop	{r7, pc}
	...

0800f468 <S29GL01GS_Init>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void S29GL01GS_Init(uint8_t *error, char *return_message)
{
 800f468:	b5b0      	push	{r4, r5, r7, lr}
 800f46a:	b098      	sub	sp, #96	; 0x60
 800f46c:	af00      	add	r7, sp, #0
 800f46e:	6078      	str	r0, [r7, #4]
 800f470:	6039      	str	r1, [r7, #0]
	HAL_NOR_StatusTypeDef Status;

	HAL_NOR_DeInit(&S29GL01GS);
 800f472:	4884      	ldr	r0, [pc, #528]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f474:	f7f6 fba4 	bl	8005bc0 <HAL_NOR_DeInit>

	/* Flash Device Configuration */
	GPIO_InitTypeDef   				GPIO_InitStructure;
	S29GL01GS.Instance = FMC_NORSRAM_DEVICE;
 800f478:	4b82      	ldr	r3, [pc, #520]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f47a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800f47e:	601a      	str	r2, [r3, #0]

	S29GL01GS.Init.AsynchronousWait 	= FMC_ASYNCHRONOUS_WAIT_DISABLE;
 800f480:	4b80      	ldr	r3, [pc, #512]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f482:	2200      	movs	r2, #0
 800f484:	631a      	str	r2, [r3, #48]	; 0x30
	S29GL01GS.Init.BurstAccessMode 		= FMC_BURST_ACCESS_MODE_DISABLE;
 800f486:	4b7f      	ldr	r3, [pc, #508]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f488:	2200      	movs	r2, #0
 800f48a:	619a      	str	r2, [r3, #24]
	//	S29GL01GS.Init.ContinuousClock		= FMC_CONTINUOUS_CLOCK_SYNC_ASYNC;
	S29GL01GS.Init.DataAddressMux		= FMC_DATA_ADDRESS_MUX_DISABLE;
 800f48c:	4b7d      	ldr	r3, [pc, #500]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f48e:	2200      	movs	r2, #0
 800f490:	60da      	str	r2, [r3, #12]
	S29GL01GS.Init.ExtendedMode			= FMC_EXTENDED_MODE_DISABLE;
 800f492:	4b7c      	ldr	r3, [pc, #496]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f494:	2200      	movs	r2, #0
 800f496:	62da      	str	r2, [r3, #44]	; 0x2c
	S29GL01GS.Init.MemoryDataWidth		= FMC_NORSRAM_MEM_BUS_WIDTH_16;
 800f498:	4b7a      	ldr	r3, [pc, #488]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f49a:	2210      	movs	r2, #16
 800f49c:	615a      	str	r2, [r3, #20]
	S29GL01GS.Init.MemoryType           = FMC_MEMORY_TYPE_NOR;
 800f49e:	4b79      	ldr	r3, [pc, #484]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f4a0:	2208      	movs	r2, #8
 800f4a2:	611a      	str	r2, [r3, #16]
	S29GL01GS.Init.NSBank               = FMC_NORSRAM_BANK1;
 800f4a4:	4b77      	ldr	r3, [pc, #476]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f4a6:	2200      	movs	r2, #0
 800f4a8:	609a      	str	r2, [r3, #8]
	S29GL01GS.Init.WaitSignal           = FMC_WAIT_SIGNAL_DISABLE;
 800f4aa:	4b76      	ldr	r3, [pc, #472]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f4ac:	2200      	movs	r2, #0
 800f4ae:	629a      	str	r2, [r3, #40]	; 0x28
	S29GL01GS.Init.WaitSignalActive     = FMC_WAIT_TIMING_BEFORE_WS;
 800f4b0:	4b74      	ldr	r3, [pc, #464]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f4b2:	2200      	movs	r2, #0
 800f4b4:	621a      	str	r2, [r3, #32]
	S29GL01GS.Init.WaitSignalPolarity   = FMC_WAIT_SIGNAL_POLARITY_LOW;
 800f4b6:	4b73      	ldr	r3, [pc, #460]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f4b8:	2200      	movs	r2, #0
 800f4ba:	61da      	str	r2, [r3, #28]
	S29GL01GS.Init.WriteBurst           = FMC_WRITE_BURST_DISABLE;
 800f4bc:	4b71      	ldr	r3, [pc, #452]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f4be:	2200      	movs	r2, #0
 800f4c0:	635a      	str	r2, [r3, #52]	; 0x34
	//	S29GL01GS.Init.WriteFifo			= FMC_WRITE_FIFO_DISABLE;
	//	S29GL01GS.Init.PageSize				= FMC_PAGE_SIZE_NONE;
	S29GL01GS.Init.WriteOperation		= FMC_WRITE_OPERATION_ENABLE;
 800f4c2:	4b70      	ldr	r3, [pc, #448]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f4c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800f4c8:	625a      	str	r2, [r3, #36]	; 0x24

	p.AddressSetupTime 			= 1;
 800f4ca:	4b6f      	ldr	r3, [pc, #444]	; (800f688 <S29GL01GS_Init+0x220>)
 800f4cc:	2201      	movs	r2, #1
 800f4ce:	601a      	str	r2, [r3, #0]
	p.AddressHoldTime 			= 1;
 800f4d0:	4b6d      	ldr	r3, [pc, #436]	; (800f688 <S29GL01GS_Init+0x220>)
 800f4d2:	2201      	movs	r2, #1
 800f4d4:	605a      	str	r2, [r3, #4]
	p.DataSetupTime 			= 20;
 800f4d6:	4b6c      	ldr	r3, [pc, #432]	; (800f688 <S29GL01GS_Init+0x220>)
 800f4d8:	2214      	movs	r2, #20
 800f4da:	609a      	str	r2, [r3, #8]
	p.BusTurnAroundDuration	 	= 1;
 800f4dc:	4b6a      	ldr	r3, [pc, #424]	; (800f688 <S29GL01GS_Init+0x220>)
 800f4de:	2201      	movs	r2, #1
 800f4e0:	60da      	str	r2, [r3, #12]
	p.CLKDivision 				= 2;
 800f4e2:	4b69      	ldr	r3, [pc, #420]	; (800f688 <S29GL01GS_Init+0x220>)
 800f4e4:	2202      	movs	r2, #2
 800f4e6:	611a      	str	r2, [r3, #16]
	p.DataLatency 				= 1;
 800f4e8:	4b67      	ldr	r3, [pc, #412]	; (800f688 <S29GL01GS_Init+0x220>)
 800f4ea:	2201      	movs	r2, #1
 800f4ec:	615a      	str	r2, [r3, #20]
	p.AccessMode 				= FMC_ACCESS_MODE_A;
 800f4ee:	4b66      	ldr	r3, [pc, #408]	; (800f688 <S29GL01GS_Init+0x220>)
 800f4f0:	2200      	movs	r2, #0
 800f4f2:	619a      	str	r2, [r3, #24]

	/* Enable the NORSRAM device */
	HAL_NOR_Init(&S29GL01GS, &p, &ex_p);
 800f4f4:	4a65      	ldr	r2, [pc, #404]	; (800f68c <S29GL01GS_Init+0x224>)
 800f4f6:	4964      	ldr	r1, [pc, #400]	; (800f688 <S29GL01GS_Init+0x220>)
 800f4f8:	4862      	ldr	r0, [pc, #392]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f4fa:	f7f6 fb0b 	bl	8005b14 <HAL_NOR_Init>


	//Configure Flash Reset pin
	GPIO_InitStructure.Pin = NORFLASH_PIN;
 800f4fe:	2320      	movs	r3, #32
 800f500:	64bb      	str	r3, [r7, #72]	; 0x48
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800f502:	2301      	movs	r3, #1
 800f504:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 800f506:	2300      	movs	r3, #0
 800f508:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_LOW;
 800f50a:	2300      	movs	r3, #0
 800f50c:	657b      	str	r3, [r7, #84]	; 0x54
	HAL_GPIO_Init(NORFLASH_PORT, &GPIO_InitStructure);
 800f50e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800f512:	4619      	mov	r1, r3
 800f514:	485e      	ldr	r0, [pc, #376]	; (800f690 <S29GL01GS_Init+0x228>)
 800f516:	f7f3 f979 	bl	800280c <HAL_GPIO_Init>

	//Set Reset pin high
	HAL_GPIO_WritePin(NORFLASH_PORT,NORFLASH_PIN,GPIO_PIN_SET);
 800f51a:	2201      	movs	r2, #1
 800f51c:	2120      	movs	r1, #32
 800f51e:	485c      	ldr	r0, [pc, #368]	; (800f690 <S29GL01GS_Init+0x228>)
 800f520:	f7f3 fc42 	bl	8002da8 <HAL_GPIO_WritePin>

	HAL_Delay(100);
 800f524:	2064      	movs	r0, #100	; 0x64
 800f526:	f7f1 f86d 	bl	8000604 <HAL_Delay>

	//Reset the flash device
	S29GL01GS_HW_Reset();
 800f52a:	f000 f8bb 	bl	800f6a4 <S29GL01GS_HW_Reset>

	HAL_Delay(100);
 800f52e:	2064      	movs	r0, #100	; 0x64
 800f530:	f7f1 f868 	bl	8000604 <HAL_Delay>

	//Get status of the flash device
	Status = HAL_NOR_GetStatus(&S29GL01GS, Bank1_NOR1_ADDR, 100);
 800f534:	2264      	movs	r2, #100	; 0x64
 800f536:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 800f53a:	4852      	ldr	r0, [pc, #328]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f53c:	f7f6 fc4a 	bl	8005dd4 <HAL_NOR_GetStatus>
 800f540:	4603      	mov	r3, r0
 800f542:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	//Read NOR ID and see if it is correct. If not correct, give message
	NOR_IDTypeDef NOR_ID;
	HAL_NOR_Read_ID(&S29GL01GS, &NOR_ID);
 800f546:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800f54a:	4619      	mov	r1, r3
 800f54c:	484d      	ldr	r0, [pc, #308]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f54e:	f7f6 fb55 	bl	8005bfc <HAL_NOR_Read_ID>

	//Manufacturer code
	if((Expected_Manufacturer_Code != NOR_ID.Manufacturer_Code) & (Expected_Device_Code2 != NOR_ID.Device_Code2))
 800f552:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800f556:	2b01      	cmp	r3, #1
 800f558:	bf14      	ite	ne
 800f55a:	2301      	movne	r3, #1
 800f55c:	2300      	moveq	r3, #0
 800f55e:	b2da      	uxtb	r2, r3
 800f560:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800f564:	f242 2128 	movw	r1, #8744	; 0x2228
 800f568:	428b      	cmp	r3, r1
 800f56a:	bf14      	ite	ne
 800f56c:	2301      	movne	r3, #1
 800f56e:	2300      	moveq	r3, #0
 800f570:	b2db      	uxtb	r3, r3
 800f572:	4013      	ands	r3, r2
 800f574:	b2db      	uxtb	r3, r3
 800f576:	2b00      	cmp	r3, #0
 800f578:	d01d      	beq.n	800f5b6 <S29GL01GS_Init+0x14e>
	{
		//Device failure or completely wrong device
		*error = 1;
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	2201      	movs	r2, #1
 800f57e:	701a      	strb	r2, [r3, #0]
		//message
		char local_string[50] = ("Internal flash failure\r\n");
 800f580:	4b44      	ldr	r3, [pc, #272]	; (800f694 <S29GL01GS_Init+0x22c>)
 800f582:	f107 040c 	add.w	r4, r7, #12
 800f586:	461d      	mov	r5, r3
 800f588:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f58a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f58c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800f590:	c403      	stmia	r4!, {r0, r1}
 800f592:	7022      	strb	r2, [r4, #0]
 800f594:	f107 0325 	add.w	r3, r7, #37	; 0x25
 800f598:	2200      	movs	r2, #0
 800f59a:	601a      	str	r2, [r3, #0]
 800f59c:	605a      	str	r2, [r3, #4]
 800f59e:	609a      	str	r2, [r3, #8]
 800f5a0:	60da      	str	r2, [r3, #12]
 800f5a2:	611a      	str	r2, [r3, #16]
 800f5a4:	615a      	str	r2, [r3, #20]
 800f5a6:	761a      	strb	r2, [r3, #24]
		strcpy((return_message), local_string);
 800f5a8:	f107 030c 	add.w	r3, r7, #12
 800f5ac:	4619      	mov	r1, r3
 800f5ae:	6838      	ldr	r0, [r7, #0]
 800f5b0:	f004 fab2 	bl	8013b18 <strcpy>
 800f5b4:	e05f      	b.n	800f676 <S29GL01GS_Init+0x20e>

	}
	else if (Expected_Manufacturer_Code != NOR_ID.Manufacturer_Code)
 800f5b6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800f5ba:	2b01      	cmp	r3, #1
 800f5bc:	d01d      	beq.n	800f5fa <S29GL01GS_Init+0x192>
	{
		//wrong device manufacturer
		*error = 1;
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	2201      	movs	r2, #1
 800f5c2:	701a      	strb	r2, [r3, #0]
		//message
		char local_string[50] = ("Incorrect manufacturer ID for internal flash\r\n");
 800f5c4:	4b34      	ldr	r3, [pc, #208]	; (800f698 <S29GL01GS_Init+0x230>)
 800f5c6:	f107 040c 	add.w	r4, r7, #12
 800f5ca:	461d      	mov	r5, r3
 800f5cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f5ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f5d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f5d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f5d4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800f5d8:	c407      	stmia	r4!, {r0, r1, r2}
 800f5da:	8023      	strh	r3, [r4, #0]
 800f5dc:	3402      	adds	r4, #2
 800f5de:	0c1b      	lsrs	r3, r3, #16
 800f5e0:	7023      	strb	r3, [r4, #0]
 800f5e2:	f107 033b 	add.w	r3, r7, #59	; 0x3b
 800f5e6:	2200      	movs	r2, #0
 800f5e8:	801a      	strh	r2, [r3, #0]
 800f5ea:	709a      	strb	r2, [r3, #2]
		strcpy((return_message), local_string);
 800f5ec:	f107 030c 	add.w	r3, r7, #12
 800f5f0:	4619      	mov	r1, r3
 800f5f2:	6838      	ldr	r0, [r7, #0]
 800f5f4:	f004 fa90 	bl	8013b18 <strcpy>
 800f5f8:	e03d      	b.n	800f676 <S29GL01GS_Init+0x20e>
	}
	else if(Expected_Device_Code2 != NOR_ID.Device_Code2)
 800f5fa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800f5fe:	f242 2228 	movw	r2, #8744	; 0x2228
 800f602:	4293      	cmp	r3, r2
 800f604:	d01a      	beq.n	800f63c <S29GL01GS_Init+0x1d4>
	{
		//wrong specific device
		*error = 1;
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	2201      	movs	r2, #1
 800f60a:	701a      	strb	r2, [r3, #0]
		//message
		char local_string[50] = ("Incorrect internal flash memory\r\n");
 800f60c:	4b23      	ldr	r3, [pc, #140]	; (800f69c <S29GL01GS_Init+0x234>)
 800f60e:	f107 040c 	add.w	r4, r7, #12
 800f612:	461d      	mov	r5, r3
 800f614:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f616:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f618:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f61a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f61c:	682b      	ldr	r3, [r5, #0]
 800f61e:	8023      	strh	r3, [r4, #0]
 800f620:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800f624:	2200      	movs	r2, #0
 800f626:	601a      	str	r2, [r3, #0]
 800f628:	605a      	str	r2, [r3, #4]
 800f62a:	609a      	str	r2, [r3, #8]
 800f62c:	60da      	str	r2, [r3, #12]
		strcpy((return_message), local_string);
 800f62e:	f107 030c 	add.w	r3, r7, #12
 800f632:	4619      	mov	r1, r3
 800f634:	6838      	ldr	r0, [r7, #0]
 800f636:	f004 fa6f 	bl	8013b18 <strcpy>
 800f63a:	e01c      	b.n	800f676 <S29GL01GS_Init+0x20e>
	}
	else
	{
		*error = 0;
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	2200      	movs	r2, #0
 800f640:	701a      	strb	r2, [r3, #0]
		char local_string[50] = ("Flash memory confirmed\r\n");
 800f642:	4b17      	ldr	r3, [pc, #92]	; (800f6a0 <S29GL01GS_Init+0x238>)
 800f644:	f107 040c 	add.w	r4, r7, #12
 800f648:	461d      	mov	r5, r3
 800f64a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f64c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f64e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800f652:	c403      	stmia	r4!, {r0, r1}
 800f654:	7022      	strb	r2, [r4, #0]
 800f656:	f107 0325 	add.w	r3, r7, #37	; 0x25
 800f65a:	2200      	movs	r2, #0
 800f65c:	601a      	str	r2, [r3, #0]
 800f65e:	605a      	str	r2, [r3, #4]
 800f660:	609a      	str	r2, [r3, #8]
 800f662:	60da      	str	r2, [r3, #12]
 800f664:	611a      	str	r2, [r3, #16]
 800f666:	615a      	str	r2, [r3, #20]
 800f668:	761a      	strb	r2, [r3, #24]
		strcpy((return_message), local_string);
 800f66a:	f107 030c 	add.w	r3, r7, #12
 800f66e:	4619      	mov	r1, r3
 800f670:	6838      	ldr	r0, [r7, #0]
 800f672:	f004 fa51 	bl	8013b18 <strcpy>
	}

	S29GL01GS_ReturnToReadMode(&S29GL01GS);
 800f676:	4803      	ldr	r0, [pc, #12]	; (800f684 <S29GL01GS_Init+0x21c>)
 800f678:	f000 f828 	bl	800f6cc <S29GL01GS_ReturnToReadMode>
}
 800f67c:	bf00      	nop
 800f67e:	3760      	adds	r7, #96	; 0x60
 800f680:	46bd      	mov	sp, r7
 800f682:	bdb0      	pop	{r4, r5, r7, pc}
 800f684:	2002ba90 	.word	0x2002ba90
 800f688:	2002ba58 	.word	0x2002ba58
 800f68c:	2002ba74 	.word	0x2002ba74
 800f690:	40022800 	.word	0x40022800
 800f694:	08013df0 	.word	0x08013df0
 800f698:	08013e24 	.word	0x08013e24
 800f69c:	08013e58 	.word	0x08013e58
 800f6a0:	08013e8c 	.word	0x08013e8c

0800f6a4 <S29GL01GS_HW_Reset>:

/****************************************************************/
//hw Reset og flash device
/****************************************************************/
void S29GL01GS_HW_Reset(void)
{
 800f6a4:	b580      	push	{r7, lr}
 800f6a6:	af00      	add	r7, sp, #0
	//reset pin low
	HAL_GPIO_WritePin(NORFLASH_PORT,NORFLASH_PIN,GPIO_PIN_RESET);
 800f6a8:	2200      	movs	r2, #0
 800f6aa:	2120      	movs	r1, #32
 800f6ac:	4806      	ldr	r0, [pc, #24]	; (800f6c8 <S29GL01GS_HW_Reset+0x24>)
 800f6ae:	f7f3 fb7b 	bl	8002da8 <HAL_GPIO_WritePin>

	//delay
	HAL_Delay(2);
 800f6b2:	2002      	movs	r0, #2
 800f6b4:	f7f0 ffa6 	bl	8000604 <HAL_Delay>

	//reset pin high
	HAL_GPIO_WritePin(NORFLASH_PORT,NORFLASH_PIN,GPIO_PIN_SET);
 800f6b8:	2201      	movs	r2, #1
 800f6ba:	2120      	movs	r1, #32
 800f6bc:	4802      	ldr	r0, [pc, #8]	; (800f6c8 <S29GL01GS_HW_Reset+0x24>)
 800f6be:	f7f3 fb73 	bl	8002da8 <HAL_GPIO_WritePin>
}
 800f6c2:	bf00      	nop
 800f6c4:	bd80      	pop	{r7, pc}
 800f6c6:	bf00      	nop
 800f6c8:	40022800 	.word	0x40022800

0800f6cc <S29GL01GS_ReturnToReadMode>:
 * @param  None
 * @retval HAL_NOR_StatusTypeDef
 */
/****************************************************************/
HAL_NOR_StatusTypeDef S29GL01GS_ReturnToReadMode(NOR_HandleTypeDef *hnor)
{
 800f6cc:	b580      	push	{r7, lr}
 800f6ce:	b082      	sub	sp, #8
 800f6d0:	af00      	add	r7, sp, #0
 800f6d2:	6078      	str	r0, [r7, #4]
	return HAL_NOR_ReturnToReadMode(hnor);
 800f6d4:	6878      	ldr	r0, [r7, #4]
 800f6d6:	f7f6 fb35 	bl	8005d44 <HAL_NOR_ReturnToReadMode>
 800f6da:	4603      	mov	r3, r0
}
 800f6dc:	4618      	mov	r0, r3
 800f6de:	3708      	adds	r7, #8
 800f6e0:	46bd      	mov	sp, r7
 800f6e2:	bd80      	pop	{r7, pc}

0800f6e4 <HAL_NOR_MspWait>:
	S29GL01GS_ReadBuffer(&S29GL01GS, &RxBuffer1[0], NOR_BLOCK_1, 1024);

}

void HAL_NOR_MspWait(NOR_HandleTypeDef *hnor, uint32_t Timeout)
{
 800f6e4:	b580      	push	{r7, lr}
 800f6e6:	b084      	sub	sp, #16
 800f6e8:	af00      	add	r7, sp, #0
 800f6ea:	6078      	str	r0, [r7, #4]
 800f6ec:	6039      	str	r1, [r7, #0]
	uint32_t timeout = Timeout;
 800f6ee:	683b      	ldr	r3, [r7, #0]
 800f6f0:	60fb      	str	r3, [r7, #12]

	/*!< Poll on NOR memory Ready/Busy signal ----------------------------------*/
	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) != GPIO_PIN_RESET) && (timeout > 0))
 800f6f2:	e002      	b.n	800f6fa <HAL_NOR_MspWait+0x16>
	{
		timeout--;
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	3b01      	subs	r3, #1
 800f6f8:	60fb      	str	r3, [r7, #12]
	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) != GPIO_PIN_RESET) && (timeout > 0))
 800f6fa:	2140      	movs	r1, #64	; 0x40
 800f6fc:	480e      	ldr	r0, [pc, #56]	; (800f738 <HAL_NOR_MspWait+0x54>)
 800f6fe:	f7f3 fb3b 	bl	8002d78 <HAL_GPIO_ReadPin>
 800f702:	4603      	mov	r3, r0
 800f704:	2b00      	cmp	r3, #0
 800f706:	d002      	beq.n	800f70e <HAL_NOR_MspWait+0x2a>
 800f708:	68fb      	ldr	r3, [r7, #12]
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d1f2      	bne.n	800f6f4 <HAL_NOR_MspWait+0x10>
	}

	timeout = Timeout;
 800f70e:	683b      	ldr	r3, [r7, #0]
 800f710:	60fb      	str	r3, [r7, #12]

	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) == GPIO_PIN_RESET) && (timeout > 0))
 800f712:	e002      	b.n	800f71a <HAL_NOR_MspWait+0x36>
	{
		timeout--;
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	3b01      	subs	r3, #1
 800f718:	60fb      	str	r3, [r7, #12]
	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) == GPIO_PIN_RESET) && (timeout > 0))
 800f71a:	2140      	movs	r1, #64	; 0x40
 800f71c:	4806      	ldr	r0, [pc, #24]	; (800f738 <HAL_NOR_MspWait+0x54>)
 800f71e:	f7f3 fb2b 	bl	8002d78 <HAL_GPIO_ReadPin>
 800f722:	4603      	mov	r3, r0
 800f724:	2b00      	cmp	r3, #0
 800f726:	d102      	bne.n	800f72e <HAL_NOR_MspWait+0x4a>
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d1f2      	bne.n	800f714 <HAL_NOR_MspWait+0x30>
	}
}
 800f72e:	bf00      	nop
 800f730:	3710      	adds	r7, #16
 800f732:	46bd      	mov	sp, r7
 800f734:	bd80      	pop	{r7, pc}
 800f736:	bf00      	nop
 800f738:	40020c00 	.word	0x40020c00

0800f73c <SN65DSI83_WriteReg>:
	}

}

uint8_t SN65DSI83_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t deviceAddr, uint8_t WriteAddr, uint8_t Data)
{
 800f73c:	b580      	push	{r7, lr}
 800f73e:	b082      	sub	sp, #8
 800f740:	af00      	add	r7, sp, #0
 800f742:	6078      	str	r0, [r7, #4]
 800f744:	4608      	mov	r0, r1
 800f746:	4611      	mov	r1, r2
 800f748:	461a      	mov	r2, r3
 800f74a:	4603      	mov	r3, r0
 800f74c:	70fb      	strb	r3, [r7, #3]
 800f74e:	460b      	mov	r3, r1
 800f750:	70bb      	strb	r3, [r7, #2]
 800f752:	4613      	mov	r3, r2
 800f754:	707b      	strb	r3, [r7, #1]
	// Write using I2C bus. This is implemented in external source.
	Delay(1);
 800f756:	2001      	movs	r0, #1
 800f758:	f003 ff12 	bl	8013580 <Delay>
	return I2C_ByteWrite(hi2c,&Data, deviceAddr,  WriteAddr);
 800f75c:	78fa      	ldrb	r2, [r7, #3]
 800f75e:	78bb      	ldrb	r3, [r7, #2]
 800f760:	1c79      	adds	r1, r7, #1
 800f762:	6878      	ldr	r0, [r7, #4]
 800f764:	f000 f90d 	bl	800f982 <I2C_ByteWrite>
 800f768:	4603      	mov	r3, r0
 800f76a:	b2db      	uxtb	r3, r3
}
 800f76c:	4618      	mov	r0, r3
 800f76e:	3708      	adds	r7, #8
 800f770:	46bd      	mov	sp, r7
 800f772:	bd80      	pop	{r7, pc}

0800f774 <SN65DSI83_Send_Settings>:


void SN65DSI83_Send_Settings()
{
 800f774:	b580      	push	{r7, lr}
 800f776:	b082      	sub	sp, #8
 800f778:	af00      	add	r7, sp, #0
	uint8_t VSA_Low = VSA; //VerticalSyncActive
 800f77a:	2364      	movs	r3, #100	; 0x64
 800f77c:	71fb      	strb	r3, [r7, #7]
	uint8_t VSA_High = VSA<<8;
 800f77e:	2300      	movs	r3, #0
 800f780:	71bb      	strb	r3, [r7, #6]
	uint8_t	HSA_Low = (HSA * laneByteClk_kHz)/LcdClock; //HorizontalSyncActive
 800f782:	23e3      	movs	r3, #227	; 0xe3
 800f784:	717b      	strb	r3, [r7, #5]
	uint8_t	HSA_High = (HSA * laneByteClk_kHz)/LcdClock<<8;
 800f786:	2300      	movs	r3, #0
 800f788:	713b      	strb	r3, [r7, #4]
	uint8_t	HBP_Low = (HBP * laneByteClk_kHz)/LcdClock;
 800f78a:	233f      	movs	r3, #63	; 0x3f
 800f78c:	70fb      	strb	r3, [r7, #3]
	uint8_t	HBP_High = (HBP * laneByteClk_kHz)/LcdClock<<8;
 800f78e:	2300      	movs	r3, #0
 800f790:	70bb      	strb	r3, [r7, #2]

	uint8_t HorizontalLine_Low            = 0; /* Value depending on display orientation choice portrait/landscape */
 800f792:	2300      	movs	r3, #0
 800f794:	707b      	strb	r3, [r7, #1]
	uint8_t HorizontalLine_High            =4; /* Value depending on display orientation choice portrait/landscape */
 800f796:	2304      	movs	r3, #4
 800f798:	703b      	strb	r3, [r7, #0]



			// === Reset and Clock Registers ===
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x09, 0);			// SOFT_RESET
 800f79a:	2300      	movs	r3, #0
 800f79c:	2209      	movs	r2, #9
 800f79e:	2158      	movs	r1, #88	; 0x58
 800f7a0:	485a      	ldr	r0, [pc, #360]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f7a2:	f7ff ffcb 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x0A, 0x3);		// 3 PLL_EN_STAT & LVDS_CLK_RANGE & HS_CLK_SRC
 800f7a6:	2303      	movs	r3, #3
 800f7a8:	220a      	movs	r2, #10
 800f7aa:	2158      	movs	r1, #88	; 0x58
 800f7ac:	4857      	ldr	r0, [pc, #348]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f7ae:	f7ff ffc5 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x0B, 0x20);		// 20 DSI_CLK_DIVIDER & REFCLK_MULTIPLIER
 800f7b2:	2320      	movs	r3, #32
 800f7b4:	220b      	movs	r2, #11
 800f7b6:	2158      	movs	r1, #88	; 0x58
 800f7b8:	4854      	ldr	r0, [pc, #336]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f7ba:	f7ff ffbf 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x0D, 0);			// PLL_EN
 800f7be:	2300      	movs	r3, #0
 800f7c0:	220d      	movs	r2, #13
 800f7c2:	2158      	movs	r1, #88	; 0x58
 800f7c4:	4851      	ldr	r0, [pc, #324]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f7c6:	f7ff ffb9 	bl	800f73c <SN65DSI83_WriteReg>

	// === DSI Registers ===
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x10, 0x30);		// 36 CHA_DSI_LANES & SOT_ERR_TOL_DIS
 800f7ca:	2330      	movs	r3, #48	; 0x30
 800f7cc:	2210      	movs	r2, #16
 800f7ce:	2158      	movs	r1, #88	; 0x58
 800f7d0:	484e      	ldr	r0, [pc, #312]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f7d2:	f7ff ffb3 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x11, 0x10);			// CHA_DSI_DATA_EQ & CHA_DSI_CLK_EQ
 800f7d6:	2310      	movs	r3, #16
 800f7d8:	2211      	movs	r2, #17
 800f7da:	2158      	movs	r1, #88	; 0x58
 800f7dc:	484b      	ldr	r0, [pc, #300]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f7de:	f7ff ffad 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x12, 0x31);		// CHA_DSI_CLK_RANGE
 800f7e2:	2331      	movs	r3, #49	; 0x31
 800f7e4:	2212      	movs	r2, #18
 800f7e6:	2158      	movs	r1, #88	; 0x58
 800f7e8:	4848      	ldr	r0, [pc, #288]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f7ea:	f7ff ffa7 	bl	800f73c <SN65DSI83_WriteReg>

	//=== LVDS Registers ===
	//SN65DSI83_WriteReg(&hi2c2, 0x58, 0x18, 0x7A);		//RGB888  DE_POS_POLARITY & HS_NEG_POLARITY & VS_NEG_POLARITY & CHA_24BPP_MODE & CHA_24BPP_FORMAT1
	//SN65DSI83_WriteReg(&hi2c2, 0x58, 0x18, 0x70);		//RGB666  DE_POS_POLARITY & HS_NEG_POLARITY & VS_NEG_POLARITY & CHA_24BPP_MODE & CHA_24BPP_FORMAT1
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x18, 0x78);		// DE_NEG_POLARITY & HS_NEG_POLARITY & VS_NEG_POLARITY & CHA_24BPP_MODE & CHA_24BPP_FORMAT1
 800f7ee:	2378      	movs	r3, #120	; 0x78
 800f7f0:	2218      	movs	r2, #24
 800f7f2:	2158      	movs	r1, #88	; 0x58
 800f7f4:	4845      	ldr	r0, [pc, #276]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f7f6:	f7ff ffa1 	bl	800f73c <SN65DSI83_WriteReg>

	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x19, 0x3);		// CHA_LVDS_VOCM & CHA_LVDS_VOD_SWING
 800f7fa:	2303      	movs	r3, #3
 800f7fc:	2219      	movs	r2, #25
 800f7fe:	2158      	movs	r1, #88	; 0x58
 800f800:	4842      	ldr	r0, [pc, #264]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f802:	f7ff ff9b 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x1A, 0x1);		// CHA_REVERSE_LVDS & CHA_LVDS_TERM
 800f806:	2301      	movs	r3, #1
 800f808:	221a      	movs	r2, #26
 800f80a:	2158      	movs	r1, #88	; 0x58
 800f80c:	483f      	ldr	r0, [pc, #252]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f80e:	f7ff ff95 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x1B, 0x10);		// CHA_LVDS_CM_ADJUST
 800f812:	2310      	movs	r3, #16
 800f814:	221b      	movs	r2, #27
 800f816:	2158      	movs	r1, #88	; 0x58
 800f818:	483c      	ldr	r0, [pc, #240]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f81a:	f7ff ff8f 	bl	800f73c <SN65DSI83_WriteReg>

	//===  Video Registers ===
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x20, HorizontalLine_Low);			// CHA_ACTIVE_LINE_LENGTH_LOW -- Screen width
 800f81e:	787b      	ldrb	r3, [r7, #1]
 800f820:	2220      	movs	r2, #32
 800f822:	2158      	movs	r1, #88	; 0x58
 800f824:	4839      	ldr	r0, [pc, #228]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f826:	f7ff ff89 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x21, HorizontalLine_High);		// CHA_ACTIVE_LINE_LENGTH_HIGH
 800f82a:	783b      	ldrb	r3, [r7, #0]
 800f82c:	2221      	movs	r2, #33	; 0x21
 800f82e:	2158      	movs	r1, #88	; 0x58
 800f830:	4836      	ldr	r0, [pc, #216]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f832:	f7ff ff83 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x22, 0);			//
 800f836:	2300      	movs	r3, #0
 800f838:	2222      	movs	r2, #34	; 0x22
 800f83a:	2158      	movs	r1, #88	; 0x58
 800f83c:	4833      	ldr	r0, [pc, #204]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f83e:	f7ff ff7d 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x24, 0x58);		// CHA_VERTICAL_DISPLAY_SIZE_LOW 	// Test Pattern Generation Purpose Only
 800f842:	2358      	movs	r3, #88	; 0x58
 800f844:	2224      	movs	r2, #36	; 0x24
 800f846:	2158      	movs	r1, #88	; 0x58
 800f848:	4830      	ldr	r0, [pc, #192]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f84a:	f7ff ff77 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x25, 0x2);		// CHA_VERTICAL_DISPLAY_SIZE_HIGH 	// Test Pattern Generation Purpose Only
 800f84e:	2302      	movs	r3, #2
 800f850:	2225      	movs	r2, #37	; 0x25
 800f852:	2158      	movs	r1, #88	; 0x58
 800f854:	482d      	ldr	r0, [pc, #180]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f856:	f7ff ff71 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x28, 0x50);		// CHA_SYNC_DELAY_LOW
 800f85a:	2350      	movs	r3, #80	; 0x50
 800f85c:	2228      	movs	r2, #40	; 0x28
 800f85e:	2158      	movs	r1, #88	; 0x58
 800f860:	482a      	ldr	r0, [pc, #168]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f862:	f7ff ff6b 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x29, 0);			// CHA_SYNC_DELAY_HIGH
 800f866:	2300      	movs	r3, #0
 800f868:	2229      	movs	r2, #41	; 0x29
 800f86a:	2158      	movs	r1, #88	; 0x58
 800f86c:	4827      	ldr	r0, [pc, #156]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f86e:	f7ff ff65 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x2C, 0x64);		// 0x64 CHA_HSYNC_PULSE_WIDTH_LOW
 800f872:	2364      	movs	r3, #100	; 0x64
 800f874:	222c      	movs	r2, #44	; 0x2c
 800f876:	2158      	movs	r1, #88	; 0x58
 800f878:	4824      	ldr	r0, [pc, #144]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f87a:	f7ff ff5f 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x2D, 0);			// CHA_HSYNC_PULSE_WIDTH_HIGH
 800f87e:	2300      	movs	r3, #0
 800f880:	222d      	movs	r2, #45	; 0x2d
 800f882:	2158      	movs	r1, #88	; 0x58
 800f884:	4821      	ldr	r0, [pc, #132]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f886:	f7ff ff59 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x30, 0x64);		// CHA_VSYNC_PULSE_WIDTH_LOW
 800f88a:	2364      	movs	r3, #100	; 0x64
 800f88c:	2230      	movs	r2, #48	; 0x30
 800f88e:	2158      	movs	r1, #88	; 0x58
 800f890:	481e      	ldr	r0, [pc, #120]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f892:	f7ff ff53 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x31, 0);			// CHA_VSYNC_PULSE_WIDTH_HIGH
 800f896:	2300      	movs	r3, #0
 800f898:	2231      	movs	r2, #49	; 0x31
 800f89a:	2158      	movs	r1, #88	; 0x58
 800f89c:	481b      	ldr	r0, [pc, #108]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f89e:	f7ff ff4d 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x34, HBP_Low);		// CHA_HORIZONTAL_BACK_PORCH
 800f8a2:	78fb      	ldrb	r3, [r7, #3]
 800f8a4:	2234      	movs	r2, #52	; 0x34
 800f8a6:	2158      	movs	r1, #88	; 0x58
 800f8a8:	4818      	ldr	r0, [pc, #96]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f8aa:	f7ff ff47 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x36, 0x0E);		// CHA_VERTICAL_BACK_PORCH			// Test Pattern Generation Purpose Only
 800f8ae:	230e      	movs	r3, #14
 800f8b0:	2236      	movs	r2, #54	; 0x36
 800f8b2:	2158      	movs	r1, #88	; 0x58
 800f8b4:	4815      	ldr	r0, [pc, #84]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f8b6:	f7ff ff41 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x38, 0x87);		// CHA_HORIZONTAL_FRONT_PORCH		// Test Pattern Generation Purpose Only
 800f8ba:	2387      	movs	r3, #135	; 0x87
 800f8bc:	2238      	movs	r2, #56	; 0x38
 800f8be:	2158      	movs	r1, #88	; 0x58
 800f8c0:	4812      	ldr	r0, [pc, #72]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f8c2:	f7ff ff3b 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x3A, 0x0E);		// CHA_VERTICAL_FRONT_PORCH			// Test Pattern Generation Purpose Only
 800f8c6:	230e      	movs	r3, #14
 800f8c8:	223a      	movs	r2, #58	; 0x3a
 800f8ca:	2158      	movs	r1, #88	; 0x58
 800f8cc:	480f      	ldr	r0, [pc, #60]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f8ce:	f7ff ff35 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x3C, 0x0);			// CHA_TEST_PATTERN				// Test Pattern Generation Purpose Only
 800f8d2:	2300      	movs	r3, #0
 800f8d4:	223c      	movs	r2, #60	; 0x3c
 800f8d6:	2158      	movs	r1, #88	; 0x58
 800f8d8:	480c      	ldr	r0, [pc, #48]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f8da:	f7ff ff2f 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x3E, 0);
 800f8de:	2300      	movs	r3, #0
 800f8e0:	223e      	movs	r2, #62	; 0x3e
 800f8e2:	2158      	movs	r1, #88	; 0x58
 800f8e4:	4809      	ldr	r0, [pc, #36]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f8e6:	f7ff ff29 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0xD, 0x1);
 800f8ea:	2301      	movs	r3, #1
 800f8ec:	220d      	movs	r2, #13
 800f8ee:	2158      	movs	r1, #88	; 0x58
 800f8f0:	4806      	ldr	r0, [pc, #24]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f8f2:	f7ff ff23 	bl	800f73c <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x09, 0);
 800f8f6:	2300      	movs	r3, #0
 800f8f8:	2209      	movs	r2, #9
 800f8fa:	2158      	movs	r1, #88	; 0x58
 800f8fc:	4803      	ldr	r0, [pc, #12]	; (800f90c <SN65DSI83_Send_Settings+0x198>)
 800f8fe:	f7ff ff1d 	bl	800f73c <SN65DSI83_WriteReg>
}
 800f902:	bf00      	nop
 800f904:	3708      	adds	r7, #8
 800f906:	46bd      	mov	sp, r7
 800f908:	bd80      	pop	{r7, pc}
 800f90a:	bf00      	nop
 800f90c:	2002b19c 	.word	0x2002b19c

0800f910 <DMA_Init>:
//uint8_t uBlox_inbuf[VISION_BUF_LEN] =
//{ };
extern vision_device  Pulse400_Module;

void DMA_Init (void)
{
 800f910:	b580      	push	{r7, lr}
 800f912:	af00      	add	r7, sp, #0
	DMA_UART_COM_EXP1_RX(Pulse400_Module.vision_inbuf, VISION_BUF_LEN);
 800f914:	4b06      	ldr	r3, [pc, #24]	; (800f930 <DMA_Init+0x20>)
 800f916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f918:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f91c:	4618      	mov	r0, r3
 800f91e:	f001 fa5d 	bl	8010ddc <DMA_UART_COM_EXP1_RX>
//	UBLOX_Module.vision_inbuf = uBlox_inbuf;
//	DMA_UART_Ublock_RX(UBLOX_Module.vision_inbuf, VISION_BUF_LEN);
//
//	if(System_Flags.System_HW_Rev > 2)
	DMA_UART_External_RX(Config_RX_Buffer, 9);
 800f922:	2109      	movs	r1, #9
 800f924:	4803      	ldr	r0, [pc, #12]	; (800f934 <DMA_Init+0x24>)
 800f926:	f001 facf 	bl	8010ec8 <DMA_UART_External_RX>

}
 800f92a:	bf00      	nop
 800f92c:	bd80      	pop	{r7, pc}
 800f92e:	bf00      	nop
 800f930:	2002aa0c 	.word	0x2002aa0c
 800f934:	20020d64 	.word	0x20020d64

0800f938 <I2C_BufferRead>:
{
	MX_I2C2_Init();
}

bool I2C_BufferRead(I2C_HandleTypeDef *hi2c, uint8_t* data, uint8_t DeviceAddr, uint8_t ReadAddr, uint8_t len)
{
 800f938:	b580      	push	{r7, lr}
 800f93a:	b088      	sub	sp, #32
 800f93c:	af04      	add	r7, sp, #16
 800f93e:	60f8      	str	r0, [r7, #12]
 800f940:	60b9      	str	r1, [r7, #8]
 800f942:	4611      	mov	r1, r2
 800f944:	461a      	mov	r2, r3
 800f946:	460b      	mov	r3, r1
 800f948:	71fb      	strb	r3, [r7, #7]
 800f94a:	4613      	mov	r3, r2
 800f94c:	71bb      	strb	r3, [r7, #6]
	if(HAL_I2C_Mem_Read(hi2c,DeviceAddr,ReadAddr,1,data,len,100) == HAL_OK)
 800f94e:	79fb      	ldrb	r3, [r7, #7]
 800f950:	b299      	uxth	r1, r3
 800f952:	79bb      	ldrb	r3, [r7, #6]
 800f954:	b298      	uxth	r0, r3
 800f956:	7e3b      	ldrb	r3, [r7, #24]
 800f958:	b29b      	uxth	r3, r3
 800f95a:	2264      	movs	r2, #100	; 0x64
 800f95c:	9202      	str	r2, [sp, #8]
 800f95e:	9301      	str	r3, [sp, #4]
 800f960:	68bb      	ldr	r3, [r7, #8]
 800f962:	9300      	str	r3, [sp, #0]
 800f964:	2301      	movs	r3, #1
 800f966:	4602      	mov	r2, r0
 800f968:	68f8      	ldr	r0, [r7, #12]
 800f96a:	f7f5 f835 	bl	80049d8 <HAL_I2C_Mem_Read>
 800f96e:	4603      	mov	r3, r0
 800f970:	2b00      	cmp	r3, #0
 800f972:	d101      	bne.n	800f978 <I2C_BufferRead+0x40>
		return true;
 800f974:	2301      	movs	r3, #1
 800f976:	e000      	b.n	800f97a <I2C_BufferRead+0x42>
	else
		return false;
 800f978:	2300      	movs	r3, #0
}
 800f97a:	4618      	mov	r0, r3
 800f97c:	3710      	adds	r7, #16
 800f97e:	46bd      	mov	sp, r7
 800f980:	bd80      	pop	{r7, pc}

0800f982 <I2C_ByteWrite>:

bool I2C_ByteWrite(I2C_HandleTypeDef *hi2c, uint8_t* data, uint8_t DeviceAddr,uint8_t WriteAddr)
{
 800f982:	b580      	push	{r7, lr}
 800f984:	b088      	sub	sp, #32
 800f986:	af04      	add	r7, sp, #16
 800f988:	60f8      	str	r0, [r7, #12]
 800f98a:	60b9      	str	r1, [r7, #8]
 800f98c:	4611      	mov	r1, r2
 800f98e:	461a      	mov	r2, r3
 800f990:	460b      	mov	r3, r1
 800f992:	71fb      	strb	r3, [r7, #7]
 800f994:	4613      	mov	r3, r2
 800f996:	71bb      	strb	r3, [r7, #6]

	if(HAL_I2C_Mem_Write(hi2c,DeviceAddr,WriteAddr,1,data,1,100) == HAL_OK)
 800f998:	79fb      	ldrb	r3, [r7, #7]
 800f99a:	b299      	uxth	r1, r3
 800f99c:	79bb      	ldrb	r3, [r7, #6]
 800f99e:	b29a      	uxth	r2, r3
 800f9a0:	2364      	movs	r3, #100	; 0x64
 800f9a2:	9302      	str	r3, [sp, #8]
 800f9a4:	2301      	movs	r3, #1
 800f9a6:	9301      	str	r3, [sp, #4]
 800f9a8:	68bb      	ldr	r3, [r7, #8]
 800f9aa:	9300      	str	r3, [sp, #0]
 800f9ac:	2301      	movs	r3, #1
 800f9ae:	68f8      	ldr	r0, [r7, #12]
 800f9b0:	f7f4 feec 	bl	800478c <HAL_I2C_Mem_Write>
 800f9b4:	4603      	mov	r3, r0
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d101      	bne.n	800f9be <I2C_ByteWrite+0x3c>
		return true;
 800f9ba:	2301      	movs	r3, #1
 800f9bc:	e000      	b.n	800f9c0 <I2C_ByteWrite+0x3e>
	else
		return false;
 800f9be:	2300      	movs	r3, #0
}
 800f9c0:	4618      	mov	r0, r3
 800f9c2:	3710      	adds	r7, #16
 800f9c4:	46bd      	mov	sp, r7
 800f9c6:	bd80      	pop	{r7, pc}

0800f9c8 <IO_Output_control>:
	return state;

}

void IO_Output_control(Output_Name_TypeDef Output, bool state)
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	b082      	sub	sp, #8
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	4603      	mov	r3, r0
 800f9d0:	460a      	mov	r2, r1
 800f9d2:	71fb      	strb	r3, [r7, #7]
 800f9d4:	4613      	mov	r3, r2
 800f9d6:	71bb      	strb	r3, [r7, #6]
	if(Output<Outputsn)
 800f9d8:	79fb      	ldrb	r3, [r7, #7]
 800f9da:	2b1e      	cmp	r3, #30
 800f9dc:	d81c      	bhi.n	800fa18 <IO_Output_control+0x50>
	{
		if(state)
 800f9de:	79bb      	ldrb	r3, [r7, #6]
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d00c      	beq.n	800f9fe <IO_Output_control+0x36>
			HAL_GPIO_WritePin(Outputs_PORT[Output], Outputs_PIN[Output], GPIO_PIN_RESET);
 800f9e4:	79fb      	ldrb	r3, [r7, #7]
 800f9e6:	4a12      	ldr	r2, [pc, #72]	; (800fa30 <IO_Output_control+0x68>)
 800f9e8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800f9ec:	79fb      	ldrb	r3, [r7, #7]
 800f9ee:	4a11      	ldr	r2, [pc, #68]	; (800fa34 <IO_Output_control+0x6c>)
 800f9f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f9f4:	2200      	movs	r2, #0
 800f9f6:	4619      	mov	r1, r3
 800f9f8:	f7f3 f9d6 	bl	8002da8 <HAL_GPIO_WritePin>
		IO_Expander_Output_Flags_Array[Output-Outputsn] = state;
		Set_ExpanderIO_Output_Bytes();
	}


}
 800f9fc:	e013      	b.n	800fa26 <IO_Output_control+0x5e>
			HAL_GPIO_WritePin(Outputs_PORT[Output], Outputs_PIN[Output], GPIO_PIN_SET);
 800f9fe:	79fb      	ldrb	r3, [r7, #7]
 800fa00:	4a0b      	ldr	r2, [pc, #44]	; (800fa30 <IO_Output_control+0x68>)
 800fa02:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800fa06:	79fb      	ldrb	r3, [r7, #7]
 800fa08:	4a0a      	ldr	r2, [pc, #40]	; (800fa34 <IO_Output_control+0x6c>)
 800fa0a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fa0e:	2201      	movs	r2, #1
 800fa10:	4619      	mov	r1, r3
 800fa12:	f7f3 f9c9 	bl	8002da8 <HAL_GPIO_WritePin>
}
 800fa16:	e006      	b.n	800fa26 <IO_Output_control+0x5e>
		IO_Expander_Output_Flags_Array[Output-Outputsn] = state;
 800fa18:	79fb      	ldrb	r3, [r7, #7]
 800fa1a:	3b1f      	subs	r3, #31
 800fa1c:	4906      	ldr	r1, [pc, #24]	; (800fa38 <IO_Output_control+0x70>)
 800fa1e:	79ba      	ldrb	r2, [r7, #6]
 800fa20:	54ca      	strb	r2, [r1, r3]
		Set_ExpanderIO_Output_Bytes();
 800fa22:	f7ff f935 	bl	800ec90 <Set_ExpanderIO_Output_Bytes>
}
 800fa26:	bf00      	nop
 800fa28:	3708      	adds	r7, #8
 800fa2a:	46bd      	mov	sp, r7
 800fa2c:	bd80      	pop	{r7, pc}
 800fa2e:	bf00      	nop
 800fa30:	20020038 	.word	0x20020038
 800fa34:	0801689c 	.word	0x0801689c
 800fa38:	20021028 	.word	0x20021028

0800fa3c <Init_769>:
 */

#include "F769_Init.h"

void Init_769(void)
{
 800fa3c:	b580      	push	{r7, lr}
 800fa3e:	af00      	add	r7, sp, #0
	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800fa40:	f7f0 fd82 	bl	8000548 <HAL_Init>


	/*==============================
	 *Start up delay
	 *-=============================-*/
	HAL_Delay(100);
 800fa44:	2064      	movs	r0, #100	; 0x64
 800fa46:	f7f0 fddd 	bl	8000604 <HAL_Delay>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800fa4a:	f000 f829 	bl	800faa0 <SystemClock_Config>

	/* Initialize all configured peripherals */

	MX_GPIO_Init();
 800fa4e:	f7fd fea7 	bl	800d7a0 <MX_GPIO_Init>

	UART_Init(COM_EXP1, 115200);
 800fa52:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800fa56:	2000      	movs	r0, #0
 800fa58:	f000 ff4c 	bl	80108f4 <UART_Init>
	//UART_Init(COM_EXP4,115200);

	//UART_Init(COM_External,115200);

	//=== Board support package (BSP) setup ===
	MX_FMC_Init();
 800fa5c:	f7fd fd7a 	bl	800d554 <MX_FMC_Init>
	DMA_Init ();
 800fa60:	f7ff ff56 	bl	800f910 <DMA_Init>


	MX_CAN1_Init();
 800fa64:	f7fd fb44 	bl	800d0f0 <MX_CAN1_Init>
	MX_CAN2_Init();
 800fa68:	f7fd fbb0 	bl	800d1cc <MX_CAN2_Init>
	MX_I2C2_Init();
 800fa6c:	f7fe f80e 	bl	800da8c <MX_I2C2_Init>
	MX_SPI2_Init();
 800fa70:	f7fe f8a4 	bl	800dbbc <MX_SPI2_Init>
	MX_SPI5_Init();
 800fa74:	f7fe f8e4 	bl	800dc40 <MX_SPI5_Init>

	MX_TIM3_Init();
 800fa78:	f7fe f98c 	bl	800dd94 <MX_TIM3_Init>
	MX_TIM5_Init(10);
 800fa7c:	200a      	movs	r0, #10
 800fa7e:	f7fe f9cf 	bl	800de20 <MX_TIM5_Init>


	UART_Init(COM_EXP2,115200);
 800fa82:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800fa86:	2004      	movs	r0, #4
 800fa88:	f000 ff34 	bl	80108f4 <UART_Init>
	DMA_Init();
 800fa8c:	f7ff ff40 	bl	800f910 <DMA_Init>

	/****************************************************************/
	//Initialise USB-OTG
	/****************************************************************/
	MX_USB_HOST_Init();
 800fa90:	f7fe fae8 	bl	800e064 <MX_USB_HOST_Init>
	MX_FATFS_Init();
 800fa94:	f7fd fd4c 	bl	800d530 <MX_FATFS_Init>
	 *-=============================-*/
	//MX_LWIP_Init();


	//MX_LWIP_Init();
	MCP23S17_CS_Init();
 800fa98:	f7ff f850 	bl	800eb3c <MCP23S17_CS_Init>

	//=== FMC Initialise ===


}
 800fa9c:	bf00      	nop
 800fa9e:	bd80      	pop	{r7, pc}

0800faa0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800faa0:	b580      	push	{r7, lr}
 800faa2:	b0b8      	sub	sp, #224	; 0xe0
 800faa4:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800faa6:	4a51      	ldr	r2, [pc, #324]	; (800fbec <SystemClock_Config+0x14c>)
 800faa8:	4b50      	ldr	r3, [pc, #320]	; (800fbec <SystemClock_Config+0x14c>)
 800faaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800faac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fab0:	6413      	str	r3, [r2, #64]	; 0x40
 800fab2:	4b4e      	ldr	r3, [pc, #312]	; (800fbec <SystemClock_Config+0x14c>)
 800fab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800faba:	607b      	str	r3, [r7, #4]
 800fabc:	687b      	ldr	r3, [r7, #4]

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800fabe:	4a4c      	ldr	r2, [pc, #304]	; (800fbf0 <SystemClock_Config+0x150>)
 800fac0:	4b4b      	ldr	r3, [pc, #300]	; (800fbf0 <SystemClock_Config+0x150>)
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800fac8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800facc:	6013      	str	r3, [r2, #0]
 800face:	4b48      	ldr	r3, [pc, #288]	; (800fbf0 <SystemClock_Config+0x150>)
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800fad6:	603b      	str	r3, [r7, #0]
 800fad8:	683b      	ldr	r3, [r7, #0]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800fada:	2301      	movs	r3, #1
 800fadc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800fae0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800fae4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800fae8:	2302      	movs	r3, #2
 800faea:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800faee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800faf2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 25;
 800faf6:	2319      	movs	r3, #25
 800faf8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 336;
 800fafc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800fb00:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800fb04:	2302      	movs	r3, #2
 800fb06:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = 7;
 800fb0a:	2307      	movs	r3, #7
 800fb0c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800fb10:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800fb14:	4618      	mov	r0, r3
 800fb16:	f7f6 f9bd 	bl	8005e94 <HAL_RCC_OscConfig>
 800fb1a:	4603      	mov	r3, r0
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	d003      	beq.n	800fb28 <SystemClock_Config+0x88>
	{
		_Error_Handler(__FILE__, __LINE__);
 800fb20:	216e      	movs	r1, #110	; 0x6e
 800fb22:	4834      	ldr	r0, [pc, #208]	; (800fbf4 <SystemClock_Config+0x154>)
 800fb24:	f003 fb56 	bl	80131d4 <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800fb28:	230f      	movs	r3, #15
 800fb2a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800fb2e:	2302      	movs	r3, #2
 800fb30:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800fb34:	2300      	movs	r3, #0
 800fb36:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800fb3a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800fb3e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800fb42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800fb46:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800fb4a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800fb4e:	2105      	movs	r1, #5
 800fb50:	4618      	mov	r0, r3
 800fb52:	f7f6 fc11 	bl	8006378 <HAL_RCC_ClockConfig>
 800fb56:	4603      	mov	r3, r0
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d003      	beq.n	800fb64 <SystemClock_Config+0xc4>
	{
		_Error_Handler(__FILE__, __LINE__);
 800fb5c:	217c      	movs	r1, #124	; 0x7c
 800fb5e:	4825      	ldr	r0, [pc, #148]	; (800fbf4 <SystemClock_Config+0x154>)
 800fb60:	f003 fb38 	bl	80131d4 <_Error_Handler>
	}

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_USART1
 800fb64:	4b24      	ldr	r3, [pc, #144]	; (800fbf8 <SystemClock_Config+0x158>)
 800fb66:	60bb      	str	r3, [r7, #8]
			|RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USART6
			|RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_UART5
			|RCC_PERIPHCLK_UART8|RCC_PERIPHCLK_I2C2
			|RCC_PERIPHCLK_CLK48;
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 394;
 800fb68:	f44f 73c5 	mov.w	r3, #394	; 0x18a
 800fb6c:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 800fb6e:	2307      	movs	r3, #7
 800fb70:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 800fb72:	2302      	movs	r3, #2
 800fb74:	623b      	str	r3, [r7, #32]
	PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 800fb76:	2300      	movs	r3, #0
 800fb78:	62bb      	str	r3, [r7, #40]	; 0x28
	PeriphClkInitStruct.PLLSAIDivQ = 1;
 800fb7a:	2301      	movs	r3, #1
 800fb7c:	633b      	str	r3, [r7, #48]	; 0x30
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 800fb7e:	2300      	movs	r3, #0
 800fb80:	637b      	str	r3, [r7, #52]	; 0x34
	PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800fb82:	2300      	movs	r3, #0
 800fb84:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800fb86:	2300      	movs	r3, #0
 800fb88:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	65bb      	str	r3, [r7, #88]	; 0x58
	PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 800fb8e:	2300      	movs	r3, #0
 800fb90:	65fb      	str	r3, [r7, #92]	; 0x5c
	PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 800fb92:	2300      	movs	r3, #0
 800fb94:	663b      	str	r3, [r7, #96]	; 0x60
	PeriphClkInitStruct.Uart8ClockSelection = RCC_UART8CLKSOURCE_PCLK1;
 800fb96:	2300      	movs	r3, #0
 800fb98:	66bb      	str	r3, [r7, #104]	; 0x68
	PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800fb9a:	2300      	movs	r3, #0
 800fb9c:	673b      	str	r3, [r7, #112]	; 0x70
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800fb9e:	2300      	movs	r3, #0
 800fba0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800fba4:	f107 0308 	add.w	r3, r7, #8
 800fba8:	4618      	mov	r0, r3
 800fbaa:	f7f6 fdb7 	bl	800671c <HAL_RCCEx_PeriphCLKConfig>
 800fbae:	4603      	mov	r3, r0
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d003      	beq.n	800fbbc <SystemClock_Config+0x11c>
	{
		_Error_Handler(__FILE__, __LINE__);
 800fbb4:	2194      	movs	r1, #148	; 0x94
 800fbb6:	480f      	ldr	r0, [pc, #60]	; (800fbf4 <SystemClock_Config+0x154>)
 800fbb8:	f003 fb0c 	bl	80131d4 <_Error_Handler>
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800fbbc:	f7f6 fd7a 	bl	80066b4 <HAL_RCC_GetHCLKFreq>
 800fbc0:	4602      	mov	r2, r0
 800fbc2:	4b0e      	ldr	r3, [pc, #56]	; (800fbfc <SystemClock_Config+0x15c>)
 800fbc4:	fba3 2302 	umull	r2, r3, r3, r2
 800fbc8:	099b      	lsrs	r3, r3, #6
 800fbca:	4618      	mov	r0, r3
 800fbcc:	f7f1 fb77 	bl	80012be <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800fbd0:	2004      	movs	r0, #4
 800fbd2:	f7f1 fb8f 	bl	80012f4 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800fbd6:	2200      	movs	r2, #0
 800fbd8:	2100      	movs	r1, #0
 800fbda:	f04f 30ff 	mov.w	r0, #4294967295
 800fbde:	f7f1 fb36 	bl	800124e <HAL_NVIC_SetPriority>
}
 800fbe2:	bf00      	nop
 800fbe4:	37e0      	adds	r7, #224	; 0xe0
 800fbe6:	46bd      	mov	sp, r7
 800fbe8:	bd80      	pop	{r7, pc}
 800fbea:	bf00      	nop
 800fbec:	40023800 	.word	0x40023800
 800fbf0:	40007000 	.word	0x40007000
 800fbf4:	08013ec0 	.word	0x08013ec0
 800fbf8:	0020af48 	.word	0x0020af48
 800fbfc:	10624dd3 	.word	0x10624dd3

0800fc00 <DSI_Init>:
static void LL_ConvertLineToRGB565(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode);

static enum framebuffer active = FRAMEBUFFER1;

DSI_StateTypeDef DSI_Init(LCD_OrientationTypeDef orientation)
{
 800fc00:	b580      	push	{r7, lr}
 800fc02:	b084      	sub	sp, #16
 800fc04:	af00      	add	r7, sp, #0
 800fc06:	4603      	mov	r3, r0
 800fc08:	71fb      	strb	r3, [r7, #7]
	MX_DSIHOST_DSI_Init();
 800fc0a:	f7fd fc47 	bl	800d49c <MX_DSIHOST_DSI_Init>
	 * its XRES signal (active low) */

	/* Timing parameters for all Video modes
	 * Set Timing parameters of LTDC depending on its chosen orientation
	 */
	if(orientation == LCD_ORIENTATION_PORTRAIT)
 800fc0e:	79fb      	ldrb	r3, [r7, #7]
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d108      	bne.n	800fc26 <DSI_Init+0x26>
	{
		lcd_x_size = 600;  /* 480 */
 800fc14:	4b3f      	ldr	r3, [pc, #252]	; (800fd14 <DSI_Init+0x114>)
 800fc16:	f44f 7216 	mov.w	r2, #600	; 0x258
 800fc1a:	601a      	str	r2, [r3, #0]
		lcd_y_size = 1024; /* 800 */
 800fc1c:	4b3e      	ldr	r3, [pc, #248]	; (800fd18 <DSI_Init+0x118>)
 800fc1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800fc22:	601a      	str	r2, [r3, #0]
 800fc24:	e007      	b.n	800fc36 <DSI_Init+0x36>
	}
	else
	{
		/* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
		lcd_x_size = 1024;  /* 800 */
 800fc26:	4b3b      	ldr	r3, [pc, #236]	; (800fd14 <DSI_Init+0x114>)
 800fc28:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800fc2c:	601a      	str	r2, [r3, #0]
		lcd_y_size = 600; /* 480 */
 800fc2e:	4b3a      	ldr	r3, [pc, #232]	; (800fd18 <DSI_Init+0x118>)
 800fc30:	f44f 7216 	mov.w	r2, #600	; 0x258
 800fc34:	601a      	str	r2, [r3, #0]
	}
	HACT = lcd_x_size;
 800fc36:	4b37      	ldr	r3, [pc, #220]	; (800fd14 <DSI_Init+0x114>)
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	60fb      	str	r3, [r7, #12]
	VACT = lcd_y_size;
 800fc3c:	4b36      	ldr	r3, [pc, #216]	; (800fd18 <DSI_Init+0x118>)
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	60bb      	str	r3, [r7, #8]

	hdsivideo_handle.VirtualChannelID = 0;
 800fc42:	4b36      	ldr	r3, [pc, #216]	; (800fd1c <DSI_Init+0x11c>)
 800fc44:	2200      	movs	r2, #0
 800fc46:	601a      	str	r2, [r3, #0]
	hdsivideo_handle.ColorCoding = ((uint32_t)0x00000005U);
 800fc48:	4b34      	ldr	r3, [pc, #208]	; (800fd1c <DSI_Init+0x11c>)
 800fc4a:	2205      	movs	r2, #5
 800fc4c:	605a      	str	r2, [r3, #4]
	hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
 800fc4e:	4b33      	ldr	r3, [pc, #204]	; (800fd1c <DSI_Init+0x11c>)
 800fc50:	2202      	movs	r2, #2
 800fc52:	621a      	str	r2, [r3, #32]
	hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_LOW;
 800fc54:	4b31      	ldr	r3, [pc, #196]	; (800fd1c <DSI_Init+0x11c>)
 800fc56:	2204      	movs	r2, #4
 800fc58:	61da      	str	r2, [r3, #28]
	hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_LOW; //TODO may cause problem
 800fc5a:	4b30      	ldr	r3, [pc, #192]	; (800fd1c <DSI_Init+0x11c>)
 800fc5c:	2201      	movs	r2, #1
 800fc5e:	625a      	str	r2, [r3, #36]	; 0x24
	hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 800fc60:	4b2e      	ldr	r3, [pc, #184]	; (800fd1c <DSI_Init+0x11c>)
 800fc62:	2202      	movs	r2, #2
 800fc64:	60da      	str	r2, [r3, #12]

	hdsivideo_handle.NullPacketSize = 0xFFF;
 800fc66:	4b2d      	ldr	r3, [pc, #180]	; (800fd1c <DSI_Init+0x11c>)
 800fc68:	f640 72ff 	movw	r2, #4095	; 0xfff
 800fc6c:	619a      	str	r2, [r3, #24]
	hdsivideo_handle.NumberOfChunks = 0;
 800fc6e:	4b2b      	ldr	r3, [pc, #172]	; (800fd1c <DSI_Init+0x11c>)
 800fc70:	2200      	movs	r2, #0
 800fc72:	615a      	str	r2, [r3, #20]
	hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */
 800fc74:	4a29      	ldr	r2, [pc, #164]	; (800fd1c <DSI_Init+0x11c>)
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	6113      	str	r3, [r2, #16]
	hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 800fc7a:	4b28      	ldr	r3, [pc, #160]	; (800fd1c <DSI_Init+0x11c>)
 800fc7c:	22e3      	movs	r2, #227	; 0xe3
 800fc7e:	629a      	str	r2, [r3, #40]	; 0x28
	hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 800fc80:	4b26      	ldr	r3, [pc, #152]	; (800fd1c <DSI_Init+0x11c>)
 800fc82:	f240 123f 	movw	r2, #319	; 0x13f
 800fc86:	62da      	str	r2, [r3, #44]	; 0x2c
	hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	f24f 4224 	movw	r2, #62500	; 0xf424
 800fc8e:	fb02 f203 	mul.w	r2, r2, r3
 800fc92:	4b23      	ldr	r3, [pc, #140]	; (800fd20 <DSI_Init+0x120>)
 800fc94:	4413      	add	r3, r2
 800fc96:	4a23      	ldr	r2, [pc, #140]	; (800fd24 <DSI_Init+0x124>)
 800fc98:	fba2 2303 	umull	r2, r3, r2, r3
 800fc9c:	0b5b      	lsrs	r3, r3, #13
 800fc9e:	4a1f      	ldr	r2, [pc, #124]	; (800fd1c <DSI_Init+0x11c>)
 800fca0:	6313      	str	r3, [r2, #48]	; 0x30
	hdsivideo_handle.VerticalSyncActive        = VSA;
 800fca2:	4b1e      	ldr	r3, [pc, #120]	; (800fd1c <DSI_Init+0x11c>)
 800fca4:	2264      	movs	r2, #100	; 0x64
 800fca6:	635a      	str	r2, [r3, #52]	; 0x34
	hdsivideo_handle.VerticalBackPorch         = VBP;
 800fca8:	4b1c      	ldr	r3, [pc, #112]	; (800fd1c <DSI_Init+0x11c>)
 800fcaa:	f44f 7216 	mov.w	r2, #600	; 0x258
 800fcae:	639a      	str	r2, [r3, #56]	; 0x38
	hdsivideo_handle.VerticalFrontPorch        = VFP;
 800fcb0:	4b1a      	ldr	r3, [pc, #104]	; (800fd1c <DSI_Init+0x11c>)
 800fcb2:	f44f 7216 	mov.w	r2, #600	; 0x258
 800fcb6:	63da      	str	r2, [r3, #60]	; 0x3c
//	hdsivideo_handle.HorizontalSyncActive      = 50;
	//hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;

	hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 800fcb8:	4a18      	ldr	r2, [pc, #96]	; (800fd1c <DSI_Init+0x11c>)
 800fcba:	68bb      	ldr	r3, [r7, #8]
 800fcbc:	6413      	str	r3, [r2, #64]	; 0x40
	/* Enable or disable sending LP command while streaming is active in video mode */
	hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 800fcbe:	4b17      	ldr	r3, [pc, #92]	; (800fd1c <DSI_Init+0x11c>)
 800fcc0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800fcc4:	645a      	str	r2, [r3, #68]	; 0x44

	/* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
	/* Only useful when sending LP packets is allowed while streaming is active in video mode */
	hdsivideo_handle.LPLargestPacketSize = 16;
 800fcc6:	4b15      	ldr	r3, [pc, #84]	; (800fd1c <DSI_Init+0x11c>)
 800fcc8:	2210      	movs	r2, #16
 800fcca:	649a      	str	r2, [r3, #72]	; 0x48

	/* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
	/* Only useful when sending LP packets is allowed while streaming is active in video mode */
	hdsivideo_handle.LPVACTLargestPacketSize = 0;
 800fccc:	4b13      	ldr	r3, [pc, #76]	; (800fd1c <DSI_Init+0x11c>)
 800fcce:	2200      	movs	r2, #0
 800fcd0:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
	/* while streaming is active in video mode                                                                         */
	hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 800fcd2:	4b12      	ldr	r3, [pc, #72]	; (800fd1c <DSI_Init+0x11c>)
 800fcd4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800fcd8:	651a      	str	r2, [r3, #80]	; 0x50
	hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 800fcda:	4b10      	ldr	r3, [pc, #64]	; (800fd1c <DSI_Init+0x11c>)
 800fcdc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800fce0:	655a      	str	r2, [r3, #84]	; 0x54
	hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 800fce2:	4b0e      	ldr	r3, [pc, #56]	; (800fd1c <DSI_Init+0x11c>)
 800fce4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800fce8:	659a      	str	r2, [r3, #88]	; 0x58
	hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 800fcea:	4b0c      	ldr	r3, [pc, #48]	; (800fd1c <DSI_Init+0x11c>)
 800fcec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800fcf0:	65da      	str	r2, [r3, #92]	; 0x5c
	hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 800fcf2:	4b0a      	ldr	r3, [pc, #40]	; (800fd1c <DSI_Init+0x11c>)
 800fcf4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800fcf8:	661a      	str	r2, [r3, #96]	; 0x60
	hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 800fcfa:	4b08      	ldr	r3, [pc, #32]	; (800fd1c <DSI_Init+0x11c>)
 800fcfc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800fd00:	665a      	str	r2, [r3, #100]	; 0x64

	/* Configure DSI Video mode timings with settings set above */
	HAL_DSI_ConfigVideoMode(&(hdsi), &(hdsivideo_handle));
 800fd02:	4906      	ldr	r1, [pc, #24]	; (800fd1c <DSI_Init+0x11c>)
 800fd04:	4808      	ldr	r0, [pc, #32]	; (800fd28 <DSI_Init+0x128>)
 800fd06:	f7f2 fb57 	bl	80023b8 <HAL_DSI_ConfigVideoMode>

	return LCD_OK;
 800fd0a:	2300      	movs	r3, #0
}
 800fd0c:	4618      	mov	r0, r3
 800fd0e:	3710      	adds	r7, #16
 800fd10:	46bd      	mov	sp, r7
 800fd12:	bd80      	pop	{r7, pc}
 800fd14:	20020680 	.word	0x20020680
 800fd18:	20020684 	.word	0x20020684
 800fd1c:	20020614 	.word	0x20020614
 800fd20:	016a6570 	.word	0x016a6570
 800fd24:	4c751ce3 	.word	0x4c751ce3
 800fd28:	2002ad14 	.word	0x2002ad14

0800fd2c <LTDC_Init>:

void LTDC_Init()
{
 800fd2c:	b580      	push	{r7, lr}
 800fd2e:	af00      	add	r7, sp, #0
	static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
	/* Timing Configuration */
	hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 800fd30:	4b21      	ldr	r3, [pc, #132]	; (800fdb8 <LTDC_Init+0x8c>)
 800fd32:	2263      	movs	r2, #99	; 0x63
 800fd34:	615a      	str	r2, [r3, #20]
	hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 800fd36:	4b20      	ldr	r3, [pc, #128]	; (800fdb8 <LTDC_Init+0x8c>)
 800fd38:	22ef      	movs	r2, #239	; 0xef
 800fd3a:	61da      	str	r2, [r3, #28]
	hltdc_discovery.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 800fd3c:	4b1f      	ldr	r3, [pc, #124]	; (800fdbc <LTDC_Init+0x90>)
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	33ef      	adds	r3, #239	; 0xef
 800fd42:	4a1d      	ldr	r2, [pc, #116]	; (800fdb8 <LTDC_Init+0x8c>)
 800fd44:	6253      	str	r3, [r2, #36]	; 0x24
	hltdc_discovery.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 800fd46:	4b1d      	ldr	r3, [pc, #116]	; (800fdbc <LTDC_Init+0x90>)
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	f203 137b 	addw	r3, r3, #379	; 0x17b
 800fd4e:	4a1a      	ldr	r2, [pc, #104]	; (800fdb8 <LTDC_Init+0x8c>)
 800fd50:	62d3      	str	r3, [r2, #44]	; 0x2c

	/* Initialize the LCD pixel width and pixel height */
	hltdc_discovery.LayerCfg->ImageWidth  = lcd_x_size;
 800fd52:	4b1a      	ldr	r3, [pc, #104]	; (800fdbc <LTDC_Init+0x90>)
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	4a18      	ldr	r2, [pc, #96]	; (800fdb8 <LTDC_Init+0x8c>)
 800fd58:	6613      	str	r3, [r2, #96]	; 0x60
	hltdc_discovery.LayerCfg->ImageHeight = lcd_y_size;
 800fd5a:	4b19      	ldr	r3, [pc, #100]	; (800fdc0 <LTDC_Init+0x94>)
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	4a16      	ldr	r2, [pc, #88]	; (800fdb8 <LTDC_Init+0x8c>)
 800fd60:	6653      	str	r3, [r2, #100]	; 0x64

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800fd62:	4b18      	ldr	r3, [pc, #96]	; (800fdc4 <LTDC_Init+0x98>)
 800fd64:	2208      	movs	r2, #8
 800fd66:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 800fd68:	4b16      	ldr	r3, [pc, #88]	; (800fdc4 <LTDC_Init+0x98>)
 800fd6a:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800fd6e:	615a      	str	r2, [r3, #20]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 7; //7
 800fd70:	4b14      	ldr	r3, [pc, #80]	; (800fdc4 <LTDC_Init+0x98>)
 800fd72:	2207      	movs	r2, #7
 800fd74:	61da      	str	r2, [r3, #28]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 800fd76:	4b13      	ldr	r3, [pc, #76]	; (800fdc4 <LTDC_Init+0x98>)
 800fd78:	2200      	movs	r2, #0
 800fd7a:	62da      	str	r2, [r3, #44]	; 0x2c
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 800fd7c:	4811      	ldr	r0, [pc, #68]	; (800fdc4 <LTDC_Init+0x98>)
 800fd7e:	f7f6 fccd 	bl	800671c <HAL_RCCEx_PeriphCLKConfig>

	/* Background value */
	hltdc_discovery.Init.Backcolor.Blue = 0;
 800fd82:	4b0d      	ldr	r3, [pc, #52]	; (800fdb8 <LTDC_Init+0x8c>)
 800fd84:	2200      	movs	r2, #0
 800fd86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	hltdc_discovery.Init.Backcolor.Green = 0;
 800fd8a:	4b0b      	ldr	r3, [pc, #44]	; (800fdb8 <LTDC_Init+0x8c>)
 800fd8c:	2200      	movs	r2, #0
 800fd8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	hltdc_discovery.Init.Backcolor.Red = 0;
 800fd92:	4b09      	ldr	r3, [pc, #36]	; (800fdb8 <LTDC_Init+0x8c>)
 800fd94:	2200      	movs	r2, #0
 800fd96:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800fd9a:	4b07      	ldr	r3, [pc, #28]	; (800fdb8 <LTDC_Init+0x8c>)
 800fd9c:	2200      	movs	r2, #0
 800fd9e:	611a      	str	r2, [r3, #16]
	hltdc_discovery.Instance = LTDC;
 800fda0:	4b05      	ldr	r3, [pc, #20]	; (800fdb8 <LTDC_Init+0x8c>)
 800fda2:	4a09      	ldr	r2, [pc, #36]	; (800fdc8 <LTDC_Init+0x9c>)
 800fda4:	601a      	str	r2, [r3, #0]

	/* Get LTDC Configuration from DSI Configuration */
	HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 800fda6:	4909      	ldr	r1, [pc, #36]	; (800fdcc <LTDC_Init+0xa0>)
 800fda8:	4803      	ldr	r0, [pc, #12]	; (800fdb8 <LTDC_Init+0x8c>)
 800fdaa:	f7f5 fe63 	bl	8005a74 <HAL_LTDCEx_StructInitFromVideoConfig>

	/* Initialize the LTDC */
	HAL_LTDC_Init(&hltdc_discovery);
 800fdae:	4802      	ldr	r0, [pc, #8]	; (800fdb8 <LTDC_Init+0x8c>)
 800fdb0:	f7f5 fad4 	bl	800535c <HAL_LTDC_Init>
	//HAL_LTDC_EnableDither(&hltdc_discovery);
	/* Enable the DSI host and wrapper after the LTDC initialization
     To avoid any synchronization issue, the DSI shall be started after enabling the LTDC */


}
 800fdb4:	bf00      	nop
 800fdb6:	bd80      	pop	{r7, pc}
 800fdb8:	2002be30 	.word	0x2002be30
 800fdbc:	20020680 	.word	0x20020680
 800fdc0:	20020684 	.word	0x20020684
 800fdc4:	200206a8 	.word	0x200206a8
 800fdc8:	40016800 	.word	0x40016800
 800fdcc:	20020614 	.word	0x20020614

0800fdd0 <BSP_LCD_Init>:


uint8_t BSP_LCD_Init()
{
 800fdd0:	b580      	push	{r7, lr}
 800fdd2:	b082      	sub	sp, #8
 800fdd4:	af00      	add	r7, sp, #0
	BSP_LCD_Reset();
 800fdd6:	f000 f85d 	bl	800fe94 <BSP_LCD_Reset>
	BSP_LCD_MspInit();
 800fdda:	f000 fb55 	bl	8010488 <BSP_LCD_MspInit>
	DSI_Init(LCD_ORIENTATION_LANDSCAPE);
 800fdde:	2001      	movs	r0, #1
 800fde0:	f7ff ff0e 	bl	800fc00 <DSI_Init>
	LTDC_Init();
 800fde4:	f7ff ffa2 	bl	800fd2c <LTDC_Init>
	HAL_DSI_Start(&hdsi);
 800fde8:	4824      	ldr	r0, [pc, #144]	; (800fe7c <BSP_LCD_Init+0xac>)
 800fdea:	f7f2 fce5 	bl	80027b8 <HAL_DSI_Start>
	SRAM_Init();
 800fdee:	f000 fd07 	bl	8010800 <SRAM_Init>

	/* fill framebuffers with black */
	for (int i = 0 ; i <  lcd_x_size*lcd_y_size  * 4 ; i++)
 800fdf2:	2300      	movs	r3, #0
 800fdf4:	607b      	str	r3, [r7, #4]
 800fdf6:	e007      	b.n	800fe08 <BSP_LCD_Init+0x38>
		((int8_t*)LCD_FRAMEBUFFER1_ADDR)[i] = 0x00;
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	f103 43c8 	add.w	r3, r3, #1677721600	; 0x64000000
 800fdfe:	2200      	movs	r2, #0
 800fe00:	701a      	strb	r2, [r3, #0]
	for (int i = 0 ; i <  lcd_x_size*lcd_y_size  * 4 ; i++)
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	3301      	adds	r3, #1
 800fe06:	607b      	str	r3, [r7, #4]
 800fe08:	4b1d      	ldr	r3, [pc, #116]	; (800fe80 <BSP_LCD_Init+0xb0>)
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	4a1d      	ldr	r2, [pc, #116]	; (800fe84 <BSP_LCD_Init+0xb4>)
 800fe0e:	6812      	ldr	r2, [r2, #0]
 800fe10:	fb02 f303 	mul.w	r3, r2, r3
 800fe14:	009a      	lsls	r2, r3, #2
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	429a      	cmp	r2, r3
 800fe1a:	d8ed      	bhi.n	800fdf8 <BSP_LCD_Init+0x28>
	for (int i = 0 ; i <  lcd_x_size*lcd_y_size  * 4 ; i++)
 800fe1c:	2300      	movs	r3, #0
 800fe1e:	603b      	str	r3, [r7, #0]
 800fe20:	e007      	b.n	800fe32 <BSP_LCD_Init+0x62>
		((int8_t*)LCD_FRAMEBUFFER2_ADDR)[i] = 0x00;
 800fe22:	683a      	ldr	r2, [r7, #0]
 800fe24:	4b18      	ldr	r3, [pc, #96]	; (800fe88 <BSP_LCD_Init+0xb8>)
 800fe26:	4413      	add	r3, r2
 800fe28:	2200      	movs	r2, #0
 800fe2a:	701a      	strb	r2, [r3, #0]
	for (int i = 0 ; i <  lcd_x_size*lcd_y_size  * 4 ; i++)
 800fe2c:	683b      	ldr	r3, [r7, #0]
 800fe2e:	3301      	adds	r3, #1
 800fe30:	603b      	str	r3, [r7, #0]
 800fe32:	4b13      	ldr	r3, [pc, #76]	; (800fe80 <BSP_LCD_Init+0xb0>)
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	4a13      	ldr	r2, [pc, #76]	; (800fe84 <BSP_LCD_Init+0xb4>)
 800fe38:	6812      	ldr	r2, [r2, #0]
 800fe3a:	fb02 f303 	mul.w	r3, r2, r3
 800fe3e:	009a      	lsls	r2, r3, #2
 800fe40:	683b      	ldr	r3, [r7, #0]
 800fe42:	429a      	cmp	r2, r3
 800fe44:	d8ed      	bhi.n	800fe22 <BSP_LCD_Init+0x52>

	/* Initialize the font */
	BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800fe46:	4811      	ldr	r0, [pc, #68]	; (800fe8c <BSP_LCD_Init+0xbc>)
 800fe48:	f000 f958 	bl	80100fc <BSP_LCD_SetFont>

	BSP_LCD_LayerDefaultInit(0, LCD_FRAMEBUFFER1_ADDR);
 800fe4c:	f04f 41c8 	mov.w	r1, #1677721600	; 0x64000000
 800fe50:	2000      	movs	r0, #0
 800fe52:	f000 f86f 	bl	800ff34 <BSP_LCD_LayerDefaultInit>
	//HAL_LTDC_EnableDither(&hltdc_discovery);
	active = FRAMEBUFFER1;
 800fe56:	4b0e      	ldr	r3, [pc, #56]	; (800fe90 <BSP_LCD_Init+0xc0>)
 800fe58:	2200      	movs	r2, #0
 800fe5a:	701a      	strb	r2, [r3, #0]
	//  BSP_LCD_LayerDefaultInit(0,   ImageArray);
	//BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS+LCD_FB_DATA_SIZE);
	BSP_LCD_SetLayerVisible (0, ENABLE);
 800fe5c:	2101      	movs	r1, #1
 800fe5e:	2000      	movs	r0, #0
 800fe60:	f000 f8d8 	bl	8010014 <BSP_LCD_SetLayerVisible>
	BSP_LCD_SetLayerVisible(1, DISABLE);
 800fe64:	2100      	movs	r1, #0
 800fe66:	2001      	movs	r0, #1
 800fe68:	f000 f8d4 	bl	8010014 <BSP_LCD_SetLayerVisible>
	/* Select the LCD Background Layer  */
	BSP_LCD_SelectLayer(0);
 800fe6c:	2000      	movs	r0, #0
 800fe6e:	f000 f8c1 	bl	800fff4 <BSP_LCD_SelectLayer>
	return LCD_OK;
 800fe72:	2300      	movs	r3, #0
}
 800fe74:	4618      	mov	r0, r3
 800fe76:	3708      	adds	r7, #8
 800fe78:	46bd      	mov	sp, r7
 800fe7a:	bd80      	pop	{r7, pc}
 800fe7c:	2002ad14 	.word	0x2002ad14
 800fe80:	20020680 	.word	0x20020680
 800fe84:	20020684 	.word	0x20020684
 800fe88:	64200000 	.word	0x64200000
 800fe8c:	20020010 	.word	0x20020010
 800fe90:	200206a4 	.word	0x200206a4

0800fe94 <BSP_LCD_Reset>:
 * @brief  BSP LCD Reset
 *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
 *         and desactivating it later.
 */
void BSP_LCD_Reset(void)
{
 800fe94:	b580      	push	{r7, lr}
 800fe96:	b086      	sub	sp, #24
 800fe98:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  gpio_init_structure;

	__HAL_RCC_GPIOJ_CLK_ENABLE();
 800fe9a:	4a18      	ldr	r2, [pc, #96]	; (800fefc <BSP_LCD_Reset+0x68>)
 800fe9c:	4b17      	ldr	r3, [pc, #92]	; (800fefc <BSP_LCD_Reset+0x68>)
 800fe9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fea0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800fea4:	6313      	str	r3, [r2, #48]	; 0x30
 800fea6:	4b15      	ldr	r3, [pc, #84]	; (800fefc <BSP_LCD_Reset+0x68>)
 800fea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800feaa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800feae:	603b      	str	r3, [r7, #0]
 800feb0:	683b      	ldr	r3, [r7, #0]

	/* Configure the GPIO on PJ15 */
	gpio_init_structure.Pin   = GPIO_PIN_15;
 800feb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800feb6:	607b      	str	r3, [r7, #4]
	gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800feb8:	2301      	movs	r3, #1
 800feba:	60bb      	str	r3, [r7, #8]
	gpio_init_structure.Pull  = GPIO_PULLUP;
 800febc:	2301      	movs	r3, #1
 800febe:	60fb      	str	r3, [r7, #12]
	gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 800fec0:	2303      	movs	r3, #3
 800fec2:	613b      	str	r3, [r7, #16]

	HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 800fec4:	1d3b      	adds	r3, r7, #4
 800fec6:	4619      	mov	r1, r3
 800fec8:	480d      	ldr	r0, [pc, #52]	; (800ff00 <BSP_LCD_Reset+0x6c>)
 800feca:	f7f2 fc9f 	bl	800280c <HAL_GPIO_Init>

	/* Activate XRES active low */
	HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_RESET);
 800fece:	2200      	movs	r2, #0
 800fed0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800fed4:	480a      	ldr	r0, [pc, #40]	; (800ff00 <BSP_LCD_Reset+0x6c>)
 800fed6:	f7f2 ff67 	bl	8002da8 <HAL_GPIO_WritePin>

	HAL_Delay(20); /* wait 20 ms */
 800feda:	2014      	movs	r0, #20
 800fedc:	f7f0 fb92 	bl	8000604 <HAL_Delay>

	/* Desactivate XRES */
	HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_SET);
 800fee0:	2201      	movs	r2, #1
 800fee2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800fee6:	4806      	ldr	r0, [pc, #24]	; (800ff00 <BSP_LCD_Reset+0x6c>)
 800fee8:	f7f2 ff5e 	bl	8002da8 <HAL_GPIO_WritePin>

	/* Wait for 10ms after releasing XRES before sending commands */
	HAL_Delay(10);
 800feec:	200a      	movs	r0, #10
 800feee:	f7f0 fb89 	bl	8000604 <HAL_Delay>
}
 800fef2:	bf00      	nop
 800fef4:	3718      	adds	r7, #24
 800fef6:	46bd      	mov	sp, r7
 800fef8:	bd80      	pop	{r7, pc}
 800fefa:	bf00      	nop
 800fefc:	40023800 	.word	0x40023800
 800ff00:	40022400 	.word	0x40022400

0800ff04 <BSP_LCD_GetXSize>:
/**
 * @brief  Gets the LCD X size.
 * @retval Used LCD X size
 */
uint32_t BSP_LCD_GetXSize(void)
{
 800ff04:	b480      	push	{r7}
 800ff06:	af00      	add	r7, sp, #0
	return (lcd_x_size);
 800ff08:	4b03      	ldr	r3, [pc, #12]	; (800ff18 <BSP_LCD_GetXSize+0x14>)
 800ff0a:	681b      	ldr	r3, [r3, #0]
}
 800ff0c:	4618      	mov	r0, r3
 800ff0e:	46bd      	mov	sp, r7
 800ff10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff14:	4770      	bx	lr
 800ff16:	bf00      	nop
 800ff18:	20020680 	.word	0x20020680

0800ff1c <BSP_LCD_GetYSize>:
/**
 * @brief  Gets the LCD Y size.
 * @retval Used LCD Y size
 */
uint32_t BSP_LCD_GetYSize(void)
{
 800ff1c:	b480      	push	{r7}
 800ff1e:	af00      	add	r7, sp, #0
	return (lcd_y_size);
 800ff20:	4b03      	ldr	r3, [pc, #12]	; (800ff30 <BSP_LCD_GetYSize+0x14>)
 800ff22:	681b      	ldr	r3, [r3, #0]
}
 800ff24:	4618      	mov	r0, r3
 800ff26:	46bd      	mov	sp, r7
 800ff28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff2c:	4770      	bx	lr
 800ff2e:	bf00      	nop
 800ff30:	20020684 	.word	0x20020684

0800ff34 <BSP_LCD_LayerDefaultInit>:
 * @param  LayerIndex: Layer foreground or background
 * @param  FB_Address: Layer frame buffer
 * @retval None
 */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 800ff34:	b580      	push	{r7, lr}
 800ff36:	b090      	sub	sp, #64	; 0x40
 800ff38:	af00      	add	r7, sp, #0
 800ff3a:	4603      	mov	r3, r0
 800ff3c:	6039      	str	r1, [r7, #0]
 800ff3e:	80fb      	strh	r3, [r7, #6]
	LCD_LayerCfgTypeDef  Layercfg;

	/* Layer Init */
	Layercfg.WindowX0 = 0;
 800ff40:	2300      	movs	r3, #0
 800ff42:	60fb      	str	r3, [r7, #12]
	Layercfg.WindowX1 = BSP_LCD_GetXSize();
 800ff44:	f7ff ffde 	bl	800ff04 <BSP_LCD_GetXSize>
 800ff48:	4603      	mov	r3, r0
 800ff4a:	613b      	str	r3, [r7, #16]
	Layercfg.WindowY0 = 0;
 800ff4c:	2300      	movs	r3, #0
 800ff4e:	617b      	str	r3, [r7, #20]
	Layercfg.WindowY1 = BSP_LCD_GetYSize();
 800ff50:	f7ff ffe4 	bl	800ff1c <BSP_LCD_GetYSize>
 800ff54:	4603      	mov	r3, r0
 800ff56:	61bb      	str	r3, [r7, #24]
	Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800ff58:	2302      	movs	r3, #2
 800ff5a:	61fb      	str	r3, [r7, #28]
	Layercfg.FBStartAdress = FB_Address;
 800ff5c:	683b      	ldr	r3, [r7, #0]
 800ff5e:	633b      	str	r3, [r7, #48]	; 0x30
	Layercfg.Alpha = 255;
 800ff60:	23ff      	movs	r3, #255	; 0xff
 800ff62:	623b      	str	r3, [r7, #32]

	Layercfg.Alpha0 = 0;
 800ff64:	2300      	movs	r3, #0
 800ff66:	627b      	str	r3, [r7, #36]	; 0x24
	Layercfg.Backcolor.Blue = 0;
 800ff68:	2300      	movs	r3, #0
 800ff6a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	Layercfg.Backcolor.Green = 0;
 800ff6e:	2300      	movs	r3, #0
 800ff70:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	Layercfg.Backcolor.Red = 0;
 800ff74:	2300      	movs	r3, #0
 800ff76:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800ff7a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800ff7e:	62bb      	str	r3, [r7, #40]	; 0x28
	Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800ff80:	2307      	movs	r3, #7
 800ff82:	62fb      	str	r3, [r7, #44]	; 0x2c
	Layercfg.ImageWidth = BSP_LCD_GetXSize();
 800ff84:	f7ff ffbe 	bl	800ff04 <BSP_LCD_GetXSize>
 800ff88:	4603      	mov	r3, r0
 800ff8a:	637b      	str	r3, [r7, #52]	; 0x34
	Layercfg.ImageHeight = BSP_LCD_GetYSize();
 800ff8c:	f7ff ffc6 	bl	800ff1c <BSP_LCD_GetYSize>
 800ff90:	4603      	mov	r3, r0
 800ff92:	63bb      	str	r3, [r7, #56]	; 0x38

	HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex);
 800ff94:	88fa      	ldrh	r2, [r7, #6]
 800ff96:	f107 030c 	add.w	r3, r7, #12
 800ff9a:	4619      	mov	r1, r3
 800ff9c:	4812      	ldr	r0, [pc, #72]	; (800ffe8 <BSP_LCD_LayerDefaultInit+0xb4>)
 800ff9e:	f7f5 fb83 	bl	80056a8 <HAL_LTDC_ConfigLayer>

	DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800ffa2:	88fa      	ldrh	r2, [r7, #6]
 800ffa4:	4911      	ldr	r1, [pc, #68]	; (800ffec <BSP_LCD_LayerDefaultInit+0xb8>)
 800ffa6:	4613      	mov	r3, r2
 800ffa8:	005b      	lsls	r3, r3, #1
 800ffaa:	4413      	add	r3, r2
 800ffac:	009b      	lsls	r3, r3, #2
 800ffae:	440b      	add	r3, r1
 800ffb0:	3304      	adds	r3, #4
 800ffb2:	f04f 32ff 	mov.w	r2, #4294967295
 800ffb6:	601a      	str	r2, [r3, #0]
	DrawProp[LayerIndex].pFont     = &Font24;
 800ffb8:	88fa      	ldrh	r2, [r7, #6]
 800ffba:	490c      	ldr	r1, [pc, #48]	; (800ffec <BSP_LCD_LayerDefaultInit+0xb8>)
 800ffbc:	4613      	mov	r3, r2
 800ffbe:	005b      	lsls	r3, r3, #1
 800ffc0:	4413      	add	r3, r2
 800ffc2:	009b      	lsls	r3, r3, #2
 800ffc4:	440b      	add	r3, r1
 800ffc6:	3308      	adds	r3, #8
 800ffc8:	4a09      	ldr	r2, [pc, #36]	; (800fff0 <BSP_LCD_LayerDefaultInit+0xbc>)
 800ffca:	601a      	str	r2, [r3, #0]
	DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 800ffcc:	88fa      	ldrh	r2, [r7, #6]
 800ffce:	4907      	ldr	r1, [pc, #28]	; (800ffec <BSP_LCD_LayerDefaultInit+0xb8>)
 800ffd0:	4613      	mov	r3, r2
 800ffd2:	005b      	lsls	r3, r3, #1
 800ffd4:	4413      	add	r3, r2
 800ffd6:	009b      	lsls	r3, r3, #2
 800ffd8:	440b      	add	r3, r1
 800ffda:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800ffde:	601a      	str	r2, [r3, #0]
}
 800ffe0:	bf00      	nop
 800ffe2:	3740      	adds	r7, #64	; 0x40
 800ffe4:	46bd      	mov	sp, r7
 800ffe6:	bd80      	pop	{r7, pc}
 800ffe8:	2002be30 	.word	0x2002be30
 800ffec:	2002068c 	.word	0x2002068c
 800fff0:	20020010 	.word	0x20020010

0800fff4 <BSP_LCD_SelectLayer>:
/**
 * @brief  Selects the LCD Layer.
 * @param  LayerIndex: Layer foreground or background
 */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 800fff4:	b480      	push	{r7}
 800fff6:	b083      	sub	sp, #12
 800fff8:	af00      	add	r7, sp, #0
 800fffa:	6078      	str	r0, [r7, #4]
	ActiveLayer = LayerIndex;
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	b2da      	uxtb	r2, r3
 8010000:	4b03      	ldr	r3, [pc, #12]	; (8010010 <BSP_LCD_SelectLayer+0x1c>)
 8010002:	701a      	strb	r2, [r3, #0]

}
 8010004:	bf00      	nop
 8010006:	370c      	adds	r7, #12
 8010008:	46bd      	mov	sp, r7
 801000a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801000e:	4770      	bx	lr
 8010010:	20020688 	.word	0x20020688

08010014 <BSP_LCD_SetLayerVisible>:
 *          This parameter can be one of the following values:
 *            @arg  ENABLE
 *            @arg  DISABLE
 */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState State)
{
 8010014:	b480      	push	{r7}
 8010016:	b083      	sub	sp, #12
 8010018:	af00      	add	r7, sp, #0
 801001a:	6078      	str	r0, [r7, #4]
 801001c:	460b      	mov	r3, r1
 801001e:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 8010020:	78fb      	ldrb	r3, [r7, #3]
 8010022:	2b01      	cmp	r3, #1
 8010024:	d113      	bne.n	801004e <BSP_LCD_SetLayerVisible+0x3a>
	{
		__HAL_LTDC_LAYER_ENABLE(&(hltdc_discovery), LayerIndex);
 8010026:	4b1a      	ldr	r3, [pc, #104]	; (8010090 <BSP_LCD_SetLayerVisible+0x7c>)
 8010028:	681b      	ldr	r3, [r3, #0]
 801002a:	461a      	mov	r2, r3
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	01db      	lsls	r3, r3, #7
 8010030:	4413      	add	r3, r2
 8010032:	3384      	adds	r3, #132	; 0x84
 8010034:	461a      	mov	r2, r3
 8010036:	4b16      	ldr	r3, [pc, #88]	; (8010090 <BSP_LCD_SetLayerVisible+0x7c>)
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	4619      	mov	r1, r3
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	01db      	lsls	r3, r3, #7
 8010040:	440b      	add	r3, r1
 8010042:	3384      	adds	r3, #132	; 0x84
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	f043 0301 	orr.w	r3, r3, #1
 801004a:	6013      	str	r3, [r2, #0]
 801004c:	e012      	b.n	8010074 <BSP_LCD_SetLayerVisible+0x60>
	}
	else
	{
		__HAL_LTDC_LAYER_DISABLE(&(hltdc_discovery), LayerIndex);
 801004e:	4b10      	ldr	r3, [pc, #64]	; (8010090 <BSP_LCD_SetLayerVisible+0x7c>)
 8010050:	681b      	ldr	r3, [r3, #0]
 8010052:	461a      	mov	r2, r3
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	01db      	lsls	r3, r3, #7
 8010058:	4413      	add	r3, r2
 801005a:	3384      	adds	r3, #132	; 0x84
 801005c:	461a      	mov	r2, r3
 801005e:	4b0c      	ldr	r3, [pc, #48]	; (8010090 <BSP_LCD_SetLayerVisible+0x7c>)
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	4619      	mov	r1, r3
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	01db      	lsls	r3, r3, #7
 8010068:	440b      	add	r3, r1
 801006a:	3384      	adds	r3, #132	; 0x84
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	f023 0301 	bic.w	r3, r3, #1
 8010072:	6013      	str	r3, [r2, #0]
	}
	__HAL_LTDC_RELOAD_CONFIG(&(hltdc_discovery));
 8010074:	4b06      	ldr	r3, [pc, #24]	; (8010090 <BSP_LCD_SetLayerVisible+0x7c>)
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	4a05      	ldr	r2, [pc, #20]	; (8010090 <BSP_LCD_SetLayerVisible+0x7c>)
 801007a:	6812      	ldr	r2, [r2, #0]
 801007c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 801007e:	f042 0201 	orr.w	r2, r2, #1
 8010082:	625a      	str	r2, [r3, #36]	; 0x24

}
 8010084:	bf00      	nop
 8010086:	370c      	adds	r7, #12
 8010088:	46bd      	mov	sp, r7
 801008a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801008e:	4770      	bx	lr
 8010090:	2002be30 	.word	0x2002be30

08010094 <BSP_LCD_SetTextColor>:
/**
 * @brief  Sets the LCD text color.
 * @param  Color: Text color code ARGB(8-8-8-8)
 */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8010094:	b480      	push	{r7}
 8010096:	b083      	sub	sp, #12
 8010098:	af00      	add	r7, sp, #0
 801009a:	6078      	str	r0, [r7, #4]
	DrawProp[ActiveLayer].TextColor = Color;
 801009c:	4b08      	ldr	r3, [pc, #32]	; (80100c0 <BSP_LCD_SetTextColor+0x2c>)
 801009e:	781b      	ldrb	r3, [r3, #0]
 80100a0:	4619      	mov	r1, r3
 80100a2:	4a08      	ldr	r2, [pc, #32]	; (80100c4 <BSP_LCD_SetTextColor+0x30>)
 80100a4:	460b      	mov	r3, r1
 80100a6:	005b      	lsls	r3, r3, #1
 80100a8:	440b      	add	r3, r1
 80100aa:	009b      	lsls	r3, r3, #2
 80100ac:	4413      	add	r3, r2
 80100ae:	687a      	ldr	r2, [r7, #4]
 80100b0:	601a      	str	r2, [r3, #0]
}
 80100b2:	bf00      	nop
 80100b4:	370c      	adds	r7, #12
 80100b6:	46bd      	mov	sp, r7
 80100b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100bc:	4770      	bx	lr
 80100be:	bf00      	nop
 80100c0:	20020688 	.word	0x20020688
 80100c4:	2002068c 	.word	0x2002068c

080100c8 <BSP_LCD_SetBackColor>:
/**
 * @brief  Sets the LCD background color.
 * @param  Color: Layer background color code ARGB(8-8-8-8)
 */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80100c8:	b480      	push	{r7}
 80100ca:	b083      	sub	sp, #12
 80100cc:	af00      	add	r7, sp, #0
 80100ce:	6078      	str	r0, [r7, #4]
	DrawProp[ActiveLayer].BackColor = Color;
 80100d0:	4b08      	ldr	r3, [pc, #32]	; (80100f4 <BSP_LCD_SetBackColor+0x2c>)
 80100d2:	781b      	ldrb	r3, [r3, #0]
 80100d4:	4619      	mov	r1, r3
 80100d6:	4a08      	ldr	r2, [pc, #32]	; (80100f8 <BSP_LCD_SetBackColor+0x30>)
 80100d8:	460b      	mov	r3, r1
 80100da:	005b      	lsls	r3, r3, #1
 80100dc:	440b      	add	r3, r1
 80100de:	009b      	lsls	r3, r3, #2
 80100e0:	4413      	add	r3, r2
 80100e2:	3304      	adds	r3, #4
 80100e4:	687a      	ldr	r2, [r7, #4]
 80100e6:	601a      	str	r2, [r3, #0]
}
 80100e8:	bf00      	nop
 80100ea:	370c      	adds	r7, #12
 80100ec:	46bd      	mov	sp, r7
 80100ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f2:	4770      	bx	lr
 80100f4:	20020688 	.word	0x20020688
 80100f8:	2002068c 	.word	0x2002068c

080100fc <BSP_LCD_SetFont>:
/**
 * @brief  Sets the LCD text font.
 * @param  fonts: Layer font to be used
 */
void BSP_LCD_SetFont(sFONT *fonts)
{
 80100fc:	b480      	push	{r7}
 80100fe:	b083      	sub	sp, #12
 8010100:	af00      	add	r7, sp, #0
 8010102:	6078      	str	r0, [r7, #4]
	DrawProp[ActiveLayer].pFont = fonts;
 8010104:	4b08      	ldr	r3, [pc, #32]	; (8010128 <BSP_LCD_SetFont+0x2c>)
 8010106:	781b      	ldrb	r3, [r3, #0]
 8010108:	4619      	mov	r1, r3
 801010a:	4a08      	ldr	r2, [pc, #32]	; (801012c <BSP_LCD_SetFont+0x30>)
 801010c:	460b      	mov	r3, r1
 801010e:	005b      	lsls	r3, r3, #1
 8010110:	440b      	add	r3, r1
 8010112:	009b      	lsls	r3, r3, #2
 8010114:	4413      	add	r3, r2
 8010116:	3308      	adds	r3, #8
 8010118:	687a      	ldr	r2, [r7, #4]
 801011a:	601a      	str	r2, [r3, #0]
}
 801011c:	bf00      	nop
 801011e:	370c      	adds	r7, #12
 8010120:	46bd      	mov	sp, r7
 8010122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010126:	4770      	bx	lr
 8010128:	20020688 	.word	0x20020688
 801012c:	2002068c 	.word	0x2002068c

08010130 <BSP_LCD_Clear>:
/**
 * @brief  Clears the whole currently active layer of LTDC.
 * @param  Color: Color of the background
 */
void BSP_LCD_Clear(uint32_t Color)
{
 8010130:	b5b0      	push	{r4, r5, r7, lr}
 8010132:	b084      	sub	sp, #16
 8010134:	af02      	add	r7, sp, #8
 8010136:	6078      	str	r0, [r7, #4]
	/* Clear the LCD */
	LL_FillBuffer(0, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8010138:	4b0f      	ldr	r3, [pc, #60]	; (8010178 <BSP_LCD_Clear+0x48>)
 801013a:	781b      	ldrb	r3, [r3, #0]
 801013c:	4619      	mov	r1, r3
 801013e:	4a0f      	ldr	r2, [pc, #60]	; (801017c <BSP_LCD_Clear+0x4c>)
 8010140:	2334      	movs	r3, #52	; 0x34
 8010142:	fb03 f301 	mul.w	r3, r3, r1
 8010146:	4413      	add	r3, r2
 8010148:	335c      	adds	r3, #92	; 0x5c
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	461c      	mov	r4, r3
 801014e:	f7ff fed9 	bl	800ff04 <BSP_LCD_GetXSize>
 8010152:	4605      	mov	r5, r0
 8010154:	f7ff fee2 	bl	800ff1c <BSP_LCD_GetYSize>
 8010158:	4602      	mov	r2, r0
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	9301      	str	r3, [sp, #4]
 801015e:	2300      	movs	r3, #0
 8010160:	9300      	str	r3, [sp, #0]
 8010162:	4613      	mov	r3, r2
 8010164:	462a      	mov	r2, r5
 8010166:	4621      	mov	r1, r4
 8010168:	2000      	movs	r0, #0
 801016a:	f000 faf9 	bl	8010760 <LL_FillBuffer>

}
 801016e:	bf00      	nop
 8010170:	3708      	adds	r7, #8
 8010172:	46bd      	mov	sp, r7
 8010174:	bdb0      	pop	{r4, r5, r7, pc}
 8010176:	bf00      	nop
 8010178:	20020688 	.word	0x20020688
 801017c:	2002be30 	.word	0x2002be30

08010180 <BSP_LCD_DisplayChar>:
 * @param  Ypos: Line where to display the character shape.
 * @param  Ascii: Character ascii code
 *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
 */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8010180:	b590      	push	{r4, r7, lr}
 8010182:	b083      	sub	sp, #12
 8010184:	af00      	add	r7, sp, #0
 8010186:	4603      	mov	r3, r0
 8010188:	80fb      	strh	r3, [r7, #6]
 801018a:	460b      	mov	r3, r1
 801018c:	80bb      	strh	r3, [r7, #4]
 801018e:	4613      	mov	r3, r2
 8010190:	70fb      	strb	r3, [r7, #3]
	DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8010192:	4b1d      	ldr	r3, [pc, #116]	; (8010208 <BSP_LCD_DisplayChar+0x88>)
 8010194:	781b      	ldrb	r3, [r3, #0]
 8010196:	4619      	mov	r1, r3
 8010198:	4a1c      	ldr	r2, [pc, #112]	; (801020c <BSP_LCD_DisplayChar+0x8c>)
 801019a:	460b      	mov	r3, r1
 801019c:	005b      	lsls	r3, r3, #1
 801019e:	440b      	add	r3, r1
 80101a0:	009b      	lsls	r3, r3, #2
 80101a2:	4413      	add	r3, r2
 80101a4:	3308      	adds	r3, #8
 80101a6:	681b      	ldr	r3, [r3, #0]
 80101a8:	681a      	ldr	r2, [r3, #0]
 80101aa:	78fb      	ldrb	r3, [r7, #3]
 80101ac:	f1a3 0120 	sub.w	r1, r3, #32
															 DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80101b0:	4b15      	ldr	r3, [pc, #84]	; (8010208 <BSP_LCD_DisplayChar+0x88>)
 80101b2:	781b      	ldrb	r3, [r3, #0]
 80101b4:	461c      	mov	r4, r3
 80101b6:	4815      	ldr	r0, [pc, #84]	; (801020c <BSP_LCD_DisplayChar+0x8c>)
 80101b8:	4623      	mov	r3, r4
 80101ba:	005b      	lsls	r3, r3, #1
 80101bc:	4423      	add	r3, r4
 80101be:	009b      	lsls	r3, r3, #2
 80101c0:	4403      	add	r3, r0
 80101c2:	3308      	adds	r3, #8
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	88db      	ldrh	r3, [r3, #6]
	DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80101c8:	fb03 f101 	mul.w	r1, r3, r1
															 DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80101cc:	4b0e      	ldr	r3, [pc, #56]	; (8010208 <BSP_LCD_DisplayChar+0x88>)
 80101ce:	781b      	ldrb	r3, [r3, #0]
 80101d0:	461c      	mov	r4, r3
 80101d2:	480e      	ldr	r0, [pc, #56]	; (801020c <BSP_LCD_DisplayChar+0x8c>)
 80101d4:	4623      	mov	r3, r4
 80101d6:	005b      	lsls	r3, r3, #1
 80101d8:	4423      	add	r3, r4
 80101da:	009b      	lsls	r3, r3, #2
 80101dc:	4403      	add	r3, r0
 80101de:	3308      	adds	r3, #8
 80101e0:	681b      	ldr	r3, [r3, #0]
 80101e2:	889b      	ldrh	r3, [r3, #4]
 80101e4:	3307      	adds	r3, #7
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	da00      	bge.n	80101ec <BSP_LCD_DisplayChar+0x6c>
 80101ea:	3307      	adds	r3, #7
 80101ec:	10db      	asrs	r3, r3, #3
 80101ee:	fb03 f301 	mul.w	r3, r3, r1
	DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80101f2:	441a      	add	r2, r3
 80101f4:	88b9      	ldrh	r1, [r7, #4]
 80101f6:	88fb      	ldrh	r3, [r7, #6]
 80101f8:	4618      	mov	r0, r3
 80101fa:	f000 f9f5 	bl	80105e8 <DrawChar>
}
 80101fe:	bf00      	nop
 8010200:	370c      	adds	r7, #12
 8010202:	46bd      	mov	sp, r7
 8010204:	bd90      	pop	{r4, r7, pc}
 8010206:	bf00      	nop
 8010208:	20020688 	.word	0x20020688
 801020c:	2002068c 	.word	0x2002068c

08010210 <BSP_LCD_DisplayStringAt>:
 *            @arg  CENTER_MODE
 *            @arg  RIGHT_MODE
 *            @arg  LEFT_MODE
 */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8010210:	b5b0      	push	{r4, r5, r7, lr}
 8010212:	b088      	sub	sp, #32
 8010214:	af00      	add	r7, sp, #0
 8010216:	60ba      	str	r2, [r7, #8]
 8010218:	461a      	mov	r2, r3
 801021a:	4603      	mov	r3, r0
 801021c:	81fb      	strh	r3, [r7, #14]
 801021e:	460b      	mov	r3, r1
 8010220:	81bb      	strh	r3, [r7, #12]
 8010222:	4613      	mov	r3, r2
 8010224:	71fb      	strb	r3, [r7, #7]
	uint16_t refcolumn = 1, i = 0;
 8010226:	2301      	movs	r3, #1
 8010228:	83fb      	strh	r3, [r7, #30]
 801022a:	2300      	movs	r3, #0
 801022c:	83bb      	strh	r3, [r7, #28]
	uint32_t size = 0, xsize = 0;
 801022e:	2300      	movs	r3, #0
 8010230:	61bb      	str	r3, [r7, #24]
 8010232:	2300      	movs	r3, #0
 8010234:	613b      	str	r3, [r7, #16]
	uint8_t  *ptr = Text;
 8010236:	68bb      	ldr	r3, [r7, #8]
 8010238:	617b      	str	r3, [r7, #20]

	/* Get the text size */
	while (*ptr++) size ++ ;
 801023a:	e002      	b.n	8010242 <BSP_LCD_DisplayStringAt+0x32>
 801023c:	69bb      	ldr	r3, [r7, #24]
 801023e:	3301      	adds	r3, #1
 8010240:	61bb      	str	r3, [r7, #24]
 8010242:	697b      	ldr	r3, [r7, #20]
 8010244:	1c5a      	adds	r2, r3, #1
 8010246:	617a      	str	r2, [r7, #20]
 8010248:	781b      	ldrb	r3, [r3, #0]
 801024a:	2b00      	cmp	r3, #0
 801024c:	d1f6      	bne.n	801023c <BSP_LCD_DisplayStringAt+0x2c>

	/* Characters number per line */
	xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 801024e:	f7ff fe59 	bl	800ff04 <BSP_LCD_GetXSize>
 8010252:	4b52      	ldr	r3, [pc, #328]	; (801039c <BSP_LCD_DisplayStringAt+0x18c>)
 8010254:	781b      	ldrb	r3, [r3, #0]
 8010256:	4619      	mov	r1, r3
 8010258:	4a51      	ldr	r2, [pc, #324]	; (80103a0 <BSP_LCD_DisplayStringAt+0x190>)
 801025a:	460b      	mov	r3, r1
 801025c:	005b      	lsls	r3, r3, #1
 801025e:	440b      	add	r3, r1
 8010260:	009b      	lsls	r3, r3, #2
 8010262:	4413      	add	r3, r2
 8010264:	3308      	adds	r3, #8
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	889b      	ldrh	r3, [r3, #4]
 801026a:	fbb0 f3f3 	udiv	r3, r0, r3
 801026e:	613b      	str	r3, [r7, #16]

	switch (Mode)
 8010270:	79fb      	ldrb	r3, [r7, #7]
 8010272:	2b02      	cmp	r3, #2
 8010274:	d01d      	beq.n	80102b2 <BSP_LCD_DisplayStringAt+0xa2>
 8010276:	2b03      	cmp	r3, #3
 8010278:	d018      	beq.n	80102ac <BSP_LCD_DisplayStringAt+0x9c>
 801027a:	2b01      	cmp	r3, #1
 801027c:	d130      	bne.n	80102e0 <BSP_LCD_DisplayStringAt+0xd0>
	{
	case CENTER_MODE:
	{
		refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 801027e:	693a      	ldr	r2, [r7, #16]
 8010280:	69bb      	ldr	r3, [r7, #24]
 8010282:	1ad2      	subs	r2, r2, r3
 8010284:	4b45      	ldr	r3, [pc, #276]	; (801039c <BSP_LCD_DisplayStringAt+0x18c>)
 8010286:	781b      	ldrb	r3, [r3, #0]
 8010288:	4618      	mov	r0, r3
 801028a:	4945      	ldr	r1, [pc, #276]	; (80103a0 <BSP_LCD_DisplayStringAt+0x190>)
 801028c:	4603      	mov	r3, r0
 801028e:	005b      	lsls	r3, r3, #1
 8010290:	4403      	add	r3, r0
 8010292:	009b      	lsls	r3, r3, #2
 8010294:	440b      	add	r3, r1
 8010296:	3308      	adds	r3, #8
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	889b      	ldrh	r3, [r3, #4]
 801029c:	fb03 f302 	mul.w	r3, r3, r2
 80102a0:	085b      	lsrs	r3, r3, #1
 80102a2:	b29a      	uxth	r2, r3
 80102a4:	89fb      	ldrh	r3, [r7, #14]
 80102a6:	4413      	add	r3, r2
 80102a8:	83fb      	strh	r3, [r7, #30]
		break;
 80102aa:	e01c      	b.n	80102e6 <BSP_LCD_DisplayStringAt+0xd6>
	}
	case LEFT_MODE:
	{
		refcolumn = Xpos;
 80102ac:	89fb      	ldrh	r3, [r7, #14]
 80102ae:	83fb      	strh	r3, [r7, #30]
		break;
 80102b0:	e019      	b.n	80102e6 <BSP_LCD_DisplayStringAt+0xd6>
	}
	case RIGHT_MODE:
	{
		refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80102b2:	693a      	ldr	r2, [r7, #16]
 80102b4:	69bb      	ldr	r3, [r7, #24]
 80102b6:	1ad3      	subs	r3, r2, r3
 80102b8:	b29a      	uxth	r2, r3
 80102ba:	4b38      	ldr	r3, [pc, #224]	; (801039c <BSP_LCD_DisplayStringAt+0x18c>)
 80102bc:	781b      	ldrb	r3, [r3, #0]
 80102be:	4618      	mov	r0, r3
 80102c0:	4937      	ldr	r1, [pc, #220]	; (80103a0 <BSP_LCD_DisplayStringAt+0x190>)
 80102c2:	4603      	mov	r3, r0
 80102c4:	005b      	lsls	r3, r3, #1
 80102c6:	4403      	add	r3, r0
 80102c8:	009b      	lsls	r3, r3, #2
 80102ca:	440b      	add	r3, r1
 80102cc:	3308      	adds	r3, #8
 80102ce:	681b      	ldr	r3, [r3, #0]
 80102d0:	889b      	ldrh	r3, [r3, #4]
 80102d2:	fb12 f303 	smulbb	r3, r2, r3
 80102d6:	b29a      	uxth	r2, r3
 80102d8:	89fb      	ldrh	r3, [r7, #14]
 80102da:	1ad3      	subs	r3, r2, r3
 80102dc:	83fb      	strh	r3, [r7, #30]
		break;
 80102de:	e002      	b.n	80102e6 <BSP_LCD_DisplayStringAt+0xd6>
	}
	default:
	{
		refcolumn = Xpos;
 80102e0:	89fb      	ldrh	r3, [r7, #14]
 80102e2:	83fb      	strh	r3, [r7, #30]
		break;
 80102e4:	bf00      	nop
	}
	}

	/* Check that the Start column is located in the screen */
	if ((refcolumn < 1) || (refcolumn >= 0x8000))
 80102e6:	8bfb      	ldrh	r3, [r7, #30]
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d003      	beq.n	80102f4 <BSP_LCD_DisplayStringAt+0xe4>
 80102ec:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	da1e      	bge.n	8010332 <BSP_LCD_DisplayStringAt+0x122>
	{
		refcolumn = 1;
 80102f4:	2301      	movs	r3, #1
 80102f6:	83fb      	strh	r3, [r7, #30]
	}

	//LTDC_Switch_Active_Layer();
	/* Send the string character by character on LCD */
	while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80102f8:	e01b      	b.n	8010332 <BSP_LCD_DisplayStringAt+0x122>
	{
		/* Display one character on LCD */
		BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 80102fa:	68bb      	ldr	r3, [r7, #8]
 80102fc:	781a      	ldrb	r2, [r3, #0]
 80102fe:	89b9      	ldrh	r1, [r7, #12]
 8010300:	8bfb      	ldrh	r3, [r7, #30]
 8010302:	4618      	mov	r0, r3
 8010304:	f7ff ff3c 	bl	8010180 <BSP_LCD_DisplayChar>
		/* Decrement the column position by 16 */
		refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8010308:	4b24      	ldr	r3, [pc, #144]	; (801039c <BSP_LCD_DisplayStringAt+0x18c>)
 801030a:	781b      	ldrb	r3, [r3, #0]
 801030c:	4619      	mov	r1, r3
 801030e:	4a24      	ldr	r2, [pc, #144]	; (80103a0 <BSP_LCD_DisplayStringAt+0x190>)
 8010310:	460b      	mov	r3, r1
 8010312:	005b      	lsls	r3, r3, #1
 8010314:	440b      	add	r3, r1
 8010316:	009b      	lsls	r3, r3, #2
 8010318:	4413      	add	r3, r2
 801031a:	3308      	adds	r3, #8
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	889a      	ldrh	r2, [r3, #4]
 8010320:	8bfb      	ldrh	r3, [r7, #30]
 8010322:	4413      	add	r3, r2
 8010324:	83fb      	strh	r3, [r7, #30]

		/* Point on the next character */
		Text++;
 8010326:	68bb      	ldr	r3, [r7, #8]
 8010328:	3301      	adds	r3, #1
 801032a:	60bb      	str	r3, [r7, #8]
		i++;
 801032c:	8bbb      	ldrh	r3, [r7, #28]
 801032e:	3301      	adds	r3, #1
 8010330:	83bb      	strh	r3, [r7, #28]
	while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8010332:	68bb      	ldr	r3, [r7, #8]
 8010334:	781b      	ldrb	r3, [r3, #0]
 8010336:	2b00      	cmp	r3, #0
 8010338:	bf14      	ite	ne
 801033a:	2301      	movne	r3, #1
 801033c:	2300      	moveq	r3, #0
 801033e:	b2dc      	uxtb	r4, r3
 8010340:	f7ff fde0 	bl	800ff04 <BSP_LCD_GetXSize>
 8010344:	4605      	mov	r5, r0
 8010346:	8bba      	ldrh	r2, [r7, #28]
 8010348:	4b14      	ldr	r3, [pc, #80]	; (801039c <BSP_LCD_DisplayStringAt+0x18c>)
 801034a:	781b      	ldrb	r3, [r3, #0]
 801034c:	4618      	mov	r0, r3
 801034e:	4914      	ldr	r1, [pc, #80]	; (80103a0 <BSP_LCD_DisplayStringAt+0x190>)
 8010350:	4603      	mov	r3, r0
 8010352:	005b      	lsls	r3, r3, #1
 8010354:	4403      	add	r3, r0
 8010356:	009b      	lsls	r3, r3, #2
 8010358:	440b      	add	r3, r1
 801035a:	3308      	adds	r3, #8
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	889b      	ldrh	r3, [r3, #4]
 8010360:	fb03 f302 	mul.w	r3, r3, r2
 8010364:	1aeb      	subs	r3, r5, r3
 8010366:	b29a      	uxth	r2, r3
 8010368:	4b0c      	ldr	r3, [pc, #48]	; (801039c <BSP_LCD_DisplayStringAt+0x18c>)
 801036a:	781b      	ldrb	r3, [r3, #0]
 801036c:	4618      	mov	r0, r3
 801036e:	490c      	ldr	r1, [pc, #48]	; (80103a0 <BSP_LCD_DisplayStringAt+0x190>)
 8010370:	4603      	mov	r3, r0
 8010372:	005b      	lsls	r3, r3, #1
 8010374:	4403      	add	r3, r0
 8010376:	009b      	lsls	r3, r3, #2
 8010378:	440b      	add	r3, r1
 801037a:	3308      	adds	r3, #8
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	889b      	ldrh	r3, [r3, #4]
 8010380:	429a      	cmp	r2, r3
 8010382:	bf2c      	ite	cs
 8010384:	2301      	movcs	r3, #1
 8010386:	2300      	movcc	r3, #0
 8010388:	b2db      	uxtb	r3, r3
 801038a:	4023      	ands	r3, r4
 801038c:	b2db      	uxtb	r3, r3
 801038e:	2b00      	cmp	r3, #0
 8010390:	d1b3      	bne.n	80102fa <BSP_LCD_DisplayStringAt+0xea>
	}

}
 8010392:	bf00      	nop
 8010394:	3720      	adds	r7, #32
 8010396:	46bd      	mov	sp, r7
 8010398:	bdb0      	pop	{r4, r5, r7, pc}
 801039a:	bf00      	nop
 801039c:	20020688 	.word	0x20020688
 80103a0:	2002068c 	.word	0x2002068c

080103a4 <BSP_LCD_FillRect>:
{
  LCD_FRAMEBUFFER1_ADDR,
  LCD_FRAMEBUFFER2_ADDR
};
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80103a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103a8:	b086      	sub	sp, #24
 80103aa:	af02      	add	r7, sp, #8
 80103ac:	4604      	mov	r4, r0
 80103ae:	4608      	mov	r0, r1
 80103b0:	4611      	mov	r1, r2
 80103b2:	461a      	mov	r2, r3
 80103b4:	4623      	mov	r3, r4
 80103b6:	80fb      	strh	r3, [r7, #6]
 80103b8:	4603      	mov	r3, r0
 80103ba:	80bb      	strh	r3, [r7, #4]
 80103bc:	460b      	mov	r3, r1
 80103be:	807b      	strh	r3, [r7, #2]
 80103c0:	4613      	mov	r3, r2
 80103c2:	803b      	strh	r3, [r7, #0]
	 uint32_t  Xaddress = 0;
 80103c4:	2300      	movs	r3, #0
 80103c6:	60fb      	str	r3, [r7, #12]

	  /* Set the text color */
	  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 80103c8:	4b25      	ldr	r3, [pc, #148]	; (8010460 <BSP_LCD_FillRect+0xbc>)
 80103ca:	781b      	ldrb	r3, [r3, #0]
 80103cc:	4619      	mov	r1, r3
 80103ce:	4a25      	ldr	r2, [pc, #148]	; (8010464 <BSP_LCD_FillRect+0xc0>)
 80103d0:	460b      	mov	r3, r1
 80103d2:	005b      	lsls	r3, r3, #1
 80103d4:	440b      	add	r3, r1
 80103d6:	009b      	lsls	r3, r3, #2
 80103d8:	4413      	add	r3, r2
 80103da:	681b      	ldr	r3, [r3, #0]
 80103dc:	4618      	mov	r0, r3
 80103de:	f7ff fe59 	bl	8010094 <BSP_LCD_SetTextColor>

	  /* Get the rectangle start address */
	  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80103e2:	4b1f      	ldr	r3, [pc, #124]	; (8010460 <BSP_LCD_FillRect+0xbc>)
 80103e4:	781b      	ldrb	r3, [r3, #0]
 80103e6:	4619      	mov	r1, r3
 80103e8:	4a1f      	ldr	r2, [pc, #124]	; (8010468 <BSP_LCD_FillRect+0xc4>)
 80103ea:	2334      	movs	r3, #52	; 0x34
 80103ec:	fb03 f301 	mul.w	r3, r3, r1
 80103f0:	4413      	add	r3, r2
 80103f2:	335c      	adds	r3, #92	; 0x5c
 80103f4:	681c      	ldr	r4, [r3, #0]
 80103f6:	f7ff fd85 	bl	800ff04 <BSP_LCD_GetXSize>
 80103fa:	4602      	mov	r2, r0
 80103fc:	88bb      	ldrh	r3, [r7, #4]
 80103fe:	fb03 f202 	mul.w	r2, r3, r2
 8010402:	88fb      	ldrh	r3, [r7, #6]
 8010404:	4413      	add	r3, r2
 8010406:	009b      	lsls	r3, r3, #2
 8010408:	4423      	add	r3, r4
 801040a:	60fb      	str	r3, [r7, #12]

	  /* Fill the rectangle */
	  while ((LTDC->CDSR & LTDC_CDSR_VSYNCS) == 0);
 801040c:	bf00      	nop
 801040e:	4b17      	ldr	r3, [pc, #92]	; (801046c <BSP_LCD_FillRect+0xc8>)
 8010410:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010412:	f003 0304 	and.w	r3, r3, #4
 8010416:	2b00      	cmp	r3, #0
 8010418:	d0f9      	beq.n	801040e <BSP_LCD_FillRect+0x6a>
	   LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Width, Height,(BSP_LCD_GetXSize()-Width), DrawProp[ActiveLayer].TextColor);
 801041a:	4b11      	ldr	r3, [pc, #68]	; (8010460 <BSP_LCD_FillRect+0xbc>)
 801041c:	781b      	ldrb	r3, [r3, #0]
 801041e:	4698      	mov	r8, r3
 8010420:	68fc      	ldr	r4, [r7, #12]
 8010422:	887d      	ldrh	r5, [r7, #2]
 8010424:	883e      	ldrh	r6, [r7, #0]
 8010426:	f7ff fd6d 	bl	800ff04 <BSP_LCD_GetXSize>
 801042a:	4602      	mov	r2, r0
 801042c:	887b      	ldrh	r3, [r7, #2]
 801042e:	1ad2      	subs	r2, r2, r3
 8010430:	4b0b      	ldr	r3, [pc, #44]	; (8010460 <BSP_LCD_FillRect+0xbc>)
 8010432:	781b      	ldrb	r3, [r3, #0]
 8010434:	4618      	mov	r0, r3
 8010436:	490b      	ldr	r1, [pc, #44]	; (8010464 <BSP_LCD_FillRect+0xc0>)
 8010438:	4603      	mov	r3, r0
 801043a:	005b      	lsls	r3, r3, #1
 801043c:	4403      	add	r3, r0
 801043e:	009b      	lsls	r3, r3, #2
 8010440:	440b      	add	r3, r1
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	9301      	str	r3, [sp, #4]
 8010446:	9200      	str	r2, [sp, #0]
 8010448:	4633      	mov	r3, r6
 801044a:	462a      	mov	r2, r5
 801044c:	4621      	mov	r1, r4
 801044e:	4640      	mov	r0, r8
 8010450:	f000 f986 	bl	8010760 <LL_FillBuffer>


	//BSP_LCD_SetLayerVisible (0, ENABLE);
}
 8010454:	bf00      	nop
 8010456:	3710      	adds	r7, #16
 8010458:	46bd      	mov	sp, r7
 801045a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801045e:	bf00      	nop
 8010460:	20020688 	.word	0x20020688
 8010464:	2002068c 	.word	0x2002068c
 8010468:	2002be30 	.word	0x2002be30
 801046c:	40016800 	.word	0x40016800

08010470 <BSP_LCD_DisplayOn>:
/**
 * @brief  Switch back on the display if was switched off by previous call of BSP_LCD_DisplayOff().
 *         Exit DSI ULPM mode if was allowed and configured in Dsi Configuration.
 */
void BSP_LCD_DisplayOn(void)
{
 8010470:	b580      	push	{r7, lr}
 8010472:	af00      	add	r7, sp, #0

	IO_Output_control(LCD_Power, On);
 8010474:	2101      	movs	r1, #1
 8010476:	202c      	movs	r0, #44	; 0x2c
 8010478:	f7ff faa6 	bl	800f9c8 <IO_Output_control>
	IO_Output_control(LCD_BL, Off);
 801047c:	2100      	movs	r1, #0
 801047e:	200d      	movs	r0, #13
 8010480:	f7ff faa2 	bl	800f9c8 <IO_Output_control>
	//IO_Output_control(LCD_BL, Off);

}
 8010484:	bf00      	nop
 8010486:	bd80      	pop	{r7, pc}

08010488 <BSP_LCD_MspInit>:
/**
 * @brief  Initialize the BSP LCD Msp.
 * Application can surcharge if needed this function implementation
 */
__weak void BSP_LCD_MspInit(void)
{
 8010488:	b580      	push	{r7, lr}
 801048a:	b084      	sub	sp, #16
 801048c:	af00      	add	r7, sp, #0
	/** @brief Enable the LTDC clock */
	__HAL_RCC_LTDC_CLK_ENABLE();
 801048e:	4a32      	ldr	r2, [pc, #200]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 8010490:	4b31      	ldr	r3, [pc, #196]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 8010492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010494:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8010498:	6453      	str	r3, [r2, #68]	; 0x44
 801049a:	4b2f      	ldr	r3, [pc, #188]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 801049c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801049e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80104a2:	60fb      	str	r3, [r7, #12]
 80104a4:	68fb      	ldr	r3, [r7, #12]

	/** @brief Toggle Sw reset of LTDC IP */
	__HAL_RCC_LTDC_FORCE_RESET();
 80104a6:	4a2c      	ldr	r2, [pc, #176]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 80104a8:	4b2b      	ldr	r3, [pc, #172]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 80104aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80104ac:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80104b0:	6253      	str	r3, [r2, #36]	; 0x24
	__HAL_RCC_LTDC_RELEASE_RESET();
 80104b2:	4a29      	ldr	r2, [pc, #164]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 80104b4:	4b28      	ldr	r3, [pc, #160]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 80104b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80104b8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80104bc:	6253      	str	r3, [r2, #36]	; 0x24

	/** @brief Enable the DMA2D clock */
	__HAL_RCC_DMA2D_CLK_ENABLE();
 80104be:	4a26      	ldr	r2, [pc, #152]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 80104c0:	4b25      	ldr	r3, [pc, #148]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 80104c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80104c4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80104c8:	6313      	str	r3, [r2, #48]	; 0x30
 80104ca:	4b23      	ldr	r3, [pc, #140]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 80104cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80104ce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80104d2:	60bb      	str	r3, [r7, #8]
 80104d4:	68bb      	ldr	r3, [r7, #8]

	/** @brief Toggle Sw reset of DMA2D IP */
	__HAL_RCC_DMA2D_FORCE_RESET();
 80104d6:	4a20      	ldr	r2, [pc, #128]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 80104d8:	4b1f      	ldr	r3, [pc, #124]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 80104da:	691b      	ldr	r3, [r3, #16]
 80104dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80104e0:	6113      	str	r3, [r2, #16]
	__HAL_RCC_DMA2D_RELEASE_RESET();
 80104e2:	4a1d      	ldr	r2, [pc, #116]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 80104e4:	4b1c      	ldr	r3, [pc, #112]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 80104e6:	691b      	ldr	r3, [r3, #16]
 80104e8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80104ec:	6113      	str	r3, [r2, #16]

	/** @brief Enable DSI Host and wrapper clocks */
	__HAL_RCC_DSI_CLK_ENABLE();
 80104ee:	4a1a      	ldr	r2, [pc, #104]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 80104f0:	4b19      	ldr	r3, [pc, #100]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 80104f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80104f4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80104f8:	6453      	str	r3, [r2, #68]	; 0x44
 80104fa:	4b17      	ldr	r3, [pc, #92]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 80104fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80104fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010502:	607b      	str	r3, [r7, #4]
 8010504:	687b      	ldr	r3, [r7, #4]

	/** @brief Soft Reset the DSI Host and wrapper */
	__HAL_RCC_DSI_FORCE_RESET();
 8010506:	4a14      	ldr	r2, [pc, #80]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 8010508:	4b13      	ldr	r3, [pc, #76]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 801050a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801050c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8010510:	6253      	str	r3, [r2, #36]	; 0x24
	__HAL_RCC_DSI_RELEASE_RESET();
 8010512:	4a11      	ldr	r2, [pc, #68]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 8010514:	4b10      	ldr	r3, [pc, #64]	; (8010558 <BSP_LCD_MspInit+0xd0>)
 8010516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010518:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 801051c:	6253      	str	r3, [r2, #36]	; 0x24

	/** @brief NVIC configuration for LTDC interrupt that is now enabled */
	HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 801051e:	2200      	movs	r2, #0
 8010520:	2103      	movs	r1, #3
 8010522:	2058      	movs	r0, #88	; 0x58
 8010524:	f7f0 fe93 	bl	800124e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8010528:	2058      	movs	r0, #88	; 0x58
 801052a:	f7f0 feac 	bl	8001286 <HAL_NVIC_EnableIRQ>

	/** @brief NVIC configuration for DMA2D interrupt that is now enabled */
	HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 801052e:	2200      	movs	r2, #0
 8010530:	2103      	movs	r1, #3
 8010532:	205a      	movs	r0, #90	; 0x5a
 8010534:	f7f0 fe8b 	bl	800124e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8010538:	205a      	movs	r0, #90	; 0x5a
 801053a:	f7f0 fea4 	bl	8001286 <HAL_NVIC_EnableIRQ>

	/** @brief NVIC configuration for DSI interrupt that is now enabled */
	HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 801053e:	2200      	movs	r2, #0
 8010540:	2103      	movs	r1, #3
 8010542:	2062      	movs	r0, #98	; 0x62
 8010544:	f7f0 fe83 	bl	800124e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DSI_IRQn);
 8010548:	2062      	movs	r0, #98	; 0x62
 801054a:	f7f0 fe9c 	bl	8001286 <HAL_NVIC_EnableIRQ>
}
 801054e:	bf00      	nop
 8010550:	3710      	adds	r7, #16
 8010552:	46bd      	mov	sp, r7
 8010554:	bd80      	pop	{r7, pc}
 8010556:	bf00      	nop
 8010558:	40023800 	.word	0x40023800

0801055c <BSP_LCD_DrawPixel>:
 * @param  Xpos: X position
 * @param  Ypos: Y position
 * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
 */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 801055c:	b5b0      	push	{r4, r5, r7, lr}
 801055e:	b084      	sub	sp, #16
 8010560:	af00      	add	r7, sp, #0
 8010562:	4603      	mov	r3, r0
 8010564:	603a      	str	r2, [r7, #0]
 8010566:	80fb      	strh	r3, [r7, #6]
 8010568:	460b      	mov	r3, r1
 801056a:	80bb      	strh	r3, [r7, #4]

	uint8_t B = (uint8_t)RGB_Code;
 801056c:	683b      	ldr	r3, [r7, #0]
 801056e:	73fb      	strb	r3, [r7, #15]
	uint8_t G = (uint8_t)(RGB_Code >> 8);
 8010570:	683b      	ldr	r3, [r7, #0]
 8010572:	0a1b      	lsrs	r3, r3, #8
 8010574:	73bb      	strb	r3, [r7, #14]
	uint8_t R = (uint8_t)(RGB_Code >> 16);
 8010576:	683b      	ldr	r3, [r7, #0]
 8010578:	0c1b      	lsrs	r3, r3, #16
 801057a:	737b      	strb	r3, [r7, #13]

	/* Write data value to all SDRAM memory */
	//  *(__IO uint16_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGBConvert(R,G,B);
	  *(__IO uint16_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGBConvert(R,G,B);
 801057c:	4b17      	ldr	r3, [pc, #92]	; (80105dc <BSP_LCD_DrawPixel+0x80>)
 801057e:	781b      	ldrb	r3, [r3, #0]
 8010580:	4619      	mov	r1, r3
 8010582:	4a17      	ldr	r2, [pc, #92]	; (80105e0 <BSP_LCD_DrawPixel+0x84>)
 8010584:	2334      	movs	r3, #52	; 0x34
 8010586:	fb03 f301 	mul.w	r3, r3, r1
 801058a:	4413      	add	r3, r2
 801058c:	335c      	adds	r3, #92	; 0x5c
 801058e:	681c      	ldr	r4, [r3, #0]
 8010590:	88bd      	ldrh	r5, [r7, #4]
 8010592:	f7ff fcb7 	bl	800ff04 <BSP_LCD_GetXSize>
 8010596:	4603      	mov	r3, r0
 8010598:	fb03 f205 	mul.w	r2, r3, r5
 801059c:	88fb      	ldrh	r3, [r7, #6]
 801059e:	4413      	add	r3, r2
 80105a0:	009b      	lsls	r3, r3, #2
 80105a2:	4423      	add	r3, r4
 80105a4:	4619      	mov	r1, r3
 80105a6:	7b7b      	ldrb	r3, [r7, #13]
 80105a8:	021b      	lsls	r3, r3, #8
 80105aa:	b21a      	sxth	r2, r3
 80105ac:	4b0d      	ldr	r3, [pc, #52]	; (80105e4 <BSP_LCD_DrawPixel+0x88>)
 80105ae:	4013      	ands	r3, r2
 80105b0:	b21a      	sxth	r2, r3
 80105b2:	7bbb      	ldrb	r3, [r7, #14]
 80105b4:	00db      	lsls	r3, r3, #3
 80105b6:	b21b      	sxth	r3, r3
 80105b8:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 80105bc:	b21b      	sxth	r3, r3
 80105be:	4313      	orrs	r3, r2
 80105c0:	b21a      	sxth	r2, r3
 80105c2:	7bfb      	ldrb	r3, [r7, #15]
 80105c4:	08db      	lsrs	r3, r3, #3
 80105c6:	b2db      	uxtb	r3, r3
 80105c8:	b21b      	sxth	r3, r3
 80105ca:	4313      	orrs	r3, r2
 80105cc:	b21b      	sxth	r3, r3
 80105ce:	b29b      	uxth	r3, r3
 80105d0:	800b      	strh	r3, [r1, #0]

}
 80105d2:	bf00      	nop
 80105d4:	3710      	adds	r7, #16
 80105d6:	46bd      	mov	sp, r7
 80105d8:	bdb0      	pop	{r4, r5, r7, pc}
 80105da:	bf00      	nop
 80105dc:	20020688 	.word	0x20020688
 80105e0:	2002be30 	.word	0x2002be30
 80105e4:	fffff800 	.word	0xfffff800

080105e8 <DrawChar>:
 * @param  Xpos: Line where to display the character shape
 * @param  Ypos: Start column address
 * @param  c: Pointer to the character data
 */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80105e8:	b580      	push	{r7, lr}
 80105ea:	b088      	sub	sp, #32
 80105ec:	af00      	add	r7, sp, #0
 80105ee:	4603      	mov	r3, r0
 80105f0:	603a      	str	r2, [r7, #0]
 80105f2:	80fb      	strh	r3, [r7, #6]
 80105f4:	460b      	mov	r3, r1
 80105f6:	80bb      	strh	r3, [r7, #4]

	uint32_t i = 0, j = 0;
 80105f8:	2300      	movs	r3, #0
 80105fa:	61fb      	str	r3, [r7, #28]
 80105fc:	2300      	movs	r3, #0
 80105fe:	61bb      	str	r3, [r7, #24]
	uint16_t height, width;
	uint8_t  offset;
	uint8_t  *pchar;
	uint32_t line;

	height = DrawProp[ActiveLayer].pFont->Height;
 8010600:	4b55      	ldr	r3, [pc, #340]	; (8010758 <DrawChar+0x170>)
 8010602:	781b      	ldrb	r3, [r3, #0]
 8010604:	4619      	mov	r1, r3
 8010606:	4a55      	ldr	r2, [pc, #340]	; (801075c <DrawChar+0x174>)
 8010608:	460b      	mov	r3, r1
 801060a:	005b      	lsls	r3, r3, #1
 801060c:	440b      	add	r3, r1
 801060e:	009b      	lsls	r3, r3, #2
 8010610:	4413      	add	r3, r2
 8010612:	3308      	adds	r3, #8
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	88db      	ldrh	r3, [r3, #6]
 8010618:	827b      	strh	r3, [r7, #18]
	width  = DrawProp[ActiveLayer].pFont->Width;
 801061a:	4b4f      	ldr	r3, [pc, #316]	; (8010758 <DrawChar+0x170>)
 801061c:	781b      	ldrb	r3, [r3, #0]
 801061e:	4619      	mov	r1, r3
 8010620:	4a4e      	ldr	r2, [pc, #312]	; (801075c <DrawChar+0x174>)
 8010622:	460b      	mov	r3, r1
 8010624:	005b      	lsls	r3, r3, #1
 8010626:	440b      	add	r3, r1
 8010628:	009b      	lsls	r3, r3, #2
 801062a:	4413      	add	r3, r2
 801062c:	3308      	adds	r3, #8
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	889b      	ldrh	r3, [r3, #4]
 8010632:	823b      	strh	r3, [r7, #16]

	offset =  8 *((width + 7)/8) -  width ;
 8010634:	8a3b      	ldrh	r3, [r7, #16]
 8010636:	3307      	adds	r3, #7
 8010638:	2b00      	cmp	r3, #0
 801063a:	da00      	bge.n	801063e <DrawChar+0x56>
 801063c:	3307      	adds	r3, #7
 801063e:	10db      	asrs	r3, r3, #3
 8010640:	b2db      	uxtb	r3, r3
 8010642:	00db      	lsls	r3, r3, #3
 8010644:	b2da      	uxtb	r2, r3
 8010646:	8a3b      	ldrh	r3, [r7, #16]
 8010648:	b2db      	uxtb	r3, r3
 801064a:	1ad3      	subs	r3, r2, r3
 801064c:	73fb      	strb	r3, [r7, #15]

	for(i = 0; i < height; i++)
 801064e:	2300      	movs	r3, #0
 8010650:	61fb      	str	r3, [r7, #28]
 8010652:	e078      	b.n	8010746 <DrawChar+0x15e>
	{
		pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8010654:	8a3b      	ldrh	r3, [r7, #16]
 8010656:	3307      	adds	r3, #7
 8010658:	2b00      	cmp	r3, #0
 801065a:	da00      	bge.n	801065e <DrawChar+0x76>
 801065c:	3307      	adds	r3, #7
 801065e:	10db      	asrs	r3, r3, #3
 8010660:	461a      	mov	r2, r3
 8010662:	69fb      	ldr	r3, [r7, #28]
 8010664:	fb03 f302 	mul.w	r3, r3, r2
 8010668:	683a      	ldr	r2, [r7, #0]
 801066a:	4413      	add	r3, r2
 801066c:	60bb      	str	r3, [r7, #8]

		switch(((width + 7)/8))
 801066e:	8a3b      	ldrh	r3, [r7, #16]
 8010670:	3307      	adds	r3, #7
 8010672:	2b00      	cmp	r3, #0
 8010674:	da00      	bge.n	8010678 <DrawChar+0x90>
 8010676:	3307      	adds	r3, #7
 8010678:	10db      	asrs	r3, r3, #3
 801067a:	2b01      	cmp	r3, #1
 801067c:	d002      	beq.n	8010684 <DrawChar+0x9c>
 801067e:	2b02      	cmp	r3, #2
 8010680:	d004      	beq.n	801068c <DrawChar+0xa4>
 8010682:	e00c      	b.n	801069e <DrawChar+0xb6>
		{

		case 1:
			line =  pchar[0];
 8010684:	68bb      	ldr	r3, [r7, #8]
 8010686:	781b      	ldrb	r3, [r3, #0]
 8010688:	617b      	str	r3, [r7, #20]
			break;
 801068a:	e016      	b.n	80106ba <DrawChar+0xd2>

		case 2:
			line =  (pchar[0]<< 8) | pchar[1];
 801068c:	68bb      	ldr	r3, [r7, #8]
 801068e:	781b      	ldrb	r3, [r3, #0]
 8010690:	021b      	lsls	r3, r3, #8
 8010692:	68ba      	ldr	r2, [r7, #8]
 8010694:	3201      	adds	r2, #1
 8010696:	7812      	ldrb	r2, [r2, #0]
 8010698:	4313      	orrs	r3, r2
 801069a:	617b      	str	r3, [r7, #20]
			break;
 801069c:	e00d      	b.n	80106ba <DrawChar+0xd2>

		case 3:
		default:
			line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 801069e:	68bb      	ldr	r3, [r7, #8]
 80106a0:	781b      	ldrb	r3, [r3, #0]
 80106a2:	041a      	lsls	r2, r3, #16
 80106a4:	68bb      	ldr	r3, [r7, #8]
 80106a6:	3301      	adds	r3, #1
 80106a8:	781b      	ldrb	r3, [r3, #0]
 80106aa:	021b      	lsls	r3, r3, #8
 80106ac:	4313      	orrs	r3, r2
 80106ae:	68ba      	ldr	r2, [r7, #8]
 80106b0:	3202      	adds	r2, #2
 80106b2:	7812      	ldrb	r2, [r2, #0]
 80106b4:	4313      	orrs	r3, r2
 80106b6:	617b      	str	r3, [r7, #20]
			break;
 80106b8:	bf00      	nop
		}

		for (j = 0; j < width; j++)
 80106ba:	2300      	movs	r3, #0
 80106bc:	61bb      	str	r3, [r7, #24]
 80106be:	e038      	b.n	8010732 <DrawChar+0x14a>
		{
			if(line & (1 << (width- j + offset- 1)))
 80106c0:	8a3a      	ldrh	r2, [r7, #16]
 80106c2:	69bb      	ldr	r3, [r7, #24]
 80106c4:	1ad2      	subs	r2, r2, r3
 80106c6:	7bfb      	ldrb	r3, [r7, #15]
 80106c8:	4413      	add	r3, r2
 80106ca:	3b01      	subs	r3, #1
 80106cc:	2201      	movs	r2, #1
 80106ce:	fa02 f303 	lsl.w	r3, r2, r3
 80106d2:	461a      	mov	r2, r3
 80106d4:	697b      	ldr	r3, [r7, #20]
 80106d6:	4013      	ands	r3, r2
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d013      	beq.n	8010704 <DrawChar+0x11c>
			{
				BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80106dc:	69bb      	ldr	r3, [r7, #24]
 80106de:	b29a      	uxth	r2, r3
 80106e0:	88fb      	ldrh	r3, [r7, #6]
 80106e2:	4413      	add	r3, r2
 80106e4:	b298      	uxth	r0, r3
 80106e6:	4b1c      	ldr	r3, [pc, #112]	; (8010758 <DrawChar+0x170>)
 80106e8:	781b      	ldrb	r3, [r3, #0]
 80106ea:	4619      	mov	r1, r3
 80106ec:	4a1b      	ldr	r2, [pc, #108]	; (801075c <DrawChar+0x174>)
 80106ee:	460b      	mov	r3, r1
 80106f0:	005b      	lsls	r3, r3, #1
 80106f2:	440b      	add	r3, r1
 80106f4:	009b      	lsls	r3, r3, #2
 80106f6:	4413      	add	r3, r2
 80106f8:	681a      	ldr	r2, [r3, #0]
 80106fa:	88bb      	ldrh	r3, [r7, #4]
 80106fc:	4619      	mov	r1, r3
 80106fe:	f7ff ff2d 	bl	801055c <BSP_LCD_DrawPixel>
 8010702:	e013      	b.n	801072c <DrawChar+0x144>
			}
			else
			{
				BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8010704:	69bb      	ldr	r3, [r7, #24]
 8010706:	b29a      	uxth	r2, r3
 8010708:	88fb      	ldrh	r3, [r7, #6]
 801070a:	4413      	add	r3, r2
 801070c:	b298      	uxth	r0, r3
 801070e:	4b12      	ldr	r3, [pc, #72]	; (8010758 <DrawChar+0x170>)
 8010710:	781b      	ldrb	r3, [r3, #0]
 8010712:	4619      	mov	r1, r3
 8010714:	4a11      	ldr	r2, [pc, #68]	; (801075c <DrawChar+0x174>)
 8010716:	460b      	mov	r3, r1
 8010718:	005b      	lsls	r3, r3, #1
 801071a:	440b      	add	r3, r1
 801071c:	009b      	lsls	r3, r3, #2
 801071e:	4413      	add	r3, r2
 8010720:	3304      	adds	r3, #4
 8010722:	681a      	ldr	r2, [r3, #0]
 8010724:	88bb      	ldrh	r3, [r7, #4]
 8010726:	4619      	mov	r1, r3
 8010728:	f7ff ff18 	bl	801055c <BSP_LCD_DrawPixel>
		for (j = 0; j < width; j++)
 801072c:	69bb      	ldr	r3, [r7, #24]
 801072e:	3301      	adds	r3, #1
 8010730:	61bb      	str	r3, [r7, #24]
 8010732:	8a3a      	ldrh	r2, [r7, #16]
 8010734:	69bb      	ldr	r3, [r7, #24]
 8010736:	429a      	cmp	r2, r3
 8010738:	d8c2      	bhi.n	80106c0 <DrawChar+0xd8>
			}
		}
		Ypos++;
 801073a:	88bb      	ldrh	r3, [r7, #4]
 801073c:	3301      	adds	r3, #1
 801073e:	80bb      	strh	r3, [r7, #4]
	for(i = 0; i < height; i++)
 8010740:	69fb      	ldr	r3, [r7, #28]
 8010742:	3301      	adds	r3, #1
 8010744:	61fb      	str	r3, [r7, #28]
 8010746:	8a7a      	ldrh	r2, [r7, #18]
 8010748:	69fb      	ldr	r3, [r7, #28]
 801074a:	429a      	cmp	r2, r3
 801074c:	d882      	bhi.n	8010654 <DrawChar+0x6c>
	}


}
 801074e:	bf00      	nop
 8010750:	3720      	adds	r7, #32
 8010752:	46bd      	mov	sp, r7
 8010754:	bd80      	pop	{r7, pc}
 8010756:	bf00      	nop
 8010758:	20020688 	.word	0x20020688
 801075c:	2002068c 	.word	0x2002068c

08010760 <LL_FillBuffer>:
 * @param  ySize: Buffer height
 * @param  OffLine: Offset
 * @param  ColorIndex: Color index
 */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 8010760:	b580      	push	{r7, lr}
 8010762:	b086      	sub	sp, #24
 8010764:	af02      	add	r7, sp, #8
 8010766:	60f8      	str	r0, [r7, #12]
 8010768:	60b9      	str	r1, [r7, #8]
 801076a:	607a      	str	r2, [r7, #4]
 801076c:	603b      	str	r3, [r7, #0]

	/* Register to memory mode with ARGB8888 as color Mode */
	hdma2d_discovery.Init.Mode         = DMA2D_R2M; //DMA2D_CR_MODE
 801076e:	4b16      	ldr	r3, [pc, #88]	; (80107c8 <LL_FillBuffer+0x68>)
 8010770:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8010774:	605a      	str	r2, [r3, #4]
	hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_RGB565;
 8010776:	4b14      	ldr	r3, [pc, #80]	; (80107c8 <LL_FillBuffer+0x68>)
 8010778:	2202      	movs	r2, #2
 801077a:	609a      	str	r2, [r3, #8]
	hdma2d_discovery.Init.OutputOffset = OffLine;
 801077c:	4a12      	ldr	r2, [pc, #72]	; (80107c8 <LL_FillBuffer+0x68>)
 801077e:	69bb      	ldr	r3, [r7, #24]
 8010780:	60d3      	str	r3, [r2, #12]

	hdma2d_discovery.Instance = DMA2D;
 8010782:	4b11      	ldr	r3, [pc, #68]	; (80107c8 <LL_FillBuffer+0x68>)
 8010784:	4a11      	ldr	r2, [pc, #68]	; (80107cc <LL_FillBuffer+0x6c>)
 8010786:	601a      	str	r2, [r3, #0]

	/* DMA2D Initialization */

	if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 8010788:	480f      	ldr	r0, [pc, #60]	; (80107c8 <LL_FillBuffer+0x68>)
 801078a:	f7f1 fa43 	bl	8001c14 <HAL_DMA2D_Init>
 801078e:	4603      	mov	r3, r0
 8010790:	2b00      	cmp	r3, #0
 8010792:	d115      	bne.n	80107c0 <LL_FillBuffer+0x60>
	{
		if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 8010794:	68f9      	ldr	r1, [r7, #12]
 8010796:	480c      	ldr	r0, [pc, #48]	; (80107c8 <LL_FillBuffer+0x68>)
 8010798:	f7f1 fbb2 	bl	8001f00 <HAL_DMA2D_ConfigLayer>
 801079c:	4603      	mov	r3, r0
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d10e      	bne.n	80107c0 <LL_FillBuffer+0x60>
		{
			if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80107a2:	68ba      	ldr	r2, [r7, #8]
 80107a4:	683b      	ldr	r3, [r7, #0]
 80107a6:	9300      	str	r3, [sp, #0]
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	69f9      	ldr	r1, [r7, #28]
 80107ac:	4806      	ldr	r0, [pc, #24]	; (80107c8 <LL_FillBuffer+0x68>)
 80107ae:	f7f1 fa93 	bl	8001cd8 <HAL_DMA2D_Start>
 80107b2:	4603      	mov	r3, r0
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d103      	bne.n	80107c0 <LL_FillBuffer+0x60>
			{
				  HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 80107b8:	210a      	movs	r1, #10
 80107ba:	4803      	ldr	r0, [pc, #12]	; (80107c8 <LL_FillBuffer+0x68>)
 80107bc:	f7f1 fab7 	bl	8001d2e <HAL_DMA2D_PollForTransfer>
			}
		}
	}


}
 80107c0:	bf00      	nop
 80107c2:	3710      	adds	r7, #16
 80107c4:	46bd      	mov	sp, r7
 80107c6:	bd80      	pop	{r7, pc}
 80107c8:	2002bdd8 	.word	0x2002bdd8
 80107cc:	4002b000 	.word	0x4002b000

080107d0 <SPI_Test>:
 * SPI_FailTypedef Enum
 *
 *-----------------------------------------*/

SPI_FailTypedef SPI_Test(void)
{
 80107d0:	b580      	push	{r7, lr}
 80107d2:	b082      	sub	sp, #8
 80107d4:	af00      	add	r7, sp, #0
//	uint16_t time_out = 0;

	/*****************************************************/
	//check if RTC times out
	/*****************************************************/
	select_RTC();
 80107d6:	f7fe f8d3 	bl	800e980 <select_RTC>

	for (uint8_t k = 0; k < 5; k++)
 80107da:	2300      	movs	r3, #0
 80107dc:	71fb      	strb	r3, [r7, #7]
 80107de:	e002      	b.n	80107e6 <SPI_Test+0x16>
 80107e0:	79fb      	ldrb	r3, [r7, #7]
 80107e2:	3301      	adds	r3, #1
 80107e4:	71fb      	strb	r3, [r7, #7]
 80107e6:	79fb      	ldrb	r3, [r7, #7]
 80107e8:	2b04      	cmp	r3, #4
 80107ea:	d9f9      	bls.n	80107e0 <SPI_Test+0x10>
//
//	for (k = 0; k < 5; k++)
//	{
//		;
//	}
	release_RTC();
 80107ec:	f7fe f8d0 	bl	800e990 <release_RTC>

	return NV_RAM_SPI_Test();
 80107f0:	f7fe fd8b 	bl	800f30a <NV_RAM_SPI_Test>
 80107f4:	4603      	mov	r3, r0


}
 80107f6:	4618      	mov	r0, r3
 80107f8:	3708      	adds	r7, #8
 80107fa:	46bd      	mov	sp, r7
 80107fc:	bd80      	pop	{r7, pc}
	...

08010800 <SRAM_Init>:
SRAM_HandleTypeDef SRAM_Dev;
FMC_NORSRAM_TimingTypeDef p;
FMC_NORSRAM_TimingTypeDef ex_p;

void SRAM_Init(void)
{
 8010800:	b580      	push	{r7, lr}
 8010802:	af00      	add	r7, sp, #0


	HAL_SRAM_DeInit(&SRAM_Dev);
 8010804:	4824      	ldr	r0, [pc, #144]	; (8010898 <SRAM_Init+0x98>)
 8010806:	f7f7 fa0f 	bl	8007c28 <HAL_SRAM_DeInit>

	SRAM_Dev.Instance = FMC_NORSRAM_DEVICE;
 801080a:	4b23      	ldr	r3, [pc, #140]	; (8010898 <SRAM_Init+0x98>)
 801080c:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8010810:	601a      	str	r2, [r3, #0]

	SRAM_Dev.Init.NSBank = FMC_NORSRAM_BANK2;
 8010812:	4b21      	ldr	r3, [pc, #132]	; (8010898 <SRAM_Init+0x98>)
 8010814:	2202      	movs	r2, #2
 8010816:	609a      	str	r2, [r3, #8]
	SRAM_Dev.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8010818:	4b1f      	ldr	r3, [pc, #124]	; (8010898 <SRAM_Init+0x98>)
 801081a:	2200      	movs	r2, #0
 801081c:	60da      	str	r2, [r3, #12]
	SRAM_Dev.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 801081e:	4b1e      	ldr	r3, [pc, #120]	; (8010898 <SRAM_Init+0x98>)
 8010820:	2200      	movs	r2, #0
 8010822:	611a      	str	r2, [r3, #16]
	SRAM_Dev.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8010824:	4b1c      	ldr	r3, [pc, #112]	; (8010898 <SRAM_Init+0x98>)
 8010826:	2210      	movs	r2, #16
 8010828:	615a      	str	r2, [r3, #20]
	SRAM_Dev.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 801082a:	4b1b      	ldr	r3, [pc, #108]	; (8010898 <SRAM_Init+0x98>)
 801082c:	2200      	movs	r2, #0
 801082e:	619a      	str	r2, [r3, #24]
	SRAM_Dev.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8010830:	4b19      	ldr	r3, [pc, #100]	; (8010898 <SRAM_Init+0x98>)
 8010832:	2200      	movs	r2, #0
 8010834:	631a      	str	r2, [r3, #48]	; 0x30
	SRAM_Dev.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8010836:	4b18      	ldr	r3, [pc, #96]	; (8010898 <SRAM_Init+0x98>)
 8010838:	2200      	movs	r2, #0
 801083a:	61da      	str	r2, [r3, #28]
	SRAM_Dev.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 801083c:	4b16      	ldr	r3, [pc, #88]	; (8010898 <SRAM_Init+0x98>)
 801083e:	2200      	movs	r2, #0
 8010840:	621a      	str	r2, [r3, #32]
	SRAM_Dev.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8010842:	4b15      	ldr	r3, [pc, #84]	; (8010898 <SRAM_Init+0x98>)
 8010844:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8010848:	625a      	str	r2, [r3, #36]	; 0x24
	SRAM_Dev.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 801084a:	4b13      	ldr	r3, [pc, #76]	; (8010898 <SRAM_Init+0x98>)
 801084c:	2200      	movs	r2, #0
 801084e:	629a      	str	r2, [r3, #40]	; 0x28
	SRAM_Dev.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8010850:	4b11      	ldr	r3, [pc, #68]	; (8010898 <SRAM_Init+0x98>)
 8010852:	2200      	movs	r2, #0
 8010854:	62da      	str	r2, [r3, #44]	; 0x2c
	SRAM_Dev.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8010856:	4b10      	ldr	r3, [pc, #64]	; (8010898 <SRAM_Init+0x98>)
 8010858:	2200      	movs	r2, #0
 801085a:	635a      	str	r2, [r3, #52]	; 0x34
	//	SRAM_Dev.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ASYNC;
	//	SRAM_Dev.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;

		p.AddressSetupTime = 2;
 801085c:	4b0f      	ldr	r3, [pc, #60]	; (801089c <SRAM_Init+0x9c>)
 801085e:	2202      	movs	r2, #2
 8010860:	601a      	str	r2, [r3, #0]
		p.AddressHoldTime = 1;
 8010862:	4b0e      	ldr	r3, [pc, #56]	; (801089c <SRAM_Init+0x9c>)
 8010864:	2201      	movs	r2, #1
 8010866:	605a      	str	r2, [r3, #4]
		p.DataSetupTime = 2;
 8010868:	4b0c      	ldr	r3, [pc, #48]	; (801089c <SRAM_Init+0x9c>)
 801086a:	2202      	movs	r2, #2
 801086c:	609a      	str	r2, [r3, #8]
		p.BusTurnAroundDuration = 1;
 801086e:	4b0b      	ldr	r3, [pc, #44]	; (801089c <SRAM_Init+0x9c>)
 8010870:	2201      	movs	r2, #1
 8010872:	60da      	str	r2, [r3, #12]
		p.CLKDivision = 2;
 8010874:	4b09      	ldr	r3, [pc, #36]	; (801089c <SRAM_Init+0x9c>)
 8010876:	2202      	movs	r2, #2
 8010878:	611a      	str	r2, [r3, #16]
		p.DataLatency = 1;
 801087a:	4b08      	ldr	r3, [pc, #32]	; (801089c <SRAM_Init+0x9c>)
 801087c:	2201      	movs	r2, #1
 801087e:	615a      	str	r2, [r3, #20]
		p.AccessMode = FMC_ACCESS_MODE_B;
 8010880:	4b06      	ldr	r3, [pc, #24]	; (801089c <SRAM_Init+0x9c>)
 8010882:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010886:	619a      	str	r2, [r3, #24]
//	p.DataSetupTime = 3;
//	p.BusTurnAroundDuration = 1;
//	p.CLKDivision = 2;
//	p.DataLatency = 1;

	HAL_SRAM_Init(&SRAM_Dev, &p, &ex_p);
 8010888:	4a05      	ldr	r2, [pc, #20]	; (80108a0 <SRAM_Init+0xa0>)
 801088a:	4904      	ldr	r1, [pc, #16]	; (801089c <SRAM_Init+0x9c>)
 801088c:	4802      	ldr	r0, [pc, #8]	; (8010898 <SRAM_Init+0x98>)
 801088e:	f7f7 f987 	bl	8007ba0 <HAL_SRAM_Init>


}
 8010892:	bf00      	nop
 8010894:	bd80      	pop	{r7, pc}
 8010896:	bf00      	nop
 8010898:	2002bed8 	.word	0x2002bed8
 801089c:	2002ba58 	.word	0x2002ba58
 80108a0:	2002ba74 	.word	0x2002ba74

080108a4 <TIM3_Stop>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM3_Stop(void)
{
 80108a4:	b580      	push	{r7, lr}
 80108a6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim3);
 80108a8:	4802      	ldr	r0, [pc, #8]	; (80108b4 <TIM3_Stop+0x10>)
 80108aa:	f7f7 fa20 	bl	8007cee <HAL_TIM_Base_Stop_IT>
}
 80108ae:	bf00      	nop
 80108b0:	bd80      	pop	{r7, pc}
 80108b2:	bf00      	nop
 80108b4:	2002b340 	.word	0x2002b340

080108b8 <TIM3_Start>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM3_Start(void)
{
 80108b8:	b580      	push	{r7, lr}
 80108ba:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3);
 80108bc:	4802      	ldr	r0, [pc, #8]	; (80108c8 <TIM3_Start+0x10>)
 80108be:	f7f7 f9fb 	bl	8007cb8 <HAL_TIM_Base_Start_IT>
}
 80108c2:	bf00      	nop
 80108c4:	bd80      	pop	{r7, pc}
 80108c6:	bf00      	nop
 80108c8:	2002b340 	.word	0x2002b340

080108cc <TIM4_Stop>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM4_Stop(void)
{
 80108cc:	b580      	push	{r7, lr}
 80108ce:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim4);
 80108d0:	4802      	ldr	r0, [pc, #8]	; (80108dc <TIM4_Stop+0x10>)
 80108d2:	f7f7 fa0c 	bl	8007cee <HAL_TIM_Base_Stop_IT>
}
 80108d6:	bf00      	nop
 80108d8:	bd80      	pop	{r7, pc}
 80108da:	bf00      	nop
 80108dc:	2002b2c0 	.word	0x2002b2c0

080108e0 <TIM4_Start>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM4_Start(void)
{
 80108e0:	b580      	push	{r7, lr}
 80108e2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 80108e4:	4802      	ldr	r0, [pc, #8]	; (80108f0 <TIM4_Start+0x10>)
 80108e6:	f7f7 f9e7 	bl	8007cb8 <HAL_TIM_Base_Start_IT>
}
 80108ea:	bf00      	nop
 80108ec:	bd80      	pop	{r7, pc}
 80108ee:	bf00      	nop
 80108f0:	2002b2c0 	.word	0x2002b2c0

080108f4 <UART_Init>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void UART_Init(COM_TypeDef COMx, uint32_t BaudRate)
{
 80108f4:	b580      	push	{r7, lr}
 80108f6:	b082      	sub	sp, #8
 80108f8:	af00      	add	r7, sp, #0
 80108fa:	4603      	mov	r3, r0
 80108fc:	6039      	str	r1, [r7, #0]
 80108fe:	71fb      	strb	r3, [r7, #7]

	HAL_UART_DeInit(&huartx[COMx]);
 8010900:	79fa      	ldrb	r2, [r7, #7]
 8010902:	4613      	mov	r3, r2
 8010904:	00db      	lsls	r3, r3, #3
 8010906:	1a9b      	subs	r3, r3, r2
 8010908:	011b      	lsls	r3, r3, #4
 801090a:	4a41      	ldr	r2, [pc, #260]	; (8010a10 <UART_Init+0x11c>)
 801090c:	4413      	add	r3, r2
 801090e:	4618      	mov	r0, r3
 8010910:	f7f8 fa75 	bl	8008dfe <HAL_UART_DeInit>
	huartx[COMx].Instance = COM_USART[COMx];
 8010914:	79fa      	ldrb	r2, [r7, #7]
 8010916:	79fb      	ldrb	r3, [r7, #7]
 8010918:	493e      	ldr	r1, [pc, #248]	; (8010a14 <UART_Init+0x120>)
 801091a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801091e:	483c      	ldr	r0, [pc, #240]	; (8010a10 <UART_Init+0x11c>)
 8010920:	4613      	mov	r3, r2
 8010922:	00db      	lsls	r3, r3, #3
 8010924:	1a9b      	subs	r3, r3, r2
 8010926:	011b      	lsls	r3, r3, #4
 8010928:	4403      	add	r3, r0
 801092a:	6019      	str	r1, [r3, #0]
	huartx[COMx].Init.BaudRate = BaudRate;
 801092c:	79fa      	ldrb	r2, [r7, #7]
 801092e:	4938      	ldr	r1, [pc, #224]	; (8010a10 <UART_Init+0x11c>)
 8010930:	4613      	mov	r3, r2
 8010932:	00db      	lsls	r3, r3, #3
 8010934:	1a9b      	subs	r3, r3, r2
 8010936:	011b      	lsls	r3, r3, #4
 8010938:	440b      	add	r3, r1
 801093a:	3304      	adds	r3, #4
 801093c:	683a      	ldr	r2, [r7, #0]
 801093e:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.WordLength = UART_WORDLENGTH_8B;
 8010940:	79fa      	ldrb	r2, [r7, #7]
 8010942:	4933      	ldr	r1, [pc, #204]	; (8010a10 <UART_Init+0x11c>)
 8010944:	4613      	mov	r3, r2
 8010946:	00db      	lsls	r3, r3, #3
 8010948:	1a9b      	subs	r3, r3, r2
 801094a:	011b      	lsls	r3, r3, #4
 801094c:	440b      	add	r3, r1
 801094e:	3308      	adds	r3, #8
 8010950:	2200      	movs	r2, #0
 8010952:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.StopBits = UART_STOPBITS_1;
 8010954:	79fa      	ldrb	r2, [r7, #7]
 8010956:	492e      	ldr	r1, [pc, #184]	; (8010a10 <UART_Init+0x11c>)
 8010958:	4613      	mov	r3, r2
 801095a:	00db      	lsls	r3, r3, #3
 801095c:	1a9b      	subs	r3, r3, r2
 801095e:	011b      	lsls	r3, r3, #4
 8010960:	440b      	add	r3, r1
 8010962:	330c      	adds	r3, #12
 8010964:	2200      	movs	r2, #0
 8010966:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.Parity = UART_PARITY_NONE;
 8010968:	79fa      	ldrb	r2, [r7, #7]
 801096a:	4929      	ldr	r1, [pc, #164]	; (8010a10 <UART_Init+0x11c>)
 801096c:	4613      	mov	r3, r2
 801096e:	00db      	lsls	r3, r3, #3
 8010970:	1a9b      	subs	r3, r3, r2
 8010972:	011b      	lsls	r3, r3, #4
 8010974:	440b      	add	r3, r1
 8010976:	3310      	adds	r3, #16
 8010978:	2200      	movs	r2, #0
 801097a:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.Mode = UART_MODE_TX_RX;
 801097c:	79fa      	ldrb	r2, [r7, #7]
 801097e:	4924      	ldr	r1, [pc, #144]	; (8010a10 <UART_Init+0x11c>)
 8010980:	4613      	mov	r3, r2
 8010982:	00db      	lsls	r3, r3, #3
 8010984:	1a9b      	subs	r3, r3, r2
 8010986:	011b      	lsls	r3, r3, #4
 8010988:	440b      	add	r3, r1
 801098a:	3314      	adds	r3, #20
 801098c:	220c      	movs	r2, #12
 801098e:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8010990:	79fa      	ldrb	r2, [r7, #7]
 8010992:	491f      	ldr	r1, [pc, #124]	; (8010a10 <UART_Init+0x11c>)
 8010994:	4613      	mov	r3, r2
 8010996:	00db      	lsls	r3, r3, #3
 8010998:	1a9b      	subs	r3, r3, r2
 801099a:	011b      	lsls	r3, r3, #4
 801099c:	440b      	add	r3, r1
 801099e:	3318      	adds	r3, #24
 80109a0:	2200      	movs	r2, #0
 80109a2:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80109a4:	79fa      	ldrb	r2, [r7, #7]
 80109a6:	491a      	ldr	r1, [pc, #104]	; (8010a10 <UART_Init+0x11c>)
 80109a8:	4613      	mov	r3, r2
 80109aa:	00db      	lsls	r3, r3, #3
 80109ac:	1a9b      	subs	r3, r3, r2
 80109ae:	011b      	lsls	r3, r3, #4
 80109b0:	440b      	add	r3, r1
 80109b2:	3320      	adds	r3, #32
 80109b4:	2200      	movs	r2, #0
 80109b6:	601a      	str	r2, [r3, #0]
	huartx[COMx].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80109b8:	79fa      	ldrb	r2, [r7, #7]
 80109ba:	4915      	ldr	r1, [pc, #84]	; (8010a10 <UART_Init+0x11c>)
 80109bc:	4613      	mov	r3, r2
 80109be:	00db      	lsls	r3, r3, #3
 80109c0:	1a9b      	subs	r3, r3, r2
 80109c2:	011b      	lsls	r3, r3, #4
 80109c4:	440b      	add	r3, r1
 80109c6:	3324      	adds	r3, #36	; 0x24
 80109c8:	2200      	movs	r2, #0
 80109ca:	601a      	str	r2, [r3, #0]
	HAL_UART_Init(&huartx[COMx]);
 80109cc:	79fa      	ldrb	r2, [r7, #7]
 80109ce:	4613      	mov	r3, r2
 80109d0:	00db      	lsls	r3, r3, #3
 80109d2:	1a9b      	subs	r3, r3, r2
 80109d4:	011b      	lsls	r3, r3, #4
 80109d6:	4a0e      	ldr	r2, [pc, #56]	; (8010a10 <UART_Init+0x11c>)
 80109d8:	4413      	add	r3, r2
 80109da:	4618      	mov	r0, r3
 80109dc:	f7f8 f9be 	bl	8008d5c <HAL_UART_Init>

	__HAL_UART_ENABLE_IT(&huartx[COMx], UART_IT_RXNE);
 80109e0:	79fa      	ldrb	r2, [r7, #7]
 80109e2:	490b      	ldr	r1, [pc, #44]	; (8010a10 <UART_Init+0x11c>)
 80109e4:	4613      	mov	r3, r2
 80109e6:	00db      	lsls	r3, r3, #3
 80109e8:	1a9b      	subs	r3, r3, r2
 80109ea:	011b      	lsls	r3, r3, #4
 80109ec:	440b      	add	r3, r1
 80109ee:	6819      	ldr	r1, [r3, #0]
 80109f0:	79fa      	ldrb	r2, [r7, #7]
 80109f2:	4807      	ldr	r0, [pc, #28]	; (8010a10 <UART_Init+0x11c>)
 80109f4:	4613      	mov	r3, r2
 80109f6:	00db      	lsls	r3, r3, #3
 80109f8:	1a9b      	subs	r3, r3, r2
 80109fa:	011b      	lsls	r3, r3, #4
 80109fc:	4403      	add	r3, r0
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	f043 0320 	orr.w	r3, r3, #32
 8010a06:	600b      	str	r3, [r1, #0]
}
 8010a08:	bf00      	nop
 8010a0a:	3708      	adds	r7, #8
 8010a0c:	46bd      	mov	sp, r7
 8010a0e:	bd80      	pop	{r7, pc}
 8010a10:	2002bf24 	.word	0x2002bf24
 8010a14:	200200b4 	.word	0x200200b4

08010a18 <HAL_UART_MspInit>:
	HAL_UART_Init(&huartx[COMx]);

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8010a18:	b580      	push	{r7, lr}
 8010a1a:	b08e      	sub	sp, #56	; 0x38
 8010a1c:	af00      	add	r7, sp, #0
 8010a1e:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct;
	if(uartHandle->Instance==UART4)
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	681b      	ldr	r3, [r3, #0]
 8010a24:	4a91      	ldr	r2, [pc, #580]	; (8010c6c <HAL_UART_MspInit+0x254>)
 8010a26:	4293      	cmp	r3, r2
 8010a28:	d136      	bne.n	8010a98 <HAL_UART_MspInit+0x80>
	{
		/* UART4 clock enable */
		__HAL_RCC_UART4_CLK_ENABLE();
 8010a2a:	4a91      	ldr	r2, [pc, #580]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010a2c:	4b90      	ldr	r3, [pc, #576]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a30:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010a34:	6413      	str	r3, [r2, #64]	; 0x40
 8010a36:	4b8e      	ldr	r3, [pc, #568]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8010a3e:	623b      	str	r3, [r7, #32]
 8010a40:	6a3b      	ldr	r3, [r7, #32]

		HAL_NVIC_SetPriority(UART4_IRQn, 0x0f, 0);
 8010a42:	2200      	movs	r2, #0
 8010a44:	210f      	movs	r1, #15
 8010a46:	2034      	movs	r0, #52	; 0x34
 8010a48:	f7f0 fc01 	bl	800124e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(UART4_IRQn);
 8010a4c:	2034      	movs	r0, #52	; 0x34
 8010a4e:	f7f0 fc1a 	bl	8001286 <HAL_NVIC_EnableIRQ>

		/**UART4 GPIO Configuration
    PI9     ------> UART4_RX
    PH13     ------> UART4_TX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8010a52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010a56:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010a58:	2302      	movs	r3, #2
 8010a5a:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010a5c:	2300      	movs	r3, #0
 8010a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010a60:	2303      	movs	r3, #3
 8010a62:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8010a64:	2308      	movs	r3, #8
 8010a66:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8010a68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010a6c:	4619      	mov	r1, r3
 8010a6e:	4881      	ldr	r0, [pc, #516]	; (8010c74 <HAL_UART_MspInit+0x25c>)
 8010a70:	f7f1 fecc 	bl	800280c <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_13;
 8010a74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010a78:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010a7a:	2302      	movs	r3, #2
 8010a7c:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010a7e:	2300      	movs	r3, #0
 8010a80:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010a82:	2303      	movs	r3, #3
 8010a84:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8010a86:	2308      	movs	r3, #8
 8010a88:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8010a8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010a8e:	4619      	mov	r1, r3
 8010a90:	4879      	ldr	r0, [pc, #484]	; (8010c78 <HAL_UART_MspInit+0x260>)
 8010a92:	f7f1 febb 	bl	800280c <HAL_GPIO_Init>

		/* USER CODE BEGIN USART6_MspInit 1 */

		/* USER CODE END USART6_MspInit 1 */
	}
}
 8010a96:	e0e4      	b.n	8010c62 <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==UART5)
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	4a77      	ldr	r2, [pc, #476]	; (8010c7c <HAL_UART_MspInit+0x264>)
 8010a9e:	4293      	cmp	r3, r2
 8010aa0:	d136      	bne.n	8010b10 <HAL_UART_MspInit+0xf8>
		__HAL_RCC_UART5_CLK_ENABLE();
 8010aa2:	4a73      	ldr	r2, [pc, #460]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010aa4:	4b72      	ldr	r3, [pc, #456]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010aa8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010aac:	6413      	str	r3, [r2, #64]	; 0x40
 8010aae:	4b70      	ldr	r3, [pc, #448]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ab2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010ab6:	61fb      	str	r3, [r7, #28]
 8010ab8:	69fb      	ldr	r3, [r7, #28]
		HAL_NVIC_SetPriority(UART5_IRQn, 0x0f, 0);
 8010aba:	2200      	movs	r2, #0
 8010abc:	210f      	movs	r1, #15
 8010abe:	2035      	movs	r0, #53	; 0x35
 8010ac0:	f7f0 fbc5 	bl	800124e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(UART5_IRQn);
 8010ac4:	2035      	movs	r0, #53	; 0x35
 8010ac6:	f7f0 fbde 	bl	8001286 <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_12;
 8010aca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010ace:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010ad0:	2302      	movs	r3, #2
 8010ad2:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010ad4:	2300      	movs	r3, #0
 8010ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010ad8:	2303      	movs	r3, #3
 8010ada:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8010adc:	2308      	movs	r3, #8
 8010ade:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010ae0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010ae4:	4619      	mov	r1, r3
 8010ae6:	4866      	ldr	r0, [pc, #408]	; (8010c80 <HAL_UART_MspInit+0x268>)
 8010ae8:	f7f1 fe90 	bl	800280c <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_8;
 8010aec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010af0:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010af2:	2302      	movs	r3, #2
 8010af4:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010af6:	2300      	movs	r3, #0
 8010af8:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010afa:	2303      	movs	r3, #3
 8010afc:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF7_UART5;
 8010afe:	2307      	movs	r3, #7
 8010b00:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010b02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010b06:	4619      	mov	r1, r3
 8010b08:	485e      	ldr	r0, [pc, #376]	; (8010c84 <HAL_UART_MspInit+0x26c>)
 8010b0a:	f7f1 fe7f 	bl	800280c <HAL_GPIO_Init>
}
 8010b0e:	e0a8      	b.n	8010c62 <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==UART8)
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	681b      	ldr	r3, [r3, #0]
 8010b14:	4a5c      	ldr	r2, [pc, #368]	; (8010c88 <HAL_UART_MspInit+0x270>)
 8010b16:	4293      	cmp	r3, r2
 8010b18:	d124      	bne.n	8010b64 <HAL_UART_MspInit+0x14c>
		__HAL_RCC_UART8_CLK_ENABLE();
 8010b1a:	4a55      	ldr	r2, [pc, #340]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010b1c:	4b54      	ldr	r3, [pc, #336]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b20:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8010b24:	6413      	str	r3, [r2, #64]	; 0x40
 8010b26:	4b52      	ldr	r3, [pc, #328]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b2a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010b2e:	61bb      	str	r3, [r7, #24]
 8010b30:	69bb      	ldr	r3, [r7, #24]
		HAL_NVIC_SetPriority(UART8_IRQn, 0x0f, 0);
 8010b32:	2200      	movs	r2, #0
 8010b34:	210f      	movs	r1, #15
 8010b36:	2053      	movs	r0, #83	; 0x53
 8010b38:	f7f0 fb89 	bl	800124e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(UART8_IRQn);
 8010b3c:	2053      	movs	r0, #83	; 0x53
 8010b3e:	f7f0 fba2 	bl	8001286 <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8010b42:	2303      	movs	r3, #3
 8010b44:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010b46:	2302      	movs	r3, #2
 8010b48:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010b4e:	2303      	movs	r3, #3
 8010b50:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8010b52:	2308      	movs	r3, #8
 8010b54:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8010b56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010b5a:	4619      	mov	r1, r3
 8010b5c:	484b      	ldr	r0, [pc, #300]	; (8010c8c <HAL_UART_MspInit+0x274>)
 8010b5e:	f7f1 fe55 	bl	800280c <HAL_GPIO_Init>
}
 8010b62:	e07e      	b.n	8010c62 <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==USART1)
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	4a49      	ldr	r2, [pc, #292]	; (8010c90 <HAL_UART_MspInit+0x278>)
 8010b6a:	4293      	cmp	r3, r2
 8010b6c:	d125      	bne.n	8010bba <HAL_UART_MspInit+0x1a2>
		__HAL_RCC_USART1_CLK_ENABLE();
 8010b6e:	4a40      	ldr	r2, [pc, #256]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010b70:	4b3f      	ldr	r3, [pc, #252]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010b74:	f043 0310 	orr.w	r3, r3, #16
 8010b78:	6453      	str	r3, [r2, #68]	; 0x44
 8010b7a:	4b3d      	ldr	r3, [pc, #244]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010b7e:	f003 0310 	and.w	r3, r3, #16
 8010b82:	617b      	str	r3, [r7, #20]
 8010b84:	697b      	ldr	r3, [r7, #20]
		HAL_NVIC_SetPriority(USART1_IRQn, 0x0F, 0);
 8010b86:	2200      	movs	r2, #0
 8010b88:	210f      	movs	r1, #15
 8010b8a:	2025      	movs	r0, #37	; 0x25
 8010b8c:	f7f0 fb5f 	bl	800124e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 8010b90:	2025      	movs	r0, #37	; 0x25
 8010b92:	f7f0 fb78 	bl	8001286 <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 8010b96:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8010b9a:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010b9c:	2302      	movs	r3, #2
 8010b9e:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010ba0:	2300      	movs	r3, #0
 8010ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010ba4:	2303      	movs	r3, #3
 8010ba6:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8010ba8:	2304      	movs	r3, #4
 8010baa:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010bac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010bb0:	4619      	mov	r1, r3
 8010bb2:	4834      	ldr	r0, [pc, #208]	; (8010c84 <HAL_UART_MspInit+0x26c>)
 8010bb4:	f7f1 fe2a 	bl	800280c <HAL_GPIO_Init>
}
 8010bb8:	e053      	b.n	8010c62 <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==USART3)
 8010bba:	687b      	ldr	r3, [r7, #4]
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	4a35      	ldr	r2, [pc, #212]	; (8010c94 <HAL_UART_MspInit+0x27c>)
 8010bc0:	4293      	cmp	r3, r2
 8010bc2:	d125      	bne.n	8010c10 <HAL_UART_MspInit+0x1f8>
		__HAL_RCC_USART3_CLK_ENABLE();
 8010bc4:	4a2a      	ldr	r2, [pc, #168]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010bc6:	4b2a      	ldr	r3, [pc, #168]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010bca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8010bce:	6413      	str	r3, [r2, #64]	; 0x40
 8010bd0:	4b27      	ldr	r3, [pc, #156]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010bd4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8010bd8:	613b      	str	r3, [r7, #16]
 8010bda:	693b      	ldr	r3, [r7, #16]
		HAL_NVIC_SetPriority(USART3_IRQn, 0x0f, 0);
 8010bdc:	2200      	movs	r2, #0
 8010bde:	210f      	movs	r1, #15
 8010be0:	2027      	movs	r0, #39	; 0x27
 8010be2:	f7f0 fb34 	bl	800124e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART3_IRQn);
 8010be6:	2027      	movs	r0, #39	; 0x27
 8010be8:	f7f0 fb4d 	bl	8001286 <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8010bec:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8010bf0:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010bf2:	2302      	movs	r3, #2
 8010bf4:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010bf6:	2300      	movs	r3, #0
 8010bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010bfa:	2303      	movs	r3, #3
 8010bfc:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8010bfe:	2307      	movs	r3, #7
 8010c00:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010c02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010c06:	4619      	mov	r1, r3
 8010c08:	481d      	ldr	r0, [pc, #116]	; (8010c80 <HAL_UART_MspInit+0x268>)
 8010c0a:	f7f1 fdff 	bl	800280c <HAL_GPIO_Init>
}
 8010c0e:	e028      	b.n	8010c62 <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==USART6)
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	681b      	ldr	r3, [r3, #0]
 8010c14:	4a20      	ldr	r2, [pc, #128]	; (8010c98 <HAL_UART_MspInit+0x280>)
 8010c16:	4293      	cmp	r3, r2
 8010c18:	d123      	bne.n	8010c62 <HAL_UART_MspInit+0x24a>
		__HAL_RCC_USART6_CLK_ENABLE();
 8010c1a:	4a15      	ldr	r2, [pc, #84]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010c1c:	4b14      	ldr	r3, [pc, #80]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010c1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010c20:	f043 0320 	orr.w	r3, r3, #32
 8010c24:	6453      	str	r3, [r2, #68]	; 0x44
 8010c26:	4b12      	ldr	r3, [pc, #72]	; (8010c70 <HAL_UART_MspInit+0x258>)
 8010c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010c2a:	f003 0320 	and.w	r3, r3, #32
 8010c2e:	60fb      	str	r3, [r7, #12]
 8010c30:	68fb      	ldr	r3, [r7, #12]
		HAL_NVIC_SetPriority(USART6_IRQn, 0x0f, 0);
 8010c32:	2200      	movs	r2, #0
 8010c34:	210f      	movs	r1, #15
 8010c36:	2047      	movs	r0, #71	; 0x47
 8010c38:	f7f0 fb09 	bl	800124e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART6_IRQn);
 8010c3c:	2047      	movs	r0, #71	; 0x47
 8010c3e:	f7f0 fb22 	bl	8001286 <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8010c42:	23c0      	movs	r3, #192	; 0xc0
 8010c44:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010c46:	2302      	movs	r3, #2
 8010c48:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c4a:	2300      	movs	r3, #0
 8010c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010c4e:	2303      	movs	r3, #3
 8010c50:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8010c52:	2308      	movs	r3, #8
 8010c54:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010c56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010c5a:	4619      	mov	r1, r3
 8010c5c:	4808      	ldr	r0, [pc, #32]	; (8010c80 <HAL_UART_MspInit+0x268>)
 8010c5e:	f7f1 fdd5 	bl	800280c <HAL_GPIO_Init>
}
 8010c62:	bf00      	nop
 8010c64:	3738      	adds	r7, #56	; 0x38
 8010c66:	46bd      	mov	sp, r7
 8010c68:	bd80      	pop	{r7, pc}
 8010c6a:	bf00      	nop
 8010c6c:	40004c00 	.word	0x40004c00
 8010c70:	40023800 	.word	0x40023800
 8010c74:	40022000 	.word	0x40022000
 8010c78:	40021c00 	.word	0x40021c00
 8010c7c:	40005000 	.word	0x40005000
 8010c80:	40020800 	.word	0x40020800
 8010c84:	40020400 	.word	0x40020400
 8010c88:	40007c00 	.word	0x40007c00
 8010c8c:	40021000 	.word	0x40021000
 8010c90:	40011000 	.word	0x40011000
 8010c94:	40004800 	.word	0x40004800
 8010c98:	40011400 	.word	0x40011400

08010c9c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8010c9c:	b580      	push	{r7, lr}
 8010c9e:	b082      	sub	sp, #8
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	6078      	str	r0, [r7, #4]

	if(uartHandle->Instance==UART4)
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	681b      	ldr	r3, [r3, #0]
 8010ca8:	4a40      	ldr	r2, [pc, #256]	; (8010dac <HAL_UART_MspDeInit+0x110>)
 8010caa:	4293      	cmp	r3, r2
 8010cac:	d113      	bne.n	8010cd6 <HAL_UART_MspDeInit+0x3a>
	{
		/* USER CODE BEGIN UART4_MspDeInit 0 */

		/* USER CODE END UART4_MspDeInit 0 */
		/* Peripheral clock disable */
		__HAL_RCC_UART4_CLK_DISABLE();
 8010cae:	4a40      	ldr	r2, [pc, #256]	; (8010db0 <HAL_UART_MspDeInit+0x114>)
 8010cb0:	4b3f      	ldr	r3, [pc, #252]	; (8010db0 <HAL_UART_MspDeInit+0x114>)
 8010cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010cb4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8010cb8:	6413      	str	r3, [r2, #64]	; 0x40

		/**UART4 GPIO Configuration
    PI9     ------> UART4_RX
    PH13     ------> UART4_TX
		 */
		HAL_GPIO_DeInit(GPIOI, GPIO_PIN_9);
 8010cba:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010cbe:	483d      	ldr	r0, [pc, #244]	; (8010db4 <HAL_UART_MspDeInit+0x118>)
 8010cc0:	f7f1 ff4e 	bl	8002b60 <HAL_GPIO_DeInit>

		HAL_GPIO_DeInit(GPIOH, GPIO_PIN_13);
 8010cc4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010cc8:	483b      	ldr	r0, [pc, #236]	; (8010db8 <HAL_UART_MspDeInit+0x11c>)
 8010cca:	f7f1 ff49 	bl	8002b60 <HAL_GPIO_DeInit>

		/* USER CODE BEGIN UART4_MspDeInit 1 */
		HAL_NVIC_DisableIRQ(UART4_IRQn);
 8010cce:	2034      	movs	r0, #52	; 0x34
 8010cd0:	f7f0 fae7 	bl	80012a2 <HAL_NVIC_DisableIRQ>

		/* USER CODE BEGIN USART6_MspDeInit 1 */
		HAL_NVIC_DisableIRQ(USART6_IRQn);
		/* USER CODE END USART6_MspDeInit 1 */
	}
}
 8010cd4:	e065      	b.n	8010da2 <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==UART5)
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	4a38      	ldr	r2, [pc, #224]	; (8010dbc <HAL_UART_MspDeInit+0x120>)
 8010cdc:	4293      	cmp	r3, r2
 8010cde:	d113      	bne.n	8010d08 <HAL_UART_MspDeInit+0x6c>
		__HAL_RCC_UART5_CLK_DISABLE();
 8010ce0:	4a33      	ldr	r2, [pc, #204]	; (8010db0 <HAL_UART_MspDeInit+0x114>)
 8010ce2:	4b33      	ldr	r3, [pc, #204]	; (8010db0 <HAL_UART_MspDeInit+0x114>)
 8010ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ce6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010cea:	6413      	str	r3, [r2, #64]	; 0x40
		HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 8010cec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8010cf0:	4833      	ldr	r0, [pc, #204]	; (8010dc0 <HAL_UART_MspDeInit+0x124>)
 8010cf2:	f7f1 ff35 	bl	8002b60 <HAL_GPIO_DeInit>
		HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8010cf6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010cfa:	4832      	ldr	r0, [pc, #200]	; (8010dc4 <HAL_UART_MspDeInit+0x128>)
 8010cfc:	f7f1 ff30 	bl	8002b60 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(UART5_IRQn);
 8010d00:	2035      	movs	r0, #53	; 0x35
 8010d02:	f7f0 face 	bl	80012a2 <HAL_NVIC_DisableIRQ>
}
 8010d06:	e04c      	b.n	8010da2 <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==UART8)
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	681b      	ldr	r3, [r3, #0]
 8010d0c:	4a2e      	ldr	r2, [pc, #184]	; (8010dc8 <HAL_UART_MspDeInit+0x12c>)
 8010d0e:	4293      	cmp	r3, r2
 8010d10:	d10d      	bne.n	8010d2e <HAL_UART_MspDeInit+0x92>
		__HAL_RCC_UART8_CLK_DISABLE();
 8010d12:	4a27      	ldr	r2, [pc, #156]	; (8010db0 <HAL_UART_MspDeInit+0x114>)
 8010d14:	4b26      	ldr	r3, [pc, #152]	; (8010db0 <HAL_UART_MspDeInit+0x114>)
 8010d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d18:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010d1c:	6413      	str	r3, [r2, #64]	; 0x40
		HAL_GPIO_DeInit(GPIOE, GPIO_PIN_0|GPIO_PIN_1);
 8010d1e:	2103      	movs	r1, #3
 8010d20:	482a      	ldr	r0, [pc, #168]	; (8010dcc <HAL_UART_MspDeInit+0x130>)
 8010d22:	f7f1 ff1d 	bl	8002b60 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(UART8_IRQn);
 8010d26:	2053      	movs	r0, #83	; 0x53
 8010d28:	f7f0 fabb 	bl	80012a2 <HAL_NVIC_DisableIRQ>
}
 8010d2c:	e039      	b.n	8010da2 <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==USART1)
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	4a27      	ldr	r2, [pc, #156]	; (8010dd0 <HAL_UART_MspDeInit+0x134>)
 8010d34:	4293      	cmp	r3, r2
 8010d36:	d10e      	bne.n	8010d56 <HAL_UART_MspDeInit+0xba>
		__HAL_RCC_USART1_CLK_DISABLE();
 8010d38:	4a1d      	ldr	r2, [pc, #116]	; (8010db0 <HAL_UART_MspDeInit+0x114>)
 8010d3a:	4b1d      	ldr	r3, [pc, #116]	; (8010db0 <HAL_UART_MspDeInit+0x114>)
 8010d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010d3e:	f023 0310 	bic.w	r3, r3, #16
 8010d42:	6453      	str	r3, [r2, #68]	; 0x44
		HAL_GPIO_DeInit(GPIOB, GPIO_PIN_14|GPIO_PIN_15);
 8010d44:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8010d48:	481e      	ldr	r0, [pc, #120]	; (8010dc4 <HAL_UART_MspDeInit+0x128>)
 8010d4a:	f7f1 ff09 	bl	8002b60 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 8010d4e:	2025      	movs	r0, #37	; 0x25
 8010d50:	f7f0 faa7 	bl	80012a2 <HAL_NVIC_DisableIRQ>
}
 8010d54:	e025      	b.n	8010da2 <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==USART3)
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	681b      	ldr	r3, [r3, #0]
 8010d5a:	4a1e      	ldr	r2, [pc, #120]	; (8010dd4 <HAL_UART_MspDeInit+0x138>)
 8010d5c:	4293      	cmp	r3, r2
 8010d5e:	d10e      	bne.n	8010d7e <HAL_UART_MspDeInit+0xe2>
		__HAL_RCC_USART3_CLK_DISABLE();
 8010d60:	4a13      	ldr	r2, [pc, #76]	; (8010db0 <HAL_UART_MspDeInit+0x114>)
 8010d62:	4b13      	ldr	r3, [pc, #76]	; (8010db0 <HAL_UART_MspDeInit+0x114>)
 8010d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010d6a:	6413      	str	r3, [r2, #64]	; 0x40
		HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 8010d6c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8010d70:	4813      	ldr	r0, [pc, #76]	; (8010dc0 <HAL_UART_MspDeInit+0x124>)
 8010d72:	f7f1 fef5 	bl	8002b60 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART3_IRQn);
 8010d76:	2027      	movs	r0, #39	; 0x27
 8010d78:	f7f0 fa93 	bl	80012a2 <HAL_NVIC_DisableIRQ>
}
 8010d7c:	e011      	b.n	8010da2 <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==USART6)
 8010d7e:	687b      	ldr	r3, [r7, #4]
 8010d80:	681b      	ldr	r3, [r3, #0]
 8010d82:	4a15      	ldr	r2, [pc, #84]	; (8010dd8 <HAL_UART_MspDeInit+0x13c>)
 8010d84:	4293      	cmp	r3, r2
 8010d86:	d10c      	bne.n	8010da2 <HAL_UART_MspDeInit+0x106>
		__HAL_RCC_USART6_CLK_DISABLE();
 8010d88:	4a09      	ldr	r2, [pc, #36]	; (8010db0 <HAL_UART_MspDeInit+0x114>)
 8010d8a:	4b09      	ldr	r3, [pc, #36]	; (8010db0 <HAL_UART_MspDeInit+0x114>)
 8010d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010d8e:	f023 0320 	bic.w	r3, r3, #32
 8010d92:	6453      	str	r3, [r2, #68]	; 0x44
		HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 8010d94:	21c0      	movs	r1, #192	; 0xc0
 8010d96:	480a      	ldr	r0, [pc, #40]	; (8010dc0 <HAL_UART_MspDeInit+0x124>)
 8010d98:	f7f1 fee2 	bl	8002b60 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART6_IRQn);
 8010d9c:	2047      	movs	r0, #71	; 0x47
 8010d9e:	f7f0 fa80 	bl	80012a2 <HAL_NVIC_DisableIRQ>
}
 8010da2:	bf00      	nop
 8010da4:	3708      	adds	r7, #8
 8010da6:	46bd      	mov	sp, r7
 8010da8:	bd80      	pop	{r7, pc}
 8010daa:	bf00      	nop
 8010dac:	40004c00 	.word	0x40004c00
 8010db0:	40023800 	.word	0x40023800
 8010db4:	40022000 	.word	0x40022000
 8010db8:	40021c00 	.word	0x40021c00
 8010dbc:	40005000 	.word	0x40005000
 8010dc0:	40020800 	.word	0x40020800
 8010dc4:	40020400 	.word	0x40020400
 8010dc8:	40007c00 	.word	0x40007c00
 8010dcc:	40021000 	.word	0x40021000
 8010dd0:	40011000 	.word	0x40011000
 8010dd4:	40004800 	.word	0x40004800
 8010dd8:	40011400 	.word	0x40011400

08010ddc <DMA_UART_COM_EXP1_RX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_COM_EXP1_RX(uint8_t rx_buffer[], uint16_t rx_buffer_size)
{
 8010ddc:	b580      	push	{r7, lr}
 8010dde:	b084      	sub	sp, #16
 8010de0:	af00      	add	r7, sp, #0
 8010de2:	6078      	str	r0, [r7, #4]
 8010de4:	460b      	mov	r3, r1
 8010de6:	807b      	strh	r3, [r7, #2]
	//Disable Interrupt
	HAL_NVIC_DisableIRQ(COM_IRQ[COM_EXP1]);
 8010de8:	2325      	movs	r3, #37	; 0x25
 8010dea:	b25b      	sxtb	r3, r3
 8010dec:	4618      	mov	r0, r3
 8010dee:	f7f0 fa58 	bl	80012a2 <HAL_NVIC_DisableIRQ>

	//Disable RX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_EXP1], UART_IT_RXNE);
 8010df2:	4b31      	ldr	r3, [pc, #196]	; (8010eb8 <DMA_UART_COM_EXP1_RX+0xdc>)
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	4a30      	ldr	r2, [pc, #192]	; (8010eb8 <DMA_UART_COM_EXP1_RX+0xdc>)
 8010df8:	6812      	ldr	r2, [r2, #0]
 8010dfa:	6812      	ldr	r2, [r2, #0]
 8010dfc:	f022 0220 	bic.w	r2, r2, #32
 8010e00:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_EXP1].hdmarx);
 8010e02:	4b2d      	ldr	r3, [pc, #180]	; (8010eb8 <DMA_UART_COM_EXP1_RX+0xdc>)
 8010e04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010e06:	4618      	mov	r0, r3
 8010e08:	f7f0 fb4c 	bl	80014a4 <HAL_DMA_DeInit>

	//Enable DMA1 Clock
	__HAL_RCC_DMA2_CLK_ENABLE();
 8010e0c:	4a2b      	ldr	r2, [pc, #172]	; (8010ebc <DMA_UART_COM_EXP1_RX+0xe0>)
 8010e0e:	4b2b      	ldr	r3, [pc, #172]	; (8010ebc <DMA_UART_COM_EXP1_RX+0xe0>)
 8010e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e12:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8010e16:	6313      	str	r3, [r2, #48]	; 0x30
 8010e18:	4b28      	ldr	r3, [pc, #160]	; (8010ebc <DMA_UART_COM_EXP1_RX+0xe0>)
 8010e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010e20:	60fb      	str	r3, [r7, #12]
 8010e22:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart1_rx.Instance = USART1_RX_DMA_STREAM;
 8010e24:	4b26      	ldr	r3, [pc, #152]	; (8010ec0 <DMA_UART_COM_EXP1_RX+0xe4>)
 8010e26:	4a27      	ldr	r2, [pc, #156]	; (8010ec4 <DMA_UART_COM_EXP1_RX+0xe8>)
 8010e28:	601a      	str	r2, [r3, #0]
	hdma_uart1_rx.Init.Channel = USART1_RX_DMA_CHANNEL;
 8010e2a:	4b25      	ldr	r3, [pc, #148]	; (8010ec0 <DMA_UART_COM_EXP1_RX+0xe4>)
 8010e2c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8010e30:	605a      	str	r2, [r3, #4]
	hdma_uart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8010e32:	4b23      	ldr	r3, [pc, #140]	; (8010ec0 <DMA_UART_COM_EXP1_RX+0xe4>)
 8010e34:	2200      	movs	r2, #0
 8010e36:	609a      	str	r2, [r3, #8]
	hdma_uart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8010e38:	4b21      	ldr	r3, [pc, #132]	; (8010ec0 <DMA_UART_COM_EXP1_RX+0xe4>)
 8010e3a:	2200      	movs	r2, #0
 8010e3c:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8010e3e:	4b20      	ldr	r3, [pc, #128]	; (8010ec0 <DMA_UART_COM_EXP1_RX+0xe4>)
 8010e40:	2201      	movs	r2, #1
 8010e42:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8010e44:	4b1e      	ldr	r3, [pc, #120]	; (8010ec0 <DMA_UART_COM_EXP1_RX+0xe4>)
 8010e46:	2200      	movs	r2, #0
 8010e48:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8010e4a:	4b1d      	ldr	r3, [pc, #116]	; (8010ec0 <DMA_UART_COM_EXP1_RX+0xe4>)
 8010e4c:	2200      	movs	r2, #0
 8010e4e:	619a      	str	r2, [r3, #24]
	hdma_uart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8010e50:	4b1b      	ldr	r3, [pc, #108]	; (8010ec0 <DMA_UART_COM_EXP1_RX+0xe4>)
 8010e52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010e56:	611a      	str	r2, [r3, #16]
	hdma_uart1_rx.Init.Mode = DMA_CIRCULAR;
 8010e58:	4b19      	ldr	r3, [pc, #100]	; (8010ec0 <DMA_UART_COM_EXP1_RX+0xe4>)
 8010e5a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010e5e:	61da      	str	r2, [r3, #28]
	hdma_uart1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8010e60:	4b17      	ldr	r3, [pc, #92]	; (8010ec0 <DMA_UART_COM_EXP1_RX+0xe4>)
 8010e62:	2200      	movs	r2, #0
 8010e64:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8010e66:	4b16      	ldr	r3, [pc, #88]	; (8010ec0 <DMA_UART_COM_EXP1_RX+0xe4>)
 8010e68:	2200      	movs	r2, #0
 8010e6a:	615a      	str	r2, [r3, #20]
	hdma_uart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8010e6c:	4b14      	ldr	r3, [pc, #80]	; (8010ec0 <DMA_UART_COM_EXP1_RX+0xe4>)
 8010e6e:	2200      	movs	r2, #0
 8010e70:	60da      	str	r2, [r3, #12]
	hdma_uart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8010e72:	4b13      	ldr	r3, [pc, #76]	; (8010ec0 <DMA_UART_COM_EXP1_RX+0xe4>)
 8010e74:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8010e78:	621a      	str	r2, [r3, #32]

	//Initialize DMA on RX pin
	HAL_DMA_Init(&hdma_uart1_rx);
 8010e7a:	4811      	ldr	r0, [pc, #68]	; (8010ec0 <DMA_UART_COM_EXP1_RX+0xe4>)
 8010e7c:	f7f0 fa64 	bl	8001348 <HAL_DMA_Init>

	__HAL_LINKDMA(&huartx[COM_EXP1], hdmarx, hdma_uart1_rx);
 8010e80:	4b0d      	ldr	r3, [pc, #52]	; (8010eb8 <DMA_UART_COM_EXP1_RX+0xdc>)
 8010e82:	4a0f      	ldr	r2, [pc, #60]	; (8010ec0 <DMA_UART_COM_EXP1_RX+0xe4>)
 8010e84:	665a      	str	r2, [r3, #100]	; 0x64
 8010e86:	4b0e      	ldr	r3, [pc, #56]	; (8010ec0 <DMA_UART_COM_EXP1_RX+0xe4>)
 8010e88:	4a0b      	ldr	r2, [pc, #44]	; (8010eb8 <DMA_UART_COM_EXP1_RX+0xdc>)
 8010e8a:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_UART_SEND_REQ(&huartx[COM_EXP1],UART_RXDATA_FLUSH_REQUEST);
 8010e8c:	4b0a      	ldr	r3, [pc, #40]	; (8010eb8 <DMA_UART_COM_EXP1_RX+0xdc>)
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	4a09      	ldr	r2, [pc, #36]	; (8010eb8 <DMA_UART_COM_EXP1_RX+0xdc>)
 8010e92:	6812      	ldr	r2, [r2, #0]
 8010e94:	6992      	ldr	r2, [r2, #24]
 8010e96:	f042 0208 	orr.w	r2, r2, #8
 8010e9a:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_EXP1]);
 8010e9c:	4b06      	ldr	r3, [pc, #24]	; (8010eb8 <DMA_UART_COM_EXP1_RX+0xdc>)
 8010e9e:	681b      	ldr	r3, [r3, #0]
 8010ea0:	2208      	movs	r2, #8
 8010ea2:	621a      	str	r2, [r3, #32]

	//Set up DMA for reception
	HAL_UART_Receive_DMA(&huartx[COM_EXP1], rx_buffer, rx_buffer_size);
 8010ea4:	887b      	ldrh	r3, [r7, #2]
 8010ea6:	461a      	mov	r2, r3
 8010ea8:	6879      	ldr	r1, [r7, #4]
 8010eaa:	4803      	ldr	r0, [pc, #12]	; (8010eb8 <DMA_UART_COM_EXP1_RX+0xdc>)
 8010eac:	f7f8 f84e 	bl	8008f4c <HAL_UART_Receive_DMA>

}
 8010eb0:	bf00      	nop
 8010eb2:	3710      	adds	r7, #16
 8010eb4:	46bd      	mov	sp, r7
 8010eb6:	bd80      	pop	{r7, pc}
 8010eb8:	2002bf24 	.word	0x2002bf24
 8010ebc:	40023800 	.word	0x40023800
 8010ec0:	2002bbf8 	.word	0x2002bbf8
 8010ec4:	40026488 	.word	0x40026488

08010ec8 <DMA_UART_External_RX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_External_RX(uint8_t rx_buffer[], uint16_t rx_buffer_size)
{
 8010ec8:	b580      	push	{r7, lr}
 8010eca:	b084      	sub	sp, #16
 8010ecc:	af00      	add	r7, sp, #0
 8010ece:	6078      	str	r0, [r7, #4]
 8010ed0:	460b      	mov	r3, r1
 8010ed2:	807b      	strh	r3, [r7, #2]
	//Disable Interrupt
	HAL_NVIC_DisableIRQ(UART5_IRQn);
 8010ed4:	2035      	movs	r0, #53	; 0x35
 8010ed6:	f7f0 f9e4 	bl	80012a2 <HAL_NVIC_DisableIRQ>

	//Disable RX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_External], UART_IT_RXNE);
 8010eda:	4b42      	ldr	r3, [pc, #264]	; (8010fe4 <DMA_UART_External_RX+0x11c>)
 8010edc:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8010ee0:	4a40      	ldr	r2, [pc, #256]	; (8010fe4 <DMA_UART_External_RX+0x11c>)
 8010ee2:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8010ee6:	6812      	ldr	r2, [r2, #0]
 8010ee8:	f022 0220 	bic.w	r2, r2, #32
 8010eec:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_External].hdmarx);
 8010eee:	4b3d      	ldr	r3, [pc, #244]	; (8010fe4 <DMA_UART_External_RX+0x11c>)
 8010ef0:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 8010ef4:	4618      	mov	r0, r3
 8010ef6:	f7f0 fad5 	bl	80014a4 <HAL_DMA_DeInit>

	//Enable DMA1 Clock
	__HAL_RCC_DMA1_CLK_ENABLE();
 8010efa:	4a3b      	ldr	r2, [pc, #236]	; (8010fe8 <DMA_UART_External_RX+0x120>)
 8010efc:	4b3a      	ldr	r3, [pc, #232]	; (8010fe8 <DMA_UART_External_RX+0x120>)
 8010efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f00:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010f04:	6313      	str	r3, [r2, #48]	; 0x30
 8010f06:	4b38      	ldr	r3, [pc, #224]	; (8010fe8 <DMA_UART_External_RX+0x120>)
 8010f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f0a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8010f0e:	60fb      	str	r3, [r7, #12]
 8010f10:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart5_rx.Instance = USART5_RX_DMA_STREAM;
 8010f12:	4b36      	ldr	r3, [pc, #216]	; (8010fec <DMA_UART_External_RX+0x124>)
 8010f14:	4a36      	ldr	r2, [pc, #216]	; (8010ff0 <DMA_UART_External_RX+0x128>)
 8010f16:	601a      	str	r2, [r3, #0]
	hdma_uart5_rx.Init.Channel = USART5_RX_DMA_CHANNEL;
 8010f18:	4b34      	ldr	r3, [pc, #208]	; (8010fec <DMA_UART_External_RX+0x124>)
 8010f1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8010f1e:	605a      	str	r2, [r3, #4]
	hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8010f20:	4b32      	ldr	r3, [pc, #200]	; (8010fec <DMA_UART_External_RX+0x124>)
 8010f22:	2200      	movs	r2, #0
 8010f24:	609a      	str	r2, [r3, #8]
	hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8010f26:	4b31      	ldr	r3, [pc, #196]	; (8010fec <DMA_UART_External_RX+0x124>)
 8010f28:	2200      	movs	r2, #0
 8010f2a:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart5_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8010f2c:	4b2f      	ldr	r3, [pc, #188]	; (8010fec <DMA_UART_External_RX+0x124>)
 8010f2e:	2201      	movs	r2, #1
 8010f30:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart5_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8010f32:	4b2e      	ldr	r3, [pc, #184]	; (8010fec <DMA_UART_External_RX+0x124>)
 8010f34:	2200      	movs	r2, #0
 8010f36:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8010f38:	4b2c      	ldr	r3, [pc, #176]	; (8010fec <DMA_UART_External_RX+0x124>)
 8010f3a:	2200      	movs	r2, #0
 8010f3c:	619a      	str	r2, [r3, #24]
	//hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
	hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8010f3e:	4b2b      	ldr	r3, [pc, #172]	; (8010fec <DMA_UART_External_RX+0x124>)
 8010f40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010f44:	61da      	str	r2, [r3, #28]
	hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 8010f46:	4b29      	ldr	r3, [pc, #164]	; (8010fec <DMA_UART_External_RX+0x124>)
 8010f48:	2200      	movs	r2, #0
 8010f4a:	61da      	str	r2, [r3, #28]
	hdma_uart5_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8010f4c:	4b27      	ldr	r3, [pc, #156]	; (8010fec <DMA_UART_External_RX+0x124>)
 8010f4e:	2200      	movs	r2, #0
 8010f50:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8010f52:	4b26      	ldr	r3, [pc, #152]	; (8010fec <DMA_UART_External_RX+0x124>)
 8010f54:	2200      	movs	r2, #0
 8010f56:	615a      	str	r2, [r3, #20]
	hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8010f58:	4b24      	ldr	r3, [pc, #144]	; (8010fec <DMA_UART_External_RX+0x124>)
 8010f5a:	2200      	movs	r2, #0
 8010f5c:	60da      	str	r2, [r3, #12]
	hdma_uart5_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8010f5e:	4b23      	ldr	r3, [pc, #140]	; (8010fec <DMA_UART_External_RX+0x124>)
 8010f60:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8010f64:	621a      	str	r2, [r3, #32]

	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8010f66:	2200      	movs	r2, #0
 8010f68:	2100      	movs	r1, #0
 8010f6a:	200b      	movs	r0, #11
 8010f6c:	f7f0 f96f 	bl	800124e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8010f70:	200b      	movs	r0, #11
 8010f72:	f7f0 f988 	bl	8001286 <HAL_NVIC_EnableIRQ>

	//Initialize DMA on RX pin

	HAL_DMA_Init(&hdma_uart5_rx);
 8010f76:	481d      	ldr	r0, [pc, #116]	; (8010fec <DMA_UART_External_RX+0x124>)
 8010f78:	f7f0 f9e6 	bl	8001348 <HAL_DMA_Init>

	__HAL_LINKDMA(&huartx[COM_External], hdmarx, hdma_uart5_rx);
 8010f7c:	4b19      	ldr	r3, [pc, #100]	; (8010fe4 <DMA_UART_External_RX+0x11c>)
 8010f7e:	4a1b      	ldr	r2, [pc, #108]	; (8010fec <DMA_UART_External_RX+0x124>)
 8010f80:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
 8010f84:	4b19      	ldr	r3, [pc, #100]	; (8010fec <DMA_UART_External_RX+0x124>)
 8010f86:	4a1b      	ldr	r2, [pc, #108]	; (8010ff4 <DMA_UART_External_RX+0x12c>)
 8010f88:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_UART_SEND_REQ(&huartx[COM_External],UART_RXDATA_FLUSH_REQUEST);
 8010f8a:	4b16      	ldr	r3, [pc, #88]	; (8010fe4 <DMA_UART_External_RX+0x11c>)
 8010f8c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8010f90:	4a14      	ldr	r2, [pc, #80]	; (8010fe4 <DMA_UART_External_RX+0x11c>)
 8010f92:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8010f96:	6992      	ldr	r2, [r2, #24]
 8010f98:	f042 0208 	orr.w	r2, r2, #8
 8010f9c:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_External]);
 8010f9e:	4b11      	ldr	r3, [pc, #68]	; (8010fe4 <DMA_UART_External_RX+0x11c>)
 8010fa0:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8010fa4:	2208      	movs	r2, #8
 8010fa6:	621a      	str	r2, [r3, #32]

	//Set up DMA for reception
	__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_External]);
 8010fa8:	4b0e      	ldr	r3, [pc, #56]	; (8010fe4 <DMA_UART_External_RX+0x11c>)
 8010faa:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8010fae:	4a0d      	ldr	r2, [pc, #52]	; (8010fe4 <DMA_UART_External_RX+0x11c>)
 8010fb0:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8010fb4:	6992      	ldr	r2, [r2, #24]
 8010fb6:	f042 0208 	orr.w	r2, r2, #8
 8010fba:	619a      	str	r2, [r3, #24]
 8010fbc:	4b09      	ldr	r3, [pc, #36]	; (8010fe4 <DMA_UART_External_RX+0x11c>)
 8010fbe:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8010fc2:	4a08      	ldr	r2, [pc, #32]	; (8010fe4 <DMA_UART_External_RX+0x11c>)
 8010fc4:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8010fc8:	6992      	ldr	r2, [r2, #24]
 8010fca:	f042 0210 	orr.w	r2, r2, #16
 8010fce:	619a      	str	r2, [r3, #24]
	HAL_UART_Receive_DMA(&huartx[COM_External], rx_buffer, rx_buffer_size);
 8010fd0:	887b      	ldrh	r3, [r7, #2]
 8010fd2:	461a      	mov	r2, r3
 8010fd4:	6879      	ldr	r1, [r7, #4]
 8010fd6:	4807      	ldr	r0, [pc, #28]	; (8010ff4 <DMA_UART_External_RX+0x12c>)
 8010fd8:	f7f7 ffb8 	bl	8008f4c <HAL_UART_Receive_DMA>
}
 8010fdc:	bf00      	nop
 8010fde:	3710      	adds	r7, #16
 8010fe0:	46bd      	mov	sp, r7
 8010fe2:	bd80      	pop	{r7, pc}
 8010fe4:	2002bf24 	.word	0x2002bf24
 8010fe8:	40023800 	.word	0x40023800
 8010fec:	2002bd78 	.word	0x2002bd78
 8010ff0:	40026010 	.word	0x40026010
 8010ff4:	2002c074 	.word	0x2002c074

08010ff8 <DMA_UART_RF_RX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_RF_RX(uint8_t rx_buffer[], uint16_t rx_buffer_size)
{
 8010ff8:	b580      	push	{r7, lr}
 8010ffa:	b084      	sub	sp, #16
 8010ffc:	af00      	add	r7, sp, #0
 8010ffe:	6078      	str	r0, [r7, #4]
 8011000:	460b      	mov	r3, r1
 8011002:	807b      	strh	r3, [r7, #2]
	Uart_Clear_DMA_RX();
 8011004:	f001 f864 	bl	80120d0 <Uart_Clear_DMA_RX>
	//Disable Interrupt
	HAL_NVIC_DisableIRQ(USART6_IRQn);
 8011008:	2047      	movs	r0, #71	; 0x47
 801100a:	f7f0 f94a 	bl	80012a2 <HAL_NVIC_DisableIRQ>

	//Disable RX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_EXP2], UART_IT_RXNE);
 801100e:	4b35      	ldr	r3, [pc, #212]	; (80110e4 <DMA_UART_RF_RX+0xec>)
 8011010:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8011014:	4a33      	ldr	r2, [pc, #204]	; (80110e4 <DMA_UART_RF_RX+0xec>)
 8011016:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801101a:	6812      	ldr	r2, [r2, #0]
 801101c:	f022 0220 	bic.w	r2, r2, #32
 8011020:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_EXP2].hdmarx);
 8011022:	4b30      	ldr	r3, [pc, #192]	; (80110e4 <DMA_UART_RF_RX+0xec>)
 8011024:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8011028:	4618      	mov	r0, r3
 801102a:	f7f0 fa3b 	bl	80014a4 <HAL_DMA_DeInit>

	//Enable DMA2 Clock
	__HAL_RCC_DMA2_CLK_ENABLE();
 801102e:	4a2e      	ldr	r2, [pc, #184]	; (80110e8 <DMA_UART_RF_RX+0xf0>)
 8011030:	4b2d      	ldr	r3, [pc, #180]	; (80110e8 <DMA_UART_RF_RX+0xf0>)
 8011032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011034:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8011038:	6313      	str	r3, [r2, #48]	; 0x30
 801103a:	4b2b      	ldr	r3, [pc, #172]	; (80110e8 <DMA_UART_RF_RX+0xf0>)
 801103c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801103e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011042:	60fb      	str	r3, [r7, #12]
 8011044:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart6_rx.Instance = USART6_RX_DMA_STREAM;
 8011046:	4b29      	ldr	r3, [pc, #164]	; (80110ec <DMA_UART_RF_RX+0xf4>)
 8011048:	4a29      	ldr	r2, [pc, #164]	; (80110f0 <DMA_UART_RF_RX+0xf8>)
 801104a:	601a      	str	r2, [r3, #0]
	hdma_uart6_rx.Init.Channel = USART6_RX_DMA_CHANNEL;
 801104c:	4b27      	ldr	r3, [pc, #156]	; (80110ec <DMA_UART_RF_RX+0xf4>)
 801104e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8011052:	605a      	str	r2, [r3, #4]
	hdma_uart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8011054:	4b25      	ldr	r3, [pc, #148]	; (80110ec <DMA_UART_RF_RX+0xf4>)
 8011056:	2200      	movs	r2, #0
 8011058:	609a      	str	r2, [r3, #8]
	hdma_uart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 801105a:	4b24      	ldr	r3, [pc, #144]	; (80110ec <DMA_UART_RF_RX+0xf4>)
 801105c:	2200      	movs	r2, #0
 801105e:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart6_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8011060:	4b22      	ldr	r3, [pc, #136]	; (80110ec <DMA_UART_RF_RX+0xf4>)
 8011062:	2203      	movs	r2, #3
 8011064:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart6_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8011066:	4b21      	ldr	r3, [pc, #132]	; (80110ec <DMA_UART_RF_RX+0xf4>)
 8011068:	2200      	movs	r2, #0
 801106a:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 801106c:	4b1f      	ldr	r3, [pc, #124]	; (80110ec <DMA_UART_RF_RX+0xf4>)
 801106e:	2200      	movs	r2, #0
 8011070:	619a      	str	r2, [r3, #24]
	hdma_uart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8011072:	4b1e      	ldr	r3, [pc, #120]	; (80110ec <DMA_UART_RF_RX+0xf4>)
 8011074:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011078:	611a      	str	r2, [r3, #16]
	hdma_uart6_rx.Init.Mode = DMA_CIRCULAR;
 801107a:	4b1c      	ldr	r3, [pc, #112]	; (80110ec <DMA_UART_RF_RX+0xf4>)
 801107c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011080:	61da      	str	r2, [r3, #28]
	hdma_uart6_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8011082:	4b1a      	ldr	r3, [pc, #104]	; (80110ec <DMA_UART_RF_RX+0xf4>)
 8011084:	2200      	movs	r2, #0
 8011086:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8011088:	4b18      	ldr	r3, [pc, #96]	; (80110ec <DMA_UART_RF_RX+0xf4>)
 801108a:	2200      	movs	r2, #0
 801108c:	615a      	str	r2, [r3, #20]
	hdma_uart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 801108e:	4b17      	ldr	r3, [pc, #92]	; (80110ec <DMA_UART_RF_RX+0xf4>)
 8011090:	2200      	movs	r2, #0
 8011092:	60da      	str	r2, [r3, #12]
	hdma_uart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8011094:	4b15      	ldr	r3, [pc, #84]	; (80110ec <DMA_UART_RF_RX+0xf4>)
 8011096:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 801109a:	621a      	str	r2, [r3, #32]
	//TODO cause problem after restart
	//HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
	////HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);

	//Initialize DMA on RX pin
	HAL_DMA_Init(&hdma_uart6_rx);
 801109c:	4813      	ldr	r0, [pc, #76]	; (80110ec <DMA_UART_RF_RX+0xf4>)
 801109e:	f7f0 f953 	bl	8001348 <HAL_DMA_Init>

	__HAL_LINKDMA(&huartx[COM_EXP2], hdmarx, hdma_uart6_rx);
 80110a2:	4b10      	ldr	r3, [pc, #64]	; (80110e4 <DMA_UART_RF_RX+0xec>)
 80110a4:	4a11      	ldr	r2, [pc, #68]	; (80110ec <DMA_UART_RF_RX+0xf4>)
 80110a6:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
 80110aa:	4b10      	ldr	r3, [pc, #64]	; (80110ec <DMA_UART_RF_RX+0xf4>)
 80110ac:	4a11      	ldr	r2, [pc, #68]	; (80110f4 <DMA_UART_RF_RX+0xfc>)
 80110ae:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_UART_SEND_REQ(&huartx[COM_EXP2],UART_RXDATA_FLUSH_REQUEST);
 80110b0:	4b0c      	ldr	r3, [pc, #48]	; (80110e4 <DMA_UART_RF_RX+0xec>)
 80110b2:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 80110b6:	4a0b      	ldr	r2, [pc, #44]	; (80110e4 <DMA_UART_RF_RX+0xec>)
 80110b8:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 80110bc:	6992      	ldr	r2, [r2, #24]
 80110be:	f042 0208 	orr.w	r2, r2, #8
 80110c2:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_EXP2]);
 80110c4:	4b07      	ldr	r3, [pc, #28]	; (80110e4 <DMA_UART_RF_RX+0xec>)
 80110c6:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 80110ca:	2208      	movs	r2, #8
 80110cc:	621a      	str	r2, [r3, #32]

	//		Set up DMA for reception
	HAL_UART_Receive_DMA(&huartx[COM_EXP2], rx_buffer, rx_buffer_size);
 80110ce:	887b      	ldrh	r3, [r7, #2]
 80110d0:	461a      	mov	r2, r3
 80110d2:	6879      	ldr	r1, [r7, #4]
 80110d4:	4807      	ldr	r0, [pc, #28]	; (80110f4 <DMA_UART_RF_RX+0xfc>)
 80110d6:	f7f7 ff39 	bl	8008f4c <HAL_UART_Receive_DMA>
}
 80110da:	bf00      	nop
 80110dc:	3710      	adds	r7, #16
 80110de:	46bd      	mov	sp, r7
 80110e0:	bd80      	pop	{r7, pc}
 80110e2:	bf00      	nop
 80110e4:	2002bf24 	.word	0x2002bf24
 80110e8:	40023800 	.word	0x40023800
 80110ec:	2002bcb8 	.word	0x2002bcb8
 80110f0:	40026440 	.word	0x40026440
 80110f4:	2002c0e4 	.word	0x2002c0e4

080110f8 <DMA_UART_RF_TX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_RF_TX(uint8_t tx_buffer[], uint16_t tx_buffer_size)
{
 80110f8:	b580      	push	{r7, lr}
 80110fa:	b084      	sub	sp, #16
 80110fc:	af00      	add	r7, sp, #0
 80110fe:	6078      	str	r0, [r7, #4]
 8011100:	460b      	mov	r3, r1
 8011102:	807b      	strh	r3, [r7, #2]
	Uart_Clear_DMA_TX();
 8011104:	f000 f87e 	bl	8011204 <Uart_Clear_DMA_TX>

	//TODO: This is not how one should do this coding but it makes it work
	//UART_EndTxTransfer(&huartx[COM_EXP2]);
	huartx[COM_EXP2].gState = HAL_UART_STATE_READY;
 8011108:	4b39      	ldr	r3, [pc, #228]	; (80111f0 <DMA_UART_RF_TX+0xf8>)
 801110a:	2220      	movs	r2, #32
 801110c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229

	//Disable Interrupt
	HAL_NVIC_DisableIRQ(USART6_IRQn);
 8011110:	2047      	movs	r0, #71	; 0x47
 8011112:	f7f0 f8c6 	bl	80012a2 <HAL_NVIC_DisableIRQ>

	//Disable TX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_EXP2], UART_IT_TXE);
 8011116:	4b36      	ldr	r3, [pc, #216]	; (80111f0 <DMA_UART_RF_TX+0xf8>)
 8011118:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801111c:	4a34      	ldr	r2, [pc, #208]	; (80111f0 <DMA_UART_RF_TX+0xf8>)
 801111e:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8011122:	6812      	ldr	r2, [r2, #0]
 8011124:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011128:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_EXP2].hdmatx);
 801112a:	4b31      	ldr	r3, [pc, #196]	; (80111f0 <DMA_UART_RF_TX+0xf8>)
 801112c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011130:	4618      	mov	r0, r3
 8011132:	f7f0 f9b7 	bl	80014a4 <HAL_DMA_DeInit>

	//Enable DMA1 Clock
	__HAL_RCC_DMA2_CLK_ENABLE();
 8011136:	4a2f      	ldr	r2, [pc, #188]	; (80111f4 <DMA_UART_RF_TX+0xfc>)
 8011138:	4b2e      	ldr	r3, [pc, #184]	; (80111f4 <DMA_UART_RF_TX+0xfc>)
 801113a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801113c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8011140:	6313      	str	r3, [r2, #48]	; 0x30
 8011142:	4b2c      	ldr	r3, [pc, #176]	; (80111f4 <DMA_UART_RF_TX+0xfc>)
 8011144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011146:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801114a:	60fb      	str	r3, [r7, #12]
 801114c:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart6_tx.Instance = USART6_TX_DMA_STREAM;
 801114e:	4b2a      	ldr	r3, [pc, #168]	; (80111f8 <DMA_UART_RF_TX+0x100>)
 8011150:	4a2a      	ldr	r2, [pc, #168]	; (80111fc <DMA_UART_RF_TX+0x104>)
 8011152:	601a      	str	r2, [r3, #0]
	hdma_uart6_tx.Init.Channel = USART6_TX_DMA_CHANNEL;
 8011154:	4b28      	ldr	r3, [pc, #160]	; (80111f8 <DMA_UART_RF_TX+0x100>)
 8011156:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 801115a:	605a      	str	r2, [r3, #4]
	hdma_uart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 801115c:	4b26      	ldr	r3, [pc, #152]	; (80111f8 <DMA_UART_RF_TX+0x100>)
 801115e:	2240      	movs	r2, #64	; 0x40
 8011160:	609a      	str	r2, [r3, #8]
	hdma_uart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8011162:	4b25      	ldr	r3, [pc, #148]	; (80111f8 <DMA_UART_RF_TX+0x100>)
 8011164:	2204      	movs	r2, #4
 8011166:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart6_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8011168:	4b23      	ldr	r3, [pc, #140]	; (80111f8 <DMA_UART_RF_TX+0x100>)
 801116a:	2203      	movs	r2, #3
 801116c:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart6_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 801116e:	4b22      	ldr	r3, [pc, #136]	; (80111f8 <DMA_UART_RF_TX+0x100>)
 8011170:	2200      	movs	r2, #0
 8011172:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8011174:	4b20      	ldr	r3, [pc, #128]	; (80111f8 <DMA_UART_RF_TX+0x100>)
 8011176:	2200      	movs	r2, #0
 8011178:	619a      	str	r2, [r3, #24]
	hdma_uart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 801117a:	4b1f      	ldr	r3, [pc, #124]	; (80111f8 <DMA_UART_RF_TX+0x100>)
 801117c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011180:	611a      	str	r2, [r3, #16]
	hdma_uart6_tx.Init.Mode = DMA_NORMAL;
 8011182:	4b1d      	ldr	r3, [pc, #116]	; (80111f8 <DMA_UART_RF_TX+0x100>)
 8011184:	2200      	movs	r2, #0
 8011186:	61da      	str	r2, [r3, #28]
	hdma_uart6_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8011188:	4b1b      	ldr	r3, [pc, #108]	; (80111f8 <DMA_UART_RF_TX+0x100>)
 801118a:	2200      	movs	r2, #0
 801118c:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 801118e:	4b1a      	ldr	r3, [pc, #104]	; (80111f8 <DMA_UART_RF_TX+0x100>)
 8011190:	2200      	movs	r2, #0
 8011192:	615a      	str	r2, [r3, #20]
	hdma_uart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8011194:	4b18      	ldr	r3, [pc, #96]	; (80111f8 <DMA_UART_RF_TX+0x100>)
 8011196:	2200      	movs	r2, #0
 8011198:	60da      	str	r2, [r3, #12]
	hdma_uart6_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 801119a:	4b17      	ldr	r3, [pc, #92]	; (80111f8 <DMA_UART_RF_TX+0x100>)
 801119c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80111a0:	621a      	str	r2, [r3, #32]

	//Initialize DMA on RX pin
	HAL_DMA_Init(&hdma_uart6_tx);
 80111a2:	4815      	ldr	r0, [pc, #84]	; (80111f8 <DMA_UART_RF_TX+0x100>)
 80111a4:	f7f0 f8d0 	bl	8001348 <HAL_DMA_Init>
	__HAL_LINKDMA(&huartx[COM_EXP2], hdmatx, hdma_uart6_tx);
 80111a8:	4b11      	ldr	r3, [pc, #68]	; (80111f0 <DMA_UART_RF_TX+0xf8>)
 80111aa:	4a13      	ldr	r2, [pc, #76]	; (80111f8 <DMA_UART_RF_TX+0x100>)
 80111ac:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
 80111b0:	4b11      	ldr	r3, [pc, #68]	; (80111f8 <DMA_UART_RF_TX+0x100>)
 80111b2:	4a13      	ldr	r2, [pc, #76]	; (8011200 <DMA_UART_RF_TX+0x108>)
 80111b4:	639a      	str	r2, [r3, #56]	; 0x38

	//	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
	HAL_NVIC_DisableIRQ(DMA2_Stream6_IRQn);
 80111b6:	2045      	movs	r0, #69	; 0x45
 80111b8:	f7f0 f873 	bl	80012a2 <HAL_NVIC_DisableIRQ>
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_HT);
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_TE);
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_DME);
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_FE);

	__HAL_UART_SEND_REQ(&huartx[COM_EXP2],UART_TXDATA_FLUSH_REQUEST);
 80111bc:	4b0c      	ldr	r3, [pc, #48]	; (80111f0 <DMA_UART_RF_TX+0xf8>)
 80111be:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 80111c2:	4a0b      	ldr	r2, [pc, #44]	; (80111f0 <DMA_UART_RF_TX+0xf8>)
 80111c4:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 80111c8:	6992      	ldr	r2, [r2, #24]
 80111ca:	f042 0210 	orr.w	r2, r2, #16
 80111ce:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_EXP2]);
 80111d0:	4b07      	ldr	r3, [pc, #28]	; (80111f0 <DMA_UART_RF_TX+0xf8>)
 80111d2:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 80111d6:	2208      	movs	r2, #8
 80111d8:	621a      	str	r2, [r3, #32]

	//Set up DMA for reception
	HAL_UART_Transmit_DMA(&huartx[COM_EXP2], tx_buffer, tx_buffer_size);
 80111da:	887b      	ldrh	r3, [r7, #2]
 80111dc:	461a      	mov	r2, r3
 80111de:	6879      	ldr	r1, [r7, #4]
 80111e0:	4807      	ldr	r0, [pc, #28]	; (8011200 <DMA_UART_RF_TX+0x108>)
 80111e2:	f7f7 fe45 	bl	8008e70 <HAL_UART_Transmit_DMA>



}
 80111e6:	bf00      	nop
 80111e8:	3710      	adds	r7, #16
 80111ea:	46bd      	mov	sp, r7
 80111ec:	bd80      	pop	{r7, pc}
 80111ee:	bf00      	nop
 80111f0:	2002bf24 	.word	0x2002bf24
 80111f4:	40023800 	.word	0x40023800
 80111f8:	2002bb98 	.word	0x2002bb98
 80111fc:	400264b8 	.word	0x400264b8
 8011200:	2002c0e4 	.word	0x2002c0e4

08011204 <Uart_Clear_DMA_TX>:

void Uart_Clear_DMA_TX(void)
{
 8011204:	b580      	push	{r7, lr}
 8011206:	af00      	add	r7, sp, #0

	/* Clear all DMA Stream0 flags */
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmatx, __HAL_DMA_GET_TC_FLAG_INDEX(huartx[COM_EXP2].hdmatx));
 8011208:	4b8d      	ldr	r3, [pc, #564]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801120a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801120e:	681b      	ldr	r3, [r3, #0]
 8011210:	461a      	mov	r2, r3
 8011212:	4b8c      	ldr	r3, [pc, #560]	; (8011444 <Uart_Clear_DMA_TX+0x240>)
 8011214:	429a      	cmp	r2, r3
 8011216:	f240 8085 	bls.w	8011324 <Uart_Clear_DMA_TX+0x120>
 801121a:	4a8b      	ldr	r2, [pc, #556]	; (8011448 <Uart_Clear_DMA_TX+0x244>)
 801121c:	4b88      	ldr	r3, [pc, #544]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801121e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011222:	681b      	ldr	r3, [r3, #0]
 8011224:	4619      	mov	r1, r3
 8011226:	4b89      	ldr	r3, [pc, #548]	; (801144c <Uart_Clear_DMA_TX+0x248>)
 8011228:	4299      	cmp	r1, r3
 801122a:	d078      	beq.n	801131e <Uart_Clear_DMA_TX+0x11a>
 801122c:	4b84      	ldr	r3, [pc, #528]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801122e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	4619      	mov	r1, r3
 8011236:	4b86      	ldr	r3, [pc, #536]	; (8011450 <Uart_Clear_DMA_TX+0x24c>)
 8011238:	4299      	cmp	r1, r3
 801123a:	d06e      	beq.n	801131a <Uart_Clear_DMA_TX+0x116>
 801123c:	4b80      	ldr	r3, [pc, #512]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801123e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	4619      	mov	r1, r3
 8011246:	4b83      	ldr	r3, [pc, #524]	; (8011454 <Uart_Clear_DMA_TX+0x250>)
 8011248:	4299      	cmp	r1, r3
 801124a:	d064      	beq.n	8011316 <Uart_Clear_DMA_TX+0x112>
 801124c:	4b7c      	ldr	r3, [pc, #496]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801124e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011252:	681b      	ldr	r3, [r3, #0]
 8011254:	4619      	mov	r1, r3
 8011256:	4b80      	ldr	r3, [pc, #512]	; (8011458 <Uart_Clear_DMA_TX+0x254>)
 8011258:	4299      	cmp	r1, r3
 801125a:	d05a      	beq.n	8011312 <Uart_Clear_DMA_TX+0x10e>
 801125c:	4b78      	ldr	r3, [pc, #480]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801125e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011262:	681b      	ldr	r3, [r3, #0]
 8011264:	4619      	mov	r1, r3
 8011266:	4b7d      	ldr	r3, [pc, #500]	; (801145c <Uart_Clear_DMA_TX+0x258>)
 8011268:	4299      	cmp	r1, r3
 801126a:	d04f      	beq.n	801130c <Uart_Clear_DMA_TX+0x108>
 801126c:	4b74      	ldr	r3, [pc, #464]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801126e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011272:	681b      	ldr	r3, [r3, #0]
 8011274:	4619      	mov	r1, r3
 8011276:	4b7a      	ldr	r3, [pc, #488]	; (8011460 <Uart_Clear_DMA_TX+0x25c>)
 8011278:	4299      	cmp	r1, r3
 801127a:	d044      	beq.n	8011306 <Uart_Clear_DMA_TX+0x102>
 801127c:	4b70      	ldr	r3, [pc, #448]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801127e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011282:	681b      	ldr	r3, [r3, #0]
 8011284:	4619      	mov	r1, r3
 8011286:	4b77      	ldr	r3, [pc, #476]	; (8011464 <Uart_Clear_DMA_TX+0x260>)
 8011288:	4299      	cmp	r1, r3
 801128a:	d039      	beq.n	8011300 <Uart_Clear_DMA_TX+0xfc>
 801128c:	4b6c      	ldr	r3, [pc, #432]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801128e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011292:	681b      	ldr	r3, [r3, #0]
 8011294:	4619      	mov	r1, r3
 8011296:	4b74      	ldr	r3, [pc, #464]	; (8011468 <Uart_Clear_DMA_TX+0x264>)
 8011298:	4299      	cmp	r1, r3
 801129a:	d02e      	beq.n	80112fa <Uart_Clear_DMA_TX+0xf6>
 801129c:	4b68      	ldr	r3, [pc, #416]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801129e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80112a2:	681b      	ldr	r3, [r3, #0]
 80112a4:	4619      	mov	r1, r3
 80112a6:	4b71      	ldr	r3, [pc, #452]	; (801146c <Uart_Clear_DMA_TX+0x268>)
 80112a8:	4299      	cmp	r1, r3
 80112aa:	d023      	beq.n	80112f4 <Uart_Clear_DMA_TX+0xf0>
 80112ac:	4b64      	ldr	r3, [pc, #400]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 80112ae:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80112b2:	681b      	ldr	r3, [r3, #0]
 80112b4:	4619      	mov	r1, r3
 80112b6:	4b6e      	ldr	r3, [pc, #440]	; (8011470 <Uart_Clear_DMA_TX+0x26c>)
 80112b8:	4299      	cmp	r1, r3
 80112ba:	d018      	beq.n	80112ee <Uart_Clear_DMA_TX+0xea>
 80112bc:	4b60      	ldr	r3, [pc, #384]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 80112be:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80112c2:	681b      	ldr	r3, [r3, #0]
 80112c4:	4619      	mov	r1, r3
 80112c6:	4b6b      	ldr	r3, [pc, #428]	; (8011474 <Uart_Clear_DMA_TX+0x270>)
 80112c8:	4299      	cmp	r1, r3
 80112ca:	d00d      	beq.n	80112e8 <Uart_Clear_DMA_TX+0xe4>
 80112cc:	4b5c      	ldr	r3, [pc, #368]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 80112ce:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	4619      	mov	r1, r3
 80112d6:	4b68      	ldr	r3, [pc, #416]	; (8011478 <Uart_Clear_DMA_TX+0x274>)
 80112d8:	4299      	cmp	r1, r3
 80112da:	d102      	bne.n	80112e2 <Uart_Clear_DMA_TX+0xde>
 80112dc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80112e0:	e01e      	b.n	8011320 <Uart_Clear_DMA_TX+0x11c>
 80112e2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80112e6:	e01b      	b.n	8011320 <Uart_Clear_DMA_TX+0x11c>
 80112e8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80112ec:	e018      	b.n	8011320 <Uart_Clear_DMA_TX+0x11c>
 80112ee:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80112f2:	e015      	b.n	8011320 <Uart_Clear_DMA_TX+0x11c>
 80112f4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80112f8:	e012      	b.n	8011320 <Uart_Clear_DMA_TX+0x11c>
 80112fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80112fe:	e00f      	b.n	8011320 <Uart_Clear_DMA_TX+0x11c>
 8011300:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011304:	e00c      	b.n	8011320 <Uart_Clear_DMA_TX+0x11c>
 8011306:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801130a:	e009      	b.n	8011320 <Uart_Clear_DMA_TX+0x11c>
 801130c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011310:	e006      	b.n	8011320 <Uart_Clear_DMA_TX+0x11c>
 8011312:	2320      	movs	r3, #32
 8011314:	e004      	b.n	8011320 <Uart_Clear_DMA_TX+0x11c>
 8011316:	2320      	movs	r3, #32
 8011318:	e002      	b.n	8011320 <Uart_Clear_DMA_TX+0x11c>
 801131a:	2320      	movs	r3, #32
 801131c:	e000      	b.n	8011320 <Uart_Clear_DMA_TX+0x11c>
 801131e:	2320      	movs	r3, #32
 8011320:	60d3      	str	r3, [r2, #12]
 8011322:	e1df      	b.n	80116e4 <Uart_Clear_DMA_TX+0x4e0>
 8011324:	4b46      	ldr	r3, [pc, #280]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 8011326:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801132a:	681b      	ldr	r3, [r3, #0]
 801132c:	461a      	mov	r2, r3
 801132e:	4b53      	ldr	r3, [pc, #332]	; (801147c <Uart_Clear_DMA_TX+0x278>)
 8011330:	429a      	cmp	r2, r3
 8011332:	f240 80a5 	bls.w	8011480 <Uart_Clear_DMA_TX+0x27c>
 8011336:	4a44      	ldr	r2, [pc, #272]	; (8011448 <Uart_Clear_DMA_TX+0x244>)
 8011338:	4b41      	ldr	r3, [pc, #260]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801133a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	4619      	mov	r1, r3
 8011342:	4b42      	ldr	r3, [pc, #264]	; (801144c <Uart_Clear_DMA_TX+0x248>)
 8011344:	4299      	cmp	r1, r3
 8011346:	d078      	beq.n	801143a <Uart_Clear_DMA_TX+0x236>
 8011348:	4b3d      	ldr	r3, [pc, #244]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801134a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801134e:	681b      	ldr	r3, [r3, #0]
 8011350:	4619      	mov	r1, r3
 8011352:	4b3f      	ldr	r3, [pc, #252]	; (8011450 <Uart_Clear_DMA_TX+0x24c>)
 8011354:	4299      	cmp	r1, r3
 8011356:	d06e      	beq.n	8011436 <Uart_Clear_DMA_TX+0x232>
 8011358:	4b39      	ldr	r3, [pc, #228]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801135a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801135e:	681b      	ldr	r3, [r3, #0]
 8011360:	4619      	mov	r1, r3
 8011362:	4b3c      	ldr	r3, [pc, #240]	; (8011454 <Uart_Clear_DMA_TX+0x250>)
 8011364:	4299      	cmp	r1, r3
 8011366:	d064      	beq.n	8011432 <Uart_Clear_DMA_TX+0x22e>
 8011368:	4b35      	ldr	r3, [pc, #212]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801136a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801136e:	681b      	ldr	r3, [r3, #0]
 8011370:	4619      	mov	r1, r3
 8011372:	4b39      	ldr	r3, [pc, #228]	; (8011458 <Uart_Clear_DMA_TX+0x254>)
 8011374:	4299      	cmp	r1, r3
 8011376:	d05a      	beq.n	801142e <Uart_Clear_DMA_TX+0x22a>
 8011378:	4b31      	ldr	r3, [pc, #196]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801137a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801137e:	681b      	ldr	r3, [r3, #0]
 8011380:	4619      	mov	r1, r3
 8011382:	4b36      	ldr	r3, [pc, #216]	; (801145c <Uart_Clear_DMA_TX+0x258>)
 8011384:	4299      	cmp	r1, r3
 8011386:	d04f      	beq.n	8011428 <Uart_Clear_DMA_TX+0x224>
 8011388:	4b2d      	ldr	r3, [pc, #180]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801138a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	4619      	mov	r1, r3
 8011392:	4b33      	ldr	r3, [pc, #204]	; (8011460 <Uart_Clear_DMA_TX+0x25c>)
 8011394:	4299      	cmp	r1, r3
 8011396:	d044      	beq.n	8011422 <Uart_Clear_DMA_TX+0x21e>
 8011398:	4b29      	ldr	r3, [pc, #164]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 801139a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801139e:	681b      	ldr	r3, [r3, #0]
 80113a0:	4619      	mov	r1, r3
 80113a2:	4b30      	ldr	r3, [pc, #192]	; (8011464 <Uart_Clear_DMA_TX+0x260>)
 80113a4:	4299      	cmp	r1, r3
 80113a6:	d039      	beq.n	801141c <Uart_Clear_DMA_TX+0x218>
 80113a8:	4b25      	ldr	r3, [pc, #148]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 80113aa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80113ae:	681b      	ldr	r3, [r3, #0]
 80113b0:	4619      	mov	r1, r3
 80113b2:	4b2d      	ldr	r3, [pc, #180]	; (8011468 <Uart_Clear_DMA_TX+0x264>)
 80113b4:	4299      	cmp	r1, r3
 80113b6:	d02e      	beq.n	8011416 <Uart_Clear_DMA_TX+0x212>
 80113b8:	4b21      	ldr	r3, [pc, #132]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 80113ba:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80113be:	681b      	ldr	r3, [r3, #0]
 80113c0:	4619      	mov	r1, r3
 80113c2:	4b2a      	ldr	r3, [pc, #168]	; (801146c <Uart_Clear_DMA_TX+0x268>)
 80113c4:	4299      	cmp	r1, r3
 80113c6:	d023      	beq.n	8011410 <Uart_Clear_DMA_TX+0x20c>
 80113c8:	4b1d      	ldr	r3, [pc, #116]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 80113ca:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	4619      	mov	r1, r3
 80113d2:	4b27      	ldr	r3, [pc, #156]	; (8011470 <Uart_Clear_DMA_TX+0x26c>)
 80113d4:	4299      	cmp	r1, r3
 80113d6:	d018      	beq.n	801140a <Uart_Clear_DMA_TX+0x206>
 80113d8:	4b19      	ldr	r3, [pc, #100]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 80113da:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80113de:	681b      	ldr	r3, [r3, #0]
 80113e0:	4619      	mov	r1, r3
 80113e2:	4b24      	ldr	r3, [pc, #144]	; (8011474 <Uart_Clear_DMA_TX+0x270>)
 80113e4:	4299      	cmp	r1, r3
 80113e6:	d00d      	beq.n	8011404 <Uart_Clear_DMA_TX+0x200>
 80113e8:	4b15      	ldr	r3, [pc, #84]	; (8011440 <Uart_Clear_DMA_TX+0x23c>)
 80113ea:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	4619      	mov	r1, r3
 80113f2:	4b21      	ldr	r3, [pc, #132]	; (8011478 <Uart_Clear_DMA_TX+0x274>)
 80113f4:	4299      	cmp	r1, r3
 80113f6:	d102      	bne.n	80113fe <Uart_Clear_DMA_TX+0x1fa>
 80113f8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80113fc:	e01e      	b.n	801143c <Uart_Clear_DMA_TX+0x238>
 80113fe:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8011402:	e01b      	b.n	801143c <Uart_Clear_DMA_TX+0x238>
 8011404:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011408:	e018      	b.n	801143c <Uart_Clear_DMA_TX+0x238>
 801140a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801140e:	e015      	b.n	801143c <Uart_Clear_DMA_TX+0x238>
 8011410:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011414:	e012      	b.n	801143c <Uart_Clear_DMA_TX+0x238>
 8011416:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801141a:	e00f      	b.n	801143c <Uart_Clear_DMA_TX+0x238>
 801141c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011420:	e00c      	b.n	801143c <Uart_Clear_DMA_TX+0x238>
 8011422:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011426:	e009      	b.n	801143c <Uart_Clear_DMA_TX+0x238>
 8011428:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801142c:	e006      	b.n	801143c <Uart_Clear_DMA_TX+0x238>
 801142e:	2320      	movs	r3, #32
 8011430:	e004      	b.n	801143c <Uart_Clear_DMA_TX+0x238>
 8011432:	2320      	movs	r3, #32
 8011434:	e002      	b.n	801143c <Uart_Clear_DMA_TX+0x238>
 8011436:	2320      	movs	r3, #32
 8011438:	e000      	b.n	801143c <Uart_Clear_DMA_TX+0x238>
 801143a:	2320      	movs	r3, #32
 801143c:	6093      	str	r3, [r2, #8]
 801143e:	e151      	b.n	80116e4 <Uart_Clear_DMA_TX+0x4e0>
 8011440:	2002bf24 	.word	0x2002bf24
 8011444:	40026458 	.word	0x40026458
 8011448:	40026400 	.word	0x40026400
 801144c:	40026010 	.word	0x40026010
 8011450:	40026410 	.word	0x40026410
 8011454:	40026070 	.word	0x40026070
 8011458:	40026470 	.word	0x40026470
 801145c:	40026028 	.word	0x40026028
 8011460:	40026428 	.word	0x40026428
 8011464:	40026088 	.word	0x40026088
 8011468:	40026488 	.word	0x40026488
 801146c:	40026040 	.word	0x40026040
 8011470:	40026440 	.word	0x40026440
 8011474:	400260a0 	.word	0x400260a0
 8011478:	400264a0 	.word	0x400264a0
 801147c:	400260b8 	.word	0x400260b8
 8011480:	4b88      	ldr	r3, [pc, #544]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 8011482:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011486:	681b      	ldr	r3, [r3, #0]
 8011488:	461a      	mov	r2, r3
 801148a:	4b87      	ldr	r3, [pc, #540]	; (80116a8 <Uart_Clear_DMA_TX+0x4a4>)
 801148c:	429a      	cmp	r2, r3
 801148e:	f240 8085 	bls.w	801159c <Uart_Clear_DMA_TX+0x398>
 8011492:	4a86      	ldr	r2, [pc, #536]	; (80116ac <Uart_Clear_DMA_TX+0x4a8>)
 8011494:	4b83      	ldr	r3, [pc, #524]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 8011496:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	4619      	mov	r1, r3
 801149e:	4b84      	ldr	r3, [pc, #528]	; (80116b0 <Uart_Clear_DMA_TX+0x4ac>)
 80114a0:	4299      	cmp	r1, r3
 80114a2:	d078      	beq.n	8011596 <Uart_Clear_DMA_TX+0x392>
 80114a4:	4b7f      	ldr	r3, [pc, #508]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 80114a6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	4619      	mov	r1, r3
 80114ae:	4b81      	ldr	r3, [pc, #516]	; (80116b4 <Uart_Clear_DMA_TX+0x4b0>)
 80114b0:	4299      	cmp	r1, r3
 80114b2:	d06e      	beq.n	8011592 <Uart_Clear_DMA_TX+0x38e>
 80114b4:	4b7b      	ldr	r3, [pc, #492]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 80114b6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	4619      	mov	r1, r3
 80114be:	4b7e      	ldr	r3, [pc, #504]	; (80116b8 <Uart_Clear_DMA_TX+0x4b4>)
 80114c0:	4299      	cmp	r1, r3
 80114c2:	d064      	beq.n	801158e <Uart_Clear_DMA_TX+0x38a>
 80114c4:	4b77      	ldr	r3, [pc, #476]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 80114c6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	4619      	mov	r1, r3
 80114ce:	4b7b      	ldr	r3, [pc, #492]	; (80116bc <Uart_Clear_DMA_TX+0x4b8>)
 80114d0:	4299      	cmp	r1, r3
 80114d2:	d05a      	beq.n	801158a <Uart_Clear_DMA_TX+0x386>
 80114d4:	4b73      	ldr	r3, [pc, #460]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 80114d6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80114da:	681b      	ldr	r3, [r3, #0]
 80114dc:	4619      	mov	r1, r3
 80114de:	4b78      	ldr	r3, [pc, #480]	; (80116c0 <Uart_Clear_DMA_TX+0x4bc>)
 80114e0:	4299      	cmp	r1, r3
 80114e2:	d04f      	beq.n	8011584 <Uart_Clear_DMA_TX+0x380>
 80114e4:	4b6f      	ldr	r3, [pc, #444]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 80114e6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80114ea:	681b      	ldr	r3, [r3, #0]
 80114ec:	4619      	mov	r1, r3
 80114ee:	4b75      	ldr	r3, [pc, #468]	; (80116c4 <Uart_Clear_DMA_TX+0x4c0>)
 80114f0:	4299      	cmp	r1, r3
 80114f2:	d044      	beq.n	801157e <Uart_Clear_DMA_TX+0x37a>
 80114f4:	4b6b      	ldr	r3, [pc, #428]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 80114f6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80114fa:	681b      	ldr	r3, [r3, #0]
 80114fc:	4619      	mov	r1, r3
 80114fe:	4b72      	ldr	r3, [pc, #456]	; (80116c8 <Uart_Clear_DMA_TX+0x4c4>)
 8011500:	4299      	cmp	r1, r3
 8011502:	d039      	beq.n	8011578 <Uart_Clear_DMA_TX+0x374>
 8011504:	4b67      	ldr	r3, [pc, #412]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 8011506:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801150a:	681b      	ldr	r3, [r3, #0]
 801150c:	4619      	mov	r1, r3
 801150e:	4b6f      	ldr	r3, [pc, #444]	; (80116cc <Uart_Clear_DMA_TX+0x4c8>)
 8011510:	4299      	cmp	r1, r3
 8011512:	d02e      	beq.n	8011572 <Uart_Clear_DMA_TX+0x36e>
 8011514:	4b63      	ldr	r3, [pc, #396]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 8011516:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801151a:	681b      	ldr	r3, [r3, #0]
 801151c:	4619      	mov	r1, r3
 801151e:	4b6c      	ldr	r3, [pc, #432]	; (80116d0 <Uart_Clear_DMA_TX+0x4cc>)
 8011520:	4299      	cmp	r1, r3
 8011522:	d023      	beq.n	801156c <Uart_Clear_DMA_TX+0x368>
 8011524:	4b5f      	ldr	r3, [pc, #380]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 8011526:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801152a:	681b      	ldr	r3, [r3, #0]
 801152c:	4619      	mov	r1, r3
 801152e:	4b69      	ldr	r3, [pc, #420]	; (80116d4 <Uart_Clear_DMA_TX+0x4d0>)
 8011530:	4299      	cmp	r1, r3
 8011532:	d018      	beq.n	8011566 <Uart_Clear_DMA_TX+0x362>
 8011534:	4b5b      	ldr	r3, [pc, #364]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 8011536:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801153a:	681b      	ldr	r3, [r3, #0]
 801153c:	4619      	mov	r1, r3
 801153e:	4b66      	ldr	r3, [pc, #408]	; (80116d8 <Uart_Clear_DMA_TX+0x4d4>)
 8011540:	4299      	cmp	r1, r3
 8011542:	d00d      	beq.n	8011560 <Uart_Clear_DMA_TX+0x35c>
 8011544:	4b57      	ldr	r3, [pc, #348]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 8011546:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801154a:	681b      	ldr	r3, [r3, #0]
 801154c:	4619      	mov	r1, r3
 801154e:	4b63      	ldr	r3, [pc, #396]	; (80116dc <Uart_Clear_DMA_TX+0x4d8>)
 8011550:	4299      	cmp	r1, r3
 8011552:	d102      	bne.n	801155a <Uart_Clear_DMA_TX+0x356>
 8011554:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011558:	e01e      	b.n	8011598 <Uart_Clear_DMA_TX+0x394>
 801155a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801155e:	e01b      	b.n	8011598 <Uart_Clear_DMA_TX+0x394>
 8011560:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011564:	e018      	b.n	8011598 <Uart_Clear_DMA_TX+0x394>
 8011566:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801156a:	e015      	b.n	8011598 <Uart_Clear_DMA_TX+0x394>
 801156c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011570:	e012      	b.n	8011598 <Uart_Clear_DMA_TX+0x394>
 8011572:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011576:	e00f      	b.n	8011598 <Uart_Clear_DMA_TX+0x394>
 8011578:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801157c:	e00c      	b.n	8011598 <Uart_Clear_DMA_TX+0x394>
 801157e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011582:	e009      	b.n	8011598 <Uart_Clear_DMA_TX+0x394>
 8011584:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011588:	e006      	b.n	8011598 <Uart_Clear_DMA_TX+0x394>
 801158a:	2320      	movs	r3, #32
 801158c:	e004      	b.n	8011598 <Uart_Clear_DMA_TX+0x394>
 801158e:	2320      	movs	r3, #32
 8011590:	e002      	b.n	8011598 <Uart_Clear_DMA_TX+0x394>
 8011592:	2320      	movs	r3, #32
 8011594:	e000      	b.n	8011598 <Uart_Clear_DMA_TX+0x394>
 8011596:	2320      	movs	r3, #32
 8011598:	60d3      	str	r3, [r2, #12]
 801159a:	e0a3      	b.n	80116e4 <Uart_Clear_DMA_TX+0x4e0>
 801159c:	4a43      	ldr	r2, [pc, #268]	; (80116ac <Uart_Clear_DMA_TX+0x4a8>)
 801159e:	4b41      	ldr	r3, [pc, #260]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 80115a0:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	4619      	mov	r1, r3
 80115a8:	4b41      	ldr	r3, [pc, #260]	; (80116b0 <Uart_Clear_DMA_TX+0x4ac>)
 80115aa:	4299      	cmp	r1, r3
 80115ac:	f000 8098 	beq.w	80116e0 <Uart_Clear_DMA_TX+0x4dc>
 80115b0:	4b3c      	ldr	r3, [pc, #240]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 80115b2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	4619      	mov	r1, r3
 80115ba:	4b3e      	ldr	r3, [pc, #248]	; (80116b4 <Uart_Clear_DMA_TX+0x4b0>)
 80115bc:	4299      	cmp	r1, r3
 80115be:	d06e      	beq.n	801169e <Uart_Clear_DMA_TX+0x49a>
 80115c0:	4b38      	ldr	r3, [pc, #224]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 80115c2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80115c6:	681b      	ldr	r3, [r3, #0]
 80115c8:	4619      	mov	r1, r3
 80115ca:	4b3b      	ldr	r3, [pc, #236]	; (80116b8 <Uart_Clear_DMA_TX+0x4b4>)
 80115cc:	4299      	cmp	r1, r3
 80115ce:	d064      	beq.n	801169a <Uart_Clear_DMA_TX+0x496>
 80115d0:	4b34      	ldr	r3, [pc, #208]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 80115d2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80115d6:	681b      	ldr	r3, [r3, #0]
 80115d8:	4619      	mov	r1, r3
 80115da:	4b38      	ldr	r3, [pc, #224]	; (80116bc <Uart_Clear_DMA_TX+0x4b8>)
 80115dc:	4299      	cmp	r1, r3
 80115de:	d05a      	beq.n	8011696 <Uart_Clear_DMA_TX+0x492>
 80115e0:	4b30      	ldr	r3, [pc, #192]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 80115e2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	4619      	mov	r1, r3
 80115ea:	4b35      	ldr	r3, [pc, #212]	; (80116c0 <Uart_Clear_DMA_TX+0x4bc>)
 80115ec:	4299      	cmp	r1, r3
 80115ee:	d04f      	beq.n	8011690 <Uart_Clear_DMA_TX+0x48c>
 80115f0:	4b2c      	ldr	r3, [pc, #176]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 80115f2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80115f6:	681b      	ldr	r3, [r3, #0]
 80115f8:	4619      	mov	r1, r3
 80115fa:	4b32      	ldr	r3, [pc, #200]	; (80116c4 <Uart_Clear_DMA_TX+0x4c0>)
 80115fc:	4299      	cmp	r1, r3
 80115fe:	d044      	beq.n	801168a <Uart_Clear_DMA_TX+0x486>
 8011600:	4b28      	ldr	r3, [pc, #160]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 8011602:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011606:	681b      	ldr	r3, [r3, #0]
 8011608:	4619      	mov	r1, r3
 801160a:	4b2f      	ldr	r3, [pc, #188]	; (80116c8 <Uart_Clear_DMA_TX+0x4c4>)
 801160c:	4299      	cmp	r1, r3
 801160e:	d039      	beq.n	8011684 <Uart_Clear_DMA_TX+0x480>
 8011610:	4b24      	ldr	r3, [pc, #144]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 8011612:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011616:	681b      	ldr	r3, [r3, #0]
 8011618:	4619      	mov	r1, r3
 801161a:	4b2c      	ldr	r3, [pc, #176]	; (80116cc <Uart_Clear_DMA_TX+0x4c8>)
 801161c:	4299      	cmp	r1, r3
 801161e:	d02e      	beq.n	801167e <Uart_Clear_DMA_TX+0x47a>
 8011620:	4b20      	ldr	r3, [pc, #128]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 8011622:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011626:	681b      	ldr	r3, [r3, #0]
 8011628:	4619      	mov	r1, r3
 801162a:	4b29      	ldr	r3, [pc, #164]	; (80116d0 <Uart_Clear_DMA_TX+0x4cc>)
 801162c:	4299      	cmp	r1, r3
 801162e:	d023      	beq.n	8011678 <Uart_Clear_DMA_TX+0x474>
 8011630:	4b1c      	ldr	r3, [pc, #112]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 8011632:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	4619      	mov	r1, r3
 801163a:	4b26      	ldr	r3, [pc, #152]	; (80116d4 <Uart_Clear_DMA_TX+0x4d0>)
 801163c:	4299      	cmp	r1, r3
 801163e:	d018      	beq.n	8011672 <Uart_Clear_DMA_TX+0x46e>
 8011640:	4b18      	ldr	r3, [pc, #96]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 8011642:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011646:	681b      	ldr	r3, [r3, #0]
 8011648:	4619      	mov	r1, r3
 801164a:	4b23      	ldr	r3, [pc, #140]	; (80116d8 <Uart_Clear_DMA_TX+0x4d4>)
 801164c:	4299      	cmp	r1, r3
 801164e:	d00d      	beq.n	801166c <Uart_Clear_DMA_TX+0x468>
 8011650:	4b14      	ldr	r3, [pc, #80]	; (80116a4 <Uart_Clear_DMA_TX+0x4a0>)
 8011652:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011656:	681b      	ldr	r3, [r3, #0]
 8011658:	4619      	mov	r1, r3
 801165a:	4b20      	ldr	r3, [pc, #128]	; (80116dc <Uart_Clear_DMA_TX+0x4d8>)
 801165c:	4299      	cmp	r1, r3
 801165e:	d102      	bne.n	8011666 <Uart_Clear_DMA_TX+0x462>
 8011660:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011664:	e03d      	b.n	80116e2 <Uart_Clear_DMA_TX+0x4de>
 8011666:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801166a:	e03a      	b.n	80116e2 <Uart_Clear_DMA_TX+0x4de>
 801166c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011670:	e037      	b.n	80116e2 <Uart_Clear_DMA_TX+0x4de>
 8011672:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011676:	e034      	b.n	80116e2 <Uart_Clear_DMA_TX+0x4de>
 8011678:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801167c:	e031      	b.n	80116e2 <Uart_Clear_DMA_TX+0x4de>
 801167e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011682:	e02e      	b.n	80116e2 <Uart_Clear_DMA_TX+0x4de>
 8011684:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011688:	e02b      	b.n	80116e2 <Uart_Clear_DMA_TX+0x4de>
 801168a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801168e:	e028      	b.n	80116e2 <Uart_Clear_DMA_TX+0x4de>
 8011690:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011694:	e025      	b.n	80116e2 <Uart_Clear_DMA_TX+0x4de>
 8011696:	2320      	movs	r3, #32
 8011698:	e023      	b.n	80116e2 <Uart_Clear_DMA_TX+0x4de>
 801169a:	2320      	movs	r3, #32
 801169c:	e021      	b.n	80116e2 <Uart_Clear_DMA_TX+0x4de>
 801169e:	2320      	movs	r3, #32
 80116a0:	e01f      	b.n	80116e2 <Uart_Clear_DMA_TX+0x4de>
 80116a2:	bf00      	nop
 80116a4:	2002bf24 	.word	0x2002bf24
 80116a8:	40026058 	.word	0x40026058
 80116ac:	40026000 	.word	0x40026000
 80116b0:	40026010 	.word	0x40026010
 80116b4:	40026410 	.word	0x40026410
 80116b8:	40026070 	.word	0x40026070
 80116bc:	40026470 	.word	0x40026470
 80116c0:	40026028 	.word	0x40026028
 80116c4:	40026428 	.word	0x40026428
 80116c8:	40026088 	.word	0x40026088
 80116cc:	40026488 	.word	0x40026488
 80116d0:	40026040 	.word	0x40026040
 80116d4:	40026440 	.word	0x40026440
 80116d8:	400260a0 	.word	0x400260a0
 80116dc:	400264a0 	.word	0x400264a0
 80116e0:	2320      	movs	r3, #32
 80116e2:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmatx, __HAL_DMA_GET_HT_FLAG_INDEX(huartx[COM_EXP2].hdmatx));
 80116e4:	4b8d      	ldr	r3, [pc, #564]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 80116e6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	461a      	mov	r2, r3
 80116ee:	4b8c      	ldr	r3, [pc, #560]	; (8011920 <Uart_Clear_DMA_TX+0x71c>)
 80116f0:	429a      	cmp	r2, r3
 80116f2:	f240 8085 	bls.w	8011800 <Uart_Clear_DMA_TX+0x5fc>
 80116f6:	4a8b      	ldr	r2, [pc, #556]	; (8011924 <Uart_Clear_DMA_TX+0x720>)
 80116f8:	4b88      	ldr	r3, [pc, #544]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 80116fa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80116fe:	681b      	ldr	r3, [r3, #0]
 8011700:	4619      	mov	r1, r3
 8011702:	4b89      	ldr	r3, [pc, #548]	; (8011928 <Uart_Clear_DMA_TX+0x724>)
 8011704:	4299      	cmp	r1, r3
 8011706:	d078      	beq.n	80117fa <Uart_Clear_DMA_TX+0x5f6>
 8011708:	4b84      	ldr	r3, [pc, #528]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 801170a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801170e:	681b      	ldr	r3, [r3, #0]
 8011710:	4619      	mov	r1, r3
 8011712:	4b86      	ldr	r3, [pc, #536]	; (801192c <Uart_Clear_DMA_TX+0x728>)
 8011714:	4299      	cmp	r1, r3
 8011716:	d06e      	beq.n	80117f6 <Uart_Clear_DMA_TX+0x5f2>
 8011718:	4b80      	ldr	r3, [pc, #512]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 801171a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801171e:	681b      	ldr	r3, [r3, #0]
 8011720:	4619      	mov	r1, r3
 8011722:	4b83      	ldr	r3, [pc, #524]	; (8011930 <Uart_Clear_DMA_TX+0x72c>)
 8011724:	4299      	cmp	r1, r3
 8011726:	d064      	beq.n	80117f2 <Uart_Clear_DMA_TX+0x5ee>
 8011728:	4b7c      	ldr	r3, [pc, #496]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 801172a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801172e:	681b      	ldr	r3, [r3, #0]
 8011730:	4619      	mov	r1, r3
 8011732:	4b80      	ldr	r3, [pc, #512]	; (8011934 <Uart_Clear_DMA_TX+0x730>)
 8011734:	4299      	cmp	r1, r3
 8011736:	d05a      	beq.n	80117ee <Uart_Clear_DMA_TX+0x5ea>
 8011738:	4b78      	ldr	r3, [pc, #480]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 801173a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801173e:	681b      	ldr	r3, [r3, #0]
 8011740:	4619      	mov	r1, r3
 8011742:	4b7d      	ldr	r3, [pc, #500]	; (8011938 <Uart_Clear_DMA_TX+0x734>)
 8011744:	4299      	cmp	r1, r3
 8011746:	d04f      	beq.n	80117e8 <Uart_Clear_DMA_TX+0x5e4>
 8011748:	4b74      	ldr	r3, [pc, #464]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 801174a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	4619      	mov	r1, r3
 8011752:	4b7a      	ldr	r3, [pc, #488]	; (801193c <Uart_Clear_DMA_TX+0x738>)
 8011754:	4299      	cmp	r1, r3
 8011756:	d044      	beq.n	80117e2 <Uart_Clear_DMA_TX+0x5de>
 8011758:	4b70      	ldr	r3, [pc, #448]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 801175a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801175e:	681b      	ldr	r3, [r3, #0]
 8011760:	4619      	mov	r1, r3
 8011762:	4b77      	ldr	r3, [pc, #476]	; (8011940 <Uart_Clear_DMA_TX+0x73c>)
 8011764:	4299      	cmp	r1, r3
 8011766:	d039      	beq.n	80117dc <Uart_Clear_DMA_TX+0x5d8>
 8011768:	4b6c      	ldr	r3, [pc, #432]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 801176a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801176e:	681b      	ldr	r3, [r3, #0]
 8011770:	4619      	mov	r1, r3
 8011772:	4b74      	ldr	r3, [pc, #464]	; (8011944 <Uart_Clear_DMA_TX+0x740>)
 8011774:	4299      	cmp	r1, r3
 8011776:	d02e      	beq.n	80117d6 <Uart_Clear_DMA_TX+0x5d2>
 8011778:	4b68      	ldr	r3, [pc, #416]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 801177a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801177e:	681b      	ldr	r3, [r3, #0]
 8011780:	4619      	mov	r1, r3
 8011782:	4b71      	ldr	r3, [pc, #452]	; (8011948 <Uart_Clear_DMA_TX+0x744>)
 8011784:	4299      	cmp	r1, r3
 8011786:	d023      	beq.n	80117d0 <Uart_Clear_DMA_TX+0x5cc>
 8011788:	4b64      	ldr	r3, [pc, #400]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 801178a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	4619      	mov	r1, r3
 8011792:	4b6e      	ldr	r3, [pc, #440]	; (801194c <Uart_Clear_DMA_TX+0x748>)
 8011794:	4299      	cmp	r1, r3
 8011796:	d018      	beq.n	80117ca <Uart_Clear_DMA_TX+0x5c6>
 8011798:	4b60      	ldr	r3, [pc, #384]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 801179a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	4619      	mov	r1, r3
 80117a2:	4b6b      	ldr	r3, [pc, #428]	; (8011950 <Uart_Clear_DMA_TX+0x74c>)
 80117a4:	4299      	cmp	r1, r3
 80117a6:	d00d      	beq.n	80117c4 <Uart_Clear_DMA_TX+0x5c0>
 80117a8:	4b5c      	ldr	r3, [pc, #368]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 80117aa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80117ae:	681b      	ldr	r3, [r3, #0]
 80117b0:	4619      	mov	r1, r3
 80117b2:	4b68      	ldr	r3, [pc, #416]	; (8011954 <Uart_Clear_DMA_TX+0x750>)
 80117b4:	4299      	cmp	r1, r3
 80117b6:	d102      	bne.n	80117be <Uart_Clear_DMA_TX+0x5ba>
 80117b8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80117bc:	e01e      	b.n	80117fc <Uart_Clear_DMA_TX+0x5f8>
 80117be:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80117c2:	e01b      	b.n	80117fc <Uart_Clear_DMA_TX+0x5f8>
 80117c4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80117c8:	e018      	b.n	80117fc <Uart_Clear_DMA_TX+0x5f8>
 80117ca:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80117ce:	e015      	b.n	80117fc <Uart_Clear_DMA_TX+0x5f8>
 80117d0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80117d4:	e012      	b.n	80117fc <Uart_Clear_DMA_TX+0x5f8>
 80117d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80117da:	e00f      	b.n	80117fc <Uart_Clear_DMA_TX+0x5f8>
 80117dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80117e0:	e00c      	b.n	80117fc <Uart_Clear_DMA_TX+0x5f8>
 80117e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80117e6:	e009      	b.n	80117fc <Uart_Clear_DMA_TX+0x5f8>
 80117e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80117ec:	e006      	b.n	80117fc <Uart_Clear_DMA_TX+0x5f8>
 80117ee:	2310      	movs	r3, #16
 80117f0:	e004      	b.n	80117fc <Uart_Clear_DMA_TX+0x5f8>
 80117f2:	2310      	movs	r3, #16
 80117f4:	e002      	b.n	80117fc <Uart_Clear_DMA_TX+0x5f8>
 80117f6:	2310      	movs	r3, #16
 80117f8:	e000      	b.n	80117fc <Uart_Clear_DMA_TX+0x5f8>
 80117fa:	2310      	movs	r3, #16
 80117fc:	60d3      	str	r3, [r2, #12]
 80117fe:	e1df      	b.n	8011bc0 <Uart_Clear_DMA_TX+0x9bc>
 8011800:	4b46      	ldr	r3, [pc, #280]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 8011802:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011806:	681b      	ldr	r3, [r3, #0]
 8011808:	461a      	mov	r2, r3
 801180a:	4b53      	ldr	r3, [pc, #332]	; (8011958 <Uart_Clear_DMA_TX+0x754>)
 801180c:	429a      	cmp	r2, r3
 801180e:	f240 80a5 	bls.w	801195c <Uart_Clear_DMA_TX+0x758>
 8011812:	4a44      	ldr	r2, [pc, #272]	; (8011924 <Uart_Clear_DMA_TX+0x720>)
 8011814:	4b41      	ldr	r3, [pc, #260]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 8011816:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801181a:	681b      	ldr	r3, [r3, #0]
 801181c:	4619      	mov	r1, r3
 801181e:	4b42      	ldr	r3, [pc, #264]	; (8011928 <Uart_Clear_DMA_TX+0x724>)
 8011820:	4299      	cmp	r1, r3
 8011822:	d078      	beq.n	8011916 <Uart_Clear_DMA_TX+0x712>
 8011824:	4b3d      	ldr	r3, [pc, #244]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 8011826:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	4619      	mov	r1, r3
 801182e:	4b3f      	ldr	r3, [pc, #252]	; (801192c <Uart_Clear_DMA_TX+0x728>)
 8011830:	4299      	cmp	r1, r3
 8011832:	d06e      	beq.n	8011912 <Uart_Clear_DMA_TX+0x70e>
 8011834:	4b39      	ldr	r3, [pc, #228]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 8011836:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	4619      	mov	r1, r3
 801183e:	4b3c      	ldr	r3, [pc, #240]	; (8011930 <Uart_Clear_DMA_TX+0x72c>)
 8011840:	4299      	cmp	r1, r3
 8011842:	d064      	beq.n	801190e <Uart_Clear_DMA_TX+0x70a>
 8011844:	4b35      	ldr	r3, [pc, #212]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 8011846:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801184a:	681b      	ldr	r3, [r3, #0]
 801184c:	4619      	mov	r1, r3
 801184e:	4b39      	ldr	r3, [pc, #228]	; (8011934 <Uart_Clear_DMA_TX+0x730>)
 8011850:	4299      	cmp	r1, r3
 8011852:	d05a      	beq.n	801190a <Uart_Clear_DMA_TX+0x706>
 8011854:	4b31      	ldr	r3, [pc, #196]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 8011856:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	4619      	mov	r1, r3
 801185e:	4b36      	ldr	r3, [pc, #216]	; (8011938 <Uart_Clear_DMA_TX+0x734>)
 8011860:	4299      	cmp	r1, r3
 8011862:	d04f      	beq.n	8011904 <Uart_Clear_DMA_TX+0x700>
 8011864:	4b2d      	ldr	r3, [pc, #180]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 8011866:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801186a:	681b      	ldr	r3, [r3, #0]
 801186c:	4619      	mov	r1, r3
 801186e:	4b33      	ldr	r3, [pc, #204]	; (801193c <Uart_Clear_DMA_TX+0x738>)
 8011870:	4299      	cmp	r1, r3
 8011872:	d044      	beq.n	80118fe <Uart_Clear_DMA_TX+0x6fa>
 8011874:	4b29      	ldr	r3, [pc, #164]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 8011876:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	4619      	mov	r1, r3
 801187e:	4b30      	ldr	r3, [pc, #192]	; (8011940 <Uart_Clear_DMA_TX+0x73c>)
 8011880:	4299      	cmp	r1, r3
 8011882:	d039      	beq.n	80118f8 <Uart_Clear_DMA_TX+0x6f4>
 8011884:	4b25      	ldr	r3, [pc, #148]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 8011886:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801188a:	681b      	ldr	r3, [r3, #0]
 801188c:	4619      	mov	r1, r3
 801188e:	4b2d      	ldr	r3, [pc, #180]	; (8011944 <Uart_Clear_DMA_TX+0x740>)
 8011890:	4299      	cmp	r1, r3
 8011892:	d02e      	beq.n	80118f2 <Uart_Clear_DMA_TX+0x6ee>
 8011894:	4b21      	ldr	r3, [pc, #132]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 8011896:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801189a:	681b      	ldr	r3, [r3, #0]
 801189c:	4619      	mov	r1, r3
 801189e:	4b2a      	ldr	r3, [pc, #168]	; (8011948 <Uart_Clear_DMA_TX+0x744>)
 80118a0:	4299      	cmp	r1, r3
 80118a2:	d023      	beq.n	80118ec <Uart_Clear_DMA_TX+0x6e8>
 80118a4:	4b1d      	ldr	r3, [pc, #116]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 80118a6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80118aa:	681b      	ldr	r3, [r3, #0]
 80118ac:	4619      	mov	r1, r3
 80118ae:	4b27      	ldr	r3, [pc, #156]	; (801194c <Uart_Clear_DMA_TX+0x748>)
 80118b0:	4299      	cmp	r1, r3
 80118b2:	d018      	beq.n	80118e6 <Uart_Clear_DMA_TX+0x6e2>
 80118b4:	4b19      	ldr	r3, [pc, #100]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 80118b6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80118ba:	681b      	ldr	r3, [r3, #0]
 80118bc:	4619      	mov	r1, r3
 80118be:	4b24      	ldr	r3, [pc, #144]	; (8011950 <Uart_Clear_DMA_TX+0x74c>)
 80118c0:	4299      	cmp	r1, r3
 80118c2:	d00d      	beq.n	80118e0 <Uart_Clear_DMA_TX+0x6dc>
 80118c4:	4b15      	ldr	r3, [pc, #84]	; (801191c <Uart_Clear_DMA_TX+0x718>)
 80118c6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80118ca:	681b      	ldr	r3, [r3, #0]
 80118cc:	4619      	mov	r1, r3
 80118ce:	4b21      	ldr	r3, [pc, #132]	; (8011954 <Uart_Clear_DMA_TX+0x750>)
 80118d0:	4299      	cmp	r1, r3
 80118d2:	d102      	bne.n	80118da <Uart_Clear_DMA_TX+0x6d6>
 80118d4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80118d8:	e01e      	b.n	8011918 <Uart_Clear_DMA_TX+0x714>
 80118da:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80118de:	e01b      	b.n	8011918 <Uart_Clear_DMA_TX+0x714>
 80118e0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80118e4:	e018      	b.n	8011918 <Uart_Clear_DMA_TX+0x714>
 80118e6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80118ea:	e015      	b.n	8011918 <Uart_Clear_DMA_TX+0x714>
 80118ec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80118f0:	e012      	b.n	8011918 <Uart_Clear_DMA_TX+0x714>
 80118f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80118f6:	e00f      	b.n	8011918 <Uart_Clear_DMA_TX+0x714>
 80118f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80118fc:	e00c      	b.n	8011918 <Uart_Clear_DMA_TX+0x714>
 80118fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011902:	e009      	b.n	8011918 <Uart_Clear_DMA_TX+0x714>
 8011904:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011908:	e006      	b.n	8011918 <Uart_Clear_DMA_TX+0x714>
 801190a:	2310      	movs	r3, #16
 801190c:	e004      	b.n	8011918 <Uart_Clear_DMA_TX+0x714>
 801190e:	2310      	movs	r3, #16
 8011910:	e002      	b.n	8011918 <Uart_Clear_DMA_TX+0x714>
 8011912:	2310      	movs	r3, #16
 8011914:	e000      	b.n	8011918 <Uart_Clear_DMA_TX+0x714>
 8011916:	2310      	movs	r3, #16
 8011918:	6093      	str	r3, [r2, #8]
 801191a:	e151      	b.n	8011bc0 <Uart_Clear_DMA_TX+0x9bc>
 801191c:	2002bf24 	.word	0x2002bf24
 8011920:	40026458 	.word	0x40026458
 8011924:	40026400 	.word	0x40026400
 8011928:	40026010 	.word	0x40026010
 801192c:	40026410 	.word	0x40026410
 8011930:	40026070 	.word	0x40026070
 8011934:	40026470 	.word	0x40026470
 8011938:	40026028 	.word	0x40026028
 801193c:	40026428 	.word	0x40026428
 8011940:	40026088 	.word	0x40026088
 8011944:	40026488 	.word	0x40026488
 8011948:	40026040 	.word	0x40026040
 801194c:	40026440 	.word	0x40026440
 8011950:	400260a0 	.word	0x400260a0
 8011954:	400264a0 	.word	0x400264a0
 8011958:	400260b8 	.word	0x400260b8
 801195c:	4b88      	ldr	r3, [pc, #544]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 801195e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011962:	681b      	ldr	r3, [r3, #0]
 8011964:	461a      	mov	r2, r3
 8011966:	4b87      	ldr	r3, [pc, #540]	; (8011b84 <Uart_Clear_DMA_TX+0x980>)
 8011968:	429a      	cmp	r2, r3
 801196a:	f240 8085 	bls.w	8011a78 <Uart_Clear_DMA_TX+0x874>
 801196e:	4a86      	ldr	r2, [pc, #536]	; (8011b88 <Uart_Clear_DMA_TX+0x984>)
 8011970:	4b83      	ldr	r3, [pc, #524]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011972:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011976:	681b      	ldr	r3, [r3, #0]
 8011978:	4619      	mov	r1, r3
 801197a:	4b84      	ldr	r3, [pc, #528]	; (8011b8c <Uart_Clear_DMA_TX+0x988>)
 801197c:	4299      	cmp	r1, r3
 801197e:	d078      	beq.n	8011a72 <Uart_Clear_DMA_TX+0x86e>
 8011980:	4b7f      	ldr	r3, [pc, #508]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011982:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011986:	681b      	ldr	r3, [r3, #0]
 8011988:	4619      	mov	r1, r3
 801198a:	4b81      	ldr	r3, [pc, #516]	; (8011b90 <Uart_Clear_DMA_TX+0x98c>)
 801198c:	4299      	cmp	r1, r3
 801198e:	d06e      	beq.n	8011a6e <Uart_Clear_DMA_TX+0x86a>
 8011990:	4b7b      	ldr	r3, [pc, #492]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011992:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011996:	681b      	ldr	r3, [r3, #0]
 8011998:	4619      	mov	r1, r3
 801199a:	4b7e      	ldr	r3, [pc, #504]	; (8011b94 <Uart_Clear_DMA_TX+0x990>)
 801199c:	4299      	cmp	r1, r3
 801199e:	d064      	beq.n	8011a6a <Uart_Clear_DMA_TX+0x866>
 80119a0:	4b77      	ldr	r3, [pc, #476]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 80119a2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80119a6:	681b      	ldr	r3, [r3, #0]
 80119a8:	4619      	mov	r1, r3
 80119aa:	4b7b      	ldr	r3, [pc, #492]	; (8011b98 <Uart_Clear_DMA_TX+0x994>)
 80119ac:	4299      	cmp	r1, r3
 80119ae:	d05a      	beq.n	8011a66 <Uart_Clear_DMA_TX+0x862>
 80119b0:	4b73      	ldr	r3, [pc, #460]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 80119b2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	4619      	mov	r1, r3
 80119ba:	4b78      	ldr	r3, [pc, #480]	; (8011b9c <Uart_Clear_DMA_TX+0x998>)
 80119bc:	4299      	cmp	r1, r3
 80119be:	d04f      	beq.n	8011a60 <Uart_Clear_DMA_TX+0x85c>
 80119c0:	4b6f      	ldr	r3, [pc, #444]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 80119c2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80119c6:	681b      	ldr	r3, [r3, #0]
 80119c8:	4619      	mov	r1, r3
 80119ca:	4b75      	ldr	r3, [pc, #468]	; (8011ba0 <Uart_Clear_DMA_TX+0x99c>)
 80119cc:	4299      	cmp	r1, r3
 80119ce:	d044      	beq.n	8011a5a <Uart_Clear_DMA_TX+0x856>
 80119d0:	4b6b      	ldr	r3, [pc, #428]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 80119d2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80119d6:	681b      	ldr	r3, [r3, #0]
 80119d8:	4619      	mov	r1, r3
 80119da:	4b72      	ldr	r3, [pc, #456]	; (8011ba4 <Uart_Clear_DMA_TX+0x9a0>)
 80119dc:	4299      	cmp	r1, r3
 80119de:	d039      	beq.n	8011a54 <Uart_Clear_DMA_TX+0x850>
 80119e0:	4b67      	ldr	r3, [pc, #412]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 80119e2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80119e6:	681b      	ldr	r3, [r3, #0]
 80119e8:	4619      	mov	r1, r3
 80119ea:	4b6f      	ldr	r3, [pc, #444]	; (8011ba8 <Uart_Clear_DMA_TX+0x9a4>)
 80119ec:	4299      	cmp	r1, r3
 80119ee:	d02e      	beq.n	8011a4e <Uart_Clear_DMA_TX+0x84a>
 80119f0:	4b63      	ldr	r3, [pc, #396]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 80119f2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80119f6:	681b      	ldr	r3, [r3, #0]
 80119f8:	4619      	mov	r1, r3
 80119fa:	4b6c      	ldr	r3, [pc, #432]	; (8011bac <Uart_Clear_DMA_TX+0x9a8>)
 80119fc:	4299      	cmp	r1, r3
 80119fe:	d023      	beq.n	8011a48 <Uart_Clear_DMA_TX+0x844>
 8011a00:	4b5f      	ldr	r3, [pc, #380]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011a02:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011a06:	681b      	ldr	r3, [r3, #0]
 8011a08:	4619      	mov	r1, r3
 8011a0a:	4b69      	ldr	r3, [pc, #420]	; (8011bb0 <Uart_Clear_DMA_TX+0x9ac>)
 8011a0c:	4299      	cmp	r1, r3
 8011a0e:	d018      	beq.n	8011a42 <Uart_Clear_DMA_TX+0x83e>
 8011a10:	4b5b      	ldr	r3, [pc, #364]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011a12:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011a16:	681b      	ldr	r3, [r3, #0]
 8011a18:	4619      	mov	r1, r3
 8011a1a:	4b66      	ldr	r3, [pc, #408]	; (8011bb4 <Uart_Clear_DMA_TX+0x9b0>)
 8011a1c:	4299      	cmp	r1, r3
 8011a1e:	d00d      	beq.n	8011a3c <Uart_Clear_DMA_TX+0x838>
 8011a20:	4b57      	ldr	r3, [pc, #348]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011a22:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011a26:	681b      	ldr	r3, [r3, #0]
 8011a28:	4619      	mov	r1, r3
 8011a2a:	4b63      	ldr	r3, [pc, #396]	; (8011bb8 <Uart_Clear_DMA_TX+0x9b4>)
 8011a2c:	4299      	cmp	r1, r3
 8011a2e:	d102      	bne.n	8011a36 <Uart_Clear_DMA_TX+0x832>
 8011a30:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011a34:	e01e      	b.n	8011a74 <Uart_Clear_DMA_TX+0x870>
 8011a36:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8011a3a:	e01b      	b.n	8011a74 <Uart_Clear_DMA_TX+0x870>
 8011a3c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011a40:	e018      	b.n	8011a74 <Uart_Clear_DMA_TX+0x870>
 8011a42:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011a46:	e015      	b.n	8011a74 <Uart_Clear_DMA_TX+0x870>
 8011a48:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011a4c:	e012      	b.n	8011a74 <Uart_Clear_DMA_TX+0x870>
 8011a4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a52:	e00f      	b.n	8011a74 <Uart_Clear_DMA_TX+0x870>
 8011a54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a58:	e00c      	b.n	8011a74 <Uart_Clear_DMA_TX+0x870>
 8011a5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a5e:	e009      	b.n	8011a74 <Uart_Clear_DMA_TX+0x870>
 8011a60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a64:	e006      	b.n	8011a74 <Uart_Clear_DMA_TX+0x870>
 8011a66:	2310      	movs	r3, #16
 8011a68:	e004      	b.n	8011a74 <Uart_Clear_DMA_TX+0x870>
 8011a6a:	2310      	movs	r3, #16
 8011a6c:	e002      	b.n	8011a74 <Uart_Clear_DMA_TX+0x870>
 8011a6e:	2310      	movs	r3, #16
 8011a70:	e000      	b.n	8011a74 <Uart_Clear_DMA_TX+0x870>
 8011a72:	2310      	movs	r3, #16
 8011a74:	60d3      	str	r3, [r2, #12]
 8011a76:	e0a3      	b.n	8011bc0 <Uart_Clear_DMA_TX+0x9bc>
 8011a78:	4a43      	ldr	r2, [pc, #268]	; (8011b88 <Uart_Clear_DMA_TX+0x984>)
 8011a7a:	4b41      	ldr	r3, [pc, #260]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011a7c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	4619      	mov	r1, r3
 8011a84:	4b41      	ldr	r3, [pc, #260]	; (8011b8c <Uart_Clear_DMA_TX+0x988>)
 8011a86:	4299      	cmp	r1, r3
 8011a88:	f000 8098 	beq.w	8011bbc <Uart_Clear_DMA_TX+0x9b8>
 8011a8c:	4b3c      	ldr	r3, [pc, #240]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011a8e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011a92:	681b      	ldr	r3, [r3, #0]
 8011a94:	4619      	mov	r1, r3
 8011a96:	4b3e      	ldr	r3, [pc, #248]	; (8011b90 <Uart_Clear_DMA_TX+0x98c>)
 8011a98:	4299      	cmp	r1, r3
 8011a9a:	d06e      	beq.n	8011b7a <Uart_Clear_DMA_TX+0x976>
 8011a9c:	4b38      	ldr	r3, [pc, #224]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011a9e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011aa2:	681b      	ldr	r3, [r3, #0]
 8011aa4:	4619      	mov	r1, r3
 8011aa6:	4b3b      	ldr	r3, [pc, #236]	; (8011b94 <Uart_Clear_DMA_TX+0x990>)
 8011aa8:	4299      	cmp	r1, r3
 8011aaa:	d064      	beq.n	8011b76 <Uart_Clear_DMA_TX+0x972>
 8011aac:	4b34      	ldr	r3, [pc, #208]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011aae:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ab2:	681b      	ldr	r3, [r3, #0]
 8011ab4:	4619      	mov	r1, r3
 8011ab6:	4b38      	ldr	r3, [pc, #224]	; (8011b98 <Uart_Clear_DMA_TX+0x994>)
 8011ab8:	4299      	cmp	r1, r3
 8011aba:	d05a      	beq.n	8011b72 <Uart_Clear_DMA_TX+0x96e>
 8011abc:	4b30      	ldr	r3, [pc, #192]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011abe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ac2:	681b      	ldr	r3, [r3, #0]
 8011ac4:	4619      	mov	r1, r3
 8011ac6:	4b35      	ldr	r3, [pc, #212]	; (8011b9c <Uart_Clear_DMA_TX+0x998>)
 8011ac8:	4299      	cmp	r1, r3
 8011aca:	d04f      	beq.n	8011b6c <Uart_Clear_DMA_TX+0x968>
 8011acc:	4b2c      	ldr	r3, [pc, #176]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011ace:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ad2:	681b      	ldr	r3, [r3, #0]
 8011ad4:	4619      	mov	r1, r3
 8011ad6:	4b32      	ldr	r3, [pc, #200]	; (8011ba0 <Uart_Clear_DMA_TX+0x99c>)
 8011ad8:	4299      	cmp	r1, r3
 8011ada:	d044      	beq.n	8011b66 <Uart_Clear_DMA_TX+0x962>
 8011adc:	4b28      	ldr	r3, [pc, #160]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011ade:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ae2:	681b      	ldr	r3, [r3, #0]
 8011ae4:	4619      	mov	r1, r3
 8011ae6:	4b2f      	ldr	r3, [pc, #188]	; (8011ba4 <Uart_Clear_DMA_TX+0x9a0>)
 8011ae8:	4299      	cmp	r1, r3
 8011aea:	d039      	beq.n	8011b60 <Uart_Clear_DMA_TX+0x95c>
 8011aec:	4b24      	ldr	r3, [pc, #144]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011aee:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	4619      	mov	r1, r3
 8011af6:	4b2c      	ldr	r3, [pc, #176]	; (8011ba8 <Uart_Clear_DMA_TX+0x9a4>)
 8011af8:	4299      	cmp	r1, r3
 8011afa:	d02e      	beq.n	8011b5a <Uart_Clear_DMA_TX+0x956>
 8011afc:	4b20      	ldr	r3, [pc, #128]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011afe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b02:	681b      	ldr	r3, [r3, #0]
 8011b04:	4619      	mov	r1, r3
 8011b06:	4b29      	ldr	r3, [pc, #164]	; (8011bac <Uart_Clear_DMA_TX+0x9a8>)
 8011b08:	4299      	cmp	r1, r3
 8011b0a:	d023      	beq.n	8011b54 <Uart_Clear_DMA_TX+0x950>
 8011b0c:	4b1c      	ldr	r3, [pc, #112]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011b0e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b12:	681b      	ldr	r3, [r3, #0]
 8011b14:	4619      	mov	r1, r3
 8011b16:	4b26      	ldr	r3, [pc, #152]	; (8011bb0 <Uart_Clear_DMA_TX+0x9ac>)
 8011b18:	4299      	cmp	r1, r3
 8011b1a:	d018      	beq.n	8011b4e <Uart_Clear_DMA_TX+0x94a>
 8011b1c:	4b18      	ldr	r3, [pc, #96]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011b1e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b22:	681b      	ldr	r3, [r3, #0]
 8011b24:	4619      	mov	r1, r3
 8011b26:	4b23      	ldr	r3, [pc, #140]	; (8011bb4 <Uart_Clear_DMA_TX+0x9b0>)
 8011b28:	4299      	cmp	r1, r3
 8011b2a:	d00d      	beq.n	8011b48 <Uart_Clear_DMA_TX+0x944>
 8011b2c:	4b14      	ldr	r3, [pc, #80]	; (8011b80 <Uart_Clear_DMA_TX+0x97c>)
 8011b2e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b32:	681b      	ldr	r3, [r3, #0]
 8011b34:	4619      	mov	r1, r3
 8011b36:	4b20      	ldr	r3, [pc, #128]	; (8011bb8 <Uart_Clear_DMA_TX+0x9b4>)
 8011b38:	4299      	cmp	r1, r3
 8011b3a:	d102      	bne.n	8011b42 <Uart_Clear_DMA_TX+0x93e>
 8011b3c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011b40:	e03d      	b.n	8011bbe <Uart_Clear_DMA_TX+0x9ba>
 8011b42:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8011b46:	e03a      	b.n	8011bbe <Uart_Clear_DMA_TX+0x9ba>
 8011b48:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011b4c:	e037      	b.n	8011bbe <Uart_Clear_DMA_TX+0x9ba>
 8011b4e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011b52:	e034      	b.n	8011bbe <Uart_Clear_DMA_TX+0x9ba>
 8011b54:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011b58:	e031      	b.n	8011bbe <Uart_Clear_DMA_TX+0x9ba>
 8011b5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011b5e:	e02e      	b.n	8011bbe <Uart_Clear_DMA_TX+0x9ba>
 8011b60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011b64:	e02b      	b.n	8011bbe <Uart_Clear_DMA_TX+0x9ba>
 8011b66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011b6a:	e028      	b.n	8011bbe <Uart_Clear_DMA_TX+0x9ba>
 8011b6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011b70:	e025      	b.n	8011bbe <Uart_Clear_DMA_TX+0x9ba>
 8011b72:	2310      	movs	r3, #16
 8011b74:	e023      	b.n	8011bbe <Uart_Clear_DMA_TX+0x9ba>
 8011b76:	2310      	movs	r3, #16
 8011b78:	e021      	b.n	8011bbe <Uart_Clear_DMA_TX+0x9ba>
 8011b7a:	2310      	movs	r3, #16
 8011b7c:	e01f      	b.n	8011bbe <Uart_Clear_DMA_TX+0x9ba>
 8011b7e:	bf00      	nop
 8011b80:	2002bf24 	.word	0x2002bf24
 8011b84:	40026058 	.word	0x40026058
 8011b88:	40026000 	.word	0x40026000
 8011b8c:	40026010 	.word	0x40026010
 8011b90:	40026410 	.word	0x40026410
 8011b94:	40026070 	.word	0x40026070
 8011b98:	40026470 	.word	0x40026470
 8011b9c:	40026028 	.word	0x40026028
 8011ba0:	40026428 	.word	0x40026428
 8011ba4:	40026088 	.word	0x40026088
 8011ba8:	40026488 	.word	0x40026488
 8011bac:	40026040 	.word	0x40026040
 8011bb0:	40026440 	.word	0x40026440
 8011bb4:	400260a0 	.word	0x400260a0
 8011bb8:	400264a0 	.word	0x400264a0
 8011bbc:	2310      	movs	r3, #16
 8011bbe:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmatx, __HAL_DMA_GET_TE_FLAG_INDEX(huartx[COM_EXP2].hdmatx));
 8011bc0:	4b8d      	ldr	r3, [pc, #564]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011bc2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011bc6:	681b      	ldr	r3, [r3, #0]
 8011bc8:	461a      	mov	r2, r3
 8011bca:	4b8c      	ldr	r3, [pc, #560]	; (8011dfc <Uart_Clear_DMA_TX+0xbf8>)
 8011bcc:	429a      	cmp	r2, r3
 8011bce:	f240 8085 	bls.w	8011cdc <Uart_Clear_DMA_TX+0xad8>
 8011bd2:	4a8b      	ldr	r2, [pc, #556]	; (8011e00 <Uart_Clear_DMA_TX+0xbfc>)
 8011bd4:	4b88      	ldr	r3, [pc, #544]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011bd6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011bda:	681b      	ldr	r3, [r3, #0]
 8011bdc:	4619      	mov	r1, r3
 8011bde:	4b89      	ldr	r3, [pc, #548]	; (8011e04 <Uart_Clear_DMA_TX+0xc00>)
 8011be0:	4299      	cmp	r1, r3
 8011be2:	d078      	beq.n	8011cd6 <Uart_Clear_DMA_TX+0xad2>
 8011be4:	4b84      	ldr	r3, [pc, #528]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011be6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011bea:	681b      	ldr	r3, [r3, #0]
 8011bec:	4619      	mov	r1, r3
 8011bee:	4b86      	ldr	r3, [pc, #536]	; (8011e08 <Uart_Clear_DMA_TX+0xc04>)
 8011bf0:	4299      	cmp	r1, r3
 8011bf2:	d06e      	beq.n	8011cd2 <Uart_Clear_DMA_TX+0xace>
 8011bf4:	4b80      	ldr	r3, [pc, #512]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011bf6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011bfa:	681b      	ldr	r3, [r3, #0]
 8011bfc:	4619      	mov	r1, r3
 8011bfe:	4b83      	ldr	r3, [pc, #524]	; (8011e0c <Uart_Clear_DMA_TX+0xc08>)
 8011c00:	4299      	cmp	r1, r3
 8011c02:	d064      	beq.n	8011cce <Uart_Clear_DMA_TX+0xaca>
 8011c04:	4b7c      	ldr	r3, [pc, #496]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011c06:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c0a:	681b      	ldr	r3, [r3, #0]
 8011c0c:	4619      	mov	r1, r3
 8011c0e:	4b80      	ldr	r3, [pc, #512]	; (8011e10 <Uart_Clear_DMA_TX+0xc0c>)
 8011c10:	4299      	cmp	r1, r3
 8011c12:	d05a      	beq.n	8011cca <Uart_Clear_DMA_TX+0xac6>
 8011c14:	4b78      	ldr	r3, [pc, #480]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011c16:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c1a:	681b      	ldr	r3, [r3, #0]
 8011c1c:	4619      	mov	r1, r3
 8011c1e:	4b7d      	ldr	r3, [pc, #500]	; (8011e14 <Uart_Clear_DMA_TX+0xc10>)
 8011c20:	4299      	cmp	r1, r3
 8011c22:	d04f      	beq.n	8011cc4 <Uart_Clear_DMA_TX+0xac0>
 8011c24:	4b74      	ldr	r3, [pc, #464]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011c26:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	4619      	mov	r1, r3
 8011c2e:	4b7a      	ldr	r3, [pc, #488]	; (8011e18 <Uart_Clear_DMA_TX+0xc14>)
 8011c30:	4299      	cmp	r1, r3
 8011c32:	d044      	beq.n	8011cbe <Uart_Clear_DMA_TX+0xaba>
 8011c34:	4b70      	ldr	r3, [pc, #448]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011c36:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	4619      	mov	r1, r3
 8011c3e:	4b77      	ldr	r3, [pc, #476]	; (8011e1c <Uart_Clear_DMA_TX+0xc18>)
 8011c40:	4299      	cmp	r1, r3
 8011c42:	d039      	beq.n	8011cb8 <Uart_Clear_DMA_TX+0xab4>
 8011c44:	4b6c      	ldr	r3, [pc, #432]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011c46:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c4a:	681b      	ldr	r3, [r3, #0]
 8011c4c:	4619      	mov	r1, r3
 8011c4e:	4b74      	ldr	r3, [pc, #464]	; (8011e20 <Uart_Clear_DMA_TX+0xc1c>)
 8011c50:	4299      	cmp	r1, r3
 8011c52:	d02e      	beq.n	8011cb2 <Uart_Clear_DMA_TX+0xaae>
 8011c54:	4b68      	ldr	r3, [pc, #416]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011c56:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c5a:	681b      	ldr	r3, [r3, #0]
 8011c5c:	4619      	mov	r1, r3
 8011c5e:	4b71      	ldr	r3, [pc, #452]	; (8011e24 <Uart_Clear_DMA_TX+0xc20>)
 8011c60:	4299      	cmp	r1, r3
 8011c62:	d023      	beq.n	8011cac <Uart_Clear_DMA_TX+0xaa8>
 8011c64:	4b64      	ldr	r3, [pc, #400]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011c66:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c6a:	681b      	ldr	r3, [r3, #0]
 8011c6c:	4619      	mov	r1, r3
 8011c6e:	4b6e      	ldr	r3, [pc, #440]	; (8011e28 <Uart_Clear_DMA_TX+0xc24>)
 8011c70:	4299      	cmp	r1, r3
 8011c72:	d018      	beq.n	8011ca6 <Uart_Clear_DMA_TX+0xaa2>
 8011c74:	4b60      	ldr	r3, [pc, #384]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011c76:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c7a:	681b      	ldr	r3, [r3, #0]
 8011c7c:	4619      	mov	r1, r3
 8011c7e:	4b6b      	ldr	r3, [pc, #428]	; (8011e2c <Uart_Clear_DMA_TX+0xc28>)
 8011c80:	4299      	cmp	r1, r3
 8011c82:	d00d      	beq.n	8011ca0 <Uart_Clear_DMA_TX+0xa9c>
 8011c84:	4b5c      	ldr	r3, [pc, #368]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011c86:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c8a:	681b      	ldr	r3, [r3, #0]
 8011c8c:	4619      	mov	r1, r3
 8011c8e:	4b68      	ldr	r3, [pc, #416]	; (8011e30 <Uart_Clear_DMA_TX+0xc2c>)
 8011c90:	4299      	cmp	r1, r3
 8011c92:	d102      	bne.n	8011c9a <Uart_Clear_DMA_TX+0xa96>
 8011c94:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011c98:	e01e      	b.n	8011cd8 <Uart_Clear_DMA_TX+0xad4>
 8011c9a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011c9e:	e01b      	b.n	8011cd8 <Uart_Clear_DMA_TX+0xad4>
 8011ca0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011ca4:	e018      	b.n	8011cd8 <Uart_Clear_DMA_TX+0xad4>
 8011ca6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011caa:	e015      	b.n	8011cd8 <Uart_Clear_DMA_TX+0xad4>
 8011cac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011cb0:	e012      	b.n	8011cd8 <Uart_Clear_DMA_TX+0xad4>
 8011cb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011cb6:	e00f      	b.n	8011cd8 <Uart_Clear_DMA_TX+0xad4>
 8011cb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011cbc:	e00c      	b.n	8011cd8 <Uart_Clear_DMA_TX+0xad4>
 8011cbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011cc2:	e009      	b.n	8011cd8 <Uart_Clear_DMA_TX+0xad4>
 8011cc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011cc8:	e006      	b.n	8011cd8 <Uart_Clear_DMA_TX+0xad4>
 8011cca:	2308      	movs	r3, #8
 8011ccc:	e004      	b.n	8011cd8 <Uart_Clear_DMA_TX+0xad4>
 8011cce:	2308      	movs	r3, #8
 8011cd0:	e002      	b.n	8011cd8 <Uart_Clear_DMA_TX+0xad4>
 8011cd2:	2308      	movs	r3, #8
 8011cd4:	e000      	b.n	8011cd8 <Uart_Clear_DMA_TX+0xad4>
 8011cd6:	2308      	movs	r3, #8
 8011cd8:	60d3      	str	r3, [r2, #12]
 8011cda:	e1bf      	b.n	801205c <Uart_Clear_DMA_TX+0xe58>
 8011cdc:	4b46      	ldr	r3, [pc, #280]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011cde:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ce2:	681b      	ldr	r3, [r3, #0]
 8011ce4:	461a      	mov	r2, r3
 8011ce6:	4b53      	ldr	r3, [pc, #332]	; (8011e34 <Uart_Clear_DMA_TX+0xc30>)
 8011ce8:	429a      	cmp	r2, r3
 8011cea:	f240 80a5 	bls.w	8011e38 <Uart_Clear_DMA_TX+0xc34>
 8011cee:	4a44      	ldr	r2, [pc, #272]	; (8011e00 <Uart_Clear_DMA_TX+0xbfc>)
 8011cf0:	4b41      	ldr	r3, [pc, #260]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011cf2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011cf6:	681b      	ldr	r3, [r3, #0]
 8011cf8:	4619      	mov	r1, r3
 8011cfa:	4b42      	ldr	r3, [pc, #264]	; (8011e04 <Uart_Clear_DMA_TX+0xc00>)
 8011cfc:	4299      	cmp	r1, r3
 8011cfe:	d078      	beq.n	8011df2 <Uart_Clear_DMA_TX+0xbee>
 8011d00:	4b3d      	ldr	r3, [pc, #244]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011d02:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d06:	681b      	ldr	r3, [r3, #0]
 8011d08:	4619      	mov	r1, r3
 8011d0a:	4b3f      	ldr	r3, [pc, #252]	; (8011e08 <Uart_Clear_DMA_TX+0xc04>)
 8011d0c:	4299      	cmp	r1, r3
 8011d0e:	d06e      	beq.n	8011dee <Uart_Clear_DMA_TX+0xbea>
 8011d10:	4b39      	ldr	r3, [pc, #228]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011d12:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d16:	681b      	ldr	r3, [r3, #0]
 8011d18:	4619      	mov	r1, r3
 8011d1a:	4b3c      	ldr	r3, [pc, #240]	; (8011e0c <Uart_Clear_DMA_TX+0xc08>)
 8011d1c:	4299      	cmp	r1, r3
 8011d1e:	d064      	beq.n	8011dea <Uart_Clear_DMA_TX+0xbe6>
 8011d20:	4b35      	ldr	r3, [pc, #212]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011d22:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d26:	681b      	ldr	r3, [r3, #0]
 8011d28:	4619      	mov	r1, r3
 8011d2a:	4b39      	ldr	r3, [pc, #228]	; (8011e10 <Uart_Clear_DMA_TX+0xc0c>)
 8011d2c:	4299      	cmp	r1, r3
 8011d2e:	d05a      	beq.n	8011de6 <Uart_Clear_DMA_TX+0xbe2>
 8011d30:	4b31      	ldr	r3, [pc, #196]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011d32:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d36:	681b      	ldr	r3, [r3, #0]
 8011d38:	4619      	mov	r1, r3
 8011d3a:	4b36      	ldr	r3, [pc, #216]	; (8011e14 <Uart_Clear_DMA_TX+0xc10>)
 8011d3c:	4299      	cmp	r1, r3
 8011d3e:	d04f      	beq.n	8011de0 <Uart_Clear_DMA_TX+0xbdc>
 8011d40:	4b2d      	ldr	r3, [pc, #180]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011d42:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d46:	681b      	ldr	r3, [r3, #0]
 8011d48:	4619      	mov	r1, r3
 8011d4a:	4b33      	ldr	r3, [pc, #204]	; (8011e18 <Uart_Clear_DMA_TX+0xc14>)
 8011d4c:	4299      	cmp	r1, r3
 8011d4e:	d044      	beq.n	8011dda <Uart_Clear_DMA_TX+0xbd6>
 8011d50:	4b29      	ldr	r3, [pc, #164]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011d52:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	4619      	mov	r1, r3
 8011d5a:	4b30      	ldr	r3, [pc, #192]	; (8011e1c <Uart_Clear_DMA_TX+0xc18>)
 8011d5c:	4299      	cmp	r1, r3
 8011d5e:	d039      	beq.n	8011dd4 <Uart_Clear_DMA_TX+0xbd0>
 8011d60:	4b25      	ldr	r3, [pc, #148]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011d62:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d66:	681b      	ldr	r3, [r3, #0]
 8011d68:	4619      	mov	r1, r3
 8011d6a:	4b2d      	ldr	r3, [pc, #180]	; (8011e20 <Uart_Clear_DMA_TX+0xc1c>)
 8011d6c:	4299      	cmp	r1, r3
 8011d6e:	d02e      	beq.n	8011dce <Uart_Clear_DMA_TX+0xbca>
 8011d70:	4b21      	ldr	r3, [pc, #132]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011d72:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d76:	681b      	ldr	r3, [r3, #0]
 8011d78:	4619      	mov	r1, r3
 8011d7a:	4b2a      	ldr	r3, [pc, #168]	; (8011e24 <Uart_Clear_DMA_TX+0xc20>)
 8011d7c:	4299      	cmp	r1, r3
 8011d7e:	d023      	beq.n	8011dc8 <Uart_Clear_DMA_TX+0xbc4>
 8011d80:	4b1d      	ldr	r3, [pc, #116]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011d82:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d86:	681b      	ldr	r3, [r3, #0]
 8011d88:	4619      	mov	r1, r3
 8011d8a:	4b27      	ldr	r3, [pc, #156]	; (8011e28 <Uart_Clear_DMA_TX+0xc24>)
 8011d8c:	4299      	cmp	r1, r3
 8011d8e:	d018      	beq.n	8011dc2 <Uart_Clear_DMA_TX+0xbbe>
 8011d90:	4b19      	ldr	r3, [pc, #100]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011d92:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d96:	681b      	ldr	r3, [r3, #0]
 8011d98:	4619      	mov	r1, r3
 8011d9a:	4b24      	ldr	r3, [pc, #144]	; (8011e2c <Uart_Clear_DMA_TX+0xc28>)
 8011d9c:	4299      	cmp	r1, r3
 8011d9e:	d00d      	beq.n	8011dbc <Uart_Clear_DMA_TX+0xbb8>
 8011da0:	4b15      	ldr	r3, [pc, #84]	; (8011df8 <Uart_Clear_DMA_TX+0xbf4>)
 8011da2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011da6:	681b      	ldr	r3, [r3, #0]
 8011da8:	4619      	mov	r1, r3
 8011daa:	4b21      	ldr	r3, [pc, #132]	; (8011e30 <Uart_Clear_DMA_TX+0xc2c>)
 8011dac:	4299      	cmp	r1, r3
 8011dae:	d102      	bne.n	8011db6 <Uart_Clear_DMA_TX+0xbb2>
 8011db0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011db4:	e01e      	b.n	8011df4 <Uart_Clear_DMA_TX+0xbf0>
 8011db6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011dba:	e01b      	b.n	8011df4 <Uart_Clear_DMA_TX+0xbf0>
 8011dbc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011dc0:	e018      	b.n	8011df4 <Uart_Clear_DMA_TX+0xbf0>
 8011dc2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011dc6:	e015      	b.n	8011df4 <Uart_Clear_DMA_TX+0xbf0>
 8011dc8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011dcc:	e012      	b.n	8011df4 <Uart_Clear_DMA_TX+0xbf0>
 8011dce:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011dd2:	e00f      	b.n	8011df4 <Uart_Clear_DMA_TX+0xbf0>
 8011dd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011dd8:	e00c      	b.n	8011df4 <Uart_Clear_DMA_TX+0xbf0>
 8011dda:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011dde:	e009      	b.n	8011df4 <Uart_Clear_DMA_TX+0xbf0>
 8011de0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011de4:	e006      	b.n	8011df4 <Uart_Clear_DMA_TX+0xbf0>
 8011de6:	2308      	movs	r3, #8
 8011de8:	e004      	b.n	8011df4 <Uart_Clear_DMA_TX+0xbf0>
 8011dea:	2308      	movs	r3, #8
 8011dec:	e002      	b.n	8011df4 <Uart_Clear_DMA_TX+0xbf0>
 8011dee:	2308      	movs	r3, #8
 8011df0:	e000      	b.n	8011df4 <Uart_Clear_DMA_TX+0xbf0>
 8011df2:	2308      	movs	r3, #8
 8011df4:	6093      	str	r3, [r2, #8]
 8011df6:	e131      	b.n	801205c <Uart_Clear_DMA_TX+0xe58>
 8011df8:	2002bf24 	.word	0x2002bf24
 8011dfc:	40026458 	.word	0x40026458
 8011e00:	40026400 	.word	0x40026400
 8011e04:	40026010 	.word	0x40026010
 8011e08:	40026410 	.word	0x40026410
 8011e0c:	40026070 	.word	0x40026070
 8011e10:	40026470 	.word	0x40026470
 8011e14:	40026028 	.word	0x40026028
 8011e18:	40026428 	.word	0x40026428
 8011e1c:	40026088 	.word	0x40026088
 8011e20:	40026488 	.word	0x40026488
 8011e24:	40026040 	.word	0x40026040
 8011e28:	40026440 	.word	0x40026440
 8011e2c:	400260a0 	.word	0x400260a0
 8011e30:	400264a0 	.word	0x400264a0
 8011e34:	400260b8 	.word	0x400260b8
 8011e38:	4b96      	ldr	r3, [pc, #600]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011e3a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e3e:	681b      	ldr	r3, [r3, #0]
 8011e40:	461a      	mov	r2, r3
 8011e42:	4b95      	ldr	r3, [pc, #596]	; (8012098 <Uart_Clear_DMA_TX+0xe94>)
 8011e44:	429a      	cmp	r2, r3
 8011e46:	f240 8085 	bls.w	8011f54 <Uart_Clear_DMA_TX+0xd50>
 8011e4a:	4a94      	ldr	r2, [pc, #592]	; (801209c <Uart_Clear_DMA_TX+0xe98>)
 8011e4c:	4b91      	ldr	r3, [pc, #580]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011e4e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e52:	681b      	ldr	r3, [r3, #0]
 8011e54:	4619      	mov	r1, r3
 8011e56:	4b92      	ldr	r3, [pc, #584]	; (80120a0 <Uart_Clear_DMA_TX+0xe9c>)
 8011e58:	4299      	cmp	r1, r3
 8011e5a:	d078      	beq.n	8011f4e <Uart_Clear_DMA_TX+0xd4a>
 8011e5c:	4b8d      	ldr	r3, [pc, #564]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011e5e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e62:	681b      	ldr	r3, [r3, #0]
 8011e64:	4619      	mov	r1, r3
 8011e66:	4b8f      	ldr	r3, [pc, #572]	; (80120a4 <Uart_Clear_DMA_TX+0xea0>)
 8011e68:	4299      	cmp	r1, r3
 8011e6a:	d06e      	beq.n	8011f4a <Uart_Clear_DMA_TX+0xd46>
 8011e6c:	4b89      	ldr	r3, [pc, #548]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011e6e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e72:	681b      	ldr	r3, [r3, #0]
 8011e74:	4619      	mov	r1, r3
 8011e76:	4b8c      	ldr	r3, [pc, #560]	; (80120a8 <Uart_Clear_DMA_TX+0xea4>)
 8011e78:	4299      	cmp	r1, r3
 8011e7a:	d064      	beq.n	8011f46 <Uart_Clear_DMA_TX+0xd42>
 8011e7c:	4b85      	ldr	r3, [pc, #532]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011e7e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e82:	681b      	ldr	r3, [r3, #0]
 8011e84:	4619      	mov	r1, r3
 8011e86:	4b89      	ldr	r3, [pc, #548]	; (80120ac <Uart_Clear_DMA_TX+0xea8>)
 8011e88:	4299      	cmp	r1, r3
 8011e8a:	d05a      	beq.n	8011f42 <Uart_Clear_DMA_TX+0xd3e>
 8011e8c:	4b81      	ldr	r3, [pc, #516]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011e8e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e92:	681b      	ldr	r3, [r3, #0]
 8011e94:	4619      	mov	r1, r3
 8011e96:	4b86      	ldr	r3, [pc, #536]	; (80120b0 <Uart_Clear_DMA_TX+0xeac>)
 8011e98:	4299      	cmp	r1, r3
 8011e9a:	d04f      	beq.n	8011f3c <Uart_Clear_DMA_TX+0xd38>
 8011e9c:	4b7d      	ldr	r3, [pc, #500]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011e9e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ea2:	681b      	ldr	r3, [r3, #0]
 8011ea4:	4619      	mov	r1, r3
 8011ea6:	4b83      	ldr	r3, [pc, #524]	; (80120b4 <Uart_Clear_DMA_TX+0xeb0>)
 8011ea8:	4299      	cmp	r1, r3
 8011eaa:	d044      	beq.n	8011f36 <Uart_Clear_DMA_TX+0xd32>
 8011eac:	4b79      	ldr	r3, [pc, #484]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011eae:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011eb2:	681b      	ldr	r3, [r3, #0]
 8011eb4:	4619      	mov	r1, r3
 8011eb6:	4b80      	ldr	r3, [pc, #512]	; (80120b8 <Uart_Clear_DMA_TX+0xeb4>)
 8011eb8:	4299      	cmp	r1, r3
 8011eba:	d039      	beq.n	8011f30 <Uart_Clear_DMA_TX+0xd2c>
 8011ebc:	4b75      	ldr	r3, [pc, #468]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011ebe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ec2:	681b      	ldr	r3, [r3, #0]
 8011ec4:	4619      	mov	r1, r3
 8011ec6:	4b7d      	ldr	r3, [pc, #500]	; (80120bc <Uart_Clear_DMA_TX+0xeb8>)
 8011ec8:	4299      	cmp	r1, r3
 8011eca:	d02e      	beq.n	8011f2a <Uart_Clear_DMA_TX+0xd26>
 8011ecc:	4b71      	ldr	r3, [pc, #452]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011ece:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ed2:	681b      	ldr	r3, [r3, #0]
 8011ed4:	4619      	mov	r1, r3
 8011ed6:	4b7a      	ldr	r3, [pc, #488]	; (80120c0 <Uart_Clear_DMA_TX+0xebc>)
 8011ed8:	4299      	cmp	r1, r3
 8011eda:	d023      	beq.n	8011f24 <Uart_Clear_DMA_TX+0xd20>
 8011edc:	4b6d      	ldr	r3, [pc, #436]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011ede:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ee2:	681b      	ldr	r3, [r3, #0]
 8011ee4:	4619      	mov	r1, r3
 8011ee6:	4b77      	ldr	r3, [pc, #476]	; (80120c4 <Uart_Clear_DMA_TX+0xec0>)
 8011ee8:	4299      	cmp	r1, r3
 8011eea:	d018      	beq.n	8011f1e <Uart_Clear_DMA_TX+0xd1a>
 8011eec:	4b69      	ldr	r3, [pc, #420]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011eee:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ef2:	681b      	ldr	r3, [r3, #0]
 8011ef4:	4619      	mov	r1, r3
 8011ef6:	4b74      	ldr	r3, [pc, #464]	; (80120c8 <Uart_Clear_DMA_TX+0xec4>)
 8011ef8:	4299      	cmp	r1, r3
 8011efa:	d00d      	beq.n	8011f18 <Uart_Clear_DMA_TX+0xd14>
 8011efc:	4b65      	ldr	r3, [pc, #404]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011efe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f02:	681b      	ldr	r3, [r3, #0]
 8011f04:	4619      	mov	r1, r3
 8011f06:	4b71      	ldr	r3, [pc, #452]	; (80120cc <Uart_Clear_DMA_TX+0xec8>)
 8011f08:	4299      	cmp	r1, r3
 8011f0a:	d102      	bne.n	8011f12 <Uart_Clear_DMA_TX+0xd0e>
 8011f0c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011f10:	e01e      	b.n	8011f50 <Uart_Clear_DMA_TX+0xd4c>
 8011f12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011f16:	e01b      	b.n	8011f50 <Uart_Clear_DMA_TX+0xd4c>
 8011f18:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011f1c:	e018      	b.n	8011f50 <Uart_Clear_DMA_TX+0xd4c>
 8011f1e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011f22:	e015      	b.n	8011f50 <Uart_Clear_DMA_TX+0xd4c>
 8011f24:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011f28:	e012      	b.n	8011f50 <Uart_Clear_DMA_TX+0xd4c>
 8011f2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011f2e:	e00f      	b.n	8011f50 <Uart_Clear_DMA_TX+0xd4c>
 8011f30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011f34:	e00c      	b.n	8011f50 <Uart_Clear_DMA_TX+0xd4c>
 8011f36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011f3a:	e009      	b.n	8011f50 <Uart_Clear_DMA_TX+0xd4c>
 8011f3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011f40:	e006      	b.n	8011f50 <Uart_Clear_DMA_TX+0xd4c>
 8011f42:	2308      	movs	r3, #8
 8011f44:	e004      	b.n	8011f50 <Uart_Clear_DMA_TX+0xd4c>
 8011f46:	2308      	movs	r3, #8
 8011f48:	e002      	b.n	8011f50 <Uart_Clear_DMA_TX+0xd4c>
 8011f4a:	2308      	movs	r3, #8
 8011f4c:	e000      	b.n	8011f50 <Uart_Clear_DMA_TX+0xd4c>
 8011f4e:	2308      	movs	r3, #8
 8011f50:	60d3      	str	r3, [r2, #12]
 8011f52:	e083      	b.n	801205c <Uart_Clear_DMA_TX+0xe58>
 8011f54:	4a51      	ldr	r2, [pc, #324]	; (801209c <Uart_Clear_DMA_TX+0xe98>)
 8011f56:	4b4f      	ldr	r3, [pc, #316]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011f58:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f5c:	681b      	ldr	r3, [r3, #0]
 8011f5e:	4619      	mov	r1, r3
 8011f60:	4b4f      	ldr	r3, [pc, #316]	; (80120a0 <Uart_Clear_DMA_TX+0xe9c>)
 8011f62:	4299      	cmp	r1, r3
 8011f64:	d078      	beq.n	8012058 <Uart_Clear_DMA_TX+0xe54>
 8011f66:	4b4b      	ldr	r3, [pc, #300]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011f68:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f6c:	681b      	ldr	r3, [r3, #0]
 8011f6e:	4619      	mov	r1, r3
 8011f70:	4b4c      	ldr	r3, [pc, #304]	; (80120a4 <Uart_Clear_DMA_TX+0xea0>)
 8011f72:	4299      	cmp	r1, r3
 8011f74:	d06e      	beq.n	8012054 <Uart_Clear_DMA_TX+0xe50>
 8011f76:	4b47      	ldr	r3, [pc, #284]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011f78:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f7c:	681b      	ldr	r3, [r3, #0]
 8011f7e:	4619      	mov	r1, r3
 8011f80:	4b49      	ldr	r3, [pc, #292]	; (80120a8 <Uart_Clear_DMA_TX+0xea4>)
 8011f82:	4299      	cmp	r1, r3
 8011f84:	d064      	beq.n	8012050 <Uart_Clear_DMA_TX+0xe4c>
 8011f86:	4b43      	ldr	r3, [pc, #268]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011f88:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f8c:	681b      	ldr	r3, [r3, #0]
 8011f8e:	4619      	mov	r1, r3
 8011f90:	4b46      	ldr	r3, [pc, #280]	; (80120ac <Uart_Clear_DMA_TX+0xea8>)
 8011f92:	4299      	cmp	r1, r3
 8011f94:	d05a      	beq.n	801204c <Uart_Clear_DMA_TX+0xe48>
 8011f96:	4b3f      	ldr	r3, [pc, #252]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011f98:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f9c:	681b      	ldr	r3, [r3, #0]
 8011f9e:	4619      	mov	r1, r3
 8011fa0:	4b43      	ldr	r3, [pc, #268]	; (80120b0 <Uart_Clear_DMA_TX+0xeac>)
 8011fa2:	4299      	cmp	r1, r3
 8011fa4:	d04f      	beq.n	8012046 <Uart_Clear_DMA_TX+0xe42>
 8011fa6:	4b3b      	ldr	r3, [pc, #236]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011fa8:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	4619      	mov	r1, r3
 8011fb0:	4b40      	ldr	r3, [pc, #256]	; (80120b4 <Uart_Clear_DMA_TX+0xeb0>)
 8011fb2:	4299      	cmp	r1, r3
 8011fb4:	d044      	beq.n	8012040 <Uart_Clear_DMA_TX+0xe3c>
 8011fb6:	4b37      	ldr	r3, [pc, #220]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011fb8:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011fbc:	681b      	ldr	r3, [r3, #0]
 8011fbe:	4619      	mov	r1, r3
 8011fc0:	4b3d      	ldr	r3, [pc, #244]	; (80120b8 <Uart_Clear_DMA_TX+0xeb4>)
 8011fc2:	4299      	cmp	r1, r3
 8011fc4:	d039      	beq.n	801203a <Uart_Clear_DMA_TX+0xe36>
 8011fc6:	4b33      	ldr	r3, [pc, #204]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011fc8:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011fcc:	681b      	ldr	r3, [r3, #0]
 8011fce:	4619      	mov	r1, r3
 8011fd0:	4b3a      	ldr	r3, [pc, #232]	; (80120bc <Uart_Clear_DMA_TX+0xeb8>)
 8011fd2:	4299      	cmp	r1, r3
 8011fd4:	d02e      	beq.n	8012034 <Uart_Clear_DMA_TX+0xe30>
 8011fd6:	4b2f      	ldr	r3, [pc, #188]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011fd8:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011fdc:	681b      	ldr	r3, [r3, #0]
 8011fde:	4619      	mov	r1, r3
 8011fe0:	4b37      	ldr	r3, [pc, #220]	; (80120c0 <Uart_Clear_DMA_TX+0xebc>)
 8011fe2:	4299      	cmp	r1, r3
 8011fe4:	d023      	beq.n	801202e <Uart_Clear_DMA_TX+0xe2a>
 8011fe6:	4b2b      	ldr	r3, [pc, #172]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011fe8:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011fec:	681b      	ldr	r3, [r3, #0]
 8011fee:	4619      	mov	r1, r3
 8011ff0:	4b34      	ldr	r3, [pc, #208]	; (80120c4 <Uart_Clear_DMA_TX+0xec0>)
 8011ff2:	4299      	cmp	r1, r3
 8011ff4:	d018      	beq.n	8012028 <Uart_Clear_DMA_TX+0xe24>
 8011ff6:	4b27      	ldr	r3, [pc, #156]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8011ff8:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ffc:	681b      	ldr	r3, [r3, #0]
 8011ffe:	4619      	mov	r1, r3
 8012000:	4b31      	ldr	r3, [pc, #196]	; (80120c8 <Uart_Clear_DMA_TX+0xec4>)
 8012002:	4299      	cmp	r1, r3
 8012004:	d00d      	beq.n	8012022 <Uart_Clear_DMA_TX+0xe1e>
 8012006:	4b23      	ldr	r3, [pc, #140]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8012008:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801200c:	681b      	ldr	r3, [r3, #0]
 801200e:	4619      	mov	r1, r3
 8012010:	4b2e      	ldr	r3, [pc, #184]	; (80120cc <Uart_Clear_DMA_TX+0xec8>)
 8012012:	4299      	cmp	r1, r3
 8012014:	d102      	bne.n	801201c <Uart_Clear_DMA_TX+0xe18>
 8012016:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801201a:	e01e      	b.n	801205a <Uart_Clear_DMA_TX+0xe56>
 801201c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8012020:	e01b      	b.n	801205a <Uart_Clear_DMA_TX+0xe56>
 8012022:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012026:	e018      	b.n	801205a <Uart_Clear_DMA_TX+0xe56>
 8012028:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801202c:	e015      	b.n	801205a <Uart_Clear_DMA_TX+0xe56>
 801202e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012032:	e012      	b.n	801205a <Uart_Clear_DMA_TX+0xe56>
 8012034:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012038:	e00f      	b.n	801205a <Uart_Clear_DMA_TX+0xe56>
 801203a:	f44f 7300 	mov.w	r3, #512	; 0x200
 801203e:	e00c      	b.n	801205a <Uart_Clear_DMA_TX+0xe56>
 8012040:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012044:	e009      	b.n	801205a <Uart_Clear_DMA_TX+0xe56>
 8012046:	f44f 7300 	mov.w	r3, #512	; 0x200
 801204a:	e006      	b.n	801205a <Uart_Clear_DMA_TX+0xe56>
 801204c:	2308      	movs	r3, #8
 801204e:	e004      	b.n	801205a <Uart_Clear_DMA_TX+0xe56>
 8012050:	2308      	movs	r3, #8
 8012052:	e002      	b.n	801205a <Uart_Clear_DMA_TX+0xe56>
 8012054:	2308      	movs	r3, #8
 8012056:	e000      	b.n	801205a <Uart_Clear_DMA_TX+0xe56>
 8012058:	2308      	movs	r3, #8
 801205a:	6093      	str	r3, [r2, #8]
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_FE_FLAG_INDEX(Exp2_COM->hdmarx));
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_DME_FLAG_INDEX(Exp2_COM->hdmarx));

	/* Disable the DMA Rx Stream */
	HAL_UART_DMAStop(huartx[COM_EXP2].hdmatx);
 801205c:	4b0d      	ldr	r3, [pc, #52]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 801205e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012062:	4618      	mov	r0, r3
 8012064:	f7f6 ffe8 	bl	8009038 <HAL_UART_DMAStop>

	//flush all data still in registers
	__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_EXP2]);
 8012068:	4b0a      	ldr	r3, [pc, #40]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 801206a:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801206e:	4a09      	ldr	r2, [pc, #36]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8012070:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8012074:	6992      	ldr	r2, [r2, #24]
 8012076:	f042 0208 	orr.w	r2, r2, #8
 801207a:	619a      	str	r2, [r3, #24]
 801207c:	4b05      	ldr	r3, [pc, #20]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 801207e:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8012082:	4a04      	ldr	r2, [pc, #16]	; (8012094 <Uart_Clear_DMA_TX+0xe90>)
 8012084:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8012088:	6992      	ldr	r2, [r2, #24]
 801208a:	f042 0210 	orr.w	r2, r2, #16
 801208e:	619a      	str	r2, [r3, #24]

	/* Enable the normal interrupt handler for this UART*/
	//	HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
	//	HAL_NVIC_EnableIRQ(USART1_IRQn);
}
 8012090:	bf00      	nop
 8012092:	bd80      	pop	{r7, pc}
 8012094:	2002bf24 	.word	0x2002bf24
 8012098:	40026058 	.word	0x40026058
 801209c:	40026000 	.word	0x40026000
 80120a0:	40026010 	.word	0x40026010
 80120a4:	40026410 	.word	0x40026410
 80120a8:	40026070 	.word	0x40026070
 80120ac:	40026470 	.word	0x40026470
 80120b0:	40026028 	.word	0x40026028
 80120b4:	40026428 	.word	0x40026428
 80120b8:	40026088 	.word	0x40026088
 80120bc:	40026488 	.word	0x40026488
 80120c0:	40026040 	.word	0x40026040
 80120c4:	40026440 	.word	0x40026440
 80120c8:	400260a0 	.word	0x400260a0
 80120cc:	400264a0 	.word	0x400264a0

080120d0 <Uart_Clear_DMA_RX>:

void Uart_Clear_DMA_RX(void)
{
 80120d0:	b580      	push	{r7, lr}
 80120d2:	af00      	add	r7, sp, #0

	/* Clear all DMA Stream0 flags */
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmarx, __HAL_DMA_GET_TC_FLAG_INDEX(huartx[COM_EXP2].hdmarx));
 80120d4:	4b8d      	ldr	r3, [pc, #564]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 80120d6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	461a      	mov	r2, r3
 80120de:	4b8c      	ldr	r3, [pc, #560]	; (8012310 <Uart_Clear_DMA_RX+0x240>)
 80120e0:	429a      	cmp	r2, r3
 80120e2:	f240 8085 	bls.w	80121f0 <Uart_Clear_DMA_RX+0x120>
 80120e6:	4a8b      	ldr	r2, [pc, #556]	; (8012314 <Uart_Clear_DMA_RX+0x244>)
 80120e8:	4b88      	ldr	r3, [pc, #544]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 80120ea:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80120ee:	681b      	ldr	r3, [r3, #0]
 80120f0:	4619      	mov	r1, r3
 80120f2:	4b89      	ldr	r3, [pc, #548]	; (8012318 <Uart_Clear_DMA_RX+0x248>)
 80120f4:	4299      	cmp	r1, r3
 80120f6:	d078      	beq.n	80121ea <Uart_Clear_DMA_RX+0x11a>
 80120f8:	4b84      	ldr	r3, [pc, #528]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 80120fa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80120fe:	681b      	ldr	r3, [r3, #0]
 8012100:	4619      	mov	r1, r3
 8012102:	4b86      	ldr	r3, [pc, #536]	; (801231c <Uart_Clear_DMA_RX+0x24c>)
 8012104:	4299      	cmp	r1, r3
 8012106:	d06e      	beq.n	80121e6 <Uart_Clear_DMA_RX+0x116>
 8012108:	4b80      	ldr	r3, [pc, #512]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 801210a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801210e:	681b      	ldr	r3, [r3, #0]
 8012110:	4619      	mov	r1, r3
 8012112:	4b83      	ldr	r3, [pc, #524]	; (8012320 <Uart_Clear_DMA_RX+0x250>)
 8012114:	4299      	cmp	r1, r3
 8012116:	d064      	beq.n	80121e2 <Uart_Clear_DMA_RX+0x112>
 8012118:	4b7c      	ldr	r3, [pc, #496]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 801211a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801211e:	681b      	ldr	r3, [r3, #0]
 8012120:	4619      	mov	r1, r3
 8012122:	4b80      	ldr	r3, [pc, #512]	; (8012324 <Uart_Clear_DMA_RX+0x254>)
 8012124:	4299      	cmp	r1, r3
 8012126:	d05a      	beq.n	80121de <Uart_Clear_DMA_RX+0x10e>
 8012128:	4b78      	ldr	r3, [pc, #480]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 801212a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	4619      	mov	r1, r3
 8012132:	4b7d      	ldr	r3, [pc, #500]	; (8012328 <Uart_Clear_DMA_RX+0x258>)
 8012134:	4299      	cmp	r1, r3
 8012136:	d04f      	beq.n	80121d8 <Uart_Clear_DMA_RX+0x108>
 8012138:	4b74      	ldr	r3, [pc, #464]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 801213a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	4619      	mov	r1, r3
 8012142:	4b7a      	ldr	r3, [pc, #488]	; (801232c <Uart_Clear_DMA_RX+0x25c>)
 8012144:	4299      	cmp	r1, r3
 8012146:	d044      	beq.n	80121d2 <Uart_Clear_DMA_RX+0x102>
 8012148:	4b70      	ldr	r3, [pc, #448]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 801214a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801214e:	681b      	ldr	r3, [r3, #0]
 8012150:	4619      	mov	r1, r3
 8012152:	4b77      	ldr	r3, [pc, #476]	; (8012330 <Uart_Clear_DMA_RX+0x260>)
 8012154:	4299      	cmp	r1, r3
 8012156:	d039      	beq.n	80121cc <Uart_Clear_DMA_RX+0xfc>
 8012158:	4b6c      	ldr	r3, [pc, #432]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 801215a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	4619      	mov	r1, r3
 8012162:	4b74      	ldr	r3, [pc, #464]	; (8012334 <Uart_Clear_DMA_RX+0x264>)
 8012164:	4299      	cmp	r1, r3
 8012166:	d02e      	beq.n	80121c6 <Uart_Clear_DMA_RX+0xf6>
 8012168:	4b68      	ldr	r3, [pc, #416]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 801216a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801216e:	681b      	ldr	r3, [r3, #0]
 8012170:	4619      	mov	r1, r3
 8012172:	4b71      	ldr	r3, [pc, #452]	; (8012338 <Uart_Clear_DMA_RX+0x268>)
 8012174:	4299      	cmp	r1, r3
 8012176:	d023      	beq.n	80121c0 <Uart_Clear_DMA_RX+0xf0>
 8012178:	4b64      	ldr	r3, [pc, #400]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 801217a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801217e:	681b      	ldr	r3, [r3, #0]
 8012180:	4619      	mov	r1, r3
 8012182:	4b6e      	ldr	r3, [pc, #440]	; (801233c <Uart_Clear_DMA_RX+0x26c>)
 8012184:	4299      	cmp	r1, r3
 8012186:	d018      	beq.n	80121ba <Uart_Clear_DMA_RX+0xea>
 8012188:	4b60      	ldr	r3, [pc, #384]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 801218a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	4619      	mov	r1, r3
 8012192:	4b6b      	ldr	r3, [pc, #428]	; (8012340 <Uart_Clear_DMA_RX+0x270>)
 8012194:	4299      	cmp	r1, r3
 8012196:	d00d      	beq.n	80121b4 <Uart_Clear_DMA_RX+0xe4>
 8012198:	4b5c      	ldr	r3, [pc, #368]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 801219a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801219e:	681b      	ldr	r3, [r3, #0]
 80121a0:	4619      	mov	r1, r3
 80121a2:	4b68      	ldr	r3, [pc, #416]	; (8012344 <Uart_Clear_DMA_RX+0x274>)
 80121a4:	4299      	cmp	r1, r3
 80121a6:	d102      	bne.n	80121ae <Uart_Clear_DMA_RX+0xde>
 80121a8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80121ac:	e01e      	b.n	80121ec <Uart_Clear_DMA_RX+0x11c>
 80121ae:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80121b2:	e01b      	b.n	80121ec <Uart_Clear_DMA_RX+0x11c>
 80121b4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80121b8:	e018      	b.n	80121ec <Uart_Clear_DMA_RX+0x11c>
 80121ba:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80121be:	e015      	b.n	80121ec <Uart_Clear_DMA_RX+0x11c>
 80121c0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80121c4:	e012      	b.n	80121ec <Uart_Clear_DMA_RX+0x11c>
 80121c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80121ca:	e00f      	b.n	80121ec <Uart_Clear_DMA_RX+0x11c>
 80121cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80121d0:	e00c      	b.n	80121ec <Uart_Clear_DMA_RX+0x11c>
 80121d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80121d6:	e009      	b.n	80121ec <Uart_Clear_DMA_RX+0x11c>
 80121d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80121dc:	e006      	b.n	80121ec <Uart_Clear_DMA_RX+0x11c>
 80121de:	2320      	movs	r3, #32
 80121e0:	e004      	b.n	80121ec <Uart_Clear_DMA_RX+0x11c>
 80121e2:	2320      	movs	r3, #32
 80121e4:	e002      	b.n	80121ec <Uart_Clear_DMA_RX+0x11c>
 80121e6:	2320      	movs	r3, #32
 80121e8:	e000      	b.n	80121ec <Uart_Clear_DMA_RX+0x11c>
 80121ea:	2320      	movs	r3, #32
 80121ec:	60d3      	str	r3, [r2, #12]
 80121ee:	e1df      	b.n	80125b0 <Uart_Clear_DMA_RX+0x4e0>
 80121f0:	4b46      	ldr	r3, [pc, #280]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 80121f2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	461a      	mov	r2, r3
 80121fa:	4b53      	ldr	r3, [pc, #332]	; (8012348 <Uart_Clear_DMA_RX+0x278>)
 80121fc:	429a      	cmp	r2, r3
 80121fe:	f240 80a5 	bls.w	801234c <Uart_Clear_DMA_RX+0x27c>
 8012202:	4a44      	ldr	r2, [pc, #272]	; (8012314 <Uart_Clear_DMA_RX+0x244>)
 8012204:	4b41      	ldr	r3, [pc, #260]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 8012206:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801220a:	681b      	ldr	r3, [r3, #0]
 801220c:	4619      	mov	r1, r3
 801220e:	4b42      	ldr	r3, [pc, #264]	; (8012318 <Uart_Clear_DMA_RX+0x248>)
 8012210:	4299      	cmp	r1, r3
 8012212:	d078      	beq.n	8012306 <Uart_Clear_DMA_RX+0x236>
 8012214:	4b3d      	ldr	r3, [pc, #244]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 8012216:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801221a:	681b      	ldr	r3, [r3, #0]
 801221c:	4619      	mov	r1, r3
 801221e:	4b3f      	ldr	r3, [pc, #252]	; (801231c <Uart_Clear_DMA_RX+0x24c>)
 8012220:	4299      	cmp	r1, r3
 8012222:	d06e      	beq.n	8012302 <Uart_Clear_DMA_RX+0x232>
 8012224:	4b39      	ldr	r3, [pc, #228]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 8012226:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801222a:	681b      	ldr	r3, [r3, #0]
 801222c:	4619      	mov	r1, r3
 801222e:	4b3c      	ldr	r3, [pc, #240]	; (8012320 <Uart_Clear_DMA_RX+0x250>)
 8012230:	4299      	cmp	r1, r3
 8012232:	d064      	beq.n	80122fe <Uart_Clear_DMA_RX+0x22e>
 8012234:	4b35      	ldr	r3, [pc, #212]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 8012236:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801223a:	681b      	ldr	r3, [r3, #0]
 801223c:	4619      	mov	r1, r3
 801223e:	4b39      	ldr	r3, [pc, #228]	; (8012324 <Uart_Clear_DMA_RX+0x254>)
 8012240:	4299      	cmp	r1, r3
 8012242:	d05a      	beq.n	80122fa <Uart_Clear_DMA_RX+0x22a>
 8012244:	4b31      	ldr	r3, [pc, #196]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 8012246:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801224a:	681b      	ldr	r3, [r3, #0]
 801224c:	4619      	mov	r1, r3
 801224e:	4b36      	ldr	r3, [pc, #216]	; (8012328 <Uart_Clear_DMA_RX+0x258>)
 8012250:	4299      	cmp	r1, r3
 8012252:	d04f      	beq.n	80122f4 <Uart_Clear_DMA_RX+0x224>
 8012254:	4b2d      	ldr	r3, [pc, #180]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 8012256:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801225a:	681b      	ldr	r3, [r3, #0]
 801225c:	4619      	mov	r1, r3
 801225e:	4b33      	ldr	r3, [pc, #204]	; (801232c <Uart_Clear_DMA_RX+0x25c>)
 8012260:	4299      	cmp	r1, r3
 8012262:	d044      	beq.n	80122ee <Uart_Clear_DMA_RX+0x21e>
 8012264:	4b29      	ldr	r3, [pc, #164]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 8012266:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	4619      	mov	r1, r3
 801226e:	4b30      	ldr	r3, [pc, #192]	; (8012330 <Uart_Clear_DMA_RX+0x260>)
 8012270:	4299      	cmp	r1, r3
 8012272:	d039      	beq.n	80122e8 <Uart_Clear_DMA_RX+0x218>
 8012274:	4b25      	ldr	r3, [pc, #148]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 8012276:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	4619      	mov	r1, r3
 801227e:	4b2d      	ldr	r3, [pc, #180]	; (8012334 <Uart_Clear_DMA_RX+0x264>)
 8012280:	4299      	cmp	r1, r3
 8012282:	d02e      	beq.n	80122e2 <Uart_Clear_DMA_RX+0x212>
 8012284:	4b21      	ldr	r3, [pc, #132]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 8012286:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801228a:	681b      	ldr	r3, [r3, #0]
 801228c:	4619      	mov	r1, r3
 801228e:	4b2a      	ldr	r3, [pc, #168]	; (8012338 <Uart_Clear_DMA_RX+0x268>)
 8012290:	4299      	cmp	r1, r3
 8012292:	d023      	beq.n	80122dc <Uart_Clear_DMA_RX+0x20c>
 8012294:	4b1d      	ldr	r3, [pc, #116]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 8012296:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801229a:	681b      	ldr	r3, [r3, #0]
 801229c:	4619      	mov	r1, r3
 801229e:	4b27      	ldr	r3, [pc, #156]	; (801233c <Uart_Clear_DMA_RX+0x26c>)
 80122a0:	4299      	cmp	r1, r3
 80122a2:	d018      	beq.n	80122d6 <Uart_Clear_DMA_RX+0x206>
 80122a4:	4b19      	ldr	r3, [pc, #100]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 80122a6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80122aa:	681b      	ldr	r3, [r3, #0]
 80122ac:	4619      	mov	r1, r3
 80122ae:	4b24      	ldr	r3, [pc, #144]	; (8012340 <Uart_Clear_DMA_RX+0x270>)
 80122b0:	4299      	cmp	r1, r3
 80122b2:	d00d      	beq.n	80122d0 <Uart_Clear_DMA_RX+0x200>
 80122b4:	4b15      	ldr	r3, [pc, #84]	; (801230c <Uart_Clear_DMA_RX+0x23c>)
 80122b6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	4619      	mov	r1, r3
 80122be:	4b21      	ldr	r3, [pc, #132]	; (8012344 <Uart_Clear_DMA_RX+0x274>)
 80122c0:	4299      	cmp	r1, r3
 80122c2:	d102      	bne.n	80122ca <Uart_Clear_DMA_RX+0x1fa>
 80122c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80122c8:	e01e      	b.n	8012308 <Uart_Clear_DMA_RX+0x238>
 80122ca:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80122ce:	e01b      	b.n	8012308 <Uart_Clear_DMA_RX+0x238>
 80122d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80122d4:	e018      	b.n	8012308 <Uart_Clear_DMA_RX+0x238>
 80122d6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80122da:	e015      	b.n	8012308 <Uart_Clear_DMA_RX+0x238>
 80122dc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80122e0:	e012      	b.n	8012308 <Uart_Clear_DMA_RX+0x238>
 80122e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80122e6:	e00f      	b.n	8012308 <Uart_Clear_DMA_RX+0x238>
 80122e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80122ec:	e00c      	b.n	8012308 <Uart_Clear_DMA_RX+0x238>
 80122ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80122f2:	e009      	b.n	8012308 <Uart_Clear_DMA_RX+0x238>
 80122f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80122f8:	e006      	b.n	8012308 <Uart_Clear_DMA_RX+0x238>
 80122fa:	2320      	movs	r3, #32
 80122fc:	e004      	b.n	8012308 <Uart_Clear_DMA_RX+0x238>
 80122fe:	2320      	movs	r3, #32
 8012300:	e002      	b.n	8012308 <Uart_Clear_DMA_RX+0x238>
 8012302:	2320      	movs	r3, #32
 8012304:	e000      	b.n	8012308 <Uart_Clear_DMA_RX+0x238>
 8012306:	2320      	movs	r3, #32
 8012308:	6093      	str	r3, [r2, #8]
 801230a:	e151      	b.n	80125b0 <Uart_Clear_DMA_RX+0x4e0>
 801230c:	2002bf24 	.word	0x2002bf24
 8012310:	40026458 	.word	0x40026458
 8012314:	40026400 	.word	0x40026400
 8012318:	40026010 	.word	0x40026010
 801231c:	40026410 	.word	0x40026410
 8012320:	40026070 	.word	0x40026070
 8012324:	40026470 	.word	0x40026470
 8012328:	40026028 	.word	0x40026028
 801232c:	40026428 	.word	0x40026428
 8012330:	40026088 	.word	0x40026088
 8012334:	40026488 	.word	0x40026488
 8012338:	40026040 	.word	0x40026040
 801233c:	40026440 	.word	0x40026440
 8012340:	400260a0 	.word	0x400260a0
 8012344:	400264a0 	.word	0x400264a0
 8012348:	400260b8 	.word	0x400260b8
 801234c:	4b88      	ldr	r3, [pc, #544]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 801234e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012352:	681b      	ldr	r3, [r3, #0]
 8012354:	461a      	mov	r2, r3
 8012356:	4b87      	ldr	r3, [pc, #540]	; (8012574 <Uart_Clear_DMA_RX+0x4a4>)
 8012358:	429a      	cmp	r2, r3
 801235a:	f240 8085 	bls.w	8012468 <Uart_Clear_DMA_RX+0x398>
 801235e:	4a86      	ldr	r2, [pc, #536]	; (8012578 <Uart_Clear_DMA_RX+0x4a8>)
 8012360:	4b83      	ldr	r3, [pc, #524]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 8012362:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012366:	681b      	ldr	r3, [r3, #0]
 8012368:	4619      	mov	r1, r3
 801236a:	4b84      	ldr	r3, [pc, #528]	; (801257c <Uart_Clear_DMA_RX+0x4ac>)
 801236c:	4299      	cmp	r1, r3
 801236e:	d078      	beq.n	8012462 <Uart_Clear_DMA_RX+0x392>
 8012370:	4b7f      	ldr	r3, [pc, #508]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 8012372:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012376:	681b      	ldr	r3, [r3, #0]
 8012378:	4619      	mov	r1, r3
 801237a:	4b81      	ldr	r3, [pc, #516]	; (8012580 <Uart_Clear_DMA_RX+0x4b0>)
 801237c:	4299      	cmp	r1, r3
 801237e:	d06e      	beq.n	801245e <Uart_Clear_DMA_RX+0x38e>
 8012380:	4b7b      	ldr	r3, [pc, #492]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 8012382:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012386:	681b      	ldr	r3, [r3, #0]
 8012388:	4619      	mov	r1, r3
 801238a:	4b7e      	ldr	r3, [pc, #504]	; (8012584 <Uart_Clear_DMA_RX+0x4b4>)
 801238c:	4299      	cmp	r1, r3
 801238e:	d064      	beq.n	801245a <Uart_Clear_DMA_RX+0x38a>
 8012390:	4b77      	ldr	r3, [pc, #476]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 8012392:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012396:	681b      	ldr	r3, [r3, #0]
 8012398:	4619      	mov	r1, r3
 801239a:	4b7b      	ldr	r3, [pc, #492]	; (8012588 <Uart_Clear_DMA_RX+0x4b8>)
 801239c:	4299      	cmp	r1, r3
 801239e:	d05a      	beq.n	8012456 <Uart_Clear_DMA_RX+0x386>
 80123a0:	4b73      	ldr	r3, [pc, #460]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 80123a2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80123a6:	681b      	ldr	r3, [r3, #0]
 80123a8:	4619      	mov	r1, r3
 80123aa:	4b78      	ldr	r3, [pc, #480]	; (801258c <Uart_Clear_DMA_RX+0x4bc>)
 80123ac:	4299      	cmp	r1, r3
 80123ae:	d04f      	beq.n	8012450 <Uart_Clear_DMA_RX+0x380>
 80123b0:	4b6f      	ldr	r3, [pc, #444]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 80123b2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80123b6:	681b      	ldr	r3, [r3, #0]
 80123b8:	4619      	mov	r1, r3
 80123ba:	4b75      	ldr	r3, [pc, #468]	; (8012590 <Uart_Clear_DMA_RX+0x4c0>)
 80123bc:	4299      	cmp	r1, r3
 80123be:	d044      	beq.n	801244a <Uart_Clear_DMA_RX+0x37a>
 80123c0:	4b6b      	ldr	r3, [pc, #428]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 80123c2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80123c6:	681b      	ldr	r3, [r3, #0]
 80123c8:	4619      	mov	r1, r3
 80123ca:	4b72      	ldr	r3, [pc, #456]	; (8012594 <Uart_Clear_DMA_RX+0x4c4>)
 80123cc:	4299      	cmp	r1, r3
 80123ce:	d039      	beq.n	8012444 <Uart_Clear_DMA_RX+0x374>
 80123d0:	4b67      	ldr	r3, [pc, #412]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 80123d2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80123d6:	681b      	ldr	r3, [r3, #0]
 80123d8:	4619      	mov	r1, r3
 80123da:	4b6f      	ldr	r3, [pc, #444]	; (8012598 <Uart_Clear_DMA_RX+0x4c8>)
 80123dc:	4299      	cmp	r1, r3
 80123de:	d02e      	beq.n	801243e <Uart_Clear_DMA_RX+0x36e>
 80123e0:	4b63      	ldr	r3, [pc, #396]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 80123e2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	4619      	mov	r1, r3
 80123ea:	4b6c      	ldr	r3, [pc, #432]	; (801259c <Uart_Clear_DMA_RX+0x4cc>)
 80123ec:	4299      	cmp	r1, r3
 80123ee:	d023      	beq.n	8012438 <Uart_Clear_DMA_RX+0x368>
 80123f0:	4b5f      	ldr	r3, [pc, #380]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 80123f2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80123f6:	681b      	ldr	r3, [r3, #0]
 80123f8:	4619      	mov	r1, r3
 80123fa:	4b69      	ldr	r3, [pc, #420]	; (80125a0 <Uart_Clear_DMA_RX+0x4d0>)
 80123fc:	4299      	cmp	r1, r3
 80123fe:	d018      	beq.n	8012432 <Uart_Clear_DMA_RX+0x362>
 8012400:	4b5b      	ldr	r3, [pc, #364]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 8012402:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012406:	681b      	ldr	r3, [r3, #0]
 8012408:	4619      	mov	r1, r3
 801240a:	4b66      	ldr	r3, [pc, #408]	; (80125a4 <Uart_Clear_DMA_RX+0x4d4>)
 801240c:	4299      	cmp	r1, r3
 801240e:	d00d      	beq.n	801242c <Uart_Clear_DMA_RX+0x35c>
 8012410:	4b57      	ldr	r3, [pc, #348]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 8012412:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	4619      	mov	r1, r3
 801241a:	4b63      	ldr	r3, [pc, #396]	; (80125a8 <Uart_Clear_DMA_RX+0x4d8>)
 801241c:	4299      	cmp	r1, r3
 801241e:	d102      	bne.n	8012426 <Uart_Clear_DMA_RX+0x356>
 8012420:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012424:	e01e      	b.n	8012464 <Uart_Clear_DMA_RX+0x394>
 8012426:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801242a:	e01b      	b.n	8012464 <Uart_Clear_DMA_RX+0x394>
 801242c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012430:	e018      	b.n	8012464 <Uart_Clear_DMA_RX+0x394>
 8012432:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012436:	e015      	b.n	8012464 <Uart_Clear_DMA_RX+0x394>
 8012438:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801243c:	e012      	b.n	8012464 <Uart_Clear_DMA_RX+0x394>
 801243e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012442:	e00f      	b.n	8012464 <Uart_Clear_DMA_RX+0x394>
 8012444:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012448:	e00c      	b.n	8012464 <Uart_Clear_DMA_RX+0x394>
 801244a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801244e:	e009      	b.n	8012464 <Uart_Clear_DMA_RX+0x394>
 8012450:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012454:	e006      	b.n	8012464 <Uart_Clear_DMA_RX+0x394>
 8012456:	2320      	movs	r3, #32
 8012458:	e004      	b.n	8012464 <Uart_Clear_DMA_RX+0x394>
 801245a:	2320      	movs	r3, #32
 801245c:	e002      	b.n	8012464 <Uart_Clear_DMA_RX+0x394>
 801245e:	2320      	movs	r3, #32
 8012460:	e000      	b.n	8012464 <Uart_Clear_DMA_RX+0x394>
 8012462:	2320      	movs	r3, #32
 8012464:	60d3      	str	r3, [r2, #12]
 8012466:	e0a3      	b.n	80125b0 <Uart_Clear_DMA_RX+0x4e0>
 8012468:	4a43      	ldr	r2, [pc, #268]	; (8012578 <Uart_Clear_DMA_RX+0x4a8>)
 801246a:	4b41      	ldr	r3, [pc, #260]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 801246c:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	4619      	mov	r1, r3
 8012474:	4b41      	ldr	r3, [pc, #260]	; (801257c <Uart_Clear_DMA_RX+0x4ac>)
 8012476:	4299      	cmp	r1, r3
 8012478:	f000 8098 	beq.w	80125ac <Uart_Clear_DMA_RX+0x4dc>
 801247c:	4b3c      	ldr	r3, [pc, #240]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 801247e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012482:	681b      	ldr	r3, [r3, #0]
 8012484:	4619      	mov	r1, r3
 8012486:	4b3e      	ldr	r3, [pc, #248]	; (8012580 <Uart_Clear_DMA_RX+0x4b0>)
 8012488:	4299      	cmp	r1, r3
 801248a:	d06e      	beq.n	801256a <Uart_Clear_DMA_RX+0x49a>
 801248c:	4b38      	ldr	r3, [pc, #224]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 801248e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012492:	681b      	ldr	r3, [r3, #0]
 8012494:	4619      	mov	r1, r3
 8012496:	4b3b      	ldr	r3, [pc, #236]	; (8012584 <Uart_Clear_DMA_RX+0x4b4>)
 8012498:	4299      	cmp	r1, r3
 801249a:	d064      	beq.n	8012566 <Uart_Clear_DMA_RX+0x496>
 801249c:	4b34      	ldr	r3, [pc, #208]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 801249e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80124a2:	681b      	ldr	r3, [r3, #0]
 80124a4:	4619      	mov	r1, r3
 80124a6:	4b38      	ldr	r3, [pc, #224]	; (8012588 <Uart_Clear_DMA_RX+0x4b8>)
 80124a8:	4299      	cmp	r1, r3
 80124aa:	d05a      	beq.n	8012562 <Uart_Clear_DMA_RX+0x492>
 80124ac:	4b30      	ldr	r3, [pc, #192]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 80124ae:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80124b2:	681b      	ldr	r3, [r3, #0]
 80124b4:	4619      	mov	r1, r3
 80124b6:	4b35      	ldr	r3, [pc, #212]	; (801258c <Uart_Clear_DMA_RX+0x4bc>)
 80124b8:	4299      	cmp	r1, r3
 80124ba:	d04f      	beq.n	801255c <Uart_Clear_DMA_RX+0x48c>
 80124bc:	4b2c      	ldr	r3, [pc, #176]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 80124be:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80124c2:	681b      	ldr	r3, [r3, #0]
 80124c4:	4619      	mov	r1, r3
 80124c6:	4b32      	ldr	r3, [pc, #200]	; (8012590 <Uart_Clear_DMA_RX+0x4c0>)
 80124c8:	4299      	cmp	r1, r3
 80124ca:	d044      	beq.n	8012556 <Uart_Clear_DMA_RX+0x486>
 80124cc:	4b28      	ldr	r3, [pc, #160]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 80124ce:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80124d2:	681b      	ldr	r3, [r3, #0]
 80124d4:	4619      	mov	r1, r3
 80124d6:	4b2f      	ldr	r3, [pc, #188]	; (8012594 <Uart_Clear_DMA_RX+0x4c4>)
 80124d8:	4299      	cmp	r1, r3
 80124da:	d039      	beq.n	8012550 <Uart_Clear_DMA_RX+0x480>
 80124dc:	4b24      	ldr	r3, [pc, #144]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 80124de:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80124e2:	681b      	ldr	r3, [r3, #0]
 80124e4:	4619      	mov	r1, r3
 80124e6:	4b2c      	ldr	r3, [pc, #176]	; (8012598 <Uart_Clear_DMA_RX+0x4c8>)
 80124e8:	4299      	cmp	r1, r3
 80124ea:	d02e      	beq.n	801254a <Uart_Clear_DMA_RX+0x47a>
 80124ec:	4b20      	ldr	r3, [pc, #128]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 80124ee:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80124f2:	681b      	ldr	r3, [r3, #0]
 80124f4:	4619      	mov	r1, r3
 80124f6:	4b29      	ldr	r3, [pc, #164]	; (801259c <Uart_Clear_DMA_RX+0x4cc>)
 80124f8:	4299      	cmp	r1, r3
 80124fa:	d023      	beq.n	8012544 <Uart_Clear_DMA_RX+0x474>
 80124fc:	4b1c      	ldr	r3, [pc, #112]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 80124fe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	4619      	mov	r1, r3
 8012506:	4b26      	ldr	r3, [pc, #152]	; (80125a0 <Uart_Clear_DMA_RX+0x4d0>)
 8012508:	4299      	cmp	r1, r3
 801250a:	d018      	beq.n	801253e <Uart_Clear_DMA_RX+0x46e>
 801250c:	4b18      	ldr	r3, [pc, #96]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 801250e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012512:	681b      	ldr	r3, [r3, #0]
 8012514:	4619      	mov	r1, r3
 8012516:	4b23      	ldr	r3, [pc, #140]	; (80125a4 <Uart_Clear_DMA_RX+0x4d4>)
 8012518:	4299      	cmp	r1, r3
 801251a:	d00d      	beq.n	8012538 <Uart_Clear_DMA_RX+0x468>
 801251c:	4b14      	ldr	r3, [pc, #80]	; (8012570 <Uart_Clear_DMA_RX+0x4a0>)
 801251e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012522:	681b      	ldr	r3, [r3, #0]
 8012524:	4619      	mov	r1, r3
 8012526:	4b20      	ldr	r3, [pc, #128]	; (80125a8 <Uart_Clear_DMA_RX+0x4d8>)
 8012528:	4299      	cmp	r1, r3
 801252a:	d102      	bne.n	8012532 <Uart_Clear_DMA_RX+0x462>
 801252c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012530:	e03d      	b.n	80125ae <Uart_Clear_DMA_RX+0x4de>
 8012532:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8012536:	e03a      	b.n	80125ae <Uart_Clear_DMA_RX+0x4de>
 8012538:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801253c:	e037      	b.n	80125ae <Uart_Clear_DMA_RX+0x4de>
 801253e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012542:	e034      	b.n	80125ae <Uart_Clear_DMA_RX+0x4de>
 8012544:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012548:	e031      	b.n	80125ae <Uart_Clear_DMA_RX+0x4de>
 801254a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801254e:	e02e      	b.n	80125ae <Uart_Clear_DMA_RX+0x4de>
 8012550:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012554:	e02b      	b.n	80125ae <Uart_Clear_DMA_RX+0x4de>
 8012556:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801255a:	e028      	b.n	80125ae <Uart_Clear_DMA_RX+0x4de>
 801255c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012560:	e025      	b.n	80125ae <Uart_Clear_DMA_RX+0x4de>
 8012562:	2320      	movs	r3, #32
 8012564:	e023      	b.n	80125ae <Uart_Clear_DMA_RX+0x4de>
 8012566:	2320      	movs	r3, #32
 8012568:	e021      	b.n	80125ae <Uart_Clear_DMA_RX+0x4de>
 801256a:	2320      	movs	r3, #32
 801256c:	e01f      	b.n	80125ae <Uart_Clear_DMA_RX+0x4de>
 801256e:	bf00      	nop
 8012570:	2002bf24 	.word	0x2002bf24
 8012574:	40026058 	.word	0x40026058
 8012578:	40026000 	.word	0x40026000
 801257c:	40026010 	.word	0x40026010
 8012580:	40026410 	.word	0x40026410
 8012584:	40026070 	.word	0x40026070
 8012588:	40026470 	.word	0x40026470
 801258c:	40026028 	.word	0x40026028
 8012590:	40026428 	.word	0x40026428
 8012594:	40026088 	.word	0x40026088
 8012598:	40026488 	.word	0x40026488
 801259c:	40026040 	.word	0x40026040
 80125a0:	40026440 	.word	0x40026440
 80125a4:	400260a0 	.word	0x400260a0
 80125a8:	400264a0 	.word	0x400264a0
 80125ac:	2320      	movs	r3, #32
 80125ae:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmarx, __HAL_DMA_GET_HT_FLAG_INDEX(huartx[COM_EXP2].hdmarx));
 80125b0:	4b8d      	ldr	r3, [pc, #564]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 80125b2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80125b6:	681b      	ldr	r3, [r3, #0]
 80125b8:	461a      	mov	r2, r3
 80125ba:	4b8c      	ldr	r3, [pc, #560]	; (80127ec <Uart_Clear_DMA_RX+0x71c>)
 80125bc:	429a      	cmp	r2, r3
 80125be:	f240 8085 	bls.w	80126cc <Uart_Clear_DMA_RX+0x5fc>
 80125c2:	4a8b      	ldr	r2, [pc, #556]	; (80127f0 <Uart_Clear_DMA_RX+0x720>)
 80125c4:	4b88      	ldr	r3, [pc, #544]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 80125c6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80125ca:	681b      	ldr	r3, [r3, #0]
 80125cc:	4619      	mov	r1, r3
 80125ce:	4b89      	ldr	r3, [pc, #548]	; (80127f4 <Uart_Clear_DMA_RX+0x724>)
 80125d0:	4299      	cmp	r1, r3
 80125d2:	d078      	beq.n	80126c6 <Uart_Clear_DMA_RX+0x5f6>
 80125d4:	4b84      	ldr	r3, [pc, #528]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 80125d6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80125da:	681b      	ldr	r3, [r3, #0]
 80125dc:	4619      	mov	r1, r3
 80125de:	4b86      	ldr	r3, [pc, #536]	; (80127f8 <Uart_Clear_DMA_RX+0x728>)
 80125e0:	4299      	cmp	r1, r3
 80125e2:	d06e      	beq.n	80126c2 <Uart_Clear_DMA_RX+0x5f2>
 80125e4:	4b80      	ldr	r3, [pc, #512]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 80125e6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80125ea:	681b      	ldr	r3, [r3, #0]
 80125ec:	4619      	mov	r1, r3
 80125ee:	4b83      	ldr	r3, [pc, #524]	; (80127fc <Uart_Clear_DMA_RX+0x72c>)
 80125f0:	4299      	cmp	r1, r3
 80125f2:	d064      	beq.n	80126be <Uart_Clear_DMA_RX+0x5ee>
 80125f4:	4b7c      	ldr	r3, [pc, #496]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 80125f6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80125fa:	681b      	ldr	r3, [r3, #0]
 80125fc:	4619      	mov	r1, r3
 80125fe:	4b80      	ldr	r3, [pc, #512]	; (8012800 <Uart_Clear_DMA_RX+0x730>)
 8012600:	4299      	cmp	r1, r3
 8012602:	d05a      	beq.n	80126ba <Uart_Clear_DMA_RX+0x5ea>
 8012604:	4b78      	ldr	r3, [pc, #480]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012606:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	4619      	mov	r1, r3
 801260e:	4b7d      	ldr	r3, [pc, #500]	; (8012804 <Uart_Clear_DMA_RX+0x734>)
 8012610:	4299      	cmp	r1, r3
 8012612:	d04f      	beq.n	80126b4 <Uart_Clear_DMA_RX+0x5e4>
 8012614:	4b74      	ldr	r3, [pc, #464]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012616:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801261a:	681b      	ldr	r3, [r3, #0]
 801261c:	4619      	mov	r1, r3
 801261e:	4b7a      	ldr	r3, [pc, #488]	; (8012808 <Uart_Clear_DMA_RX+0x738>)
 8012620:	4299      	cmp	r1, r3
 8012622:	d044      	beq.n	80126ae <Uart_Clear_DMA_RX+0x5de>
 8012624:	4b70      	ldr	r3, [pc, #448]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012626:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801262a:	681b      	ldr	r3, [r3, #0]
 801262c:	4619      	mov	r1, r3
 801262e:	4b77      	ldr	r3, [pc, #476]	; (801280c <Uart_Clear_DMA_RX+0x73c>)
 8012630:	4299      	cmp	r1, r3
 8012632:	d039      	beq.n	80126a8 <Uart_Clear_DMA_RX+0x5d8>
 8012634:	4b6c      	ldr	r3, [pc, #432]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012636:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801263a:	681b      	ldr	r3, [r3, #0]
 801263c:	4619      	mov	r1, r3
 801263e:	4b74      	ldr	r3, [pc, #464]	; (8012810 <Uart_Clear_DMA_RX+0x740>)
 8012640:	4299      	cmp	r1, r3
 8012642:	d02e      	beq.n	80126a2 <Uart_Clear_DMA_RX+0x5d2>
 8012644:	4b68      	ldr	r3, [pc, #416]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012646:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801264a:	681b      	ldr	r3, [r3, #0]
 801264c:	4619      	mov	r1, r3
 801264e:	4b71      	ldr	r3, [pc, #452]	; (8012814 <Uart_Clear_DMA_RX+0x744>)
 8012650:	4299      	cmp	r1, r3
 8012652:	d023      	beq.n	801269c <Uart_Clear_DMA_RX+0x5cc>
 8012654:	4b64      	ldr	r3, [pc, #400]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012656:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801265a:	681b      	ldr	r3, [r3, #0]
 801265c:	4619      	mov	r1, r3
 801265e:	4b6e      	ldr	r3, [pc, #440]	; (8012818 <Uart_Clear_DMA_RX+0x748>)
 8012660:	4299      	cmp	r1, r3
 8012662:	d018      	beq.n	8012696 <Uart_Clear_DMA_RX+0x5c6>
 8012664:	4b60      	ldr	r3, [pc, #384]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012666:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801266a:	681b      	ldr	r3, [r3, #0]
 801266c:	4619      	mov	r1, r3
 801266e:	4b6b      	ldr	r3, [pc, #428]	; (801281c <Uart_Clear_DMA_RX+0x74c>)
 8012670:	4299      	cmp	r1, r3
 8012672:	d00d      	beq.n	8012690 <Uart_Clear_DMA_RX+0x5c0>
 8012674:	4b5c      	ldr	r3, [pc, #368]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012676:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801267a:	681b      	ldr	r3, [r3, #0]
 801267c:	4619      	mov	r1, r3
 801267e:	4b68      	ldr	r3, [pc, #416]	; (8012820 <Uart_Clear_DMA_RX+0x750>)
 8012680:	4299      	cmp	r1, r3
 8012682:	d102      	bne.n	801268a <Uart_Clear_DMA_RX+0x5ba>
 8012684:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012688:	e01e      	b.n	80126c8 <Uart_Clear_DMA_RX+0x5f8>
 801268a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801268e:	e01b      	b.n	80126c8 <Uart_Clear_DMA_RX+0x5f8>
 8012690:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012694:	e018      	b.n	80126c8 <Uart_Clear_DMA_RX+0x5f8>
 8012696:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801269a:	e015      	b.n	80126c8 <Uart_Clear_DMA_RX+0x5f8>
 801269c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80126a0:	e012      	b.n	80126c8 <Uart_Clear_DMA_RX+0x5f8>
 80126a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80126a6:	e00f      	b.n	80126c8 <Uart_Clear_DMA_RX+0x5f8>
 80126a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80126ac:	e00c      	b.n	80126c8 <Uart_Clear_DMA_RX+0x5f8>
 80126ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80126b2:	e009      	b.n	80126c8 <Uart_Clear_DMA_RX+0x5f8>
 80126b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80126b8:	e006      	b.n	80126c8 <Uart_Clear_DMA_RX+0x5f8>
 80126ba:	2310      	movs	r3, #16
 80126bc:	e004      	b.n	80126c8 <Uart_Clear_DMA_RX+0x5f8>
 80126be:	2310      	movs	r3, #16
 80126c0:	e002      	b.n	80126c8 <Uart_Clear_DMA_RX+0x5f8>
 80126c2:	2310      	movs	r3, #16
 80126c4:	e000      	b.n	80126c8 <Uart_Clear_DMA_RX+0x5f8>
 80126c6:	2310      	movs	r3, #16
 80126c8:	60d3      	str	r3, [r2, #12]
 80126ca:	e1df      	b.n	8012a8c <Uart_Clear_DMA_RX+0x9bc>
 80126cc:	4b46      	ldr	r3, [pc, #280]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 80126ce:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80126d2:	681b      	ldr	r3, [r3, #0]
 80126d4:	461a      	mov	r2, r3
 80126d6:	4b53      	ldr	r3, [pc, #332]	; (8012824 <Uart_Clear_DMA_RX+0x754>)
 80126d8:	429a      	cmp	r2, r3
 80126da:	f240 80a5 	bls.w	8012828 <Uart_Clear_DMA_RX+0x758>
 80126de:	4a44      	ldr	r2, [pc, #272]	; (80127f0 <Uart_Clear_DMA_RX+0x720>)
 80126e0:	4b41      	ldr	r3, [pc, #260]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 80126e2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80126e6:	681b      	ldr	r3, [r3, #0]
 80126e8:	4619      	mov	r1, r3
 80126ea:	4b42      	ldr	r3, [pc, #264]	; (80127f4 <Uart_Clear_DMA_RX+0x724>)
 80126ec:	4299      	cmp	r1, r3
 80126ee:	d078      	beq.n	80127e2 <Uart_Clear_DMA_RX+0x712>
 80126f0:	4b3d      	ldr	r3, [pc, #244]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 80126f2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80126f6:	681b      	ldr	r3, [r3, #0]
 80126f8:	4619      	mov	r1, r3
 80126fa:	4b3f      	ldr	r3, [pc, #252]	; (80127f8 <Uart_Clear_DMA_RX+0x728>)
 80126fc:	4299      	cmp	r1, r3
 80126fe:	d06e      	beq.n	80127de <Uart_Clear_DMA_RX+0x70e>
 8012700:	4b39      	ldr	r3, [pc, #228]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012702:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	4619      	mov	r1, r3
 801270a:	4b3c      	ldr	r3, [pc, #240]	; (80127fc <Uart_Clear_DMA_RX+0x72c>)
 801270c:	4299      	cmp	r1, r3
 801270e:	d064      	beq.n	80127da <Uart_Clear_DMA_RX+0x70a>
 8012710:	4b35      	ldr	r3, [pc, #212]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012712:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012716:	681b      	ldr	r3, [r3, #0]
 8012718:	4619      	mov	r1, r3
 801271a:	4b39      	ldr	r3, [pc, #228]	; (8012800 <Uart_Clear_DMA_RX+0x730>)
 801271c:	4299      	cmp	r1, r3
 801271e:	d05a      	beq.n	80127d6 <Uart_Clear_DMA_RX+0x706>
 8012720:	4b31      	ldr	r3, [pc, #196]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012722:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012726:	681b      	ldr	r3, [r3, #0]
 8012728:	4619      	mov	r1, r3
 801272a:	4b36      	ldr	r3, [pc, #216]	; (8012804 <Uart_Clear_DMA_RX+0x734>)
 801272c:	4299      	cmp	r1, r3
 801272e:	d04f      	beq.n	80127d0 <Uart_Clear_DMA_RX+0x700>
 8012730:	4b2d      	ldr	r3, [pc, #180]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012732:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012736:	681b      	ldr	r3, [r3, #0]
 8012738:	4619      	mov	r1, r3
 801273a:	4b33      	ldr	r3, [pc, #204]	; (8012808 <Uart_Clear_DMA_RX+0x738>)
 801273c:	4299      	cmp	r1, r3
 801273e:	d044      	beq.n	80127ca <Uart_Clear_DMA_RX+0x6fa>
 8012740:	4b29      	ldr	r3, [pc, #164]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012742:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012746:	681b      	ldr	r3, [r3, #0]
 8012748:	4619      	mov	r1, r3
 801274a:	4b30      	ldr	r3, [pc, #192]	; (801280c <Uart_Clear_DMA_RX+0x73c>)
 801274c:	4299      	cmp	r1, r3
 801274e:	d039      	beq.n	80127c4 <Uart_Clear_DMA_RX+0x6f4>
 8012750:	4b25      	ldr	r3, [pc, #148]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012752:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012756:	681b      	ldr	r3, [r3, #0]
 8012758:	4619      	mov	r1, r3
 801275a:	4b2d      	ldr	r3, [pc, #180]	; (8012810 <Uart_Clear_DMA_RX+0x740>)
 801275c:	4299      	cmp	r1, r3
 801275e:	d02e      	beq.n	80127be <Uart_Clear_DMA_RX+0x6ee>
 8012760:	4b21      	ldr	r3, [pc, #132]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012762:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	4619      	mov	r1, r3
 801276a:	4b2a      	ldr	r3, [pc, #168]	; (8012814 <Uart_Clear_DMA_RX+0x744>)
 801276c:	4299      	cmp	r1, r3
 801276e:	d023      	beq.n	80127b8 <Uart_Clear_DMA_RX+0x6e8>
 8012770:	4b1d      	ldr	r3, [pc, #116]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012772:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012776:	681b      	ldr	r3, [r3, #0]
 8012778:	4619      	mov	r1, r3
 801277a:	4b27      	ldr	r3, [pc, #156]	; (8012818 <Uart_Clear_DMA_RX+0x748>)
 801277c:	4299      	cmp	r1, r3
 801277e:	d018      	beq.n	80127b2 <Uart_Clear_DMA_RX+0x6e2>
 8012780:	4b19      	ldr	r3, [pc, #100]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012782:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	4619      	mov	r1, r3
 801278a:	4b24      	ldr	r3, [pc, #144]	; (801281c <Uart_Clear_DMA_RX+0x74c>)
 801278c:	4299      	cmp	r1, r3
 801278e:	d00d      	beq.n	80127ac <Uart_Clear_DMA_RX+0x6dc>
 8012790:	4b15      	ldr	r3, [pc, #84]	; (80127e8 <Uart_Clear_DMA_RX+0x718>)
 8012792:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012796:	681b      	ldr	r3, [r3, #0]
 8012798:	4619      	mov	r1, r3
 801279a:	4b21      	ldr	r3, [pc, #132]	; (8012820 <Uart_Clear_DMA_RX+0x750>)
 801279c:	4299      	cmp	r1, r3
 801279e:	d102      	bne.n	80127a6 <Uart_Clear_DMA_RX+0x6d6>
 80127a0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80127a4:	e01e      	b.n	80127e4 <Uart_Clear_DMA_RX+0x714>
 80127a6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80127aa:	e01b      	b.n	80127e4 <Uart_Clear_DMA_RX+0x714>
 80127ac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80127b0:	e018      	b.n	80127e4 <Uart_Clear_DMA_RX+0x714>
 80127b2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80127b6:	e015      	b.n	80127e4 <Uart_Clear_DMA_RX+0x714>
 80127b8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80127bc:	e012      	b.n	80127e4 <Uart_Clear_DMA_RX+0x714>
 80127be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80127c2:	e00f      	b.n	80127e4 <Uart_Clear_DMA_RX+0x714>
 80127c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80127c8:	e00c      	b.n	80127e4 <Uart_Clear_DMA_RX+0x714>
 80127ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80127ce:	e009      	b.n	80127e4 <Uart_Clear_DMA_RX+0x714>
 80127d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80127d4:	e006      	b.n	80127e4 <Uart_Clear_DMA_RX+0x714>
 80127d6:	2310      	movs	r3, #16
 80127d8:	e004      	b.n	80127e4 <Uart_Clear_DMA_RX+0x714>
 80127da:	2310      	movs	r3, #16
 80127dc:	e002      	b.n	80127e4 <Uart_Clear_DMA_RX+0x714>
 80127de:	2310      	movs	r3, #16
 80127e0:	e000      	b.n	80127e4 <Uart_Clear_DMA_RX+0x714>
 80127e2:	2310      	movs	r3, #16
 80127e4:	6093      	str	r3, [r2, #8]
 80127e6:	e151      	b.n	8012a8c <Uart_Clear_DMA_RX+0x9bc>
 80127e8:	2002bf24 	.word	0x2002bf24
 80127ec:	40026458 	.word	0x40026458
 80127f0:	40026400 	.word	0x40026400
 80127f4:	40026010 	.word	0x40026010
 80127f8:	40026410 	.word	0x40026410
 80127fc:	40026070 	.word	0x40026070
 8012800:	40026470 	.word	0x40026470
 8012804:	40026028 	.word	0x40026028
 8012808:	40026428 	.word	0x40026428
 801280c:	40026088 	.word	0x40026088
 8012810:	40026488 	.word	0x40026488
 8012814:	40026040 	.word	0x40026040
 8012818:	40026440 	.word	0x40026440
 801281c:	400260a0 	.word	0x400260a0
 8012820:	400264a0 	.word	0x400264a0
 8012824:	400260b8 	.word	0x400260b8
 8012828:	4b88      	ldr	r3, [pc, #544]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 801282a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	461a      	mov	r2, r3
 8012832:	4b87      	ldr	r3, [pc, #540]	; (8012a50 <Uart_Clear_DMA_RX+0x980>)
 8012834:	429a      	cmp	r2, r3
 8012836:	f240 8085 	bls.w	8012944 <Uart_Clear_DMA_RX+0x874>
 801283a:	4a86      	ldr	r2, [pc, #536]	; (8012a54 <Uart_Clear_DMA_RX+0x984>)
 801283c:	4b83      	ldr	r3, [pc, #524]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 801283e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012842:	681b      	ldr	r3, [r3, #0]
 8012844:	4619      	mov	r1, r3
 8012846:	4b84      	ldr	r3, [pc, #528]	; (8012a58 <Uart_Clear_DMA_RX+0x988>)
 8012848:	4299      	cmp	r1, r3
 801284a:	d078      	beq.n	801293e <Uart_Clear_DMA_RX+0x86e>
 801284c:	4b7f      	ldr	r3, [pc, #508]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 801284e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012852:	681b      	ldr	r3, [r3, #0]
 8012854:	4619      	mov	r1, r3
 8012856:	4b81      	ldr	r3, [pc, #516]	; (8012a5c <Uart_Clear_DMA_RX+0x98c>)
 8012858:	4299      	cmp	r1, r3
 801285a:	d06e      	beq.n	801293a <Uart_Clear_DMA_RX+0x86a>
 801285c:	4b7b      	ldr	r3, [pc, #492]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 801285e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012862:	681b      	ldr	r3, [r3, #0]
 8012864:	4619      	mov	r1, r3
 8012866:	4b7e      	ldr	r3, [pc, #504]	; (8012a60 <Uart_Clear_DMA_RX+0x990>)
 8012868:	4299      	cmp	r1, r3
 801286a:	d064      	beq.n	8012936 <Uart_Clear_DMA_RX+0x866>
 801286c:	4b77      	ldr	r3, [pc, #476]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 801286e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012872:	681b      	ldr	r3, [r3, #0]
 8012874:	4619      	mov	r1, r3
 8012876:	4b7b      	ldr	r3, [pc, #492]	; (8012a64 <Uart_Clear_DMA_RX+0x994>)
 8012878:	4299      	cmp	r1, r3
 801287a:	d05a      	beq.n	8012932 <Uart_Clear_DMA_RX+0x862>
 801287c:	4b73      	ldr	r3, [pc, #460]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 801287e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012882:	681b      	ldr	r3, [r3, #0]
 8012884:	4619      	mov	r1, r3
 8012886:	4b78      	ldr	r3, [pc, #480]	; (8012a68 <Uart_Clear_DMA_RX+0x998>)
 8012888:	4299      	cmp	r1, r3
 801288a:	d04f      	beq.n	801292c <Uart_Clear_DMA_RX+0x85c>
 801288c:	4b6f      	ldr	r3, [pc, #444]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 801288e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012892:	681b      	ldr	r3, [r3, #0]
 8012894:	4619      	mov	r1, r3
 8012896:	4b75      	ldr	r3, [pc, #468]	; (8012a6c <Uart_Clear_DMA_RX+0x99c>)
 8012898:	4299      	cmp	r1, r3
 801289a:	d044      	beq.n	8012926 <Uart_Clear_DMA_RX+0x856>
 801289c:	4b6b      	ldr	r3, [pc, #428]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 801289e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80128a2:	681b      	ldr	r3, [r3, #0]
 80128a4:	4619      	mov	r1, r3
 80128a6:	4b72      	ldr	r3, [pc, #456]	; (8012a70 <Uart_Clear_DMA_RX+0x9a0>)
 80128a8:	4299      	cmp	r1, r3
 80128aa:	d039      	beq.n	8012920 <Uart_Clear_DMA_RX+0x850>
 80128ac:	4b67      	ldr	r3, [pc, #412]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 80128ae:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80128b2:	681b      	ldr	r3, [r3, #0]
 80128b4:	4619      	mov	r1, r3
 80128b6:	4b6f      	ldr	r3, [pc, #444]	; (8012a74 <Uart_Clear_DMA_RX+0x9a4>)
 80128b8:	4299      	cmp	r1, r3
 80128ba:	d02e      	beq.n	801291a <Uart_Clear_DMA_RX+0x84a>
 80128bc:	4b63      	ldr	r3, [pc, #396]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 80128be:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80128c2:	681b      	ldr	r3, [r3, #0]
 80128c4:	4619      	mov	r1, r3
 80128c6:	4b6c      	ldr	r3, [pc, #432]	; (8012a78 <Uart_Clear_DMA_RX+0x9a8>)
 80128c8:	4299      	cmp	r1, r3
 80128ca:	d023      	beq.n	8012914 <Uart_Clear_DMA_RX+0x844>
 80128cc:	4b5f      	ldr	r3, [pc, #380]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 80128ce:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80128d2:	681b      	ldr	r3, [r3, #0]
 80128d4:	4619      	mov	r1, r3
 80128d6:	4b69      	ldr	r3, [pc, #420]	; (8012a7c <Uart_Clear_DMA_RX+0x9ac>)
 80128d8:	4299      	cmp	r1, r3
 80128da:	d018      	beq.n	801290e <Uart_Clear_DMA_RX+0x83e>
 80128dc:	4b5b      	ldr	r3, [pc, #364]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 80128de:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80128e2:	681b      	ldr	r3, [r3, #0]
 80128e4:	4619      	mov	r1, r3
 80128e6:	4b66      	ldr	r3, [pc, #408]	; (8012a80 <Uart_Clear_DMA_RX+0x9b0>)
 80128e8:	4299      	cmp	r1, r3
 80128ea:	d00d      	beq.n	8012908 <Uart_Clear_DMA_RX+0x838>
 80128ec:	4b57      	ldr	r3, [pc, #348]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 80128ee:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80128f2:	681b      	ldr	r3, [r3, #0]
 80128f4:	4619      	mov	r1, r3
 80128f6:	4b63      	ldr	r3, [pc, #396]	; (8012a84 <Uart_Clear_DMA_RX+0x9b4>)
 80128f8:	4299      	cmp	r1, r3
 80128fa:	d102      	bne.n	8012902 <Uart_Clear_DMA_RX+0x832>
 80128fc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012900:	e01e      	b.n	8012940 <Uart_Clear_DMA_RX+0x870>
 8012902:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8012906:	e01b      	b.n	8012940 <Uart_Clear_DMA_RX+0x870>
 8012908:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801290c:	e018      	b.n	8012940 <Uart_Clear_DMA_RX+0x870>
 801290e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012912:	e015      	b.n	8012940 <Uart_Clear_DMA_RX+0x870>
 8012914:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012918:	e012      	b.n	8012940 <Uart_Clear_DMA_RX+0x870>
 801291a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801291e:	e00f      	b.n	8012940 <Uart_Clear_DMA_RX+0x870>
 8012920:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012924:	e00c      	b.n	8012940 <Uart_Clear_DMA_RX+0x870>
 8012926:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801292a:	e009      	b.n	8012940 <Uart_Clear_DMA_RX+0x870>
 801292c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012930:	e006      	b.n	8012940 <Uart_Clear_DMA_RX+0x870>
 8012932:	2310      	movs	r3, #16
 8012934:	e004      	b.n	8012940 <Uart_Clear_DMA_RX+0x870>
 8012936:	2310      	movs	r3, #16
 8012938:	e002      	b.n	8012940 <Uart_Clear_DMA_RX+0x870>
 801293a:	2310      	movs	r3, #16
 801293c:	e000      	b.n	8012940 <Uart_Clear_DMA_RX+0x870>
 801293e:	2310      	movs	r3, #16
 8012940:	60d3      	str	r3, [r2, #12]
 8012942:	e0a3      	b.n	8012a8c <Uart_Clear_DMA_RX+0x9bc>
 8012944:	4a43      	ldr	r2, [pc, #268]	; (8012a54 <Uart_Clear_DMA_RX+0x984>)
 8012946:	4b41      	ldr	r3, [pc, #260]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 8012948:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801294c:	681b      	ldr	r3, [r3, #0]
 801294e:	4619      	mov	r1, r3
 8012950:	4b41      	ldr	r3, [pc, #260]	; (8012a58 <Uart_Clear_DMA_RX+0x988>)
 8012952:	4299      	cmp	r1, r3
 8012954:	f000 8098 	beq.w	8012a88 <Uart_Clear_DMA_RX+0x9b8>
 8012958:	4b3c      	ldr	r3, [pc, #240]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 801295a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801295e:	681b      	ldr	r3, [r3, #0]
 8012960:	4619      	mov	r1, r3
 8012962:	4b3e      	ldr	r3, [pc, #248]	; (8012a5c <Uart_Clear_DMA_RX+0x98c>)
 8012964:	4299      	cmp	r1, r3
 8012966:	d06e      	beq.n	8012a46 <Uart_Clear_DMA_RX+0x976>
 8012968:	4b38      	ldr	r3, [pc, #224]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 801296a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801296e:	681b      	ldr	r3, [r3, #0]
 8012970:	4619      	mov	r1, r3
 8012972:	4b3b      	ldr	r3, [pc, #236]	; (8012a60 <Uart_Clear_DMA_RX+0x990>)
 8012974:	4299      	cmp	r1, r3
 8012976:	d064      	beq.n	8012a42 <Uart_Clear_DMA_RX+0x972>
 8012978:	4b34      	ldr	r3, [pc, #208]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 801297a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801297e:	681b      	ldr	r3, [r3, #0]
 8012980:	4619      	mov	r1, r3
 8012982:	4b38      	ldr	r3, [pc, #224]	; (8012a64 <Uart_Clear_DMA_RX+0x994>)
 8012984:	4299      	cmp	r1, r3
 8012986:	d05a      	beq.n	8012a3e <Uart_Clear_DMA_RX+0x96e>
 8012988:	4b30      	ldr	r3, [pc, #192]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 801298a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801298e:	681b      	ldr	r3, [r3, #0]
 8012990:	4619      	mov	r1, r3
 8012992:	4b35      	ldr	r3, [pc, #212]	; (8012a68 <Uart_Clear_DMA_RX+0x998>)
 8012994:	4299      	cmp	r1, r3
 8012996:	d04f      	beq.n	8012a38 <Uart_Clear_DMA_RX+0x968>
 8012998:	4b2c      	ldr	r3, [pc, #176]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 801299a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801299e:	681b      	ldr	r3, [r3, #0]
 80129a0:	4619      	mov	r1, r3
 80129a2:	4b32      	ldr	r3, [pc, #200]	; (8012a6c <Uart_Clear_DMA_RX+0x99c>)
 80129a4:	4299      	cmp	r1, r3
 80129a6:	d044      	beq.n	8012a32 <Uart_Clear_DMA_RX+0x962>
 80129a8:	4b28      	ldr	r3, [pc, #160]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 80129aa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80129ae:	681b      	ldr	r3, [r3, #0]
 80129b0:	4619      	mov	r1, r3
 80129b2:	4b2f      	ldr	r3, [pc, #188]	; (8012a70 <Uart_Clear_DMA_RX+0x9a0>)
 80129b4:	4299      	cmp	r1, r3
 80129b6:	d039      	beq.n	8012a2c <Uart_Clear_DMA_RX+0x95c>
 80129b8:	4b24      	ldr	r3, [pc, #144]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 80129ba:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80129be:	681b      	ldr	r3, [r3, #0]
 80129c0:	4619      	mov	r1, r3
 80129c2:	4b2c      	ldr	r3, [pc, #176]	; (8012a74 <Uart_Clear_DMA_RX+0x9a4>)
 80129c4:	4299      	cmp	r1, r3
 80129c6:	d02e      	beq.n	8012a26 <Uart_Clear_DMA_RX+0x956>
 80129c8:	4b20      	ldr	r3, [pc, #128]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 80129ca:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80129ce:	681b      	ldr	r3, [r3, #0]
 80129d0:	4619      	mov	r1, r3
 80129d2:	4b29      	ldr	r3, [pc, #164]	; (8012a78 <Uart_Clear_DMA_RX+0x9a8>)
 80129d4:	4299      	cmp	r1, r3
 80129d6:	d023      	beq.n	8012a20 <Uart_Clear_DMA_RX+0x950>
 80129d8:	4b1c      	ldr	r3, [pc, #112]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 80129da:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80129de:	681b      	ldr	r3, [r3, #0]
 80129e0:	4619      	mov	r1, r3
 80129e2:	4b26      	ldr	r3, [pc, #152]	; (8012a7c <Uart_Clear_DMA_RX+0x9ac>)
 80129e4:	4299      	cmp	r1, r3
 80129e6:	d018      	beq.n	8012a1a <Uart_Clear_DMA_RX+0x94a>
 80129e8:	4b18      	ldr	r3, [pc, #96]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 80129ea:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80129ee:	681b      	ldr	r3, [r3, #0]
 80129f0:	4619      	mov	r1, r3
 80129f2:	4b23      	ldr	r3, [pc, #140]	; (8012a80 <Uart_Clear_DMA_RX+0x9b0>)
 80129f4:	4299      	cmp	r1, r3
 80129f6:	d00d      	beq.n	8012a14 <Uart_Clear_DMA_RX+0x944>
 80129f8:	4b14      	ldr	r3, [pc, #80]	; (8012a4c <Uart_Clear_DMA_RX+0x97c>)
 80129fa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80129fe:	681b      	ldr	r3, [r3, #0]
 8012a00:	4619      	mov	r1, r3
 8012a02:	4b20      	ldr	r3, [pc, #128]	; (8012a84 <Uart_Clear_DMA_RX+0x9b4>)
 8012a04:	4299      	cmp	r1, r3
 8012a06:	d102      	bne.n	8012a0e <Uart_Clear_DMA_RX+0x93e>
 8012a08:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012a0c:	e03d      	b.n	8012a8a <Uart_Clear_DMA_RX+0x9ba>
 8012a0e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8012a12:	e03a      	b.n	8012a8a <Uart_Clear_DMA_RX+0x9ba>
 8012a14:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012a18:	e037      	b.n	8012a8a <Uart_Clear_DMA_RX+0x9ba>
 8012a1a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012a1e:	e034      	b.n	8012a8a <Uart_Clear_DMA_RX+0x9ba>
 8012a20:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012a24:	e031      	b.n	8012a8a <Uart_Clear_DMA_RX+0x9ba>
 8012a26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012a2a:	e02e      	b.n	8012a8a <Uart_Clear_DMA_RX+0x9ba>
 8012a2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012a30:	e02b      	b.n	8012a8a <Uart_Clear_DMA_RX+0x9ba>
 8012a32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012a36:	e028      	b.n	8012a8a <Uart_Clear_DMA_RX+0x9ba>
 8012a38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012a3c:	e025      	b.n	8012a8a <Uart_Clear_DMA_RX+0x9ba>
 8012a3e:	2310      	movs	r3, #16
 8012a40:	e023      	b.n	8012a8a <Uart_Clear_DMA_RX+0x9ba>
 8012a42:	2310      	movs	r3, #16
 8012a44:	e021      	b.n	8012a8a <Uart_Clear_DMA_RX+0x9ba>
 8012a46:	2310      	movs	r3, #16
 8012a48:	e01f      	b.n	8012a8a <Uart_Clear_DMA_RX+0x9ba>
 8012a4a:	bf00      	nop
 8012a4c:	2002bf24 	.word	0x2002bf24
 8012a50:	40026058 	.word	0x40026058
 8012a54:	40026000 	.word	0x40026000
 8012a58:	40026010 	.word	0x40026010
 8012a5c:	40026410 	.word	0x40026410
 8012a60:	40026070 	.word	0x40026070
 8012a64:	40026470 	.word	0x40026470
 8012a68:	40026028 	.word	0x40026028
 8012a6c:	40026428 	.word	0x40026428
 8012a70:	40026088 	.word	0x40026088
 8012a74:	40026488 	.word	0x40026488
 8012a78:	40026040 	.word	0x40026040
 8012a7c:	40026440 	.word	0x40026440
 8012a80:	400260a0 	.word	0x400260a0
 8012a84:	400264a0 	.word	0x400264a0
 8012a88:	2310      	movs	r3, #16
 8012a8a:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmarx, __HAL_DMA_GET_TE_FLAG_INDEX(huartx[COM_EXP2].hdmarx));
 8012a8c:	4b8d      	ldr	r3, [pc, #564]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012a8e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012a92:	681b      	ldr	r3, [r3, #0]
 8012a94:	461a      	mov	r2, r3
 8012a96:	4b8c      	ldr	r3, [pc, #560]	; (8012cc8 <Uart_Clear_DMA_RX+0xbf8>)
 8012a98:	429a      	cmp	r2, r3
 8012a9a:	f240 8085 	bls.w	8012ba8 <Uart_Clear_DMA_RX+0xad8>
 8012a9e:	4a8b      	ldr	r2, [pc, #556]	; (8012ccc <Uart_Clear_DMA_RX+0xbfc>)
 8012aa0:	4b88      	ldr	r3, [pc, #544]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012aa2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012aa6:	681b      	ldr	r3, [r3, #0]
 8012aa8:	4619      	mov	r1, r3
 8012aaa:	4b89      	ldr	r3, [pc, #548]	; (8012cd0 <Uart_Clear_DMA_RX+0xc00>)
 8012aac:	4299      	cmp	r1, r3
 8012aae:	d078      	beq.n	8012ba2 <Uart_Clear_DMA_RX+0xad2>
 8012ab0:	4b84      	ldr	r3, [pc, #528]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012ab2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ab6:	681b      	ldr	r3, [r3, #0]
 8012ab8:	4619      	mov	r1, r3
 8012aba:	4b86      	ldr	r3, [pc, #536]	; (8012cd4 <Uart_Clear_DMA_RX+0xc04>)
 8012abc:	4299      	cmp	r1, r3
 8012abe:	d06e      	beq.n	8012b9e <Uart_Clear_DMA_RX+0xace>
 8012ac0:	4b80      	ldr	r3, [pc, #512]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012ac2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ac6:	681b      	ldr	r3, [r3, #0]
 8012ac8:	4619      	mov	r1, r3
 8012aca:	4b83      	ldr	r3, [pc, #524]	; (8012cd8 <Uart_Clear_DMA_RX+0xc08>)
 8012acc:	4299      	cmp	r1, r3
 8012ace:	d064      	beq.n	8012b9a <Uart_Clear_DMA_RX+0xaca>
 8012ad0:	4b7c      	ldr	r3, [pc, #496]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012ad2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	4619      	mov	r1, r3
 8012ada:	4b80      	ldr	r3, [pc, #512]	; (8012cdc <Uart_Clear_DMA_RX+0xc0c>)
 8012adc:	4299      	cmp	r1, r3
 8012ade:	d05a      	beq.n	8012b96 <Uart_Clear_DMA_RX+0xac6>
 8012ae0:	4b78      	ldr	r3, [pc, #480]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012ae2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ae6:	681b      	ldr	r3, [r3, #0]
 8012ae8:	4619      	mov	r1, r3
 8012aea:	4b7d      	ldr	r3, [pc, #500]	; (8012ce0 <Uart_Clear_DMA_RX+0xc10>)
 8012aec:	4299      	cmp	r1, r3
 8012aee:	d04f      	beq.n	8012b90 <Uart_Clear_DMA_RX+0xac0>
 8012af0:	4b74      	ldr	r3, [pc, #464]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012af2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012af6:	681b      	ldr	r3, [r3, #0]
 8012af8:	4619      	mov	r1, r3
 8012afa:	4b7a      	ldr	r3, [pc, #488]	; (8012ce4 <Uart_Clear_DMA_RX+0xc14>)
 8012afc:	4299      	cmp	r1, r3
 8012afe:	d044      	beq.n	8012b8a <Uart_Clear_DMA_RX+0xaba>
 8012b00:	4b70      	ldr	r3, [pc, #448]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012b02:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b06:	681b      	ldr	r3, [r3, #0]
 8012b08:	4619      	mov	r1, r3
 8012b0a:	4b77      	ldr	r3, [pc, #476]	; (8012ce8 <Uart_Clear_DMA_RX+0xc18>)
 8012b0c:	4299      	cmp	r1, r3
 8012b0e:	d039      	beq.n	8012b84 <Uart_Clear_DMA_RX+0xab4>
 8012b10:	4b6c      	ldr	r3, [pc, #432]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012b12:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b16:	681b      	ldr	r3, [r3, #0]
 8012b18:	4619      	mov	r1, r3
 8012b1a:	4b74      	ldr	r3, [pc, #464]	; (8012cec <Uart_Clear_DMA_RX+0xc1c>)
 8012b1c:	4299      	cmp	r1, r3
 8012b1e:	d02e      	beq.n	8012b7e <Uart_Clear_DMA_RX+0xaae>
 8012b20:	4b68      	ldr	r3, [pc, #416]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012b22:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b26:	681b      	ldr	r3, [r3, #0]
 8012b28:	4619      	mov	r1, r3
 8012b2a:	4b71      	ldr	r3, [pc, #452]	; (8012cf0 <Uart_Clear_DMA_RX+0xc20>)
 8012b2c:	4299      	cmp	r1, r3
 8012b2e:	d023      	beq.n	8012b78 <Uart_Clear_DMA_RX+0xaa8>
 8012b30:	4b64      	ldr	r3, [pc, #400]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012b32:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b36:	681b      	ldr	r3, [r3, #0]
 8012b38:	4619      	mov	r1, r3
 8012b3a:	4b6e      	ldr	r3, [pc, #440]	; (8012cf4 <Uart_Clear_DMA_RX+0xc24>)
 8012b3c:	4299      	cmp	r1, r3
 8012b3e:	d018      	beq.n	8012b72 <Uart_Clear_DMA_RX+0xaa2>
 8012b40:	4b60      	ldr	r3, [pc, #384]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012b42:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b46:	681b      	ldr	r3, [r3, #0]
 8012b48:	4619      	mov	r1, r3
 8012b4a:	4b6b      	ldr	r3, [pc, #428]	; (8012cf8 <Uart_Clear_DMA_RX+0xc28>)
 8012b4c:	4299      	cmp	r1, r3
 8012b4e:	d00d      	beq.n	8012b6c <Uart_Clear_DMA_RX+0xa9c>
 8012b50:	4b5c      	ldr	r3, [pc, #368]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012b52:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b56:	681b      	ldr	r3, [r3, #0]
 8012b58:	4619      	mov	r1, r3
 8012b5a:	4b68      	ldr	r3, [pc, #416]	; (8012cfc <Uart_Clear_DMA_RX+0xc2c>)
 8012b5c:	4299      	cmp	r1, r3
 8012b5e:	d102      	bne.n	8012b66 <Uart_Clear_DMA_RX+0xa96>
 8012b60:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012b64:	e01e      	b.n	8012ba4 <Uart_Clear_DMA_RX+0xad4>
 8012b66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8012b6a:	e01b      	b.n	8012ba4 <Uart_Clear_DMA_RX+0xad4>
 8012b6c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012b70:	e018      	b.n	8012ba4 <Uart_Clear_DMA_RX+0xad4>
 8012b72:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012b76:	e015      	b.n	8012ba4 <Uart_Clear_DMA_RX+0xad4>
 8012b78:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012b7c:	e012      	b.n	8012ba4 <Uart_Clear_DMA_RX+0xad4>
 8012b7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012b82:	e00f      	b.n	8012ba4 <Uart_Clear_DMA_RX+0xad4>
 8012b84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012b88:	e00c      	b.n	8012ba4 <Uart_Clear_DMA_RX+0xad4>
 8012b8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012b8e:	e009      	b.n	8012ba4 <Uart_Clear_DMA_RX+0xad4>
 8012b90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012b94:	e006      	b.n	8012ba4 <Uart_Clear_DMA_RX+0xad4>
 8012b96:	2308      	movs	r3, #8
 8012b98:	e004      	b.n	8012ba4 <Uart_Clear_DMA_RX+0xad4>
 8012b9a:	2308      	movs	r3, #8
 8012b9c:	e002      	b.n	8012ba4 <Uart_Clear_DMA_RX+0xad4>
 8012b9e:	2308      	movs	r3, #8
 8012ba0:	e000      	b.n	8012ba4 <Uart_Clear_DMA_RX+0xad4>
 8012ba2:	2308      	movs	r3, #8
 8012ba4:	60d3      	str	r3, [r2, #12]
 8012ba6:	e1bf      	b.n	8012f28 <Uart_Clear_DMA_RX+0xe58>
 8012ba8:	4b46      	ldr	r3, [pc, #280]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012baa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012bae:	681b      	ldr	r3, [r3, #0]
 8012bb0:	461a      	mov	r2, r3
 8012bb2:	4b53      	ldr	r3, [pc, #332]	; (8012d00 <Uart_Clear_DMA_RX+0xc30>)
 8012bb4:	429a      	cmp	r2, r3
 8012bb6:	f240 80a5 	bls.w	8012d04 <Uart_Clear_DMA_RX+0xc34>
 8012bba:	4a44      	ldr	r2, [pc, #272]	; (8012ccc <Uart_Clear_DMA_RX+0xbfc>)
 8012bbc:	4b41      	ldr	r3, [pc, #260]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012bbe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012bc2:	681b      	ldr	r3, [r3, #0]
 8012bc4:	4619      	mov	r1, r3
 8012bc6:	4b42      	ldr	r3, [pc, #264]	; (8012cd0 <Uart_Clear_DMA_RX+0xc00>)
 8012bc8:	4299      	cmp	r1, r3
 8012bca:	d078      	beq.n	8012cbe <Uart_Clear_DMA_RX+0xbee>
 8012bcc:	4b3d      	ldr	r3, [pc, #244]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012bce:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	4619      	mov	r1, r3
 8012bd6:	4b3f      	ldr	r3, [pc, #252]	; (8012cd4 <Uart_Clear_DMA_RX+0xc04>)
 8012bd8:	4299      	cmp	r1, r3
 8012bda:	d06e      	beq.n	8012cba <Uart_Clear_DMA_RX+0xbea>
 8012bdc:	4b39      	ldr	r3, [pc, #228]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012bde:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012be2:	681b      	ldr	r3, [r3, #0]
 8012be4:	4619      	mov	r1, r3
 8012be6:	4b3c      	ldr	r3, [pc, #240]	; (8012cd8 <Uart_Clear_DMA_RX+0xc08>)
 8012be8:	4299      	cmp	r1, r3
 8012bea:	d064      	beq.n	8012cb6 <Uart_Clear_DMA_RX+0xbe6>
 8012bec:	4b35      	ldr	r3, [pc, #212]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012bee:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012bf2:	681b      	ldr	r3, [r3, #0]
 8012bf4:	4619      	mov	r1, r3
 8012bf6:	4b39      	ldr	r3, [pc, #228]	; (8012cdc <Uart_Clear_DMA_RX+0xc0c>)
 8012bf8:	4299      	cmp	r1, r3
 8012bfa:	d05a      	beq.n	8012cb2 <Uart_Clear_DMA_RX+0xbe2>
 8012bfc:	4b31      	ldr	r3, [pc, #196]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012bfe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c02:	681b      	ldr	r3, [r3, #0]
 8012c04:	4619      	mov	r1, r3
 8012c06:	4b36      	ldr	r3, [pc, #216]	; (8012ce0 <Uart_Clear_DMA_RX+0xc10>)
 8012c08:	4299      	cmp	r1, r3
 8012c0a:	d04f      	beq.n	8012cac <Uart_Clear_DMA_RX+0xbdc>
 8012c0c:	4b2d      	ldr	r3, [pc, #180]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012c0e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c12:	681b      	ldr	r3, [r3, #0]
 8012c14:	4619      	mov	r1, r3
 8012c16:	4b33      	ldr	r3, [pc, #204]	; (8012ce4 <Uart_Clear_DMA_RX+0xc14>)
 8012c18:	4299      	cmp	r1, r3
 8012c1a:	d044      	beq.n	8012ca6 <Uart_Clear_DMA_RX+0xbd6>
 8012c1c:	4b29      	ldr	r3, [pc, #164]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012c1e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c22:	681b      	ldr	r3, [r3, #0]
 8012c24:	4619      	mov	r1, r3
 8012c26:	4b30      	ldr	r3, [pc, #192]	; (8012ce8 <Uart_Clear_DMA_RX+0xc18>)
 8012c28:	4299      	cmp	r1, r3
 8012c2a:	d039      	beq.n	8012ca0 <Uart_Clear_DMA_RX+0xbd0>
 8012c2c:	4b25      	ldr	r3, [pc, #148]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012c2e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c32:	681b      	ldr	r3, [r3, #0]
 8012c34:	4619      	mov	r1, r3
 8012c36:	4b2d      	ldr	r3, [pc, #180]	; (8012cec <Uart_Clear_DMA_RX+0xc1c>)
 8012c38:	4299      	cmp	r1, r3
 8012c3a:	d02e      	beq.n	8012c9a <Uart_Clear_DMA_RX+0xbca>
 8012c3c:	4b21      	ldr	r3, [pc, #132]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012c3e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c42:	681b      	ldr	r3, [r3, #0]
 8012c44:	4619      	mov	r1, r3
 8012c46:	4b2a      	ldr	r3, [pc, #168]	; (8012cf0 <Uart_Clear_DMA_RX+0xc20>)
 8012c48:	4299      	cmp	r1, r3
 8012c4a:	d023      	beq.n	8012c94 <Uart_Clear_DMA_RX+0xbc4>
 8012c4c:	4b1d      	ldr	r3, [pc, #116]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012c4e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c52:	681b      	ldr	r3, [r3, #0]
 8012c54:	4619      	mov	r1, r3
 8012c56:	4b27      	ldr	r3, [pc, #156]	; (8012cf4 <Uart_Clear_DMA_RX+0xc24>)
 8012c58:	4299      	cmp	r1, r3
 8012c5a:	d018      	beq.n	8012c8e <Uart_Clear_DMA_RX+0xbbe>
 8012c5c:	4b19      	ldr	r3, [pc, #100]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012c5e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c62:	681b      	ldr	r3, [r3, #0]
 8012c64:	4619      	mov	r1, r3
 8012c66:	4b24      	ldr	r3, [pc, #144]	; (8012cf8 <Uart_Clear_DMA_RX+0xc28>)
 8012c68:	4299      	cmp	r1, r3
 8012c6a:	d00d      	beq.n	8012c88 <Uart_Clear_DMA_RX+0xbb8>
 8012c6c:	4b15      	ldr	r3, [pc, #84]	; (8012cc4 <Uart_Clear_DMA_RX+0xbf4>)
 8012c6e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c72:	681b      	ldr	r3, [r3, #0]
 8012c74:	4619      	mov	r1, r3
 8012c76:	4b21      	ldr	r3, [pc, #132]	; (8012cfc <Uart_Clear_DMA_RX+0xc2c>)
 8012c78:	4299      	cmp	r1, r3
 8012c7a:	d102      	bne.n	8012c82 <Uart_Clear_DMA_RX+0xbb2>
 8012c7c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012c80:	e01e      	b.n	8012cc0 <Uart_Clear_DMA_RX+0xbf0>
 8012c82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8012c86:	e01b      	b.n	8012cc0 <Uart_Clear_DMA_RX+0xbf0>
 8012c88:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012c8c:	e018      	b.n	8012cc0 <Uart_Clear_DMA_RX+0xbf0>
 8012c8e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012c92:	e015      	b.n	8012cc0 <Uart_Clear_DMA_RX+0xbf0>
 8012c94:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012c98:	e012      	b.n	8012cc0 <Uart_Clear_DMA_RX+0xbf0>
 8012c9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012c9e:	e00f      	b.n	8012cc0 <Uart_Clear_DMA_RX+0xbf0>
 8012ca0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012ca4:	e00c      	b.n	8012cc0 <Uart_Clear_DMA_RX+0xbf0>
 8012ca6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012caa:	e009      	b.n	8012cc0 <Uart_Clear_DMA_RX+0xbf0>
 8012cac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012cb0:	e006      	b.n	8012cc0 <Uart_Clear_DMA_RX+0xbf0>
 8012cb2:	2308      	movs	r3, #8
 8012cb4:	e004      	b.n	8012cc0 <Uart_Clear_DMA_RX+0xbf0>
 8012cb6:	2308      	movs	r3, #8
 8012cb8:	e002      	b.n	8012cc0 <Uart_Clear_DMA_RX+0xbf0>
 8012cba:	2308      	movs	r3, #8
 8012cbc:	e000      	b.n	8012cc0 <Uart_Clear_DMA_RX+0xbf0>
 8012cbe:	2308      	movs	r3, #8
 8012cc0:	6093      	str	r3, [r2, #8]
 8012cc2:	e131      	b.n	8012f28 <Uart_Clear_DMA_RX+0xe58>
 8012cc4:	2002bf24 	.word	0x2002bf24
 8012cc8:	40026458 	.word	0x40026458
 8012ccc:	40026400 	.word	0x40026400
 8012cd0:	40026010 	.word	0x40026010
 8012cd4:	40026410 	.word	0x40026410
 8012cd8:	40026070 	.word	0x40026070
 8012cdc:	40026470 	.word	0x40026470
 8012ce0:	40026028 	.word	0x40026028
 8012ce4:	40026428 	.word	0x40026428
 8012ce8:	40026088 	.word	0x40026088
 8012cec:	40026488 	.word	0x40026488
 8012cf0:	40026040 	.word	0x40026040
 8012cf4:	40026440 	.word	0x40026440
 8012cf8:	400260a0 	.word	0x400260a0
 8012cfc:	400264a0 	.word	0x400264a0
 8012d00:	400260b8 	.word	0x400260b8
 8012d04:	4b96      	ldr	r3, [pc, #600]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012d06:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d0a:	681b      	ldr	r3, [r3, #0]
 8012d0c:	461a      	mov	r2, r3
 8012d0e:	4b95      	ldr	r3, [pc, #596]	; (8012f64 <Uart_Clear_DMA_RX+0xe94>)
 8012d10:	429a      	cmp	r2, r3
 8012d12:	f240 8085 	bls.w	8012e20 <Uart_Clear_DMA_RX+0xd50>
 8012d16:	4a94      	ldr	r2, [pc, #592]	; (8012f68 <Uart_Clear_DMA_RX+0xe98>)
 8012d18:	4b91      	ldr	r3, [pc, #580]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012d1a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d1e:	681b      	ldr	r3, [r3, #0]
 8012d20:	4619      	mov	r1, r3
 8012d22:	4b92      	ldr	r3, [pc, #584]	; (8012f6c <Uart_Clear_DMA_RX+0xe9c>)
 8012d24:	4299      	cmp	r1, r3
 8012d26:	d078      	beq.n	8012e1a <Uart_Clear_DMA_RX+0xd4a>
 8012d28:	4b8d      	ldr	r3, [pc, #564]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012d2a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d2e:	681b      	ldr	r3, [r3, #0]
 8012d30:	4619      	mov	r1, r3
 8012d32:	4b8f      	ldr	r3, [pc, #572]	; (8012f70 <Uart_Clear_DMA_RX+0xea0>)
 8012d34:	4299      	cmp	r1, r3
 8012d36:	d06e      	beq.n	8012e16 <Uart_Clear_DMA_RX+0xd46>
 8012d38:	4b89      	ldr	r3, [pc, #548]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012d3a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d3e:	681b      	ldr	r3, [r3, #0]
 8012d40:	4619      	mov	r1, r3
 8012d42:	4b8c      	ldr	r3, [pc, #560]	; (8012f74 <Uart_Clear_DMA_RX+0xea4>)
 8012d44:	4299      	cmp	r1, r3
 8012d46:	d064      	beq.n	8012e12 <Uart_Clear_DMA_RX+0xd42>
 8012d48:	4b85      	ldr	r3, [pc, #532]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012d4a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d4e:	681b      	ldr	r3, [r3, #0]
 8012d50:	4619      	mov	r1, r3
 8012d52:	4b89      	ldr	r3, [pc, #548]	; (8012f78 <Uart_Clear_DMA_RX+0xea8>)
 8012d54:	4299      	cmp	r1, r3
 8012d56:	d05a      	beq.n	8012e0e <Uart_Clear_DMA_RX+0xd3e>
 8012d58:	4b81      	ldr	r3, [pc, #516]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012d5a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d5e:	681b      	ldr	r3, [r3, #0]
 8012d60:	4619      	mov	r1, r3
 8012d62:	4b86      	ldr	r3, [pc, #536]	; (8012f7c <Uart_Clear_DMA_RX+0xeac>)
 8012d64:	4299      	cmp	r1, r3
 8012d66:	d04f      	beq.n	8012e08 <Uart_Clear_DMA_RX+0xd38>
 8012d68:	4b7d      	ldr	r3, [pc, #500]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012d6a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d6e:	681b      	ldr	r3, [r3, #0]
 8012d70:	4619      	mov	r1, r3
 8012d72:	4b83      	ldr	r3, [pc, #524]	; (8012f80 <Uart_Clear_DMA_RX+0xeb0>)
 8012d74:	4299      	cmp	r1, r3
 8012d76:	d044      	beq.n	8012e02 <Uart_Clear_DMA_RX+0xd32>
 8012d78:	4b79      	ldr	r3, [pc, #484]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012d7a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d7e:	681b      	ldr	r3, [r3, #0]
 8012d80:	4619      	mov	r1, r3
 8012d82:	4b80      	ldr	r3, [pc, #512]	; (8012f84 <Uart_Clear_DMA_RX+0xeb4>)
 8012d84:	4299      	cmp	r1, r3
 8012d86:	d039      	beq.n	8012dfc <Uart_Clear_DMA_RX+0xd2c>
 8012d88:	4b75      	ldr	r3, [pc, #468]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012d8a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d8e:	681b      	ldr	r3, [r3, #0]
 8012d90:	4619      	mov	r1, r3
 8012d92:	4b7d      	ldr	r3, [pc, #500]	; (8012f88 <Uart_Clear_DMA_RX+0xeb8>)
 8012d94:	4299      	cmp	r1, r3
 8012d96:	d02e      	beq.n	8012df6 <Uart_Clear_DMA_RX+0xd26>
 8012d98:	4b71      	ldr	r3, [pc, #452]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012d9a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d9e:	681b      	ldr	r3, [r3, #0]
 8012da0:	4619      	mov	r1, r3
 8012da2:	4b7a      	ldr	r3, [pc, #488]	; (8012f8c <Uart_Clear_DMA_RX+0xebc>)
 8012da4:	4299      	cmp	r1, r3
 8012da6:	d023      	beq.n	8012df0 <Uart_Clear_DMA_RX+0xd20>
 8012da8:	4b6d      	ldr	r3, [pc, #436]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012daa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012dae:	681b      	ldr	r3, [r3, #0]
 8012db0:	4619      	mov	r1, r3
 8012db2:	4b77      	ldr	r3, [pc, #476]	; (8012f90 <Uart_Clear_DMA_RX+0xec0>)
 8012db4:	4299      	cmp	r1, r3
 8012db6:	d018      	beq.n	8012dea <Uart_Clear_DMA_RX+0xd1a>
 8012db8:	4b69      	ldr	r3, [pc, #420]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012dba:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012dbe:	681b      	ldr	r3, [r3, #0]
 8012dc0:	4619      	mov	r1, r3
 8012dc2:	4b74      	ldr	r3, [pc, #464]	; (8012f94 <Uart_Clear_DMA_RX+0xec4>)
 8012dc4:	4299      	cmp	r1, r3
 8012dc6:	d00d      	beq.n	8012de4 <Uart_Clear_DMA_RX+0xd14>
 8012dc8:	4b65      	ldr	r3, [pc, #404]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012dca:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012dce:	681b      	ldr	r3, [r3, #0]
 8012dd0:	4619      	mov	r1, r3
 8012dd2:	4b71      	ldr	r3, [pc, #452]	; (8012f98 <Uart_Clear_DMA_RX+0xec8>)
 8012dd4:	4299      	cmp	r1, r3
 8012dd6:	d102      	bne.n	8012dde <Uart_Clear_DMA_RX+0xd0e>
 8012dd8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012ddc:	e01e      	b.n	8012e1c <Uart_Clear_DMA_RX+0xd4c>
 8012dde:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8012de2:	e01b      	b.n	8012e1c <Uart_Clear_DMA_RX+0xd4c>
 8012de4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012de8:	e018      	b.n	8012e1c <Uart_Clear_DMA_RX+0xd4c>
 8012dea:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012dee:	e015      	b.n	8012e1c <Uart_Clear_DMA_RX+0xd4c>
 8012df0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012df4:	e012      	b.n	8012e1c <Uart_Clear_DMA_RX+0xd4c>
 8012df6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012dfa:	e00f      	b.n	8012e1c <Uart_Clear_DMA_RX+0xd4c>
 8012dfc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012e00:	e00c      	b.n	8012e1c <Uart_Clear_DMA_RX+0xd4c>
 8012e02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012e06:	e009      	b.n	8012e1c <Uart_Clear_DMA_RX+0xd4c>
 8012e08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012e0c:	e006      	b.n	8012e1c <Uart_Clear_DMA_RX+0xd4c>
 8012e0e:	2308      	movs	r3, #8
 8012e10:	e004      	b.n	8012e1c <Uart_Clear_DMA_RX+0xd4c>
 8012e12:	2308      	movs	r3, #8
 8012e14:	e002      	b.n	8012e1c <Uart_Clear_DMA_RX+0xd4c>
 8012e16:	2308      	movs	r3, #8
 8012e18:	e000      	b.n	8012e1c <Uart_Clear_DMA_RX+0xd4c>
 8012e1a:	2308      	movs	r3, #8
 8012e1c:	60d3      	str	r3, [r2, #12]
 8012e1e:	e083      	b.n	8012f28 <Uart_Clear_DMA_RX+0xe58>
 8012e20:	4a51      	ldr	r2, [pc, #324]	; (8012f68 <Uart_Clear_DMA_RX+0xe98>)
 8012e22:	4b4f      	ldr	r3, [pc, #316]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012e24:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e28:	681b      	ldr	r3, [r3, #0]
 8012e2a:	4619      	mov	r1, r3
 8012e2c:	4b4f      	ldr	r3, [pc, #316]	; (8012f6c <Uart_Clear_DMA_RX+0xe9c>)
 8012e2e:	4299      	cmp	r1, r3
 8012e30:	d078      	beq.n	8012f24 <Uart_Clear_DMA_RX+0xe54>
 8012e32:	4b4b      	ldr	r3, [pc, #300]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012e34:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e38:	681b      	ldr	r3, [r3, #0]
 8012e3a:	4619      	mov	r1, r3
 8012e3c:	4b4c      	ldr	r3, [pc, #304]	; (8012f70 <Uart_Clear_DMA_RX+0xea0>)
 8012e3e:	4299      	cmp	r1, r3
 8012e40:	d06e      	beq.n	8012f20 <Uart_Clear_DMA_RX+0xe50>
 8012e42:	4b47      	ldr	r3, [pc, #284]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012e44:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e48:	681b      	ldr	r3, [r3, #0]
 8012e4a:	4619      	mov	r1, r3
 8012e4c:	4b49      	ldr	r3, [pc, #292]	; (8012f74 <Uart_Clear_DMA_RX+0xea4>)
 8012e4e:	4299      	cmp	r1, r3
 8012e50:	d064      	beq.n	8012f1c <Uart_Clear_DMA_RX+0xe4c>
 8012e52:	4b43      	ldr	r3, [pc, #268]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012e54:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e58:	681b      	ldr	r3, [r3, #0]
 8012e5a:	4619      	mov	r1, r3
 8012e5c:	4b46      	ldr	r3, [pc, #280]	; (8012f78 <Uart_Clear_DMA_RX+0xea8>)
 8012e5e:	4299      	cmp	r1, r3
 8012e60:	d05a      	beq.n	8012f18 <Uart_Clear_DMA_RX+0xe48>
 8012e62:	4b3f      	ldr	r3, [pc, #252]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012e64:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e68:	681b      	ldr	r3, [r3, #0]
 8012e6a:	4619      	mov	r1, r3
 8012e6c:	4b43      	ldr	r3, [pc, #268]	; (8012f7c <Uart_Clear_DMA_RX+0xeac>)
 8012e6e:	4299      	cmp	r1, r3
 8012e70:	d04f      	beq.n	8012f12 <Uart_Clear_DMA_RX+0xe42>
 8012e72:	4b3b      	ldr	r3, [pc, #236]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012e74:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e78:	681b      	ldr	r3, [r3, #0]
 8012e7a:	4619      	mov	r1, r3
 8012e7c:	4b40      	ldr	r3, [pc, #256]	; (8012f80 <Uart_Clear_DMA_RX+0xeb0>)
 8012e7e:	4299      	cmp	r1, r3
 8012e80:	d044      	beq.n	8012f0c <Uart_Clear_DMA_RX+0xe3c>
 8012e82:	4b37      	ldr	r3, [pc, #220]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012e84:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e88:	681b      	ldr	r3, [r3, #0]
 8012e8a:	4619      	mov	r1, r3
 8012e8c:	4b3d      	ldr	r3, [pc, #244]	; (8012f84 <Uart_Clear_DMA_RX+0xeb4>)
 8012e8e:	4299      	cmp	r1, r3
 8012e90:	d039      	beq.n	8012f06 <Uart_Clear_DMA_RX+0xe36>
 8012e92:	4b33      	ldr	r3, [pc, #204]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012e94:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e98:	681b      	ldr	r3, [r3, #0]
 8012e9a:	4619      	mov	r1, r3
 8012e9c:	4b3a      	ldr	r3, [pc, #232]	; (8012f88 <Uart_Clear_DMA_RX+0xeb8>)
 8012e9e:	4299      	cmp	r1, r3
 8012ea0:	d02e      	beq.n	8012f00 <Uart_Clear_DMA_RX+0xe30>
 8012ea2:	4b2f      	ldr	r3, [pc, #188]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012ea4:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ea8:	681b      	ldr	r3, [r3, #0]
 8012eaa:	4619      	mov	r1, r3
 8012eac:	4b37      	ldr	r3, [pc, #220]	; (8012f8c <Uart_Clear_DMA_RX+0xebc>)
 8012eae:	4299      	cmp	r1, r3
 8012eb0:	d023      	beq.n	8012efa <Uart_Clear_DMA_RX+0xe2a>
 8012eb2:	4b2b      	ldr	r3, [pc, #172]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012eb4:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012eb8:	681b      	ldr	r3, [r3, #0]
 8012eba:	4619      	mov	r1, r3
 8012ebc:	4b34      	ldr	r3, [pc, #208]	; (8012f90 <Uart_Clear_DMA_RX+0xec0>)
 8012ebe:	4299      	cmp	r1, r3
 8012ec0:	d018      	beq.n	8012ef4 <Uart_Clear_DMA_RX+0xe24>
 8012ec2:	4b27      	ldr	r3, [pc, #156]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012ec4:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ec8:	681b      	ldr	r3, [r3, #0]
 8012eca:	4619      	mov	r1, r3
 8012ecc:	4b31      	ldr	r3, [pc, #196]	; (8012f94 <Uart_Clear_DMA_RX+0xec4>)
 8012ece:	4299      	cmp	r1, r3
 8012ed0:	d00d      	beq.n	8012eee <Uart_Clear_DMA_RX+0xe1e>
 8012ed2:	4b23      	ldr	r3, [pc, #140]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012ed4:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ed8:	681b      	ldr	r3, [r3, #0]
 8012eda:	4619      	mov	r1, r3
 8012edc:	4b2e      	ldr	r3, [pc, #184]	; (8012f98 <Uart_Clear_DMA_RX+0xec8>)
 8012ede:	4299      	cmp	r1, r3
 8012ee0:	d102      	bne.n	8012ee8 <Uart_Clear_DMA_RX+0xe18>
 8012ee2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012ee6:	e01e      	b.n	8012f26 <Uart_Clear_DMA_RX+0xe56>
 8012ee8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8012eec:	e01b      	b.n	8012f26 <Uart_Clear_DMA_RX+0xe56>
 8012eee:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012ef2:	e018      	b.n	8012f26 <Uart_Clear_DMA_RX+0xe56>
 8012ef4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012ef8:	e015      	b.n	8012f26 <Uart_Clear_DMA_RX+0xe56>
 8012efa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012efe:	e012      	b.n	8012f26 <Uart_Clear_DMA_RX+0xe56>
 8012f00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012f04:	e00f      	b.n	8012f26 <Uart_Clear_DMA_RX+0xe56>
 8012f06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012f0a:	e00c      	b.n	8012f26 <Uart_Clear_DMA_RX+0xe56>
 8012f0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012f10:	e009      	b.n	8012f26 <Uart_Clear_DMA_RX+0xe56>
 8012f12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012f16:	e006      	b.n	8012f26 <Uart_Clear_DMA_RX+0xe56>
 8012f18:	2308      	movs	r3, #8
 8012f1a:	e004      	b.n	8012f26 <Uart_Clear_DMA_RX+0xe56>
 8012f1c:	2308      	movs	r3, #8
 8012f1e:	e002      	b.n	8012f26 <Uart_Clear_DMA_RX+0xe56>
 8012f20:	2308      	movs	r3, #8
 8012f22:	e000      	b.n	8012f26 <Uart_Clear_DMA_RX+0xe56>
 8012f24:	2308      	movs	r3, #8
 8012f26:	6093      	str	r3, [r2, #8]
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_FE_FLAG_INDEX(Exp2_COM->hdmarx));
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_DME_FLAG_INDEX(Exp2_COM->hdmarx));

	/* Disable the DMA Rx Stream */
	HAL_UART_DMAStop(huartx[COM_EXP2].hdmarx);
 8012f28:	4b0d      	ldr	r3, [pc, #52]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012f2a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012f2e:	4618      	mov	r0, r3
 8012f30:	f7f6 f882 	bl	8009038 <HAL_UART_DMAStop>

	//flush all data still in registers
	__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_EXP2]);
 8012f34:	4b0a      	ldr	r3, [pc, #40]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012f36:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8012f3a:	4a09      	ldr	r2, [pc, #36]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012f3c:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8012f40:	6992      	ldr	r2, [r2, #24]
 8012f42:	f042 0208 	orr.w	r2, r2, #8
 8012f46:	619a      	str	r2, [r3, #24]
 8012f48:	4b05      	ldr	r3, [pc, #20]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012f4a:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8012f4e:	4a04      	ldr	r2, [pc, #16]	; (8012f60 <Uart_Clear_DMA_RX+0xe90>)
 8012f50:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8012f54:	6992      	ldr	r2, [r2, #24]
 8012f56:	f042 0210 	orr.w	r2, r2, #16
 8012f5a:	619a      	str	r2, [r3, #24]

	/* Enable the normal interrupt handler for this UART*/
	//	HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
	//	HAL_NVIC_EnableIRQ(USART1_IRQn);
}
 8012f5c:	bf00      	nop
 8012f5e:	bd80      	pop	{r7, pc}
 8012f60:	2002bf24 	.word	0x2002bf24
 8012f64:	40026058 	.word	0x40026058
 8012f68:	40026000 	.word	0x40026000
 8012f6c:	40026010 	.word	0x40026010
 8012f70:	40026410 	.word	0x40026410
 8012f74:	40026070 	.word	0x40026070
 8012f78:	40026470 	.word	0x40026470
 8012f7c:	40026028 	.word	0x40026028
 8012f80:	40026428 	.word	0x40026428
 8012f84:	40026088 	.word	0x40026088
 8012f88:	40026488 	.word	0x40026488
 8012f8c:	40026040 	.word	0x40026040
 8012f90:	40026440 	.word	0x40026440
 8012f94:	400260a0 	.word	0x400260a0
 8012f98:	400264a0 	.word	0x400264a0

08012f9c <main>:
static void Netif_Config(void);
extern vision_device Pulse400_Module;


int main(void)
{
 8012f9c:	b580      	push	{r7, lr}
 8012f9e:	f5ad 5d0a 	sub.w	sp, sp, #8832	; 0x2280
 8012fa2:	b082      	sub	sp, #8
 8012fa4:	af02      	add	r7, sp, #8
		Init_769();
 8012fa6:	f7fc fd49 	bl	800fa3c <Init_769>
		Application_Init();
 8012faa:	f7fa f811 	bl	800cfd0 <Application_Init>
	//
	//	//S29GL01GS_WriteBuffer_32bit(&S29GL01GS, &image_data_049[0], IMG_03_Addr			+      	 IMG_03_Size, 6400);
	//	//S29GL01GS_ReadBuffer(&S29GL01GS, &RxBuffer1[0], NOR_BLOCK_0, 6400);

		//Power CAN bus //Note State is swapped, true = off and false = on
		IO_Output_control(PWR_CAN2, false);
 8012fae:	2100      	movs	r1, #0
 8012fb0:	201a      	movs	r0, #26
 8012fb2:	f7fc fd09 	bl	800f9c8 <IO_Output_control>

		//Init dummy DMA setup
		uint8_t Buffer[10] = {0};
 8012fb6:	f242 2368 	movw	r3, #8808	; 0x2268
 8012fba:	443b      	add	r3, r7
 8012fbc:	2200      	movs	r2, #0
 8012fbe:	601a      	str	r2, [r3, #0]
 8012fc0:	605a      	str	r2, [r3, #4]
 8012fc2:	811a      	strh	r2, [r3, #8]
		uint8_t Buffertx[6] = {'1','2','3','4','5','6'};
 8012fc4:	4a7e      	ldr	r2, [pc, #504]	; (80131c0 <main+0x224>)
 8012fc6:	f242 2360 	movw	r3, #8800	; 0x2260
 8012fca:	443b      	add	r3, r7
 8012fcc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012fd0:	6018      	str	r0, [r3, #0]
 8012fd2:	3304      	adds	r3, #4
 8012fd4:	8019      	strh	r1, [r3, #0]

		DMA_UART_RF_RX(Buffer, 10);
 8012fd6:	f242 2368 	movw	r3, #8808	; 0x2268
 8012fda:	443b      	add	r3, r7
 8012fdc:	210a      	movs	r1, #10
 8012fde:	4618      	mov	r0, r3
 8012fe0:	f7fe f80a 	bl	8010ff8 <DMA_UART_RF_RX>
		DMA_UART_RF_TX(Buffertx, 6);
 8012fe4:	f242 2360 	movw	r3, #8800	; 0x2260
 8012fe8:	443b      	add	r3, r7
 8012fea:	2106      	movs	r1, #6
 8012fec:	4618      	mov	r0, r3
 8012fee:	f7fe f883 	bl	80110f8 <DMA_UART_RF_TX>
		extern uint8_t RF_RX_OK;
		extern UART_HandleTypeDef huartx[COMn];

		uint16_t county = 0;
 8012ff2:	2300      	movs	r3, #0
 8012ff4:	f242 227e 	movw	r2, #8830	; 0x227e
 8012ff8:	443a      	add	r2, r7
 8012ffa:	8013      	strh	r3, [r2, #0]
		uint16_t countx = 0;
 8012ffc:	2300      	movs	r3, #0
 8012ffe:	f242 227c 	movw	r2, #8828	; 0x227c
 8013002:	443a      	add	r2, r7
 8013004:	8013      	strh	r3, [r2, #0]

		uint16_t directiony = 0;
 8013006:	2300      	movs	r3, #0
 8013008:	f242 227a 	movw	r2, #8826	; 0x227a
 801300c:	443a      	add	r2, r7
 801300e:	8013      	strh	r3, [r2, #0]
				uint16_t directionx = 0;
 8013010:	2300      	movs	r3, #0
 8013012:	f242 2278 	movw	r2, #8824	; 0x2278
 8013016:	443a      	add	r2, r7
 8013018:	8013      	strh	r3, [r2, #0]

				uint32_t colour =LCD_COLOR_LIGHTGRAY;
 801301a:	4b6a      	ldr	r3, [pc, #424]	; (80131c4 <main+0x228>)
 801301c:	f242 2274 	movw	r2, #8820	; 0x2274
 8013020:	443a      	add	r2, r7
 8013022:	6013      	str	r3, [r2, #0]
		//MX_IWDG_Init(10000);
	while (1)
	{

		__HAL_IWDG_RELOAD_COUNTER(&hiwdg); //Reload Watchdog -- Feed the dog
 8013024:	4b68      	ldr	r3, [pc, #416]	; (80131c8 <main+0x22c>)
 8013026:	681b      	ldr	r3, [r3, #0]
 8013028:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 801302c:	601a      	str	r2, [r3, #0]
		BSP_LCD_SetTextColor(colour);
 801302e:	f242 2374 	movw	r3, #8820	; 0x2274
 8013032:	443b      	add	r3, r7
 8013034:	6818      	ldr	r0, [r3, #0]
 8013036:	f7fd f82d 	bl	8010094 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(countx,county,50,50);
 801303a:	f242 237e 	movw	r3, #8830	; 0x227e
 801303e:	443b      	add	r3, r7
 8013040:	8819      	ldrh	r1, [r3, #0]
 8013042:	f242 237c 	movw	r3, #8828	; 0x227c
 8013046:	443b      	add	r3, r7
 8013048:	8818      	ldrh	r0, [r3, #0]
 801304a:	2332      	movs	r3, #50	; 0x32
 801304c:	2232      	movs	r2, #50	; 0x32
 801304e:	f7fd f9a9 	bl	80103a4 <BSP_LCD_FillRect>
		TextToScreen_MED(10,10,"Light Sensor OK",LCD_COLOR_BLACK,LCD_COLOR_GREEN );
 8013052:	f04f 23ff 	mov.w	r3, #4278255360	; 0xff00ff00
 8013056:	9300      	str	r3, [sp, #0]
 8013058:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 801305c:	4a5b      	ldr	r2, [pc, #364]	; (80131cc <main+0x230>)
 801305e:	210a      	movs	r1, #10
 8013060:	200a      	movs	r0, #10
 8013062:	f7fa f809 	bl	800d078 <TextToScreen_MED>
		Delay(1);
 8013066:	2001      	movs	r0, #1
 8013068:	f000 fa8a 	bl	8013580 <Delay>


		uint32_t read_array[2200] = {0};
 801306c:	463b      	mov	r3, r7
 801306e:	4618      	mov	r0, r3
 8013070:	f242 2360 	movw	r3, #8800	; 0x2260
 8013074:	461a      	mov	r2, r3
 8013076:	2100      	movs	r1, #0
 8013078:	f000 fd29 	bl	8013ace <memset>
		if(countx+50 == 350 || countx<=0)
 801307c:	f242 237c 	movw	r3, #8828	; 0x227c
 8013080:	443b      	add	r3, r7
 8013082:	881b      	ldrh	r3, [r3, #0]
 8013084:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8013088:	d005      	beq.n	8013096 <main+0xfa>
 801308a:	f242 237c 	movw	r3, #8828	; 0x227c
 801308e:	443b      	add	r3, r7
 8013090:	881b      	ldrh	r3, [r3, #0]
 8013092:	2b00      	cmp	r3, #0
 8013094:	d109      	bne.n	80130aa <main+0x10e>
		{
			directionx ^= 1;
 8013096:	f242 2378 	movw	r3, #8824	; 0x2278
 801309a:	443b      	add	r3, r7
 801309c:	881b      	ldrh	r3, [r3, #0]
 801309e:	f083 0301 	eor.w	r3, r3, #1
 80130a2:	f242 2278 	movw	r2, #8824	; 0x2278
 80130a6:	443a      	add	r2, r7
 80130a8:	8013      	strh	r3, [r2, #0]
		}

		if(county+50 == 300 || county<=0)
 80130aa:	f242 237e 	movw	r3, #8830	; 0x227e
 80130ae:	443b      	add	r3, r7
 80130b0:	881b      	ldrh	r3, [r3, #0]
 80130b2:	2bfa      	cmp	r3, #250	; 0xfa
 80130b4:	d005      	beq.n	80130c2 <main+0x126>
 80130b6:	f242 237e 	movw	r3, #8830	; 0x227e
 80130ba:	443b      	add	r3, r7
 80130bc:	881b      	ldrh	r3, [r3, #0]
 80130be:	2b00      	cmp	r3, #0
 80130c0:	d109      	bne.n	80130d6 <main+0x13a>
		{
			directiony ^= 1;
 80130c2:	f242 237a 	movw	r3, #8826	; 0x227a
 80130c6:	443b      	add	r3, r7
 80130c8:	881b      	ldrh	r3, [r3, #0]
 80130ca:	f083 0301 	eor.w	r3, r3, #1
 80130ce:	f242 227a 	movw	r2, #8826	; 0x227a
 80130d2:	443a      	add	r2, r7
 80130d4:	8013      	strh	r3, [r2, #0]
		}

		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80130d6:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80130da:	f7fc ffdb 	bl	8010094 <BSP_LCD_SetTextColor>
		if(directionx == 1)
 80130de:	f242 2378 	movw	r3, #8824	; 0x2278
 80130e2:	443b      	add	r3, r7
 80130e4:	881b      	ldrh	r3, [r3, #0]
 80130e6:	2b01      	cmp	r3, #1
 80130e8:	d115      	bne.n	8013116 <main+0x17a>
		{
			BSP_LCD_FillRect(countx,county,50,1);
 80130ea:	f242 237e 	movw	r3, #8830	; 0x227e
 80130ee:	443b      	add	r3, r7
 80130f0:	8819      	ldrh	r1, [r3, #0]
 80130f2:	f242 237c 	movw	r3, #8828	; 0x227c
 80130f6:	443b      	add	r3, r7
 80130f8:	8818      	ldrh	r0, [r3, #0]
 80130fa:	2301      	movs	r3, #1
 80130fc:	2232      	movs	r2, #50	; 0x32
 80130fe:	f7fd f951 	bl	80103a4 <BSP_LCD_FillRect>
			countx++;
 8013102:	f242 237c 	movw	r3, #8828	; 0x227c
 8013106:	443b      	add	r3, r7
 8013108:	881b      	ldrh	r3, [r3, #0]
 801310a:	3301      	adds	r3, #1
 801310c:	f242 227c 	movw	r2, #8828	; 0x227c
 8013110:	443a      	add	r2, r7
 8013112:	8013      	strh	r3, [r2, #0]
 8013114:	e016      	b.n	8013144 <main+0x1a8>
		}
		else
		{
			BSP_LCD_FillRect(countx,county+49,50,1);
 8013116:	f242 237e 	movw	r3, #8830	; 0x227e
 801311a:	443b      	add	r3, r7
 801311c:	881b      	ldrh	r3, [r3, #0]
 801311e:	3331      	adds	r3, #49	; 0x31
 8013120:	b299      	uxth	r1, r3
 8013122:	f242 237c 	movw	r3, #8828	; 0x227c
 8013126:	443b      	add	r3, r7
 8013128:	8818      	ldrh	r0, [r3, #0]
 801312a:	2301      	movs	r3, #1
 801312c:	2232      	movs	r2, #50	; 0x32
 801312e:	f7fd f939 	bl	80103a4 <BSP_LCD_FillRect>
			countx--;
 8013132:	f242 237c 	movw	r3, #8828	; 0x227c
 8013136:	443b      	add	r3, r7
 8013138:	881b      	ldrh	r3, [r3, #0]
 801313a:	3b01      	subs	r3, #1
 801313c:	f242 227c 	movw	r2, #8828	; 0x227c
 8013140:	443a      	add	r2, r7
 8013142:	8013      	strh	r3, [r2, #0]
		}
		if(directiony == 1)
 8013144:	f242 237a 	movw	r3, #8826	; 0x227a
 8013148:	443b      	add	r3, r7
 801314a:	881b      	ldrh	r3, [r3, #0]
 801314c:	2b01      	cmp	r3, #1
 801314e:	d11a      	bne.n	8013186 <main+0x1ea>
		{
			BSP_LCD_FillRect(countx,county,1,50);
 8013150:	f242 237e 	movw	r3, #8830	; 0x227e
 8013154:	443b      	add	r3, r7
 8013156:	8819      	ldrh	r1, [r3, #0]
 8013158:	f242 237c 	movw	r3, #8828	; 0x227c
 801315c:	443b      	add	r3, r7
 801315e:	8818      	ldrh	r0, [r3, #0]
 8013160:	2332      	movs	r3, #50	; 0x32
 8013162:	2201      	movs	r2, #1
 8013164:	f7fd f91e 	bl	80103a4 <BSP_LCD_FillRect>
			county++;
 8013168:	f242 237e 	movw	r3, #8830	; 0x227e
 801316c:	443b      	add	r3, r7
 801316e:	881b      	ldrh	r3, [r3, #0]
 8013170:	3301      	adds	r3, #1
 8013172:	f242 227e 	movw	r2, #8830	; 0x227e
 8013176:	443a      	add	r2, r7
 8013178:	8013      	strh	r3, [r2, #0]
			colour =LCD_COLOR_LIGHTGRAY;
 801317a:	4b12      	ldr	r3, [pc, #72]	; (80131c4 <main+0x228>)
 801317c:	f242 2274 	movw	r2, #8820	; 0x2274
 8013180:	443a      	add	r2, r7
 8013182:	6013      	str	r3, [r2, #0]
 8013184:	e74e      	b.n	8013024 <main+0x88>
		}
		else
		{
			BSP_LCD_FillRect(countx+49,county,1,50);
 8013186:	f242 237c 	movw	r3, #8828	; 0x227c
 801318a:	443b      	add	r3, r7
 801318c:	881b      	ldrh	r3, [r3, #0]
 801318e:	3331      	adds	r3, #49	; 0x31
 8013190:	b298      	uxth	r0, r3
 8013192:	f242 237e 	movw	r3, #8830	; 0x227e
 8013196:	443b      	add	r3, r7
 8013198:	8819      	ldrh	r1, [r3, #0]
 801319a:	2332      	movs	r3, #50	; 0x32
 801319c:	2201      	movs	r2, #1
 801319e:	f7fd f901 	bl	80103a4 <BSP_LCD_FillRect>
			county--;
 80131a2:	f242 237e 	movw	r3, #8830	; 0x227e
 80131a6:	443b      	add	r3, r7
 80131a8:	881b      	ldrh	r3, [r3, #0]
 80131aa:	3b01      	subs	r3, #1
 80131ac:	f242 227e 	movw	r2, #8830	; 0x227e
 80131b0:	443a      	add	r2, r7
 80131b2:	8013      	strh	r3, [r2, #0]
			colour =LCD_COLOR_DARKGRAY;
 80131b4:	4b06      	ldr	r3, [pc, #24]	; (80131d0 <main+0x234>)
 80131b6:	f242 2274 	movw	r2, #8820	; 0x2274
 80131ba:	443a      	add	r2, r7
 80131bc:	6013      	str	r3, [r2, #0]
	{
 80131be:	e731      	b.n	8013024 <main+0x88>
 80131c0:	08013ee8 	.word	0x08013ee8
 80131c4:	ffd3d3d3 	.word	0xffd3d3d3
 80131c8:	2002b1e8 	.word	0x2002b1e8
 80131cc:	08013ed8 	.word	0x08013ed8
 80131d0:	ff404040 	.word	0xff404040

080131d4 <_Error_Handler>:
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line)
{
 80131d4:	b480      	push	{r7}
 80131d6:	b083      	sub	sp, #12
 80131d8:	af00      	add	r7, sp, #0
 80131da:	6078      	str	r0, [r7, #4]
 80131dc:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while(1)
 80131de:	e7fe      	b.n	80131de <_Error_Handler+0xa>

080131e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80131e0:	b580      	push	{r7, lr}
 80131e2:	b082      	sub	sp, #8
 80131e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80131e6:	4a24      	ldr	r2, [pc, #144]	; (8013278 <HAL_MspInit+0x98>)
 80131e8:	4b23      	ldr	r3, [pc, #140]	; (8013278 <HAL_MspInit+0x98>)
 80131ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80131ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80131f0:	6413      	str	r3, [r2, #64]	; 0x40
 80131f2:	4b21      	ldr	r3, [pc, #132]	; (8013278 <HAL_MspInit+0x98>)
 80131f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80131f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80131fa:	607b      	str	r3, [r7, #4]
 80131fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80131fe:	4a1e      	ldr	r2, [pc, #120]	; (8013278 <HAL_MspInit+0x98>)
 8013200:	4b1d      	ldr	r3, [pc, #116]	; (8013278 <HAL_MspInit+0x98>)
 8013202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013204:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8013208:	6453      	str	r3, [r2, #68]	; 0x44
 801320a:	4b1b      	ldr	r3, [pc, #108]	; (8013278 <HAL_MspInit+0x98>)
 801320c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801320e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8013212:	603b      	str	r3, [r7, #0]
 8013214:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8013216:	2003      	movs	r0, #3
 8013218:	f7ee f80e 	bl	8001238 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 801321c:	2200      	movs	r2, #0
 801321e:	2100      	movs	r1, #0
 8013220:	f06f 000b 	mvn.w	r0, #11
 8013224:	f7ee f813 	bl	800124e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8013228:	2200      	movs	r2, #0
 801322a:	2100      	movs	r1, #0
 801322c:	f06f 000a 	mvn.w	r0, #10
 8013230:	f7ee f80d 	bl	800124e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8013234:	2200      	movs	r2, #0
 8013236:	2100      	movs	r1, #0
 8013238:	f06f 0009 	mvn.w	r0, #9
 801323c:	f7ee f807 	bl	800124e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8013240:	2200      	movs	r2, #0
 8013242:	2100      	movs	r1, #0
 8013244:	f06f 0004 	mvn.w	r0, #4
 8013248:	f7ee f801 	bl	800124e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 801324c:	2200      	movs	r2, #0
 801324e:	2100      	movs	r1, #0
 8013250:	f06f 0003 	mvn.w	r0, #3
 8013254:	f7ed fffb 	bl	800124e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8013258:	2200      	movs	r2, #0
 801325a:	2100      	movs	r1, #0
 801325c:	f06f 0001 	mvn.w	r0, #1
 8013260:	f7ed fff5 	bl	800124e <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8013264:	2200      	movs	r2, #0
 8013266:	2100      	movs	r1, #0
 8013268:	f04f 30ff 	mov.w	r0, #4294967295
 801326c:	f7ed ffef 	bl	800124e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8013270:	bf00      	nop
 8013272:	3708      	adds	r7, #8
 8013274:	46bd      	mov	sp, r7
 8013276:	bd80      	pop	{r7, pc}
 8013278:	40023800 	.word	0x40023800

0801327c <LTDC_IRQHandler>:
  * @brief  This function handles LTDC interrupt request.
  * @param  None
  * @retval None
  */
void LTDC_IRQHandler(void)
{
 801327c:	b580      	push	{r7, lr}
 801327e:	af00      	add	r7, sp, #0
  HAL_LTDC_IRQHandler(&hltdc_discovery);
 8013280:	4802      	ldr	r0, [pc, #8]	; (801328c <LTDC_IRQHandler+0x10>)
 8013282:	f7f2 f947 	bl	8005514 <HAL_LTDC_IRQHandler>
}
 8013286:	bf00      	nop
 8013288:	bd80      	pop	{r7, pc}
 801328a:	bf00      	nop
 801328c:	2002be30 	.word	0x2002be30

08013290 <NMI_Handler>:

/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8013290:	b480      	push	{r7}
 8013292:	af00      	add	r7, sp, #0

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */

	/* USER CODE END NonMaskableInt_IRQn 1 */
}
 8013294:	bf00      	nop
 8013296:	46bd      	mov	sp, r7
 8013298:	f85d 7b04 	ldr.w	r7, [sp], #4
 801329c:	4770      	bx	lr

0801329e <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 801329e:	b480      	push	{r7}
 80132a0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 80132a2:	e7fe      	b.n	80132a2 <HardFault_Handler+0x4>

080132a4 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 80132a4:	b480      	push	{r7}
 80132a6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 80132a8:	e7fe      	b.n	80132a8 <MemManage_Handler+0x4>

080132aa <BusFault_Handler>:

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 80132aa:	b480      	push	{r7}
 80132ac:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 80132ae:	e7fe      	b.n	80132ae <BusFault_Handler+0x4>

080132b0 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 80132b0:	b480      	push	{r7}
 80132b2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 80132b4:	e7fe      	b.n	80132b4 <UsageFault_Handler+0x4>

080132b6 <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 80132b6:	b480      	push	{r7}
 80132b8:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 80132ba:	bf00      	nop
 80132bc:	46bd      	mov	sp, r7
 80132be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132c2:	4770      	bx	lr

080132c4 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 80132c4:	b480      	push	{r7}
 80132c6:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 80132c8:	bf00      	nop
 80132ca:	46bd      	mov	sp, r7
 80132cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132d0:	4770      	bx	lr

080132d2 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 80132d2:	b480      	push	{r7}
 80132d4:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 80132d6:	bf00      	nop
 80132d8:	46bd      	mov	sp, r7
 80132da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132de:	4770      	bx	lr

080132e0 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 80132e0:	b580      	push	{r7, lr}
 80132e2:	af00      	add	r7, sp, #0

	HAL_IncTick();
 80132e4:	f7ed f96e 	bl	80005c4 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80132e8:	f7ee f820 	bl	800132c <HAL_SYSTICK_IRQHandler>

	//Systic function required for vision libs
	TimingDelay_Decrement();
 80132ec:	f000 f95e 	bl	80135ac <TimingDelay_Decrement>

}
 80132f0:	bf00      	nop
 80132f2:	bd80      	pop	{r7, pc}

080132f4 <OTG_FS_IRQHandler>:

/**
 * @brief This function handles USB On The Go FS global interrupt.
 */
void OTG_FS_IRQHandler(void)
{
 80132f4:	b580      	push	{r7, lr}
 80132f6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN OTG_FS_IRQn 0 */

	/* USER CODE END OTG_FS_IRQn 0 */
	HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80132f8:	4802      	ldr	r0, [pc, #8]	; (8013304 <OTG_FS_IRQHandler+0x10>)
 80132fa:	f7ef ffe7 	bl	80032cc <HAL_HCD_IRQHandler>
	/* USER CODE BEGIN OTG_FS_IRQn 1 */

	/* USER CODE END OTG_FS_IRQn 1 */
}
 80132fe:	bf00      	nop
 8013300:	bd80      	pop	{r7, pc}
 8013302:	bf00      	nop
 8013304:	2002b78c 	.word	0x2002b78c

08013308 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 8013308:	b580      	push	{r7, lr}
 801330a:	b082      	sub	sp, #8
 801330c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART3_IRQn 0 */

	//Check if the RX interrupt is the reason for entering this IRQ
	if(__HAL_UART_GET_FLAG(&huartx[COM_EXP1], UART_FLAG_RXNE) == true)
 801330e:	4b11      	ldr	r3, [pc, #68]	; (8013354 <USART1_IRQHandler+0x4c>)
 8013310:	681b      	ldr	r3, [r3, #0]
 8013312:	69db      	ldr	r3, [r3, #28]
 8013314:	f003 0320 	and.w	r3, r3, #32
 8013318:	2b20      	cmp	r3, #32
 801331a:	d113      	bne.n	8013344 <USART1_IRQHandler+0x3c>
	{
		uint8_t rx_byte = huartx[COM_EXP1].Instance->RDR;		//Load received byte into temporary buffer
 801331c:	4b0d      	ldr	r3, [pc, #52]	; (8013354 <USART1_IRQHandler+0x4c>)
 801331e:	681b      	ldr	r3, [r3, #0]
 8013320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013322:	71fb      	strb	r3, [r7, #7]

 		__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_EXP1]); 		// Clear the buffer to prevent overrun
 8013324:	4b0b      	ldr	r3, [pc, #44]	; (8013354 <USART1_IRQHandler+0x4c>)
 8013326:	681b      	ldr	r3, [r3, #0]
 8013328:	4a0a      	ldr	r2, [pc, #40]	; (8013354 <USART1_IRQHandler+0x4c>)
 801332a:	6812      	ldr	r2, [r2, #0]
 801332c:	6992      	ldr	r2, [r2, #24]
 801332e:	f042 0208 	orr.w	r2, r2, #8
 8013332:	619a      	str	r2, [r3, #24]
 8013334:	4b07      	ldr	r3, [pc, #28]	; (8013354 <USART1_IRQHandler+0x4c>)
 8013336:	681b      	ldr	r3, [r3, #0]
 8013338:	4a06      	ldr	r2, [pc, #24]	; (8013354 <USART1_IRQHandler+0x4c>)
 801333a:	6812      	ldr	r2, [r2, #0]
 801333c:	6992      	ldr	r2, [r2, #24]
 801333e:	f042 0210 	orr.w	r2, r2, #16
 8013342:	619a      	str	r2, [r3, #24]
	}

	HAL_UART_IRQHandler(&huartx[COM_EXP1]);
 8013344:	4803      	ldr	r0, [pc, #12]	; (8013354 <USART1_IRQHandler+0x4c>)
 8013346:	f7f5 fec3 	bl	80090d0 <HAL_UART_IRQHandler>
	/* USER CODE END USART3_IRQn 0 */

	/* USER CODE BEGIN USART3_IRQn 1 */

	/* USER CODE END USART3_IRQn 1 */
}
 801334a:	bf00      	nop
 801334c:	3708      	adds	r7, #8
 801334e:	46bd      	mov	sp, r7
 8013350:	bd80      	pop	{r7, pc}
 8013352:	bf00      	nop
 8013354:	2002bf24 	.word	0x2002bf24

08013358 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8013358:	b580      	push	{r7, lr}
 801335a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART3_IRQn 0 */

	/* USER CODE END USART3_IRQn 0 */
	HAL_UART_IRQHandler(&huartx[COM_EXP1]);
 801335c:	4802      	ldr	r0, [pc, #8]	; (8013368 <USART3_IRQHandler+0x10>)
 801335e:	f7f5 feb7 	bl	80090d0 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART3_IRQn 1 */

	/* USER CODE END USART3_IRQn 1 */
}
 8013362:	bf00      	nop
 8013364:	bd80      	pop	{r7, pc}
 8013366:	bf00      	nop
 8013368:	2002bf24 	.word	0x2002bf24

0801336c <UART5_IRQHandler>:

void UART5_IRQHandler(void)
{
 801336c:	b580      	push	{r7, lr}
 801336e:	b082      	sub	sp, #8
 8013370:	af00      	add	r7, sp, #0
	HAL_NVIC_ClearPendingIRQ(UART5_IRQn);
 8013372:	2035      	movs	r0, #53	; 0x35
 8013374:	f7ed ffaf 	bl	80012d6 <HAL_NVIC_ClearPendingIRQ>

	//Check if the RX interrupt is the reason for entering this IRQ
	if(__HAL_UART_GET_FLAG(&huartx[COM_External], UART_FLAG_RXNE) == true)
 8013378:	4b13      	ldr	r3, [pc, #76]	; (80133c8 <UART5_IRQHandler+0x5c>)
 801337a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801337e:	69db      	ldr	r3, [r3, #28]
 8013380:	f003 0320 	and.w	r3, r3, #32
 8013384:	2b20      	cmp	r3, #32
 8013386:	d118      	bne.n	80133ba <UART5_IRQHandler+0x4e>
	{
		uint8_t rx_byte = huartx[COM_External].Instance->RDR;		//Load received byte into temporary buffer
 8013388:	4b0f      	ldr	r3, [pc, #60]	; (80133c8 <UART5_IRQHandler+0x5c>)
 801338a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801338e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013390:	71fb      	strb	r3, [r7, #7]

		__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_External]); // Clear the buffer to prevent overrun
 8013392:	4b0d      	ldr	r3, [pc, #52]	; (80133c8 <UART5_IRQHandler+0x5c>)
 8013394:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8013398:	4a0b      	ldr	r2, [pc, #44]	; (80133c8 <UART5_IRQHandler+0x5c>)
 801339a:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 801339e:	6992      	ldr	r2, [r2, #24]
 80133a0:	f042 0208 	orr.w	r2, r2, #8
 80133a4:	619a      	str	r2, [r3, #24]
 80133a6:	4b08      	ldr	r3, [pc, #32]	; (80133c8 <UART5_IRQHandler+0x5c>)
 80133a8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80133ac:	4a06      	ldr	r2, [pc, #24]	; (80133c8 <UART5_IRQHandler+0x5c>)
 80133ae:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 80133b2:	6992      	ldr	r2, [r2, #24]
 80133b4:	f042 0210 	orr.w	r2, r2, #16
 80133b8:	619a      	str	r2, [r3, #24]

	}

	//Handle UART service
	HAL_UART_IRQHandler(&huartx[COM_External]);
 80133ba:	4804      	ldr	r0, [pc, #16]	; (80133cc <UART5_IRQHandler+0x60>)
 80133bc:	f7f5 fe88 	bl	80090d0 <HAL_UART_IRQHandler>
}
 80133c0:	bf00      	nop
 80133c2:	3708      	adds	r7, #8
 80133c4:	46bd      	mov	sp, r7
 80133c6:	bd80      	pop	{r7, pc}
 80133c8:	2002bf24 	.word	0x2002bf24
 80133cc:	2002c074 	.word	0x2002c074

080133d0 <DMA1_Stream0_IRQHandler>:

void DMA1_Stream0_IRQHandler(void)
{
 80133d0:	b580      	push	{r7, lr}
 80133d2:	af00      	add	r7, sp, #0
	//Check if DMA got expected bytes, if not then assume no card
//	if(__HAL_DMA_GET_FLAG(&hdma_uart5_rx, __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_uart5_rx)) != RESET)
//	{
//		HAL_NVIC_ClearPendingIRQ(DMA1_Stream0_IRQn);
		HAL_DMA_IRQHandler(&hdma_uart5_rx);
 80133d4:	4802      	ldr	r0, [pc, #8]	; (80133e0 <DMA1_Stream0_IRQHandler+0x10>)
 80133d6:	f7ee f9b5 	bl	8001744 <HAL_DMA_IRQHandler>
//	}
}
 80133da:	bf00      	nop
 80133dc:	bd80      	pop	{r7, pc}
 80133de:	bf00      	nop
 80133e0:	2002bd78 	.word	0x2002bd78

080133e4 <CAN1_RX0_IRQHandler>:

/*
* @brief This function handles CAN1 RX0 interrupt.
*/
void CAN1_RX0_IRQHandler(void)
{
 80133e4:	b580      	push	{r7, lr}
 80133e6:	af00      	add	r7, sp, #0
	//Receive CAN message from CAN1 and process
	HAL_CAN_IRQHandler(&hcan1);
 80133e8:	4802      	ldr	r0, [pc, #8]	; (80133f4 <CAN1_RX0_IRQHandler+0x10>)
 80133ea:	f7ed fbf4 	bl	8000bd6 <HAL_CAN_IRQHandler>
}
 80133ee:	bf00      	nop
 80133f0:	bd80      	pop	{r7, pc}
 80133f2:	bf00      	nop
 80133f4:	20020ffc 	.word	0x20020ffc

080133f8 <CAN2_RX0_IRQHandler>:

/*
* @brief This function handles CAN2 RX0 interrupt.
*/
void CAN2_RX0_IRQHandler(void)
{
 80133f8:	b580      	push	{r7, lr}
 80133fa:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan2);
 80133fc:	4802      	ldr	r0, [pc, #8]	; (8013408 <CAN2_RX0_IRQHandler+0x10>)
 80133fe:	f7ed fbea 	bl	8000bd6 <HAL_CAN_IRQHandler>
}
 8013402:	bf00      	nop
 8013404:	bd80      	pop	{r7, pc}
 8013406:	bf00      	nop
 8013408:	20020e50 	.word	0x20020e50

0801340c <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 801340c:	b580      	push	{r7, lr}
 801340e:	b082      	sub	sp, #8
 8013410:	af00      	add	r7, sp, #0

	HAL_NVIC_ClearPendingIRQ(USART6_IRQn);
 8013412:	2047      	movs	r0, #71	; 0x47
 8013414:	f7ed ff5f 	bl	80012d6 <HAL_NVIC_ClearPendingIRQ>
	if(__HAL_UART_GET_FLAG(&huartx[4], UART_FLAG_RXNE) == 1)
 8013418:	4b13      	ldr	r3, [pc, #76]	; (8013468 <USART6_IRQHandler+0x5c>)
 801341a:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801341e:	69db      	ldr	r3, [r3, #28]
 8013420:	f003 0320 	and.w	r3, r3, #32
 8013424:	2b20      	cmp	r3, #32
 8013426:	d118      	bne.n	801345a <USART6_IRQHandler+0x4e>
	{
		uint8_t rx_byte = huartx[4].Instance->RDR;		//Load received byte into temporary buffer
 8013428:	4b0f      	ldr	r3, [pc, #60]	; (8013468 <USART6_IRQHandler+0x5c>)
 801342a:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801342e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013430:	71fb      	strb	r3, [r7, #7]

		__HAL_UART_FLUSH_DRREGISTER(&huartx[4]); // Clear the buffer to prevent overrun
 8013432:	4b0d      	ldr	r3, [pc, #52]	; (8013468 <USART6_IRQHandler+0x5c>)
 8013434:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8013438:	4a0b      	ldr	r2, [pc, #44]	; (8013468 <USART6_IRQHandler+0x5c>)
 801343a:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801343e:	6992      	ldr	r2, [r2, #24]
 8013440:	f042 0208 	orr.w	r2, r2, #8
 8013444:	619a      	str	r2, [r3, #24]
 8013446:	4b08      	ldr	r3, [pc, #32]	; (8013468 <USART6_IRQHandler+0x5c>)
 8013448:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801344c:	4a06      	ldr	r2, [pc, #24]	; (8013468 <USART6_IRQHandler+0x5c>)
 801344e:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8013452:	6992      	ldr	r2, [r2, #24]
 8013454:	f042 0210 	orr.w	r2, r2, #16
 8013458:	619a      	str	r2, [r3, #24]

	}
	HAL_UART_IRQHandler(&huartx[4]);
 801345a:	4804      	ldr	r0, [pc, #16]	; (801346c <USART6_IRQHandler+0x60>)
 801345c:	f7f5 fe38 	bl	80090d0 <HAL_UART_IRQHandler>
}
 8013460:	bf00      	nop
 8013462:	3708      	adds	r7, #8
 8013464:	46bd      	mov	sp, r7
 8013466:	bd80      	pop	{r7, pc}
 8013468:	2002bf24 	.word	0x2002bf24
 801346c:	2002c0e4 	.word	0x2002c0e4

08013470 <DMA2_Stream6_IRQHandler>:

void DMA2_Stream6_IRQHandler(void)
{
 8013470:	b580      	push	{r7, lr}
 8013472:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_uart6_tx);
 8013474:	4802      	ldr	r0, [pc, #8]	; (8013480 <DMA2_Stream6_IRQHandler+0x10>)
 8013476:	f7ee f965 	bl	8001744 <HAL_DMA_IRQHandler>
}
 801347a:	bf00      	nop
 801347c:	bd80      	pop	{r7, pc}
 801347e:	bf00      	nop
 8013480:	2002bb98 	.word	0x2002bb98

08013484 <DMA2_Stream2_IRQHandler>:


void DMA2_Stream2_IRQHandler(void)
{
 8013484:	b580      	push	{r7, lr}
 8013486:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_uart6_rx);
 8013488:	4802      	ldr	r0, [pc, #8]	; (8013494 <DMA2_Stream2_IRQHandler+0x10>)
 801348a:	f7ee f95b 	bl	8001744 <HAL_DMA_IRQHandler>
}
 801348e:	bf00      	nop
 8013490:	bd80      	pop	{r7, pc}
 8013492:	bf00      	nop
 8013494:	2002bcb8 	.word	0x2002bcb8

08013498 <TIM3_IRQHandler>:

/**
 * @brief This function handles Timer 3 global interrupt.
 */
void TIM3_IRQHandler (void)
{
 8013498:	b580      	push	{r7, lr}
 801349a:	af00      	add	r7, sp, #0

	HAL_TIM_IRQHandler(&htim3);
 801349c:	4805      	ldr	r0, [pc, #20]	; (80134b4 <TIM3_IRQHandler+0x1c>)
 801349e:	f7f4 fcb1 	bl	8007e04 <HAL_TIM_IRQHandler>
	TIM3_Stop();
 80134a2:	f7fd f9ff 	bl	80108a4 <TIM3_Stop>

	/* === Set flag to allow time update === */
	RTC_Flags.RTC_TimeReady=true;
 80134a6:	4b04      	ldr	r3, [pc, #16]	; (80134b8 <TIM3_IRQHandler+0x20>)
 80134a8:	2201      	movs	r2, #1
 80134aa:	70da      	strb	r2, [r3, #3]

	/* === Statemachine for displaying information on LCD === */

	TIM3_Start();
 80134ac:	f7fd fa04 	bl	80108b8 <TIM3_Start>
}
 80134b0:	bf00      	nop
 80134b2:	bd80      	pop	{r7, pc}
 80134b4:	2002b340 	.word	0x2002b340
 80134b8:	20020d70 	.word	0x20020d70

080134bc <TIM4_IRQHandler>:

/**
 * @brief This function handles Timer 4 global interrupt.
 */
void TIM4_IRQHandler (void)
{
 80134bc:	b580      	push	{r7, lr}
 80134be:	af00      	add	r7, sp, #0

	HAL_TIM_IRQHandler(&htim3);
 80134c0:	4805      	ldr	r0, [pc, #20]	; (80134d8 <TIM4_IRQHandler+0x1c>)
 80134c2:	f7f4 fc9f 	bl	8007e04 <HAL_TIM_IRQHandler>
	TIM4_Stop();
 80134c6:	f7fd fa01 	bl	80108cc <TIM4_Stop>

	/* === Set flag to allow time update === */
	RTC_Flags.RTC_TimeReady=true;
 80134ca:	4b04      	ldr	r3, [pc, #16]	; (80134dc <TIM4_IRQHandler+0x20>)
 80134cc:	2201      	movs	r2, #1
 80134ce:	70da      	strb	r2, [r3, #3]

	/* === Statemachine for displaying information on LCD === */

	TIM4_Start();
 80134d0:	f7fd fa06 	bl	80108e0 <TIM4_Start>
}
 80134d4:	bf00      	nop
 80134d6:	bd80      	pop	{r7, pc}
 80134d8:	2002b340 	.word	0x2002b340
 80134dc:	20020d70 	.word	0x20020d70

080134e0 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80134e0:	b480      	push	{r7}
 80134e2:	b083      	sub	sp, #12
 80134e4:	af00      	add	r7, sp, #0
 80134e6:	6078      	str	r0, [r7, #4]
	{
		//debug = Config_RX_Buffer[0];

	}

	__HAL_UART_FLUSH_DRREGISTER(huart); // Clear the buffer to prevent overrun
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	681b      	ldr	r3, [r3, #0]
 80134ec:	687a      	ldr	r2, [r7, #4]
 80134ee:	6812      	ldr	r2, [r2, #0]
 80134f0:	6992      	ldr	r2, [r2, #24]
 80134f2:	f042 0208 	orr.w	r2, r2, #8
 80134f6:	619a      	str	r2, [r3, #24]
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	681b      	ldr	r3, [r3, #0]
 80134fc:	687a      	ldr	r2, [r7, #4]
 80134fe:	6812      	ldr	r2, [r2, #0]
 8013500:	6992      	ldr	r2, [r2, #24]
 8013502:	f042 0210 	orr.w	r2, r2, #16
 8013506:	619a      	str	r2, [r3, #24]
}
 8013508:	bf00      	nop
 801350a:	370c      	adds	r7, #12
 801350c:	46bd      	mov	sp, r7
 801350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013512:	4770      	bx	lr

08013514 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8013514:	b480      	push	{r7}
 8013516:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8013518:	4a15      	ldr	r2, [pc, #84]	; (8013570 <SystemInit+0x5c>)
 801351a:	4b15      	ldr	r3, [pc, #84]	; (8013570 <SystemInit+0x5c>)
 801351c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013520:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8013524:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8013528:	4a12      	ldr	r2, [pc, #72]	; (8013574 <SystemInit+0x60>)
 801352a:	4b12      	ldr	r3, [pc, #72]	; (8013574 <SystemInit+0x60>)
 801352c:	681b      	ldr	r3, [r3, #0]
 801352e:	f043 0301 	orr.w	r3, r3, #1
 8013532:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8013534:	4b0f      	ldr	r3, [pc, #60]	; (8013574 <SystemInit+0x60>)
 8013536:	2200      	movs	r2, #0
 8013538:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 801353a:	490e      	ldr	r1, [pc, #56]	; (8013574 <SystemInit+0x60>)
 801353c:	4b0d      	ldr	r3, [pc, #52]	; (8013574 <SystemInit+0x60>)
 801353e:	681a      	ldr	r2, [r3, #0]
 8013540:	4b0d      	ldr	r3, [pc, #52]	; (8013578 <SystemInit+0x64>)
 8013542:	4013      	ands	r3, r2
 8013544:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8013546:	4b0b      	ldr	r3, [pc, #44]	; (8013574 <SystemInit+0x60>)
 8013548:	4a0c      	ldr	r2, [pc, #48]	; (801357c <SystemInit+0x68>)
 801354a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 801354c:	4a09      	ldr	r2, [pc, #36]	; (8013574 <SystemInit+0x60>)
 801354e:	4b09      	ldr	r3, [pc, #36]	; (8013574 <SystemInit+0x60>)
 8013550:	681b      	ldr	r3, [r3, #0]
 8013552:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8013556:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8013558:	4b06      	ldr	r3, [pc, #24]	; (8013574 <SystemInit+0x60>)
 801355a:	2200      	movs	r2, #0
 801355c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 801355e:	4b04      	ldr	r3, [pc, #16]	; (8013570 <SystemInit+0x5c>)
 8013560:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8013564:	609a      	str	r2, [r3, #8]
#endif
}
 8013566:	bf00      	nop
 8013568:	46bd      	mov	sp, r7
 801356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801356e:	4770      	bx	lr
 8013570:	e000ed00 	.word	0xe000ed00
 8013574:	40023800 	.word	0x40023800
 8013578:	fef6ffff 	.word	0xfef6ffff
 801357c:	24003010 	.word	0x24003010

08013580 <Delay>:

int status_timout = 0;
uint32_t systic = 0;

void Delay(uint32_t nTime)
{
 8013580:	b580      	push	{r7, lr}
 8013582:	b084      	sub	sp, #16
 8013584:	af00      	add	r7, sp, #0
 8013586:	6078      	str	r0, [r7, #4]
	uint32_t TimingDelay = time_now() + nTime;
 8013588:	f000 f81e 	bl	80135c8 <time_now>
 801358c:	4602      	mov	r2, r0
 801358e:	687b      	ldr	r3, [r7, #4]
 8013590:	4413      	add	r3, r2
 8013592:	60fb      	str	r3, [r7, #12]
	while(time_now() < TimingDelay)
 8013594:	bf00      	nop
 8013596:	f000 f817 	bl	80135c8 <time_now>
 801359a:	4602      	mov	r2, r0
 801359c:	68fb      	ldr	r3, [r7, #12]
 801359e:	429a      	cmp	r2, r3
 80135a0:	d3f9      	bcc.n	8013596 <Delay+0x16>
	{	
//		__WFI();
	}
}
 80135a2:	bf00      	nop
 80135a4:	3710      	adds	r7, #16
 80135a6:	46bd      	mov	sp, r7
 80135a8:	bd80      	pop	{r7, pc}
	...

080135ac <TimingDelay_Decrement>:

void TimingDelay_Decrement(void)
{	
 80135ac:	b480      	push	{r7}
 80135ae:	af00      	add	r7, sp, #0
	systic++;		// systic for the state machines.
 80135b0:	4b04      	ldr	r3, [pc, #16]	; (80135c4 <TimingDelay_Decrement+0x18>)
 80135b2:	681b      	ldr	r3, [r3, #0]
 80135b4:	3301      	adds	r3, #1
 80135b6:	4a03      	ldr	r2, [pc, #12]	; (80135c4 <TimingDelay_Decrement+0x18>)
 80135b8:	6013      	str	r3, [r2, #0]
#ifdef LF_TX_Capable
	LF_send_bits();
#endif
}
 80135ba:	bf00      	nop
 80135bc:	46bd      	mov	sp, r7
 80135be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135c2:	4770      	bx	lr
 80135c4:	20020738 	.word	0x20020738

080135c8 <time_now>:
		j = 0;
	}
}

uint32_t time_now(void)
{
 80135c8:	b480      	push	{r7}
 80135ca:	af00      	add	r7, sp, #0
	return systic;
 80135cc:	4b03      	ldr	r3, [pc, #12]	; (80135dc <time_now+0x14>)
 80135ce:	681b      	ldr	r3, [r3, #0]
}
 80135d0:	4618      	mov	r0, r3
 80135d2:	46bd      	mov	sp, r7
 80135d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135d8:	4770      	bx	lr
 80135da:	bf00      	nop
 80135dc:	20020738 	.word	0x20020738

080135e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80135e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8013618 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80135e4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80135e6:	e003      	b.n	80135f0 <LoopCopyDataInit>

080135e8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80135e8:	4b0c      	ldr	r3, [pc, #48]	; (801361c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80135ea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80135ec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80135ee:	3104      	adds	r1, #4

080135f0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80135f0:	480b      	ldr	r0, [pc, #44]	; (8013620 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80135f2:	4b0c      	ldr	r3, [pc, #48]	; (8013624 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80135f4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80135f6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80135f8:	d3f6      	bcc.n	80135e8 <CopyDataInit>
  ldr  r2, =_sbss
 80135fa:	4a0b      	ldr	r2, [pc, #44]	; (8013628 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80135fc:	e002      	b.n	8013604 <LoopFillZerobss>

080135fe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80135fe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8013600:	f842 3b04 	str.w	r3, [r2], #4

08013604 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8013604:	4b09      	ldr	r3, [pc, #36]	; (801362c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8013606:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8013608:	d3f9      	bcc.n	80135fe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 801360a:	f7ff ff83 	bl	8013514 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 801360e:	f000 f811 	bl	8013634 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8013612:	f7ff fcc3 	bl	8012f9c <main>
  bx  lr    
 8013616:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8013618:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 801361c:	08016964 	.word	0x08016964
  ldr  r0, =_sdata
 8013620:	20020000 	.word	0x20020000
  ldr  r3, =_edata
 8013624:	200205d4 	.word	0x200205d4
  ldr  r2, =_sbss
 8013628:	200205d8 	.word	0x200205d8
  ldr  r3, = _ebss
 801362c:	2002c1d4 	.word	0x2002c1d4

08013630 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8013630:	e7fe      	b.n	8013630 <ADC_IRQHandler>
	...

08013634 <__libc_init_array>:
 8013634:	b570      	push	{r4, r5, r6, lr}
 8013636:	4e0d      	ldr	r6, [pc, #52]	; (801366c <__libc_init_array+0x38>)
 8013638:	4c0d      	ldr	r4, [pc, #52]	; (8013670 <__libc_init_array+0x3c>)
 801363a:	1ba4      	subs	r4, r4, r6
 801363c:	10a4      	asrs	r4, r4, #2
 801363e:	2500      	movs	r5, #0
 8013640:	42a5      	cmp	r5, r4
 8013642:	d109      	bne.n	8013658 <__libc_init_array+0x24>
 8013644:	4e0b      	ldr	r6, [pc, #44]	; (8013674 <__libc_init_array+0x40>)
 8013646:	4c0c      	ldr	r4, [pc, #48]	; (8013678 <__libc_init_array+0x44>)
 8013648:	f000 fb90 	bl	8013d6c <_init>
 801364c:	1ba4      	subs	r4, r4, r6
 801364e:	10a4      	asrs	r4, r4, #2
 8013650:	2500      	movs	r5, #0
 8013652:	42a5      	cmp	r5, r4
 8013654:	d105      	bne.n	8013662 <__libc_init_array+0x2e>
 8013656:	bd70      	pop	{r4, r5, r6, pc}
 8013658:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801365c:	4798      	blx	r3
 801365e:	3501      	adds	r5, #1
 8013660:	e7ee      	b.n	8013640 <__libc_init_array+0xc>
 8013662:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013666:	4798      	blx	r3
 8013668:	3501      	adds	r5, #1
 801366a:	e7f2      	b.n	8013652 <__libc_init_array+0x1e>
 801366c:	0801695c 	.word	0x0801695c
 8013670:	0801695c 	.word	0x0801695c
 8013674:	0801695c 	.word	0x0801695c
 8013678:	08016960 	.word	0x08016960

0801367c <malloc>:
 801367c:	4b02      	ldr	r3, [pc, #8]	; (8013688 <malloc+0xc>)
 801367e:	4601      	mov	r1, r0
 8013680:	6818      	ldr	r0, [r3, #0]
 8013682:	f000 b80b 	b.w	801369c <_malloc_r>
 8013686:	bf00      	nop
 8013688:	200204e0 	.word	0x200204e0

0801368c <free>:
 801368c:	4b02      	ldr	r3, [pc, #8]	; (8013698 <free+0xc>)
 801368e:	4601      	mov	r1, r0
 8013690:	6818      	ldr	r0, [r3, #0]
 8013692:	f000 ba9f 	b.w	8013bd4 <_free_r>
 8013696:	bf00      	nop
 8013698:	200204e0 	.word	0x200204e0

0801369c <_malloc_r>:
 801369c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136a0:	f101 040b 	add.w	r4, r1, #11
 80136a4:	2c16      	cmp	r4, #22
 80136a6:	4681      	mov	r9, r0
 80136a8:	d907      	bls.n	80136ba <_malloc_r+0x1e>
 80136aa:	f034 0407 	bics.w	r4, r4, #7
 80136ae:	d505      	bpl.n	80136bc <_malloc_r+0x20>
 80136b0:	230c      	movs	r3, #12
 80136b2:	f8c9 3000 	str.w	r3, [r9]
 80136b6:	2600      	movs	r6, #0
 80136b8:	e131      	b.n	801391e <_malloc_r+0x282>
 80136ba:	2410      	movs	r4, #16
 80136bc:	428c      	cmp	r4, r1
 80136be:	d3f7      	bcc.n	80136b0 <_malloc_r+0x14>
 80136c0:	4648      	mov	r0, r9
 80136c2:	f000 fa0d 	bl	8013ae0 <__malloc_lock>
 80136c6:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80136ca:	4d9c      	ldr	r5, [pc, #624]	; (801393c <_malloc_r+0x2a0>)
 80136cc:	d236      	bcs.n	801373c <_malloc_r+0xa0>
 80136ce:	f104 0208 	add.w	r2, r4, #8
 80136d2:	442a      	add	r2, r5
 80136d4:	f1a2 0108 	sub.w	r1, r2, #8
 80136d8:	6856      	ldr	r6, [r2, #4]
 80136da:	428e      	cmp	r6, r1
 80136dc:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 80136e0:	d102      	bne.n	80136e8 <_malloc_r+0x4c>
 80136e2:	68d6      	ldr	r6, [r2, #12]
 80136e4:	42b2      	cmp	r2, r6
 80136e6:	d010      	beq.n	801370a <_malloc_r+0x6e>
 80136e8:	6873      	ldr	r3, [r6, #4]
 80136ea:	68f2      	ldr	r2, [r6, #12]
 80136ec:	68b1      	ldr	r1, [r6, #8]
 80136ee:	f023 0303 	bic.w	r3, r3, #3
 80136f2:	60ca      	str	r2, [r1, #12]
 80136f4:	4433      	add	r3, r6
 80136f6:	6091      	str	r1, [r2, #8]
 80136f8:	685a      	ldr	r2, [r3, #4]
 80136fa:	f042 0201 	orr.w	r2, r2, #1
 80136fe:	605a      	str	r2, [r3, #4]
 8013700:	4648      	mov	r0, r9
 8013702:	f000 f9f3 	bl	8013aec <__malloc_unlock>
 8013706:	3608      	adds	r6, #8
 8013708:	e109      	b.n	801391e <_malloc_r+0x282>
 801370a:	3302      	adds	r3, #2
 801370c:	4a8c      	ldr	r2, [pc, #560]	; (8013940 <_malloc_r+0x2a4>)
 801370e:	692e      	ldr	r6, [r5, #16]
 8013710:	4296      	cmp	r6, r2
 8013712:	4611      	mov	r1, r2
 8013714:	d06d      	beq.n	80137f2 <_malloc_r+0x156>
 8013716:	6870      	ldr	r0, [r6, #4]
 8013718:	f020 0003 	bic.w	r0, r0, #3
 801371c:	1b07      	subs	r7, r0, r4
 801371e:	2f0f      	cmp	r7, #15
 8013720:	dd47      	ble.n	80137b2 <_malloc_r+0x116>
 8013722:	1933      	adds	r3, r6, r4
 8013724:	f044 0401 	orr.w	r4, r4, #1
 8013728:	6074      	str	r4, [r6, #4]
 801372a:	616b      	str	r3, [r5, #20]
 801372c:	612b      	str	r3, [r5, #16]
 801372e:	60da      	str	r2, [r3, #12]
 8013730:	609a      	str	r2, [r3, #8]
 8013732:	f047 0201 	orr.w	r2, r7, #1
 8013736:	605a      	str	r2, [r3, #4]
 8013738:	5037      	str	r7, [r6, r0]
 801373a:	e7e1      	b.n	8013700 <_malloc_r+0x64>
 801373c:	0a63      	lsrs	r3, r4, #9
 801373e:	d02a      	beq.n	8013796 <_malloc_r+0xfa>
 8013740:	2b04      	cmp	r3, #4
 8013742:	d812      	bhi.n	801376a <_malloc_r+0xce>
 8013744:	09a3      	lsrs	r3, r4, #6
 8013746:	3338      	adds	r3, #56	; 0x38
 8013748:	1c5a      	adds	r2, r3, #1
 801374a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 801374e:	f1a2 0008 	sub.w	r0, r2, #8
 8013752:	6856      	ldr	r6, [r2, #4]
 8013754:	4286      	cmp	r6, r0
 8013756:	d006      	beq.n	8013766 <_malloc_r+0xca>
 8013758:	6872      	ldr	r2, [r6, #4]
 801375a:	f022 0203 	bic.w	r2, r2, #3
 801375e:	1b11      	subs	r1, r2, r4
 8013760:	290f      	cmp	r1, #15
 8013762:	dd1c      	ble.n	801379e <_malloc_r+0x102>
 8013764:	3b01      	subs	r3, #1
 8013766:	3301      	adds	r3, #1
 8013768:	e7d0      	b.n	801370c <_malloc_r+0x70>
 801376a:	2b14      	cmp	r3, #20
 801376c:	d801      	bhi.n	8013772 <_malloc_r+0xd6>
 801376e:	335b      	adds	r3, #91	; 0x5b
 8013770:	e7ea      	b.n	8013748 <_malloc_r+0xac>
 8013772:	2b54      	cmp	r3, #84	; 0x54
 8013774:	d802      	bhi.n	801377c <_malloc_r+0xe0>
 8013776:	0b23      	lsrs	r3, r4, #12
 8013778:	336e      	adds	r3, #110	; 0x6e
 801377a:	e7e5      	b.n	8013748 <_malloc_r+0xac>
 801377c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8013780:	d802      	bhi.n	8013788 <_malloc_r+0xec>
 8013782:	0be3      	lsrs	r3, r4, #15
 8013784:	3377      	adds	r3, #119	; 0x77
 8013786:	e7df      	b.n	8013748 <_malloc_r+0xac>
 8013788:	f240 5254 	movw	r2, #1364	; 0x554
 801378c:	4293      	cmp	r3, r2
 801378e:	d804      	bhi.n	801379a <_malloc_r+0xfe>
 8013790:	0ca3      	lsrs	r3, r4, #18
 8013792:	337c      	adds	r3, #124	; 0x7c
 8013794:	e7d8      	b.n	8013748 <_malloc_r+0xac>
 8013796:	233f      	movs	r3, #63	; 0x3f
 8013798:	e7d6      	b.n	8013748 <_malloc_r+0xac>
 801379a:	237e      	movs	r3, #126	; 0x7e
 801379c:	e7d4      	b.n	8013748 <_malloc_r+0xac>
 801379e:	2900      	cmp	r1, #0
 80137a0:	68f1      	ldr	r1, [r6, #12]
 80137a2:	db04      	blt.n	80137ae <_malloc_r+0x112>
 80137a4:	68b3      	ldr	r3, [r6, #8]
 80137a6:	60d9      	str	r1, [r3, #12]
 80137a8:	608b      	str	r3, [r1, #8]
 80137aa:	18b3      	adds	r3, r6, r2
 80137ac:	e7a4      	b.n	80136f8 <_malloc_r+0x5c>
 80137ae:	460e      	mov	r6, r1
 80137b0:	e7d0      	b.n	8013754 <_malloc_r+0xb8>
 80137b2:	2f00      	cmp	r7, #0
 80137b4:	616a      	str	r2, [r5, #20]
 80137b6:	612a      	str	r2, [r5, #16]
 80137b8:	db05      	blt.n	80137c6 <_malloc_r+0x12a>
 80137ba:	4430      	add	r0, r6
 80137bc:	6843      	ldr	r3, [r0, #4]
 80137be:	f043 0301 	orr.w	r3, r3, #1
 80137c2:	6043      	str	r3, [r0, #4]
 80137c4:	e79c      	b.n	8013700 <_malloc_r+0x64>
 80137c6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80137ca:	d244      	bcs.n	8013856 <_malloc_r+0x1ba>
 80137cc:	08c0      	lsrs	r0, r0, #3
 80137ce:	1087      	asrs	r7, r0, #2
 80137d0:	2201      	movs	r2, #1
 80137d2:	fa02 f707 	lsl.w	r7, r2, r7
 80137d6:	686a      	ldr	r2, [r5, #4]
 80137d8:	3001      	adds	r0, #1
 80137da:	433a      	orrs	r2, r7
 80137dc:	606a      	str	r2, [r5, #4]
 80137de:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80137e2:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 80137e6:	60b7      	str	r7, [r6, #8]
 80137e8:	3a08      	subs	r2, #8
 80137ea:	60f2      	str	r2, [r6, #12]
 80137ec:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 80137f0:	60fe      	str	r6, [r7, #12]
 80137f2:	2001      	movs	r0, #1
 80137f4:	109a      	asrs	r2, r3, #2
 80137f6:	fa00 f202 	lsl.w	r2, r0, r2
 80137fa:	6868      	ldr	r0, [r5, #4]
 80137fc:	4282      	cmp	r2, r0
 80137fe:	f200 80a1 	bhi.w	8013944 <_malloc_r+0x2a8>
 8013802:	4202      	tst	r2, r0
 8013804:	d106      	bne.n	8013814 <_malloc_r+0x178>
 8013806:	f023 0303 	bic.w	r3, r3, #3
 801380a:	0052      	lsls	r2, r2, #1
 801380c:	4202      	tst	r2, r0
 801380e:	f103 0304 	add.w	r3, r3, #4
 8013812:	d0fa      	beq.n	801380a <_malloc_r+0x16e>
 8013814:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8013818:	46e0      	mov	r8, ip
 801381a:	469e      	mov	lr, r3
 801381c:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8013820:	4546      	cmp	r6, r8
 8013822:	d153      	bne.n	80138cc <_malloc_r+0x230>
 8013824:	f10e 0e01 	add.w	lr, lr, #1
 8013828:	f01e 0f03 	tst.w	lr, #3
 801382c:	f108 0808 	add.w	r8, r8, #8
 8013830:	d1f4      	bne.n	801381c <_malloc_r+0x180>
 8013832:	0798      	lsls	r0, r3, #30
 8013834:	d179      	bne.n	801392a <_malloc_r+0x28e>
 8013836:	686b      	ldr	r3, [r5, #4]
 8013838:	ea23 0302 	bic.w	r3, r3, r2
 801383c:	606b      	str	r3, [r5, #4]
 801383e:	6868      	ldr	r0, [r5, #4]
 8013840:	0052      	lsls	r2, r2, #1
 8013842:	4282      	cmp	r2, r0
 8013844:	d87e      	bhi.n	8013944 <_malloc_r+0x2a8>
 8013846:	2a00      	cmp	r2, #0
 8013848:	d07c      	beq.n	8013944 <_malloc_r+0x2a8>
 801384a:	4673      	mov	r3, lr
 801384c:	4202      	tst	r2, r0
 801384e:	d1e1      	bne.n	8013814 <_malloc_r+0x178>
 8013850:	3304      	adds	r3, #4
 8013852:	0052      	lsls	r2, r2, #1
 8013854:	e7fa      	b.n	801384c <_malloc_r+0x1b0>
 8013856:	0a42      	lsrs	r2, r0, #9
 8013858:	2a04      	cmp	r2, #4
 801385a:	d815      	bhi.n	8013888 <_malloc_r+0x1ec>
 801385c:	0982      	lsrs	r2, r0, #6
 801385e:	3238      	adds	r2, #56	; 0x38
 8013860:	1c57      	adds	r7, r2, #1
 8013862:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8013866:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 801386a:	45be      	cmp	lr, r7
 801386c:	d126      	bne.n	80138bc <_malloc_r+0x220>
 801386e:	2001      	movs	r0, #1
 8013870:	1092      	asrs	r2, r2, #2
 8013872:	fa00 f202 	lsl.w	r2, r0, r2
 8013876:	6868      	ldr	r0, [r5, #4]
 8013878:	4310      	orrs	r0, r2
 801387a:	6068      	str	r0, [r5, #4]
 801387c:	f8c6 e00c 	str.w	lr, [r6, #12]
 8013880:	60b7      	str	r7, [r6, #8]
 8013882:	f8ce 6008 	str.w	r6, [lr, #8]
 8013886:	e7b3      	b.n	80137f0 <_malloc_r+0x154>
 8013888:	2a14      	cmp	r2, #20
 801388a:	d801      	bhi.n	8013890 <_malloc_r+0x1f4>
 801388c:	325b      	adds	r2, #91	; 0x5b
 801388e:	e7e7      	b.n	8013860 <_malloc_r+0x1c4>
 8013890:	2a54      	cmp	r2, #84	; 0x54
 8013892:	d802      	bhi.n	801389a <_malloc_r+0x1fe>
 8013894:	0b02      	lsrs	r2, r0, #12
 8013896:	326e      	adds	r2, #110	; 0x6e
 8013898:	e7e2      	b.n	8013860 <_malloc_r+0x1c4>
 801389a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 801389e:	d802      	bhi.n	80138a6 <_malloc_r+0x20a>
 80138a0:	0bc2      	lsrs	r2, r0, #15
 80138a2:	3277      	adds	r2, #119	; 0x77
 80138a4:	e7dc      	b.n	8013860 <_malloc_r+0x1c4>
 80138a6:	f240 5754 	movw	r7, #1364	; 0x554
 80138aa:	42ba      	cmp	r2, r7
 80138ac:	bf9a      	itte	ls
 80138ae:	0c82      	lsrls	r2, r0, #18
 80138b0:	327c      	addls	r2, #124	; 0x7c
 80138b2:	227e      	movhi	r2, #126	; 0x7e
 80138b4:	e7d4      	b.n	8013860 <_malloc_r+0x1c4>
 80138b6:	68bf      	ldr	r7, [r7, #8]
 80138b8:	45be      	cmp	lr, r7
 80138ba:	d004      	beq.n	80138c6 <_malloc_r+0x22a>
 80138bc:	687a      	ldr	r2, [r7, #4]
 80138be:	f022 0203 	bic.w	r2, r2, #3
 80138c2:	4290      	cmp	r0, r2
 80138c4:	d3f7      	bcc.n	80138b6 <_malloc_r+0x21a>
 80138c6:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 80138ca:	e7d7      	b.n	801387c <_malloc_r+0x1e0>
 80138cc:	6870      	ldr	r0, [r6, #4]
 80138ce:	68f7      	ldr	r7, [r6, #12]
 80138d0:	f020 0003 	bic.w	r0, r0, #3
 80138d4:	eba0 0a04 	sub.w	sl, r0, r4
 80138d8:	f1ba 0f0f 	cmp.w	sl, #15
 80138dc:	dd10      	ble.n	8013900 <_malloc_r+0x264>
 80138de:	68b2      	ldr	r2, [r6, #8]
 80138e0:	1933      	adds	r3, r6, r4
 80138e2:	f044 0401 	orr.w	r4, r4, #1
 80138e6:	6074      	str	r4, [r6, #4]
 80138e8:	60d7      	str	r7, [r2, #12]
 80138ea:	60ba      	str	r2, [r7, #8]
 80138ec:	f04a 0201 	orr.w	r2, sl, #1
 80138f0:	616b      	str	r3, [r5, #20]
 80138f2:	612b      	str	r3, [r5, #16]
 80138f4:	60d9      	str	r1, [r3, #12]
 80138f6:	6099      	str	r1, [r3, #8]
 80138f8:	605a      	str	r2, [r3, #4]
 80138fa:	f846 a000 	str.w	sl, [r6, r0]
 80138fe:	e6ff      	b.n	8013700 <_malloc_r+0x64>
 8013900:	f1ba 0f00 	cmp.w	sl, #0
 8013904:	db0f      	blt.n	8013926 <_malloc_r+0x28a>
 8013906:	4430      	add	r0, r6
 8013908:	6843      	ldr	r3, [r0, #4]
 801390a:	f043 0301 	orr.w	r3, r3, #1
 801390e:	6043      	str	r3, [r0, #4]
 8013910:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8013914:	4648      	mov	r0, r9
 8013916:	60df      	str	r7, [r3, #12]
 8013918:	60bb      	str	r3, [r7, #8]
 801391a:	f000 f8e7 	bl	8013aec <__malloc_unlock>
 801391e:	4630      	mov	r0, r6
 8013920:	b003      	add	sp, #12
 8013922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013926:	463e      	mov	r6, r7
 8013928:	e77a      	b.n	8013820 <_malloc_r+0x184>
 801392a:	f85c 0908 	ldr.w	r0, [ip], #-8
 801392e:	4584      	cmp	ip, r0
 8013930:	f103 33ff 	add.w	r3, r3, #4294967295
 8013934:	f43f af7d 	beq.w	8013832 <_malloc_r+0x196>
 8013938:	e781      	b.n	801383e <_malloc_r+0x1a2>
 801393a:	bf00      	nop
 801393c:	200200d0 	.word	0x200200d0
 8013940:	200200d8 	.word	0x200200d8
 8013944:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8013948:	f8db 6004 	ldr.w	r6, [fp, #4]
 801394c:	f026 0603 	bic.w	r6, r6, #3
 8013950:	42b4      	cmp	r4, r6
 8013952:	d803      	bhi.n	801395c <_malloc_r+0x2c0>
 8013954:	1b33      	subs	r3, r6, r4
 8013956:	2b0f      	cmp	r3, #15
 8013958:	f300 8096 	bgt.w	8013a88 <_malloc_r+0x3ec>
 801395c:	4a4f      	ldr	r2, [pc, #316]	; (8013a9c <_malloc_r+0x400>)
 801395e:	6817      	ldr	r7, [r2, #0]
 8013960:	4a4f      	ldr	r2, [pc, #316]	; (8013aa0 <_malloc_r+0x404>)
 8013962:	6811      	ldr	r1, [r2, #0]
 8013964:	3710      	adds	r7, #16
 8013966:	3101      	adds	r1, #1
 8013968:	eb0b 0306 	add.w	r3, fp, r6
 801396c:	4427      	add	r7, r4
 801396e:	d005      	beq.n	801397c <_malloc_r+0x2e0>
 8013970:	494c      	ldr	r1, [pc, #304]	; (8013aa4 <_malloc_r+0x408>)
 8013972:	3901      	subs	r1, #1
 8013974:	440f      	add	r7, r1
 8013976:	3101      	adds	r1, #1
 8013978:	4249      	negs	r1, r1
 801397a:	400f      	ands	r7, r1
 801397c:	4639      	mov	r1, r7
 801397e:	4648      	mov	r0, r9
 8013980:	9201      	str	r2, [sp, #4]
 8013982:	9300      	str	r3, [sp, #0]
 8013984:	f000 f8b8 	bl	8013af8 <_sbrk_r>
 8013988:	f1b0 3fff 	cmp.w	r0, #4294967295
 801398c:	4680      	mov	r8, r0
 801398e:	d056      	beq.n	8013a3e <_malloc_r+0x3a2>
 8013990:	9b00      	ldr	r3, [sp, #0]
 8013992:	9a01      	ldr	r2, [sp, #4]
 8013994:	4283      	cmp	r3, r0
 8013996:	d901      	bls.n	801399c <_malloc_r+0x300>
 8013998:	45ab      	cmp	fp, r5
 801399a:	d150      	bne.n	8013a3e <_malloc_r+0x3a2>
 801399c:	4842      	ldr	r0, [pc, #264]	; (8013aa8 <_malloc_r+0x40c>)
 801399e:	6801      	ldr	r1, [r0, #0]
 80139a0:	4543      	cmp	r3, r8
 80139a2:	eb07 0e01 	add.w	lr, r7, r1
 80139a6:	f8c0 e000 	str.w	lr, [r0]
 80139aa:	4940      	ldr	r1, [pc, #256]	; (8013aac <_malloc_r+0x410>)
 80139ac:	4682      	mov	sl, r0
 80139ae:	d113      	bne.n	80139d8 <_malloc_r+0x33c>
 80139b0:	420b      	tst	r3, r1
 80139b2:	d111      	bne.n	80139d8 <_malloc_r+0x33c>
 80139b4:	68ab      	ldr	r3, [r5, #8]
 80139b6:	443e      	add	r6, r7
 80139b8:	f046 0601 	orr.w	r6, r6, #1
 80139bc:	605e      	str	r6, [r3, #4]
 80139be:	4a3c      	ldr	r2, [pc, #240]	; (8013ab0 <_malloc_r+0x414>)
 80139c0:	f8da 3000 	ldr.w	r3, [sl]
 80139c4:	6811      	ldr	r1, [r2, #0]
 80139c6:	428b      	cmp	r3, r1
 80139c8:	bf88      	it	hi
 80139ca:	6013      	strhi	r3, [r2, #0]
 80139cc:	4a39      	ldr	r2, [pc, #228]	; (8013ab4 <_malloc_r+0x418>)
 80139ce:	6811      	ldr	r1, [r2, #0]
 80139d0:	428b      	cmp	r3, r1
 80139d2:	bf88      	it	hi
 80139d4:	6013      	strhi	r3, [r2, #0]
 80139d6:	e032      	b.n	8013a3e <_malloc_r+0x3a2>
 80139d8:	6810      	ldr	r0, [r2, #0]
 80139da:	3001      	adds	r0, #1
 80139dc:	bf1b      	ittet	ne
 80139de:	eba8 0303 	subne.w	r3, r8, r3
 80139e2:	4473      	addne	r3, lr
 80139e4:	f8c2 8000 	streq.w	r8, [r2]
 80139e8:	f8ca 3000 	strne.w	r3, [sl]
 80139ec:	f018 0007 	ands.w	r0, r8, #7
 80139f0:	bf1c      	itt	ne
 80139f2:	f1c0 0008 	rsbne	r0, r0, #8
 80139f6:	4480      	addne	r8, r0
 80139f8:	4b2a      	ldr	r3, [pc, #168]	; (8013aa4 <_malloc_r+0x408>)
 80139fa:	4447      	add	r7, r8
 80139fc:	4418      	add	r0, r3
 80139fe:	400f      	ands	r7, r1
 8013a00:	1bc7      	subs	r7, r0, r7
 8013a02:	4639      	mov	r1, r7
 8013a04:	4648      	mov	r0, r9
 8013a06:	f000 f877 	bl	8013af8 <_sbrk_r>
 8013a0a:	1c43      	adds	r3, r0, #1
 8013a0c:	bf08      	it	eq
 8013a0e:	4640      	moveq	r0, r8
 8013a10:	f8da 3000 	ldr.w	r3, [sl]
 8013a14:	f8c5 8008 	str.w	r8, [r5, #8]
 8013a18:	bf08      	it	eq
 8013a1a:	2700      	moveq	r7, #0
 8013a1c:	eba0 0008 	sub.w	r0, r0, r8
 8013a20:	443b      	add	r3, r7
 8013a22:	4407      	add	r7, r0
 8013a24:	f047 0701 	orr.w	r7, r7, #1
 8013a28:	45ab      	cmp	fp, r5
 8013a2a:	f8ca 3000 	str.w	r3, [sl]
 8013a2e:	f8c8 7004 	str.w	r7, [r8, #4]
 8013a32:	d0c4      	beq.n	80139be <_malloc_r+0x322>
 8013a34:	2e0f      	cmp	r6, #15
 8013a36:	d810      	bhi.n	8013a5a <_malloc_r+0x3be>
 8013a38:	2301      	movs	r3, #1
 8013a3a:	f8c8 3004 	str.w	r3, [r8, #4]
 8013a3e:	68ab      	ldr	r3, [r5, #8]
 8013a40:	685a      	ldr	r2, [r3, #4]
 8013a42:	f022 0203 	bic.w	r2, r2, #3
 8013a46:	4294      	cmp	r4, r2
 8013a48:	eba2 0304 	sub.w	r3, r2, r4
 8013a4c:	d801      	bhi.n	8013a52 <_malloc_r+0x3b6>
 8013a4e:	2b0f      	cmp	r3, #15
 8013a50:	dc1a      	bgt.n	8013a88 <_malloc_r+0x3ec>
 8013a52:	4648      	mov	r0, r9
 8013a54:	f000 f84a 	bl	8013aec <__malloc_unlock>
 8013a58:	e62d      	b.n	80136b6 <_malloc_r+0x1a>
 8013a5a:	f8db 3004 	ldr.w	r3, [fp, #4]
 8013a5e:	3e0c      	subs	r6, #12
 8013a60:	f026 0607 	bic.w	r6, r6, #7
 8013a64:	f003 0301 	and.w	r3, r3, #1
 8013a68:	4333      	orrs	r3, r6
 8013a6a:	f8cb 3004 	str.w	r3, [fp, #4]
 8013a6e:	eb0b 0306 	add.w	r3, fp, r6
 8013a72:	2205      	movs	r2, #5
 8013a74:	2e0f      	cmp	r6, #15
 8013a76:	605a      	str	r2, [r3, #4]
 8013a78:	609a      	str	r2, [r3, #8]
 8013a7a:	d9a0      	bls.n	80139be <_malloc_r+0x322>
 8013a7c:	f10b 0108 	add.w	r1, fp, #8
 8013a80:	4648      	mov	r0, r9
 8013a82:	f000 f8a7 	bl	8013bd4 <_free_r>
 8013a86:	e79a      	b.n	80139be <_malloc_r+0x322>
 8013a88:	68ae      	ldr	r6, [r5, #8]
 8013a8a:	f044 0201 	orr.w	r2, r4, #1
 8013a8e:	4434      	add	r4, r6
 8013a90:	f043 0301 	orr.w	r3, r3, #1
 8013a94:	6072      	str	r2, [r6, #4]
 8013a96:	60ac      	str	r4, [r5, #8]
 8013a98:	6063      	str	r3, [r4, #4]
 8013a9a:	e631      	b.n	8013700 <_malloc_r+0x64>
 8013a9c:	2002076c 	.word	0x2002076c
 8013aa0:	200204d8 	.word	0x200204d8
 8013aa4:	00001000 	.word	0x00001000
 8013aa8:	2002073c 	.word	0x2002073c
 8013aac:	00000fff 	.word	0x00000fff
 8013ab0:	20020764 	.word	0x20020764
 8013ab4:	20020768 	.word	0x20020768

08013ab8 <memcpy>:
 8013ab8:	b510      	push	{r4, lr}
 8013aba:	1e43      	subs	r3, r0, #1
 8013abc:	440a      	add	r2, r1
 8013abe:	4291      	cmp	r1, r2
 8013ac0:	d100      	bne.n	8013ac4 <memcpy+0xc>
 8013ac2:	bd10      	pop	{r4, pc}
 8013ac4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013ac8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013acc:	e7f7      	b.n	8013abe <memcpy+0x6>

08013ace <memset>:
 8013ace:	4402      	add	r2, r0
 8013ad0:	4603      	mov	r3, r0
 8013ad2:	4293      	cmp	r3, r2
 8013ad4:	d100      	bne.n	8013ad8 <memset+0xa>
 8013ad6:	4770      	bx	lr
 8013ad8:	f803 1b01 	strb.w	r1, [r3], #1
 8013adc:	e7f9      	b.n	8013ad2 <memset+0x4>
	...

08013ae0 <__malloc_lock>:
 8013ae0:	4801      	ldr	r0, [pc, #4]	; (8013ae8 <__malloc_lock+0x8>)
 8013ae2:	f000 b933 	b.w	8013d4c <__retarget_lock_acquire_recursive>
 8013ae6:	bf00      	nop
 8013ae8:	2002c1c8 	.word	0x2002c1c8

08013aec <__malloc_unlock>:
 8013aec:	4801      	ldr	r0, [pc, #4]	; (8013af4 <__malloc_unlock+0x8>)
 8013aee:	f000 b92e 	b.w	8013d4e <__retarget_lock_release_recursive>
 8013af2:	bf00      	nop
 8013af4:	2002c1c8 	.word	0x2002c1c8

08013af8 <_sbrk_r>:
 8013af8:	b538      	push	{r3, r4, r5, lr}
 8013afa:	4c06      	ldr	r4, [pc, #24]	; (8013b14 <_sbrk_r+0x1c>)
 8013afc:	2300      	movs	r3, #0
 8013afe:	4605      	mov	r5, r0
 8013b00:	4608      	mov	r0, r1
 8013b02:	6023      	str	r3, [r4, #0]
 8013b04:	f000 f924 	bl	8013d50 <_sbrk>
 8013b08:	1c43      	adds	r3, r0, #1
 8013b0a:	d102      	bne.n	8013b12 <_sbrk_r+0x1a>
 8013b0c:	6823      	ldr	r3, [r4, #0]
 8013b0e:	b103      	cbz	r3, 8013b12 <_sbrk_r+0x1a>
 8013b10:	602b      	str	r3, [r5, #0]
 8013b12:	bd38      	pop	{r3, r4, r5, pc}
 8013b14:	2002c1d0 	.word	0x2002c1d0

08013b18 <strcpy>:
 8013b18:	4603      	mov	r3, r0
 8013b1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013b1e:	f803 2b01 	strb.w	r2, [r3], #1
 8013b22:	2a00      	cmp	r2, #0
 8013b24:	d1f9      	bne.n	8013b1a <strcpy+0x2>
 8013b26:	4770      	bx	lr

08013b28 <_malloc_trim_r>:
 8013b28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013b2c:	4f25      	ldr	r7, [pc, #148]	; (8013bc4 <_malloc_trim_r+0x9c>)
 8013b2e:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8013bd0 <_malloc_trim_r+0xa8>
 8013b32:	4689      	mov	r9, r1
 8013b34:	4606      	mov	r6, r0
 8013b36:	f7ff ffd3 	bl	8013ae0 <__malloc_lock>
 8013b3a:	68bb      	ldr	r3, [r7, #8]
 8013b3c:	685d      	ldr	r5, [r3, #4]
 8013b3e:	f1a8 0411 	sub.w	r4, r8, #17
 8013b42:	f025 0503 	bic.w	r5, r5, #3
 8013b46:	eba4 0409 	sub.w	r4, r4, r9
 8013b4a:	442c      	add	r4, r5
 8013b4c:	fbb4 f4f8 	udiv	r4, r4, r8
 8013b50:	3c01      	subs	r4, #1
 8013b52:	fb08 f404 	mul.w	r4, r8, r4
 8013b56:	4544      	cmp	r4, r8
 8013b58:	da05      	bge.n	8013b66 <_malloc_trim_r+0x3e>
 8013b5a:	4630      	mov	r0, r6
 8013b5c:	f7ff ffc6 	bl	8013aec <__malloc_unlock>
 8013b60:	2000      	movs	r0, #0
 8013b62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b66:	2100      	movs	r1, #0
 8013b68:	4630      	mov	r0, r6
 8013b6a:	f7ff ffc5 	bl	8013af8 <_sbrk_r>
 8013b6e:	68bb      	ldr	r3, [r7, #8]
 8013b70:	442b      	add	r3, r5
 8013b72:	4298      	cmp	r0, r3
 8013b74:	d1f1      	bne.n	8013b5a <_malloc_trim_r+0x32>
 8013b76:	4261      	negs	r1, r4
 8013b78:	4630      	mov	r0, r6
 8013b7a:	f7ff ffbd 	bl	8013af8 <_sbrk_r>
 8013b7e:	3001      	adds	r0, #1
 8013b80:	d110      	bne.n	8013ba4 <_malloc_trim_r+0x7c>
 8013b82:	2100      	movs	r1, #0
 8013b84:	4630      	mov	r0, r6
 8013b86:	f7ff ffb7 	bl	8013af8 <_sbrk_r>
 8013b8a:	68ba      	ldr	r2, [r7, #8]
 8013b8c:	1a83      	subs	r3, r0, r2
 8013b8e:	2b0f      	cmp	r3, #15
 8013b90:	dde3      	ble.n	8013b5a <_malloc_trim_r+0x32>
 8013b92:	490d      	ldr	r1, [pc, #52]	; (8013bc8 <_malloc_trim_r+0xa0>)
 8013b94:	6809      	ldr	r1, [r1, #0]
 8013b96:	1a40      	subs	r0, r0, r1
 8013b98:	490c      	ldr	r1, [pc, #48]	; (8013bcc <_malloc_trim_r+0xa4>)
 8013b9a:	f043 0301 	orr.w	r3, r3, #1
 8013b9e:	6008      	str	r0, [r1, #0]
 8013ba0:	6053      	str	r3, [r2, #4]
 8013ba2:	e7da      	b.n	8013b5a <_malloc_trim_r+0x32>
 8013ba4:	68bb      	ldr	r3, [r7, #8]
 8013ba6:	4a09      	ldr	r2, [pc, #36]	; (8013bcc <_malloc_trim_r+0xa4>)
 8013ba8:	1b2d      	subs	r5, r5, r4
 8013baa:	f045 0501 	orr.w	r5, r5, #1
 8013bae:	605d      	str	r5, [r3, #4]
 8013bb0:	6813      	ldr	r3, [r2, #0]
 8013bb2:	4630      	mov	r0, r6
 8013bb4:	1b1c      	subs	r4, r3, r4
 8013bb6:	6014      	str	r4, [r2, #0]
 8013bb8:	f7ff ff98 	bl	8013aec <__malloc_unlock>
 8013bbc:	2001      	movs	r0, #1
 8013bbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013bc2:	bf00      	nop
 8013bc4:	200200d0 	.word	0x200200d0
 8013bc8:	200204d8 	.word	0x200204d8
 8013bcc:	2002073c 	.word	0x2002073c
 8013bd0:	00001000 	.word	0x00001000

08013bd4 <_free_r>:
 8013bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013bd8:	4604      	mov	r4, r0
 8013bda:	4688      	mov	r8, r1
 8013bdc:	2900      	cmp	r1, #0
 8013bde:	f000 80ab 	beq.w	8013d38 <_free_r+0x164>
 8013be2:	f7ff ff7d 	bl	8013ae0 <__malloc_lock>
 8013be6:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8013bea:	4d54      	ldr	r5, [pc, #336]	; (8013d3c <_free_r+0x168>)
 8013bec:	f022 0001 	bic.w	r0, r2, #1
 8013bf0:	f1a8 0308 	sub.w	r3, r8, #8
 8013bf4:	181f      	adds	r7, r3, r0
 8013bf6:	68a9      	ldr	r1, [r5, #8]
 8013bf8:	687e      	ldr	r6, [r7, #4]
 8013bfa:	428f      	cmp	r7, r1
 8013bfc:	f026 0603 	bic.w	r6, r6, #3
 8013c00:	f002 0201 	and.w	r2, r2, #1
 8013c04:	d11b      	bne.n	8013c3e <_free_r+0x6a>
 8013c06:	4430      	add	r0, r6
 8013c08:	b93a      	cbnz	r2, 8013c1a <_free_r+0x46>
 8013c0a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8013c0e:	1a9b      	subs	r3, r3, r2
 8013c10:	4410      	add	r0, r2
 8013c12:	6899      	ldr	r1, [r3, #8]
 8013c14:	68da      	ldr	r2, [r3, #12]
 8013c16:	60ca      	str	r2, [r1, #12]
 8013c18:	6091      	str	r1, [r2, #8]
 8013c1a:	f040 0201 	orr.w	r2, r0, #1
 8013c1e:	605a      	str	r2, [r3, #4]
 8013c20:	60ab      	str	r3, [r5, #8]
 8013c22:	4b47      	ldr	r3, [pc, #284]	; (8013d40 <_free_r+0x16c>)
 8013c24:	681b      	ldr	r3, [r3, #0]
 8013c26:	4298      	cmp	r0, r3
 8013c28:	d304      	bcc.n	8013c34 <_free_r+0x60>
 8013c2a:	4b46      	ldr	r3, [pc, #280]	; (8013d44 <_free_r+0x170>)
 8013c2c:	4620      	mov	r0, r4
 8013c2e:	6819      	ldr	r1, [r3, #0]
 8013c30:	f7ff ff7a 	bl	8013b28 <_malloc_trim_r>
 8013c34:	4620      	mov	r0, r4
 8013c36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013c3a:	f7ff bf57 	b.w	8013aec <__malloc_unlock>
 8013c3e:	607e      	str	r6, [r7, #4]
 8013c40:	2a00      	cmp	r2, #0
 8013c42:	d139      	bne.n	8013cb8 <_free_r+0xe4>
 8013c44:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8013c48:	1a5b      	subs	r3, r3, r1
 8013c4a:	4408      	add	r0, r1
 8013c4c:	6899      	ldr	r1, [r3, #8]
 8013c4e:	f105 0e08 	add.w	lr, r5, #8
 8013c52:	4571      	cmp	r1, lr
 8013c54:	d032      	beq.n	8013cbc <_free_r+0xe8>
 8013c56:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8013c5a:	f8c1 e00c 	str.w	lr, [r1, #12]
 8013c5e:	f8ce 1008 	str.w	r1, [lr, #8]
 8013c62:	19b9      	adds	r1, r7, r6
 8013c64:	6849      	ldr	r1, [r1, #4]
 8013c66:	07c9      	lsls	r1, r1, #31
 8013c68:	d40a      	bmi.n	8013c80 <_free_r+0xac>
 8013c6a:	4430      	add	r0, r6
 8013c6c:	68b9      	ldr	r1, [r7, #8]
 8013c6e:	bb3a      	cbnz	r2, 8013cc0 <_free_r+0xec>
 8013c70:	4e35      	ldr	r6, [pc, #212]	; (8013d48 <_free_r+0x174>)
 8013c72:	42b1      	cmp	r1, r6
 8013c74:	d124      	bne.n	8013cc0 <_free_r+0xec>
 8013c76:	616b      	str	r3, [r5, #20]
 8013c78:	612b      	str	r3, [r5, #16]
 8013c7a:	2201      	movs	r2, #1
 8013c7c:	60d9      	str	r1, [r3, #12]
 8013c7e:	6099      	str	r1, [r3, #8]
 8013c80:	f040 0101 	orr.w	r1, r0, #1
 8013c84:	6059      	str	r1, [r3, #4]
 8013c86:	5018      	str	r0, [r3, r0]
 8013c88:	2a00      	cmp	r2, #0
 8013c8a:	d1d3      	bne.n	8013c34 <_free_r+0x60>
 8013c8c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8013c90:	d21a      	bcs.n	8013cc8 <_free_r+0xf4>
 8013c92:	08c0      	lsrs	r0, r0, #3
 8013c94:	1081      	asrs	r1, r0, #2
 8013c96:	2201      	movs	r2, #1
 8013c98:	408a      	lsls	r2, r1
 8013c9a:	6869      	ldr	r1, [r5, #4]
 8013c9c:	3001      	adds	r0, #1
 8013c9e:	430a      	orrs	r2, r1
 8013ca0:	606a      	str	r2, [r5, #4]
 8013ca2:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8013ca6:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8013caa:	6099      	str	r1, [r3, #8]
 8013cac:	3a08      	subs	r2, #8
 8013cae:	60da      	str	r2, [r3, #12]
 8013cb0:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8013cb4:	60cb      	str	r3, [r1, #12]
 8013cb6:	e7bd      	b.n	8013c34 <_free_r+0x60>
 8013cb8:	2200      	movs	r2, #0
 8013cba:	e7d2      	b.n	8013c62 <_free_r+0x8e>
 8013cbc:	2201      	movs	r2, #1
 8013cbe:	e7d0      	b.n	8013c62 <_free_r+0x8e>
 8013cc0:	68fe      	ldr	r6, [r7, #12]
 8013cc2:	60ce      	str	r6, [r1, #12]
 8013cc4:	60b1      	str	r1, [r6, #8]
 8013cc6:	e7db      	b.n	8013c80 <_free_r+0xac>
 8013cc8:	0a42      	lsrs	r2, r0, #9
 8013cca:	2a04      	cmp	r2, #4
 8013ccc:	d813      	bhi.n	8013cf6 <_free_r+0x122>
 8013cce:	0982      	lsrs	r2, r0, #6
 8013cd0:	3238      	adds	r2, #56	; 0x38
 8013cd2:	1c51      	adds	r1, r2, #1
 8013cd4:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8013cd8:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8013cdc:	428e      	cmp	r6, r1
 8013cde:	d124      	bne.n	8013d2a <_free_r+0x156>
 8013ce0:	2001      	movs	r0, #1
 8013ce2:	1092      	asrs	r2, r2, #2
 8013ce4:	fa00 f202 	lsl.w	r2, r0, r2
 8013ce8:	6868      	ldr	r0, [r5, #4]
 8013cea:	4302      	orrs	r2, r0
 8013cec:	606a      	str	r2, [r5, #4]
 8013cee:	60de      	str	r6, [r3, #12]
 8013cf0:	6099      	str	r1, [r3, #8]
 8013cf2:	60b3      	str	r3, [r6, #8]
 8013cf4:	e7de      	b.n	8013cb4 <_free_r+0xe0>
 8013cf6:	2a14      	cmp	r2, #20
 8013cf8:	d801      	bhi.n	8013cfe <_free_r+0x12a>
 8013cfa:	325b      	adds	r2, #91	; 0x5b
 8013cfc:	e7e9      	b.n	8013cd2 <_free_r+0xfe>
 8013cfe:	2a54      	cmp	r2, #84	; 0x54
 8013d00:	d802      	bhi.n	8013d08 <_free_r+0x134>
 8013d02:	0b02      	lsrs	r2, r0, #12
 8013d04:	326e      	adds	r2, #110	; 0x6e
 8013d06:	e7e4      	b.n	8013cd2 <_free_r+0xfe>
 8013d08:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8013d0c:	d802      	bhi.n	8013d14 <_free_r+0x140>
 8013d0e:	0bc2      	lsrs	r2, r0, #15
 8013d10:	3277      	adds	r2, #119	; 0x77
 8013d12:	e7de      	b.n	8013cd2 <_free_r+0xfe>
 8013d14:	f240 5154 	movw	r1, #1364	; 0x554
 8013d18:	428a      	cmp	r2, r1
 8013d1a:	bf9a      	itte	ls
 8013d1c:	0c82      	lsrls	r2, r0, #18
 8013d1e:	327c      	addls	r2, #124	; 0x7c
 8013d20:	227e      	movhi	r2, #126	; 0x7e
 8013d22:	e7d6      	b.n	8013cd2 <_free_r+0xfe>
 8013d24:	6889      	ldr	r1, [r1, #8]
 8013d26:	428e      	cmp	r6, r1
 8013d28:	d004      	beq.n	8013d34 <_free_r+0x160>
 8013d2a:	684a      	ldr	r2, [r1, #4]
 8013d2c:	f022 0203 	bic.w	r2, r2, #3
 8013d30:	4290      	cmp	r0, r2
 8013d32:	d3f7      	bcc.n	8013d24 <_free_r+0x150>
 8013d34:	68ce      	ldr	r6, [r1, #12]
 8013d36:	e7da      	b.n	8013cee <_free_r+0x11a>
 8013d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d3c:	200200d0 	.word	0x200200d0
 8013d40:	200204dc 	.word	0x200204dc
 8013d44:	2002076c 	.word	0x2002076c
 8013d48:	200200d8 	.word	0x200200d8

08013d4c <__retarget_lock_acquire_recursive>:
 8013d4c:	4770      	bx	lr

08013d4e <__retarget_lock_release_recursive>:
 8013d4e:	4770      	bx	lr

08013d50 <_sbrk>:
 8013d50:	4b04      	ldr	r3, [pc, #16]	; (8013d64 <_sbrk+0x14>)
 8013d52:	6819      	ldr	r1, [r3, #0]
 8013d54:	4602      	mov	r2, r0
 8013d56:	b909      	cbnz	r1, 8013d5c <_sbrk+0xc>
 8013d58:	4903      	ldr	r1, [pc, #12]	; (8013d68 <_sbrk+0x18>)
 8013d5a:	6019      	str	r1, [r3, #0]
 8013d5c:	6818      	ldr	r0, [r3, #0]
 8013d5e:	4402      	add	r2, r0
 8013d60:	601a      	str	r2, [r3, #0]
 8013d62:	4770      	bx	lr
 8013d64:	20020770 	.word	0x20020770
 8013d68:	2002c1d4 	.word	0x2002c1d4

08013d6c <_init>:
 8013d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d6e:	bf00      	nop
 8013d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013d72:	bc08      	pop	{r3}
 8013d74:	469e      	mov	lr, r3
 8013d76:	4770      	bx	lr

08013d78 <_fini>:
 8013d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d7a:	bf00      	nop
 8013d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013d7e:	bc08      	pop	{r3}
 8013d80:	469e      	mov	lr, r3
 8013d82:	4770      	bx	lr
