###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       109171   # Number of WRITE/WRITEP commands
num_reads_done                 =      1147738   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       912788   # Number of read row buffer hits
num_read_cmds                  =      1147739   # Number of READ/READP commands
num_writes_done                =       109174   # Number of read requests issued
num_write_row_hits             =        67948   # Number of write row buffer hits
num_act_cmds                   =       277614   # Number of ACT commands
num_pre_cmds                   =       277587   # Number of PRE commands
num_ondemand_pres              =       253228   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9503132   # Cyles of rank active rank.0
rank_active_cycles.1           =      9288028   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       496868   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       711972   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1181441   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        26022   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8617   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4152   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4825   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3731   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1714   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2058   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1699   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          651   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22013   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =           25   # Write cmd latency (cycles)
write_latency[40-59]           =           42   # Write cmd latency (cycles)
write_latency[60-79]           =           99   # Write cmd latency (cycles)
write_latency[80-99]           =          191   # Write cmd latency (cycles)
write_latency[100-119]         =          265   # Write cmd latency (cycles)
write_latency[120-139]         =          452   # Write cmd latency (cycles)
write_latency[140-159]         =          673   # Write cmd latency (cycles)
write_latency[160-179]         =         1075   # Write cmd latency (cycles)
write_latency[180-199]         =         1513   # Write cmd latency (cycles)
write_latency[200-]            =       104825   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       354775   # Read request latency (cycles)
read_latency[40-59]            =       127751   # Read request latency (cycles)
read_latency[60-79]            =       136481   # Read request latency (cycles)
read_latency[80-99]            =        74514   # Read request latency (cycles)
read_latency[100-119]          =        60043   # Read request latency (cycles)
read_latency[120-139]          =        51765   # Read request latency (cycles)
read_latency[140-159]          =        39767   # Read request latency (cycles)
read_latency[160-179]          =        33012   # Read request latency (cycles)
read_latency[180-199]          =        27399   # Read request latency (cycles)
read_latency[200-]             =       242227   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.44982e+08   # Write energy
read_energy                    =  4.62768e+09   # Read energy
act_energy                     =  7.59552e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.38497e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.41747e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92995e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79573e+09   # Active standby energy rank.1
average_read_latency           =       159.62   # Average read request latency (cycles)
average_interarrival           =      7.95593   # Average request interarrival latency (cycles)
total_energy                   =  1.89428e+10   # Total energy (pJ)
average_power                  =      1894.28   # Average power (mW)
average_bandwidth              =      10.7256   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       123227   # Number of WRITE/WRITEP commands
num_reads_done                 =      1267135   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       998912   # Number of read row buffer hits
num_read_cmds                  =      1267134   # Number of READ/READP commands
num_writes_done                =       123230   # Number of read requests issued
num_write_row_hits             =        75896   # Number of write row buffer hits
num_act_cmds                   =       317569   # Number of ACT commands
num_pre_cmds                   =       317540   # Number of PRE commands
num_ondemand_pres              =       292059   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9365909   # Cyles of rank active rank.0
rank_active_cycles.1           =      9377248   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       634091   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       622752   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1318565   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        23605   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8123   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3911   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4755   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3599   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1638   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2066   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1599   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          638   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21882   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           23   # Write cmd latency (cycles)
write_latency[40-59]           =           20   # Write cmd latency (cycles)
write_latency[60-79]           =           82   # Write cmd latency (cycles)
write_latency[80-99]           =          150   # Write cmd latency (cycles)
write_latency[100-119]         =          227   # Write cmd latency (cycles)
write_latency[120-139]         =          379   # Write cmd latency (cycles)
write_latency[140-159]         =          610   # Write cmd latency (cycles)
write_latency[160-179]         =          960   # Write cmd latency (cycles)
write_latency[180-199]         =         1421   # Write cmd latency (cycles)
write_latency[200-]            =       119353   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       342308   # Read request latency (cycles)
read_latency[40-59]            =       132612   # Read request latency (cycles)
read_latency[60-79]            =       142970   # Read request latency (cycles)
read_latency[80-99]            =        83928   # Read request latency (cycles)
read_latency[100-119]          =        68284   # Read request latency (cycles)
read_latency[120-139]          =        60460   # Read request latency (cycles)
read_latency[140-159]          =        47847   # Read request latency (cycles)
read_latency[160-179]          =        40397   # Read request latency (cycles)
read_latency[180-199]          =        34275   # Read request latency (cycles)
read_latency[200-]             =       314048   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.15149e+08   # Write energy
read_energy                    =  5.10908e+09   # Read energy
act_energy                     =  8.68869e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.04364e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.98921e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84433e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8514e+09   # Active standby energy rank.1
average_read_latency           =      179.284   # Average read request latency (cycles)
average_interarrival           =      7.19227   # Average request interarrival latency (cycles)
total_energy                   =  1.95968e+10   # Total energy (pJ)
average_power                  =      1959.68   # Average power (mW)
average_bandwidth              =      11.8644   # Average bandwidth
