
motorcontrol_stm32g474re.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e150  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000019b8  0800e330  0800e330  0001e330  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fce8  0800fce8  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  0800fce8  0800fce8  0001fce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fcf0  0800fcf0  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fcf0  0800fcf0  0001fcf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fcf4  0800fcf4  0001fcf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800fcf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009398  20000208  0800fefc  00020208  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200095a0  0800fefc  000295a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003f79b  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006c92  00000000  00000000  0005f9cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    000204c7  00000000  00000000  00066661  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016f8  00000000  00000000  00086b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003ed0  00000000  00000000  00088220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002de4a  00000000  00000000  0008c0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00031830  00000000  00000000  000b9f3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011b4d3  00000000  00000000  000eb76a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00206c3d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000066c4  00000000  00000000  00206c90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000208 	.word	0x20000208
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e318 	.word	0x0800e318

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000020c 	.word	0x2000020c
 800021c:	0800e318 	.word	0x0800e318

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a4 	b.w	8001038 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468c      	mov	ip, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	f040 8083 	bne.w	8000e8a <__udivmoddi4+0x116>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d947      	bls.n	8000e1a <__udivmoddi4+0xa6>
 8000d8a:	fab2 f282 	clz	r2, r2
 8000d8e:	b142      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d90:	f1c2 0020 	rsb	r0, r2, #32
 8000d94:	fa24 f000 	lsr.w	r0, r4, r0
 8000d98:	4091      	lsls	r1, r2
 8000d9a:	4097      	lsls	r7, r2
 8000d9c:	ea40 0c01 	orr.w	ip, r0, r1
 8000da0:	4094      	lsls	r4, r2
 8000da2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000da6:	0c23      	lsrs	r3, r4, #16
 8000da8:	fbbc f6f8 	udiv	r6, ip, r8
 8000dac:	fa1f fe87 	uxth.w	lr, r7
 8000db0:	fb08 c116 	mls	r1, r8, r6, ip
 8000db4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000db8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dbc:	4299      	cmp	r1, r3
 8000dbe:	d909      	bls.n	8000dd4 <__udivmoddi4+0x60>
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dc6:	f080 8119 	bcs.w	8000ffc <__udivmoddi4+0x288>
 8000dca:	4299      	cmp	r1, r3
 8000dcc:	f240 8116 	bls.w	8000ffc <__udivmoddi4+0x288>
 8000dd0:	3e02      	subs	r6, #2
 8000dd2:	443b      	add	r3, r7
 8000dd4:	1a5b      	subs	r3, r3, r1
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ddc:	fb08 3310 	mls	r3, r8, r0, r3
 8000de0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de8:	45a6      	cmp	lr, r4
 8000dea:	d909      	bls.n	8000e00 <__udivmoddi4+0x8c>
 8000dec:	193c      	adds	r4, r7, r4
 8000dee:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df2:	f080 8105 	bcs.w	8001000 <__udivmoddi4+0x28c>
 8000df6:	45a6      	cmp	lr, r4
 8000df8:	f240 8102 	bls.w	8001000 <__udivmoddi4+0x28c>
 8000dfc:	3802      	subs	r0, #2
 8000dfe:	443c      	add	r4, r7
 8000e00:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e04:	eba4 040e 	sub.w	r4, r4, lr
 8000e08:	2600      	movs	r6, #0
 8000e0a:	b11d      	cbz	r5, 8000e14 <__udivmoddi4+0xa0>
 8000e0c:	40d4      	lsrs	r4, r2
 8000e0e:	2300      	movs	r3, #0
 8000e10:	e9c5 4300 	strd	r4, r3, [r5]
 8000e14:	4631      	mov	r1, r6
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	b902      	cbnz	r2, 8000e1e <__udivmoddi4+0xaa>
 8000e1c:	deff      	udf	#255	; 0xff
 8000e1e:	fab2 f282 	clz	r2, r2
 8000e22:	2a00      	cmp	r2, #0
 8000e24:	d150      	bne.n	8000ec8 <__udivmoddi4+0x154>
 8000e26:	1bcb      	subs	r3, r1, r7
 8000e28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e2c:	fa1f f887 	uxth.w	r8, r7
 8000e30:	2601      	movs	r6, #1
 8000e32:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e36:	0c21      	lsrs	r1, r4, #16
 8000e38:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e40:	fb08 f30c 	mul.w	r3, r8, ip
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d907      	bls.n	8000e58 <__udivmoddi4+0xe4>
 8000e48:	1879      	adds	r1, r7, r1
 8000e4a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0xe2>
 8000e50:	428b      	cmp	r3, r1
 8000e52:	f200 80e9 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e56:	4684      	mov	ip, r0
 8000e58:	1ac9      	subs	r1, r1, r3
 8000e5a:	b2a3      	uxth	r3, r4
 8000e5c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e60:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e64:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e68:	fb08 f800 	mul.w	r8, r8, r0
 8000e6c:	45a0      	cmp	r8, r4
 8000e6e:	d907      	bls.n	8000e80 <__udivmoddi4+0x10c>
 8000e70:	193c      	adds	r4, r7, r4
 8000e72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x10a>
 8000e78:	45a0      	cmp	r8, r4
 8000e7a:	f200 80d9 	bhi.w	8001030 <__udivmoddi4+0x2bc>
 8000e7e:	4618      	mov	r0, r3
 8000e80:	eba4 0408 	sub.w	r4, r4, r8
 8000e84:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e88:	e7bf      	b.n	8000e0a <__udivmoddi4+0x96>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d909      	bls.n	8000ea2 <__udivmoddi4+0x12e>
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	f000 80b1 	beq.w	8000ff6 <__udivmoddi4+0x282>
 8000e94:	2600      	movs	r6, #0
 8000e96:	e9c5 0100 	strd	r0, r1, [r5]
 8000e9a:	4630      	mov	r0, r6
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	fab3 f683 	clz	r6, r3
 8000ea6:	2e00      	cmp	r6, #0
 8000ea8:	d14a      	bne.n	8000f40 <__udivmoddi4+0x1cc>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d302      	bcc.n	8000eb4 <__udivmoddi4+0x140>
 8000eae:	4282      	cmp	r2, r0
 8000eb0:	f200 80b8 	bhi.w	8001024 <__udivmoddi4+0x2b0>
 8000eb4:	1a84      	subs	r4, r0, r2
 8000eb6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eba:	2001      	movs	r0, #1
 8000ebc:	468c      	mov	ip, r1
 8000ebe:	2d00      	cmp	r5, #0
 8000ec0:	d0a8      	beq.n	8000e14 <__udivmoddi4+0xa0>
 8000ec2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ec6:	e7a5      	b.n	8000e14 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ed0:	4097      	lsls	r7, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eda:	40d9      	lsrs	r1, r3
 8000edc:	4330      	orrs	r0, r6
 8000ede:	0c03      	lsrs	r3, r0, #16
 8000ee0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ee4:	fa1f f887 	uxth.w	r8, r7
 8000ee8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ef0:	fb06 f108 	mul.w	r1, r6, r8
 8000ef4:	4299      	cmp	r1, r3
 8000ef6:	fa04 f402 	lsl.w	r4, r4, r2
 8000efa:	d909      	bls.n	8000f10 <__udivmoddi4+0x19c>
 8000efc:	18fb      	adds	r3, r7, r3
 8000efe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f02:	f080 808d 	bcs.w	8001020 <__udivmoddi4+0x2ac>
 8000f06:	4299      	cmp	r1, r3
 8000f08:	f240 808a 	bls.w	8001020 <__udivmoddi4+0x2ac>
 8000f0c:	3e02      	subs	r6, #2
 8000f0e:	443b      	add	r3, r7
 8000f10:	1a5b      	subs	r3, r3, r1
 8000f12:	b281      	uxth	r1, r0
 8000f14:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f18:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f20:	fb00 f308 	mul.w	r3, r0, r8
 8000f24:	428b      	cmp	r3, r1
 8000f26:	d907      	bls.n	8000f38 <__udivmoddi4+0x1c4>
 8000f28:	1879      	adds	r1, r7, r1
 8000f2a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2e:	d273      	bcs.n	8001018 <__udivmoddi4+0x2a4>
 8000f30:	428b      	cmp	r3, r1
 8000f32:	d971      	bls.n	8001018 <__udivmoddi4+0x2a4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	4439      	add	r1, r7
 8000f38:	1acb      	subs	r3, r1, r3
 8000f3a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f3e:	e778      	b.n	8000e32 <__udivmoddi4+0xbe>
 8000f40:	f1c6 0c20 	rsb	ip, r6, #32
 8000f44:	fa03 f406 	lsl.w	r4, r3, r6
 8000f48:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f4c:	431c      	orrs	r4, r3
 8000f4e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f52:	fa01 f306 	lsl.w	r3, r1, r6
 8000f56:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f5a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f5e:	431f      	orrs	r7, r3
 8000f60:	0c3b      	lsrs	r3, r7, #16
 8000f62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f66:	fa1f f884 	uxth.w	r8, r4
 8000f6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f6e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f72:	fb09 fa08 	mul.w	sl, r9, r8
 8000f76:	458a      	cmp	sl, r1
 8000f78:	fa02 f206 	lsl.w	r2, r2, r6
 8000f7c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x220>
 8000f82:	1861      	adds	r1, r4, r1
 8000f84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f88:	d248      	bcs.n	800101c <__udivmoddi4+0x2a8>
 8000f8a:	458a      	cmp	sl, r1
 8000f8c:	d946      	bls.n	800101c <__udivmoddi4+0x2a8>
 8000f8e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f92:	4421      	add	r1, r4
 8000f94:	eba1 010a 	sub.w	r1, r1, sl
 8000f98:	b2bf      	uxth	r7, r7
 8000f9a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f9e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000fa2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000fa6:	fb00 f808 	mul.w	r8, r0, r8
 8000faa:	45b8      	cmp	r8, r7
 8000fac:	d907      	bls.n	8000fbe <__udivmoddi4+0x24a>
 8000fae:	19e7      	adds	r7, r4, r7
 8000fb0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fb4:	d22e      	bcs.n	8001014 <__udivmoddi4+0x2a0>
 8000fb6:	45b8      	cmp	r8, r7
 8000fb8:	d92c      	bls.n	8001014 <__udivmoddi4+0x2a0>
 8000fba:	3802      	subs	r0, #2
 8000fbc:	4427      	add	r7, r4
 8000fbe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fc2:	eba7 0708 	sub.w	r7, r7, r8
 8000fc6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fca:	454f      	cmp	r7, r9
 8000fcc:	46c6      	mov	lr, r8
 8000fce:	4649      	mov	r1, r9
 8000fd0:	d31a      	bcc.n	8001008 <__udivmoddi4+0x294>
 8000fd2:	d017      	beq.n	8001004 <__udivmoddi4+0x290>
 8000fd4:	b15d      	cbz	r5, 8000fee <__udivmoddi4+0x27a>
 8000fd6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fda:	eb67 0701 	sbc.w	r7, r7, r1
 8000fde:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fe2:	40f2      	lsrs	r2, r6
 8000fe4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fe8:	40f7      	lsrs	r7, r6
 8000fea:	e9c5 2700 	strd	r2, r7, [r5]
 8000fee:	2600      	movs	r6, #0
 8000ff0:	4631      	mov	r1, r6
 8000ff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e70b      	b.n	8000e14 <__udivmoddi4+0xa0>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e9      	b.n	8000dd4 <__udivmoddi4+0x60>
 8001000:	4618      	mov	r0, r3
 8001002:	e6fd      	b.n	8000e00 <__udivmoddi4+0x8c>
 8001004:	4543      	cmp	r3, r8
 8001006:	d2e5      	bcs.n	8000fd4 <__udivmoddi4+0x260>
 8001008:	ebb8 0e02 	subs.w	lr, r8, r2
 800100c:	eb69 0104 	sbc.w	r1, r9, r4
 8001010:	3801      	subs	r0, #1
 8001012:	e7df      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001014:	4608      	mov	r0, r1
 8001016:	e7d2      	b.n	8000fbe <__udivmoddi4+0x24a>
 8001018:	4660      	mov	r0, ip
 800101a:	e78d      	b.n	8000f38 <__udivmoddi4+0x1c4>
 800101c:	4681      	mov	r9, r0
 800101e:	e7b9      	b.n	8000f94 <__udivmoddi4+0x220>
 8001020:	4666      	mov	r6, ip
 8001022:	e775      	b.n	8000f10 <__udivmoddi4+0x19c>
 8001024:	4630      	mov	r0, r6
 8001026:	e74a      	b.n	8000ebe <__udivmoddi4+0x14a>
 8001028:	f1ac 0c02 	sub.w	ip, ip, #2
 800102c:	4439      	add	r1, r7
 800102e:	e713      	b.n	8000e58 <__udivmoddi4+0xe4>
 8001030:	3802      	subs	r0, #2
 8001032:	443c      	add	r4, r7
 8001034:	e724      	b.n	8000e80 <__udivmoddi4+0x10c>
 8001036:	bf00      	nop

08001038 <__aeabi_idiv0>:
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop

0800103c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800103c:	b530      	push	{r4, r5, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103e:	2400      	movs	r4, #0
{
 8001040:	b08d      	sub	sp, #52	; 0x34
  ADC_ChannelConfTypeDef sConfig = {0};
 8001042:	4621      	mov	r1, r4
 8001044:	2220      	movs	r2, #32
 8001046:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 8001048:	e9cd 4401 	strd	r4, r4, [sp, #4]
 800104c:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800104e:	f008 fd5d 	bl	8009b0c <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001052:	4820      	ldr	r0, [pc, #128]	; (80010d4 <MX_ADC1_Init+0x98>)
 8001054:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001058:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.GainCompensation = 0;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800105c:	2204      	movs	r2, #4
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 1;
 800105e:	2301      	movs	r3, #1
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001060:	8384      	strh	r4, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001062:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001066:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800106a:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800106e:	e9c0 5100 	strd	r5, r1, [r0]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001072:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001076:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800107a:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800107c:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001080:	6182      	str	r2, [r0, #24]
  hadc1.Init.NbrOfConversion = 1;
 8001082:	6203      	str	r3, [r0, #32]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001084:	f003 fcf6 	bl	8004a74 <HAL_ADC_Init>
 8001088:	b9c8      	cbnz	r0, 80010be <MX_ADC1_Init+0x82>
  {
    Error_Handler();
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800108a:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800108c:	4811      	ldr	r0, [pc, #68]	; (80010d4 <MX_ADC1_Init+0x98>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800108e:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001090:	a901      	add	r1, sp, #4
 8001092:	f004 fc35 	bl	8005900 <HAL_ADCEx_MultiModeConfigChannel>
 8001096:	b9c8      	cbnz	r0, 80010cc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001098:	4a0f      	ldr	r2, [pc, #60]	; (80010d8 <MX_ADC1_Init+0x9c>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800109a:	480e      	ldr	r0, [pc, #56]	; (80010d4 <MX_ADC1_Init+0x98>)
  sConfig.Channel = ADC_CHANNEL_6;
 800109c:	2306      	movs	r3, #6
 800109e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80010a2:	2400      	movs	r4, #0
 80010a4:	257f      	movs	r5, #127	; 0x7f
 80010a6:	2204      	movs	r2, #4
 80010a8:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010aa:	a904      	add	r1, sp, #16
  sConfig.Channel = ADC_CHANNEL_6;
 80010ac:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80010b0:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010b4:	f004 f808 	bl	80050c8 <HAL_ADC_ConfigChannel>
 80010b8:	b920      	cbnz	r0, 80010c4 <MX_ADC1_Init+0x88>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010ba:	b00d      	add	sp, #52	; 0x34
 80010bc:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80010be:	f002 fe65 	bl	8003d8c <Error_Handler>
 80010c2:	e7e2      	b.n	800108a <MX_ADC1_Init+0x4e>
    Error_Handler();
 80010c4:	f002 fe62 	bl	8003d8c <Error_Handler>
}
 80010c8:	b00d      	add	sp, #52	; 0x34
 80010ca:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80010cc:	f002 fe5e 	bl	8003d8c <Error_Handler>
 80010d0:	e7e2      	b.n	8001098 <MX_ADC1_Init+0x5c>
 80010d2:	bf00      	nop
 80010d4:	200002a0 	.word	0x200002a0
 80010d8:	19200040 	.word	0x19200040
 80010dc:	00000000 	.word	0x00000000

080010e0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80010e0:	b530      	push	{r4, r5, lr}
 80010e2:	b089      	sub	sp, #36	; 0x24

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010e4:	2220      	movs	r2, #32
 80010e6:	2100      	movs	r1, #0
 80010e8:	4668      	mov	r0, sp
 80010ea:	f008 fd0f 	bl	8009b0c <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 80010ee:	481e      	ldr	r0, [pc, #120]	; (8001168 <MX_ADC2_Init+0x88>)
 80010f0:	4b1e      	ldr	r3, [pc, #120]	; (800116c <MX_ADC2_Init+0x8c>)
 80010f2:	6003      	str	r3, [r0, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010f4:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80010f8:	6043      	str	r3, [r0, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80010fa:	2300      	movs	r3, #0
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc2.Init.GainCompensation = 0;
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010fc:	2104      	movs	r1, #4
  hadc2.Init.LowPowerAutoWait = DISABLE;
  hadc2.Init.ContinuousConvMode = DISABLE;
  hadc2.Init.NbrOfConversion = 1;
 80010fe:	2201      	movs	r2, #1
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001100:	8383      	strh	r3, [r0, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001102:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001106:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800110a:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800110e:	6181      	str	r1, [r0, #24]
  hadc2.Init.NbrOfConversion = 1;
 8001110:	6202      	str	r2, [r0, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001112:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001116:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800111a:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800111c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001120:	f003 fca8 	bl	8004a74 <HAL_ADC_Init>
 8001124:	b998      	cbnz	r0, 800114e <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001126:	a30e      	add	r3, pc, #56	; (adr r3, 8001160 <MX_ADC2_Init+0x80>)
 8001128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112c:	2400      	movs	r4, #0
 800112e:	e9cd 2300 	strd	r2, r3, [sp]
 8001132:	257f      	movs	r5, #127	; 0x7f
 8001134:	2204      	movs	r2, #4
 8001136:	2300      	movs	r3, #0
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001138:	480b      	ldr	r0, [pc, #44]	; (8001168 <MX_ADC2_Init+0x88>)
 800113a:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_7;
 800113c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001140:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001144:	f003 ffc0 	bl	80050c8 <HAL_ADC_ConfigChannel>
 8001148:	b920      	cbnz	r0, 8001154 <MX_ADC2_Init+0x74>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800114a:	b009      	add	sp, #36	; 0x24
 800114c:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 800114e:	f002 fe1d 	bl	8003d8c <Error_Handler>
 8001152:	e7e8      	b.n	8001126 <MX_ADC2_Init+0x46>
    Error_Handler();
 8001154:	f002 fe1a 	bl	8003d8c <Error_Handler>
}
 8001158:	b009      	add	sp, #36	; 0x24
 800115a:	bd30      	pop	{r4, r5, pc}
 800115c:	f3af 8000 	nop.w
 8001160:	1d500080 	.word	0x1d500080
 8001164:	00000006 	.word	0x00000006
 8001168:	20000234 	.word	0x20000234
 800116c:	50000100 	.word	0x50000100

08001170 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001170:	b530      	push	{r4, r5, lr}

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001172:	2400      	movs	r4, #0
{
 8001174:	b08d      	sub	sp, #52	; 0x34
  ADC_ChannelConfTypeDef sConfig = {0};
 8001176:	4621      	mov	r1, r4
 8001178:	2220      	movs	r2, #32
 800117a:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 800117c:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8001180:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001182:	f008 fcc3 	bl	8009b0c <memset>
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 8001186:	4822      	ldr	r0, [pc, #136]	; (8001210 <MX_ADC3_Init+0xa0>)
 8001188:	4b22      	ldr	r3, [pc, #136]	; (8001214 <MX_ADC3_Init+0xa4>)
 800118a:	6003      	str	r3, [r0, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800118c:	f44f 3540 	mov.w	r5, #196608	; 0x30000
  hadc3.Init.Resolution = ADC_RESOLUTION_6B;
 8001190:	2118      	movs	r1, #24
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc3.Init.GainCompensation = 0;
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001192:	2204      	movs	r2, #4
  hadc3.Init.LowPowerAutoWait = DISABLE;
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.NbrOfConversion = 1;
 8001194:	2301      	movs	r3, #1
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001196:	8384      	strh	r4, [r0, #28]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001198:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800119c:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc3.Init.Resolution = ADC_RESOLUTION_6B;
 80011a0:	e9c0 5101 	strd	r5, r1, [r0, #4]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011a4:	60c4      	str	r4, [r0, #12]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80011a6:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80011aa:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011ae:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 80011b0:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011b4:	6182      	str	r2, [r0, #24]
  hadc3.Init.NbrOfConversion = 1;
 80011b6:	6203      	str	r3, [r0, #32]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80011b8:	f003 fc5c 	bl	8004a74 <HAL_ADC_Init>
 80011bc:	b9d0      	cbnz	r0, 80011f4 <MX_ADC3_Init+0x84>
  {
    Error_Handler();
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011be:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80011c0:	4813      	ldr	r0, [pc, #76]	; (8001210 <MX_ADC3_Init+0xa0>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011c2:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80011c4:	a901      	add	r1, sp, #4
 80011c6:	f004 fb9b 	bl	8005900 <HAL_ADCEx_MultiModeConfigChannel>
 80011ca:	b9d0      	cbnz	r0, 8001202 <MX_ADC3_Init+0x92>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80011cc:	a30e      	add	r3, pc, #56	; (adr r3, 8001208 <MX_ADC3_Init+0x98>)
 80011ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d2:	2407      	movs	r4, #7
 80011d4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80011d8:	257f      	movs	r5, #127	; 0x7f
 80011da:	2204      	movs	r2, #4
 80011dc:	2300      	movs	r3, #0
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80011de:	480c      	ldr	r0, [pc, #48]	; (8001210 <MX_ADC3_Init+0xa0>)
 80011e0:	a904      	add	r1, sp, #16
  sConfig.Channel = ADC_CHANNEL_12;
 80011e2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80011e6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80011ea:	f003 ff6d 	bl	80050c8 <HAL_ADC_ConfigChannel>
 80011ee:	b920      	cbnz	r0, 80011fa <MX_ADC3_Init+0x8a>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80011f0:	b00d      	add	sp, #52	; 0x34
 80011f2:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80011f4:	f002 fdca 	bl	8003d8c <Error_Handler>
 80011f8:	e7e1      	b.n	80011be <MX_ADC3_Init+0x4e>
    Error_Handler();
 80011fa:	f002 fdc7 	bl	8003d8c <Error_Handler>
}
 80011fe:	b00d      	add	sp, #52	; 0x34
 8001200:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8001202:	f002 fdc3 	bl	8003d8c <Error_Handler>
 8001206:	e7e1      	b.n	80011cc <MX_ADC3_Init+0x5c>
 8001208:	32601000 	.word	0x32601000
 800120c:	00000006 	.word	0x00000006
 8001210:	2000030c 	.word	0x2000030c
 8001214:	50000400 	.word	0x50000400

08001218 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001218:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(adcHandle->Instance==ADC1)
 800121a:	6803      	ldr	r3, [r0, #0]
{
 800121c:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121e:	2400      	movs	r4, #0
  if(adcHandle->Instance==ADC1)
 8001220:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001224:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001228:	e9cd 4408 	strd	r4, r4, [sp, #32]
 800122c:	940a      	str	r4, [sp, #40]	; 0x28
  if(adcHandle->Instance==ADC1)
 800122e:	d023      	beq.n	8001278 <HAL_ADC_MspInit+0x60>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 8001230:	4a3d      	ldr	r2, [pc, #244]	; (8001328 <HAL_ADC_MspInit+0x110>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d004      	beq.n	8001240 <HAL_ADC_MspInit+0x28>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 8001236:	4a3d      	ldr	r2, [pc, #244]	; (800132c <HAL_ADC_MspInit+0x114>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d04f      	beq.n	80012dc <HAL_ADC_MspInit+0xc4>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800123c:	b00d      	add	sp, #52	; 0x34
 800123e:	bd30      	pop	{r4, r5, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001240:	4a3b      	ldr	r2, [pc, #236]	; (8001330 <HAL_ADC_MspInit+0x118>)
 8001242:	6813      	ldr	r3, [r2, #0]
 8001244:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001246:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001248:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800124a:	d03c      	beq.n	80012c6 <HAL_ADC_MspInit+0xae>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800124c:	4b39      	ldr	r3, [pc, #228]	; (8001334 <HAL_ADC_MspInit+0x11c>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800124e:	483a      	ldr	r0, [pc, #232]	; (8001338 <HAL_ADC_MspInit+0x120>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001250:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001252:	f042 0204 	orr.w	r2, r2, #4
 8001256:	64da      	str	r2, [r3, #76]	; 0x4c
 8001258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800125a:	f003 0304 	and.w	r3, r3, #4
 800125e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001260:	2202      	movs	r2, #2
 8001262:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001264:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001266:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001268:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800126c:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001270:	f005 faf8 	bl	8006864 <HAL_GPIO_Init>
}
 8001274:	b00d      	add	sp, #52	; 0x34
 8001276:	bd30      	pop	{r4, r5, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001278:	4a2d      	ldr	r2, [pc, #180]	; (8001330 <HAL_ADC_MspInit+0x118>)
 800127a:	6813      	ldr	r3, [r2, #0]
 800127c:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800127e:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001280:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001282:	d015      	beq.n	80012b0 <HAL_ADC_MspInit+0x98>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001284:	4b2b      	ldr	r3, [pc, #172]	; (8001334 <HAL_ADC_MspInit+0x11c>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001286:	482c      	ldr	r0, [pc, #176]	; (8001338 <HAL_ADC_MspInit+0x120>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001288:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800128a:	f042 0204 	orr.w	r2, r2, #4
 800128e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001292:	f003 0304 	and.w	r3, r3, #4
 8001296:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001298:	2201      	movs	r2, #1
 800129a:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800129c:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129e:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012a0:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012a4:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a8:	f005 fadc 	bl	8006864 <HAL_GPIO_Init>
}
 80012ac:	b00d      	add	sp, #52	; 0x34
 80012ae:	bd30      	pop	{r4, r5, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 80012b0:	4b20      	ldr	r3, [pc, #128]	; (8001334 <HAL_ADC_MspInit+0x11c>)
 80012b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80012b8:	64da      	str	r2, [r3, #76]	; 0x4c
 80012ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012c0:	9300      	str	r3, [sp, #0]
 80012c2:	9b00      	ldr	r3, [sp, #0]
 80012c4:	e7de      	b.n	8001284 <HAL_ADC_MspInit+0x6c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80012c6:	4b1b      	ldr	r3, [pc, #108]	; (8001334 <HAL_ADC_MspInit+0x11c>)
 80012c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012ca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80012ce:	64da      	str	r2, [r3, #76]	; 0x4c
 80012d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012d6:	9302      	str	r3, [sp, #8]
 80012d8:	9b02      	ldr	r3, [sp, #8]
 80012da:	e7b7      	b.n	800124c <HAL_ADC_MspInit+0x34>
    __HAL_RCC_ADC345_CLK_ENABLE();
 80012dc:	4b15      	ldr	r3, [pc, #84]	; (8001334 <HAL_ADC_MspInit+0x11c>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012de:	4817      	ldr	r0, [pc, #92]	; (800133c <HAL_ADC_MspInit+0x124>)
    __HAL_RCC_ADC345_CLK_ENABLE();
 80012e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80012e6:	64da      	str	r2, [r3, #76]	; 0x4c
 80012e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012ea:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80012ee:	9204      	str	r2, [sp, #16]
 80012f0:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012f4:	f042 0202 	orr.w	r2, r2, #2
 80012f8:	64da      	str	r2, [r3, #76]	; 0x4c
 80012fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012fe:	f003 0302 	and.w	r3, r3, #2
 8001302:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001304:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001306:	2303      	movs	r3, #3
 8001308:	2201      	movs	r2, #1
 800130a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800130e:	9d05      	ldr	r5, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001310:	f005 faa8 	bl	8006864 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC3_IRQn, 1, 0);
 8001314:	4622      	mov	r2, r4
 8001316:	2101      	movs	r1, #1
 8001318:	202f      	movs	r0, #47	; 0x2f
 800131a:	f004 fbb7 	bl	8005a8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 800131e:	202f      	movs	r0, #47	; 0x2f
 8001320:	f004 fbec 	bl	8005afc <HAL_NVIC_EnableIRQ>
}
 8001324:	e78a      	b.n	800123c <HAL_ADC_MspInit+0x24>
 8001326:	bf00      	nop
 8001328:	50000100 	.word	0x50000100
 800132c:	50000400 	.word	0x50000400
 8001330:	20000224 	.word	0x20000224
 8001334:	40021000 	.word	0x40021000
 8001338:	48000800 	.word	0x48000800
 800133c:	48000400 	.word	0x48000400

08001340 <order_phases>:
#include "math_ops.h"

#include "structs.h"
#include "drv8353.h"

void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001340:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	/* Checks phase order, to ensure that positive Q current produces
	   torque in the positive direction wrt the position sensor */
	PHASE_ORDER = 0;
 8001344:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80014ec <order_phases+0x1ac>
void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001348:	ed2d 8b02 	vpush	{d8}
	PHASE_ORDER = 0;
 800134c:	f04f 0900 	mov.w	r9, #0
 8001350:	f8c8 9000 	str.w	r9, [r8]
void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001354:	4614      	mov	r4, r2

	if(!cal->started){
 8001356:	7c12      	ldrb	r2, [r2, #16]
void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001358:	b085      	sub	sp, #20
 800135a:	4607      	mov	r7, r0
 800135c:	460e      	mov	r6, r1
 800135e:	461d      	mov	r5, r3
	if(!cal->started){
 8001360:	2a00      	cmp	r2, #0
 8001362:	d072      	beq.n	800144a <order_phases+0x10a>
		printf("Checking phase sign, pole pairs\r\n");
		cal->started = 1;
		cal->start_count = loop_count;
	}
	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001364:	68e3      	ldr	r3, [r4, #12]
 8001366:	ed9f 7a57 	vldr	s14, [pc, #348]	; 80014c4 <order_phases+0x184>

    if(cal->time < T1){
 800136a:	eddf 6a57 	vldr	s13, [pc, #348]	; 80014c8 <order_phases+0x188>
	cal->time = (float)(loop_count - cal->start_count)*DT;
 800136e:	1aed      	subs	r5, r5, r3
 8001370:	ee07 5a90 	vmov	s15, r5
 8001374:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001378:	ee27 7a87 	vmul.f32	s14, s15, s14
    if(cal->time < T1){
 800137c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001384:	ed84 7a05 	vstr	s14, [r4, #20]
    if(cal->time < T1){
 8001388:	d467      	bmi.n	800145a <order_phases+0x11a>
        controller->i_q_des = 0.0f;
        commutate(controller, &cal->cal_position);
    	cal->theta_start = encoder->angle_multiturn[0];
    	return;
    }
    else if(cal->time < T1+2.0f*PI_F/W_CAL){
 800138a:	eddf 6a50 	vldr	s13, [pc, #320]	; 80014cc <order_phases+0x18c>
 800138e:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001396:	d47d      	bmi.n	8001494 <order_phases+0x154>
    	cal->cal_position.elec_angle = cal->theta_ref;
		commutate(controller, &cal->cal_position);
    	return;
    }

	reset_foc(controller);
 8001398:	4608      	mov	r0, r1
 800139a:	f001 f8e7 	bl	800256c <reset_foc>

	float theta_end = encoder->angle_multiturn[0];
 800139e:	ed97 8a03 	vldr	s16, [r7, #12]
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 80013a2:	edd4 8a06 	vldr	s17, [r4, #24]
 80013a6:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80014d0 <order_phases+0x190>
 80013aa:	ee78 7a68 	vsub.f32	s15, s16, s17
 80013ae:	eef0 7ae7 	vabs.f32	s15, s15
 80013b2:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80013b6:	ee17 0a90 	vmov	r0, s15
 80013ba:	f7ff f8ed 	bl	8000598 <__aeabi_f2d>
 80013be:	ec41 0b10 	vmov	d0, r0, r1
 80013c2:	f00c fcdf 	bl	800dd84 <round>
 80013c6:	ec51 0b10 	vmov	r0, r1, d0
 80013ca:	f7ff fc15 	bl	8000bf8 <__aeabi_d2uiz>

	if(cal->theta_start < theta_end){
 80013ce:	eef4 8ac8 	vcmpe.f32	s17, s16
 80013d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 80013d6:	7020      	strb	r0, [r4, #0]
	if(cal->theta_start < theta_end){
 80013d8:	d431      	bmi.n	800143e <order_phases+0xfe>
		cal->phase_order = 0;
		printf("Phase order correct\r\n");
	}
	else{
		cal->phase_order = 1;
 80013da:	2301      	movs	r3, #1
		printf("Swapping phase sign\r\n");
 80013dc:	483d      	ldr	r0, [pc, #244]	; (80014d4 <order_phases+0x194>)
		cal->phase_order = 1;
 80013de:	f884 3020 	strb.w	r3, [r4, #32]
		printf("Swapping phase sign\r\n");
 80013e2:	f009 f8a1 	bl	800a528 <puts>
	}
    printf("Pole Pairs: %d\r\n", cal->ppairs);
 80013e6:	7821      	ldrb	r1, [r4, #0]
 80013e8:	483b      	ldr	r0, [pc, #236]	; (80014d8 <order_phases+0x198>)
 80013ea:	f009 f801 	bl	800a3f0 <iprintf>
    printf("Start: %.3f   End: %.3f\r\n", cal->theta_start, theta_end);
 80013ee:	69a0      	ldr	r0, [r4, #24]
 80013f0:	f7ff f8d2 	bl	8000598 <__aeabi_f2d>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	ee18 0a10 	vmov	r0, s16
 80013fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001400:	f7ff f8ca 	bl	8000598 <__aeabi_f2d>
 8001404:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001408:	e9cd 0100 	strd	r0, r1, [sp]
 800140c:	4833      	ldr	r0, [pc, #204]	; (80014dc <order_phases+0x19c>)
 800140e:	f008 ffef 	bl	800a3f0 <iprintf>
    PHASE_ORDER = cal->phase_order;
 8001412:	f894 3020 	ldrb.w	r3, [r4, #32]
 8001416:	f8c8 3000 	str.w	r3, [r8]
    PPAIRS = (float)cal->ppairs;
 800141a:	7823      	ldrb	r3, [r4, #0]
 800141c:	4930      	ldr	r1, [pc, #192]	; (80014e0 <order_phases+0x1a0>)
 800141e:	ee07 3a90 	vmov	s15, r3
 8001422:	eef8 7a67 	vcvt.f32.u32	s15, s15
    cal->started = 0;
 8001426:	2200      	movs	r2, #0
    cal->done_ordering = 1;	// Finished checking phase order
 8001428:	2301      	movs	r3, #1
    PPAIRS = (float)cal->ppairs;
 800142a:	edc1 7a0a 	vstr	s15, [r1, #40]	; 0x28
    cal->started = 0;
 800142e:	7422      	strb	r2, [r4, #16]
    cal->done_ordering = 1;	// Finished checking phase order
 8001430:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
}
 8001434:	b005      	add	sp, #20
 8001436:	ecbd 8b02 	vpop	{d8}
 800143a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		cal->phase_order = 0;
 800143e:	f884 9020 	strb.w	r9, [r4, #32]
		printf("Phase order correct\r\n");
 8001442:	4828      	ldr	r0, [pc, #160]	; (80014e4 <order_phases+0x1a4>)
 8001444:	f009 f870 	bl	800a528 <puts>
 8001448:	e7cd      	b.n	80013e6 <order_phases+0xa6>
		printf("Checking phase sign, pole pairs\r\n");
 800144a:	4827      	ldr	r0, [pc, #156]	; (80014e8 <order_phases+0x1a8>)
 800144c:	f009 f86c 	bl	800a528 <puts>
	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001450:	2200      	movs	r2, #0
		cal->started = 1;
 8001452:	2301      	movs	r3, #1
		cal->start_count = loop_count;
 8001454:	60e5      	str	r5, [r4, #12]
	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001456:	6162      	str	r2, [r4, #20]
		cal->started = 1;
 8001458:	7423      	strb	r3, [r4, #16]
        cal->cal_position.elec_angle = cal->theta_ref;
 800145a:	f504 4202 	add.w	r2, r4, #33280	; 0x8200
    	cal->theta_ref = 0;//W_CAL*cal->time;
 800145e:	2300      	movs	r3, #0
 8001460:	60a3      	str	r3, [r4, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 8001462:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
        cal->cal_position.elec_velocity = 0;
 8001466:	f504 4202 	add.w	r2, r4, #33280	; 0x8200
        controller->i_d_des = I_CAL;
 800146a:	491d      	ldr	r1, [pc, #116]	; (80014e0 <order_phases+0x1a0>)
        cal->cal_position.elec_velocity = 0;
 800146c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        controller->i_d_des = I_CAL;
 8001470:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 8001472:	f8c6 20ac 	str.w	r2, [r6, #172]	; 0xac
        commutate(controller, &cal->cal_position);
 8001476:	f504 4102 	add.w	r1, r4, #33280	; 0x8200
        controller->i_q_des = 0.0f;
 800147a:	f8c6 30b0 	str.w	r3, [r6, #176]	; 0xb0
        commutate(controller, &cal->cal_position);
 800147e:	4630      	mov	r0, r6
 8001480:	312c      	adds	r1, #44	; 0x2c
 8001482:	f001 f8e9 	bl	8002658 <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	61a3      	str	r3, [r4, #24]
}
 800148a:	b005      	add	sp, #20
 800148c:	ecbd 8b02 	vpop	{d8}
 8001490:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    	cal->theta_ref = W_CAL*(cal->time-T1);
 8001494:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001498:	ee37 7a67 	vsub.f32	s14, s14, s15
    	cal->cal_position.elec_angle = cal->theta_ref;
 800149c:	f504 4302 	add.w	r3, r4, #33280	; 0x8200
    	cal->theta_ref = W_CAL*(cal->time-T1);
 80014a0:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 80014a4:	ee27 7a27 	vmul.f32	s14, s14, s15
		commutate(controller, &cal->cal_position);
 80014a8:	4619      	mov	r1, r3
 80014aa:	4630      	mov	r0, r6
 80014ac:	312c      	adds	r1, #44	; 0x2c
    	cal->theta_ref = W_CAL*(cal->time-T1);
 80014ae:	ed84 7a02 	vstr	s14, [r4, #8]
    	cal->cal_position.elec_angle = cal->theta_ref;
 80014b2:	ed83 7a22 	vstr	s14, [r3, #136]	; 0x88
}
 80014b6:	b005      	add	sp, #20
 80014b8:	ecbd 8b02 	vpop	{d8}
 80014bc:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
		commutate(controller, &cal->cal_position);
 80014c0:	f001 b8ca 	b.w	8002658 <commutate>
 80014c4:	3827c5ac 	.word	0x3827c5ac
 80014c8:	46c35000 	.word	0x46c35000
 80014cc:	471f03f7 	.word	0x471f03f7
 80014d0:	40c90fdb 	.word	0x40c90fdb
 80014d4:	0800e36c 	.word	0x0800e36c
 80014d8:	0800e384 	.word	0x0800e384
 80014dc:	0800e398 	.word	0x0800e398
 80014e0:	20000684 	.word	0x20000684
 80014e4:	0800e354 	.word	0x0800e354
 80014e8:	0800e330 	.word	0x0800e330
 80014ec:	20008f40 	.word	0x20008f40

080014f0 <calibrate_encoder>:

void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 80014f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014f4:	ed2d 8b02 	vpush	{d8}
	/* Calibrates e-zero and encoder nonliearity */

	if(!cal->started){
 80014f8:	7c17      	ldrb	r7, [r2, #16]
void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 80014fa:	b082      	sub	sp, #8
 80014fc:	4614      	mov	r4, r2
 80014fe:	4680      	mov	r8, r0
 8001500:	460d      	mov	r5, r1
 8001502:	461e      	mov	r6, r3
	if(!cal->started){
 8001504:	2f00      	cmp	r7, #0
 8001506:	f000 80cf 	beq.w	80016a8 <calibrate_encoder+0x1b8>
			cal->start_count = loop_count;
			cal->next_sample_time = T1;
			cal->sample_count = 0;
		}

	cal->time = (float)(loop_count - cal->start_count)*DT;
 800150a:	68d3      	ldr	r3, [r2, #12]
 800150c:	ed9f 7ad8 	vldr	s14, [pc, #864]	; 8001870 <calibrate_encoder+0x380>

    if(cal->time < T1){
 8001510:	eddf 6ad8 	vldr	s13, [pc, #864]	; 8001874 <calibrate_encoder+0x384>
	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001514:	1af6      	subs	r6, r6, r3
 8001516:	ee07 6a90 	vmov	s15, r6
 800151a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800151e:	ee27 7a87 	vmul.f32	s14, s15, s14
    if(cal->time < T1){
 8001522:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	cal->time = (float)(loop_count - cal->start_count)*DT;
 800152a:	ed82 7a05 	vstr	s14, [r2, #20]
    if(cal->time < T1){
 800152e:	f100 80c7 	bmi.w	80016c0 <calibrate_encoder+0x1d0>

    	cal->theta_start = encoder->angle_multiturn[0];
    	cal->next_sample_time = cal->time;
    	return;
    }
    else if (cal->time < T1+2.0f*PI_F*PPAIRS/W_CAL){
 8001532:	4ed1      	ldr	r6, [pc, #836]	; (8001878 <calibrate_encoder+0x388>)
 8001534:	ed9f 6ad1 	vldr	s12, [pc, #836]	; 800187c <calibrate_encoder+0x38c>
 8001538:	edd6 6a0a 	vldr	s13, [r6, #40]	; 0x28
 800153c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001540:	eef0 5a67 	vmov.f32	s11, s15
 8001544:	eee6 5a86 	vfma.f32	s11, s13, s12
 8001548:	eeb4 7ae5 	vcmpe.f32	s14, s11
 800154c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001550:	f100 80d2 	bmi.w	80016f8 <calibrate_encoder+0x208>
			cal->sample_count++;

		}
		return;
    }
	else if (cal->time < T1+4.0f*PI_F*PPAIRS/W_CAL){
 8001554:	ed9f 6aca 	vldr	s12, [pc, #808]	; 8001880 <calibrate_encoder+0x390>
 8001558:	eee6 7a86 	vfma.f32	s15, s13, s12
 800155c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001564:	f100 8126 	bmi.w	80017b4 <calibrate_encoder+0x2c4>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
		}
		return;
    }

    reset_foc(controller);
 8001568:	4608      	mov	r0, r1
 800156a:	f000 ffff 	bl	800256c <reset_foc>

    // Calculate average offset
    int ezero_mean = 0;
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 800156e:	edd6 7a0a 	vldr	s15, [r6, #40]	; 0x28
 8001572:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8001576:	ee17 3a10 	vmov	r3, s14
 800157a:	01da      	lsls	r2, r3, #7
 800157c:	2a00      	cmp	r2, #0
 800157e:	f340 8173 	ble.w	8001868 <calibrate_encoder+0x378>
 8001582:	eb04 2343 	add.w	r3, r4, r3, lsl #9
 8001586:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800158a:	f104 0128 	add.w	r1, r4, #40	; 0x28
    int ezero_mean = 0;
 800158e:	2300      	movs	r3, #0
		ezero_mean += cal->error_arr[i];
 8001590:	f851 0f04 	ldr.w	r0, [r1, #4]!
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 8001594:	4291      	cmp	r1, r2
		ezero_mean += cal->error_arr[i];
 8001596:	4403      	add	r3, r0
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 8001598:	d1fa      	bne.n	8001590 <calibrate_encoder+0xa0>
 800159a:	ee07 3a10 	vmov	s14, r3
 800159e:	eeba 7aec 	vcvt.f32.s32	s14, s14, #7
	}
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 80015a2:	eec7 6a27 	vdiv.f32	s13, s14, s15

	// Moving average to filter out cogging ripple

	int window = SAMPLES_PER_PPAIR;
	int lut_offset = (ENC_CPR-cal->error_arr[0])*N_LUT/ENC_CPR;
 80015a6:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
			}
			moving_avg = moving_avg/window;
			int lut_index = lut_offset + i;
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 80015a8:	4fb6      	ldr	r7, [pc, #728]	; (8001884 <calibrate_encoder+0x394>)
	int lut_offset = (ENC_CPR-cal->error_arr[0])*N_LUT/ENC_CPR;
 80015aa:	f5d5 3580 	rsbs	r5, r5, #65536	; 0x10000
 80015ae:	bf48      	it	mi
 80015b0:	f205 15ff 	addwmi	r5, r5, #511	; 0x1ff
 80015b4:	126d      	asrs	r5, r5, #9
	for(int i = 0; i<N_LUT; i++){
 80015b6:	f04f 0800 	mov.w	r8, #0
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 80015ba:	eddf 8ab3 	vldr	s17, [pc, #716]	; 8001888 <calibrate_encoder+0x398>
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 80015be:	eebd 7ae6 	vcvt.s32.f32	s14, s13
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 80015c2:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 80015c6:	ee17 2a10 	vmov	r2, s14
 80015ca:	ed84 7a07 	vstr	s14, [r4, #28]
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 80015ce:	ee07 8a10 	vmov	s14, r8
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 80015d2:	ee27 6aa8 	vmul.f32	s12, s15, s17
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 80015d6:	eef8 5ac7 	vcvt.f32.s32	s11, s14
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 80015da:	ee36 5a48 	vsub.f32	s10, s12, s16
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 80015de:	ee65 5aa7 	vmul.f32	s11, s11, s15
			for(int j = (-window)/2; j<(window)/2; j++){
 80015e2:	f06f 013f 	mvn.w	r1, #63	; 0x3f
			int moving_avg = 0;
 80015e6:	2000      	movs	r0, #0
 80015e8:	e011      	b.n	800160e <calibrate_encoder+0x11e>
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 80015ea:	eeb4 5ae6 	vcmpe.f32	s10, s13
 80015ee:	ee76 6ac6 	vsub.f32	s13, s13, s12
 80015f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f6:	bf48      	it	mi
 80015f8:	eefd 7ae6 	vcvtmi.s32.f32	s15, s13
				moving_avg += cal->error_arr[index];
 80015fc:	ee17 3a90 	vmov	r3, s15
 8001600:	eb04 0383 	add.w	r3, r4, r3, lsl #2
			for(int j = (-window)/2; j<(window)/2; j++){
 8001604:	3101      	adds	r1, #1
				moving_avg += cal->error_arr[index];
 8001606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			for(int j = (-window)/2; j<(window)/2; j++){
 8001608:	2940      	cmp	r1, #64	; 0x40
				moving_avg += cal->error_arr[index];
 800160a:	4418      	add	r0, r3
			for(int j = (-window)/2; j<(window)/2; j++){
 800160c:	d012      	beq.n	8001634 <calibrate_encoder+0x144>
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 800160e:	ee07 1a90 	vmov	s15, r1
 8001612:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001616:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800161a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
				if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 800161e:	ee17 3a90 	vmov	r3, s15
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001622:	eef8 6ae7 	vcvt.f32.s32	s13, s15
				if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 8001626:	2b00      	cmp	r3, #0
 8001628:	ee36 7a86 	vadd.f32	s14, s13, s12
 800162c:	dadd      	bge.n	80015ea <calibrate_encoder+0xfa>
 800162e:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8001632:	e7e3      	b.n	80015fc <calibrate_encoder+0x10c>
			moving_avg = moving_avg/window;
 8001634:	2800      	cmp	r0, #0
 8001636:	bfb8      	it	lt
 8001638:	307f      	addlt	r0, #127	; 0x7f
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 800163a:	2d7f      	cmp	r5, #127	; 0x7f
			moving_avg = moving_avg/window;
 800163c:	ea4f 10e0 	mov.w	r0, r0, asr #7
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 8001640:	dd16      	ble.n	8001670 <calibrate_encoder+0x180>
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001642:	f505 53fc 	add.w	r3, r5, #8064	; 0x1f80
 8001646:	330a      	adds	r3, #10
 8001648:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800164c:	1a82      	subs	r2, r0, r2
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 800164e:	f1a5 0180 	sub.w	r1, r5, #128	; 0x80
	for(int i = 0; i<N_LUT; i++){
 8001652:	f108 0801 	add.w	r8, r8, #1
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001656:	605a      	str	r2, [r3, #4]
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 8001658:	4638      	mov	r0, r7
 800165a:	f008 fec9 	bl	800a3f0 <iprintf>
	for(int i = 0; i<N_LUT; i++){
 800165e:	f1b8 0f80 	cmp.w	r8, #128	; 0x80
 8001662:	f105 0501 	add.w	r5, r5, #1
 8001666:	d015      	beq.n	8001694 <calibrate_encoder+0x1a4>
 8001668:	edd6 7a0a 	vldr	s15, [r6, #40]	; 0x28
 800166c:	69e2      	ldr	r2, [r4, #28]
 800166e:	e7ae      	b.n	80015ce <calibrate_encoder+0xde>
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001670:	f505 5300 	add.w	r3, r5, #8192	; 0x2000
 8001674:	330a      	adds	r3, #10
 8001676:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800167a:	1a82      	subs	r2, r0, r2
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 800167c:	4629      	mov	r1, r5
	for(int i = 0; i<N_LUT; i++){
 800167e:	f108 0801 	add.w	r8, r8, #1
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001682:	605a      	str	r2, [r3, #4]
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 8001684:	4638      	mov	r0, r7
 8001686:	f008 feb3 	bl	800a3f0 <iprintf>
	for(int i = 0; i<N_LUT; i++){
 800168a:	f1b8 0f80 	cmp.w	r8, #128	; 0x80
 800168e:	f105 0501 	add.w	r5, r5, #1
 8001692:	d1e9      	bne.n	8001668 <calibrate_encoder+0x178>

		}

	cal->started = 0;
 8001694:	2200      	movs	r2, #0
	cal->done_cal = 1;
 8001696:	2301      	movs	r3, #1
	cal->started = 0;
 8001698:	7422      	strb	r2, [r4, #16]
	cal->done_cal = 1;
 800169a:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
}
 800169e:	b002      	add	sp, #8
 80016a0:	ecbd 8b02 	vpop	{d8}
 80016a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			printf("Starting offset cal and linearization\r\n");
 80016a8:	4878      	ldr	r0, [pc, #480]	; (800188c <calibrate_encoder+0x39c>)
 80016aa:	f008 ff3d 	bl	800a528 <puts>
	cal->time = (float)(loop_count - cal->start_count)*DT;
 80016ae:	2100      	movs	r1, #0
			cal->started = 1;
 80016b0:	2201      	movs	r2, #1
			cal->next_sample_time = T1;
 80016b2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
			cal->start_count = loop_count;
 80016b6:	60e6      	str	r6, [r4, #12]
			cal->sample_count = 0;
 80016b8:	84a7      	strh	r7, [r4, #36]	; 0x24
	cal->time = (float)(loop_count - cal->start_count)*DT;
 80016ba:	6161      	str	r1, [r4, #20]
			cal->started = 1;
 80016bc:	7422      	strb	r2, [r4, #16]
			cal->next_sample_time = T1;
 80016be:	62a3      	str	r3, [r4, #40]	; 0x28
        cal->cal_position.elec_angle = cal->theta_ref;
 80016c0:	f504 4202 	add.w	r2, r4, #33280	; 0x8200
        cal->theta_ref = 0;//W_CAL*cal->time;
 80016c4:	2300      	movs	r3, #0
        controller->i_d_des = I_CAL;
 80016c6:	496c      	ldr	r1, [pc, #432]	; (8001878 <calibrate_encoder+0x388>)
        cal->theta_ref = 0;//W_CAL*cal->time;
 80016c8:	60a3      	str	r3, [r4, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 80016ca:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
        controller->i_d_des = I_CAL;
 80016ce:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 80016d0:	f8c5 20ac 	str.w	r2, [r5, #172]	; 0xac
        commutate(controller, &cal->cal_position);
 80016d4:	f504 4102 	add.w	r1, r4, #33280	; 0x8200
        controller->i_q_des = 0.0f;
 80016d8:	f8c5 30b0 	str.w	r3, [r5, #176]	; 0xb0
        commutate(controller, &cal->cal_position);
 80016dc:	4628      	mov	r0, r5
 80016de:	312c      	adds	r1, #44	; 0x2c
 80016e0:	f000 ffba 	bl	8002658 <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 80016e4:	f8d8 200c 	ldr.w	r2, [r8, #12]
    	cal->next_sample_time = cal->time;
 80016e8:	6963      	ldr	r3, [r4, #20]
    	cal->theta_start = encoder->angle_multiturn[0];
 80016ea:	61a2      	str	r2, [r4, #24]
    	cal->next_sample_time = cal->time;
 80016ec:	62a3      	str	r3, [r4, #40]	; 0x28
}
 80016ee:	b002      	add	sp, #8
 80016f0:	ecbd 8b02 	vpop	{d8}
 80016f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 80016f8:	edd2 7a02 	vldr	s15, [r2, #8]
 80016fc:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8001890 <calibrate_encoder+0x3a0>
		cal->cal_position.elec_angle = cal->theta_ref;
 8001700:	f502 4302 	add.w	r3, r2, #33280	; 0x8200
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 8001704:	ee77 7a87 	vadd.f32	s15, s15, s14
		commutate(controller, &cal->cal_position);
 8001708:	4619      	mov	r1, r3
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 800170a:	edc2 7a02 	vstr	s15, [r2, #8]
		commutate(controller, &cal->cal_position);
 800170e:	4628      	mov	r0, r5
		cal->cal_position.elec_angle = cal->theta_ref;
 8001710:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
		commutate(controller, &cal->cal_position);
 8001714:	312c      	adds	r1, #44	; 0x2c
 8001716:	f000 ff9f 	bl	8002658 <commutate>
		if(cal->time > cal->next_sample_time){
 800171a:	ed94 7a05 	vldr	s14, [r4, #20]
 800171e:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 8001722:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800172a:	ddb8      	ble.n	800169e <calibrate_encoder+0x1ae>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 800172c:	ed94 7a02 	vldr	s14, [r4, #8]
 8001730:	eddf 7a58 	vldr	s15, [pc, #352]	; 8001894 <calibrate_encoder+0x3a4>
 8001734:	ed96 6a0a 	vldr	s12, [r6, #40]	; 0x28
			int error = encoder->raw - count_ref;//- encoder->raw;
 8001738:	f8d8 3074 	ldr.w	r3, [r8, #116]	; 0x74
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 800173c:	f8b4 8024 	ldrh.w	r8, [r4, #36]	; 0x24
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001740:	ee67 7a27 	vmul.f32	s15, s14, s15
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 8001744:	eb04 0288 	add.w	r2, r4, r8, lsl #2
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001748:	eec7 6a86 	vdiv.f32	s13, s15, s12
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 800174c:	ee17 0a10 	vmov	r0, s14
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001750:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8001754:	ee17 7a90 	vmov	r7, s15
			int error = encoder->raw - count_ref;//- encoder->raw;
 8001758:	1bdb      	subs	r3, r3, r7
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 800175a:	13dd      	asrs	r5, r3, #15
 800175c:	f405 3580 	and.w	r5, r5, #65536	; 0x10000
 8001760:	441d      	add	r5, r3
 8001762:	62d5      	str	r5, [r2, #44]	; 0x2c
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 8001764:	f7fe ff18 	bl	8000598 <__aeabi_f2d>
 8001768:	462b      	mov	r3, r5
 800176a:	e9cd 0100 	strd	r0, r1, [sp]
 800176e:	463a      	mov	r2, r7
 8001770:	4849      	ldr	r0, [pc, #292]	; (8001898 <calibrate_encoder+0x3a8>)
 8001772:	4641      	mov	r1, r8
 8001774:	f008 fe3c 	bl	800a3f0 <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001778:	ed94 7a0a 	vldr	s14, [r4, #40]	; 0x28
 800177c:	eddf 7a47 	vldr	s15, [pc, #284]	; 800189c <calibrate_encoder+0x3ac>
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 8001780:	eddf 6a41 	vldr	s13, [pc, #260]	; 8001888 <calibrate_encoder+0x398>
 8001784:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001786:	ee37 7a27 	vadd.f32	s14, s14, s15
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 800178a:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 800178e:	ed84 7a0a 	vstr	s14, [r4, #40]	; 0x28
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 8001792:	ed96 7a0a 	vldr	s14, [r6, #40]	; 0x28
 8001796:	eee7 7a26 	vfma.f32	s15, s14, s13
 800179a:	ee07 3a10 	vmov	s14, r3
 800179e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80017a2:	eeb4 7a67 	vcmp.f32	s14, s15
 80017a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017aa:	f43f af78 	beq.w	800169e <calibrate_encoder+0x1ae>
			cal->sample_count++;
 80017ae:	3301      	adds	r3, #1
 80017b0:	84a3      	strh	r3, [r4, #36]	; 0x24
 80017b2:	e774      	b.n	800169e <calibrate_encoder+0x1ae>
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 80017b4:	edd2 7a02 	vldr	s15, [r2, #8]
 80017b8:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8001890 <calibrate_encoder+0x3a0>
 80017bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
		controller->i_q_des = 0.0f;
 80017c0:	2300      	movs	r3, #0
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 80017c2:	edc2 7a02 	vstr	s15, [r2, #8]
		controller->i_d_des = I_CAL;
 80017c6:	6cb2      	ldr	r2, [r6, #72]	; 0x48
		controller->i_q_des = 0.0f;
 80017c8:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		cal->cal_position.elec_angle = cal->theta_ref;
 80017cc:	f504 4302 	add.w	r3, r4, #33280	; 0x8200
		controller->i_d_des = I_CAL;
 80017d0:	f8c1 20ac 	str.w	r2, [r1, #172]	; 0xac
		commutate(controller, &cal->cal_position);
 80017d4:	4619      	mov	r1, r3
		cal->cal_position.elec_angle = cal->theta_ref;
 80017d6:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
		commutate(controller, &cal->cal_position);
 80017da:	4628      	mov	r0, r5
 80017dc:	312c      	adds	r1, #44	; 0x2c
 80017de:	f000 ff3b 	bl	8002658 <commutate>
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 80017e2:	ed94 7a05 	vldr	s14, [r4, #20]
 80017e6:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 80017ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f2:	f77f af54 	ble.w	800169e <calibrate_encoder+0x1ae>
 80017f6:	8ca7      	ldrh	r7, [r4, #36]	; 0x24
 80017f8:	2f00      	cmp	r7, #0
 80017fa:	f43f af50 	beq.w	800169e <calibrate_encoder+0x1ae>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 80017fe:	ed94 7a02 	vldr	s14, [r4, #8]
 8001802:	eddf 7a24 	vldr	s15, [pc, #144]	; 8001894 <calibrate_encoder+0x3a4>
 8001806:	ed96 6a0a 	vldr	s12, [r6, #40]	; 0x28
			int error = encoder->raw - count_ref;// - encoder->raw;
 800180a:	f8d8 3074 	ldr.w	r3, [r8, #116]	; 0x74
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 800180e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001812:	eb04 0187 	add.w	r1, r4, r7, lsl #2
 8001816:	eec7 6a86 	vdiv.f32	s13, s15, s12
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 800181a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 800181c:	ee17 0a10 	vmov	r0, s14
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001820:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8001824:	ee17 6a90 	vmov	r6, s15
			int error = encoder->raw - count_ref;// - encoder->raw;
 8001828:	1b9b      	subs	r3, r3, r6
			error = error + ENC_CPR*(error<0);
 800182a:	13dd      	asrs	r5, r3, #15
 800182c:	f405 3580 	and.w	r5, r5, #65536	; 0x10000
 8001830:	441d      	add	r5, r3
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 8001832:	4415      	add	r5, r2
 8001834:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001838:	106d      	asrs	r5, r5, #1
 800183a:	62cd      	str	r5, [r1, #44]	; 0x2c
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 800183c:	f7fe feac 	bl	8000598 <__aeabi_f2d>
 8001840:	462b      	mov	r3, r5
 8001842:	e9cd 0100 	strd	r0, r1, [sp]
 8001846:	4632      	mov	r2, r6
 8001848:	4813      	ldr	r0, [pc, #76]	; (8001898 <calibrate_encoder+0x3a8>)
 800184a:	4639      	mov	r1, r7
 800184c:	f008 fdd0 	bl	800a3f0 <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001850:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 8001854:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800189c <calibrate_encoder+0x3ac>
			cal->sample_count--;
 8001858:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 800185a:	ee77 7a87 	vadd.f32	s15, s15, s14
			cal->sample_count--;
 800185e:	3b01      	subs	r3, #1
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001860:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
			cal->sample_count--;
 8001864:	84a3      	strh	r3, [r4, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001866:	e71a      	b.n	800169e <calibrate_encoder+0x1ae>
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 8001868:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80018a0 <calibrate_encoder+0x3b0>
 800186c:	e699      	b.n	80015a2 <calibrate_encoder+0xb2>
 800186e:	bf00      	nop
 8001870:	3827c5ac 	.word	0x3827c5ac
 8001874:	46c35000 	.word	0x46c35000
 8001878:	20000684 	.word	0x20000684
 800187c:	3f20d97c 	.word	0x3f20d97c
 8001880:	3fa0d97c 	.word	0x3fa0d97c
 8001884:	0800e3ec 	.word	0x0800e3ec
 8001888:	43000000 	.word	0x43000000
 800188c:	0800e3b4 	.word	0x0800e3b4
 8001890:	39d1b717 	.word	0x39d1b717
 8001894:	4622f983 	.word	0x4622f983
 8001898:	0800e3dc 	.word	0x0800e3dc
 800189c:	3ba0d97c 	.word	0x3ba0d97c
 80018a0:	00000000 	.word	0x00000000

080018a4 <drv_write_DCR>:
}
void drv_write_register(DRVStruct drv, int reg, int val){
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, (reg<<11)|val);
}
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 80018a4:	b530      	push	{r4, r5, lr}
 80018a6:	b085      	sub	sp, #20
 80018a8:	e9dd 540d 	ldrd	r5, r4, [sp, #52]	; 0x34
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 80018ac:	ea44 2242 	orr.w	r2, r4, r2, lsl #9
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 80018b0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 80018b2:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 80018b6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 80018b8:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 80018bc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 80018be:	ea42 02c5 	orr.w	r2, r2, r5, lsl #3
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 80018c2:	9d09      	ldr	r5, [sp, #36]	; 0x24
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 80018c4:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 80018c8:	9c08      	ldr	r4, [sp, #32]
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 80018ca:	ea42 1245 	orr.w	r2, r2, r5, lsl #5
 80018ce:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 80018d2:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 80018d6:	ac02      	add	r4, sp, #8
 80018d8:	e884 0003 	stmia.w	r4, {r0, r1}
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 80018dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 80018e0:	2200      	movs	r2, #0
 80018e2:	2110      	movs	r1, #16
 80018e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 80018e8:	f8ad 3008 	strh.w	r3, [sp, #8]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 80018ec:	f005 f8ae 	bl	8006a4c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 80018f0:	2364      	movs	r3, #100	; 0x64
 80018f2:	9300      	str	r3, [sp, #0]
 80018f4:	4809      	ldr	r0, [pc, #36]	; (800191c <drv_write_DCR+0x78>)
 80018f6:	2301      	movs	r3, #1
 80018f8:	4621      	mov	r1, r4
 80018fa:	f10d 020a 	add.w	r2, sp, #10
 80018fe:	f005 fffd 	bl	80078fc <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001902:	4b06      	ldr	r3, [pc, #24]	; (800191c <drv_write_DCR+0x78>)
 8001904:	f893 205d 	ldrb.w	r2, [r3, #93]	; 0x5d
 8001908:	2a02      	cmp	r2, #2
 800190a:	d0fb      	beq.n	8001904 <drv_write_DCR+0x60>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 800190c:	2201      	movs	r2, #1
 800190e:	2110      	movs	r1, #16
 8001910:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001914:	f005 f89a 	bl	8006a4c <HAL_GPIO_WritePin>
	uint16_t mask = 0x07FF;
	//printf("spi w %d, data being %d \n\r", val, (val&mask));
	uint16_t retval = drv_spi_write(&drv, val);
	//printf("loop retval = %d\n\r", (retval&mask));
}
 8001918:	b005      	add	sp, #20
 800191a:	bd30      	pop	{r4, r5, pc}
 800191c:	2000944c 	.word	0x2000944c

08001920 <drv_write_OCPCR>:
void drv_write_LSR(DRVStruct drv, int CBC, int TDRIVE, int IDRIVEP_LS, int IDRIVEN_LS){
	uint16_t val = (LSR<<11) | (CBC<<10) | (TDRIVE<<8) | (IDRIVEP_LS<<4) | IDRIVEN_LS;
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, val);
}
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 8001920:	b530      	push	{r4, r5, lr}
 8001922:	b085      	sub	sp, #20
 8001924:	e9dd 5409 	ldrd	r5, r4, [sp, #36]	; 0x24
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 8001928:	ea44 2282 	orr.w	r2, r4, r2, lsl #10
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 800192c:	9c08      	ldr	r4, [sp, #32]
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 800192e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8001932:	ea42 1284 	orr.w	r2, r2, r4, lsl #6
 8001936:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 800193a:	ac02      	add	r4, sp, #8
 800193c:	e884 0003 	stmia.w	r4, {r0, r1}
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 8001940:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001944:	2200      	movs	r2, #0
 8001946:	2110      	movs	r1, #16
 8001948:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 800194c:	f8ad 3008 	strh.w	r3, [sp, #8]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001950:	f005 f87c 	bl	8006a4c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001954:	2364      	movs	r3, #100	; 0x64
 8001956:	9300      	str	r3, [sp, #0]
 8001958:	4809      	ldr	r0, [pc, #36]	; (8001980 <drv_write_OCPCR+0x60>)
 800195a:	2301      	movs	r3, #1
 800195c:	4621      	mov	r1, r4
 800195e:	f10d 020a 	add.w	r2, sp, #10
 8001962:	f005 ffcb 	bl	80078fc <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001966:	4b06      	ldr	r3, [pc, #24]	; (8001980 <drv_write_OCPCR+0x60>)
 8001968:	f893 205d 	ldrb.w	r2, [r3, #93]	; 0x5d
 800196c:	2a02      	cmp	r2, #2
 800196e:	d0fb      	beq.n	8001968 <drv_write_OCPCR+0x48>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001970:	2201      	movs	r2, #1
 8001972:	2110      	movs	r1, #16
 8001974:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001978:	f005 f868 	bl	8006a4c <HAL_GPIO_WritePin>
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, val);
}
 800197c:	b005      	add	sp, #20
 800197e:	bd30      	pop	{r4, r5, pc}
 8001980:	2000944c 	.word	0x2000944c

08001984 <drv_write_CSACR>:
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 8001984:	b530      	push	{r4, r5, lr}
 8001986:	b085      	sub	sp, #20
 8001988:	e9dd 540d 	ldrd	r5, r4, [sp, #52]	; 0x34
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 800198c:	ea44 2282 	orr.w	r2, r4, r2, lsl #10
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 8001990:	9c0c      	ldr	r4, [sp, #48]	; 0x30
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 8001992:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 8001996:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 8001998:	ea42 02c4 	orr.w	r2, r2, r4, lsl #3
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 800199c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 800199e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 80019a2:	9d09      	ldr	r5, [sp, #36]	; 0x24
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 80019a4:	ea42 1244 	orr.w	r2, r2, r4, lsl #5
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 80019a8:	9c08      	ldr	r4, [sp, #32]
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 80019aa:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 80019ae:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 80019b2:	ea42 2343 	orr.w	r3, r2, r3, lsl #9
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 80019b6:	ac02      	add	r4, sp, #8
 80019b8:	e884 0003 	stmia.w	r4, {r0, r1}
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 80019bc:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 80019c0:	2200      	movs	r2, #0
 80019c2:	2110      	movs	r1, #16
 80019c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 80019c8:	f8ad 3008 	strh.w	r3, [sp, #8]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 80019cc:	f005 f83e 	bl	8006a4c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 80019d0:	2364      	movs	r3, #100	; 0x64
 80019d2:	9300      	str	r3, [sp, #0]
 80019d4:	4809      	ldr	r0, [pc, #36]	; (80019fc <drv_write_CSACR+0x78>)
 80019d6:	2301      	movs	r3, #1
 80019d8:	4621      	mov	r1, r4
 80019da:	f10d 020a 	add.w	r2, sp, #10
 80019de:	f005 ff8d 	bl	80078fc <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 80019e2:	4b06      	ldr	r3, [pc, #24]	; (80019fc <drv_write_CSACR+0x78>)
 80019e4:	f893 205d 	ldrb.w	r2, [r3, #93]	; 0x5d
 80019e8:	2a02      	cmp	r2, #2
 80019ea:	d0fb      	beq.n	80019e4 <drv_write_CSACR+0x60>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 80019ec:	2201      	movs	r2, #1
 80019ee:	2110      	movs	r1, #16
 80019f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019f4:	f005 f82a 	bl	8006a4c <HAL_GPIO_WritePin>
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, val);
}
 80019f8:	b005      	add	sp, #20
 80019fa:	bd30      	pop	{r4, r5, pc}
 80019fc:	2000944c 	.word	0x2000944c

08001a00 <drv_enable_gd>:
void drv_enable_gd(DRVStruct drv){
 8001a00:	b530      	push	{r4, r5, lr}
 8001a02:	b087      	sub	sp, #28
 8001a04:	ac02      	add	r4, sp, #8
 8001a06:	e884 0003 	stmia.w	r4, {r0, r1}
 8001a0a:	e894 0003 	ldmia.w	r4, {r0, r1}
	drv->spi_tx_word = val;
 8001a0e:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 8001a12:	9004      	str	r0, [sp, #16]
 8001a14:	f8ad 1014 	strh.w	r1, [sp, #20]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001a18:	2200      	movs	r2, #0
 8001a1a:	2110      	movs	r1, #16
 8001a1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 8001a20:	f8ad 3010 	strh.w	r3, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001a24:	f005 f812 	bl	8006a4c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001a28:	2364      	movs	r3, #100	; 0x64
 8001a2a:	481d      	ldr	r0, [pc, #116]	; (8001aa0 <drv_enable_gd+0xa0>)
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	a904      	add	r1, sp, #16
 8001a30:	f10d 0212 	add.w	r2, sp, #18
 8001a34:	2301      	movs	r3, #1
 8001a36:	4605      	mov	r5, r0
 8001a38:	f005 ff60 	bl	80078fc <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001a3c:	f895 305d 	ldrb.w	r3, [r5, #93]	; 0x5d
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d0fb      	beq.n	8001a3c <drv_enable_gd+0x3c>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001a44:	2201      	movs	r2, #1
 8001a46:	2110      	movs	r1, #16
 8001a48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a4c:	f004 fffe 	bl	8006a4c <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 8001a50:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a54:	f8bd 3012 	ldrh.w	r3, [sp, #18]
	uint16_t val = (drv_read_register(drv, DCR)) & (~(0x1<<2));
	//printf("spi w %d \n", val);
	drv_write_register(drv, DCR, val);
 8001a58:	f8ad 1014 	strh.w	r1, [sp, #20]
	uint16_t val = (drv_read_register(drv, DCR)) & (~(0x1<<2));
 8001a5c:	f023 0304 	bic.w	r3, r3, #4
	drv_spi_write(&drv, (reg<<11)|val);
 8001a60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a64:	9004      	str	r0, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001a66:	2200      	movs	r2, #0
 8001a68:	2110      	movs	r1, #16
 8001a6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 8001a6e:	f8ad 3010 	strh.w	r3, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001a72:	f004 ffeb 	bl	8006a4c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001a76:	2364      	movs	r3, #100	; 0x64
 8001a78:	9300      	str	r3, [sp, #0]
 8001a7a:	4809      	ldr	r0, [pc, #36]	; (8001aa0 <drv_enable_gd+0xa0>)
 8001a7c:	f10d 0212 	add.w	r2, sp, #18
 8001a80:	a904      	add	r1, sp, #16
 8001a82:	2301      	movs	r3, #1
 8001a84:	f005 ff3a 	bl	80078fc <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001a88:	f895 305d 	ldrb.w	r3, [r5, #93]	; 0x5d
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d0fb      	beq.n	8001a88 <drv_enable_gd+0x88>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001a90:	2201      	movs	r2, #1
 8001a92:	2110      	movs	r1, #16
 8001a94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a98:	f004 ffd8 	bl	8006a4c <HAL_GPIO_WritePin>
}
 8001a9c:	b007      	add	sp, #28
 8001a9e:	bd30      	pop	{r4, r5, pc}
 8001aa0:	2000944c 	.word	0x2000944c

08001aa4 <drv_disable_gd>:
void drv_disable_gd(DRVStruct drv){
 8001aa4:	b530      	push	{r4, r5, lr}
 8001aa6:	b087      	sub	sp, #28
 8001aa8:	ac02      	add	r4, sp, #8
 8001aaa:	e884 0003 	stmia.w	r4, {r0, r1}
 8001aae:	e894 0003 	ldmia.w	r4, {r0, r1}
	drv->spi_tx_word = val;
 8001ab2:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 8001ab6:	9004      	str	r0, [sp, #16]
 8001ab8:	f8ad 1014 	strh.w	r1, [sp, #20]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001abc:	2200      	movs	r2, #0
 8001abe:	2110      	movs	r1, #16
 8001ac0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 8001ac4:	f8ad 3010 	strh.w	r3, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001ac8:	f004 ffc0 	bl	8006a4c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001acc:	2364      	movs	r3, #100	; 0x64
 8001ace:	481d      	ldr	r0, [pc, #116]	; (8001b44 <drv_disable_gd+0xa0>)
 8001ad0:	9300      	str	r3, [sp, #0]
 8001ad2:	a904      	add	r1, sp, #16
 8001ad4:	f10d 0212 	add.w	r2, sp, #18
 8001ad8:	2301      	movs	r3, #1
 8001ada:	4605      	mov	r5, r0
 8001adc:	f005 ff0e 	bl	80078fc <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001ae0:	f895 305d 	ldrb.w	r3, [r5, #93]	; 0x5d
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d0fb      	beq.n	8001ae0 <drv_disable_gd+0x3c>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001ae8:	2201      	movs	r2, #1
 8001aea:	2110      	movs	r1, #16
 8001aec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001af0:	f004 ffac 	bl	8006a4c <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 8001af4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001af8:	f8bd 3012 	ldrh.w	r3, [sp, #18]
	uint16_t val = (drv_read_register(drv, DCR)) | (0x1<<2);
	//printf("spi w %d \n", val);
	drv_write_register(drv, DCR, val);
 8001afc:	f8ad 1014 	strh.w	r1, [sp, #20]
	drv_spi_write(&drv, (reg<<11)|val);
 8001b00:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b04:	f043 0304 	orr.w	r3, r3, #4
 8001b08:	9004      	str	r0, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	2110      	movs	r1, #16
 8001b0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 8001b12:	f8ad 3010 	strh.w	r3, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001b16:	f004 ff99 	bl	8006a4c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001b1a:	2364      	movs	r3, #100	; 0x64
 8001b1c:	9300      	str	r3, [sp, #0]
 8001b1e:	4809      	ldr	r0, [pc, #36]	; (8001b44 <drv_disable_gd+0xa0>)
 8001b20:	f10d 0212 	add.w	r2, sp, #18
 8001b24:	a904      	add	r1, sp, #16
 8001b26:	2301      	movs	r3, #1
 8001b28:	f005 fee8 	bl	80078fc <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001b2c:	f895 305d 	ldrb.w	r3, [r5, #93]	; 0x5d
 8001b30:	2b02      	cmp	r3, #2
 8001b32:	d0fb      	beq.n	8001b2c <drv_disable_gd+0x88>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001b34:	2201      	movs	r2, #1
 8001b36:	2110      	movs	r1, #16
 8001b38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b3c:	f004 ff86 	bl	8006a4c <HAL_GPIO_WritePin>
}
 8001b40:	b007      	add	sp, #28
 8001b42:	bd30      	pop	{r4, r5, pc}
 8001b44:	2000944c 	.word	0x2000944c

08001b48 <drv_print_faults>:
void drv_calibrate(DRVStruct drv){
	uint16_t val = (0x1<<4) + (0x1<<3) + (0x1<<2);
	//printf("spi w %d \n", val);
	drv_write_register(drv, CSACR, val);
}
void drv_print_faults(DRVStruct drv){
 8001b48:	b570      	push	{r4, r5, r6, lr}
 8001b4a:	b086      	sub	sp, #24
 8001b4c:	ac02      	add	r4, sp, #8
 8001b4e:	e884 0003 	stmia.w	r4, {r0, r1}
 8001b52:	e894 0003 	ldmia.w	r4, {r0, r1}
	drv->spi_tx_word = val;
 8001b56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b5a:	9004      	str	r0, [sp, #16]
 8001b5c:	f8ad 1014 	strh.w	r1, [sp, #20]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001b60:	2200      	movs	r2, #0
 8001b62:	2110      	movs	r1, #16
 8001b64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 8001b68:	f8ad 3010 	strh.w	r3, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001b6c:	f004 ff6e 	bl	8006a4c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001b70:	2364      	movs	r3, #100	; 0x64
 8001b72:	486a      	ldr	r0, [pc, #424]	; (8001d1c <drv_print_faults+0x1d4>)
 8001b74:	9300      	str	r3, [sp, #0]
 8001b76:	a904      	add	r1, sp, #16
 8001b78:	f10d 0212 	add.w	r2, sp, #18
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	4606      	mov	r6, r0
 8001b80:	f005 febc 	bl	80078fc <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001b84:	f896 305d 	ldrb.w	r3, [r6, #93]	; 0x5d
 8001b88:	2b02      	cmp	r3, #2
 8001b8a:	d0fb      	beq.n	8001b84 <drv_print_faults+0x3c>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	2110      	movs	r1, #16
 8001b90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b94:	f004 ff5a 	bl	8006a4c <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 8001b98:	e894 0003 	ldmia.w	r4, {r0, r1}
	drv->spi_tx_word = val;
 8001b9c:	f248 0301 	movw	r3, #32769	; 0x8001
	return drv->spi_rx_word;
 8001ba0:	f8bd 5012 	ldrh.w	r5, [sp, #18]
    uint16_t val1 = drv_read_FSR1(drv);
    uint16_t val2 = drv_read_FSR2(drv);
 8001ba4:	f8ad 1014 	strh.w	r1, [sp, #20]
	drv->spi_tx_word = val;
 8001ba8:	9004      	str	r0, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001baa:	2200      	movs	r2, #0
 8001bac:	2110      	movs	r1, #16
 8001bae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 8001bb2:	f8ad 3010 	strh.w	r3, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001bb6:	f004 ff49 	bl	8006a4c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001bba:	2364      	movs	r3, #100	; 0x64
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	4857      	ldr	r0, [pc, #348]	; (8001d1c <drv_print_faults+0x1d4>)
 8001bc0:	f10d 0212 	add.w	r2, sp, #18
 8001bc4:	a904      	add	r1, sp, #16
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	f005 fe98 	bl	80078fc <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001bcc:	f896 305d 	ldrb.w	r3, [r6, #93]	; 0x5d
 8001bd0:	2b02      	cmp	r3, #2
 8001bd2:	d0fb      	beq.n	8001bcc <drv_print_faults+0x84>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	2110      	movs	r1, #16
 8001bd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bdc:	f004 ff36 	bl	8006a4c <HAL_GPIO_WritePin>

    if(val1 & (1<<10)){printf("\n\rFAULT\n\r");}
 8001be0:	056e      	lsls	r6, r5, #21
	return drv->spi_rx_word;
 8001be2:	f8bd 4012 	ldrh.w	r4, [sp, #18]
    if(val1 & (1<<10)){printf("\n\rFAULT\n\r");}
 8001be6:	d42b      	bmi.n	8001c40 <drv_print_faults+0xf8>

    if(val1 & (1<<9)){printf("VDS_OCP\n\r");}
 8001be8:	05a8      	lsls	r0, r5, #22
 8001bea:	d42e      	bmi.n	8001c4a <drv_print_faults+0x102>
    if(val1 & (1<<8)){printf("GDF\n\r");}
 8001bec:	05e9      	lsls	r1, r5, #23
 8001bee:	d431      	bmi.n	8001c54 <drv_print_faults+0x10c>
    if(val1 & (1<<7)){printf("UVLO\n\r");}
 8001bf0:	062a      	lsls	r2, r5, #24
 8001bf2:	d434      	bmi.n	8001c5e <drv_print_faults+0x116>
    if(val1 & (1<<6)){printf("OTSD\n\r");}
 8001bf4:	066b      	lsls	r3, r5, #25
 8001bf6:	d437      	bmi.n	8001c68 <drv_print_faults+0x120>
    if(val1 & (1<<5)){printf("VDS_HA\n\r");}
 8001bf8:	06ae      	lsls	r6, r5, #26
 8001bfa:	d43a      	bmi.n	8001c72 <drv_print_faults+0x12a>
    if(val1 & (1<<4)){printf("VDS_LA\n\r");}
 8001bfc:	06e8      	lsls	r0, r5, #27
 8001bfe:	d43d      	bmi.n	8001c7c <drv_print_faults+0x134>
    if(val1 & (1<<3)){printf("VDS_HB\n\r");}
 8001c00:	0729      	lsls	r1, r5, #28
 8001c02:	d440      	bmi.n	8001c86 <drv_print_faults+0x13e>
    if(val1 & (1<<2)){printf("VDS_LB\n\r");}
 8001c04:	076a      	lsls	r2, r5, #29
 8001c06:	d443      	bmi.n	8001c90 <drv_print_faults+0x148>
    if(val1 & (1<<1)){printf("VDS_HC\n\r");}
 8001c08:	07ab      	lsls	r3, r5, #30
 8001c0a:	d446      	bmi.n	8001c9a <drv_print_faults+0x152>
    if(val1 & (1)){printf("VDS_LC\n\r");}
 8001c0c:	07ee      	lsls	r6, r5, #31
 8001c0e:	d449      	bmi.n	8001ca4 <drv_print_faults+0x15c>

    if(val2 & (1<<10)){printf("SA_OC\n\r");}
 8001c10:	0565      	lsls	r5, r4, #21
 8001c12:	d44c      	bmi.n	8001cae <drv_print_faults+0x166>
    if(val2 & (1<<9)){printf("SB_OC\n\r");}
 8001c14:	05a0      	lsls	r0, r4, #22
 8001c16:	d44f      	bmi.n	8001cb8 <drv_print_faults+0x170>
    if(val2 & (1<<8)){printf("SC_OC\n\r");}
 8001c18:	05e1      	lsls	r1, r4, #23
 8001c1a:	d452      	bmi.n	8001cc2 <drv_print_faults+0x17a>
    if(val2 & (1<<7)){printf("OTW\n\r");}
 8001c1c:	0622      	lsls	r2, r4, #24
 8001c1e:	d455      	bmi.n	8001ccc <drv_print_faults+0x184>
    if(val2 & (1<<6)){printf("CPUV\n\r");}
 8001c20:	0663      	lsls	r3, r4, #25
 8001c22:	d458      	bmi.n	8001cd6 <drv_print_faults+0x18e>
    if(val2 & (1<<5)){printf("VGS_HA\n\r");}
 8001c24:	06a6      	lsls	r6, r4, #26
 8001c26:	d45b      	bmi.n	8001ce0 <drv_print_faults+0x198>
    if(val2 & (1<<4)){printf("VGS_LA\n\r");}
 8001c28:	06e5      	lsls	r5, r4, #27
 8001c2a:	d45e      	bmi.n	8001cea <drv_print_faults+0x1a2>
    if(val2 & (1<<3)){printf("VGS_HB\n\r");}
 8001c2c:	0720      	lsls	r0, r4, #28
 8001c2e:	d461      	bmi.n	8001cf4 <drv_print_faults+0x1ac>
    if(val2 & (1<<2)){printf("VGS_LB\n\r");}
 8001c30:	0761      	lsls	r1, r4, #29
 8001c32:	d464      	bmi.n	8001cfe <drv_print_faults+0x1b6>
    if(val2 & (1<<1)){printf("VGS_HC\n\r");}
 8001c34:	07a2      	lsls	r2, r4, #30
 8001c36:	d467      	bmi.n	8001d08 <drv_print_faults+0x1c0>
    if(val2 & (1)){printf("VGS_LC\n\r");}
 8001c38:	07e3      	lsls	r3, r4, #31
 8001c3a:	d46a      	bmi.n	8001d12 <drv_print_faults+0x1ca>

}
 8001c3c:	b006      	add	sp, #24
 8001c3e:	bd70      	pop	{r4, r5, r6, pc}
    if(val1 & (1<<10)){printf("\n\rFAULT\n\r");}
 8001c40:	4837      	ldr	r0, [pc, #220]	; (8001d20 <drv_print_faults+0x1d8>)
 8001c42:	f008 fbd5 	bl	800a3f0 <iprintf>
    if(val1 & (1<<9)){printf("VDS_OCP\n\r");}
 8001c46:	05a8      	lsls	r0, r5, #22
 8001c48:	d5d0      	bpl.n	8001bec <drv_print_faults+0xa4>
 8001c4a:	4836      	ldr	r0, [pc, #216]	; (8001d24 <drv_print_faults+0x1dc>)
 8001c4c:	f008 fbd0 	bl	800a3f0 <iprintf>
    if(val1 & (1<<8)){printf("GDF\n\r");}
 8001c50:	05e9      	lsls	r1, r5, #23
 8001c52:	d5cd      	bpl.n	8001bf0 <drv_print_faults+0xa8>
 8001c54:	4834      	ldr	r0, [pc, #208]	; (8001d28 <drv_print_faults+0x1e0>)
 8001c56:	f008 fbcb 	bl	800a3f0 <iprintf>
    if(val1 & (1<<7)){printf("UVLO\n\r");}
 8001c5a:	062a      	lsls	r2, r5, #24
 8001c5c:	d5ca      	bpl.n	8001bf4 <drv_print_faults+0xac>
 8001c5e:	4833      	ldr	r0, [pc, #204]	; (8001d2c <drv_print_faults+0x1e4>)
 8001c60:	f008 fbc6 	bl	800a3f0 <iprintf>
    if(val1 & (1<<6)){printf("OTSD\n\r");}
 8001c64:	066b      	lsls	r3, r5, #25
 8001c66:	d5c7      	bpl.n	8001bf8 <drv_print_faults+0xb0>
 8001c68:	4831      	ldr	r0, [pc, #196]	; (8001d30 <drv_print_faults+0x1e8>)
 8001c6a:	f008 fbc1 	bl	800a3f0 <iprintf>
    if(val1 & (1<<5)){printf("VDS_HA\n\r");}
 8001c6e:	06ae      	lsls	r6, r5, #26
 8001c70:	d5c4      	bpl.n	8001bfc <drv_print_faults+0xb4>
 8001c72:	4830      	ldr	r0, [pc, #192]	; (8001d34 <drv_print_faults+0x1ec>)
 8001c74:	f008 fbbc 	bl	800a3f0 <iprintf>
    if(val1 & (1<<4)){printf("VDS_LA\n\r");}
 8001c78:	06e8      	lsls	r0, r5, #27
 8001c7a:	d5c1      	bpl.n	8001c00 <drv_print_faults+0xb8>
 8001c7c:	482e      	ldr	r0, [pc, #184]	; (8001d38 <drv_print_faults+0x1f0>)
 8001c7e:	f008 fbb7 	bl	800a3f0 <iprintf>
    if(val1 & (1<<3)){printf("VDS_HB\n\r");}
 8001c82:	0729      	lsls	r1, r5, #28
 8001c84:	d5be      	bpl.n	8001c04 <drv_print_faults+0xbc>
 8001c86:	482d      	ldr	r0, [pc, #180]	; (8001d3c <drv_print_faults+0x1f4>)
 8001c88:	f008 fbb2 	bl	800a3f0 <iprintf>
    if(val1 & (1<<2)){printf("VDS_LB\n\r");}
 8001c8c:	076a      	lsls	r2, r5, #29
 8001c8e:	d5bb      	bpl.n	8001c08 <drv_print_faults+0xc0>
 8001c90:	482b      	ldr	r0, [pc, #172]	; (8001d40 <drv_print_faults+0x1f8>)
 8001c92:	f008 fbad 	bl	800a3f0 <iprintf>
    if(val1 & (1<<1)){printf("VDS_HC\n\r");}
 8001c96:	07ab      	lsls	r3, r5, #30
 8001c98:	d5b8      	bpl.n	8001c0c <drv_print_faults+0xc4>
 8001c9a:	482a      	ldr	r0, [pc, #168]	; (8001d44 <drv_print_faults+0x1fc>)
 8001c9c:	f008 fba8 	bl	800a3f0 <iprintf>
    if(val1 & (1)){printf("VDS_LC\n\r");}
 8001ca0:	07ee      	lsls	r6, r5, #31
 8001ca2:	d5b5      	bpl.n	8001c10 <drv_print_faults+0xc8>
 8001ca4:	4828      	ldr	r0, [pc, #160]	; (8001d48 <drv_print_faults+0x200>)
 8001ca6:	f008 fba3 	bl	800a3f0 <iprintf>
    if(val2 & (1<<10)){printf("SA_OC\n\r");}
 8001caa:	0565      	lsls	r5, r4, #21
 8001cac:	d5b2      	bpl.n	8001c14 <drv_print_faults+0xcc>
 8001cae:	4827      	ldr	r0, [pc, #156]	; (8001d4c <drv_print_faults+0x204>)
 8001cb0:	f008 fb9e 	bl	800a3f0 <iprintf>
    if(val2 & (1<<9)){printf("SB_OC\n\r");}
 8001cb4:	05a0      	lsls	r0, r4, #22
 8001cb6:	d5af      	bpl.n	8001c18 <drv_print_faults+0xd0>
 8001cb8:	4825      	ldr	r0, [pc, #148]	; (8001d50 <drv_print_faults+0x208>)
 8001cba:	f008 fb99 	bl	800a3f0 <iprintf>
    if(val2 & (1<<8)){printf("SC_OC\n\r");}
 8001cbe:	05e1      	lsls	r1, r4, #23
 8001cc0:	d5ac      	bpl.n	8001c1c <drv_print_faults+0xd4>
 8001cc2:	4824      	ldr	r0, [pc, #144]	; (8001d54 <drv_print_faults+0x20c>)
 8001cc4:	f008 fb94 	bl	800a3f0 <iprintf>
    if(val2 & (1<<7)){printf("OTW\n\r");}
 8001cc8:	0622      	lsls	r2, r4, #24
 8001cca:	d5a9      	bpl.n	8001c20 <drv_print_faults+0xd8>
 8001ccc:	4822      	ldr	r0, [pc, #136]	; (8001d58 <drv_print_faults+0x210>)
 8001cce:	f008 fb8f 	bl	800a3f0 <iprintf>
    if(val2 & (1<<6)){printf("CPUV\n\r");}
 8001cd2:	0663      	lsls	r3, r4, #25
 8001cd4:	d5a6      	bpl.n	8001c24 <drv_print_faults+0xdc>
 8001cd6:	4821      	ldr	r0, [pc, #132]	; (8001d5c <drv_print_faults+0x214>)
 8001cd8:	f008 fb8a 	bl	800a3f0 <iprintf>
    if(val2 & (1<<5)){printf("VGS_HA\n\r");}
 8001cdc:	06a6      	lsls	r6, r4, #26
 8001cde:	d5a3      	bpl.n	8001c28 <drv_print_faults+0xe0>
 8001ce0:	481f      	ldr	r0, [pc, #124]	; (8001d60 <drv_print_faults+0x218>)
 8001ce2:	f008 fb85 	bl	800a3f0 <iprintf>
    if(val2 & (1<<4)){printf("VGS_LA\n\r");}
 8001ce6:	06e5      	lsls	r5, r4, #27
 8001ce8:	d5a0      	bpl.n	8001c2c <drv_print_faults+0xe4>
 8001cea:	481e      	ldr	r0, [pc, #120]	; (8001d64 <drv_print_faults+0x21c>)
 8001cec:	f008 fb80 	bl	800a3f0 <iprintf>
    if(val2 & (1<<3)){printf("VGS_HB\n\r");}
 8001cf0:	0720      	lsls	r0, r4, #28
 8001cf2:	d59d      	bpl.n	8001c30 <drv_print_faults+0xe8>
 8001cf4:	481c      	ldr	r0, [pc, #112]	; (8001d68 <drv_print_faults+0x220>)
 8001cf6:	f008 fb7b 	bl	800a3f0 <iprintf>
    if(val2 & (1<<2)){printf("VGS_LB\n\r");}
 8001cfa:	0761      	lsls	r1, r4, #29
 8001cfc:	d59a      	bpl.n	8001c34 <drv_print_faults+0xec>
 8001cfe:	481b      	ldr	r0, [pc, #108]	; (8001d6c <drv_print_faults+0x224>)
 8001d00:	f008 fb76 	bl	800a3f0 <iprintf>
    if(val2 & (1<<1)){printf("VGS_HC\n\r");}
 8001d04:	07a2      	lsls	r2, r4, #30
 8001d06:	d597      	bpl.n	8001c38 <drv_print_faults+0xf0>
 8001d08:	4819      	ldr	r0, [pc, #100]	; (8001d70 <drv_print_faults+0x228>)
 8001d0a:	f008 fb71 	bl	800a3f0 <iprintf>
    if(val2 & (1)){printf("VGS_LC\n\r");}
 8001d0e:	07e3      	lsls	r3, r4, #31
 8001d10:	d594      	bpl.n	8001c3c <drv_print_faults+0xf4>
 8001d12:	4818      	ldr	r0, [pc, #96]	; (8001d74 <drv_print_faults+0x22c>)
 8001d14:	f008 fb6c 	bl	800a3f0 <iprintf>
}
 8001d18:	b006      	add	sp, #24
 8001d1a:	bd70      	pop	{r4, r5, r6, pc}
 8001d1c:	2000944c 	.word	0x2000944c
 8001d20:	0800e3f8 	.word	0x0800e3f8
 8001d24:	0800e404 	.word	0x0800e404
 8001d28:	0800e410 	.word	0x0800e410
 8001d2c:	0800e418 	.word	0x0800e418
 8001d30:	0800e420 	.word	0x0800e420
 8001d34:	0800e428 	.word	0x0800e428
 8001d38:	0800e434 	.word	0x0800e434
 8001d3c:	0800e440 	.word	0x0800e440
 8001d40:	0800e44c 	.word	0x0800e44c
 8001d44:	0800e458 	.word	0x0800e458
 8001d48:	0800e464 	.word	0x0800e464
 8001d4c:	0800e470 	.word	0x0800e470
 8001d50:	0800e478 	.word	0x0800e478
 8001d54:	0800e480 	.word	0x0800e480
 8001d58:	0800e488 	.word	0x0800e488
 8001d5c:	0800e490 	.word	0x0800e490
 8001d60:	0800e498 	.word	0x0800e498
 8001d64:	0800e4a4 	.word	0x0800e4a4
 8001d68:	0800e4b0 	.word	0x0800e4b0
 8001d6c:	0800e4bc 	.word	0x0800e4bc
 8001d70:	0800e4c8 	.word	0x0800e4c8
 8001d74:	0800e4d4 	.word	0x0800e4d4

08001d78 <MX_FDCAN2_Init>:
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001d78:	480f      	ldr	r0, [pc, #60]	; (8001db8 <MX_FDCAN2_Init+0x40>)
 8001d7a:	4b10      	ldr	r3, [pc, #64]	; (8001dbc <MX_FDCAN2_Init+0x44>)
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001d7c:	2200      	movs	r2, #0
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
  hfdcan2.Init.AutoRetransmission = DISABLE;
  hfdcan2.Init.TransmitPause = DISABLE;
  hfdcan2.Init.ProtocolException = DISABLE;
  hfdcan2.Init.NominalPrescaler = 5;
 8001d7e:	2105      	movs	r1, #5
{
 8001d80:	b510      	push	{r4, lr}
  hfdcan2.Init.NominalSyncJumpWidth = 1;
  hfdcan2.Init.NominalTimeSeg1 = 12;
 8001d82:	240c      	movs	r4, #12
  hfdcan2.Instance = FDCAN2;
 8001d84:	6003      	str	r3, [r0, #0]
  hfdcan2.Init.NominalPrescaler = 5;
 8001d86:	6141      	str	r1, [r0, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8001d88:	2301      	movs	r3, #1
  hfdcan2.Init.NominalTimeSeg2 = 4;
 8001d8a:	2104      	movs	r1, #4
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8001d8c:	8202      	strh	r2, [r0, #16]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001d8e:	e9c0 2202 	strd	r2, r2, [r0, #8]
  hfdcan2.Init.DataPrescaler = 1;
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8001d92:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  hfdcan2.Init.DataTimeSeg1 = 12;
  hfdcan2.Init.DataTimeSeg2 = 4;
  hfdcan2.Init.StdFiltersNbr = 1;
  hfdcan2.Init.ExtFiltersNbr = 1;
 8001d96:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34
  hfdcan2.Init.ProtocolException = DISABLE;
 8001d9a:	7482      	strb	r2, [r0, #18]
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001d9c:	63c2      	str	r2, [r0, #60]	; 0x3c
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8001d9e:	6183      	str	r3, [r0, #24]
  hfdcan2.Init.NominalTimeSeg1 = 12;
 8001da0:	61c4      	str	r4, [r0, #28]
  hfdcan2.Init.DataTimeSeg1 = 12;
 8001da2:	62c4      	str	r4, [r0, #44]	; 0x2c
  hfdcan2.Init.NominalTimeSeg2 = 4;
 8001da4:	6201      	str	r1, [r0, #32]
  hfdcan2.Init.DataTimeSeg2 = 4;
 8001da6:	6301      	str	r1, [r0, #48]	; 0x30
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001da8:	f003 ff4a 	bl	8005c40 <HAL_FDCAN_Init>
 8001dac:	b900      	cbnz	r0, 8001db0 <MX_FDCAN2_Init+0x38>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001dae:	bd10      	pop	{r4, pc}
 8001db0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8001db4:	f001 bfea 	b.w	8003d8c <Error_Handler>
 8001db8:	20000378 	.word	0x20000378
 8001dbc:	40006800 	.word	0x40006800

08001dc0 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001dc0:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(fdcanHandle->Instance==FDCAN2)
 8001dc2:	6802      	ldr	r2, [r0, #0]
 8001dc4:	4b1b      	ldr	r3, [pc, #108]	; (8001e34 <HAL_FDCAN_MspInit+0x74>)
{
 8001dc6:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc8:	2400      	movs	r4, #0
  if(fdcanHandle->Instance==FDCAN2)
 8001dca:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dcc:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001dd0:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001dd4:	9406      	str	r4, [sp, #24]
  if(fdcanHandle->Instance==FDCAN2)
 8001dd6:	d001      	beq.n	8001ddc <HAL_FDCAN_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8001dd8:	b008      	add	sp, #32
 8001dda:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001ddc:	f503 33d4 	add.w	r3, r3, #108544	; 0x1a800
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de0:	a902      	add	r1, sp, #8
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001de2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de4:	4814      	ldr	r0, [pc, #80]	; (8001e38 <HAL_FDCAN_MspInit+0x78>)
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001de6:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001dea:	659a      	str	r2, [r3, #88]	; 0x58
 8001dec:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001dee:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8001df2:	9200      	str	r2, [sp, #0]
 8001df4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001df6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001df8:	f042 0202 	orr.w	r2, r2, #2
 8001dfc:	64da      	str	r2, [r3, #76]	; 0x4c
 8001dfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e00:	f003 0302 	and.w	r3, r3, #2
 8001e04:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001e06:	2260      	movs	r2, #96	; 0x60
 8001e08:	2302      	movs	r3, #2
 8001e0a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001e0e:	2509      	movs	r5, #9
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001e10:	2300      	movs	r3, #0
 8001e12:	2200      	movs	r2, #0
 8001e14:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e18:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001e1a:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e1c:	f004 fd22 	bl	8006864 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 1, 0);
 8001e20:	4622      	mov	r2, r4
 8001e22:	2101      	movs	r1, #1
 8001e24:	2056      	movs	r0, #86	; 0x56
 8001e26:	f003 fe31 	bl	8005a8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8001e2a:	2056      	movs	r0, #86	; 0x56
 8001e2c:	f003 fe66 	bl	8005afc <HAL_NVIC_EnableIRQ>
}
 8001e30:	b008      	add	sp, #32
 8001e32:	bd70      	pop	{r4, r5, r6, pc}
 8001e34:	40006800 	.word	0x40006800
 8001e38:	48000400 	.word	0x48000400

08001e3c <can_rx_init>:
  /* USER CODE END FDCAN2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void can_rx_init(CANRxMessage *msg){
 8001e3c:	b570      	push	{r4, r5, r6, lr}
	msg->filter.FilterID1 = CAN_ID;
 8001e3e:	4b0d      	ldr	r3, [pc, #52]	; (8001e74 <can_rx_init+0x38>)
	msg->filter.IdType = FDCAN_STANDARD_ID;
	msg->filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
	//msg->filter.FilterConfig = FDCAN_FILTER_DISABLE;


	HAL_FDCAN_ConfigFilter(&CAN_H, &msg->filter);
 8001e40:	4e0d      	ldr	r6, [pc, #52]	; (8001e78 <can_rx_init+0x3c>)
	msg->filter.FilterID1 = CAN_ID;
 8001e42:	685b      	ldr	r3, [r3, #4]
	msg->filter.FilterIndex = 0;
 8001e44:	2400      	movs	r4, #0
	msg->filter.FilterType = FDCAN_FILTER_DUAL;//FDCAN_FILTER_RANGE; //
 8001e46:	2501      	movs	r5, #1
void can_rx_init(CANRxMessage *msg){
 8001e48:	b082      	sub	sp, #8
	msg->filter.FilterID2 = CAN_ID;
 8001e4a:	e9c0 3311 	strd	r3, r3, [r0, #68]	; 0x44
	msg->filter.IdType = FDCAN_STANDARD_ID;
 8001e4e:	e9c0 440d 	strd	r4, r4, [r0, #52]	; 0x34
	msg->filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001e52:	e9c0 550f 	strd	r5, r5, [r0, #60]	; 0x3c
	HAL_FDCAN_ConfigFilter(&CAN_H, &msg->filter);
 8001e56:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8001e5a:	4630      	mov	r0, r6
 8001e5c:	f004 f870 	bl	8005f40 <HAL_FDCAN_ConfigFilter>

	//HAL_FDCAN_ConfigGlobalFilter(&CAN_H, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE);
	HAL_FDCAN_ConfigGlobalFilter(&CAN_H, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_REJECT_REMOTE);
 8001e60:	2202      	movs	r2, #2
 8001e62:	9500      	str	r5, [sp, #0]
 8001e64:	4623      	mov	r3, r4
 8001e66:	4630      	mov	r0, r6
 8001e68:	4611      	mov	r1, r2
 8001e6a:	f004 f89b 	bl	8005fa4 <HAL_FDCAN_ConfigGlobalFilter>
	msg->filter.FilterMode = CAN_FILTERMODE_IDMASK;
	msg->filter.FilterScale=CAN_FILTERSCALE_32BIT;
	msg->filter.FilterActivation=ENABLE;
	HAL_CAN_ConfigFilter(&CAN_H, &msg->filter);
	*/
}
 8001e6e:	b002      	add	sp, #8
 8001e70:	bd70      	pop	{r4, r5, r6, pc}
 8001e72:	bf00      	nop
 8001e74:	20008f40 	.word	0x20008f40
 8001e78:	20000378 	.word	0x20000378

08001e7c <can_tx_init>:
	msg->tx_header.BitRateSwitch = FDCAN_BRS_OFF;
	msg->tx_header.DataLength = FDCAN_DLC_BYTES_6;
	msg->tx_header.ErrorStateIndicator = FDCAN_ESI_ACTIVE; //???
	msg->tx_header.FDFormat = FDCAN_CLASSIC_CAN;
	msg->tx_header.IdType = FDCAN_STANDARD_ID;
	msg->tx_header.Identifier = CAN_MASTER; // ?
 8001e7c:	4a08      	ldr	r2, [pc, #32]	; (8001ea0 <can_tx_init+0x24>)
	msg->tx_header.DataLength = FDCAN_DLC_BYTES_6;
 8001e7e:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
	msg->tx_header.Identifier = CAN_MASTER; // ?
 8001e82:	6891      	ldr	r1, [r2, #8]
	msg->tx_header.DataLength = FDCAN_DLC_BYTES_6;
 8001e84:	6143      	str	r3, [r0, #20]
	msg->tx_header.MessageMarker = 0; //???
	msg->tx_header.TxEventFifoControl = FDCAN_STORE_TX_EVENTS; //???
 8001e86:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
	msg->tx_header.BitRateSwitch = FDCAN_BRS_OFF;
 8001e8a:	2300      	movs	r3, #0
	msg->tx_header.ErrorStateIndicator = FDCAN_ESI_ACTIVE; //???
 8001e8c:	e9c0 3306 	strd	r3, r3, [r0, #24]
	msg->tx_header.Identifier = CAN_MASTER; // ?
 8001e90:	6081      	str	r1, [r0, #8]
	msg->tx_header.TxEventFifoControl = FDCAN_STORE_TX_EVENTS; //???
 8001e92:	6242      	str	r2, [r0, #36]	; 0x24
	msg->tx_header.FDFormat = FDCAN_CLASSIC_CAN;
 8001e94:	6203      	str	r3, [r0, #32]
	msg->tx_header.IdType = FDCAN_STANDARD_ID;
 8001e96:	60c3      	str	r3, [r0, #12]
	msg->tx_header.MessageMarker = 0; //???
 8001e98:	6283      	str	r3, [r0, #40]	; 0x28
	msg->tx_header.TxFrameType = FDCAN_DATA_FRAME;
 8001e9a:	6103      	str	r3, [r0, #16]
	msg->tx_header.DLC = 6; 			// message size of 8 byte - DataLength
	msg->tx_header.IDE=CAN_ID_STD; 		// set identifier to standard - TxFrameType
	msg->tx_header.RTR=CAN_RTR_DATA; 	// set data type to remote transmission request? - ???
	msg->tx_header.StdId = CAN_MASTER;  // recipient CAN ID - ??? Probably Identifier
	*/
}
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	20008f40 	.word	0x20008f40

08001ea4 <pack_reply>:
/// 0: [position[15-8]]
/// 1: [position[7-0]]
/// 2: [velocity[11-4]]
/// 3: [velocity[3-0], current[11-8]]
/// 4: [current[7-0]]
void pack_reply(CANTxMessage *msg, uint8_t id, float p, float v, float t){
 8001ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    int p_int = float_to_uint(p, P_MIN, P_MAX, 16);
 8001ea6:	4d1d      	ldr	r5, [pc, #116]	; (8001f1c <pack_reply+0x78>)
void pack_reply(CANTxMessage *msg, uint8_t id, float p, float v, float t){
 8001ea8:	ed2d 8b02 	vpush	{d8}
 8001eac:	4604      	mov	r4, r0
 8001eae:	eef0 8a60 	vmov.f32	s17, s1
 8001eb2:	eeb0 8a41 	vmov.f32	s16, s2
    int p_int = float_to_uint(p, P_MIN, P_MAX, 16);
 8001eb6:	edd5 0a13 	vldr	s1, [r5, #76]	; 0x4c
 8001eba:	ed95 1a14 	vldr	s2, [r5, #80]	; 0x50
 8001ebe:	2010      	movs	r0, #16
void pack_reply(CANTxMessage *msg, uint8_t id, float p, float v, float t){
 8001ec0:	460f      	mov	r7, r1
    int p_int = float_to_uint(p, P_MIN, P_MAX, 16);
 8001ec2:	f001 ffc3 	bl	8003e4c <float_to_uint>
    int v_int = float_to_uint(v, V_MIN, V_MAX, 12);
 8001ec6:	ed95 1a16 	vldr	s2, [r5, #88]	; 0x58
 8001eca:	edd5 0a15 	vldr	s1, [r5, #84]	; 0x54
 8001ece:	eeb0 0a68 	vmov.f32	s0, s17
    int p_int = float_to_uint(p, P_MIN, P_MAX, 16);
 8001ed2:	4606      	mov	r6, r0
    int v_int = float_to_uint(v, V_MIN, V_MAX, 12);
 8001ed4:	200c      	movs	r0, #12
 8001ed6:	f001 ffb9 	bl	8003e4c <float_to_uint>
 8001eda:	edd5 7a03 	vldr	s15, [r5, #12]
 8001ede:	ed95 7a0e 	vldr	s14, [r5, #56]	; 0x38
 8001ee2:	ed95 1a11 	vldr	s2, [r5, #68]	; 0x44
 8001ee6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eea:	4603      	mov	r3, r0
 8001eec:	ee27 1a81 	vmul.f32	s2, s15, s2
    int t_int = float_to_uint(t, -I_MAX*KT*GR, I_MAX*KT*GR, 12);
 8001ef0:	eeb0 0a48 	vmov.f32	s0, s16
 8001ef4:	200c      	movs	r0, #12
 8001ef6:	eef1 0a41 	vneg.f32	s1, s2
    int v_int = float_to_uint(v, V_MIN, V_MAX, 12);
 8001efa:	461d      	mov	r5, r3
    int t_int = float_to_uint(t, -I_MAX*KT*GR, I_MAX*KT*GR, 12);
 8001efc:	f001 ffa6 	bl	8003e4c <float_to_uint>
    msg->data[0] = id;
    msg->data[1] = p_int>>8;
    msg->data[2] = p_int&0xFF;
    msg->data[3] = v_int>>4;
    msg->data[4] = ((v_int&0xF)<<4) + (t_int>>8);
 8001f00:	1203      	asrs	r3, r0, #8
 8001f02:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    msg->data[1] = p_int>>8;
 8001f06:	ba76      	rev16	r6, r6
    msg->data[3] = v_int>>4;
 8001f08:	112d      	asrs	r5, r5, #4
    msg->data[0] = id;
 8001f0a:	7067      	strb	r7, [r4, #1]
    msg->data[1] = p_int>>8;
 8001f0c:	8066      	strh	r6, [r4, #2]
    msg->data[5] = t_int&0xFF;
 8001f0e:	71a0      	strb	r0, [r4, #6]
    msg->data[4] = ((v_int&0xF)<<4) + (t_int>>8);
 8001f10:	7163      	strb	r3, [r4, #5]
    msg->data[3] = v_int>>4;
 8001f12:	7125      	strb	r5, [r4, #4]
    }
 8001f14:	ecbd 8b02 	vpop	{d8}
 8001f18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	20000684 	.word	0x20000684

08001f20 <unpack_cmd>:
/// 3: [velocity[3-0], kp[11-8]]
/// 4: [kp[7-0]]
/// 5: [kd[11-4]]
/// 6: [kd[3-0], torque[11-8]]
/// 7: [torque[7-0]]
void unpack_cmd(CANRxMessage msg, float *commands){// ControllerStruct * controller){
 8001f20:	b084      	sub	sp, #16
 8001f22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f26:	ed2d 8b02 	vpush	{d8}
 8001f2a:	ac0a      	add	r4, sp, #40	; 0x28
 8001f2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001f30:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8001f34:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];

        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8001f38:	f8bd 0029 	ldrh.w	r0, [sp, #41]	; 0x29
 8001f3c:	4c32      	ldr	r4, [pc, #200]	; (8002008 <unpack_cmd+0xe8>)
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8001f3e:	f89d 102d 	ldrb.w	r1, [sp, #45]	; 0x2d
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 8001f42:	f89d 5030 	ldrb.w	r5, [sp, #48]	; 0x30
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 8001f46:	f89d 702b 	ldrb.w	r7, [sp, #43]	; 0x2b
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 8001f4a:	f89d 602e 	ldrb.w	r6, [sp, #46]	; 0x2e
        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8001f4e:	edd4 0a14 	vldr	s1, [r4, #80]	; 0x50
 8001f52:	ed94 0a13 	vldr	s0, [r4, #76]	; 0x4c
        commands[1] = uint_to_float(v_int, V_MIN, V_MAX, 12);
        commands[2] = uint_to_float(kp_int, KP_MIN, KP_MAX, 12);
 8001f56:	ed9f 8a2d 	vldr	s16, [pc, #180]	; 800200c <unpack_cmd+0xec>
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8001f5a:	ea4f 2902 	mov.w	r9, r2, lsl #8
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 8001f5e:	ea4f 2803 	mov.w	r8, r3, lsl #8
        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8001f62:	ba40      	rev16	r0, r0
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8001f64:	f409 6970 	and.w	r9, r9, #3840	; 0xf00
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 8001f68:	0912      	lsrs	r2, r2, #4
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 8001f6a:	091b      	lsrs	r3, r3, #4
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8001f6c:	ea49 0901 	orr.w	r9, r9, r1
        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8001f70:	b280      	uxth	r0, r0
 8001f72:	2110      	movs	r1, #16
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 8001f74:	f408 6870 	and.w	r8, r8, #3840	; 0xf00
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 8001f78:	ea42 1707 	orr.w	r7, r2, r7, lsl #4
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 8001f7c:	ea43 1606 	orr.w	r6, r3, r6, lsl #4
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 8001f80:	ea48 0805 	orr.w	r8, r8, r5
void unpack_cmd(CANRxMessage msg, float *commands){// ControllerStruct * controller){
 8001f84:	9d1d      	ldr	r5, [sp, #116]	; 0x74
        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8001f86:	f001 ff77 	bl	8003e78 <uint_to_float>
 8001f8a:	ed85 0a00 	vstr	s0, [r5]
        commands[1] = uint_to_float(v_int, V_MIN, V_MAX, 12);
 8001f8e:	edd4 0a16 	vldr	s1, [r4, #88]	; 0x58
 8001f92:	ed94 0a15 	vldr	s0, [r4, #84]	; 0x54
 8001f96:	4638      	mov	r0, r7
 8001f98:	210c      	movs	r1, #12
 8001f9a:	f001 ff6d 	bl	8003e78 <uint_to_float>
 8001f9e:	ed85 0a01 	vstr	s0, [r5, #4]
        commands[2] = uint_to_float(kp_int, KP_MIN, KP_MAX, 12);
 8001fa2:	edd4 0a17 	vldr	s1, [r4, #92]	; 0x5c
 8001fa6:	4648      	mov	r0, r9
 8001fa8:	eeb0 0a48 	vmov.f32	s0, s16
 8001fac:	210c      	movs	r1, #12
 8001fae:	f001 ff63 	bl	8003e78 <uint_to_float>
 8001fb2:	ed85 0a02 	vstr	s0, [r5, #8]
        commands[3] = uint_to_float(kd_int, KD_MIN, KD_MAX, 12);
 8001fb6:	edd4 0a18 	vldr	s1, [r4, #96]	; 0x60
 8001fba:	4630      	mov	r0, r6
 8001fbc:	eeb0 0a48 	vmov.f32	s0, s16
 8001fc0:	210c      	movs	r1, #12
 8001fc2:	f001 ff59 	bl	8003e78 <uint_to_float>
 8001fc6:	ed85 0a03 	vstr	s0, [r5, #12]
        commands[4] = uint_to_float(t_int, -I_MAX*KT*GR, I_MAX*KT*GR, 12);
 8001fca:	ed94 7a0e 	vldr	s14, [r4, #56]	; 0x38
 8001fce:	edd4 0a03 	vldr	s1, [r4, #12]
 8001fd2:	edd4 7a11 	vldr	s15, [r4, #68]	; 0x44
 8001fd6:	ee60 0a87 	vmul.f32	s1, s1, s14
 8001fda:	4640      	mov	r0, r8
 8001fdc:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8001fe0:	210c      	movs	r1, #12
 8001fe2:	eeb1 0a60 	vneg.f32	s0, s1
 8001fe6:	f001 ff47 	bl	8003e78 <uint_to_float>

        printf("C %.2f", commands[1]);
 8001fea:	6868      	ldr	r0, [r5, #4]
        commands[4] = uint_to_float(t_int, -I_MAX*KT*GR, I_MAX*KT*GR, 12);
 8001fec:	ed85 0a04 	vstr	s0, [r5, #16]
        printf("C %.2f", commands[1]);
 8001ff0:	f7fe fad2 	bl	8000598 <__aeabi_f2d>

    }
 8001ff4:	ecbd 8b02 	vpop	{d8}
 8001ff8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        printf("C %.2f", commands[1]);
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	460b      	mov	r3, r1
 8002000:	4803      	ldr	r0, [pc, #12]	; (8002010 <unpack_cmd+0xf0>)
    }
 8002002:	b004      	add	sp, #16
        printf("C %.2f", commands[1]);
 8002004:	f008 b9f4 	b.w	800a3f0 <iprintf>
 8002008:	20000684 	.word	0x20000684
 800200c:	00000000 	.word	0x00000000
 8002010:	0800e4e0 	.word	0x0800e4e0

08002014 <load_from_flash>:


/**
  * @brief  Loads floats and ints from flash memory into global arrays
  */
void load_from_flash(){
 8002014:	b410      	push	{r4}
 8002016:	4c16      	ldr	r4, [pc, #88]	; (8002070 <load_from_flash+0x5c>)
 8002018:	f1c4 6000 	rsb	r0, r4, #134217728	; 0x8000000
 800201c:	4623      	mov	r3, r4
 800201e:	f500 20fb 	add.w	r0, r0, #514048	; 0x7d800
 8002022:	f504 7480 	add.w	r4, r4, #256	; 0x100
    for(int i = 0;i<FLOATSCOUNT;i=i+2){
    	uint32_t address = FLOATS_ADDR + i*4;
    	uint64_t doubleWord = *((uint64_t*)(address));
 8002026:	18c2      	adds	r2, r0, r3
 8002028:	58c1      	ldr	r1, [r0, r3]
 800202a:	6852      	ldr	r2, [r2, #4]

    	float float1 = *((float*)(&word1));
    	float float2 = *((float*)(&word2));

    	__float_reg[i] =   float1;
    	__float_reg[i+1] = float2;
 800202c:	605a      	str	r2, [r3, #4]
    	__float_reg[i] =   float1;
 800202e:	6019      	str	r1, [r3, #0]
    for(int i = 0;i<FLOATSCOUNT;i=i+2){
 8002030:	3308      	adds	r3, #8
 8002032:	429c      	cmp	r4, r3
 8002034:	d1f7      	bne.n	8002026 <load_from_flash+0x12>
 8002036:	4a0f      	ldr	r2, [pc, #60]	; (8002074 <load_from_flash+0x60>)
 8002038:	4b0f      	ldr	r3, [pc, #60]	; (8002078 <load_from_flash+0x64>)

    }
    for(int i = 0;i<INTSCOUNT;i=i+2){
 800203a:	4810      	ldr	r0, [pc, #64]	; (800207c <load_from_flash+0x68>)
 800203c:	1d11      	adds	r1, r2, #4
    	uint64_t doubleWord = *((uint64_t*)(address));

    	uint32_t word1 = doubleWord&0x00000000ffffffff;
    	uint32_t word2 = (doubleWord&0xffffffff00000000) >> 32;

		float int1 = *((int*)(&word1));
 800203e:	edd3 7a00 	vldr	s15, [r3]
 8002042:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
		float int2 = *((int*)(&word2));
 8002046:	edd3 7a01 	vldr	s15, [r3, #4]

		__int_reg[i] =   int1;
 800204a:	eebd 7ac7 	vcvt.s32.f32	s14, s14
		float int2 = *((int*)(&word2));
 800204e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		__int_reg[i] =   int1;
 8002052:	ee17 4a10 	vmov	r4, s14
		__int_reg[i+1] = int2;
 8002056:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		__int_reg[i] =   int1;
 800205a:	50d4      	str	r4, [r2, r3]
		__int_reg[i+1] = int2;
 800205c:	ee17 4a90 	vmov	r4, s15
 8002060:	50cc      	str	r4, [r1, r3]
    for(int i = 0;i<INTSCOUNT;i=i+2){
 8002062:	3308      	adds	r3, #8
 8002064:	4283      	cmp	r3, r0
 8002066:	d1ea      	bne.n	800203e <load_from_flash+0x2a>
    }
}
 8002068:	f85d 4b04 	ldr.w	r4, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	20000684 	.word	0x20000684
 8002074:	17f8b640 	.word	0x17f8b640
 8002078:	0807d900 	.word	0x0807d900
 800207c:	0807dd00 	.word	0x0807dd00

08002080 <save_to_flash>:
  * @brief  Saves floats and ints from global arrays into flash memory.
  * This should be done sparingly as it causes wear of flash memory and shortens it's lifespan.
  * Should it become necessary to perform this often, consider implementing some form of wear leveling.
  * @retval Zero when OK, nonzero when an error was encountered
  */
int save_to_flash(){
 8002080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002082:	b087      	sub	sp, #28

	HAL_StatusTypeDef status = HAL_FLASH_Unlock();
 8002084:	f004 faaa 	bl	80065dc <HAL_FLASH_Unlock>
	if(status!=HAL_OK) return 1;
 8002088:	b110      	cbz	r0, 8002090 <save_to_flash+0x10>
 800208a:	2001      	movs	r0, #1
    }
    HAL_FLASH_Lock();
    HAL_FLASH_OB_Lock();
    printf("SaveToFlash All Ok\n");
    return 0;
}
 800208c:	b007      	add	sp, #28
 800208e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	status = HAL_FLASH_OB_Unlock();
 8002090:	f004 fac4 	bl	800661c <HAL_FLASH_OB_Unlock>
	if(status!=HAL_OK) return 2;
 8002094:	2800      	cmp	r0, #0
 8002096:	d134      	bne.n	8002102 <save_to_flash+0x82>
    eraseStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8002098:	2305      	movs	r3, #5
 800209a:	227b      	movs	r2, #123	; 0x7b
    HAL_FLASHEx_Erase(&eraseStruct, &error);
 800209c:	a901      	add	r1, sp, #4
    eraseStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800209e:	2400      	movs	r4, #0
 80020a0:	2502      	movs	r5, #2
    HAL_FLASHEx_Erase(&eraseStruct, &error);
 80020a2:	a802      	add	r0, sp, #8
    eraseStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80020a4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80020a8:	e9cd 4502 	strd	r4, r5, [sp, #8]
    HAL_FLASHEx_Erase(&eraseStruct, &error);
 80020ac:	f004 fb02 	bl	80066b4 <HAL_FLASHEx_Erase>
    printf("Leaving erase flash.");
 80020b0:	4827      	ldr	r0, [pc, #156]	; (8002150 <save_to_flash+0xd0>)
 80020b2:	f008 f99d 	bl	800a3f0 <iprintf>
    return error;
 80020b6:	9b01      	ldr	r3, [sp, #4]
    if(eraseError!=0xFFFFFFFF) return 3;
 80020b8:	3301      	adds	r3, #1
 80020ba:	d002      	beq.n	80020c2 <save_to_flash+0x42>
 80020bc:	2003      	movs	r0, #3
}
 80020be:	b007      	add	sp, #28
 80020c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_SR_ERRORS);
 80020c2:	4b24      	ldr	r3, [pc, #144]	; (8002154 <save_to_flash+0xd4>)
 80020c4:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 80020c8:	611a      	str	r2, [r3, #16]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80020ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80020ce:	f004 fac7 	bl	8006660 <FLASH_WaitForLastOperation>
    if(status!=HAL_OK) return 5;
 80020d2:	bb90      	cbnz	r0, 800213a <save_to_flash+0xba>
 80020d4:	4c20      	ldr	r4, [pc, #128]	; (8002158 <save_to_flash+0xd8>)
 80020d6:	4e21      	ldr	r6, [pc, #132]	; (800215c <save_to_flash+0xdc>)
    for(int i=0;i<FLOATSCOUNT;i=i+2){
 80020d8:	4605      	mov	r5, r0
 80020da:	e002      	b.n	80020e2 <save_to_flash+0x62>
 80020dc:	3502      	adds	r5, #2
 80020de:	2d40      	cmp	r5, #64	; 0x40
 80020e0:	d012      	beq.n	8002108 <save_to_flash+0x88>
        uint64_t doubleWord = *((uint64_t*) (__float_reg + i)); //read two floats from array as one uint64
 80020e2:	1933      	adds	r3, r6, r4
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FLOATS_ADDR + i*sizeof(float), doubleWord);
 80020e4:	4621      	mov	r1, r4
 80020e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ea:	2000      	movs	r0, #0
 80020ec:	f004 f9c8 	bl	8006480 <HAL_FLASH_Program>
        if(status!=HAL_OK) {printf("SaveToFlash fail writing float #%d", i);return 6;}
 80020f0:	3408      	adds	r4, #8
 80020f2:	2800      	cmp	r0, #0
 80020f4:	d0f2      	beq.n	80020dc <save_to_flash+0x5c>
 80020f6:	481a      	ldr	r0, [pc, #104]	; (8002160 <save_to_flash+0xe0>)
 80020f8:	4629      	mov	r1, r5
 80020fa:	f008 f979 	bl	800a3f0 <iprintf>
 80020fe:	2006      	movs	r0, #6
 8002100:	e7c4      	b.n	800208c <save_to_flash+0xc>
	if(status!=HAL_OK) return 2;
 8002102:	2002      	movs	r0, #2
}
 8002104:	b007      	add	sp, #28
 8002106:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002108:	4e16      	ldr	r6, [pc, #88]	; (8002164 <save_to_flash+0xe4>)
 800210a:	4f17      	ldr	r7, [pc, #92]	; (8002168 <save_to_flash+0xe8>)
    for(int i=0;i<INTSCOUNT;i=i+2){
 800210c:	4604      	mov	r4, r0
 800210e:	e003      	b.n	8002118 <save_to_flash+0x98>
 8002110:	3402      	adds	r4, #2
 8002112:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 8002116:	d012      	beq.n	800213e <save_to_flash+0xbe>
        uint64_t doubleWord = *((uint64_t*) (__int_reg + i));
 8002118:	19bb      	adds	r3, r7, r6
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, INTS_ADDR + i*sizeof(int), doubleWord);
 800211a:	4631      	mov	r1, r6
 800211c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002120:	2000      	movs	r0, #0
 8002122:	f004 f9ad 	bl	8006480 <HAL_FLASH_Program>
        if(status!=HAL_OK) {printf("SaveToFlash fail writing int #%d", i);return 7;}
 8002126:	3608      	adds	r6, #8
 8002128:	4605      	mov	r5, r0
 800212a:	2800      	cmp	r0, #0
 800212c:	d0f0      	beq.n	8002110 <save_to_flash+0x90>
 800212e:	480f      	ldr	r0, [pc, #60]	; (800216c <save_to_flash+0xec>)
 8002130:	4621      	mov	r1, r4
 8002132:	f008 f95d 	bl	800a3f0 <iprintf>
 8002136:	2007      	movs	r0, #7
 8002138:	e7a8      	b.n	800208c <save_to_flash+0xc>
    if(status!=HAL_OK) return 5;
 800213a:	2005      	movs	r0, #5
 800213c:	e7a6      	b.n	800208c <save_to_flash+0xc>
    HAL_FLASH_Lock();
 800213e:	f004 fa61 	bl	8006604 <HAL_FLASH_Lock>
    HAL_FLASH_OB_Lock();
 8002142:	f004 fa7f 	bl	8006644 <HAL_FLASH_OB_Lock>
    printf("SaveToFlash All Ok\n");
 8002146:	480a      	ldr	r0, [pc, #40]	; (8002170 <save_to_flash+0xf0>)
 8002148:	f008 f9ee 	bl	800a528 <puts>
    return 0;
 800214c:	4628      	mov	r0, r5
 800214e:	e79d      	b.n	800208c <save_to_flash+0xc>
 8002150:	0800e4e8 	.word	0x0800e4e8
 8002154:	40022000 	.word	0x40022000
 8002158:	0807d800 	.word	0x0807d800
 800215c:	17f82e84 	.word	0x17f82e84
 8002160:	0800e500 	.word	0x0800e500
 8002164:	0807d900 	.word	0x0807d900
 8002168:	17f8b640 	.word	0x17f8b640
 800216c:	0800e524 	.word	0x0800e524
 8002170:	0800e548 	.word	0x0800e548

08002174 <set_dtc>:

	//printf("foc setDtcs: %f %f %f \n\r", dtc_u, dtc_v, dtc_w);


	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8002174:	4b24      	ldr	r3, [pc, #144]	; (8002208 <set_dtc+0x94>)
	float dtc_u = controller->dtc_u;
 8002176:	ed90 6a19 	vldr	s12, [r0, #100]	; 0x64
	float dtc_v = controller->dtc_v;
 800217a:	ed90 7a1a 	vldr	s14, [r0, #104]	; 0x68
	float dtc_w = controller->dtc_w;
 800217e:	edd0 5a1b 	vldr	s11, [r0, #108]	; 0x6c
	if(!PHASE_ORDER){
 8002182:	681b      	ldr	r3, [r3, #0]
		dtc_u = 1.0f - controller->dtc_u;
 8002184:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002188:	ee37 6ac6 	vsub.f32	s12, s15, s12
		dtc_v = 1.0f - controller->dtc_v;
 800218c:	ee77 6ac7 	vsub.f32	s13, s15, s14
		dtc_w = 1.0f - controller->dtc_w;
 8002190:	ee77 7ae5 	vsub.f32	s15, s15, s11
	if(!PHASE_ORDER){
 8002194:	bb03      	cbnz	r3, 80021d8 <set_dtc+0x64>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 8002196:	4b1d      	ldr	r3, [pc, #116]	; (800220c <set_dtc+0x98>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800219e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80021a2:	ee27 7a06 	vmul.f32	s14, s14, s12
 80021a6:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80021aa:	ed83 7a0d 	vstr	s14, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_v);
 80021ae:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80021b2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80021b6:	ee27 7a26 	vmul.f32	s14, s14, s13
 80021ba:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80021be:	ed83 7a0e 	vstr	s14, [r3, #56]	; 0x38
		 * 				ch_w <- dtc_v  | ch_u <- dtc_v
		 * 				ch_v <- dtc_w  | ch_w <- dtc_w
		 */
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 80021c2:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80021c6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80021ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021d2:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	}
}
 80021d6:	4770      	bx	lr
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
 80021d8:	4b0c      	ldr	r3, [pc, #48]	; (800220c <set_dtc+0x98>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80021e0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80021e4:	ee27 7a06 	vmul.f32	s14, s14, s12
 80021e8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80021ec:	ed83 7a0e 	vstr	s14, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
 80021f0:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80021f4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80021f8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80021fc:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8002200:	ed83 7a0d 	vstr	s14, [r3, #52]	; 0x34
 8002204:	e7dd      	b.n	80021c2 <set_dtc+0x4e>
 8002206:	bf00      	nop
 8002208:	20008f40 	.word	0x20008f40
 800220c:	200094b0 	.word	0x200094b0

08002210 <analog_sample>:

	//ADC sampling attempt to move closer to Ben's code


	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8002210:	4b25      	ldr	r3, [pc, #148]	; (80022a8 <analog_sample+0x98>)
 8002212:	681b      	ldr	r3, [r3, #0]
void analog_sample (ControllerStruct *controller){
 8002214:	b510      	push	{r4, lr}
 8002216:	4604      	mov	r4, r0
	if(!PHASE_ORDER){
 8002218:	2b00      	cmp	r3, #0
 800221a:	d13c      	bne.n	8002296 <analog_sample+0x86>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 800221c:	4823      	ldr	r0, [pc, #140]	; (80022ac <analog_sample+0x9c>)
 800221e:	f002 fdf3 	bl	8004e08 <HAL_ADC_GetValue>
 8002222:	6060      	str	r0, [r4, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 8002224:	4822      	ldr	r0, [pc, #136]	; (80022b0 <analog_sample+0xa0>)
 8002226:	f002 fdef 	bl	8004e08 <HAL_ADC_GetValue>
 800222a:	60a0      	str	r0, [r4, #8]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
		//adc_ch_ic = ADC_CH_IB;
	}


	HAL_ADC_Start(&ADC_CH_IA);
 800222c:	481f      	ldr	r0, [pc, #124]	; (80022ac <analog_sample+0x9c>)
 800222e:	f003 fa1d 	bl	800566c <HAL_ADC_Start>
	HAL_ADC_Start(&ADC_CH_IB);
 8002232:	481f      	ldr	r0, [pc, #124]	; (80022b0 <analog_sample+0xa0>)
 8002234:	f003 fa1a 	bl	800566c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&ADC_CH_IA, HAL_MAX_DELAY);
 8002238:	f04f 31ff 	mov.w	r1, #4294967295
 800223c:	481b      	ldr	r0, [pc, #108]	; (80022ac <analog_sample+0x9c>)
 800223e:	f002 fd41 	bl	8004cc4 <HAL_ADC_PollForConversion>
	HAL_ADC_PollForConversion(&ADC_CH_IB, HAL_MAX_DELAY);
 8002242:	f04f 31ff 	mov.w	r1, #4294967295
 8002246:	481a      	ldr	r0, [pc, #104]	; (80022b0 <analog_sample+0xa0>)
 8002248:	f002 fd3c 	bl	8004cc4 <HAL_ADC_PollForConversion>

	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 800224c:	6862      	ldr	r2, [r4, #4]
 800224e:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 8002252:	68a3      	ldr	r3, [r4, #8]
 8002254:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 8002258:	eddf 6a16 	vldr	s13, [pc, #88]	; 80022b4 <analog_sample+0xa4>
 800225c:	1a12      	subs	r2, r2, r0
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 800225e:	1a5b      	subs	r3, r3, r1
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 8002260:	ee07 2a10 	vmov	s14, r2
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 8002264:	ee07 3a90 	vmov	s15, r3
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 8002268:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 800226c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 8002270:	ee27 7a26 	vmul.f32	s14, s14, s13
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 8002274:	ee67 7aa6 	vmul.f32	s15, s15, s13
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 8002278:	ed84 7a08 	vstr	s14, [r4, #32]
	//filter_currents(controller->i_a_un, controller->i_b_un, &controller->i_a, &controller->i_b);
	controller->i_a = controller->i_a_un;
	controller->i_b = controller->i_b_un;


	controller->i_c = -controller->i_a - controller->i_b;
 800227c:	ee77 6a27 	vadd.f32	s13, s14, s15
	controller->i_a = controller->i_a_un;
 8002280:	ed84 7a05 	vstr	s14, [r4, #20]
	controller->i_c = -controller->i_a - controller->i_b;
 8002284:	eeb1 7a66 	vneg.f32	s14, s13
 8002288:	ed84 7a07 	vstr	s14, [r4, #28]
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 800228c:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
	controller->i_b = controller->i_b_un;
 8002290:	edc4 7a06 	vstr	s15, [r4, #24]


    //vbus raw reading moved to interrupt
}
 8002294:	bd10      	pop	{r4, pc}
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 8002296:	4806      	ldr	r0, [pc, #24]	; (80022b0 <analog_sample+0xa0>)
 8002298:	f002 fdb6 	bl	8004e08 <HAL_ADC_GetValue>
 800229c:	6060      	str	r0, [r4, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 800229e:	4803      	ldr	r0, [pc, #12]	; (80022ac <analog_sample+0x9c>)
 80022a0:	f002 fdb2 	bl	8004e08 <HAL_ADC_GetValue>
 80022a4:	60a0      	str	r0, [r4, #8]
 80022a6:	e7c1      	b.n	800222c <analog_sample+0x1c>
 80022a8:	20008f40 	.word	0x20008f40
 80022ac:	200002a0 	.word	0x200002a0
 80022b0:	20000234 	.word	0x20000234
 80022b4:	3ca50000 	.word	0x3ca50000

080022b8 <svm>:
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);


    }

void svm(float v_max, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 80022b8:	b570      	push	{r4, r5, r6, lr}
 80022ba:	ed2d 8b0a 	vpush	{d8-d12}
 80022be:	eef0 9a60 	vmov.f32	s19, s1
 80022c2:	eeb0 9a41 	vmov.f32	s18, s2
 80022c6:	eeb0 ca40 	vmov.f32	s24, s0
    /* Space Vector Modulation
     u,v,w amplitude = v_bus for full modulation depth */

    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 80022ca:	eeb0 0a60 	vmov.f32	s0, s1
 80022ce:	eef0 0a41 	vmov.f32	s1, s2
 80022d2:	eeb0 1a61 	vmov.f32	s2, s3
void svm(float v_max, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 80022d6:	eef0 8a61 	vmov.f32	s17, s3
 80022da:	4606      	mov	r6, r0
 80022dc:	460d      	mov	r5, r1
 80022de:	4614      	mov	r4, r2
    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 80022e0:	f001 fd7e 	bl	8003de0 <fminf3>
 80022e4:	eeb0 1a68 	vmov.f32	s2, s17
 80022e8:	eef0 0a49 	vmov.f32	s1, s18
 80022ec:	eeb0 8a40 	vmov.f32	s16, s0
 80022f0:	eeb0 0a69 	vmov.f32	s0, s19
 80022f4:	f001 fd5c 	bl	8003db0 <fmaxf3>
 80022f8:	eddf 7a21 	vldr	s15, [pc, #132]	; 8002380 <svm+0xc8>
    float v_midpoint = .5f*(DTC_MAX+DTC_MIN);

    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 80022fc:	ed9f ba21 	vldr	s22, [pc, #132]	; 8002384 <svm+0xcc>
 8002300:	eddf aa21 	vldr	s21, [pc, #132]	; 8002388 <svm+0xd0>
 8002304:	ed9f aa21 	vldr	s20, [pc, #132]	; 800238c <svm+0xd4>
 8002308:	eec7 ba8c 	vdiv.f32	s23, s15, s24
    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 800230c:	ee38 8a00 	vadd.f32	s16, s16, s0
    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002310:	eeb6 ca00 	vmov.f32	s24, #96	; 0x3f000000  0.5
 8002314:	eee8 9a4c 	vfms.f32	s19, s16, s24
 8002318:	eeb0 0a4b 	vmov.f32	s0, s22
 800231c:	eef0 0a6a 	vmov.f32	s1, s21
 8002320:	eea9 0aab 	vfma.f32	s0, s19, s23
 8002324:	f001 fd34 	bl	8003d90 <fast_fmaxf>
 8002328:	eeb1 8a48 	vneg.f32	s16, s16
 800232c:	eef0 0a4a 	vmov.f32	s1, s20
 8002330:	f001 fd36 	bl	8003da0 <fast_fminf>
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002334:	eea8 9a0c 	vfma.f32	s18, s16, s24
    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002338:	ed86 0a00 	vstr	s0, [r6]
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 800233c:	eeb0 0a4b 	vmov.f32	s0, s22
 8002340:	eef0 0a6a 	vmov.f32	s1, s21
 8002344:	eea9 0a2b 	vfma.f32	s0, s18, s23
 8002348:	f001 fd22 	bl	8003d90 <fast_fmaxf>
 800234c:	eef0 0a4a 	vmov.f32	s1, s20
 8002350:	f001 fd26 	bl	8003da0 <fast_fminf>
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002354:	eee8 8a0c 	vfma.f32	s17, s16, s24
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002358:	ed85 0a00 	vstr	s0, [r5]
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 800235c:	eeb0 0a4b 	vmov.f32	s0, s22
 8002360:	eef0 0a6a 	vmov.f32	s1, s21
 8002364:	eea8 0aab 	vfma.f32	s0, s17, s23
 8002368:	f001 fd12 	bl	8003d90 <fast_fmaxf>
 800236c:	eef0 0a4a 	vmov.f32	s1, s20
 8002370:	f001 fd16 	bl	8003da0 <fast_fminf>

    }
 8002374:	ecbd 8b0a 	vpop	{d8-d12}
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002378:	ed84 0a00 	vstr	s0, [r4]
    }
 800237c:	bd70      	pop	{r4, r5, r6, pc}
 800237e:	bf00      	nop
 8002380:	3f133333 	.word	0x3f133333
 8002384:	3ef0a3d7 	.word	0x3ef0a3d7
 8002388:	00000000 	.word	0x00000000
 800238c:	3f70a3d7 	.word	0x3f70a3d7

08002390 <zero_current>:

void zero_current(ControllerStruct *controller){
 8002390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	/* Measure zero-current ADC offset */

    int adc_a_offset = 0;
    int adc_b_offset = 0;
    int n = 1000;
    controller->dtc_u = 0.f;
 8002394:	2300      	movs	r3, #0
void zero_current(ControllerStruct *controller){
 8002396:	ed2d 8b02 	vpush	{d8}
    int adc_b_offset = 0;
 800239a:	f04f 0800 	mov.w	r8, #0
    controller->dtc_u = 0.f;
 800239e:	6643      	str	r3, [r0, #100]	; 0x64
    controller->dtc_v = 0.f;
 80023a0:	6683      	str	r3, [r0, #104]	; 0x68
    controller->dtc_w = 0.f;
 80023a2:	66c3      	str	r3, [r0, #108]	; 0x6c
void zero_current(ControllerStruct *controller){
 80023a4:	4604      	mov	r4, r0
 80023a6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800248c <zero_current+0xfc>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 80023aa:	4f34      	ldr	r7, [pc, #208]	; (800247c <zero_current+0xec>)
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 80023ac:	4d34      	ldr	r5, [pc, #208]	; (8002480 <zero_current+0xf0>)
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 80023ae:	ed9f 8a35 	vldr	s16, [pc, #212]	; 8002484 <zero_current+0xf4>
    set_dtc(controller);
 80023b2:	f7ff fedf 	bl	8002174 <set_dtc>
    int adc_a_offset = 0;
 80023b6:	46c1      	mov	r9, r8
    set_dtc(controller);
 80023b8:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80023bc:	e03c      	b.n	8002438 <zero_current+0xa8>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 80023be:	f002 fd23 	bl	8004e08 <HAL_ADC_GetValue>
 80023c2:	6060      	str	r0, [r4, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 80023c4:	4638      	mov	r0, r7
 80023c6:	f002 fd1f 	bl	8004e08 <HAL_ADC_GetValue>
 80023ca:	60a0      	str	r0, [r4, #8]
	HAL_ADC_Start(&ADC_CH_IA);
 80023cc:	4628      	mov	r0, r5
 80023ce:	f003 f94d 	bl	800566c <HAL_ADC_Start>
	HAL_ADC_Start(&ADC_CH_IB);
 80023d2:	4638      	mov	r0, r7
 80023d4:	f003 f94a 	bl	800566c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&ADC_CH_IA, HAL_MAX_DELAY);
 80023d8:	f04f 31ff 	mov.w	r1, #4294967295
 80023dc:	4628      	mov	r0, r5
 80023de:	f002 fc71 	bl	8004cc4 <HAL_ADC_PollForConversion>
	HAL_ADC_PollForConversion(&ADC_CH_IB, HAL_MAX_DELAY);
 80023e2:	f04f 31ff 	mov.w	r1, #4294967295
 80023e6:	4638      	mov	r0, r7
 80023e8:	f002 fc6c 	bl	8004cc4 <HAL_ADC_PollForConversion>
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 80023ec:	6860      	ldr	r0, [r4, #4]
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 80023ee:	68a1      	ldr	r1, [r4, #8]
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 80023f0:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 80023f4:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 80023f8:	1a82      	subs	r2, r0, r2
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 80023fa:	1acb      	subs	r3, r1, r3
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 80023fc:	ee07 2a10 	vmov	s14, r2
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 8002400:	ee07 3a90 	vmov	s15, r3
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 8002404:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 8002408:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 800240c:	ee27 7a08 	vmul.f32	s14, s14, s16
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 8002410:	ee67 7a88 	vmul.f32	s15, s15, s16

    for (int i = 0; i<n; i++){               // Average n samples
 8002414:	3e01      	subs	r6, #1
	controller->i_c = -controller->i_a - controller->i_b;
 8002416:	ee77 6a27 	vadd.f32	s13, s14, s15
    	analog_sample(controller);
    	adc_a_offset +=  controller->adc_a_raw;
 800241a:	4481      	add	r9, r0
	controller->i_c = -controller->i_a - controller->i_b;
 800241c:	eef1 6a66 	vneg.f32	s13, s13
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 8002420:	ed84 7a08 	vstr	s14, [r4, #32]
	controller->i_a = controller->i_a_un;
 8002424:	ed84 7a05 	vstr	s14, [r4, #20]
    	adc_b_offset += controller->adc_b_raw;
 8002428:	4488      	add	r8, r1
	controller->i_c = -controller->i_a - controller->i_b;
 800242a:	edc4 6a07 	vstr	s13, [r4, #28]
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 800242e:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
	controller->i_b = controller->i_b_un;
 8002432:	edc4 7a06 	vstr	s15, [r4, #24]
    for (int i = 0; i<n; i++){               // Average n samples
 8002436:	d00d      	beq.n	8002454 <zero_current+0xc4>
	if(!PHASE_ORDER){
 8002438:	f8da 3000 	ldr.w	r3, [sl]
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 800243c:	4628      	mov	r0, r5
	if(!PHASE_ORDER){
 800243e:	2b00      	cmp	r3, #0
 8002440:	d0bd      	beq.n	80023be <zero_current+0x2e>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 8002442:	4638      	mov	r0, r7
 8002444:	f002 fce0 	bl	8004e08 <HAL_ADC_GetValue>
 8002448:	6060      	str	r0, [r4, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 800244a:	4628      	mov	r0, r5
 800244c:	f002 fcdc 	bl	8004e08 <HAL_ADC_GetValue>
 8002450:	60a0      	str	r0, [r4, #8]
 8002452:	e7bb      	b.n	80023cc <zero_current+0x3c>
     }
    controller->adc_a_offset = adc_a_offset/n;
    controller->adc_b_offset = adc_b_offset/n;

    }
 8002454:	ecbd 8b02 	vpop	{d8}
    controller->adc_a_offset = adc_a_offset/n;
 8002458:	490b      	ldr	r1, [pc, #44]	; (8002488 <zero_current+0xf8>)
 800245a:	ea4f 72e9 	mov.w	r2, r9, asr #31
 800245e:	fb81 3009 	smull	r3, r0, r1, r9
    controller->adc_b_offset = adc_b_offset/n;
 8002462:	fb81 3108 	smull	r3, r1, r1, r8
 8002466:	ea4f 73e8 	mov.w	r3, r8, asr #31
    controller->adc_a_offset = adc_a_offset/n;
 800246a:	ebc2 12a0 	rsb	r2, r2, r0, asr #6
    controller->adc_b_offset = adc_b_offset/n;
 800246e:	ebc3 13a1 	rsb	r3, r3, r1, asr #6
 8002472:	e9c4 2327 	strd	r2, r3, [r4, #156]	; 0x9c
    }
 8002476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800247a:	bf00      	nop
 800247c:	20000234 	.word	0x20000234
 8002480:	200002a0 	.word	0x200002a0
 8002484:	3ca50000 	.word	0x3ca50000
 8002488:	10624dd3 	.word	0x10624dd3
 800248c:	20008f40 	.word	0x20008f40

08002490 <init_controller_params>:

void init_controller_params(ControllerStruct *controller){
 8002490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    controller->ki_q = KI_Q;
    controller->k_d = K_SCALE*I_BW;
    controller->k_q = K_SCALE*I_BW;
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
    controller->ki_fw = .1f*controller->ki_d;
    controller->phase_order = PHASE_ORDER;
 8002494:	492b      	ldr	r1, [pc, #172]	; (8002544 <init_controller_params+0xb4>)
	controller->ki_d = KI_D;
 8002496:	4b2c      	ldr	r3, [pc, #176]	; (8002548 <init_controller_params+0xb8>)
    controller->k_d = K_SCALE*I_BW;
 8002498:	4d2c      	ldr	r5, [pc, #176]	; (800254c <init_controller_params+0xbc>)
    controller->phase_order = PHASE_ORDER;
 800249a:	6809      	ldr	r1, [r1, #0]
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 800249c:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8002550 <init_controller_params+0xc0>
    controller->k_d = K_SCALE*I_BW;
 80024a0:	eddf 5a2c 	vldr	s11, [pc, #176]	; 8002554 <init_controller_params+0xc4>
    controller->ki_fw = .1f*controller->ki_d;
 80024a4:	4c2c      	ldr	r4, [pc, #176]	; (8002558 <init_controller_params+0xc8>)
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
    {
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 80024a6:	4a2d      	ldr	r2, [pc, #180]	; (800255c <init_controller_params+0xcc>)
 80024a8:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 8002568 <init_controller_params+0xd8>
 80024ac:	4f2c      	ldr	r7, [pc, #176]	; (8002560 <init_controller_params+0xd0>)
void init_controller_params(ControllerStruct *controller){
 80024ae:	ed2d 8b02 	vpush	{d8}
	controller->ki_d = KI_D;
 80024b2:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    controller->ki_q = KI_Q;
 80024b6:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    controller->k_d = K_SCALE*I_BW;
 80024ba:	edd5 7a02 	vldr	s15, [r5, #8]
 80024be:	ed9f 8a29 	vldr	s16, [pc, #164]	; 8002564 <init_controller_params+0xd4>
    controller->ki_fw = .1f*controller->ki_d;
 80024c2:	f8c0 408c 	str.w	r4, [r0, #140]	; 0x8c
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 80024c6:	eeff 6a00 	vmov.f32	s13, #240	; 0xbf800000 -1.0
 80024ca:	eee7 6a87 	vfma.f32	s13, s15, s14
    controller->phase_order = PHASE_ORDER;
 80024ce:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
 80024d2:	f500 7580 	add.w	r5, r0, #256	; 0x100
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 80024d6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80024da:	ee86 7a26 	vdiv.f32	s14, s12, s13
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 80024de:	2401      	movs	r4, #1
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 80024e0:	f04f 4880 	mov.w	r8, #1073741824	; 0x40000000
 80024e4:	2600      	movs	r6, #0
 80024e6:	f8c0 20fc 	str.w	r2, [r0, #252]	; 0xfc
    controller->k_d = K_SCALE*I_BW;
 80024ea:	ee67 7aa5 	vmul.f32	s15, s15, s11
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 80024ee:	ee37 7a06 	vadd.f32	s14, s14, s12
    controller->k_d = K_SCALE*I_BW;
 80024f2:	edc0 7a1f 	vstr	s15, [r0, #124]	; 0x7c
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 80024f6:	ed80 7a24 	vstr	s14, [r0, #144]	; 0x90
    controller->k_q = K_SCALE*I_BW;
 80024fa:	edc0 7a20 	vstr	s15, [r0, #128]	; 0x80
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 80024fe:	ee07 4a90 	vmov	s15, r4
 8002502:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002506:	3401      	adds	r4, #1
 8002508:	ee67 7a88 	vmul.f32	s15, s15, s16
 800250c:	ee17 0a90 	vmov	r0, s15
 8002510:	f7fe f842 	bl	8000598 <__aeabi_f2d>
 8002514:	ec41 0b10 	vmov	d0, r0, r1
 8002518:	f00b fc7a 	bl	800de10 <exp>
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 800251c:	4642      	mov	r2, r8
 800251e:	ec51 0b10 	vmov	r0, r1, d0
 8002522:	464b      	mov	r3, r9
 8002524:	f7fe f890 	bl	8000648 <__aeabi_dmul>
 8002528:	4632      	mov	r2, r6
 800252a:	463b      	mov	r3, r7
 800252c:	f7fd fed6 	bl	80002dc <__adddf3>
 8002530:	f7fe fb82 	bl	8000c38 <__aeabi_d2f>
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002534:	2c80      	cmp	r4, #128	; 0x80
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8002536:	f845 0b04 	str.w	r0, [r5], #4
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 800253a:	d1e0      	bne.n	80024fe <init_controller_params+0x6e>
    }

    }
 800253c:	ecbd 8b02 	vpop	{d8}
 8002540:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002544:	20008f40 	.word	0x20008f40
 8002548:	3d3851ec 	.word	0x3d3851ec
 800254c:	20000684 	.word	0x20000684
 8002550:	3983c498 	.word	0x3983c498
 8002554:	38d1b717 	.word	0x38d1b717
 8002558:	3b9374bd 	.word	0x3b9374bd
 800255c:	400ccccd 	.word	0x400ccccd
 8002560:	3ff00000 	.word	0x3ff00000
 8002564:	be79ffff 	.word	0xbe79ffff
 8002568:	3ff33333 	.word	0x3ff33333

0800256c <reset_foc>:

void reset_foc(ControllerStruct *controller){

	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 800256c:	4a1a      	ldr	r2, [pc, #104]	; (80025d8 <reset_foc+0x6c>)
 800256e:	6812      	ldr	r2, [r2, #0]
 8002570:	ed92 7a0b 	vldr	s14, [r2, #44]	; 0x2c
 8002574:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002578:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800257c:	ee27 7a26 	vmul.f32	s14, s14, s13
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
    controller->i_d_des = 0;
 8002580:	2300      	movs	r3, #0
	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002582:	eebc 7ac7 	vcvt.u32.f32	s14, s14
    controller->q_int = 0;
    controller->d_int = 0;
    controller->v_q = 0;
    controller->v_d = 0;
    controller->fw_int = 0;
    controller->otw_flag = 0;
 8002586:	2100      	movs	r1, #0
	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002588:	ed82 7a0f 	vstr	s14, [r2, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
 800258c:	ed92 7a0b 	vldr	s14, [r2, #44]	; 0x2c
 8002590:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002594:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002598:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800259c:	ed82 7a0d 	vstr	s14, [r2, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
 80025a0:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 80025a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025a8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80025ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025b0:	edc2 7a0e 	vstr	s15, [r2, #56]	; 0x38
    controller->otw_flag = 0;
 80025b4:	f8c0 10f4 	str.w	r1, [r0, #244]	; 0xf4
    controller->i_d_des = 0;
 80025b8:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
    controller->i_q_des = 0;
 80025bc:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
    controller->i_d = 0;
 80025c0:	6483      	str	r3, [r0, #72]	; 0x48
    controller->i_q = 0;
 80025c2:	64c3      	str	r3, [r0, #76]	; 0x4c
    controller->i_q_filt = 0;
 80025c4:	6503      	str	r3, [r0, #80]	; 0x50
    controller->q_int = 0;
 80025c6:	f8c0 3098 	str.w	r3, [r0, #152]	; 0x98
    controller->d_int = 0;
 80025ca:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
    controller->v_q = 0;
 80025ce:	6603      	str	r3, [r0, #96]	; 0x60
    controller->v_d = 0;
 80025d0:	65c3      	str	r3, [r0, #92]	; 0x5c
    controller->fw_int = 0;
 80025d2:	f8c0 30f0 	str.w	r3, [r0, #240]	; 0xf0

    }
 80025d6:	4770      	bx	lr
 80025d8:	200094b0 	.word	0x200094b0

080025dc <field_weaken>:

void field_weaken(ControllerStruct *controller)
{
       /// Field Weakening ///

       controller->fw_int += .005f*(controller->v_max - controller->v_ref);
 80025dc:	edd0 7a3a 	vldr	s15, [r0, #232]	; 0xe8
 80025e0:	edd0 6a3b 	vldr	s13, [r0, #236]	; 0xec
 80025e4:	ed90 0a3c 	vldr	s0, [r0, #240]	; 0xf0
 80025e8:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800264c <field_weaken+0x70>
       controller->fw_int = fast_fmaxf(fast_fminf(controller->fw_int, 0.0f), -I_FW_MAX);
 80025ec:	eddf 0a18 	vldr	s1, [pc, #96]	; 8002650 <field_weaken+0x74>
       controller->fw_int += .005f*(controller->v_max - controller->v_ref);
 80025f0:	ee77 7ae6 	vsub.f32	s15, s15, s13
{
 80025f4:	b510      	push	{r4, lr}
       controller->fw_int += .005f*(controller->v_max - controller->v_ref);
 80025f6:	eea7 0a87 	vfma.f32	s0, s15, s14
{
 80025fa:	4604      	mov	r4, r0
 80025fc:	ed2d 8b02 	vpush	{d8}
       controller->fw_int += .005f*(controller->v_max - controller->v_ref);
 8002600:	ed80 0a3c 	vstr	s0, [r0, #240]	; 0xf0
       controller->fw_int = fast_fmaxf(fast_fminf(controller->fw_int, 0.0f), -I_FW_MAX);
 8002604:	f001 fbcc 	bl	8003da0 <fast_fminf>
 8002608:	4b12      	ldr	r3, [pc, #72]	; (8002654 <field_weaken+0x78>)
 800260a:	edd3 0a06 	vldr	s1, [r3, #24]
 800260e:	eef1 0a60 	vneg.f32	s1, s1
 8002612:	f001 fbbd 	bl	8003d90 <fast_fmaxf>
       controller->i_d_des = controller->fw_int;
       float q_max = sqrtf(controller->i_max*controller->i_max - controller->i_d_des*controller->i_d_des);
 8002616:	ed94 7a3e 	vldr	s14, [r4, #248]	; 0xf8
       controller->fw_int = fast_fmaxf(fast_fminf(controller->fw_int, 0.0f), -I_FW_MAX);
 800261a:	ed84 0a3c 	vstr	s0, [r4, #240]	; 0xf0
       float q_max = sqrtf(controller->i_max*controller->i_max - controller->i_d_des*controller->i_d_des);
 800261e:	ee60 7a40 	vnmul.f32	s15, s0, s0
       controller->i_d_des = controller->fw_int;
 8002622:	ed84 0a2b 	vstr	s0, [r4, #172]	; 0xac
       float q_max = sqrtf(controller->i_max*controller->i_max - controller->i_d_des*controller->i_d_des);
 8002626:	eee7 7a07 	vfma.f32	s15, s14, s14
       controller->i_q_des = fast_fmaxf(fast_fminf(controller->i_q_des, q_max), -q_max);
 800262a:	ed94 0a2c 	vldr	s0, [r4, #176]	; 0xb0
       float q_max = sqrtf(controller->i_max*controller->i_max - controller->i_d_des*controller->i_d_des);
 800262e:	eeb1 8ae7 	vsqrt.f32	s16, s15
       controller->i_q_des = fast_fmaxf(fast_fminf(controller->i_q_des, q_max), -q_max);
 8002632:	eef0 0a48 	vmov.f32	s1, s16
 8002636:	f001 fbb3 	bl	8003da0 <fast_fminf>
 800263a:	eef1 0a48 	vneg.f32	s1, s16
 800263e:	f001 fba7 	bl	8003d90 <fast_fmaxf>


}
 8002642:	ecbd 8b02 	vpop	{d8}
       controller->i_q_des = fast_fmaxf(fast_fminf(controller->i_q_des, q_max), -q_max);
 8002646:	ed84 0a2c 	vstr	s0, [r4, #176]	; 0xb0
}
 800264a:	bd10      	pop	{r4, pc}
 800264c:	3ba3d70a 	.word	0x3ba3d70a
 8002650:	00000000 	.word	0x00000000
 8002654:	20000684 	.word	0x20000684

08002658 <commutate>:
void commutate(ControllerStruct *controller, EncoderStruct *encoder)
{
 8002658:	b538      	push	{r3, r4, r5, lr}
 800265a:	ed2d 8b08 	vpush	{d8-d11}
	/* Do Field Oriented Control */

		controller->theta_elec = encoder->elec_angle;
 800265e:	ed91 aa17 	vldr	s20, [r1, #92]	; 0x5c
		controller->dtheta_elec = encoder->elec_velocity;
 8002662:	6e4b      	ldr	r3, [r1, #100]	; 0x64
		controller->dtheta_mech = encoder->velocity/GR;    //ben bugfix change * to /
 8002664:	4da6      	ldr	r5, [pc, #664]	; (8002900 <commutate+0x2a8>)
 8002666:	ed91 6a18 	vldr	s12, [r1, #96]	; 0x60
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 800266a:	edd1 6a03 	vldr	s13, [r1, #12]
		controller->dtheta_elec = encoder->elec_velocity;
 800266e:	6403      	str	r3, [r0, #64]	; 0x40
		controller->theta_elec = encoder->elec_angle;
 8002670:	ed80 aa0e 	vstr	s20, [r0, #56]	; 0x38
		controller->dtheta_mech = encoder->velocity/GR;    //ben bugfix change * to /
 8002674:	ed95 7a11 	vldr	s14, [r5, #68]	; 0x44

       /// Commutation  ///
       dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents - 3.8 us
 8002678:	edd0 aa05 	vldr	s21, [r0, #20]
 800267c:	edd0 ba06 	vldr	s23, [r0, #24]
 8002680:	ed90 ba07 	vldr	s22, [r0, #28]
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 8002684:	eddf 9a9f 	vldr	s19, [pc, #636]	; 8002904 <commutate+0x2ac>
 8002688:	ed9f 8a9f 	vldr	s16, [pc, #636]	; 8002908 <commutate+0x2b0>
		controller->dtheta_mech = encoder->velocity/GR;    //ben bugfix change * to /
 800268c:	eec6 7a07 	vdiv.f32	s15, s12, s14
{
 8002690:	4604      	mov	r4, r0
    float cf = cos_lut(theta);
 8002692:	eeb0 0a4a 	vmov.f32	s0, s20
		controller->dtheta_mech = encoder->velocity/GR;    //ben bugfix change * to /
 8002696:	edc0 7a0f 	vstr	s15, [r0, #60]	; 0x3c
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 800269a:	ed95 7a11 	vldr	s14, [r5, #68]	; 0x44
 800269e:	eec6 7a87 	vdiv.f32	s15, s13, s14
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80026a2:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 80026a6:	edc0 7a0d 	vstr	s15, [r0, #52]	; 0x34
    float cf = cos_lut(theta);
 80026aa:	f001 fc21 	bl	8003ef0 <cos_lut>
 80026ae:	eeb0 9a40 	vmov.f32	s18, s0
    float sf = sin_lut(theta);
 80026b2:	eeb0 0a4a 	vmov.f32	s0, s20
 80026b6:	f001 fbf5 	bl	8003ea4 <sin_lut>
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 80026ba:	ee69 6a29 	vmul.f32	s13, s18, s19
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80026be:	ee28 6ac9 	vnmul.f32	s12, s17, s18
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 80026c2:	eeb0 7a66 	vmov.f32	s14, s13
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80026c6:	eef0 7a46 	vmov.f32	s15, s12
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 80026ca:	eea0 7a28 	vfma.f32	s14, s0, s17
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation

       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
       controller->i_max = I_MAX; //I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;

       limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);	// 2.3 us
 80026ce:	f104 01b0 	add.w	r1, r4, #176	; 0xb0
 80026d2:	f104 00ac 	add.w	r0, r4, #172	; 0xac
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80026d6:	eee0 7a08 	vfma.f32	s15, s0, s16
 80026da:	eea0 6a29 	vfma.f32	s12, s0, s19
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 80026de:	ee2b 7a87 	vmul.f32	s14, s23, s14
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80026e2:	ee6b 7a27 	vmul.f32	s15, s22, s15
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 80026e6:	eed0 6a28 	vfnms.f32	s13, s0, s17
 80026ea:	eeaa 7ac0 	vfms.f32	s14, s21, s0
 80026ee:	eeeb 7a86 	vfma.f32	s15, s23, s12
 80026f2:	eeab 7a26 	vfma.f32	s14, s22, s13
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80026f6:	eeea 7a89 	vfma.f32	s15, s21, s18
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 80026fa:	ed9f 2a84 	vldr	s4, [pc, #528]	; 800290c <commutate+0x2b4>
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80026fe:	ed9f 5a84 	vldr	s10, [pc, #528]	; 8002910 <commutate+0x2b8>
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 8002702:	edd4 6a0b 	vldr	s13, [r4, #44]	; 0x2c
 8002706:	edd4 2a0c 	vldr	s5, [r4, #48]	; 0x30
 800270a:	ed9f 3a82 	vldr	s6, [pc, #520]	; 8002914 <commutate+0x2bc>
       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 800270e:	ed9f 6a82 	vldr	s12, [pc, #520]	; 8002918 <commutate+0x2c0>
 8002712:	edd4 3a14 	vldr	s7, [r4, #80]	; 0x50
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 8002716:	ed94 4a15 	vldr	s8, [r4, #84]	; 0x54
       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 800271a:	eddf 4a80 	vldr	s9, [pc, #512]	; 800291c <commutate+0x2c4>
       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 800271e:	eddf 5a80 	vldr	s11, [pc, #512]	; 8002920 <commutate+0x2c8>
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 8002722:	ee66 6a82 	vmul.f32	s13, s13, s4
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 8002726:	ee67 7a85 	vmul.f32	s15, s15, s10
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 800272a:	ee27 7a05 	vmul.f32	s14, s14, s10
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 800272e:	eee2 6a83 	vfma.f32	s13, s5, s6
       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 8002732:	ee27 5a06 	vmul.f32	s10, s14, s12
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 8002736:	ee27 6a86 	vmul.f32	s12, s15, s12
       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 800273a:	eea3 5aa4 	vfma.f32	s10, s7, s9
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 800273e:	eea4 6a24 	vfma.f32	s12, s8, s9
       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 8002742:	ee66 5aa5 	vmul.f32	s11, s13, s11
       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 8002746:	ed84 5a14 	vstr	s10, [r4, #80]	; 0x50
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 800274a:	ed84 6a15 	vstr	s12, [r4, #84]	; 0x54
       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 800274e:	edc4 5a3a 	vstr	s11, [r4, #232]	; 0xe8
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 8002752:	ed84 7a13 	vstr	s14, [r4, #76]	; 0x4c
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 8002756:	edc4 7a12 	vstr	s15, [r4, #72]	; 0x48
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 800275a:	edc4 6a0c 	vstr	s13, [r4, #48]	; 0x30
       controller->i_max = I_MAX; //I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;
 800275e:	ed95 0a03 	vldr	s0, [r5, #12]
 8002762:	ed84 0a3e 	vstr	s0, [r4, #248]	; 0xf8
       limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);	// 2.3 us
 8002766:	f001 fb53 	bl	8003e10 <limit_norm>

       /// PI Controller ///
       float i_d_error = controller->i_d_des - controller->i_d;
 800276a:	edd4 6a12 	vldr	s13, [r4, #72]	; 0x48
 800276e:	ed94 aa2b 	vldr	s20, [r4, #172]	; 0xac

       // Calculate decoupling feed-forward voltages //
       float v_d_ff = 0.0f;//-controller->dtheta_elec*L_Q*controller->i_q;
       float v_q_ff = 0.0f;//controller->dtheta_elec*L_D*controller->i_d;

       controller->v_d = controller->k_d*i_d_error + controller->d_int + v_d_ff;
 8002772:	edd4 7a1f 	vldr	s15, [r4, #124]	; 0x7c
 8002776:	ed94 0a25 	vldr	s0, [r4, #148]	; 0x94
       float i_q_error = controller->i_q_des - controller->i_q;
 800277a:	ed94 7a13 	vldr	s14, [r4, #76]	; 0x4c
 800277e:	ed94 9a2c 	vldr	s18, [r4, #176]	; 0xb0
       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 8002782:	edd4 0a3a 	vldr	s1, [r4, #232]	; 0xe8
       float i_d_error = controller->i_d_des - controller->i_d;
 8002786:	ee3a aa66 	vsub.f32	s20, s20, s13
       float i_q_error = controller->i_q_des - controller->i_q;
 800278a:	ee39 9a47 	vsub.f32	s18, s18, s14
       controller->v_d = controller->k_d*i_d_error + controller->d_int + v_d_ff;
 800278e:	eea7 0a8a 	vfma.f32	s0, s15, s20
 8002792:	ed84 0a17 	vstr	s0, [r4, #92]	; 0x5c
       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 8002796:	f001 fb03 	bl	8003da0 <fast_fminf>
 800279a:	edd4 0a3a 	vldr	s1, [r4, #232]	; 0xe8
 800279e:	eef1 0a60 	vneg.f32	s1, s1
 80027a2:	f001 faf5 	bl	8003d90 <fast_fmaxf>

       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 80027a6:	edd4 6a21 	vldr	s13, [r4, #132]	; 0x84
 80027aa:	ed94 7a1f 	vldr	s14, [r4, #124]	; 0x7c
 80027ae:	edd4 7a25 	vldr	s15, [r4, #148]	; 0x94
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 80027b2:	edd4 0a3a 	vldr	s1, [r4, #232]	; 0xe8
       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 80027b6:	ed84 0a17 	vstr	s0, [r4, #92]	; 0x5c
       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 80027ba:	ee27 7a26 	vmul.f32	s14, s14, s13
 80027be:	eee7 7a0a 	vfma.f32	s15, s14, s20
 80027c2:	edc4 7a25 	vstr	s15, [r4, #148]	; 0x94
 80027c6:	eeb0 0a67 	vmov.f32	s0, s15
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 80027ca:	f001 fae9 	bl	8003da0 <fast_fminf>
 80027ce:	edd4 0a3a 	vldr	s1, [r4, #232]	; 0xe8
 80027d2:	eef1 0a60 	vneg.f32	s1, s1
 80027d6:	f001 fadb 	bl	8003d90 <fast_fmaxf>
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);

       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 80027da:	ed94 6a20 	vldr	s12, [r4, #128]	; 0x80
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 80027de:	edd4 6a22 	vldr	s13, [r4, #136]	; 0x88
       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 80027e2:	ed94 7a26 	vldr	s14, [r4, #152]	; 0x98
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 80027e6:	edd4 7a17 	vldr	s15, [r4, #92]	; 0x5c
 80027ea:	edd4 0a3a 	vldr	s1, [r4, #232]	; 0xe8
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 80027ee:	ed84 0a25 	vstr	s0, [r4, #148]	; 0x94
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 80027f2:	ee66 6a26 	vmul.f32	s13, s12, s13
       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 80027f6:	eef0 5a47 	vmov.f32	s11, s14
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 80027fa:	ee67 7ae7 	vnmul.f32	s15, s15, s15
       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 80027fe:	eee6 5a09 	vfma.f32	s11, s12, s18
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 8002802:	eea6 7a89 	vfma.f32	s14, s13, s18
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 8002806:	eee0 7aa0 	vfma.f32	s15, s1, s1
       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 800280a:	edc4 5a18 	vstr	s11, [r4, #96]	; 0x60
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 800280e:	ed84 7a26 	vstr	s14, [r4, #152]	; 0x98
 8002812:	eeb0 0a47 	vmov.f32	s0, s14
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 8002816:	eeb1 9ae7 	vsqrt.f32	s18, s15
       controller->q_int = fast_fmaxf(fast_fminf(controller->q_int, controller->v_max), -controller->v_max);
 800281a:	f001 fac1 	bl	8003da0 <fast_fminf>
 800281e:	edd4 0a3a 	vldr	s1, [r4, #232]	; 0xe8
 8002822:	eef1 0a60 	vneg.f32	s1, s1
 8002826:	f001 fab3 	bl	8003d90 <fast_fmaxf>
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 800282a:	ed94 7a18 	vldr	s14, [r4, #96]	; 0x60
 800282e:	edd4 6a17 	vldr	s13, [r4, #92]	; 0x5c
       controller->q_int = fast_fmaxf(fast_fminf(controller->q_int, controller->v_max), -controller->v_max);
 8002832:	ed84 0a26 	vstr	s0, [r4, #152]	; 0x98
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 8002836:	ee67 7a07 	vmul.f32	s15, s14, s14
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 800283a:	eeb0 0a47 	vmov.f32	s0, s14
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 800283e:	eee6 7aa6 	vfma.f32	s15, s13, s13
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 8002842:	eef0 0a49 	vmov.f32	s1, s18
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 8002846:	eeb1 7ae7 	vsqrt.f32	s14, s15
 800284a:	ed84 7a3b 	vstr	s14, [r4, #236]	; 0xec
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 800284e:	f001 faa7 	bl	8003da0 <fast_fminf>
 8002852:	eef1 0a49 	vneg.f32	s1, s18
 8002856:	f001 fa9b 	bl	8003d90 <fast_fmaxf>

       limit_norm(&controller->v_d, &controller->v_q, controller->v_max);
 800285a:	f104 0160 	add.w	r1, r4, #96	; 0x60
 800285e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 8002862:	ed84 0a18 	vstr	s0, [r4, #96]	; 0x60
       limit_norm(&controller->v_d, &controller->v_q, controller->v_max);
 8002866:	ed94 0a3a 	vldr	s0, [r4, #232]	; 0xe8
 800286a:	f001 fad1 	bl	8003e10 <limit_norm>
		   controller->v_q = 1.0;
		   controller->v_d = 0.0;
       }


       abc(controller->theta_elec + 1.5f*DT*controller->dtheta_elec, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 800286e:	ed94 7a10 	vldr	s14, [r4, #64]	; 0x40
 8002872:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8002924 <commutate+0x2cc>
 8002876:	ed94 aa0e 	vldr	s20, [r4, #56]	; 0x38
 800287a:	edd4 aa17 	vldr	s21, [r4, #92]	; 0x5c
 800287e:	ed94 ba18 	vldr	s22, [r4, #96]	; 0x60
 8002882:	eea7 aa27 	vfma.f32	s20, s14, s15
    float cf = cos_lut(theta);
 8002886:	eeb0 0a4a 	vmov.f32	s0, s20
 800288a:	f001 fb31 	bl	8003ef0 <cos_lut>
 800288e:	eeb0 9a40 	vmov.f32	s18, s0
    float sf = sin_lut(theta);
 8002892:	eeb0 0a4a 	vmov.f32	s0, s20
 8002896:	f001 fb05 	bl	8003ea4 <sin_lut>
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 800289a:	ee69 1a29 	vmul.f32	s3, s18, s19
 800289e:	ee68 7ac9 	vnmul.f32	s15, s17, s18
 80028a2:	eeb0 1a61 	vmov.f32	s2, s3
 80028a6:	eea0 1a28 	vfma.f32	s2, s0, s17

       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 80028aa:	f104 0064 	add.w	r0, r4, #100	; 0x64
 80028ae:	f104 026c 	add.w	r2, r4, #108	; 0x6c
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 80028b2:	eed0 1a28 	vfnms.f32	s3, s0, s17
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 80028b6:	f104 0168 	add.w	r1, r4, #104	; 0x68
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 80028ba:	eeb0 7a67 	vmov.f32	s14, s15
 80028be:	eea0 7a29 	vfma.f32	s14, s0, s19
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 80028c2:	eee0 7a08 	vfma.f32	s15, s0, s16
    *a = cf*d - sf*q;
 80028c6:	ee60 0a4b 	vnmul.f32	s1, s0, s22
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 80028ca:	ee2b 1a01 	vmul.f32	s2, s22, s2
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 80028ce:	ee6b 1a21 	vmul.f32	s3, s22, s3
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 80028d2:	eeaa 1a87 	vfma.f32	s2, s21, s14
    *a = cf*d - sf*q;
 80028d6:	eeea 0a89 	vfma.f32	s1, s21, s18
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 80028da:	eeea 1aa7 	vfma.f32	s3, s21, s15
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 80028de:	ed94 0a3a 	vldr	s0, [r4, #232]	; 0xe8
    *a = cf*d - sf*q;
 80028e2:	edc4 0a1c 	vstr	s1, [r4, #112]	; 0x70
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 80028e6:	ed84 1a1d 	vstr	s2, [r4, #116]	; 0x74
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 80028ea:	edc4 1a1e 	vstr	s3, [r4, #120]	; 0x78
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 80028ee:	f7ff fce3 	bl	80022b8 <svm>
       //DEBUG zeros
       //svm(controller->v_max, 0*(controller->v_u), 0*(controller->v_v), 0*(controller->v_w), &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation

       set_dtc(controller);

    }
 80028f2:	ecbd 8b08 	vpop	{d8-d11}
       set_dtc(controller);
 80028f6:	4620      	mov	r0, r4
    }
 80028f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
       set_dtc(controller);
 80028fc:	f7ff bc3a 	b.w	8002174 <set_dtc>
 8002900:	20000684 	.word	0x20000684
 8002904:	3f5db3d7 	.word	0x3f5db3d7
 8002908:	bf5db3d7 	.word	0xbf5db3d7
 800290c:	3dcccccd 	.word	0x3dcccccd
 8002910:	3f2aaaab 	.word	0x3f2aaaab
 8002914:	3f666666 	.word	0x3f666666
 8002918:	3c23d70a 	.word	0x3c23d70a
 800291c:	3f7d70a4 	.word	0x3f7d70a4
 8002920:	3f1fc60a 	.word	0x3f1fc60a
 8002924:	387ba882 	.word	0x387ba882

08002928 <torque_control>:


void torque_control(ControllerStruct *controller){

    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 8002928:	edd0 7a36 	vldr	s15, [r0, #216]	; 0xd8
 800292c:	edd0 3a0f 	vldr	s7, [r0, #60]	; 0x3c
 8002930:	edd0 4a38 	vldr	s9, [r0, #224]	; 0xe0
 8002934:	edd0 6a35 	vldr	s13, [r0, #212]	; 0xd4
 8002938:	ed90 4a0d 	vldr	s8, [r0, #52]	; 0x34
 800293c:	edd0 5a37 	vldr	s11, [r0, #220]	; 0xdc
    controller->i_q_des = torque_des/(KT*GR);
 8002940:	4b0d      	ldr	r3, [pc, #52]	; (8002978 <torque_control+0x50>)
    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 8002942:	ed90 6a39 	vldr	s12, [r0, #228]	; 0xe4
    controller->i_q_des = torque_des/(KT*GR);
 8002946:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800294a:	ed93 5a11 	vldr	s10, [r3, #68]	; 0x44
    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 800294e:	ee77 7ae3 	vsub.f32	s15, s15, s7
 8002952:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8002956:	ee67 7aa4 	vmul.f32	s15, s15, s9
    controller->i_q_des = torque_des/(KT*GR);
 800295a:	ee27 7a05 	vmul.f32	s14, s14, s10
 800295e:	eee5 7aa6 	vfma.f32	s15, s11, s13
    controller->i_d_des = 0.0f;
 8002962:	2300      	movs	r3, #0
 8002964:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 8002968:	ee77 7a86 	vadd.f32	s15, s15, s12
    controller->i_q_des = torque_des/(KT*GR);
 800296c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002970:	edc0 6a2c 	vstr	s13, [r0, #176]	; 0xb0

    }
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	20000684 	.word	0x20000684

0800297c <zero_commands>:



void zero_commands(ControllerStruct * controller){
	//printf("ZERO COMMANDS!!");
	controller->t_ff = 0;
 800297c:	2300      	movs	r3, #0
 800297e:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	controller->kp = 0;
 8002982:	f8c0 30dc 	str.w	r3, [r0, #220]	; 0xdc
	controller->kd = 0;
 8002986:	f8c0 30e0 	str.w	r3, [r0, #224]	; 0xe0
	controller->p_des = 0;
 800298a:	f8c0 30d4 	str.w	r3, [r0, #212]	; 0xd4
	controller->v_des = 0;
 800298e:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
	controller->i_q_des = 0;
 8002992:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
}
 8002996:	4770      	bx	lr

08002998 <fsm_exit_state>:


		}
 }

 void fsm_exit_state(FSMStruct * fsmstate){
 8002998:	b510      	push	{r4, lr}
 800299a:	7803      	ldrb	r3, [r0, #0]
 800299c:	4604      	mov	r4, r0
 800299e:	2b07      	cmp	r3, #7
 80029a0:	d80c      	bhi.n	80029bc <fsm_exit_state+0x24>
 80029a2:	e8df f003 	tbb	[pc, r3]
 80029a6:	0409      	.short	0x0409
 80029a8:	09090b0c 	.word	0x09090b0c
 80029ac:	090b      	.short	0x090b
				//} //ben bugfix comment out
				zero_commands(&controller);		// Set commands to zero
				break;
			case CALIBRATION_MODE:
				//printf("Exiting Calibration Mode\r\n");
				drv_disable_gd(drv);
 80029ae:	4b0e      	ldr	r3, [pc, #56]	; (80029e8 <fsm_exit_state+0x50>)
 80029b0:	6818      	ldr	r0, [r3, #0]
 80029b2:	8899      	ldrh	r1, [r3, #4]
 80029b4:	f7ff f876 	bl	8001aa4 <drv_disable_gd>
				//free(error_array);
				//free(lut_array);

				fsmstate->ready = 1;
 80029b8:	2301      	movs	r3, #1
 80029ba:	70e3      	strb	r3, [r4, #3]
			case FRESET_MODE:
				fsmstate->ready = 1;
				break;
		}

 }
 80029bc:	bd10      	pop	{r4, pc}
				drv_disable_gd(drv);
 80029be:	4b0a      	ldr	r3, [pc, #40]	; (80029e8 <fsm_exit_state+0x50>)
				fsmstate->ready = 1;
 80029c0:	2201      	movs	r2, #1
 80029c2:	70c2      	strb	r2, [r0, #3]
				drv_disable_gd(drv);
 80029c4:	6818      	ldr	r0, [r3, #0]
 80029c6:	8899      	ldrh	r1, [r3, #4]
 80029c8:	f7ff f86c 	bl	8001aa4 <drv_disable_gd>
				reset_foc(&controller);
 80029cc:	4807      	ldr	r0, [pc, #28]	; (80029ec <fsm_exit_state+0x54>)
 80029ce:	f7ff fdcd 	bl	800256c <reset_foc>
				HAL_GPIO_WritePin(LED2, GPIO_PIN_RESET );
 80029d2:	4807      	ldr	r0, [pc, #28]	; (80029f0 <fsm_exit_state+0x58>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	2108      	movs	r1, #8
 80029d8:	f004 f838 	bl	8006a4c <HAL_GPIO_WritePin>
 }
 80029dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				zero_commands(&controller);		// Set commands to zero
 80029e0:	4802      	ldr	r0, [pc, #8]	; (80029ec <fsm_exit_state+0x54>)
 80029e2:	f7ff bfcb 	b.w	800297c <zero_commands>
 80029e6:	bf00      	nop
 80029e8:	2000936c 	.word	0x2000936c
 80029ec:	20000784 	.word	0x20000784
 80029f0:	48000800 	.word	0x48000800

080029f4 <enter_setup_state>:
	    printf(" esc - Exit to Menu\n\r");

	    //gpio.led->write(0);
 }

 void enter_setup_state(void){
 80029f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	    printf("\r\n Configuration Options \n\r");
 80029f8:	486b      	ldr	r0, [pc, #428]	; (8002ba8 <enter_setup_state+0x1b4>)
	    printf(" %-4s %-31s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
	    printf("\r\n Motor:\r\n");
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "g", "Gear Ratio", "0", "-", GR);
 80029fa:	4c6c      	ldr	r4, [pc, #432]	; (8002bac <enter_setup_state+0x1b8>)
 80029fc:	f8df 8284 	ldr.w	r8, [pc, #644]	; 8002c84 <enter_setup_state+0x290>
 8002a00:	4f6b      	ldr	r7, [pc, #428]	; (8002bb0 <enter_setup_state+0x1bc>)
	    printf(" %-4s %-31s %-5s %-6s %.5f\n\r", "k", "Torque Constant (N-m/A)", "0", "-", KT);
	    printf("\r\n Control:\r\n");
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "b", "Current Bandwidth (Hz)", "100", "2000", I_BW);
 8002a02:	4d6c      	ldr	r5, [pc, #432]	; (8002bb4 <enter_setup_state+0x1c0>)
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "l", "Current Limit (A)", "0.0", "40.0", I_MAX);
 8002a04:	4e6c      	ldr	r6, [pc, #432]	; (8002bb8 <enter_setup_state+0x1c4>)
 8002a06:	f8df b280 	ldr.w	fp, [pc, #640]	; 8002c88 <enter_setup_state+0x294>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "f", "FW Current Limit (A)", "0.0", "33.0", I_FW_MAX);
	    //printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "h", "Temp Cutoff (C) (0 = none)", "0", "150", TEMP_MAX);
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "c", "Continuous Current (A)", "0.0", "40.0", I_MAX_CONT);
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "a", "Calibration Current (A)", "0.0", "20.0", I_CAL);
	    printf("\r\n CAN:\r\n");
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 8002a0a:	f8df 9280 	ldr.w	r9, [pc, #640]	; 8002c8c <enter_setup_state+0x298>
 8002a0e:	f8df a280 	ldr.w	sl, [pc, #640]	; 8002c90 <enter_setup_state+0x29c>
 void enter_setup_state(void){
 8002a12:	b085      	sub	sp, #20
	    printf("\r\n Configuration Options \n\r");
 8002a14:	f007 fcec 	bl	800a3f0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
 8002a18:	4a68      	ldr	r2, [pc, #416]	; (8002bbc <enter_setup_state+0x1c8>)
 8002a1a:	4b69      	ldr	r3, [pc, #420]	; (8002bc0 <enter_setup_state+0x1cc>)
 8002a1c:	4969      	ldr	r1, [pc, #420]	; (8002bc4 <enter_setup_state+0x1d0>)
 8002a1e:	486a      	ldr	r0, [pc, #424]	; (8002bc8 <enter_setup_state+0x1d4>)
 8002a20:	e9cd 3200 	strd	r3, r2, [sp]
 8002a24:	4b69      	ldr	r3, [pc, #420]	; (8002bcc <enter_setup_state+0x1d8>)
 8002a26:	4a6a      	ldr	r2, [pc, #424]	; (8002bd0 <enter_setup_state+0x1dc>)
 8002a28:	f007 fce2 	bl	800a3f0 <iprintf>
	    printf("\r\n Motor:\r\n");
 8002a2c:	4869      	ldr	r0, [pc, #420]	; (8002bd4 <enter_setup_state+0x1e0>)
 8002a2e:	f007 fd7b 	bl	800a528 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "g", "Gear Ratio", "0", "-", GR);
 8002a32:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002a34:	f7fd fdb0 	bl	8000598 <__aeabi_f2d>
 8002a38:	4643      	mov	r3, r8
 8002a3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002a3e:	4a66      	ldr	r2, [pc, #408]	; (8002bd8 <enter_setup_state+0x1e4>)
 8002a40:	9700      	str	r7, [sp, #0]
 8002a42:	4966      	ldr	r1, [pc, #408]	; (8002bdc <enter_setup_state+0x1e8>)
 8002a44:	4866      	ldr	r0, [pc, #408]	; (8002be0 <enter_setup_state+0x1ec>)
 8002a46:	f007 fcd3 	bl	800a3f0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.5f\n\r", "k", "Torque Constant (N-m/A)", "0", "-", KT);
 8002a4a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002a4c:	f7fd fda4 	bl	8000598 <__aeabi_f2d>
 8002a50:	4643      	mov	r3, r8
 8002a52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002a56:	4a63      	ldr	r2, [pc, #396]	; (8002be4 <enter_setup_state+0x1f0>)
 8002a58:	4963      	ldr	r1, [pc, #396]	; (8002be8 <enter_setup_state+0x1f4>)
 8002a5a:	9700      	str	r7, [sp, #0]
 8002a5c:	4863      	ldr	r0, [pc, #396]	; (8002bec <enter_setup_state+0x1f8>)
 8002a5e:	f007 fcc7 	bl	800a3f0 <iprintf>
	    printf("\r\n Control:\r\n");
 8002a62:	4863      	ldr	r0, [pc, #396]	; (8002bf0 <enter_setup_state+0x1fc>)
 8002a64:	f007 fd60 	bl	800a528 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "b", "Current Bandwidth (Hz)", "100", "2000", I_BW);
 8002a68:	68a0      	ldr	r0, [r4, #8]
 8002a6a:	f7fd fd95 	bl	8000598 <__aeabi_f2d>
 8002a6e:	4b61      	ldr	r3, [pc, #388]	; (8002bf4 <enter_setup_state+0x200>)
 8002a70:	4a61      	ldr	r2, [pc, #388]	; (8002bf8 <enter_setup_state+0x204>)
 8002a72:	9300      	str	r3, [sp, #0]
 8002a74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002a78:	4b60      	ldr	r3, [pc, #384]	; (8002bfc <enter_setup_state+0x208>)
 8002a7a:	4961      	ldr	r1, [pc, #388]	; (8002c00 <enter_setup_state+0x20c>)
 8002a7c:	4628      	mov	r0, r5
 8002a7e:	f007 fcb7 	bl	800a3f0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "l", "Current Limit (A)", "0.0", "40.0", I_MAX);
 8002a82:	68e0      	ldr	r0, [r4, #12]
 8002a84:	f7fd fd88 	bl	8000598 <__aeabi_f2d>
 8002a88:	4633      	mov	r3, r6
 8002a8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002a8e:	4a5d      	ldr	r2, [pc, #372]	; (8002c04 <enter_setup_state+0x210>)
 8002a90:	495d      	ldr	r1, [pc, #372]	; (8002c08 <enter_setup_state+0x214>)
 8002a92:	f8cd b000 	str.w	fp, [sp]
 8002a96:	4628      	mov	r0, r5
 8002a98:	f007 fcaa 	bl	800a3f0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "p", "Max Position Setpoint (rad)", "-", "-", P_MAX);
 8002a9c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002a9e:	f7fd fd7b 	bl	8000598 <__aeabi_f2d>
 8002aa2:	463b      	mov	r3, r7
 8002aa4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002aa8:	4a58      	ldr	r2, [pc, #352]	; (8002c0c <enter_setup_state+0x218>)
 8002aaa:	9700      	str	r7, [sp, #0]
 8002aac:	4958      	ldr	r1, [pc, #352]	; (8002c10 <enter_setup_state+0x21c>)
 8002aae:	4628      	mov	r0, r5
 8002ab0:	f007 fc9e 	bl	800a3f0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "v", "Max Velocity Setpoint (rad)/s", "-", "-", V_MAX);
 8002ab4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ab6:	f7fd fd6f 	bl	8000598 <__aeabi_f2d>
 8002aba:	463b      	mov	r3, r7
 8002abc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002ac0:	4a54      	ldr	r2, [pc, #336]	; (8002c14 <enter_setup_state+0x220>)
 8002ac2:	9700      	str	r7, [sp, #0]
 8002ac4:	4954      	ldr	r1, [pc, #336]	; (8002c18 <enter_setup_state+0x224>)
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 8002ac6:	4f55      	ldr	r7, [pc, #340]	; (8002c1c <enter_setup_state+0x228>)
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "v", "Max Velocity Setpoint (rad)/s", "-", "-", V_MAX);
 8002ac8:	4628      	mov	r0, r5
 8002aca:	f007 fc91 	bl	800a3f0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "x", "Max Position Gain (N-m/rad)", "0.0", "1000.0", KP_MAX);
 8002ace:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002ad0:	f7fd fd62 	bl	8000598 <__aeabi_f2d>
 8002ad4:	4b52      	ldr	r3, [pc, #328]	; (8002c20 <enter_setup_state+0x22c>)
 8002ad6:	4a53      	ldr	r2, [pc, #332]	; (8002c24 <enter_setup_state+0x230>)
 8002ad8:	9300      	str	r3, [sp, #0]
 8002ada:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002ade:	4633      	mov	r3, r6
 8002ae0:	4951      	ldr	r1, [pc, #324]	; (8002c28 <enter_setup_state+0x234>)
 8002ae2:	4628      	mov	r0, r5
 8002ae4:	f007 fc84 	bl	800a3f0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "d", "Max Velocity Gain (N-m/rad/s)", "0.0", "5.0", KD_MAX);
 8002ae8:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002aea:	f7fd fd55 	bl	8000598 <__aeabi_f2d>
 8002aee:	4b4f      	ldr	r3, [pc, #316]	; (8002c2c <enter_setup_state+0x238>)
 8002af0:	4a4f      	ldr	r2, [pc, #316]	; (8002c30 <enter_setup_state+0x23c>)
 8002af2:	9300      	str	r3, [sp, #0]
 8002af4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002af8:	4633      	mov	r3, r6
 8002afa:	494e      	ldr	r1, [pc, #312]	; (8002c34 <enter_setup_state+0x240>)
 8002afc:	4628      	mov	r0, r5
 8002afe:	f007 fc77 	bl	800a3f0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "f", "FW Current Limit (A)", "0.0", "33.0", I_FW_MAX);
 8002b02:	69a0      	ldr	r0, [r4, #24]
 8002b04:	f7fd fd48 	bl	8000598 <__aeabi_f2d>
 8002b08:	4b4b      	ldr	r3, [pc, #300]	; (8002c38 <enter_setup_state+0x244>)
 8002b0a:	4a4c      	ldr	r2, [pc, #304]	; (8002c3c <enter_setup_state+0x248>)
 8002b0c:	9300      	str	r3, [sp, #0]
 8002b0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002b12:	4633      	mov	r3, r6
 8002b14:	494a      	ldr	r1, [pc, #296]	; (8002c40 <enter_setup_state+0x24c>)
 8002b16:	4628      	mov	r0, r5
 8002b18:	f007 fc6a 	bl	800a3f0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "c", "Continuous Current (A)", "0.0", "40.0", I_MAX_CONT);
 8002b1c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002b1e:	f7fd fd3b 	bl	8000598 <__aeabi_f2d>
 8002b22:	4633      	mov	r3, r6
 8002b24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002b28:	4a46      	ldr	r2, [pc, #280]	; (8002c44 <enter_setup_state+0x250>)
 8002b2a:	4947      	ldr	r1, [pc, #284]	; (8002c48 <enter_setup_state+0x254>)
 8002b2c:	f8cd b000 	str.w	fp, [sp]
 8002b30:	4628      	mov	r0, r5
 8002b32:	f007 fc5d 	bl	800a3f0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "a", "Calibration Current (A)", "0.0", "20.0", I_CAL);
 8002b36:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002b38:	f7fd fd2e 	bl	8000598 <__aeabi_f2d>
 8002b3c:	4b43      	ldr	r3, [pc, #268]	; (8002c4c <enter_setup_state+0x258>)
 8002b3e:	4a44      	ldr	r2, [pc, #272]	; (8002c50 <enter_setup_state+0x25c>)
 8002b40:	9300      	str	r3, [sp, #0]
 8002b42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002b46:	4633      	mov	r3, r6
 8002b48:	4942      	ldr	r1, [pc, #264]	; (8002c54 <enter_setup_state+0x260>)
 8002b4a:	4628      	mov	r0, r5
 8002b4c:	f007 fc50 	bl	800a3f0 <iprintf>
	    printf("\r\n CAN:\r\n");
 8002b50:	4841      	ldr	r0, [pc, #260]	; (8002c58 <enter_setup_state+0x264>)
 8002b52:	f007 fce9 	bl	800a528 <puts>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 8002b56:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002b5a:	9301      	str	r3, [sp, #4]
 8002b5c:	4a3f      	ldr	r2, [pc, #252]	; (8002c5c <enter_setup_state+0x268>)
 8002b5e:	4940      	ldr	r1, [pc, #256]	; (8002c60 <enter_setup_state+0x26c>)
 8002b60:	9700      	str	r7, [sp, #0]
 8002b62:	4643      	mov	r3, r8
 8002b64:	4650      	mov	r0, sl
 8002b66:	f007 fc43 	bl	800a3f0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "m", "CAN TX ID", "0", "127", CAN_MASTER); //ben bugfix change MASTER to TX in string
 8002b6a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8002b6e:	9301      	str	r3, [sp, #4]
 8002b70:	4a3c      	ldr	r2, [pc, #240]	; (8002c64 <enter_setup_state+0x270>)
 8002b72:	493d      	ldr	r1, [pc, #244]	; (8002c68 <enter_setup_state+0x274>)
 8002b74:	9700      	str	r7, [sp, #0]
 8002b76:	4643      	mov	r3, r8
 8002b78:	4650      	mov	r0, sl
 8002b7a:	f007 fc39 	bl	800a3f0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "t", "CAN Timeout (cycles)(0 = none)", "0", "100000", CAN_TIMEOUT);
 8002b7e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8002b82:	4a3a      	ldr	r2, [pc, #232]	; (8002c6c <enter_setup_state+0x278>)
 8002b84:	493a      	ldr	r1, [pc, #232]	; (8002c70 <enter_setup_state+0x27c>)
 8002b86:	9301      	str	r3, [sp, #4]
 8002b88:	9200      	str	r2, [sp, #0]
 8002b8a:	4643      	mov	r3, r8
 8002b8c:	4a39      	ldr	r2, [pc, #228]	; (8002c74 <enter_setup_state+0x280>)
 8002b8e:	483a      	ldr	r0, [pc, #232]	; (8002c78 <enter_setup_state+0x284>)
 8002b90:	f007 fc2e 	bl	800a3f0 <iprintf>
	    printf(" \n\r To change a value, type 'prefix''value''ENTER'\n\r e.g. 'b1000''ENTER'\r\n ");
 8002b94:	4839      	ldr	r0, [pc, #228]	; (8002c7c <enter_setup_state+0x288>)
 8002b96:	f007 fc2b 	bl	800a3f0 <iprintf>
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 8002b9a:	4839      	ldr	r0, [pc, #228]	; (8002c80 <enter_setup_state+0x28c>)
 }
 8002b9c:	b005      	add	sp, #20
 8002b9e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 8002ba2:	f007 bc25 	b.w	800a3f0 <iprintf>
 8002ba6:	bf00      	nop
 8002ba8:	0800e6b8 	.word	0x0800e6b8
 8002bac:	20000684 	.word	0x20000684
 8002bb0:	0800e760 	.word	0x0800e760
 8002bb4:	0800e7d0 	.word	0x0800e7d0
 8002bb8:	0800e7f8 	.word	0x0800e7f8
 8002bbc:	0800e70c 	.word	0x0800e70c
 8002bc0:	0800e71c 	.word	0x0800e71c
 8002bc4:	0800e6e4 	.word	0x0800e6e4
 8002bc8:	0800e6ec 	.word	0x0800e6ec
 8002bcc:	0800e6d4 	.word	0x0800e6d4
 8002bd0:	0800e6d8 	.word	0x0800e6d8
 8002bd4:	0800e720 	.word	0x0800e720
 8002bd8:	0800e730 	.word	0x0800e730
 8002bdc:	0800e73c 	.word	0x0800e73c
 8002be0:	0800e740 	.word	0x0800e740
 8002be4:	0800e764 	.word	0x0800e764
 8002be8:	0800e77c 	.word	0x0800e77c
 8002bec:	0800e780 	.word	0x0800e780
 8002bf0:	0800e7a0 	.word	0x0800e7a0
 8002bf4:	0800e7f0 	.word	0x0800e7f0
 8002bf8:	0800e7b4 	.word	0x0800e7b4
 8002bfc:	0800e7b0 	.word	0x0800e7b0
 8002c00:	0800e7cc 	.word	0x0800e7cc
 8002c04:	0800e7fc 	.word	0x0800e7fc
 8002c08:	0800e810 	.word	0x0800e810
 8002c0c:	0800e81c 	.word	0x0800e81c
 8002c10:	0800e838 	.word	0x0800e838
 8002c14:	0800e83c 	.word	0x0800e83c
 8002c18:	0800e85c 	.word	0x0800e85c
 8002c1c:	0800e948 	.word	0x0800e948
 8002c20:	0800e880 	.word	0x0800e880
 8002c24:	0800e860 	.word	0x0800e860
 8002c28:	0800e87c 	.word	0x0800e87c
 8002c2c:	0800e8ac 	.word	0x0800e8ac
 8002c30:	0800e888 	.word	0x0800e888
 8002c34:	0800e8a8 	.word	0x0800e8a8
 8002c38:	0800e8c8 	.word	0x0800e8c8
 8002c3c:	0800e8b0 	.word	0x0800e8b0
 8002c40:	0800f788 	.word	0x0800f788
 8002c44:	0800e8d0 	.word	0x0800e8d0
 8002c48:	0800e8e8 	.word	0x0800e8e8
 8002c4c:	0800e908 	.word	0x0800e908
 8002c50:	0800e8ec 	.word	0x0800e8ec
 8002c54:	0800e904 	.word	0x0800e904
 8002c58:	0800e910 	.word	0x0800e910
 8002c5c:	0800e91c 	.word	0x0800e91c
 8002c60:	0800e924 	.word	0x0800e924
 8002c64:	0800e94c 	.word	0x0800e94c
 8002c68:	0800e958 	.word	0x0800e958
 8002c6c:	0800e99c 	.word	0x0800e99c
 8002c70:	0800e97c 	.word	0x0800e97c
 8002c74:	0800e95c 	.word	0x0800e95c
 8002c78:	0800e980 	.word	0x0800e980
 8002c7c:	0800e9a4 	.word	0x0800e9a4
 8002c80:	0800e9f0 	.word	0x0800e9f0
 8002c84:	0800e72c 	.word	0x0800e72c
 8002c88:	0800e814 	.word	0x0800e814
 8002c8c:	20008f40 	.word	0x20008f40
 8002c90:	0800e928 	.word	0x0800e928

08002c94 <fsm_enter_state>:
 void fsm_enter_state(FSMStruct * fsmstate){
 8002c94:	b510      	push	{r4, lr}
 8002c96:	7803      	ldrb	r3, [r0, #0]
 8002c98:	2b04      	cmp	r3, #4
 8002c9a:	d804      	bhi.n	8002ca6 <fsm_enter_state+0x12>
 8002c9c:	e8df f003 	tbb	[pc, r3]
 8002ca0:	034e3708 	.word	0x034e3708
 8002ca4:	04          	.byte	0x04
 8002ca5:	00          	.byte	0x00
 }
 8002ca6:	bd10      	pop	{r4, pc}
 8002ca8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				enter_setup_state();
 8002cac:	f7ff bea2 	b.w	80029f4 <enter_setup_state>
	    printf("\n\r\n\r");
 8002cb0:	4827      	ldr	r0, [pc, #156]	; (8002d50 <fsm_enter_state+0xbc>)
 8002cb2:	f007 fb9d 	bl	800a3f0 <iprintf>
	    printf(" Commands:\n\r");
 8002cb6:	4827      	ldr	r0, [pc, #156]	; (8002d54 <fsm_enter_state+0xc0>)
 8002cb8:	f007 fb9a 	bl	800a3f0 <iprintf>
	    printf(" m - Motor Mode\n\r");
 8002cbc:	4826      	ldr	r0, [pc, #152]	; (8002d58 <fsm_enter_state+0xc4>)
 8002cbe:	f007 fb97 	bl	800a3f0 <iprintf>
	    printf(" c - Calibrate Encoder\n\r");
 8002cc2:	4826      	ldr	r0, [pc, #152]	; (8002d5c <fsm_enter_state+0xc8>)
 8002cc4:	f007 fb94 	bl	800a3f0 <iprintf>
	    printf(" s - Setup\n\r");
 8002cc8:	4825      	ldr	r0, [pc, #148]	; (8002d60 <fsm_enter_state+0xcc>)
 8002cca:	f007 fb91 	bl	800a3f0 <iprintf>
	    printf(" e - Display Encoder\n\r");
 8002cce:	4825      	ldr	r0, [pc, #148]	; (8002d64 <fsm_enter_state+0xd0>)
 8002cd0:	f007 fb8e 	bl	800a3f0 <iprintf>
	    printf(" z - Set Zero Position\n\r");
 8002cd4:	4824      	ldr	r0, [pc, #144]	; (8002d68 <fsm_enter_state+0xd4>)
 8002cd6:	f007 fb8b 	bl	800a3f0 <iprintf>
	    printf(" f - Factory reset flash vars\n\r");
 8002cda:	4824      	ldr	r0, [pc, #144]	; (8002d6c <fsm_enter_state+0xd8>)
 8002cdc:	f007 fb88 	bl	800a3f0 <iprintf>
	    printf(" d - Variable dump\n\r");
 8002ce0:	4823      	ldr	r0, [pc, #140]	; (8002d70 <fsm_enter_state+0xdc>)
 8002ce2:	f007 fb85 	bl	800a3f0 <iprintf>
	    printf(" i - Increment vdes\n\r");
 8002ce6:	4823      	ldr	r0, [pc, #140]	; (8002d74 <fsm_enter_state+0xe0>)
 8002ce8:	f007 fb82 	bl	800a3f0 <iprintf>
	    printf(" j - Decrement vdes\n\r");
 8002cec:	4822      	ldr	r0, [pc, #136]	; (8002d78 <fsm_enter_state+0xe4>)
 8002cee:	f007 fb7f 	bl	800a3f0 <iprintf>
	    printf(" p - Increment pos des\n\r");
 8002cf2:	4822      	ldr	r0, [pc, #136]	; (8002d7c <fsm_enter_state+0xe8>)
 8002cf4:	f007 fb7c 	bl	800a3f0 <iprintf>
	    printf(" l - Decrement pos des\n\r");
 8002cf8:	4821      	ldr	r0, [pc, #132]	; (8002d80 <fsm_enter_state+0xec>)
 8002cfa:	f007 fb79 	bl	800a3f0 <iprintf>
	    printf(" o - Swap phase order\n\r");
 8002cfe:	4821      	ldr	r0, [pc, #132]	; (8002d84 <fsm_enter_state+0xf0>)
 8002d00:	f007 fb76 	bl	800a3f0 <iprintf>
 }
 8002d04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	    printf(" esc - Exit to Menu\n\r");
 8002d08:	481f      	ldr	r0, [pc, #124]	; (8002d88 <fsm_enter_state+0xf4>)
 8002d0a:	f007 bb71 	b.w	800a3f0 <iprintf>
				comm_encoder.e_zero = 0;
 8002d0e:	4c1f      	ldr	r4, [pc, #124]	; (8002d8c <fsm_enter_state+0xf8>)
				comm_encoder_cal.done_cal = 0;
 8002d10:	4b1f      	ldr	r3, [pc, #124]	; (8002d90 <fsm_enter_state+0xfc>)
 8002d12:	2100      	movs	r1, #0
				memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 8002d14:	f104 008c 	add.w	r0, r4, #140	; 0x8c
 8002d18:	f44f 7200 	mov.w	r2, #512	; 0x200
				comm_encoder.e_zero = 0;
 8002d1c:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
				comm_encoder_cal.done_cal = 0;
 8002d20:	f883 1022 	strb.w	r1, [r3, #34]	; 0x22
				comm_encoder_cal.done_ordering = 0;
 8002d24:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
				comm_encoder_cal.started = 0;
 8002d28:	7419      	strb	r1, [r3, #16]
				memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 8002d2a:	f006 feef 	bl	8009b0c <memset>
				drv_enable_gd(drv);
 8002d2e:	4b19      	ldr	r3, [pc, #100]	; (8002d94 <fsm_enter_state+0x100>)
 }
 8002d30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				drv_enable_gd(drv);
 8002d34:	6818      	ldr	r0, [r3, #0]
 8002d36:	8899      	ldrh	r1, [r3, #4]
 8002d38:	f7fe be62 	b.w	8001a00 <drv_enable_gd>
				HAL_GPIO_WritePin(LED2, GPIO_PIN_SET );
 8002d3c:	4816      	ldr	r0, [pc, #88]	; (8002d98 <fsm_enter_state+0x104>)
 8002d3e:	2201      	movs	r2, #1
 8002d40:	2108      	movs	r1, #8
 8002d42:	f003 fe83 	bl	8006a4c <HAL_GPIO_WritePin>
				reset_foc(&controller);
 8002d46:	4815      	ldr	r0, [pc, #84]	; (8002d9c <fsm_enter_state+0x108>)
 8002d48:	f7ff fc10 	bl	800256c <reset_foc>
				drv_enable_gd(drv);
 8002d4c:	e7ef      	b.n	8002d2e <fsm_enter_state+0x9a>
 8002d4e:	bf00      	nop
 8002d50:	0800e55c 	.word	0x0800e55c
 8002d54:	0800e564 	.word	0x0800e564
 8002d58:	0800e574 	.word	0x0800e574
 8002d5c:	0800e588 	.word	0x0800e588
 8002d60:	0800e5a4 	.word	0x0800e5a4
 8002d64:	0800e5b4 	.word	0x0800e5b4
 8002d68:	0800e5cc 	.word	0x0800e5cc
 8002d6c:	0800e5e8 	.word	0x0800e5e8
 8002d70:	0800e608 	.word	0x0800e608
 8002d74:	0800e620 	.word	0x0800e620
 8002d78:	0800e638 	.word	0x0800e638
 8002d7c:	0800e650 	.word	0x0800e650
 8002d80:	0800e66c 	.word	0x0800e66c
 8002d84:	0800e688 	.word	0x0800e688
 8002d88:	0800e6a0 	.word	0x0800e6a0
 8002d8c:	200003e0 	.word	0x200003e0
 8002d90:	20000a84 	.word	0x20000a84
 8002d94:	2000936c 	.word	0x2000936c
 8002d98:	48000800 	.word	0x48000800
 8002d9c:	20000784 	.word	0x20000784

08002da0 <run_fsm>:
 void run_fsm(FSMStruct * fsmstate){
 8002da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	 if(fsmstate->next_state != fsmstate->state){
 8002da4:	7803      	ldrb	r3, [r0, #0]
 8002da6:	7842      	ldrb	r2, [r0, #1]
 8002da8:	429a      	cmp	r2, r3
 void run_fsm(FSMStruct * fsmstate){
 8002daa:	4604      	mov	r4, r0
	 if(fsmstate->next_state != fsmstate->state){
 8002dac:	d107      	bne.n	8002dbe <run_fsm+0x1e>
	 switch(fsmstate->state){
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d00d      	beq.n	8002dce <run_fsm+0x2e>
 8002db2:	2b05      	cmp	r3, #5
 8002db4:	d034      	beq.n	8002e20 <run_fsm+0x80>
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d023      	beq.n	8002e02 <run_fsm+0x62>
 }
 8002dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		 fsm_exit_state(fsmstate);		// safely exit the old state
 8002dbe:	f7ff fdeb 	bl	8002998 <fsm_exit_state>
		 if(fsmstate->ready){			// if the previous state is ready, enter the new state
 8002dc2:	78e3      	ldrb	r3, [r4, #3]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d139      	bne.n	8002e3c <run_fsm+0x9c>
 8002dc8:	7823      	ldrb	r3, [r4, #0]
	 switch(fsmstate->state){
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d1f1      	bne.n	8002db2 <run_fsm+0x12>
			 if((!just_stay_alive_forever_please) && (CAN_TIMEOUT > 0 ) && (controller.timeout > CAN_TIMEOUT)){
 8002dce:	4b3d      	ldr	r3, [pc, #244]	; (8002ec4 <run_fsm+0x124>)
 8002dd0:	4c3d      	ldr	r4, [pc, #244]	; (8002ec8 <run_fsm+0x128>)
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	dd03      	ble.n	8002de0 <run_fsm+0x40>
 8002dd8:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	db6c      	blt.n	8002eba <run_fsm+0x11a>
				 torque_control(&controller);
 8002de0:	4839      	ldr	r0, [pc, #228]	; (8002ec8 <run_fsm+0x128>)
 8002de2:	f7ff fda1 	bl	8002928 <torque_control>
				 field_weaken(&controller);
 8002de6:	4838      	ldr	r0, [pc, #224]	; (8002ec8 <run_fsm+0x128>)
 8002de8:	f7ff fbf8 	bl	80025dc <field_weaken>
					 commutate(&controller, &comm_encoder);
 8002dec:	4937      	ldr	r1, [pc, #220]	; (8002ecc <run_fsm+0x12c>)
 8002dee:	4836      	ldr	r0, [pc, #216]	; (8002ec8 <run_fsm+0x128>)
 8002df0:	f7ff fc32 	bl	8002658 <commutate>
			 controller.timeout ++;
 8002df4:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8002df8:	3301      	adds	r3, #1
 8002dfa:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
 }
 8002dfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			 if(!comm_encoder_cal.done_ordering){
 8002e02:	4a33      	ldr	r2, [pc, #204]	; (8002ed0 <run_fsm+0x130>)
 8002e04:	f892 3021 	ldrb.w	r3, [r2, #33]	; 0x21
 8002e08:	b183      	cbz	r3, 8002e2c <run_fsm+0x8c>
			 else if(!comm_encoder_cal.done_cal){
 8002e0a:	f892 3022 	ldrb.w	r3, [r2, #34]	; 0x22
 8002e0e:	b9db      	cbnz	r3, 8002e48 <run_fsm+0xa8>
				 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 8002e10:	492d      	ldr	r1, [pc, #180]	; (8002ec8 <run_fsm+0x128>)
 8002e12:	482e      	ldr	r0, [pc, #184]	; (8002ecc <run_fsm+0x12c>)
 8002e14:	f8d1 30bc 	ldr.w	r3, [r1, #188]	; 0xbc
 }
 8002e18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 8002e1c:	f7fe bb68 	b.w	80014f0 <calibrate_encoder>
 }
 8002e20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			 ps_print(&comm_encoder, 100);
 8002e24:	4829      	ldr	r0, [pc, #164]	; (8002ecc <run_fsm+0x12c>)
 8002e26:	2164      	movs	r1, #100	; 0x64
 8002e28:	f001 b994 	b.w	8004154 <ps_print>
				 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 8002e2c:	4926      	ldr	r1, [pc, #152]	; (8002ec8 <run_fsm+0x128>)
 8002e2e:	4827      	ldr	r0, [pc, #156]	; (8002ecc <run_fsm+0x12c>)
 8002e30:	f8d1 30bc 	ldr.w	r3, [r1, #188]	; 0xbc
 }
 8002e34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 8002e38:	f7fe ba82 	b.w	8001340 <order_phases>
			 fsmstate->state = fsmstate->next_state;
 8002e3c:	7863      	ldrb	r3, [r4, #1]
 8002e3e:	7023      	strb	r3, [r4, #0]
			 fsm_enter_state(fsmstate);
 8002e40:	4620      	mov	r0, r4
 8002e42:	f7ff ff27 	bl	8002c94 <fsm_enter_state>
 8002e46:	e7bf      	b.n	8002dc8 <run_fsm+0x28>
				 E_ZERO = comm_encoder_cal.ezero;
 8002e48:	69d5      	ldr	r5, [r2, #28]
				 printf("E_ZERO: %d  %f\r\n", E_ZERO, TWO_PI_F*fmodf((comm_encoder.ppairs*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 8002e4a:	4f20      	ldr	r7, [pc, #128]	; (8002ecc <run_fsm+0x12c>)
 8002e4c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002ed4 <run_fsm+0x134>
 8002e50:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
				 E_ZERO = comm_encoder_cal.ezero;
 8002e54:	4e1b      	ldr	r6, [pc, #108]	; (8002ec4 <run_fsm+0x124>)
				 printf("E_ZERO: %d  %f\r\n", E_ZERO, TWO_PI_F*fmodf((comm_encoder.ppairs*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 8002e56:	426b      	negs	r3, r5
 8002e58:	ee00 3a10 	vmov	s0, r3
 8002e5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e60:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8002e64:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8002e68:	ee20 0a27 	vmul.f32	s0, s0, s15
				 E_ZERO = comm_encoder_cal.ezero;
 8002e6c:	6175      	str	r5, [r6, #20]
				 printf("E_ZERO: %d  %f\r\n", E_ZERO, TWO_PI_F*fmodf((comm_encoder.ppairs*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 8002e6e:	f00b f81d 	bl	800deac <fmodf>
 8002e72:	eddf 7a19 	vldr	s15, [pc, #100]	; 8002ed8 <run_fsm+0x138>
 8002e76:	ee60 7a27 	vmul.f32	s15, s0, s15
 8002e7a:	ee17 0a90 	vmov	r0, s15
 8002e7e:	f7fd fb8b 	bl	8000598 <__aeabi_f2d>
 8002e82:	460b      	mov	r3, r1
 8002e84:	4602      	mov	r2, r0
 8002e86:	4629      	mov	r1, r5
 8002e88:	4814      	ldr	r0, [pc, #80]	; (8002edc <run_fsm+0x13c>)
 8002e8a:	f007 fab1 	bl	800a3f0 <iprintf>
				 memcpy(&comm_encoder.offset_lut, comm_encoder_cal.lut_arr, sizeof(comm_encoder.offset_lut));
 8002e8e:	4914      	ldr	r1, [pc, #80]	; (8002ee0 <run_fsm+0x140>)
 8002e90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e94:	f107 008c 	add.w	r0, r7, #140	; 0x8c
 8002e98:	f006 fe10 	bl	8009abc <memcpy>
				 memcpy(&ENCODER_LUT, comm_encoder_cal.lut_arr, sizeof(comm_encoder_cal.lut_arr));
 8002e9c:	4910      	ldr	r1, [pc, #64]	; (8002ee0 <run_fsm+0x140>)
 8002e9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ea2:	f106 0018 	add.w	r0, r6, #24
 8002ea6:	f006 fe09 	bl	8009abc <memcpy>
				 save_to_flash();
 8002eaa:	f7ff f8e9 	bl	8002080 <save_to_flash>
				 load_from_flash();
 8002eae:	f7ff f8b1 	bl	8002014 <load_from_flash>
		fsmstate->next_state = MENU_MODE;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	7063      	strb	r3, [r4, #1]
		fsmstate->ready = 0;
 8002eb6:	70e3      	strb	r3, [r4, #3]
		return;
 8002eb8:	e77f      	b.n	8002dba <run_fsm+0x1a>
				 zero_commands(&controller);
 8002eba:	4620      	mov	r0, r4
 8002ebc:	f7ff fd5e 	bl	800297c <zero_commands>
 8002ec0:	e798      	b.n	8002df4 <run_fsm+0x54>
 8002ec2:	bf00      	nop
 8002ec4:	20008f40 	.word	0x20008f40
 8002ec8:	20000784 	.word	0x20000784
 8002ecc:	200003e0 	.word	0x200003e0
 8002ed0:	20000a84 	.word	0x20000a84
 8002ed4:	37800000 	.word	0x37800000
 8002ed8:	40c90fdb 	.word	0x40c90fdb
 8002edc:	0800ea1c 	.word	0x0800ea1c
 8002ee0:	20008ab0 	.word	0x20008ab0

08002ee4 <process_user_input>:

 void process_user_input(FSMStruct * fsmstate){
 8002ee4:	b538      	push	{r3, r4, r5, lr}
 8002ee6:	7b43      	ldrb	r3, [r0, #13]
 8002ee8:	3b61      	subs	r3, #97	; 0x61
 8002eea:	4604      	mov	r4, r0
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
			 V_MIN = -V_MAX;
			 printf("V_MAX set to %f\r\n", V_MAX);
			 break;
		 default:
			 printf("\n\r '%c' Not a valid command prefix\n\r\n\r", fsmstate->cmd_buff);
 8002eec:	1d05      	adds	r5, r0, #4
 8002eee:	2b17      	cmp	r3, #23
 8002ef0:	d819      	bhi.n	8002f26 <process_user_input+0x42>
 8002ef2:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002ef6:	0028      	.short	0x0028
 8002ef8:	00780050 	.word	0x00780050
 8002efc:	001800a0 	.word	0x001800a0
 8002f00:	00e700bf 	.word	0x00e700bf
 8002f04:	012e0106 	.word	0x012e0106
 8002f08:	01380018 	.word	0x01380018
 8002f0c:	017f0157 	.word	0x017f0157
 8002f10:	00180018 	.word	0x00180018
 8002f14:	00180189 	.word	0x00180189
 8002f18:	00180018 	.word	0x00180018
 8002f1c:	001801ac 	.word	0x001801ac
 8002f20:	001801b6 	.word	0x001801b6
 8002f24:	020b      	.short	0x020b
 8002f26:	48e0      	ldr	r0, [pc, #896]	; (80032a8 <process_user_input+0x3c4>)
 8002f28:	4629      	mov	r1, r5
 8002f2a:	f007 fa61 	bl	800a3f0 <iprintf>
	 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
	 preference_writer_flush(&prefs);
	 preference_writer_close(&prefs);
	 preference_writer_load(prefs);
	 */
	 save_to_flash();
 8002f2e:	f7ff f8a7 	bl	8002080 <save_to_flash>
	 load_from_flash();
 8002f32:	f7ff f86f 	bl	8002014 <load_from_flash>
	 enter_setup_state();
 8002f36:	f7ff fd5d 	bl	80029f4 <enter_setup_state>

	 fsmstate->bytecount = 0;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	7323      	strb	r3, [r4, #12]
	 fsmstate->cmd_id = 0;
 8002f3e:	7363      	strb	r3, [r4, #13]
	 memset(&fsmstate->cmd_buff, 0, sizeof(fsmstate->cmd_buff));
 8002f40:	602b      	str	r3, [r5, #0]
 8002f42:	606b      	str	r3, [r5, #4]
 }
 8002f44:	bd38      	pop	{r3, r4, r5, pc}
			 I_CAL = fmaxf(fminf(atof(fsmstate->cmd_buff), 20.0f), 0.0f);
 8002f46:	4628      	mov	r0, r5
 8002f48:	f006 fd86 	bl	8009a58 <atof>
 8002f4c:	ec51 0b10 	vmov	r0, r1, d0
 8002f50:	f7fd fe72 	bl	8000c38 <__aeabi_d2f>
 8002f54:	ee07 0a90 	vmov	s15, r0
 8002f58:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002f5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f64:	bf88      	it	hi
 8002f66:	eef0 7a47 	vmovhi.f32	s15, s14
 8002f6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f6e:	ed9f 7ae6 	vldr	s14, [pc, #920]	; 8003308 <process_user_input+0x424>
 8002f72:	4bce      	ldr	r3, [pc, #824]	; (80032ac <process_user_input+0x3c8>)
 8002f74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f78:	bfb8      	it	lt
 8002f7a:	eef0 7a47 	vmovlt.f32	s15, s14
 8002f7e:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
			 printf("I_CAL set to %f\r\n", I_CAL);
 8002f82:	ee17 0a90 	vmov	r0, s15
 8002f86:	f7fd fb07 	bl	8000598 <__aeabi_f2d>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	48c8      	ldr	r0, [pc, #800]	; (80032b0 <process_user_input+0x3cc>)
 8002f90:	f007 fa2e 	bl	800a3f0 <iprintf>
			 break;
 8002f94:	e7cb      	b.n	8002f2e <process_user_input+0x4a>
			 I_BW = fmaxf(fminf(atof(fsmstate->cmd_buff), 2000.0f), 100.0f);
 8002f96:	4628      	mov	r0, r5
 8002f98:	f006 fd5e 	bl	8009a58 <atof>
 8002f9c:	ec51 0b10 	vmov	r0, r1, d0
 8002fa0:	f7fd fe4a 	bl	8000c38 <__aeabi_d2f>
 8002fa4:	eddf 6ac3 	vldr	s13, [pc, #780]	; 80032b4 <process_user_input+0x3d0>
 8002fa8:	ed9f 7ac3 	vldr	s14, [pc, #780]	; 80032b8 <process_user_input+0x3d4>
 8002fac:	4bbf      	ldr	r3, [pc, #764]	; (80032ac <process_user_input+0x3c8>)
 8002fae:	ee07 0a90 	vmov	s15, r0
 8002fb2:	eef4 7ae6 	vcmpe.f32	s15, s13
 8002fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fba:	bf88      	it	hi
 8002fbc:	eef0 7a66 	vmovhi.f32	s15, s13
 8002fc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fc8:	bfb8      	it	lt
 8002fca:	eef0 7a47 	vmovlt.f32	s15, s14
 8002fce:	edc3 7a02 	vstr	s15, [r3, #8]
			 printf("I_BW set to %f\r\n", I_BW);
 8002fd2:	ee17 0a90 	vmov	r0, s15
 8002fd6:	f7fd fadf 	bl	8000598 <__aeabi_f2d>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	460b      	mov	r3, r1
 8002fde:	48b7      	ldr	r0, [pc, #732]	; (80032bc <process_user_input+0x3d8>)
 8002fe0:	f007 fa06 	bl	800a3f0 <iprintf>
			 break;
 8002fe4:	e7a3      	b.n	8002f2e <process_user_input+0x4a>
			 I_MAX_CONT = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 8002fe6:	4628      	mov	r0, r5
 8002fe8:	f006 fd36 	bl	8009a58 <atof>
 8002fec:	ec51 0b10 	vmov	r0, r1, d0
 8002ff0:	f7fd fe22 	bl	8000c38 <__aeabi_d2f>
 8002ff4:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 80032c0 <process_user_input+0x3dc>
 8002ff8:	eddf 6ac3 	vldr	s13, [pc, #780]	; 8003308 <process_user_input+0x424>
 8002ffc:	4bab      	ldr	r3, [pc, #684]	; (80032ac <process_user_input+0x3c8>)
 8002ffe:	ee07 0a90 	vmov	s15, r0
 8003002:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800300a:	bf88      	it	hi
 800300c:	eef0 7a47 	vmovhi.f32	s15, s14
 8003010:	eef4 7ae6 	vcmpe.f32	s15, s13
 8003014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003018:	bfb8      	it	lt
 800301a:	eef0 7a66 	vmovlt.f32	s15, s13
 800301e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			 printf("I_MAX_CONT set to %f\r\n", I_MAX_CONT);
 8003022:	ee17 0a90 	vmov	r0, s15
 8003026:	f7fd fab7 	bl	8000598 <__aeabi_f2d>
 800302a:	4602      	mov	r2, r0
 800302c:	460b      	mov	r3, r1
 800302e:	48a5      	ldr	r0, [pc, #660]	; (80032c4 <process_user_input+0x3e0>)
 8003030:	f007 f9de 	bl	800a3f0 <iprintf>
			 break;
 8003034:	e77b      	b.n	8002f2e <process_user_input+0x4a>
			 KD_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003036:	4628      	mov	r0, r5
 8003038:	f006 fd0e 	bl	8009a58 <atof>
 800303c:	ec51 0b10 	vmov	r0, r1, d0
 8003040:	f7fd fdfa 	bl	8000c38 <__aeabi_d2f>
 8003044:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 8003308 <process_user_input+0x424>
 8003048:	4b98      	ldr	r3, [pc, #608]	; (80032ac <process_user_input+0x3c8>)
 800304a:	ee07 0a90 	vmov	s15, r0
 800304e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003056:	bfb8      	it	lt
 8003058:	eef0 7a47 	vmovlt.f32	s15, s14
 800305c:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
			 printf("KD_MAX set to %f\r\n", KD_MAX);
 8003060:	ee17 0a90 	vmov	r0, s15
 8003064:	f7fd fa98 	bl	8000598 <__aeabi_f2d>
 8003068:	4602      	mov	r2, r0
 800306a:	460b      	mov	r3, r1
 800306c:	4896      	ldr	r0, [pc, #600]	; (80032c8 <process_user_input+0x3e4>)
 800306e:	f007 f9bf 	bl	800a3f0 <iprintf>
			 break;
 8003072:	e75c      	b.n	8002f2e <process_user_input+0x4a>
			 I_FW_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 33.0f), 0.0f);
 8003074:	4628      	mov	r0, r5
 8003076:	f006 fcef 	bl	8009a58 <atof>
 800307a:	ec51 0b10 	vmov	r0, r1, d0
 800307e:	f7fd fddb 	bl	8000c38 <__aeabi_d2f>
 8003082:	ed9f 7a92 	vldr	s14, [pc, #584]	; 80032cc <process_user_input+0x3e8>
 8003086:	eddf 6aa0 	vldr	s13, [pc, #640]	; 8003308 <process_user_input+0x424>
 800308a:	4b88      	ldr	r3, [pc, #544]	; (80032ac <process_user_input+0x3c8>)
 800308c:	ee07 0a90 	vmov	s15, r0
 8003090:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003098:	bf88      	it	hi
 800309a:	eef0 7a47 	vmovhi.f32	s15, s14
 800309e:	eef4 7ae6 	vcmpe.f32	s15, s13
 80030a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030a6:	bfb8      	it	lt
 80030a8:	eef0 7a66 	vmovlt.f32	s15, s13
 80030ac:	edc3 7a06 	vstr	s15, [r3, #24]
			 printf("I_FW_MAX set to %f\r\n", I_FW_MAX);
 80030b0:	ee17 0a90 	vmov	r0, s15
 80030b4:	f7fd fa70 	bl	8000598 <__aeabi_f2d>
 80030b8:	4602      	mov	r2, r0
 80030ba:	460b      	mov	r3, r1
 80030bc:	4884      	ldr	r0, [pc, #528]	; (80032d0 <process_user_input+0x3ec>)
 80030be:	f007 f997 	bl	800a3f0 <iprintf>
			 break;
 80030c2:	e734      	b.n	8002f2e <process_user_input+0x4a>
			 GR = fmaxf(atof(fsmstate->cmd_buff), .001f);	// Limit prevents divide by zero if user tries to enter zero
 80030c4:	4628      	mov	r0, r5
 80030c6:	f006 fcc7 	bl	8009a58 <atof>
 80030ca:	ec51 0b10 	vmov	r0, r1, d0
 80030ce:	f7fd fdb3 	bl	8000c38 <__aeabi_d2f>
 80030d2:	ed9f 7a80 	vldr	s14, [pc, #512]	; 80032d4 <process_user_input+0x3f0>
 80030d6:	4b75      	ldr	r3, [pc, #468]	; (80032ac <process_user_input+0x3c8>)
 80030d8:	ee07 0a90 	vmov	s15, r0
 80030dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030e4:	bfb8      	it	lt
 80030e6:	eef0 7a47 	vmovlt.f32	s15, s14
 80030ea:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			 printf("GR set to %f\r\n", GR);
 80030ee:	ee17 0a90 	vmov	r0, s15
 80030f2:	f7fd fa51 	bl	8000598 <__aeabi_f2d>
 80030f6:	4602      	mov	r2, r0
 80030f8:	460b      	mov	r3, r1
 80030fa:	4877      	ldr	r0, [pc, #476]	; (80032d8 <process_user_input+0x3f4>)
 80030fc:	f007 f978 	bl	800a3f0 <iprintf>
			 break;
 8003100:	e715      	b.n	8002f2e <process_user_input+0x4a>
			 TEMP_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 150.0f), 0.0f);
 8003102:	4628      	mov	r0, r5
 8003104:	f006 fca8 	bl	8009a58 <atof>
 8003108:	ec51 0b10 	vmov	r0, r1, d0
 800310c:	f7fd fd94 	bl	8000c38 <__aeabi_d2f>
 8003110:	ed9f 7a72 	vldr	s14, [pc, #456]	; 80032dc <process_user_input+0x3f8>
 8003114:	eddf 6a7c 	vldr	s13, [pc, #496]	; 8003308 <process_user_input+0x424>
 8003118:	4b64      	ldr	r3, [pc, #400]	; (80032ac <process_user_input+0x3c8>)
 800311a:	ee07 0a90 	vmov	s15, r0
 800311e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003126:	bf88      	it	hi
 8003128:	eef0 7a47 	vmovhi.f32	s15, s14
 800312c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8003130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003134:	bfb8      	it	lt
 8003136:	eef0 7a66 	vmovlt.f32	s15, s13
 800313a:	edc3 7a08 	vstr	s15, [r3, #32]
			 printf("TEMP_MAX set to %f\r\n", TEMP_MAX);
 800313e:	ee17 0a90 	vmov	r0, s15
 8003142:	f7fd fa29 	bl	8000598 <__aeabi_f2d>
 8003146:	4602      	mov	r2, r0
 8003148:	460b      	mov	r3, r1
 800314a:	4865      	ldr	r0, [pc, #404]	; (80032e0 <process_user_input+0x3fc>)
 800314c:	f007 f950 	bl	800a3f0 <iprintf>
			 break;
 8003150:	e6ed      	b.n	8002f2e <process_user_input+0x4a>
			 CAN_ID = atoi(fsmstate->cmd_buff);
 8003152:	4628      	mov	r0, r5
 8003154:	f006 fc83 	bl	8009a5e <atoi>
 8003158:	4b62      	ldr	r3, [pc, #392]	; (80032e4 <process_user_input+0x400>)
 800315a:	4601      	mov	r1, r0
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 800315c:	4862      	ldr	r0, [pc, #392]	; (80032e8 <process_user_input+0x404>)
			 CAN_ID = atoi(fsmstate->cmd_buff);
 800315e:	6059      	str	r1, [r3, #4]
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 8003160:	f007 f946 	bl	800a3f0 <iprintf>
			 break;
 8003164:	e6e3      	b.n	8002f2e <process_user_input+0x4a>
			 KT = fmaxf(atof(fsmstate->cmd_buff), 0.0001f);	// Limit prevents divide by zero.  Seems like a reasonable LB?
 8003166:	4628      	mov	r0, r5
 8003168:	f006 fc76 	bl	8009a58 <atof>
 800316c:	ec51 0b10 	vmov	r0, r1, d0
 8003170:	f7fd fd62 	bl	8000c38 <__aeabi_d2f>
 8003174:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80032ec <process_user_input+0x408>
 8003178:	4b4c      	ldr	r3, [pc, #304]	; (80032ac <process_user_input+0x3c8>)
 800317a:	ee07 0a90 	vmov	s15, r0
 800317e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003186:	bfb8      	it	lt
 8003188:	eef0 7a47 	vmovlt.f32	s15, s14
 800318c:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			 printf("KT set to %f\r\n", KT);
 8003190:	ee17 0a90 	vmov	r0, s15
 8003194:	f7fd fa00 	bl	8000598 <__aeabi_f2d>
 8003198:	4602      	mov	r2, r0
 800319a:	460b      	mov	r3, r1
 800319c:	4854      	ldr	r0, [pc, #336]	; (80032f0 <process_user_input+0x40c>)
 800319e:	f007 f927 	bl	800a3f0 <iprintf>
			 break;
 80031a2:	e6c4      	b.n	8002f2e <process_user_input+0x4a>
			 I_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 80031a4:	4628      	mov	r0, r5
 80031a6:	f006 fc57 	bl	8009a58 <atof>
 80031aa:	ec51 0b10 	vmov	r0, r1, d0
 80031ae:	f7fd fd43 	bl	8000c38 <__aeabi_d2f>
 80031b2:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80032c0 <process_user_input+0x3dc>
 80031b6:	eddf 6a54 	vldr	s13, [pc, #336]	; 8003308 <process_user_input+0x424>
 80031ba:	4b3c      	ldr	r3, [pc, #240]	; (80032ac <process_user_input+0x3c8>)
 80031bc:	ee07 0a90 	vmov	s15, r0
 80031c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031c8:	bf88      	it	hi
 80031ca:	eef0 7a47 	vmovhi.f32	s15, s14
 80031ce:	eef4 7ae6 	vcmpe.f32	s15, s13
 80031d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031d6:	bfb8      	it	lt
 80031d8:	eef0 7a66 	vmovlt.f32	s15, s13
 80031dc:	edc3 7a03 	vstr	s15, [r3, #12]
			 printf("I_MAX set to %f\r\n", I_MAX);
 80031e0:	ee17 0a90 	vmov	r0, s15
 80031e4:	f7fd f9d8 	bl	8000598 <__aeabi_f2d>
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	4841      	ldr	r0, [pc, #260]	; (80032f4 <process_user_input+0x410>)
 80031ee:	f007 f8ff 	bl	800a3f0 <iprintf>
			 break;
 80031f2:	e69c      	b.n	8002f2e <process_user_input+0x4a>
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 80031f4:	4628      	mov	r0, r5
 80031f6:	f006 fc32 	bl	8009a5e <atoi>
 80031fa:	4b3a      	ldr	r3, [pc, #232]	; (80032e4 <process_user_input+0x400>)
 80031fc:	4601      	mov	r1, r0
			 printf("CAN_TX_ID set to %d\r\n", CAN_MASTER); //ben bugfix MASTER to TX_ID in string
 80031fe:	483e      	ldr	r0, [pc, #248]	; (80032f8 <process_user_input+0x414>)
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 8003200:	6099      	str	r1, [r3, #8]
			 printf("CAN_TX_ID set to %d\r\n", CAN_MASTER); //ben bugfix MASTER to TX_ID in string
 8003202:	f007 f8f5 	bl	800a3f0 <iprintf>
			 break;
 8003206:	e692      	b.n	8002f2e <process_user_input+0x4a>
			 P_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003208:	4628      	mov	r0, r5
 800320a:	f006 fc25 	bl	8009a58 <atof>
 800320e:	ec51 0b10 	vmov	r0, r1, d0
 8003212:	f7fd fd11 	bl	8000c38 <__aeabi_d2f>
 8003216:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8003308 <process_user_input+0x424>
 800321a:	4b24      	ldr	r3, [pc, #144]	; (80032ac <process_user_input+0x3c8>)
 800321c:	ee07 0a90 	vmov	s15, r0
 8003220:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003228:	bfb8      	it	lt
 800322a:	eef0 7a47 	vmovlt.f32	s15, s14
			 P_MIN = -P_MAX;
 800322e:	eeb1 7a67 	vneg.f32	s14, s15
 8003232:	ed83 7a13 	vstr	s14, [r3, #76]	; 0x4c
			 P_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003236:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			 printf("P_MAX set to %f\r\n", P_MAX);
 800323a:	ee17 0a90 	vmov	r0, s15
 800323e:	f7fd f9ab 	bl	8000598 <__aeabi_f2d>
 8003242:	4602      	mov	r2, r0
 8003244:	460b      	mov	r3, r1
 8003246:	482d      	ldr	r0, [pc, #180]	; (80032fc <process_user_input+0x418>)
 8003248:	f007 f8d2 	bl	800a3f0 <iprintf>
			 break;
 800324c:	e66f      	b.n	8002f2e <process_user_input+0x4a>
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 800324e:	4628      	mov	r0, r5
 8003250:	f006 fc05 	bl	8009a5e <atoi>
 8003254:	4b23      	ldr	r3, [pc, #140]	; (80032e4 <process_user_input+0x400>)
 8003256:	4601      	mov	r1, r0
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 8003258:	4829      	ldr	r0, [pc, #164]	; (8003300 <process_user_input+0x41c>)
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 800325a:	60d9      	str	r1, [r3, #12]
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 800325c:	f007 f8c8 	bl	800a3f0 <iprintf>
			 break;
 8003260:	e665      	b.n	8002f2e <process_user_input+0x4a>
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003262:	4628      	mov	r0, r5
 8003264:	f006 fbf8 	bl	8009a58 <atof>
 8003268:	ec51 0b10 	vmov	r0, r1, d0
 800326c:	f7fd fce4 	bl	8000c38 <__aeabi_d2f>
 8003270:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8003308 <process_user_input+0x424>
 8003274:	4b0d      	ldr	r3, [pc, #52]	; (80032ac <process_user_input+0x3c8>)
 8003276:	ee07 0a90 	vmov	s15, r0
 800327a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800327e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003282:	bfb8      	it	lt
 8003284:	eef0 7a47 	vmovlt.f32	s15, s14
			 V_MIN = -V_MAX;
 8003288:	eeb1 7a67 	vneg.f32	s14, s15
 800328c:	ed83 7a15 	vstr	s14, [r3, #84]	; 0x54
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003290:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			 printf("V_MAX set to %f\r\n", V_MAX);
 8003294:	ee17 0a90 	vmov	r0, s15
 8003298:	f7fd f97e 	bl	8000598 <__aeabi_f2d>
 800329c:	4602      	mov	r2, r0
 800329e:	460b      	mov	r3, r1
 80032a0:	4818      	ldr	r0, [pc, #96]	; (8003304 <process_user_input+0x420>)
 80032a2:	f007 f8a5 	bl	800a3f0 <iprintf>
			 break;
 80032a6:	e642      	b.n	8002f2e <process_user_input+0x4a>
 80032a8:	0800eb68 	.word	0x0800eb68
 80032ac:	20000684 	.word	0x20000684
 80032b0:	0800eae4 	.word	0x0800eae4
 80032b4:	44fa0000 	.word	0x44fa0000
 80032b8:	42c80000 	.word	0x42c80000
 80032bc:	0800ea30 	.word	0x0800ea30
 80032c0:	42200000 	.word	0x42200000
 80032c4:	0800eacc 	.word	0x0800eacc
 80032c8:	0800eb2c 	.word	0x0800eb2c
 80032cc:	42040000 	.word	0x42040000
 80032d0:	0800ea84 	.word	0x0800ea84
 80032d4:	3a83126f 	.word	0x3a83126f
 80032d8:	0800eaf8 	.word	0x0800eaf8
 80032dc:	43160000 	.word	0x43160000
 80032e0:	0800eab4 	.word	0x0800eab4
 80032e4:	20008f40 	.word	0x20008f40
 80032e8:	0800ea44 	.word	0x0800ea44
 80032ec:	38d1b717 	.word	0x38d1b717
 80032f0:	0800eb08 	.word	0x0800eb08
 80032f4:	0800ea70 	.word	0x0800ea70
 80032f8:	0800ea58 	.word	0x0800ea58
 80032fc:	0800eb40 	.word	0x0800eb40
 8003300:	0800ea9c 	.word	0x0800ea9c
 8003304:	0800eb54 	.word	0x0800eb54
 8003308:	00000000 	.word	0x00000000
			 KP_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 800330c:	4628      	mov	r0, r5
 800330e:	f006 fba3 	bl	8009a58 <atof>
 8003312:	ec51 0b10 	vmov	r0, r1, d0
 8003316:	f7fd fc8f 	bl	8000c38 <__aeabi_d2f>
 800331a:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 8003308 <process_user_input+0x424>
 800331e:	4b0b      	ldr	r3, [pc, #44]	; (800334c <process_user_input+0x468>)
 8003320:	ee07 0a90 	vmov	s15, r0
 8003324:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800332c:	bfb8      	it	lt
 800332e:	eef0 7a47 	vmovlt.f32	s15, s14
 8003332:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			 printf("KP_MAX set to %f\r\n", KP_MAX);
 8003336:	ee17 0a90 	vmov	r0, s15
 800333a:	f7fd f92d 	bl	8000598 <__aeabi_f2d>
 800333e:	4602      	mov	r2, r0
 8003340:	460b      	mov	r3, r1
 8003342:	4803      	ldr	r0, [pc, #12]	; (8003350 <process_user_input+0x46c>)
 8003344:	f007 f854 	bl	800a3f0 <iprintf>
			 break;
 8003348:	e5f1      	b.n	8002f2e <process_user_input+0x4a>
 800334a:	bf00      	nop
 800334c:	20000684 	.word	0x20000684
 8003350:	0800eb18 	.word	0x0800eb18
 8003354:	00000000 	.word	0x00000000

08003358 <update_fsm>:
	if(fsm_input == MENU_CMD){	// escape to exit do rest mode
 8003358:	291b      	cmp	r1, #27
 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 800335a:	4603      	mov	r3, r0
	if(fsm_input == MENU_CMD){	// escape to exit do rest mode
 800335c:	d040      	beq.n	80033e0 <update_fsm+0x88>
	switch(fsmstate->state){
 800335e:	7802      	ldrb	r2, [r0, #0]
 8003360:	2a04      	cmp	r2, #4
 8003362:	d041      	beq.n	80033e8 <update_fsm+0x90>
 8003364:	2a07      	cmp	r2, #7
 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 8003366:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	switch(fsmstate->state){
 800336a:	d047      	beq.n	80033fc <update_fsm+0xa4>
 800336c:	b10a      	cbz	r2, 8003372 <update_fsm+0x1a>
 }
 800336e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			switch (fsm_input){
 8003372:	3963      	subs	r1, #99	; 0x63
 8003374:	2917      	cmp	r1, #23
 8003376:	d8fa      	bhi.n	800336e <update_fsm+0x16>
 8003378:	a201      	add	r2, pc, #4	; (adr r2, 8003380 <update_fsm+0x28>)
 800337a:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 800337e:	bf00      	nop
 8003380:	080037dd 	.word	0x080037dd
 8003384:	0800360d 	.word	0x0800360d
 8003388:	08003599 	.word	0x08003599
 800338c:	08003585 	.word	0x08003585
 8003390:	0800336f 	.word	0x0800336f
 8003394:	0800336f 	.word	0x0800336f
 8003398:	0800356f 	.word	0x0800356f
 800339c:	08003539 	.word	0x08003539
 80033a0:	0800336f 	.word	0x0800336f
 80033a4:	0800351d 	.word	0x0800351d
 80033a8:	08003513 	.word	0x08003513
 80033ac:	0800336f 	.word	0x0800336f
 80033b0:	080034f3 	.word	0x080034f3
 80033b4:	080034b7 	.word	0x080034b7
 80033b8:	0800336f 	.word	0x0800336f
 80033bc:	0800336f 	.word	0x0800336f
 80033c0:	080034ad 	.word	0x080034ad
 80033c4:	0800336f 	.word	0x0800336f
 80033c8:	0800336f 	.word	0x0800336f
 80033cc:	0800336f 	.word	0x0800336f
 80033d0:	0800336f 	.word	0x0800336f
 80033d4:	0800336f 	.word	0x0800336f
 80033d8:	0800336f 	.word	0x0800336f
 80033dc:	08003475 	.word	0x08003475
		fsmstate->next_state = MENU_MODE;
 80033e0:	2200      	movs	r2, #0
 80033e2:	7042      	strb	r2, [r0, #1]
		fsmstate->ready = 0;
 80033e4:	70c2      	strb	r2, [r0, #3]
		return;
 80033e6:	4770      	bx	lr
			if(fsm_input == ENTER_CMD){
 80033e8:	290d      	cmp	r1, #13
 80033ea:	f000 81fc 	beq.w	80037e6 <update_fsm+0x48e>
			if(fsmstate->bytecount == 0){fsmstate->cmd_id = fsm_input;}
 80033ee:	7b02      	ldrb	r2, [r0, #12]
 80033f0:	2a00      	cmp	r2, #0
 80033f2:	d13c      	bne.n	800346e <update_fsm+0x116>
 80033f4:	7341      	strb	r1, [r0, #13]
			fsmstate->bytecount++;
 80033f6:	3201      	adds	r2, #1
 80033f8:	731a      	strb	r2, [r3, #12]
			break;
 80033fa:	4770      	bx	lr
			if(fsm_input == 'Y'){
 80033fc:	2959      	cmp	r1, #89	; 0x59
 80033fe:	d1b6      	bne.n	800336e <update_fsm+0x16>
				I_BW = 1000;
 8003400:	4b6b      	ldr	r3, [pc, #428]	; (80035b0 <update_fsm+0x258>)
				PHASE_ORDER = 0;
 8003402:	4a6c      	ldr	r2, [pc, #432]	; (80035b4 <update_fsm+0x25c>)
				I_BW = 1000;
 8003404:	496c      	ldr	r1, [pc, #432]	; (80035b8 <update_fsm+0x260>)
 8003406:	6099      	str	r1, [r3, #8]
				CAN_ID = 1;
 8003408:	2001      	movs	r0, #1
				PHASE_ORDER = 0;
 800340a:	2100      	movs	r1, #0
				CAN_ID = 1;
 800340c:	6050      	str	r0, [r2, #4]
				CAN_TIMEOUT = 1000;
 800340e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
				M_ZERO = 0;
 8003412:	e9c2 1104 	strd	r1, r1, [r2, #16]
				PHASE_ORDER = 0;
 8003416:	6011      	str	r1, [r2, #0]
				CAN_MASTER = 0;
 8003418:	6091      	str	r1, [r2, #8]
				CAN_TIMEOUT = 1000;
 800341a:	60d0      	str	r0, [r2, #12]
 800341c:	f102 0018 	add.w	r0, r2, #24
				PPAIRS = 21.0f;
 8003420:	4a66      	ldr	r2, [pc, #408]	; (80035bc <update_fsm+0x264>)
 8003422:	629a      	str	r2, [r3, #40]	; 0x28
				P_MAX = 12.5f;
 8003424:	4a66      	ldr	r2, [pc, #408]	; (80035c0 <update_fsm+0x268>)
 8003426:	651a      	str	r2, [r3, #80]	; 0x50
				I_MAX=40;
 8003428:	4d66      	ldr	r5, [pc, #408]	; (80035c4 <update_fsm+0x26c>)
				TEMP_MAX = 125.0f;
 800342a:	4c67      	ldr	r4, [pc, #412]	; (80035c8 <update_fsm+0x270>)
				P_MIN = -12.5f;
 800342c:	4a67      	ldr	r2, [pc, #412]	; (80035cc <update_fsm+0x274>)
				I_MAX=40;
 800342e:	60dd      	str	r5, [r3, #12]
				TEMP_MAX = 125.0f;
 8003430:	621c      	str	r4, [r3, #32]
				P_MIN = -12.5f;
 8003432:	64da      	str	r2, [r3, #76]	; 0x4c
				V_MAX = 65.0f;
 8003434:	4d66      	ldr	r5, [pc, #408]	; (80035d0 <update_fsm+0x278>)
				V_MIN = -65.0f;
 8003436:	4c67      	ldr	r4, [pc, #412]	; (80035d4 <update_fsm+0x27c>)
				V_MAX = 65.0f;
 8003438:	659d      	str	r5, [r3, #88]	; 0x58
				I_FW_MAX=0;
 800343a:	2200      	movs	r2, #0
				V_MIN = -65.0f;
 800343c:	655c      	str	r4, [r3, #84]	; 0x54
				I_FW_MAX=0;
 800343e:	619a      	str	r2, [r3, #24]
				R_NOMINAL = 0.0f;
 8003440:	61da      	str	r2, [r3, #28]
				I_CAL = 5.0f;
 8003442:	4d65      	ldr	r5, [pc, #404]	; (80035d8 <update_fsm+0x280>)
				KP_MAX = 500.0f;
 8003444:	4e65      	ldr	r6, [pc, #404]	; (80035dc <update_fsm+0x284>)
 8003446:	65de      	str	r6, [r3, #92]	; 0x5c
				GR = 1.0f;
 8003448:	f04f 547e 	mov.w	r4, #1065353216	; 0x3f800000
 800344c:	f44f 7200 	mov.w	r2, #512	; 0x200
				I_CAL = 5.0f;
 8003450:	649d      	str	r5, [r3, #72]	; 0x48
				KD_MAX = 5.0f;
 8003452:	661d      	str	r5, [r3, #96]	; 0x60
				GR = 1.0f;
 8003454:	645c      	str	r4, [r3, #68]	; 0x44
				KT = 1.0f;
 8003456:	639c      	str	r4, [r3, #56]	; 0x38
				for(int i = 0; i < 128; i++){
 8003458:	f006 fb58 	bl	8009b0c <memset>
				save_to_flash();
 800345c:	f7fe fe10 	bl	8002080 <save_to_flash>
				load_from_flash();
 8003460:	f7fe fdd8 	bl	8002014 <load_from_flash>
 }
 8003464:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				printf("\n\r  FLASH variables reset. \n\r Please cycle power. \n\r\n\r");
 8003468:	485d      	ldr	r0, [pc, #372]	; (80035e0 <update_fsm+0x288>)
 800346a:	f006 bfc1 	b.w	800a3f0 <iprintf>
				fsmstate->cmd_buff[fsmstate->bytecount-1] = fsm_input;
 800346e:	4410      	add	r0, r2
 8003470:	70c1      	strb	r1, [r0, #3]
 8003472:	e7c0      	b.n	80033f6 <update_fsm+0x9e>
					comm_encoder.m_zero = 0;
 8003474:	4c5b      	ldr	r4, [pc, #364]	; (80035e4 <update_fsm+0x28c>)
					printf("Zero pos command entry\n\r");
 8003476:	485c      	ldr	r0, [pc, #368]	; (80035e8 <update_fsm+0x290>)
					M_ZERO = zero_count;				 //ben bugfix
 8003478:	4d4e      	ldr	r5, [pc, #312]	; (80035b4 <update_fsm+0x25c>)
					printf("Zero pos command entry\n\r");
 800347a:	f006 ffb9 	bl	800a3f0 <iprintf>
					ps_sample(&comm_encoder, DT);
 800347e:	ed9f 0a5b 	vldr	s0, [pc, #364]	; 80035ec <update_fsm+0x294>
					comm_encoder.m_zero = 0;
 8003482:	2300      	movs	r3, #0
					ps_sample(&comm_encoder, DT);
 8003484:	4620      	mov	r0, r4
					comm_encoder.m_zero = 0;
 8003486:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
					ps_sample(&comm_encoder, DT);
 800348a:	f000 fd8b 	bl	8003fa4 <ps_sample>
					HAL_Delay(20);
 800348e:	2014      	movs	r0, #20
 8003490:	f001 fade 	bl	8004a50 <HAL_Delay>
					M_ZERO = zero_count;				 //ben bugfix
 8003494:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8003496:	612b      	str	r3, [r5, #16]
					save_to_flash();
 8003498:	f7fe fdf2 	bl	8002080 <save_to_flash>
					load_from_flash();
 800349c:	f7fe fdba 	bl	8002014 <load_from_flash>
					printf("\n\r  Saved new zero position:  %.4d \n\r\n\r", M_ZERO);
 80034a0:	6929      	ldr	r1, [r5, #16]
 80034a2:	4853      	ldr	r0, [pc, #332]	; (80035f0 <update_fsm+0x298>)
 }
 80034a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					printf("\n\r  Saved new zero position:  %.4d \n\r\n\r", M_ZERO);
 80034a8:	f006 bfa2 	b.w	800a3f0 <iprintf>
					fsmstate->next_state = SETUP_MODE;
 80034ac:	2104      	movs	r1, #4
					fsmstate->ready = 0;
 80034ae:	2200      	movs	r2, #0
					fsmstate->next_state = SETUP_MODE;
 80034b0:	7041      	strb	r1, [r0, #1]
					fsmstate->ready = 0;
 80034b2:	70c2      	strb	r2, [r0, #3]
					break;
 80034b4:	e75b      	b.n	800336e <update_fsm+0x16>
					controller.p_des = controller.p_des + 0.1;
 80034b6:	4c4f      	ldr	r4, [pc, #316]	; (80035f4 <update_fsm+0x29c>)
					printf(" ");
 80034b8:	2020      	movs	r0, #32
 80034ba:	f006 ffb1 	bl	800a420 <putchar>
					controller.p_des = controller.p_des + 0.1;
 80034be:	f8d4 00d4 	ldr.w	r0, [r4, #212]	; 0xd4
 80034c2:	f7fd f869 	bl	8000598 <__aeabi_f2d>
 80034c6:	a338      	add	r3, pc, #224	; (adr r3, 80035a8 <update_fsm+0x250>)
 80034c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034cc:	f7fc ff06 	bl	80002dc <__adddf3>
					controller.p_des = controller.p_des - 0.1;
 80034d0:	f7fd fbb2 	bl	8000c38 <__aeabi_d2f>
					controller.kp = 1;
 80034d4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80034d8:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
					controller.p_des = controller.p_des - 0.1;
 80034dc:	f8c4 00d4 	str.w	r0, [r4, #212]	; 0xd4
					printf("OK, new P_des is %f\n\r", controller.p_des);
 80034e0:	f7fd f85a 	bl	8000598 <__aeabi_f2d>
 }
 80034e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					printf("OK, new P_des is %f\n\r", controller.p_des);
 80034e8:	4602      	mov	r2, r0
 80034ea:	460b      	mov	r3, r1
 80034ec:	4842      	ldr	r0, [pc, #264]	; (80035f8 <update_fsm+0x2a0>)
 80034ee:	f006 bf7f 	b.w	800a3f0 <iprintf>
					PHASE_ORDER = !PHASE_ORDER;
 80034f2:	4c30      	ldr	r4, [pc, #192]	; (80035b4 <update_fsm+0x25c>)
 80034f4:	6823      	ldr	r3, [r4, #0]
 80034f6:	fab3 f383 	clz	r3, r3
 80034fa:	095b      	lsrs	r3, r3, #5
 80034fc:	6023      	str	r3, [r4, #0]
					save_to_flash();
 80034fe:	f7fe fdbf 	bl	8002080 <save_to_flash>
					load_from_flash();
 8003502:	f7fe fd87 	bl	8002014 <load_from_flash>
					printf("Phase order is now %d. Please cycle power.\n\r", PHASE_ORDER);
 8003506:	6821      	ldr	r1, [r4, #0]
 8003508:	483c      	ldr	r0, [pc, #240]	; (80035fc <update_fsm+0x2a4>)
 }
 800350a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					printf("Phase order is now %d. Please cycle power.\n\r", PHASE_ORDER);
 800350e:	f006 bf6f 	b.w	800a3f0 <iprintf>
					fsmstate->next_state = MOTOR_MODE;
 8003512:	2102      	movs	r1, #2
					fsmstate->ready = 0;
 8003514:	2200      	movs	r2, #0
					fsmstate->next_state = MOTOR_MODE;
 8003516:	7041      	strb	r1, [r0, #1]
					fsmstate->ready = 0;
 8003518:	70c2      	strb	r2, [r0, #3]
					break;
 800351a:	e728      	b.n	800336e <update_fsm+0x16>
					controller.p_des = controller.p_des - 0.1;
 800351c:	4c35      	ldr	r4, [pc, #212]	; (80035f4 <update_fsm+0x29c>)
					printf(" ");
 800351e:	2020      	movs	r0, #32
 8003520:	f006 ff7e 	bl	800a420 <putchar>
					controller.p_des = controller.p_des - 0.1;
 8003524:	f8d4 00d4 	ldr.w	r0, [r4, #212]	; 0xd4
 8003528:	f7fd f836 	bl	8000598 <__aeabi_f2d>
 800352c:	a31e      	add	r3, pc, #120	; (adr r3, 80035a8 <update_fsm+0x250>)
 800352e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003532:	f7fc fed1 	bl	80002d8 <__aeabi_dsub>
 8003536:	e7cb      	b.n	80034d0 <update_fsm+0x178>
					printf(" ");
 8003538:	2020      	movs	r0, #32
 800353a:	f006 ff71 	bl	800a420 <putchar>
					controller.v_des = controller.v_des - 0.5;
 800353e:	4b2d      	ldr	r3, [pc, #180]	; (80035f4 <update_fsm+0x29c>)
 8003540:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003544:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003548:	ee77 7ac7 	vsub.f32	s15, s15, s14
					controller.kd = 1;
 800354c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003550:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
					controller.v_des = controller.v_des - 0.5;
 8003554:	edc3 7a36 	vstr	s15, [r3, #216]	; 0xd8
					printf("OK, new V_des is %f\n\r", controller.v_des);
 8003558:	ee17 0a90 	vmov	r0, s15
 800355c:	f7fd f81c 	bl	8000598 <__aeabi_f2d>
 }
 8003560:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					printf("OK, new V_des is %f\n\r", controller.v_des);
 8003564:	4602      	mov	r2, r0
 8003566:	460b      	mov	r3, r1
 8003568:	4825      	ldr	r0, [pc, #148]	; (8003600 <update_fsm+0x2a8>)
 800356a:	f006 bf41 	b.w	800a3f0 <iprintf>
					printf(" ");
 800356e:	2020      	movs	r0, #32
 8003570:	f006 ff56 	bl	800a420 <putchar>
					controller.v_des = controller.v_des + 0.5;
 8003574:	4b1f      	ldr	r3, [pc, #124]	; (80035f4 <update_fsm+0x29c>)
 8003576:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 800357a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800357e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003582:	e7e3      	b.n	800354c <update_fsm+0x1f4>
					fsmstate->next_state = FRESET_MODE;
 8003584:	2207      	movs	r2, #7
 8003586:	7042      	strb	r2, [r0, #1]
					printf("Are you sure you want to factory reset all stored flash variables?\n\r");
 8003588:	481e      	ldr	r0, [pc, #120]	; (8003604 <update_fsm+0x2ac>)
 800358a:	f006 ff31 	bl	800a3f0 <iprintf>
 }
 800358e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					printf("Press Y (case sensitive) to perform reset or Esc to cancel.\n\r");
 8003592:	481d      	ldr	r0, [pc, #116]	; (8003608 <update_fsm+0x2b0>)
 8003594:	f006 bf2c 	b.w	800a3f0 <iprintf>
					fsmstate->next_state = ENCODER_MODE;
 8003598:	2105      	movs	r1, #5
					fsmstate->ready = 0;
 800359a:	2200      	movs	r2, #0
					fsmstate->next_state = ENCODER_MODE;
 800359c:	7041      	strb	r1, [r0, #1]
					fsmstate->ready = 0;
 800359e:	70c2      	strb	r2, [r0, #3]
					break;
 80035a0:	e6e5      	b.n	800336e <update_fsm+0x16>
 80035a2:	bf00      	nop
 80035a4:	f3af 8000 	nop.w
 80035a8:	9999999a 	.word	0x9999999a
 80035ac:	3fb99999 	.word	0x3fb99999
 80035b0:	20000684 	.word	0x20000684
 80035b4:	20008f40 	.word	0x20008f40
 80035b8:	447a0000 	.word	0x447a0000
 80035bc:	41a80000 	.word	0x41a80000
 80035c0:	41480000 	.word	0x41480000
 80035c4:	42200000 	.word	0x42200000
 80035c8:	42fa0000 	.word	0x42fa0000
 80035cc:	c1480000 	.word	0xc1480000
 80035d0:	42820000 	.word	0x42820000
 80035d4:	c2820000 	.word	0xc2820000
 80035d8:	40a00000 	.word	0x40a00000
 80035dc:	43fa0000 	.word	0x43fa0000
 80035e0:	0800eeac 	.word	0x0800eeac
 80035e4:	200003e0 	.word	0x200003e0
 80035e8:	0800eb90 	.word	0x0800eb90
 80035ec:	3827c5ac 	.word	0x3827c5ac
 80035f0:	0800ebac 	.word	0x0800ebac
 80035f4:	20000784 	.word	0x20000784
 80035f8:	0800ec74 	.word	0x0800ec74
 80035fc:	0800ec8c 	.word	0x0800ec8c
 8003600:	0800ec5c 	.word	0x0800ec5c
 8003604:	0800ebd4 	.word	0x0800ebd4
 8003608:	0800ec1c 	.word	0x0800ec1c
						printf("%d ", encLut[i]);
 800360c:	f8df 8264 	ldr.w	r8, [pc, #612]	; 8003874 <update_fsm+0x51c>
					printf("Variable dump:\n\r");
 8003610:	4876      	ldr	r0, [pc, #472]	; (80037ec <update_fsm+0x494>)
						printf("%d ", encLut[i]);
 8003612:	4e77      	ldr	r6, [pc, #476]	; (80037f0 <update_fsm+0x498>)
							printf("\n\r");
 8003614:	4f77      	ldr	r7, [pc, #476]	; (80037f4 <update_fsm+0x49c>)
						printf("%d ", encLut[i]);
 8003616:	4645      	mov	r5, r8
					printf("Variable dump:\n\r");
 8003618:	f006 feea 	bl	800a3f0 <iprintf>
					printf("---Enc. LUT:---\n\r");
 800361c:	4876      	ldr	r0, [pc, #472]	; (80037f8 <update_fsm+0x4a0>)
 800361e:	f006 fee7 	bl	800a3f0 <iprintf>
						printf("%d ", encLut[i]);
 8003622:	f855 1f18 	ldr.w	r1, [r5, #24]!
 8003626:	4630      	mov	r0, r6
 8003628:	f006 fee2 	bl	800a3f0 <iprintf>
						i++;
 800362c:	2401      	movs	r4, #1
						printf("%d ", encLut[i]);
 800362e:	f855 1f04 	ldr.w	r1, [r5, #4]!
						i++;
 8003632:	3401      	adds	r4, #1
						printf("%d ", encLut[i]);
 8003634:	4630      	mov	r0, r6
 8003636:	f006 fedb 	bl	800a3f0 <iprintf>
						if(i%8==0){
 800363a:	0763      	lsls	r3, r4, #29
 800363c:	d102      	bne.n	8003644 <update_fsm+0x2ec>
							printf("\n\r");
 800363e:	4638      	mov	r0, r7
 8003640:	f006 fed6 	bl	800a3f0 <iprintf>
					for(int i = 0; i < 128;){
 8003644:	2c80      	cmp	r4, #128	; 0x80
 8003646:	d1f2      	bne.n	800362e <update_fsm+0x2d6>
					printf("---Int regs:---\n\r");
 8003648:	486c      	ldr	r0, [pc, #432]	; (80037fc <update_fsm+0x4a4>)
					printf("I_BW %f \n\r", I_BW);
 800364a:	4c6d      	ldr	r4, [pc, #436]	; (8003800 <update_fsm+0x4a8>)
					printf("---Int regs:---\n\r");
 800364c:	f006 fed0 	bl	800a3f0 <iprintf>
					printf("PHASE_ORDER %d \n\r", PHASE_ORDER);
 8003650:	f8d8 1000 	ldr.w	r1, [r8]
 8003654:	486b      	ldr	r0, [pc, #428]	; (8003804 <update_fsm+0x4ac>)
 8003656:	f006 fecb 	bl	800a3f0 <iprintf>
					printf("CAN_ID %d \n\r", CAN_ID);
 800365a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800365e:	486a      	ldr	r0, [pc, #424]	; (8003808 <update_fsm+0x4b0>)
 8003660:	f006 fec6 	bl	800a3f0 <iprintf>
					printf("CAN_MASTER %d \n\r", CAN_MASTER);
 8003664:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8003668:	4868      	ldr	r0, [pc, #416]	; (800380c <update_fsm+0x4b4>)
 800366a:	f006 fec1 	bl	800a3f0 <iprintf>
					printf("CAN_TIMEOUT %d \n\r", CAN_TIMEOUT);
 800366e:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8003672:	4867      	ldr	r0, [pc, #412]	; (8003810 <update_fsm+0x4b8>)
 8003674:	f006 febc 	bl	800a3f0 <iprintf>
					printf("M_ZERO %d \n\r", M_ZERO);
 8003678:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800367c:	4865      	ldr	r0, [pc, #404]	; (8003814 <update_fsm+0x4bc>)
 800367e:	f006 feb7 	bl	800a3f0 <iprintf>
					printf("E_ZERO %d \n\r", E_ZERO);
 8003682:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8003686:	4864      	ldr	r0, [pc, #400]	; (8003818 <update_fsm+0x4c0>)
 8003688:	f006 feb2 	bl	800a3f0 <iprintf>
					printf("--Float regs:--\n\r");
 800368c:	4863      	ldr	r0, [pc, #396]	; (800381c <update_fsm+0x4c4>)
 800368e:	f006 feaf 	bl	800a3f0 <iprintf>
					printf("I_BW %f \n\r", I_BW);
 8003692:	68a0      	ldr	r0, [r4, #8]
 8003694:	f7fc ff80 	bl	8000598 <__aeabi_f2d>
 8003698:	4602      	mov	r2, r0
 800369a:	460b      	mov	r3, r1
 800369c:	4860      	ldr	r0, [pc, #384]	; (8003820 <update_fsm+0x4c8>)
 800369e:	f006 fea7 	bl	800a3f0 <iprintf>
					printf("I_MAX %f \n\r", I_MAX);
 80036a2:	68e0      	ldr	r0, [r4, #12]
 80036a4:	f7fc ff78 	bl	8000598 <__aeabi_f2d>
 80036a8:	4602      	mov	r2, r0
 80036aa:	460b      	mov	r3, r1
 80036ac:	485d      	ldr	r0, [pc, #372]	; (8003824 <update_fsm+0x4cc>)
 80036ae:	f006 fe9f 	bl	800a3f0 <iprintf>
					printf("THETA_MIN %f \n\r", THETA_MIN);
 80036b2:	6920      	ldr	r0, [r4, #16]
 80036b4:	f7fc ff70 	bl	8000598 <__aeabi_f2d>
 80036b8:	4602      	mov	r2, r0
 80036ba:	460b      	mov	r3, r1
 80036bc:	485a      	ldr	r0, [pc, #360]	; (8003828 <update_fsm+0x4d0>)
 80036be:	f006 fe97 	bl	800a3f0 <iprintf>
					printf("THETA_MAX %f \n\r", THETA_MAX);
 80036c2:	6960      	ldr	r0, [r4, #20]
 80036c4:	f7fc ff68 	bl	8000598 <__aeabi_f2d>
 80036c8:	4602      	mov	r2, r0
 80036ca:	460b      	mov	r3, r1
 80036cc:	4857      	ldr	r0, [pc, #348]	; (800382c <update_fsm+0x4d4>)
 80036ce:	f006 fe8f 	bl	800a3f0 <iprintf>
					printf("I_FW_MAX %f \n\r", I_FW_MAX);
 80036d2:	69a0      	ldr	r0, [r4, #24]
 80036d4:	f7fc ff60 	bl	8000598 <__aeabi_f2d>
 80036d8:	4602      	mov	r2, r0
 80036da:	460b      	mov	r3, r1
 80036dc:	4854      	ldr	r0, [pc, #336]	; (8003830 <update_fsm+0x4d8>)
 80036de:	f006 fe87 	bl	800a3f0 <iprintf>
					printf("R_NOMINAL %f \n\r", R_NOMINAL);
 80036e2:	69e0      	ldr	r0, [r4, #28]
 80036e4:	f7fc ff58 	bl	8000598 <__aeabi_f2d>
 80036e8:	4602      	mov	r2, r0
 80036ea:	460b      	mov	r3, r1
 80036ec:	4851      	ldr	r0, [pc, #324]	; (8003834 <update_fsm+0x4dc>)
 80036ee:	f006 fe7f 	bl	800a3f0 <iprintf>
					printf("TEMP_MAX %f \n\r", TEMP_MAX);
 80036f2:	6a20      	ldr	r0, [r4, #32]
 80036f4:	f7fc ff50 	bl	8000598 <__aeabi_f2d>
 80036f8:	4602      	mov	r2, r0
 80036fa:	460b      	mov	r3, r1
 80036fc:	484e      	ldr	r0, [pc, #312]	; (8003838 <update_fsm+0x4e0>)
 80036fe:	f006 fe77 	bl	800a3f0 <iprintf>
					printf("I_MAX_CONT %f \n\r", I_MAX_CONT);
 8003702:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003704:	f7fc ff48 	bl	8000598 <__aeabi_f2d>
 8003708:	4602      	mov	r2, r0
 800370a:	460b      	mov	r3, r1
 800370c:	484b      	ldr	r0, [pc, #300]	; (800383c <update_fsm+0x4e4>)
 800370e:	f006 fe6f 	bl	800a3f0 <iprintf>
					printf("PPAIRS %f \n\r", PPAIRS);
 8003712:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003714:	f7fc ff40 	bl	8000598 <__aeabi_f2d>
 8003718:	4602      	mov	r2, r0
 800371a:	460b      	mov	r3, r1
 800371c:	4848      	ldr	r0, [pc, #288]	; (8003840 <update_fsm+0x4e8>)
 800371e:	f006 fe67 	bl	800a3f0 <iprintf>
					printf("R_PHASE %f \n\r", R_PHASE);
 8003722:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003724:	f7fc ff38 	bl	8000598 <__aeabi_f2d>
 8003728:	4602      	mov	r2, r0
 800372a:	460b      	mov	r3, r1
 800372c:	4845      	ldr	r0, [pc, #276]	; (8003844 <update_fsm+0x4ec>)
 800372e:	f006 fe5f 	bl	800a3f0 <iprintf>
					printf("KT %f \n\r", KT);
 8003732:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003734:	f7fc ff30 	bl	8000598 <__aeabi_f2d>
 8003738:	4602      	mov	r2, r0
 800373a:	460b      	mov	r3, r1
 800373c:	4842      	ldr	r0, [pc, #264]	; (8003848 <update_fsm+0x4f0>)
 800373e:	f006 fe57 	bl	800a3f0 <iprintf>
					printf("C_TH %f \n\r", C_TH);
 8003742:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003744:	f7fc ff28 	bl	8000598 <__aeabi_f2d>
 8003748:	4602      	mov	r2, r0
 800374a:	460b      	mov	r3, r1
 800374c:	483f      	ldr	r0, [pc, #252]	; (800384c <update_fsm+0x4f4>)
 800374e:	f006 fe4f 	bl	800a3f0 <iprintf>
					printf("GR %f \n\r", GR);
 8003752:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8003754:	f7fc ff20 	bl	8000598 <__aeabi_f2d>
 8003758:	4602      	mov	r2, r0
 800375a:	460b      	mov	r3, r1
 800375c:	483c      	ldr	r0, [pc, #240]	; (8003850 <update_fsm+0x4f8>)
 800375e:	f006 fe47 	bl	800a3f0 <iprintf>
					printf("I_CAL %f \n\r", I_CAL);
 8003762:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003764:	f7fc ff18 	bl	8000598 <__aeabi_f2d>
 8003768:	4602      	mov	r2, r0
 800376a:	460b      	mov	r3, r1
 800376c:	4839      	ldr	r0, [pc, #228]	; (8003854 <update_fsm+0x4fc>)
 800376e:	f006 fe3f 	bl	800a3f0 <iprintf>
					printf("P_MIN %f \n\r", P_MIN);
 8003772:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003774:	f7fc ff10 	bl	8000598 <__aeabi_f2d>
 8003778:	4602      	mov	r2, r0
 800377a:	460b      	mov	r3, r1
 800377c:	4836      	ldr	r0, [pc, #216]	; (8003858 <update_fsm+0x500>)
 800377e:	f006 fe37 	bl	800a3f0 <iprintf>
					printf("P_MAX %f \n\r", P_MAX);
 8003782:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8003784:	f7fc ff08 	bl	8000598 <__aeabi_f2d>
 8003788:	4602      	mov	r2, r0
 800378a:	460b      	mov	r3, r1
 800378c:	4833      	ldr	r0, [pc, #204]	; (800385c <update_fsm+0x504>)
 800378e:	f006 fe2f 	bl	800a3f0 <iprintf>
					printf("V_MIN %f \n\r", V_MIN);
 8003792:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003794:	f7fc ff00 	bl	8000598 <__aeabi_f2d>
 8003798:	4602      	mov	r2, r0
 800379a:	460b      	mov	r3, r1
 800379c:	4830      	ldr	r0, [pc, #192]	; (8003860 <update_fsm+0x508>)
 800379e:	f006 fe27 	bl	800a3f0 <iprintf>
					printf("V_MAX %f \n\r", V_MAX);
 80037a2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80037a4:	f7fc fef8 	bl	8000598 <__aeabi_f2d>
 80037a8:	4602      	mov	r2, r0
 80037aa:	460b      	mov	r3, r1
 80037ac:	482d      	ldr	r0, [pc, #180]	; (8003864 <update_fsm+0x50c>)
 80037ae:	f006 fe1f 	bl	800a3f0 <iprintf>
					printf("KP_MAX %f \n\r", KP_MAX);
 80037b2:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80037b4:	f7fc fef0 	bl	8000598 <__aeabi_f2d>
 80037b8:	4602      	mov	r2, r0
 80037ba:	460b      	mov	r3, r1
 80037bc:	482a      	ldr	r0, [pc, #168]	; (8003868 <update_fsm+0x510>)
 80037be:	f006 fe17 	bl	800a3f0 <iprintf>
					printf("KD_MAX %f \n\r", KD_MAX);
 80037c2:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80037c4:	f7fc fee8 	bl	8000598 <__aeabi_f2d>
 80037c8:	4602      	mov	r2, r0
 80037ca:	460b      	mov	r3, r1
 80037cc:	4827      	ldr	r0, [pc, #156]	; (800386c <update_fsm+0x514>)
 80037ce:	f006 fe0f 	bl	800a3f0 <iprintf>
 }
 80037d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					printf("----------------\n\r");
 80037d6:	4826      	ldr	r0, [pc, #152]	; (8003870 <update_fsm+0x518>)
 80037d8:	f006 be0a 	b.w	800a3f0 <iprintf>
					fsmstate->next_state = CALIBRATION_MODE;
 80037dc:	2101      	movs	r1, #1
					fsmstate->ready = 0;
 80037de:	2200      	movs	r2, #0
					fsmstate->next_state = CALIBRATION_MODE;
 80037e0:	7041      	strb	r1, [r0, #1]
					fsmstate->ready = 0;
 80037e2:	70c2      	strb	r2, [r0, #3]
					break;
 80037e4:	e5c3      	b.n	800336e <update_fsm+0x16>
				process_user_input(fsmstate);
 80037e6:	f7ff bb7d 	b.w	8002ee4 <process_user_input>
 80037ea:	bf00      	nop
 80037ec:	0800ecbc 	.word	0x0800ecbc
 80037f0:	0800ece4 	.word	0x0800ece4
 80037f4:	0800eee0 	.word	0x0800eee0
 80037f8:	0800ecd0 	.word	0x0800ecd0
 80037fc:	0800ece8 	.word	0x0800ece8
 8003800:	20000684 	.word	0x20000684
 8003804:	0800ecfc 	.word	0x0800ecfc
 8003808:	0800ed10 	.word	0x0800ed10
 800380c:	0800ed20 	.word	0x0800ed20
 8003810:	0800ed34 	.word	0x0800ed34
 8003814:	0800ed48 	.word	0x0800ed48
 8003818:	0800ed58 	.word	0x0800ed58
 800381c:	0800ed68 	.word	0x0800ed68
 8003820:	0800ed7c 	.word	0x0800ed7c
 8003824:	0800ed88 	.word	0x0800ed88
 8003828:	0800ed94 	.word	0x0800ed94
 800382c:	0800eda4 	.word	0x0800eda4
 8003830:	0800edb4 	.word	0x0800edb4
 8003834:	0800edc4 	.word	0x0800edc4
 8003838:	0800edd4 	.word	0x0800edd4
 800383c:	0800ede4 	.word	0x0800ede4
 8003840:	0800edf8 	.word	0x0800edf8
 8003844:	0800ee08 	.word	0x0800ee08
 8003848:	0800ee18 	.word	0x0800ee18
 800384c:	0800ee24 	.word	0x0800ee24
 8003850:	0800ee30 	.word	0x0800ee30
 8003854:	0800ee3c 	.word	0x0800ee3c
 8003858:	0800ee48 	.word	0x0800ee48
 800385c:	0800ee54 	.word	0x0800ee54
 8003860:	0800ee60 	.word	0x0800ee60
 8003864:	0800ee6c 	.word	0x0800ee6c
 8003868:	0800ee78 	.word	0x0800ee78
 800386c:	0800ee88 	.word	0x0800ee88
 8003870:	0800ee98 	.word	0x0800ee98
 8003874:	20008f40 	.word	0x20008f40

08003878 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003878:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800387a:	2400      	movs	r4, #0
{
 800387c:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800387e:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8003882:	e9cd 4406 	strd	r4, r4, [sp, #24]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003886:	4b2f      	ldr	r3, [pc, #188]	; (8003944 <MX_GPIO_Init+0xcc>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003888:	9408      	str	r4, [sp, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800388a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800388c:	4f2e      	ldr	r7, [pc, #184]	; (8003948 <MX_GPIO_Init+0xd0>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 800388e:	4e2f      	ldr	r6, [pc, #188]	; (800394c <MX_GPIO_Init+0xd4>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003890:	f042 0220 	orr.w	r2, r2, #32
 8003894:	64da      	str	r2, [r3, #76]	; 0x4c
 8003896:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003898:	f002 0220 	and.w	r2, r2, #32
 800389c:	9200      	str	r2, [sp, #0]
 800389e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80038a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038a2:	f042 0204 	orr.w	r2, r2, #4
 80038a6:	64da      	str	r2, [r3, #76]	; 0x4c
 80038a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038aa:	f002 0204 	and.w	r2, r2, #4
 80038ae:	9201      	str	r2, [sp, #4]
 80038b0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80038b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038b4:	f042 0201 	orr.w	r2, r2, #1
 80038b8:	64da      	str	r2, [r3, #76]	; 0x4c
 80038ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038bc:	f002 0201 	and.w	r2, r2, #1
 80038c0:	9202      	str	r2, [sp, #8]
 80038c2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038c4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038c6:	f042 0202 	orr.w	r2, r2, #2
 80038ca:	64da      	str	r2, [r3, #76]	; 0x4c
 80038cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80038d4:	4622      	mov	r2, r4
 80038d6:	4638      	mov	r0, r7
 80038d8:	210c      	movs	r1, #12
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038da:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80038dc:	f003 f8b6 	bl	8006a4c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);
 80038e0:	4622      	mov	r2, r4
 80038e2:	f648 0110 	movw	r1, #34832	; 0x8810
 80038e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038ea:	f003 f8af 	bl	8006a4c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80038ee:	4622      	mov	r2, r4
 80038f0:	4630      	mov	r0, r6
 80038f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80038f6:	f003 f8a9 	bl	8006a4c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80038fa:	2400      	movs	r4, #0
 80038fc:	2500      	movs	r5, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038fe:	4638      	mov	r0, r7
 8003900:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003902:	220c      	movs	r2, #12
 8003904:	2301      	movs	r3, #1
 8003906:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800390a:	e9cd 4506 	strd	r4, r5, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800390e:	f002 ffa9 	bl	8006864 <HAL_GPIO_Init>
  /*Configure GPIO pins : PA4 PA11 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003912:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15;
 8003914:	f648 0210 	movw	r2, #34832	; 0x8810
 8003918:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800391a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15;
 800391e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003922:	e9cd 4506 	strd	r4, r5, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003926:	f002 ff9d 	bl	8006864 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800392a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800392e:	2301      	movs	r3, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003930:	a904      	add	r1, sp, #16
 8003932:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003934:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003938:	e9cd 2304 	strd	r2, r3, [sp, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800393c:	f002 ff92 	bl	8006864 <HAL_GPIO_Init>

}
 8003940:	b00b      	add	sp, #44	; 0x2c
 8003942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003944:	40021000 	.word	0x40021000
 8003948:	48000800 	.word	0x48000800
 800394c:	48000400 	.word	0x48000400

08003950 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003950:	b5f0      	push	{r4, r5, r6, r7, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003952:	2100      	movs	r1, #0
{
 8003954:	b0ab      	sub	sp, #172	; 0xac
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003956:	460c      	mov	r4, r1
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003958:	a806      	add	r0, sp, #24
 800395a:	2238      	movs	r2, #56	; 0x38
 800395c:	f006 f8d6 	bl	8009b0c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003960:	4621      	mov	r1, r4
 8003962:	2254      	movs	r2, #84	; 0x54
 8003964:	a815      	add	r0, sp, #84	; 0x54
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003966:	e9cd 4400 	strd	r4, r4, [sp]
 800396a:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800396e:	9404      	str	r4, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003970:	f006 f8cc 	bl	8009b0c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8003974:	4620      	mov	r0, r4
 8003976:	f003 f86f 	bl	8006a58 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800397a:	2601      	movs	r6, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800397c:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800397e:	2103      	movs	r1, #3
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003980:	2255      	movs	r2, #85	; 0x55
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003982:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003984:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 8003988:	e9cd 6706 	strd	r6, r7, [sp, #24]
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800398c:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003990:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8003992:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003994:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003996:	910e      	str	r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003998:	9210      	str	r2, [sp, #64]	; 0x40
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800399a:	260f      	movs	r6, #15
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800399c:	f003 f8e2 	bl	8006b64 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80039a0:	2703      	movs	r7, #3
 80039a2:	2200      	movs	r2, #0
 80039a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80039a8:	4668      	mov	r0, sp
 80039aa:	2104      	movs	r1, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80039ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80039b0:	e9cd 6700 	strd	r6, r7, [sp]
  {
    Error_Handler();
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 80039b4:	4d09      	ldr	r5, [pc, #36]	; (80039dc <SystemClock_Config+0x8c>)
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80039b6:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80039b8:	f003 fb58 	bl	800706c <HAL_RCC_ClockConfig>
                              |RCC_PERIPHCLK_ADC345|RCC_PERIPHCLK_FDCAN;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80039bc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80039c0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80039c4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039c8:	a815      	add	r0, sp, #84	; 0x54
  PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80039ca:	e9cd 2326 	strd	r2, r3, [sp, #152]	; 0x98
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80039ce:	9417      	str	r4, [sp, #92]	; 0x5c
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 80039d0:	9515      	str	r5, [sp, #84]	; 0x54
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80039d2:	9123      	str	r1, [sp, #140]	; 0x8c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039d4:	f003 fc80 	bl	80072d8 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80039d8:	b02b      	add	sp, #172	; 0xac
 80039da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039dc:	00019002 	.word	0x00019002

080039e0 <main>:
{
 80039e0:	b580      	push	{r7, lr}
  if(E_ZERO==-1){E_ZERO = 0;}
 80039e2:	4ecb      	ldr	r6, [pc, #812]	; (8003d10 <main+0x330>)
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 80039e4:	4dcb      	ldr	r5, [pc, #812]	; (8003d14 <main+0x334>)
  init_controller_params(&controller);
 80039e6:	f8df 8390 	ldr.w	r8, [pc, #912]	; 8003d78 <main+0x398>
  comm_encoder.m_zero = M_ZERO;
 80039ea:	4fcb      	ldr	r7, [pc, #812]	; (8003d18 <main+0x338>)
  drv_write_DCR(drv, 0x0, DIS_GDF_EN, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 80039ec:	4ccb      	ldr	r4, [pc, #812]	; (8003d1c <main+0x33c>)
{
 80039ee:	b088      	sub	sp, #32
  HAL_Init();
 80039f0:	f001 f80c 	bl	8004a0c <HAL_Init>
  SystemClock_Config();
 80039f4:	f7ff ffac 	bl	8003950 <SystemClock_Config>
  MX_GPIO_Init();
 80039f8:	f7ff ff3e 	bl	8003878 <MX_GPIO_Init>
  MX_ADC1_Init();
 80039fc:	f7fd fb1e 	bl	800103c <MX_ADC1_Init>
  MX_FDCAN2_Init();
 8003a00:	f7fe f9ba 	bl	8001d78 <MX_FDCAN2_Init>
  MX_SPI1_Init();
 8003a04:	f000 fbdc 	bl	80041c0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8003a08:	f000 ff14 	bl	8004834 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8003a0c:	f000 fc00 	bl	8004210 <MX_SPI3_Init>
  MX_TIM1_Init();
 8003a10:	f000 fe2a 	bl	8004668 <MX_TIM1_Init>
  MX_ADC2_Init();
 8003a14:	f7fd fb64 	bl	80010e0 <MX_ADC2_Init>
  MX_ADC3_Init();
 8003a18:	f7fd fbaa 	bl	8001170 <MX_ADC3_Init>
    load_from_flash();
 8003a1c:	f7fe fafa 	bl	8002014 <load_from_flash>
  if(E_ZERO==-1){E_ZERO = 0;}
 8003a20:	6973      	ldr	r3, [r6, #20]
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8003a22:	ed95 7a02 	vldr	s14, [r5, #8]
  printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
 8003a26:	48be      	ldr	r0, [pc, #760]	; (8003d20 <main+0x340>)
  if(E_ZERO==-1){E_ZERO = 0;}
 8003a28:	3301      	adds	r3, #1
 8003a2a:	bf04      	itt	eq
 8003a2c:	2300      	moveq	r3, #0
 8003a2e:	6173      	streq	r3, [r6, #20]
  if(M_ZERO==-1){M_ZERO = 0;}
 8003a30:	6933      	ldr	r3, [r6, #16]
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8003a32:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(M_ZERO==-1){M_ZERO = 0;}
 8003a36:	3301      	adds	r3, #1
 8003a38:	bf08      	it	eq
 8003a3a:	2300      	moveq	r3, #0
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8003a3c:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8003a40:	ed95 7a03 	vldr	s14, [r5, #12]
  if(M_ZERO==-1){M_ZERO = 0;}
 8003a44:	bf08      	it	eq
 8003a46:	6133      	streq	r3, [r6, #16]
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8003a48:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8003a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a50:	bf04      	itt	eq
 8003a52:	4bb4      	ldreq	r3, [pc, #720]	; (8003d24 <main+0x344>)
 8003a54:	60ab      	streq	r3, [r5, #8]
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8003a56:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 8003a5a:	ed95 7a06 	vldr	s14, [r5, #24]
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8003a5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 8003a62:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8003a66:	bf04      	itt	eq
 8003a68:	4baf      	ldreq	r3, [pc, #700]	; (8003d28 <main+0x348>)
 8003a6a:	60eb      	streq	r3, [r5, #12]
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 8003a6c:	eeb4 7a67 	vcmp.f32	s14, s15
 8003a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a74:	bf04      	itt	eq
 8003a76:	2300      	moveq	r3, #0
 8003a78:	61ab      	streq	r3, [r5, #24]
  if(CAN_ID==-1){CAN_ID = 1;}
 8003a7a:	6873      	ldr	r3, [r6, #4]
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8003a7c:	ed95 7a07 	vldr	s14, [r5, #28]
  if(CAN_ID==-1){CAN_ID = 1;}
 8003a80:	3301      	adds	r3, #1
 8003a82:	bf04      	itt	eq
 8003a84:	2301      	moveq	r3, #1
 8003a86:	6073      	streq	r3, [r6, #4]
  if(CAN_MASTER==-1){CAN_MASTER = 0;}
 8003a88:	68b3      	ldr	r3, [r6, #8]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	bf04      	itt	eq
 8003a8e:	2300      	moveq	r3, #0
 8003a90:	60b3      	streq	r3, [r6, #8]
  if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 1000;}
 8003a92:	68f3      	ldr	r3, [r6, #12]
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8003a94:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 1000;}
 8003a98:	3301      	adds	r3, #1
 8003a9a:	bf08      	it	eq
 8003a9c:	f44f 737a 	moveq.w	r3, #1000	; 0x3e8
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8003aa0:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 8003aa4:	ed95 7a08 	vldr	s14, [r5, #32]
  if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 1000;}
 8003aa8:	bf08      	it	eq
 8003aaa:	60f3      	streq	r3, [r6, #12]
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 8003aac:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8003ab0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ab4:	bf08      	it	eq
 8003ab6:	2300      	moveq	r3, #0
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 8003ab8:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8003abc:	ed95 7a09 	vldr	s14, [r5, #36]	; 0x24
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8003ac0:	bf08      	it	eq
 8003ac2:	61eb      	streq	r3, [r5, #28]
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8003ac4:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 8003ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003acc:	bf04      	itt	eq
 8003ace:	4b97      	ldreq	r3, [pc, #604]	; (8003d2c <main+0x34c>)
 8003ad0:	622b      	streq	r3, [r5, #32]
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8003ad2:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8003ad6:	ed95 7a12 	vldr	s14, [r5, #72]	; 0x48
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8003ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8003ade:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8003ae2:	bf04      	itt	eq
 8003ae4:	4b92      	ldreq	r3, [pc, #584]	; (8003d30 <main+0x350>)
 8003ae6:	626b      	streq	r3, [r5, #36]	; 0x24
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8003ae8:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 8003aec:	ed95 7a0a 	vldr	s14, [r5, #40]	; 0x28
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8003af0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 8003af4:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8003af8:	bf04      	itt	eq
 8003afa:	4b8e      	ldreq	r3, [pc, #568]	; (8003d34 <main+0x354>)
 8003afc:	64ab      	streq	r3, [r5, #72]	; 0x48
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 8003afe:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 8003b02:	ed95 7a11 	vldr	s14, [r5, #68]	; 0x44
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 8003b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 8003b0a:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 8003b0e:	bf04      	itt	eq
 8003b10:	4b89      	ldreq	r3, [pc, #548]	; (8003d38 <main+0x358>)
 8003b12:	62ab      	streq	r3, [r5, #40]	; 0x28
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 8003b14:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 8003b18:	ed95 7a0e 	vldr	s14, [r5, #56]	; 0x38
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 8003b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 8003b20:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 8003b24:	bf08      	it	eq
 8003b26:	f04f 537e 	moveq.w	r3, #1065353216	; 0x3f800000
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 8003b2a:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 8003b2e:	ed95 7a17 	vldr	s14, [r5, #92]	; 0x5c
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 8003b32:	bf08      	it	eq
 8003b34:	646b      	streq	r3, [r5, #68]	; 0x44
  if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 8003b36:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 8003b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b3e:	bf08      	it	eq
 8003b40:	f04f 537e 	moveq.w	r3, #1065353216	; 0x3f800000
  if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 8003b44:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 8003b48:	bf08      	it	eq
 8003b4a:	63ab      	streq	r3, [r5, #56]	; 0x38
  if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 8003b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b50:	bf04      	itt	eq
 8003b52:	4b7a      	ldreq	r3, [pc, #488]	; (8003d3c <main+0x35c>)
 8003b54:	65eb      	streq	r3, [r5, #92]	; 0x5c
  if(isnan(KD_MAX) || KD_MAX==-1){KD_MAX = 5.0f;}
 8003b56:	ed95 7a18 	vldr	s14, [r5, #96]	; 0x60
 8003b5a:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8003b5e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b66:	bf04      	itt	eq
 8003b68:	4b72      	ldreq	r3, [pc, #456]	; (8003d34 <main+0x354>)
 8003b6a:	662b      	streq	r3, [r5, #96]	; 0x60
  printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
 8003b6c:	a366      	add	r3, pc, #408	; (adr r3, 8003d08 <main+0x328>)
 8003b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b72:	f006 fc3d 	bl	800a3f0 <iprintf>
  init_controller_params(&controller);
 8003b76:	4640      	mov	r0, r8
 8003b78:	f7fe fc8a 	bl	8002490 <init_controller_params>
  memset(&comm_encoder_cal.cal_position, 0, sizeof(EncoderStruct));
 8003b7c:	f44f 7224 	mov.w	r2, #656	; 0x290
 8003b80:	2100      	movs	r1, #0
 8003b82:	486f      	ldr	r0, [pc, #444]	; (8003d40 <main+0x360>)
 8003b84:	f005 ffc2 	bl	8009b0c <memset>
  comm_encoder.m_zero = M_ZERO;
 8003b88:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
  comm_encoder.ppairs = PPAIRS;
 8003b8c:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8003b8e:	66b9      	str	r1, [r7, #104]	; 0x68
  comm_encoder.m_zero = M_ZERO;
 8003b90:	e9c7 2321 	strd	r2, r3, [r7, #132]	; 0x84
  ps_warmup(&comm_encoder, 100);			// clear the noisy data when the encoder first turns on
 8003b94:	4638      	mov	r0, r7
 8003b96:	2164      	movs	r1, #100	; 0x64
 8003b98:	f000 f9d6 	bl	8003f48 <ps_warmup>
  if(EN_ENC_LINEARIZATION){memcpy(&comm_encoder.offset_lut, &ENCODER_LUT, sizeof(comm_encoder.offset_lut));}	// Copy the linearization lookup table
 8003b9c:	4969      	ldr	r1, [pc, #420]	; (8003d44 <main+0x364>)
 8003b9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ba2:	f107 008c 	add.w	r0, r7, #140	; 0x8c
 8003ba6:	f005 ff89 	bl	8009abc <memcpy>
  HAL_ADC_Start(&hadc1);
 8003baa:	4867      	ldr	r0, [pc, #412]	; (8003d48 <main+0x368>)
 8003bac:	f001 fd5e 	bl	800566c <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8003bb0:	4866      	ldr	r0, [pc, #408]	; (8003d4c <main+0x36c>)
 8003bb2:	f001 fd5b 	bl	800566c <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 8003bb6:	4866      	ldr	r0, [pc, #408]	; (8003d50 <main+0x370>)
 8003bb8:	f001 fd58 	bl	800566c <HAL_ADC_Start>
  HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	2110      	movs	r1, #16
 8003bc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bc4:	f002 ff42 	bl	8006a4c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_SET );
 8003bc8:	2201      	movs	r2, #1
 8003bca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003bce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  drv_write_DCR(drv, 0x0, DIS_GDF_EN, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 8003bd2:	2601      	movs	r6, #1
  HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_SET );
 8003bd4:	f002 ff3a 	bl	8006a4c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8003bd8:	2001      	movs	r0, #1
  drv_write_DCR(drv, 0x0, DIS_GDF_EN, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 8003bda:	2500      	movs	r5, #0
  HAL_Delay(1);
 8003bdc:	f000 ff38 	bl	8004a50 <HAL_Delay>
  HAL_Delay(1);
 8003be0:	4630      	mov	r0, r6
 8003be2:	f000 ff35 	bl	8004a50 <HAL_Delay>
  drv_write_DCR(drv, 0x0, DIS_GDF_EN, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 8003be6:	88a1      	ldrh	r1, [r4, #4]
 8003be8:	6820      	ldr	r0, [r4, #0]
 8003bea:	9606      	str	r6, [sp, #24]
 8003bec:	462b      	mov	r3, r5
 8003bee:	462a      	mov	r2, r5
 8003bf0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003bf4:	e9cd 5502 	strd	r5, r5, [sp, #8]
 8003bf8:	9601      	str	r6, [sp, #4]
 8003bfa:	9500      	str	r5, [sp, #0]
 8003bfc:	f7fd fe52 	bl	80018a4 <drv_write_DCR>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x0, 0x1, 0x1, 0x1, SEN_LVL_1_0);
 8003c00:	2703      	movs	r7, #3
  HAL_Delay(1);
 8003c02:	4630      	mov	r0, r6
 8003c04:	f000 ff24 	bl	8004a50 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x0, 0x1, 0x1, 0x1, SEN_LVL_1_0);
 8003c08:	88a1      	ldrh	r1, [r4, #4]
 8003c0a:	6820      	ldr	r0, [r4, #0]
 8003c0c:	9500      	str	r5, [sp, #0]
 8003c0e:	4633      	mov	r3, r6
 8003c10:	462a      	mov	r2, r5
 8003c12:	e9cd 6604 	strd	r6, r6, [sp, #16]
 8003c16:	e9cd 5602 	strd	r5, r6, [sp, #8]
 8003c1a:	9706      	str	r7, [sp, #24]
 8003c1c:	9701      	str	r7, [sp, #4]
 8003c1e:	f7fd feb1 	bl	8001984 <drv_write_CSACR>
  HAL_Delay(1);
 8003c22:	4630      	mov	r0, r6
 8003c24:	f000 ff14 	bl	8004a50 <HAL_Delay>
  zero_current(&controller);
 8003c28:	4640      	mov	r0, r8
 8003c2a:	f7fe fbb1 	bl	8002390 <zero_current>
  HAL_Delay(1);
 8003c2e:	4630      	mov	r0, r6
 8003c30:	f000 ff0e 	bl	8004a50 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x1, 0x0, 0x0, 0x0, SEN_LVL_1_0);
 8003c34:	88a1      	ldrh	r1, [r4, #4]
 8003c36:	6820      	ldr	r0, [r4, #0]
 8003c38:	9500      	str	r5, [sp, #0]
 8003c3a:	4633      	mov	r3, r6
 8003c3c:	462a      	mov	r2, r5
 8003c3e:	e9cd 5705 	strd	r5, r7, [sp, #20]
 8003c42:	e9cd 5503 	strd	r5, r5, [sp, #12]
 8003c46:	e9cd 7601 	strd	r7, r6, [sp, #4]
 8003c4a:	f7fd fe9b 	bl	8001984 <drv_write_CSACR>
  HAL_Delay(1);
 8003c4e:	4630      	mov	r0, r6
 8003c50:	f000 fefe 	bl	8004a50 <HAL_Delay>
  drv_write_OCPCR(drv, TRETRY_50US, DEADTIME_50NS, OCP_DEG_8US, OCP_DEG_8US, VDS_LVL_1_50);
 8003c54:	f04f 0c0e 	mov.w	ip, #14
 8003c58:	f8cd c008 	str.w	ip, [sp, #8]
 8003c5c:	462b      	mov	r3, r5
 8003c5e:	4632      	mov	r2, r6
 8003c60:	88a1      	ldrh	r1, [r4, #4]
 8003c62:	6820      	ldr	r0, [r4, #0]
 8003c64:	e9cd 7700 	strd	r7, r7, [sp]
 8003c68:	f7fd fe5a 	bl	8001920 <drv_write_OCPCR>
  HAL_Delay(1);
 8003c6c:	4630      	mov	r0, r6
 8003c6e:	f000 feef 	bl	8004a50 <HAL_Delay>
  drv_disable_gd(drv);
 8003c72:	88a1      	ldrh	r1, [r4, #4]
 8003c74:	6820      	ldr	r0, [r4, #0]
 8003c76:	f7fd ff15 	bl	8001aa4 <drv_disable_gd>
  HAL_Delay(1);
 8003c7a:	4630      	mov	r0, r6
 8003c7c:	f000 fee8 	bl	8004a50 <HAL_Delay>
  printf("ADC A OFFSET: %d     ADC B OFFSET: %d\r\n", controller.adc_a_offset, controller.adc_b_offset);
 8003c80:	e9d8 1227 	ldrd	r1, r2, [r8, #156]	; 0x9c
 8003c84:	4833      	ldr	r0, [pc, #204]	; (8003d54 <main+0x374>)
 8003c86:	f006 fbb3 	bl	800a3f0 <iprintf>
  HAL_GPIO_WritePin(LED1, 1 );
 8003c8a:	4632      	mov	r2, r6
 8003c8c:	4832      	ldr	r0, [pc, #200]	; (8003d58 <main+0x378>)
 8003c8e:	2104      	movs	r1, #4
 8003c90:	f002 fedc 	bl	8006a4c <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003c94:	4629      	mov	r1, r5
 8003c96:	4831      	ldr	r0, [pc, #196]	; (8003d5c <main+0x37c>)
 8003c98:	f004 fa16 	bl	80080c8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003c9c:	2104      	movs	r1, #4
 8003c9e:	482f      	ldr	r0, [pc, #188]	; (8003d5c <main+0x37c>)
 8003ca0:	f004 fa12 	bl	80080c8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8003ca4:	2108      	movs	r1, #8
 8003ca6:	482d      	ldr	r0, [pc, #180]	; (8003d5c <main+0x37c>)
 8003ca8:	f004 fa0e 	bl	80080c8 <HAL_TIM_PWM_Start>
  can_rx_init(&can_rx);
 8003cac:	482c      	ldr	r0, [pc, #176]	; (8003d60 <main+0x380>)
 8003cae:	f7fe f8c5 	bl	8001e3c <can_rx_init>
  can_tx_init(&can_tx);
 8003cb2:	482c      	ldr	r0, [pc, #176]	; (8003d64 <main+0x384>)
 8003cb4:	f7fe f8e2 	bl	8001e7c <can_tx_init>
  HAL_FDCAN_Start(&CAN_H);
 8003cb8:	482b      	ldr	r0, [pc, #172]	; (8003d68 <main+0x388>)
 8003cba:	f002 f993 	bl	8005fe4 <HAL_FDCAN_Start>
  HAL_FDCAN_ActivateNotification(&CAN_H, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8003cbe:	462a      	mov	r2, r5
 8003cc0:	4631      	mov	r1, r6
 8003cc2:	4829      	ldr	r0, [pc, #164]	; (8003d68 <main+0x388>)
 8003cc4:	f002 fa8c 	bl	80061e0 <HAL_FDCAN_ActivateNotification>
  HAL_NVIC_SetPriority(PWM_ISR, 0x0,0x0);
 8003cc8:	462a      	mov	r2, r5
 8003cca:	4629      	mov	r1, r5
 8003ccc:	2019      	movs	r0, #25
 8003cce:	f001 fedd 	bl	8005a8c <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(CAN_ISR, 0x01, 0x01);
 8003cd2:	4632      	mov	r2, r6
 8003cd4:	4631      	mov	r1, r6
 8003cd6:	2056      	movs	r0, #86	; 0x56
 8003cd8:	f001 fed8 	bl	8005a8c <HAL_NVIC_SetPriority>
  state.state = MENU_MODE;
 8003cdc:	4b23      	ldr	r3, [pc, #140]	; (8003d6c <main+0x38c>)
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8003cde:	4924      	ldr	r1, [pc, #144]	; (8003d70 <main+0x390>)
 8003ce0:	4824      	ldr	r0, [pc, #144]	; (8003d74 <main+0x394>)
  state.ready = 1;
 8003ce2:	70de      	strb	r6, [r3, #3]
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8003ce4:	4632      	mov	r2, r6
  state.state = MENU_MODE;
 8003ce6:	701d      	strb	r5, [r3, #0]
  state.next_state = MENU_MODE;
 8003ce8:	705d      	strb	r5, [r3, #1]
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8003cea:	f004 fe75 	bl	80089d8 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 8003cee:	481b      	ldr	r0, [pc, #108]	; (8003d5c <main+0x37c>)
 8003cf0:	f004 f90e 	bl	8007f10 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_IT(&ADC_CH_VBUS);
 8003cf4:	4816      	ldr	r0, [pc, #88]	; (8003d50 <main+0x370>)
 8003cf6:	f001 fd3d 	bl	8005774 <HAL_ADC_Start_IT>
  HAL_GPIO_WritePin(LED1, 0 );
 8003cfa:	4817      	ldr	r0, [pc, #92]	; (8003d58 <main+0x378>)
 8003cfc:	462a      	mov	r2, r5
 8003cfe:	2104      	movs	r1, #4
 8003d00:	f002 fea4 	bl	8006a4c <HAL_GPIO_WritePin>
 8003d04:	e03a      	b.n	8003d7c <main+0x39c>
 8003d06:	bf00      	nop
 8003d08:	c0000000 	.word	0xc0000000
 8003d0c:	4000cccc 	.word	0x4000cccc
 8003d10:	20008f40 	.word	0x20008f40
 8003d14:	20000684 	.word	0x20000684
 8003d18:	200003e0 	.word	0x200003e0
 8003d1c:	2000936c 	.word	0x2000936c
 8003d20:	0800eee4 	.word	0x0800eee4
 8003d24:	447a0000 	.word	0x447a0000
 8003d28:	42200000 	.word	0x42200000
 8003d2c:	42fa0000 	.word	0x42fa0000
 8003d30:	41600000 	.word	0x41600000
 8003d34:	40a00000 	.word	0x40a00000
 8003d38:	41a80000 	.word	0x41a80000
 8003d3c:	43fa0000 	.word	0x43fa0000
 8003d40:	20008cb0 	.word	0x20008cb0
 8003d44:	20008f58 	.word	0x20008f58
 8003d48:	200002a0 	.word	0x200002a0
 8003d4c:	20000234 	.word	0x20000234
 8003d50:	2000030c 	.word	0x2000030c
 8003d54:	0800ef08 	.word	0x0800ef08
 8003d58:	48000800 	.word	0x48000800
 8003d5c:	200094b0 	.word	0x200094b0
 8003d60:	20009374 	.word	0x20009374
 8003d64:	20009340 	.word	0x20009340
 8003d68:	20000378 	.word	0x20000378
 8003d6c:	20000674 	.word	0x20000674
 8003d70:	20000670 	.word	0x20000670
 8003d74:	200094fc 	.word	0x200094fc
 8003d78:	20000784 	.word	0x20000784
	  HAL_Delay(100);
 8003d7c:	2064      	movs	r0, #100	; 0x64
 8003d7e:	f000 fe67 	bl	8004a50 <HAL_Delay>
	  if(! (DRV_DISABLED||DRV_NOPRINT) ) drv_print_faults(drv);
 8003d82:	6820      	ldr	r0, [r4, #0]
 8003d84:	88a1      	ldrh	r1, [r4, #4]
 8003d86:	f7fd fedf 	bl	8001b48 <drv_print_faults>
	  if(state.state==MOTOR_MODE){
 8003d8a:	e7f7      	b.n	8003d7c <main+0x39c>

08003d8c <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop

08003d90 <fast_fmaxf>:
#include "lookup.h"


float fast_fmaxf(float x, float y){
    /// Returns maximum of x, y ///
    return (((x)>(y))?(x):(y));
 8003d90:	eef4 0ac0 	vcmpe.f32	s1, s0
 8003d94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    }
 8003d98:	bfa8      	it	ge
 8003d9a:	eeb0 0a60 	vmovge.f32	s0, s1
 8003d9e:	4770      	bx	lr

08003da0 <fast_fminf>:

float fast_fminf(float x, float y){
    /// Returns minimum of x, y ///
    return (((x)<(y))?(x):(y));
 8003da0:	eef4 0ac0 	vcmpe.f32	s1, s0
 8003da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    }
 8003da8:	bf98      	it	ls
 8003daa:	eeb0 0a60 	vmovls.f32	s0, s1
 8003dae:	4770      	bx	lr

08003db0 <fmaxf3>:

float fmaxf3(float x, float y, float z){
    /// Returns maximum of x, y, z ///
    return (x > y ? (x > z ? x : z) : (y > z ? y : z));
 8003db0:	eeb4 0ae0 	vcmpe.f32	s0, s1
 8003db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003db8:	dd07      	ble.n	8003dca <fmaxf3+0x1a>
 8003dba:	eeb4 0ac1 	vcmpe.f32	s0, s2
 8003dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dc2:	bfb8      	it	lt
 8003dc4:	eeb0 0a41 	vmovlt.f32	s0, s2
 8003dc8:	4770      	bx	lr
 8003dca:	eef4 0ac1 	vcmpe.f32	s1, s2
 8003dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dd2:	bfb4      	ite	lt
 8003dd4:	eeb0 0a41 	vmovlt.f32	s0, s2
 8003dd8:	eeb0 0a60 	vmovge.f32	s0, s1
    }
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop

08003de0 <fminf3>:

float fminf3(float x, float y, float z){
    /// Returns minimum of x, y, z ///
    return (x < y ? (x < z ? x : z) : (y < z ? y : z));
 8003de0:	eeb4 0ae0 	vcmpe.f32	s0, s1
 8003de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003de8:	d507      	bpl.n	8003dfa <fminf3+0x1a>
 8003dea:	eeb4 0ac1 	vcmpe.f32	s0, s2
 8003dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003df2:	bf88      	it	hi
 8003df4:	eeb0 0a41 	vmovhi.f32	s0, s2
 8003df8:	4770      	bx	lr
 8003dfa:	eef4 0ac1 	vcmpe.f32	s1, s2
 8003dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e02:	bf8c      	ite	hi
 8003e04:	eeb0 0a41 	vmovhi.f32	s0, s2
 8003e08:	eeb0 0a60 	vmovls.f32	s0, s1
    }
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop

08003e10 <limit_norm>:
    return x < 0.0f ? ceilf(x - 0.5f) : floorf(x + 0.5f);
    }
  */
void limit_norm(float *x, float *y, float limit){
    /// Scales the lenght of vector (x, y) to be <= limit ///
    float norm = sqrtf(*x * *x + *y * *y);
 8003e10:	edd1 7a00 	vldr	s15, [r1]
 8003e14:	ed90 7a00 	vldr	s14, [r0]
 8003e18:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003e1c:	eee7 7a07 	vfma.f32	s15, s14, s14
 8003e20:	eef1 6ae7 	vsqrt.f32	s13, s15
    if(norm > limit){
 8003e24:	eef4 6ac0 	vcmpe.f32	s13, s0
 8003e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e2c:	dd0d      	ble.n	8003e4a <limit_norm+0x3a>
        *x = *x * limit/norm;
 8003e2e:	ee27 7a00 	vmul.f32	s14, s14, s0
 8003e32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e36:	edc0 7a00 	vstr	s15, [r0]
        *y = *y * limit/norm;
 8003e3a:	edd1 7a00 	vldr	s15, [r1]
 8003e3e:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003e42:	eec0 7a26 	vdiv.f32	s15, s0, s13
 8003e46:	edc1 7a00 	vstr	s15, [r1]
        }
    }
 8003e4a:	4770      	bx	lr

08003e4c <float_to_uint>:

int float_to_uint(float x, float x_min, float x_max, int bits){
    /// Converts a float to an unsigned int, given range and number of bits ///
    float span = x_max - x_min;
    float offset = x_min;
    return (int) ((x-offset)*((float)((1<<bits)-1))/span);
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	fa03 f000 	lsl.w	r0, r3, r0
 8003e52:	3801      	subs	r0, #1
 8003e54:	ee07 0a90 	vmov	s15, r0
 8003e58:	ee30 0a60 	vsub.f32	s0, s0, s1
 8003e5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    float span = x_max - x_min;
 8003e60:	ee31 1a60 	vsub.f32	s2, s2, s1
    return (int) ((x-offset)*((float)((1<<bits)-1))/span);
 8003e64:	ee67 7a80 	vmul.f32	s15, s15, s0
 8003e68:	ee87 7a81 	vdiv.f32	s14, s15, s2
    }
 8003e6c:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8003e70:	ee17 0a90 	vmov	r0, s15
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop

08003e78 <uint_to_float>:
    
float uint_to_float(int x_int, float x_min, float x_max, int bits){
    /// converts unsigned int to float, given range and number of bits ///
    float span = x_max - x_min;
    float offset = x_min;
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	ee07 0a90 	vmov	s15, r0
 8003e7e:	fa03 f101 	lsl.w	r1, r3, r1
 8003e82:	3901      	subs	r1, #1
 8003e84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    float span = x_max - x_min;
 8003e88:	ee70 0ac0 	vsub.f32	s1, s1, s0
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 8003e8c:	ee07 1a90 	vmov	s15, r1
 8003e90:	ee67 0a20 	vmul.f32	s1, s14, s1
 8003e94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e98:	ee80 7aa7 	vdiv.f32	s14, s1, s15
    }
 8003e9c:	ee37 0a00 	vadd.f32	s0, s14, s0
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop

08003ea4 <sin_lut>:

float sin_lut(float theta){
 8003ea4:	b508      	push	{r3, lr}
 8003ea6:	ed2d 8b02 	vpush	{d8}
	theta = fmodf(theta, TWO_PI_F);
 8003eaa:	ed9f 8a0e 	vldr	s16, [pc, #56]	; 8003ee4 <sin_lut+0x40>
 8003eae:	eef0 0a48 	vmov.f32	s1, s16
 8003eb2:	f009 fffb 	bl	800deac <fmodf>
	theta = theta<0 ? theta + TWO_PI_F : theta;
 8003eb6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8003eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ebe:	bf48      	it	mi
 8003ec0:	ee30 0a08 	vaddmi.f32	s0, s0, s16

	return sin_tab[(int) (LUT_MULT*theta)];
 8003ec4:	eddf 7a08 	vldr	s15, [pc, #32]	; 8003ee8 <sin_lut+0x44>
 8003ec8:	4b08      	ldr	r3, [pc, #32]	; (8003eec <sin_lut+0x48>)
 8003eca:	ee20 0a27 	vmul.f32	s0, s0, s15
}
 8003ece:	ecbd 8b02 	vpop	{d8}
	return sin_tab[(int) (LUT_MULT*theta)];
 8003ed2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003ed6:	ee10 2a10 	vmov	r2, s0
 8003eda:	eb03 0382 	add.w	r3, r3, r2, lsl #2
}
 8003ede:	ed93 0a00 	vldr	s0, [r3]
 8003ee2:	bd08      	pop	{r3, pc}
 8003ee4:	40c90fdb 	.word	0x40c90fdb
 8003ee8:	42a2f983 	.word	0x42a2f983
 8003eec:	0800ef30 	.word	0x0800ef30

08003ef0 <cos_lut>:

float cos_lut(float theta){
 8003ef0:	b508      	push	{r3, lr}
	return sin_lut(PI_OVER_2_F - theta);
 8003ef2:	eddf 7a11 	vldr	s15, [pc, #68]	; 8003f38 <cos_lut+0x48>
float cos_lut(float theta){
 8003ef6:	ed2d 8b02 	vpush	{d8}
	theta = fmodf(theta, TWO_PI_F);
 8003efa:	ed9f 8a10 	vldr	s16, [pc, #64]	; 8003f3c <cos_lut+0x4c>
 8003efe:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8003f02:	eef0 0a48 	vmov.f32	s1, s16
 8003f06:	f009 ffd1 	bl	800deac <fmodf>
	theta = theta<0 ? theta + TWO_PI_F : theta;
 8003f0a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8003f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f12:	bf48      	it	mi
 8003f14:	ee30 0a08 	vaddmi.f32	s0, s0, s16
	return sin_tab[(int) (LUT_MULT*theta)];
 8003f18:	eddf 7a09 	vldr	s15, [pc, #36]	; 8003f40 <cos_lut+0x50>
 8003f1c:	4b09      	ldr	r3, [pc, #36]	; (8003f44 <cos_lut+0x54>)
 8003f1e:	ee20 0a27 	vmul.f32	s0, s0, s15
}
 8003f22:	ecbd 8b02 	vpop	{d8}
	return sin_tab[(int) (LUT_MULT*theta)];
 8003f26:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003f2a:	ee10 2a10 	vmov	r2, s0
 8003f2e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
}
 8003f32:	ed93 0a00 	vldr	s0, [r3]
 8003f36:	bd08      	pop	{r3, pc}
 8003f38:	3fc90fdb 	.word	0x3fc90fdb
 8003f3c:	40c90fdb 	.word	0x40c90fdb
 8003f40:	42a2f983 	.word	0x42a2f983
 8003f44:	0800ef30 	.word	0x0800ef30

08003f48 <ps_warmup>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void ps_warmup(EncoderStruct * encoder, int n){
 8003f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/* Hall position sensors noisy on startup.  Take a bunch of samples to clear this data */
	for(int i = 0; i<n; i++){
 8003f4c:	1e0f      	subs	r7, r1, #0
void ps_warmup(EncoderStruct * encoder, int n){
 8003f4e:	b082      	sub	sp, #8
	for(int i = 0; i<n; i++){
 8003f50:	dd22      	ble.n	8003f98 <ps_warmup+0x50>
 8003f52:	4c13      	ldr	r4, [pc, #76]	; (8003fa0 <ps_warmup+0x58>)
 8003f54:	4606      	mov	r6, r0
 8003f56:	f100 0802 	add.w	r8, r0, #2
 8003f5a:	2500      	movs	r5, #0
		encoder->spi_tx_word = 0x0000;
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	8032      	strh	r2, [r6, #0]
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 8003f60:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f68:	f002 fd70 	bl	8006a4c <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 1, 100);
 8003f6c:	2364      	movs	r3, #100	; 0x64
 8003f6e:	9300      	str	r3, [sp, #0]
 8003f70:	480b      	ldr	r0, [pc, #44]	; (8003fa0 <ps_warmup+0x58>)
 8003f72:	2301      	movs	r3, #1
 8003f74:	4642      	mov	r2, r8
 8003f76:	4631      	mov	r1, r6
 8003f78:	f003 fcc0 	bl	80078fc <HAL_SPI_TransmitReceive>
		while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8003f7c:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d0fb      	beq.n	8003f7c <ps_warmup+0x34>
	for(int i = 0; i<n; i++){
 8003f84:	3501      	adds	r5, #1
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 8003f86:	2201      	movs	r2, #1
 8003f88:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f90:	f002 fd5c 	bl	8006a4c <HAL_GPIO_WritePin>
	for(int i = 0; i<n; i++){
 8003f94:	42af      	cmp	r7, r5
 8003f96:	d1e1      	bne.n	8003f5c <ps_warmup+0x14>
	}
}
 8003f98:	b002      	add	sp, #8
 8003f9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f9e:	bf00      	nop
 8003fa0:	200093e8 	.word	0x200093e8

08003fa4 <ps_sample>:

void ps_sample(EncoderStruct * encoder, float dt){
 8003fa4:	b530      	push	{r4, r5, lr}
 8003fa6:	ed2d 8b02 	vpush	{d8}
	/* updates EncoderStruct encoder with the latest sample
	 * after elapsed time dt */

	/* Shift around previous samples */
	encoder->old_angle = encoder->angle_singleturn;
 8003faa:	6843      	ldr	r3, [r0, #4]
 8003fac:	6083      	str	r3, [r0, #8]
void ps_sample(EncoderStruct * encoder, float dt){
 8003fae:	4604      	mov	r4, r0
 8003fb0:	b083      	sub	sp, #12
 8003fb2:	f100 010c 	add.w	r1, r0, #12
 8003fb6:	224c      	movs	r2, #76	; 0x4c
	for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->angle_multiturn[i] = encoder->angle_multiturn[i-1];}
	//memmove(&encoder->angle_multiturn[1], &encoder->angle_multiturn[0], (N_POS_SAMPLES-1)*sizeof(float)); // this is much slower for some reason

	/* SPI read/write */
	encoder->spi_tx_word = ENC_READ_WORD;
 8003fb8:	4625      	mov	r5, r4
 8003fba:	3010      	adds	r0, #16
void ps_sample(EncoderStruct * encoder, float dt){
 8003fbc:	eeb0 8a40 	vmov.f32	s16, s0
 8003fc0:	f005 fd8a 	bl	8009ad8 <memmove>
	encoder->spi_tx_word = ENC_READ_WORD;
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f825 2b02 	strh.w	r2, [r5], #2
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 8003fca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003fce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fd2:	f002 fd3b 	bl	8006a4c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 2, 100);
 8003fd6:	2364      	movs	r3, #100	; 0x64
 8003fd8:	462a      	mov	r2, r5
 8003fda:	9300      	str	r3, [sp, #0]
 8003fdc:	4856      	ldr	r0, [pc, #344]	; (8004138 <ps_sample+0x194>)
 8003fde:	4621      	mov	r1, r4
 8003fe0:	2302      	movs	r3, #2
 8003fe2:	f003 fc8b 	bl	80078fc <HAL_SPI_TransmitReceive>
	while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8003fe6:	4a54      	ldr	r2, [pc, #336]	; (8004138 <ps_sample+0x194>)
 8003fe8:	f892 305d 	ldrb.w	r3, [r2, #93]	; 0x5d
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d0fb      	beq.n	8003fe8 <ps_sample+0x44>
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003ff6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ffa:	f002 fd27 	bl	8006a4c <HAL_GPIO_WritePin>
	encoder->raw = encoder ->spi_rx_word;
 8003ffe:	8861      	ldrh	r1, [r4, #2]
	int off_2 = encoder->offset_lut[((encoder->raw>>9)+1)%128];		// lookup table higher entry
	int off_interp = off_1 + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>9)<<9))>>9);     // Interpolate between lookup table entries
	encoder->count = encoder->raw + off_interp;

	/* Real angles in radians */
	encoder->angle_singleturn = ((float)(encoder->count-M_ZERO))/((float)ENC_CPR);
 8004000:	4d4e      	ldr	r5, [pc, #312]	; (800413c <ps_sample+0x198>)
	encoder->raw = encoder ->spi_rx_word;
 8004002:	6761      	str	r1, [r4, #116]	; 0x74
	int off_1 = encoder->offset_lut[(encoder->raw)>>9];				// lookup table lower entry
 8004004:	124b      	asrs	r3, r1, #9
	int off_2 = encoder->offset_lut[((encoder->raw>>9)+1)%128];		// lookup table higher entry
 8004006:	1c5a      	adds	r2, r3, #1
 8004008:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800400c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
	int off_1 = encoder->offset_lut[(encoder->raw)>>9];				// lookup table lower entry
 8004010:	eb04 0383 	add.w	r3, r4, r3, lsl #2
	int off_interp = off_1 + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>9)<<9))>>9);     // Interpolate between lookup table entries
 8004014:	f8d2 008c 	ldr.w	r0, [r2, #140]	; 0x8c
	int off_1 = encoder->offset_lut[(encoder->raw)>>9];				// lookup table lower entry
 8004018:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
	int int_angle = encoder->angle_singleturn;
	encoder->angle_singleturn = TWO_PI_F*(encoder->angle_singleturn - (float)int_angle);
 800401c:	eddf 6a48 	vldr	s13, [pc, #288]	; 8004140 <ps_sample+0x19c>
	//encoder->angle_singleturn = TWO_PI_F*fmodf(((float)(encoder->count-M_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;

	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8004020:	ed9f 6a48 	vldr	s12, [pc, #288]	; 8004144 <ps_sample+0x1a0>
	int_angle = (int)encoder->elec_angle;
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)int_angle);
 8004024:	eddf 5a46 	vldr	s11, [pc, #280]	; 8004140 <ps_sample+0x19c>
	int off_interp = off_1 + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>9)<<9))>>9);     // Interpolate between lookup table entries
 8004028:	1ac0      	subs	r0, r0, r3
 800402a:	f3c1 0208 	ubfx	r2, r1, #0, #9
 800402e:	fb02 f200 	mul.w	r2, r2, r0
 8004032:	eb03 2362 	add.w	r3, r3, r2, asr #9
	encoder->count = encoder->raw + off_interp;
 8004036:	440b      	add	r3, r1
 8004038:	67a3      	str	r3, [r4, #120]	; 0x78
	encoder->angle_singleturn = ((float)(encoder->count-M_ZERO))/((float)ENC_CPR);
 800403a:	692a      	ldr	r2, [r5, #16]
 800403c:	1a9a      	subs	r2, r3, r2
 800403e:	ee07 2a10 	vmov	s14, r2
 8004042:	eeba 7ac8 	vcvt.f32.s32	s14, s14, #16
	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8004046:	696a      	ldr	r2, [r5, #20]
	int int_angle = encoder->angle_singleturn;
 8004048:	eefd 7ac7 	vcvt.s32.f32	s15, s14
	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 800404c:	1a9b      	subs	r3, r3, r2
	encoder->angle_singleturn = TWO_PI_F*(encoder->angle_singleturn - (float)int_angle);
 800404e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004052:	ee37 7a67 	vsub.f32	s14, s14, s15
	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8004056:	ee07 3a90 	vmov	s15, r3
	encoder->angle_singleturn = TWO_PI_F*(encoder->angle_singleturn - (float)int_angle);
 800405a:	ee27 7a26 	vmul.f32	s14, s14, s13
	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 800405e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
 8004062:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8004066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800406a:	bf48      	it	mi
 800406c:	ee37 7a26 	vaddmi.f32	s14, s14, s13
	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8004070:	edd4 6a1a 	vldr	s13, [r4, #104]	; 0x68
	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
 8004074:	ed84 7a01 	vstr	s14, [r4, #4]
	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8004078:	ee26 6a86 	vmul.f32	s12, s13, s12
 800407c:	ee67 7a86 	vmul.f32	s15, s15, s12
	int_angle = (int)encoder->elec_angle;
 8004080:	eebd 6ae7 	vcvt.s32.f32	s12, s15
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)int_angle);
 8004084:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8004088:	ee77 7ac6 	vsub.f32	s15, s15, s12
	//if(angle_diff > PI_F){encoder->turns--;}
	//else if(angle_diff < -PI_F){encoder->turns++;}

	//ben bugfix added
	int rollover = 0;
	float angle_diff = encoder->angle_singleturn - encoder->old_angle;
 800408c:	ed94 6a02 	vldr	s12, [r4, #8]
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)int_angle);
 8004090:	ee67 7aa5 	vmul.f32	s15, s15, s11
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + TWO_PI_F : encoder->elec_angle;	// Add 2*pi to negative numbers
 8004094:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800409c:	bf48      	it	mi
 800409e:	ee77 7aa5 	vaddmi.f32	s15, s15, s11
	if(angle_diff > PI_F){rollover = -1;}
 80040a2:	eddf 5a29 	vldr	s11, [pc, #164]	; 8004148 <ps_sample+0x1a4>
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + TWO_PI_F : encoder->elec_angle;	// Add 2*pi to negative numbers
 80040a6:	edc4 7a17 	vstr	s15, [r4, #92]	; 0x5c
	float angle_diff = encoder->angle_singleturn - encoder->old_angle;
 80040aa:	ee77 7a46 	vsub.f32	s15, s14, s12
	if(angle_diff > PI_F){rollover = -1;}
 80040ae:	eef4 7ae5 	vcmpe.f32	s15, s11
 80040b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040b6:	dc2e      	bgt.n	8004116 <ps_sample+0x172>
	else if(angle_diff < -PI_F){rollover = 1;}
 80040b8:	ed9f 6a24 	vldr	s12, [pc, #144]	; 800414c <ps_sample+0x1a8>
	encoder->turns += rollover;
 80040bc:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80

	if(!encoder->first_sample){
 80040c0:	f894 228c 	ldrb.w	r2, [r4, #652]	; 0x28c
	else if(angle_diff < -PI_F){rollover = 1;}
 80040c4:	eef4 7ac6 	vcmpe.f32	s15, s12
 80040c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040cc:	bf4c      	ite	mi
 80040ce:	2301      	movmi	r3, #1
 80040d0:	2300      	movpl	r3, #0
	encoder->turns += rollover;
 80040d2:	440b      	add	r3, r1
 80040d4:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	if(!encoder->first_sample){
 80040d8:	b342      	cbz	r2, 800412c <ps_sample+0x188>
 80040da:	ee07 3a90 	vmov	s15, r3
 80040de:	ed9f 6a18 	vldr	s12, [pc, #96]	; 8004140 <ps_sample+0x19c>
 80040e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040e6:	eea7 7a86 	vfma.f32	s14, s15, s12
			c1 += encoder->angle_multiturn[i]*q*(i - ibar);
		}
		encoder->vel2 = -c1/dt;
*/
	//encoder->velocity = vel2
	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
 80040ea:	ed94 6a16 	vldr	s12, [r4, #88]	; 0x58
 80040ee:	eddf 7a18 	vldr	s15, [pc, #96]	; 8004150 <ps_sample+0x1ac>
	encoder->angle_multiturn[0] = encoder->angle_singleturn + TWO_PI_F*(float)encoder->turns;
 80040f2:	ed84 7a03 	vstr	s14, [r4, #12]
	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
 80040f6:	ee37 7a46 	vsub.f32	s14, s14, s12
 80040fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80040fe:	eec7 7a08 	vdiv.f32	s15, s14, s16
	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 8004102:	ee66 6aa7 	vmul.f32	s13, s13, s15
	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
 8004106:	edc4 7a18 	vstr	s15, [r4, #96]	; 0x60
	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 800410a:	edc4 6a19 	vstr	s13, [r4, #100]	; 0x64

}
 800410e:	b003      	add	sp, #12
 8004110:	ecbd 8b02 	vpop	{d8}
 8004114:	bd30      	pop	{r4, r5, pc}
	encoder->turns += rollover;
 8004116:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
	if(!encoder->first_sample){
 800411a:	f894 228c 	ldrb.w	r2, [r4, #652]	; 0x28c
	if(angle_diff > PI_F){rollover = -1;}
 800411e:	f04f 33ff 	mov.w	r3, #4294967295
	encoder->turns += rollover;
 8004122:	440b      	add	r3, r1
 8004124:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	if(!encoder->first_sample){
 8004128:	2a00      	cmp	r2, #0
 800412a:	d1d6      	bne.n	80040da <ps_sample+0x136>
		encoder->first_sample = 1;
 800412c:	2301      	movs	r3, #1
		encoder->turns = 0;
 800412e:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
		encoder->first_sample = 1;
 8004132:	f884 328c 	strb.w	r3, [r4, #652]	; 0x28c
 8004136:	e7d8      	b.n	80040ea <ps_sample+0x146>
 8004138:	200093e8 	.word	0x200093e8
 800413c:	20008f40 	.word	0x20008f40
 8004140:	40c90fdb 	.word	0x40c90fdb
 8004144:	37800000 	.word	0x37800000
 8004148:	40490fdb 	.word	0x40490fdb
 800414c:	c0490fdb 	.word	0xc0490fdb
 8004150:	3d579436 	.word	0x3d579436

08004154 <ps_print>:

void ps_print(EncoderStruct * encoder, int dt_ms){
 8004154:	b510      	push	{r4, lr}
 8004156:	4604      	mov	r4, r0
	printf("Raw: %d", encoder->raw);
 8004158:	4813      	ldr	r0, [pc, #76]	; (80041a8 <ps_print+0x54>)
 800415a:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800415c:	f006 f948 	bl	800a3f0 <iprintf>
	printf("   Linearized Count: %d", encoder->count);
 8004160:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8004162:	4812      	ldr	r0, [pc, #72]	; (80041ac <ps_print+0x58>)
 8004164:	f006 f944 	bl	800a3f0 <iprintf>
	printf("   Single Turn: %f", encoder->angle_singleturn);
 8004168:	6860      	ldr	r0, [r4, #4]
 800416a:	f7fc fa15 	bl	8000598 <__aeabi_f2d>
 800416e:	4602      	mov	r2, r0
 8004170:	460b      	mov	r3, r1
 8004172:	480f      	ldr	r0, [pc, #60]	; (80041b0 <ps_print+0x5c>)
 8004174:	f006 f93c 	bl	800a3f0 <iprintf>
	printf("   Multiturn: %f", encoder->angle_multiturn[0]);
 8004178:	68e0      	ldr	r0, [r4, #12]
 800417a:	f7fc fa0d 	bl	8000598 <__aeabi_f2d>
 800417e:	4602      	mov	r2, r0
 8004180:	460b      	mov	r3, r1
 8004182:	480c      	ldr	r0, [pc, #48]	; (80041b4 <ps_print+0x60>)
 8004184:	f006 f934 	bl	800a3f0 <iprintf>
	printf("   Electrical: %f", encoder->elec_angle);
 8004188:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800418a:	f7fc fa05 	bl	8000598 <__aeabi_f2d>
 800418e:	4602      	mov	r2, r0
 8004190:	460b      	mov	r3, r1
 8004192:	4809      	ldr	r0, [pc, #36]	; (80041b8 <ps_print+0x64>)
 8004194:	f006 f92c 	bl	800a3f0 <iprintf>
	printf("   Turns:  %d\r\n", encoder->turns);
 8004198:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800419c:	4807      	ldr	r0, [pc, #28]	; (80041bc <ps_print+0x68>)
	//HAL_Delay(dt_ms);
}
 800419e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	printf("   Turns:  %d\r\n", encoder->turns);
 80041a2:	f006 b925 	b.w	800a3f0 <iprintf>
 80041a6:	bf00      	nop
 80041a8:	0800f730 	.word	0x0800f730
 80041ac:	0800f738 	.word	0x0800f738
 80041b0:	0800f750 	.word	0x0800f750
 80041b4:	0800f764 	.word	0x0800f764
 80041b8:	0800f778 	.word	0x0800f778
 80041bc:	0800f78c 	.word	0x0800f78c

080041c0 <MX_SPI1_Init>:
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80041c0:	4811      	ldr	r0, [pc, #68]	; (8004208 <MX_SPI1_Init+0x48>)
{
 80041c2:	b538      	push	{r3, r4, r5, lr}
  hspi1.Instance = SPI1;
 80041c4:	4b11      	ldr	r3, [pc, #68]	; (800420c <MX_SPI1_Init+0x4c>)
 80041c6:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80041c8:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80041cc:	2301      	movs	r3, #1
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80041ce:	f44f 6570 	mov.w	r5, #3840	; 0xf00
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80041d2:	f44f 7400 	mov.w	r4, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80041d6:	2130      	movs	r1, #48	; 0x30
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80041d8:	6042      	str	r2, [r0, #4]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80041da:	6143      	str	r3, [r0, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 80041dc:	2207      	movs	r2, #7
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80041de:	2300      	movs	r3, #0
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80041e0:	e9c0 4106 	strd	r4, r1, [r0, #24]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80041e4:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80041e8:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80041ec:	60c5      	str	r5, [r0, #12]
  hspi1.Init.CRCPolynomial = 7;
 80041ee:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80041f0:	6083      	str	r3, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80041f2:	6103      	str	r3, [r0, #16]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041f4:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80041f6:	f003 fafb 	bl	80077f0 <HAL_SPI_Init>
 80041fa:	b900      	cbnz	r0, 80041fe <MX_SPI1_Init+0x3e>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80041fc:	bd38      	pop	{r3, r4, r5, pc}
 80041fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8004202:	f7ff bdc3 	b.w	8003d8c <Error_Handler>
 8004206:	bf00      	nop
 8004208:	2000944c 	.word	0x2000944c
 800420c:	40013000 	.word	0x40013000

08004210 <MX_SPI3_Init>:
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8004210:	4810      	ldr	r0, [pc, #64]	; (8004254 <MX_SPI3_Init+0x44>)
 8004212:	4b11      	ldr	r3, [pc, #68]	; (8004258 <MX_SPI3_Init+0x48>)
{
 8004214:	b510      	push	{r4, lr}
  hspi3.Init.Mode = SPI_MODE_MASTER;
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8004216:	f44f 6270 	mov.w	r2, #3840	; 0xf00
  hspi3.Instance = SPI3;
 800421a:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800421c:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004220:	f44f 7400 	mov.w	r4, #512	; 0x200
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi3.Init.CRCPolynomial = 7;
 8004224:	2107      	movs	r1, #7
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004226:	6043      	str	r3, [r0, #4]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8004228:	60c2      	str	r2, [r0, #12]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800422a:	2300      	movs	r3, #0
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800422c:	2208      	movs	r2, #8
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800422e:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004232:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004236:	6184      	str	r4, [r0, #24]
  hspi3.Init.CRCPolynomial = 7;
 8004238:	62c1      	str	r1, [r0, #44]	; 0x2c
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800423a:	6083      	str	r3, [r0, #8]
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800423c:	6283      	str	r3, [r0, #40]	; 0x28
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800423e:	6303      	str	r3, [r0, #48]	; 0x30
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8004240:	61c2      	str	r2, [r0, #28]
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004242:	6342      	str	r2, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004244:	f003 fad4 	bl	80077f0 <HAL_SPI_Init>
 8004248:	b900      	cbnz	r0, 800424c <MX_SPI3_Init+0x3c>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800424a:	bd10      	pop	{r4, pc}
 800424c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8004250:	f7ff bd9c 	b.w	8003d8c <Error_Handler>
 8004254:	200093e8 	.word	0x200093e8
 8004258:	40003c00 	.word	0x40003c00

0800425c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800425c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 800425e:	6802      	ldr	r2, [r0, #0]
 8004260:	492d      	ldr	r1, [pc, #180]	; (8004318 <HAL_SPI_MspInit+0xbc>)
{
 8004262:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004264:	2300      	movs	r3, #0
  if(spiHandle->Instance==SPI1)
 8004266:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004268:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800426c:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8004270:	9308      	str	r3, [sp, #32]
  if(spiHandle->Instance==SPI1)
 8004272:	d004      	beq.n	800427e <HAL_SPI_MspInit+0x22>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
  else if(spiHandle->Instance==SPI3)
 8004274:	4b29      	ldr	r3, [pc, #164]	; (800431c <HAL_SPI_MspInit+0xc0>)
 8004276:	429a      	cmp	r2, r3
 8004278:	d028      	beq.n	80042cc <HAL_SPI_MspInit+0x70>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800427a:	b00a      	add	sp, #40	; 0x28
 800427c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 800427e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004282:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004286:	2005      	movs	r0, #5
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004288:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800428a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800428e:	661a      	str	r2, [r3, #96]	; 0x60
 8004290:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004292:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004296:	9200      	str	r2, [sp, #0]
 8004298:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800429a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800429c:	f042 0201 	orr.w	r2, r2, #1
 80042a0:	64da      	str	r2, [r3, #76]	; 0x4c
 80042a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80042a4:	9008      	str	r0, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80042ac:	2200      	movs	r2, #0
 80042ae:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042b0:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80042b2:	24e0      	movs	r4, #224	; 0xe0
 80042b4:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80042ba:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80042be:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042c2:	9e01      	ldr	r6, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042c4:	f002 face 	bl	8006864 <HAL_GPIO_Init>
}
 80042c8:	b00a      	add	sp, #40	; 0x28
 80042ca:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 80042cc:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042d0:	4813      	ldr	r0, [pc, #76]	; (8004320 <HAL_SPI_MspInit+0xc4>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 80042d2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80042d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80042d8:	659a      	str	r2, [r3, #88]	; 0x58
 80042da:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80042dc:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 80042e0:	9202      	str	r2, [sp, #8]
 80042e2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80042e6:	f042 0204 	orr.w	r2, r2, #4
 80042ea:	64da      	str	r2, [r3, #76]	; 0x4c
 80042ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042ee:	f003 0304 	and.w	r3, r3, #4
 80042f2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80042f4:	2306      	movs	r3, #6
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042f6:	9a03      	ldr	r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80042f8:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80042fa:	2200      	movs	r2, #0
 80042fc:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042fe:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8004300:	f44f 54e0 	mov.w	r4, #7168	; 0x1c00
 8004304:	2502      	movs	r5, #2
 8004306:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800430a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800430e:	f002 faa9 	bl	8006864 <HAL_GPIO_Init>
}
 8004312:	b00a      	add	sp, #40	; 0x28
 8004314:	bd70      	pop	{r4, r5, r6, pc}
 8004316:	bf00      	nop
 8004318:	40013000 	.word	0x40013000
 800431c:	40003c00 	.word	0x40003c00
 8004320:	48000800 	.word	0x48000800

08004324 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004324:	4b0b      	ldr	r3, [pc, #44]	; (8004354 <HAL_MspInit+0x30>)
 8004326:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004328:	f042 0201 	orr.w	r2, r2, #1
 800432c:	661a      	str	r2, [r3, #96]	; 0x60
 800432e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8004330:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004332:	f002 0201 	and.w	r2, r2, #1
 8004336:	9200      	str	r2, [sp, #0]
 8004338:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800433a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800433c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004340:	659a      	str	r2, [r3, #88]	; 0x58
 8004342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004344:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004348:	9301      	str	r3, [sp, #4]
 800434a:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800434c:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 800434e:	f002 bc01 	b.w	8006b54 <HAL_PWREx_DisableUCPDDeadBattery>
 8004352:	bf00      	nop
 8004354:	40021000 	.word	0x40021000

08004358 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004358:	e7fe      	b.n	8004358 <NMI_Handler>
 800435a:	bf00      	nop

0800435c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800435c:	e7fe      	b.n	800435c <HardFault_Handler>
 800435e:	bf00      	nop

08004360 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004360:	e7fe      	b.n	8004360 <MemManage_Handler>
 8004362:	bf00      	nop

08004364 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004364:	e7fe      	b.n	8004364 <BusFault_Handler>
 8004366:	bf00      	nop

08004368 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004368:	e7fe      	b.n	8004368 <UsageFault_Handler>
 800436a:	bf00      	nop

0800436c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800436c:	4770      	bx	lr
 800436e:	bf00      	nop

08004370 <DebugMon_Handler>:
 8004370:	4770      	bx	lr
 8004372:	bf00      	nop

08004374 <PendSV_Handler>:
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop

08004378 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004378:	f000 bb58 	b.w	8004a2c <HAL_IncTick>

0800437c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800437c:	b538      	push	{r3, r4, r5, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
  HAL_GPIO_WritePin(LED1, 1);
 800437e:	4d10      	ldr	r5, [pc, #64]	; (80043c0 <TIM1_UP_TIM16_IRQHandler+0x44>)

  analog_sample(&controller);
 8004380:	4c10      	ldr	r4, [pc, #64]	; (80043c4 <TIM1_UP_TIM16_IRQHandler+0x48>)
  HAL_GPIO_WritePin(LED1, 1);
 8004382:	2201      	movs	r2, #1
 8004384:	2104      	movs	r1, #4
 8004386:	4628      	mov	r0, r5
 8004388:	f002 fb60 	bl	8006a4c <HAL_GPIO_WritePin>
  analog_sample(&controller);
 800438c:	4620      	mov	r0, r4
 800438e:	f7fd ff3f 	bl	8002210 <analog_sample>

  /* Sample position sensor */
  ps_sample(&comm_encoder, DT);
 8004392:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 80043c8 <TIM1_UP_TIM16_IRQHandler+0x4c>
 8004396:	480d      	ldr	r0, [pc, #52]	; (80043cc <TIM1_UP_TIM16_IRQHandler+0x50>)
 8004398:	f7ff fe04 	bl	8003fa4 <ps_sample>

  /* Run Finite State Machine */
  run_fsm(&state);
 800439c:	480c      	ldr	r0, [pc, #48]	; (80043d0 <TIM1_UP_TIM16_IRQHandler+0x54>)
 800439e:	f7fe fcff 	bl	8002da0 <run_fsm>

  /* increment loop count */
  controller.loop_count++;
 80043a2:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc


  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80043a6:	480b      	ldr	r0, [pc, #44]	; (80043d4 <TIM1_UP_TIM16_IRQHandler+0x58>)
  controller.loop_count++;
 80043a8:	3301      	adds	r3, #1
 80043aa:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
  HAL_TIM_IRQHandler(&htim1);
 80043ae:	f004 f803 	bl	80083b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
  HAL_GPIO_WritePin(LED1, 0);
 80043b2:	4628      	mov	r0, r5
 80043b4:	2200      	movs	r2, #0
  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80043b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_GPIO_WritePin(LED1, 0);
 80043ba:	2104      	movs	r1, #4
 80043bc:	f002 bb46 	b.w	8006a4c <HAL_GPIO_WritePin>
 80043c0:	48000800 	.word	0x48000800
 80043c4:	20000784 	.word	0x20000784
 80043c8:	3827c5ac 	.word	0x3827c5ac
 80043cc:	200003e0 	.word	0x200003e0
 80043d0:	20000674 	.word	0x20000674
 80043d4:	200094b0 	.word	0x200094b0

080043d8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80043d8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80043da:	4805      	ldr	r0, [pc, #20]	; (80043f0 <USART2_IRQHandler+0x18>)
 80043dc:	f004 fbb6 	bl	8008b4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  char c = Serial2RxBuffer[0];
 80043e0:	4b04      	ldr	r3, [pc, #16]	; (80043f4 <USART2_IRQHandler+0x1c>)
  update_fsm(&state, c);
 80043e2:	4805      	ldr	r0, [pc, #20]	; (80043f8 <USART2_IRQHandler+0x20>)
 80043e4:	7819      	ldrb	r1, [r3, #0]
  /* USER CODE END USART2_IRQn 1 */
}
 80043e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  update_fsm(&state, c);
 80043ea:	f7fe bfb5 	b.w	8003358 <update_fsm>
 80043ee:	bf00      	nop
 80043f0:	200094fc 	.word	0x200094fc
 80043f4:	20000670 	.word	0x20000670
 80043f8:	20000674 	.word	0x20000674
 80043fc:	00000000 	.word	0x00000000

08004400 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8004400:	b538      	push	{r3, r4, r5, lr}
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8004402:	4c0f      	ldr	r4, [pc, #60]	; (8004440 <ADC3_IRQHandler+0x40>)
  /* USER CODE BEGIN ADC3_IRQn 1 */
  controller.adc_vbus_raw = HAL_ADC_GetValue(&ADC_CH_VBUS);
 8004404:	4d0f      	ldr	r5, [pc, #60]	; (8004444 <ADC3_IRQHandler+0x44>)
  HAL_ADC_IRQHandler(&hadc3);
 8004406:	4620      	mov	r0, r4
 8004408:	f000 fd08 	bl	8004e1c <HAL_ADC_IRQHandler>
  controller.adc_vbus_raw = HAL_ADC_GetValue(&ADC_CH_VBUS);
 800440c:	4620      	mov	r0, r4
 800440e:	f000 fcfb 	bl	8004e08 <HAL_ADC_GetValue>
 8004412:	6128      	str	r0, [r5, #16]
  controller.v_bus = controller.adc_vbus_raw*V_SCALE;
 8004414:	f7fc f8ae 	bl	8000574 <__aeabi_i2d>
 8004418:	a307      	add	r3, pc, #28	; (adr r3, 8004438 <ADC3_IRQHandler+0x38>)
 800441a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441e:	f7fc f913 	bl	8000648 <__aeabi_dmul>
 8004422:	f7fc fc09 	bl	8000c38 <__aeabi_d2f>
 8004426:	4603      	mov	r3, r0
 8004428:	62eb      	str	r3, [r5, #44]	; 0x2c
  HAL_ADC_Start_IT(&ADC_CH_VBUS);
 800442a:	4620      	mov	r0, r4
  /* USER CODE END ADC3_IRQn 1 */
}
 800442c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_ADC_Start_IT(&ADC_CH_VBUS);
 8004430:	f001 b9a0 	b.w	8005774 <HAL_ADC_Start_IT>
 8004434:	f3af 8000 	nop.w
 8004438:	60000000 	.word	0x60000000
 800443c:	3fea6666 	.word	0x3fea6666
 8004440:	2000030c 	.word	0x2000030c
 8004444:	20000784 	.word	0x20000784

08004448 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8004448:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */
  //HAL_GPIO_WritePin(LED2, 1);
  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 800444a:	4848      	ldr	r0, [pc, #288]	; (800456c <FDCAN2_IT0_IRQHandler+0x124>)
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */
  HAL_FDCAN_GetRxMessage(&CAN_H, FDCAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);	// Read CAN
  uint32_t TxMailbox;

  pack_reply(&can_tx, CAN_ID,  comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR);	// Pack response
 800444c:	4e48      	ldr	r6, [pc, #288]	; (8004570 <FDCAN2_IT0_IRQHandler+0x128>)

  //HAL_FDCAN_AddTxMessage(&CAN_H, &can_tx.tx_header, can_tx.data, &TxMailbox);	// Send response - from Ben's fw
  HAL_FDCAN_AddMessageToTxFifoQ(&CAN_H, &can_tx.tx_header, can_tx.data); //replacement for above line

  /* Check for special Commands */
  if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) & (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFC))){
 800444e:	4c49      	ldr	r4, [pc, #292]	; (8004574 <FDCAN2_IT0_IRQHandler+0x12c>)
{
 8004450:	b091      	sub	sp, #68	; 0x44
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8004452:	f001 ff4d 	bl	80062f0 <HAL_FDCAN_IRQHandler>
  HAL_FDCAN_GetRxMessage(&CAN_H, FDCAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);	// Read CAN
 8004456:	4b48      	ldr	r3, [pc, #288]	; (8004578 <FDCAN2_IT0_IRQHandler+0x130>)
 8004458:	4844      	ldr	r0, [pc, #272]	; (800456c <FDCAN2_IT0_IRQHandler+0x124>)
 800445a:	f103 020b 	add.w	r2, r3, #11
 800445e:	2140      	movs	r1, #64	; 0x40
 8004460:	f001 fe40 	bl	80060e4 <HAL_FDCAN_GetRxMessage>
  pack_reply(&can_tx, CAN_ID,  comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR);	// Pack response
 8004464:	4a45      	ldr	r2, [pc, #276]	; (800457c <FDCAN2_IT0_IRQHandler+0x134>)
 8004466:	4b46      	ldr	r3, [pc, #280]	; (8004580 <FDCAN2_IT0_IRQHandler+0x138>)
 8004468:	edd2 7a11 	vldr	s15, [r2, #68]	; 0x44
 800446c:	ed96 7a14 	vldr	s14, [r6, #80]	; 0x50
 8004470:	ed92 1a0e 	vldr	s2, [r2, #56]	; 0x38
 8004474:	edd3 0a18 	vldr	s1, [r3, #96]	; 0x60
 8004478:	ed93 0a03 	vldr	s0, [r3, #12]
 800447c:	4b41      	ldr	r3, [pc, #260]	; (8004584 <FDCAN2_IT0_IRQHandler+0x13c>)
 800447e:	4842      	ldr	r0, [pc, #264]	; (8004588 <FDCAN2_IT0_IRQHandler+0x140>)
 8004480:	7919      	ldrb	r1, [r3, #4]
 8004482:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004486:	eec0 0aa7 	vdiv.f32	s1, s1, s15
 800448a:	ee80 0a27 	vdiv.f32	s0, s0, s15
 800448e:	ee27 1a01 	vmul.f32	s2, s14, s2
 8004492:	f7fd fd07 	bl	8001ea4 <pack_reply>
  HAL_FDCAN_AddMessageToTxFifoQ(&CAN_H, &can_tx.tx_header, can_tx.data); //replacement for above line
 8004496:	4a3d      	ldr	r2, [pc, #244]	; (800458c <FDCAN2_IT0_IRQHandler+0x144>)
 8004498:	4834      	ldr	r0, [pc, #208]	; (800456c <FDCAN2_IT0_IRQHandler+0x124>)
 800449a:	1dd1      	adds	r1, r2, #7
 800449c:	f001 fdba 	bl	8006014 <HAL_FDCAN_AddMessageToTxFifoQ>
  if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) & (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFC))){
 80044a0:	7927      	ldrb	r7, [r4, #4]
 80044a2:	7963      	ldrb	r3, [r4, #5]
 80044a4:	79a0      	ldrb	r0, [r4, #6]
 80044a6:	7862      	ldrb	r2, [r4, #1]
 80044a8:	f894 e002 	ldrb.w	lr, [r4, #2]
 80044ac:	78e5      	ldrb	r5, [r4, #3]
 80044ae:	f894 c007 	ldrb.w	ip, [r4, #7]
 80044b2:	ea07 0103 	and.w	r1, r7, r3
 80044b6:	4001      	ands	r1, r0
 80044b8:	ea02 020e 	and.w	r2, r2, lr
 80044bc:	402a      	ands	r2, r5
 80044be:	ea0c 0101 	and.w	r1, ip, r1
 80044c2:	4011      	ands	r1, r2
 80044c4:	29ff      	cmp	r1, #255	; 0xff
 80044c6:	7a25      	ldrb	r5, [r4, #8]
 80044c8:	d101      	bne.n	80044ce <FDCAN2_IT0_IRQHandler+0x86>
 80044ca:	2dfc      	cmp	r5, #252	; 0xfc
 80044cc:	d026      	beq.n	800451c <FDCAN2_IT0_IRQHandler+0xd4>
	  update_fsm(&state, MOTOR_CMD);
  	  }
  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFD))){
 80044ce:	f1a7 07ff 	sub.w	r7, r7, #255	; 0xff
 80044d2:	f1a3 03ff 	sub.w	r3, r3, #255	; 0xff
 80044d6:	fab7 f787 	clz	r7, r7
 80044da:	fab3 f383 	clz	r3, r3
 80044de:	097f      	lsrs	r7, r7, #5
 80044e0:	095b      	lsrs	r3, r3, #5
 80044e2:	ea00 000c 	and.w	r0, r0, ip
 80044e6:	4002      	ands	r2, r0
 80044e8:	fb03 f307 	mul.w	r3, r3, r7
 80044ec:	2aff      	cmp	r2, #255	; 0xff
 80044ee:	bf14      	ite	ne
 80044f0:	2300      	movne	r3, #0
 80044f2:	f003 0301 	andeq.w	r3, r3, #1
 80044f6:	2dfd      	cmp	r5, #253	; 0xfd
 80044f8:	bf14      	ite	ne
 80044fa:	2200      	movne	r2, #0
 80044fc:	f003 0201 	andeq.w	r2, r3, #1
 8004500:	b99a      	cbnz	r2, 800452a <FDCAN2_IT0_IRQHandler+0xe2>
	  update_fsm(&state, MENU_CMD);
  	  }
  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFE))){
 8004502:	2dfe      	cmp	r5, #254	; 0xfe
 8004504:	bf14      	ite	ne
 8004506:	2500      	movne	r5, #0
 8004508:	f003 0501 	andeq.w	r5, r3, #1
 800450c:	b1a5      	cbz	r5, 8004538 <FDCAN2_IT0_IRQHandler+0xf0>
	  update_fsm(&state, ZERO_CMD);
 800450e:	4820      	ldr	r0, [pc, #128]	; (8004590 <FDCAN2_IT0_IRQHandler+0x148>)
 8004510:	217a      	movs	r1, #122	; 0x7a
      }

  //HAL_GPIO_WritePin(LED2, 0);

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8004512:	b011      	add	sp, #68	; 0x44
 8004514:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	  update_fsm(&state, ZERO_CMD);
 8004518:	f7fe bf1e 	b.w	8003358 <update_fsm>
 800451c:	481c      	ldr	r0, [pc, #112]	; (8004590 <FDCAN2_IT0_IRQHandler+0x148>)
	  update_fsm(&state, MOTOR_CMD);
 800451e:	216d      	movs	r1, #109	; 0x6d
}
 8004520:	b011      	add	sp, #68	; 0x44
 8004522:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	  update_fsm(&state, ZERO_CMD);
 8004526:	f7fe bf17 	b.w	8003358 <update_fsm>
 800452a:	4819      	ldr	r0, [pc, #100]	; (8004590 <FDCAN2_IT0_IRQHandler+0x148>)
	  update_fsm(&state, MENU_CMD);
 800452c:	211b      	movs	r1, #27
}
 800452e:	b011      	add	sp, #68	; 0x44
 8004530:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	  update_fsm(&state, ZERO_CMD);
 8004534:	f7fe bf10 	b.w	8003358 <update_fsm>
	  unpack_cmd(can_rx, controller.commands);	// Unpack commands
 8004538:	4b16      	ldr	r3, [pc, #88]	; (8004594 <FDCAN2_IT0_IRQHandler+0x14c>)
 800453a:	f8df c05c 	ldr.w	ip, [pc, #92]	; 8004598 <FDCAN2_IT0_IRQHandler+0x150>
 800453e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004540:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8004544:	466f      	mov	r7, sp
 8004546:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8004548:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800454c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800454e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8004552:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8004554:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8004558:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 800455c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8004560:	f7fd fcde 	bl	8001f20 <unpack_cmd>
  	  controller.timeout = 0;					// Reset timeout counter
 8004564:	f8c6 50c0 	str.w	r5, [r6, #192]	; 0xc0
}
 8004568:	b011      	add	sp, #68	; 0x44
 800456a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800456c:	20000378 	.word	0x20000378
 8004570:	20000784 	.word	0x20000784
 8004574:	20009374 	.word	0x20009374
 8004578:	20009375 	.word	0x20009375
 800457c:	20000684 	.word	0x20000684
 8004580:	200003e0 	.word	0x200003e0
 8004584:	20008f40 	.word	0x20008f40
 8004588:	20009340 	.word	0x20009340
 800458c:	20009341 	.word	0x20009341
 8004590:	20000674 	.word	0x20000674
 8004594:	20000858 	.word	0x20000858
 8004598:	20009384 	.word	0x20009384

0800459c <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 800459c:	2001      	movs	r0, #1
 800459e:	4770      	bx	lr

080045a0 <_kill>:

int _kill(int pid, int sig)
{
 80045a0:	b508      	push	{r3, lr}
	errno = EINVAL;
 80045a2:	f005 fa61 	bl	8009a68 <__errno>
 80045a6:	2316      	movs	r3, #22
 80045a8:	6003      	str	r3, [r0, #0]
	return -1;
}
 80045aa:	f04f 30ff 	mov.w	r0, #4294967295
 80045ae:	bd08      	pop	{r3, pc}

080045b0 <_exit>:

void _exit (int status)
{
 80045b0:	b508      	push	{r3, lr}
	errno = EINVAL;
 80045b2:	f005 fa59 	bl	8009a68 <__errno>
 80045b6:	2316      	movs	r3, #22
 80045b8:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 80045ba:	e7fe      	b.n	80045ba <_exit+0xa>

080045bc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80045bc:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045be:	1e16      	subs	r6, r2, #0
 80045c0:	dd07      	ble.n	80045d2 <_read+0x16>
 80045c2:	460c      	mov	r4, r1
 80045c4:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80045c6:	f3af 8000 	nop.w
 80045ca:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045ce:	42a5      	cmp	r5, r4
 80045d0:	d1f9      	bne.n	80045c6 <_read+0xa>
	}

return len;
}
 80045d2:	4630      	mov	r0, r6
 80045d4:	bd70      	pop	{r4, r5, r6, pc}
 80045d6:	bf00      	nop

080045d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80045d8:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045da:	1e16      	subs	r6, r2, #0
 80045dc:	dd07      	ble.n	80045ee <_write+0x16>
 80045de:	460c      	mov	r4, r1
 80045e0:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80045e2:	f814 0b01 	ldrb.w	r0, [r4], #1
 80045e6:	f000 f9a7 	bl	8004938 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045ea:	42ac      	cmp	r4, r5
 80045ec:	d1f9      	bne.n	80045e2 <_write+0xa>
	}
	return len;
}
 80045ee:	4630      	mov	r0, r6
 80045f0:	bd70      	pop	{r4, r5, r6, pc}
 80045f2:	bf00      	nop

080045f4 <_close>:

int _close(int file)
{
	return -1;
}
 80045f4:	f04f 30ff 	mov.w	r0, #4294967295
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop

080045fc <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80045fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004600:	604b      	str	r3, [r1, #4]
	return 0;
}
 8004602:	2000      	movs	r0, #0
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop

08004608 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004608:	2001      	movs	r0, #1
 800460a:	4770      	bx	lr

0800460c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800460c:	2000      	movs	r0, #0
 800460e:	4770      	bx	lr

08004610 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004610:	490c      	ldr	r1, [pc, #48]	; (8004644 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004612:	4a0d      	ldr	r2, [pc, #52]	; (8004648 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8004614:	680b      	ldr	r3, [r1, #0]
{
 8004616:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004618:	4c0c      	ldr	r4, [pc, #48]	; (800464c <_sbrk+0x3c>)
 800461a:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 800461c:	b12b      	cbz	r3, 800462a <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800461e:	4418      	add	r0, r3
 8004620:	4290      	cmp	r0, r2
 8004622:	d807      	bhi.n	8004634 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8004624:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8004626:	4618      	mov	r0, r3
 8004628:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800462a:	4b09      	ldr	r3, [pc, #36]	; (8004650 <_sbrk+0x40>)
 800462c:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800462e:	4418      	add	r0, r3
 8004630:	4290      	cmp	r0, r2
 8004632:	d9f7      	bls.n	8004624 <_sbrk+0x14>
    errno = ENOMEM;
 8004634:	f005 fa18 	bl	8009a68 <__errno>
 8004638:	230c      	movs	r3, #12
 800463a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800463c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004640:	4618      	mov	r0, r3
 8004642:	bd10      	pop	{r4, pc}
 8004644:	20000228 	.word	0x20000228
 8004648:	20020000 	.word	0x20020000
 800464c:	00000400 	.word	0x00000400
 8004650:	200095a0 	.word	0x200095a0

08004654 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004654:	4a03      	ldr	r2, [pc, #12]	; (8004664 <SystemInit+0x10>)
 8004656:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800465a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800465e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004662:	4770      	bx	lr
 8004664:	e000ed00 	.word	0xe000ed00

08004668 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004668:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800466a:	2400      	movs	r4, #0
{
 800466c:	b0a7      	sub	sp, #156	; 0x9c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800466e:	4d5f      	ldr	r5, [pc, #380]	; (80047ec <MX_TIM1_Init+0x184>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004670:	9407      	str	r4, [sp, #28]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004672:	4621      	mov	r1, r4
 8004674:	2234      	movs	r2, #52	; 0x34
 8004676:	a818      	add	r0, sp, #96	; 0x60
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004678:	e9cd 4408 	strd	r4, r4, [sp, #32]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800467c:	e9cd 4403 	strd	r4, r4, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004680:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
 8004684:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
 8004688:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800468c:	9406      	str	r4, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800468e:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004690:	9410      	str	r4, [sp, #64]	; 0x40
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004692:	f005 fa3b 	bl	8009b0c <memset>
  htim1.Instance = TIM1;
 8004696:	4b56      	ldr	r3, [pc, #344]	; (80047f0 <MX_TIM1_Init+0x188>)
 8004698:	602b      	str	r3, [r5, #0]
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800469a:	2020      	movs	r0, #32
  htim1.Init.Period = 3400;
 800469c:	f640 5148 	movw	r1, #3400	; 0xd48
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 1;
 80046a0:	2201      	movs	r2, #1
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80046a2:	2380      	movs	r3, #128	; 0x80
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80046a4:	60a8      	str	r0, [r5, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80046a6:	4628      	mov	r0, r5
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80046a8:	e9c5 2305 	strd	r2, r3, [r5, #20]
  htim1.Init.Prescaler = 0;
 80046ac:	606c      	str	r4, [r5, #4]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046ae:	612c      	str	r4, [r5, #16]
  htim1.Init.Period = 3400;
 80046b0:	60e9      	str	r1, [r5, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80046b2:	f003 fb95 	bl	8007de0 <HAL_TIM_Base_Init>
 80046b6:	2800      	cmp	r0, #0
 80046b8:	d160      	bne.n	800477c <MX_TIM1_Init+0x114>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80046ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80046be:	484b      	ldr	r0, [pc, #300]	; (80047ec <MX_TIM1_Init+0x184>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80046c0:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80046c2:	a906      	add	r1, sp, #24
 80046c4:	f003 fd9e 	bl	8008204 <HAL_TIM_ConfigClockSource>
 80046c8:	2800      	cmp	r0, #0
 80046ca:	d16c      	bne.n	80047a6 <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80046cc:	4847      	ldr	r0, [pc, #284]	; (80047ec <MX_TIM1_Init+0x184>)
 80046ce:	f003 fc63 	bl	8007f98 <HAL_TIM_PWM_Init>
 80046d2:	2800      	cmp	r0, #0
 80046d4:	d164      	bne.n	80047a0 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80046d6:	2600      	movs	r6, #0
 80046d8:	2700      	movs	r7, #0
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046da:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80046dc:	4843      	ldr	r0, [pc, #268]	; (80047ec <MX_TIM1_Init+0x184>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046de:	9304      	str	r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80046e0:	a902      	add	r1, sp, #8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80046e2:	e9cd 6702 	strd	r6, r7, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80046e6:	f004 f8b5 	bl	8008854 <HAL_TIMEx_MasterConfigSynchronization>
 80046ea:	2800      	cmp	r0, #0
 80046ec:	d155      	bne.n	800479a <MX_TIM1_Init+0x132>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80046ee:	2660      	movs	r6, #96	; 0x60
 80046f0:	2700      	movs	r7, #0
 80046f2:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80046f6:	2602      	movs	r6, #2
 80046f8:	2700      	movs	r7, #0
 80046fa:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80046fe:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004700:	2604      	movs	r6, #4
 8004702:	2700      	movs	r7, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004704:	4839      	ldr	r0, [pc, #228]	; (80047ec <MX_TIM1_Init+0x184>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004706:	9216      	str	r2, [sp, #88]	; 0x58
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004708:	a910      	add	r1, sp, #64	; 0x40
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800470a:	e9cd 6714 	strd	r6, r7, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800470e:	f003 ff9f 	bl	8008650 <HAL_TIM_PWM_ConfigChannel>
 8004712:	2800      	cmp	r0, #0
 8004714:	d13e      	bne.n	8004794 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004716:	4835      	ldr	r0, [pc, #212]	; (80047ec <MX_TIM1_Init+0x184>)
 8004718:	2204      	movs	r2, #4
 800471a:	a910      	add	r1, sp, #64	; 0x40
 800471c:	f003 ff98 	bl	8008650 <HAL_TIM_PWM_ConfigChannel>
 8004720:	bba8      	cbnz	r0, 800478e <MX_TIM1_Init+0x126>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004722:	4832      	ldr	r0, [pc, #200]	; (80047ec <MX_TIM1_Init+0x184>)
 8004724:	a910      	add	r1, sp, #64	; 0x40
 8004726:	2208      	movs	r2, #8
 8004728:	f003 ff92 	bl	8008650 <HAL_TIM_PWM_ConfigChannel>
 800472c:	bb60      	cbnz	r0, 8004788 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800472e:	2200      	movs	r2, #0
 8004730:	2300      	movs	r3, #0
 8004732:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 8004736:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
 800473a:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
 800473e:	e9cd 2322 	strd	r2, r3, [sp, #136]	; 0x88
 8004742:	2200      	movs	r2, #0
 8004744:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004748:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  sBreakDeadTimeConfig.Break2Filter = 0;
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800474c:	2400      	movs	r4, #0
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800474e:	2200      	movs	r2, #0
 8004750:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004754:	4825      	ldr	r0, [pc, #148]	; (80047ec <MX_TIM1_Init+0x184>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004756:	9424      	str	r4, [sp, #144]	; 0x90
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004758:	a918      	add	r1, sp, #96	; 0x60
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800475a:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800475e:	f004 f8dd 	bl	800891c <HAL_TIMEx_ConfigBreakDeadTime>
 8004762:	b970      	cbnz	r0, 8004782 <MX_TIM1_Init+0x11a>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 8004764:	6829      	ldr	r1, [r5, #0]
 8004766:	4a22      	ldr	r2, [pc, #136]	; (80047f0 <MX_TIM1_Init+0x188>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004768:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 800476a:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800476c:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8004770:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8004774:	930e      	str	r3, [sp, #56]	; 0x38
  if(timHandle->Instance==TIM1)
 8004776:	d019      	beq.n	80047ac <MX_TIM1_Init+0x144>
}
 8004778:	b027      	add	sp, #156	; 0x9c
 800477a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Error_Handler();
 800477c:	f7ff fb06 	bl	8003d8c <Error_Handler>
 8004780:	e79b      	b.n	80046ba <MX_TIM1_Init+0x52>
    Error_Handler();
 8004782:	f7ff fb03 	bl	8003d8c <Error_Handler>
 8004786:	e7ed      	b.n	8004764 <MX_TIM1_Init+0xfc>
    Error_Handler();
 8004788:	f7ff fb00 	bl	8003d8c <Error_Handler>
 800478c:	e7cf      	b.n	800472e <MX_TIM1_Init+0xc6>
    Error_Handler();
 800478e:	f7ff fafd 	bl	8003d8c <Error_Handler>
 8004792:	e7c6      	b.n	8004722 <MX_TIM1_Init+0xba>
    Error_Handler();
 8004794:	f7ff fafa 	bl	8003d8c <Error_Handler>
 8004798:	e7bd      	b.n	8004716 <MX_TIM1_Init+0xae>
    Error_Handler();
 800479a:	f7ff faf7 	bl	8003d8c <Error_Handler>
 800479e:	e7a6      	b.n	80046ee <MX_TIM1_Init+0x86>
    Error_Handler();
 80047a0:	f7ff faf4 	bl	8003d8c <Error_Handler>
 80047a4:	e797      	b.n	80046d6 <MX_TIM1_Init+0x6e>
    Error_Handler();
 80047a6:	f7ff faf1 	bl	8003d8c <Error_Handler>
 80047aa:	e78f      	b.n	80046cc <MX_TIM1_Init+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047ac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80047b0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80047b4:	2006      	movs	r0, #6
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80047b8:	f042 0201 	orr.w	r2, r2, #1
 80047bc:	64da      	str	r2, [r3, #76]	; 0x4c
 80047be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80047c0:	900e      	str	r0, [sp, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80047c8:	2200      	movs	r2, #0
 80047ca:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047cc:	a90a      	add	r1, sp, #40	; 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80047ce:	f44f 64e0 	mov.w	r4, #1792	; 0x700
 80047d2:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80047d8:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 80047dc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047e0:	9e01      	ldr	r6, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047e2:	f002 f83f 	bl	8006864 <HAL_GPIO_Init>
}
 80047e6:	b027      	add	sp, #156	; 0x9c
 80047e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047ea:	bf00      	nop
 80047ec:	200094b0 	.word	0x200094b0
 80047f0:	40012c00 	.word	0x40012c00

080047f4 <HAL_TIM_Base_MspInit>:
  if(tim_baseHandle->Instance==TIM1)
 80047f4:	4b0e      	ldr	r3, [pc, #56]	; (8004830 <HAL_TIM_Base_MspInit+0x3c>)
 80047f6:	6802      	ldr	r2, [r0, #0]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d000      	beq.n	80047fe <HAL_TIM_Base_MspInit+0xa>
 80047fc:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 80047fe:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
{
 8004802:	b500      	push	{lr}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004804:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004806:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800480a:	661a      	str	r2, [r3, #96]	; 0x60
 800480c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
{
 800480e:	b083      	sub	sp, #12
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004810:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004814:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8004816:	2200      	movs	r2, #0
 8004818:	2101      	movs	r1, #1
 800481a:	2019      	movs	r0, #25
    __HAL_RCC_TIM1_CLK_ENABLE();
 800481c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 800481e:	f001 f935 	bl	8005a8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004822:	2019      	movs	r0, #25
}
 8004824:	b003      	add	sp, #12
 8004826:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800482a:	f001 b967 	b.w	8005afc <HAL_NVIC_EnableIRQ>
 800482e:	bf00      	nop
 8004830:	40012c00 	.word	0x40012c00

08004834 <MX_USART2_UART_Init>:
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004834:	481f      	ldr	r0, [pc, #124]	; (80048b4 <MX_USART2_UART_Init+0x80>)
{
 8004836:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 8004838:	4b1f      	ldr	r3, [pc, #124]	; (80048b8 <MX_USART2_UART_Init+0x84>)
 800483a:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 800483c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004840:	2300      	movs	r3, #0
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004842:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004844:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004848:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800484c:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart2.Init.BaudRate = 115200;
 8004850:	6041      	str	r1, [r0, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004852:	6142      	str	r2, [r0, #20]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004854:	6103      	str	r3, [r0, #16]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004856:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004858:	f004 fd86 	bl	8009368 <HAL_UART_Init>
 800485c:	b970      	cbnz	r0, 800487c <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800485e:	4815      	ldr	r0, [pc, #84]	; (80048b4 <MX_USART2_UART_Init+0x80>)
 8004860:	2100      	movs	r1, #0
 8004862:	f005 f87d 	bl	8009960 <HAL_UARTEx_SetTxFifoThreshold>
 8004866:	b988      	cbnz	r0, 800488c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004868:	4812      	ldr	r0, [pc, #72]	; (80048b4 <MX_USART2_UART_Init+0x80>)
 800486a:	2100      	movs	r1, #0
 800486c:	f005 f8b6 	bl	80099dc <HAL_UARTEx_SetRxFifoThreshold>
 8004870:	b9a0      	cbnz	r0, 800489c <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004872:	4810      	ldr	r0, [pc, #64]	; (80048b4 <MX_USART2_UART_Init+0x80>)
 8004874:	f005 f856 	bl	8009924 <HAL_UARTEx_DisableFifoMode>
 8004878:	b9b8      	cbnz	r0, 80048aa <MX_USART2_UART_Init+0x76>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800487a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800487c:	f7ff fa86 	bl	8003d8c <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004880:	480c      	ldr	r0, [pc, #48]	; (80048b4 <MX_USART2_UART_Init+0x80>)
 8004882:	2100      	movs	r1, #0
 8004884:	f005 f86c 	bl	8009960 <HAL_UARTEx_SetTxFifoThreshold>
 8004888:	2800      	cmp	r0, #0
 800488a:	d0ed      	beq.n	8004868 <MX_USART2_UART_Init+0x34>
    Error_Handler();
 800488c:	f7ff fa7e 	bl	8003d8c <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004890:	4808      	ldr	r0, [pc, #32]	; (80048b4 <MX_USART2_UART_Init+0x80>)
 8004892:	2100      	movs	r1, #0
 8004894:	f005 f8a2 	bl	80099dc <HAL_UARTEx_SetRxFifoThreshold>
 8004898:	2800      	cmp	r0, #0
 800489a:	d0ea      	beq.n	8004872 <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 800489c:	f7ff fa76 	bl	8003d8c <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80048a0:	4804      	ldr	r0, [pc, #16]	; (80048b4 <MX_USART2_UART_Init+0x80>)
 80048a2:	f005 f83f 	bl	8009924 <HAL_UARTEx_DisableFifoMode>
 80048a6:	2800      	cmp	r0, #0
 80048a8:	d0e7      	beq.n	800487a <MX_USART2_UART_Init+0x46>
}
 80048aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80048ae:	f7ff ba6d 	b.w	8003d8c <Error_Handler>
 80048b2:	bf00      	nop
 80048b4:	200094fc 	.word	0x200094fc
 80048b8:	40004400 	.word	0x40004400

080048bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80048bc:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART2)
 80048be:	6802      	ldr	r2, [r0, #0]
 80048c0:	4b1c      	ldr	r3, [pc, #112]	; (8004934 <HAL_UART_MspInit+0x78>)
{
 80048c2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048c4:	2400      	movs	r4, #0
  if(uartHandle->Instance==USART2)
 80048c6:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048c8:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80048cc:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80048d0:	9406      	str	r4, [sp, #24]
  if(uartHandle->Instance==USART2)
 80048d2:	d001      	beq.n	80048d8 <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80048d4:	b008      	add	sp, #32
 80048d6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 80048d8:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048dc:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 80048de:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80048e0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80048e4:	659a      	str	r2, [r3, #88]	; 0x58
 80048e6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80048e8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80048ec:	9200      	str	r2, [sp, #0]
 80048ee:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80048f2:	f042 0201 	orr.w	r2, r2, #1
 80048f6:	64da      	str	r2, [r3, #76]	; 0x4c
 80048f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048fa:	f003 0301 	and.w	r3, r3, #1
 80048fe:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004900:	220c      	movs	r2, #12
 8004902:	2302      	movs	r3, #2
 8004904:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004908:	2507      	movs	r5, #7
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800490a:	2300      	movs	r3, #0
 800490c:	2200      	movs	r2, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800490e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004912:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004916:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004918:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800491a:	f001 ffa3 	bl	8006864 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 800491e:	4622      	mov	r2, r4
 8004920:	2101      	movs	r1, #1
 8004922:	2026      	movs	r0, #38	; 0x26
 8004924:	f001 f8b2 	bl	8005a8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004928:	2026      	movs	r0, #38	; 0x26
 800492a:	f001 f8e7 	bl	8005afc <HAL_NVIC_EnableIRQ>
}
 800492e:	b008      	add	sp, #32
 8004930:	bd70      	pop	{r4, r5, r6, pc}
 8004932:	bf00      	nop
 8004934:	40004400 	.word	0x40004400

08004938 <__io_putchar>:
  /* USER CODE END USART2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch) {
 8004938:	b500      	push	{lr}
 800493a:	b083      	sub	sp, #12
HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xffff);
 800493c:	f64f 73ff 	movw	r3, #65535	; 0xffff
int __io_putchar(int ch) {
 8004940:	9001      	str	r0, [sp, #4]
HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xffff);
 8004942:	2201      	movs	r2, #1
 8004944:	a901      	add	r1, sp, #4
 8004946:	4803      	ldr	r0, [pc, #12]	; (8004954 <__io_putchar+0x1c>)
 8004948:	f004 ff40 	bl	80097cc <HAL_UART_Transmit>
return 0;
}
 800494c:	2000      	movs	r0, #0
 800494e:	b003      	add	sp, #12
 8004950:	f85d fb04 	ldr.w	pc, [sp], #4
 8004954:	200094fc 	.word	0x200094fc

08004958 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8004958:	4902      	ldr	r1, [pc, #8]	; (8004964 <HAL_UART_RxCpltCallback+0xc>)
 800495a:	4803      	ldr	r0, [pc, #12]	; (8004968 <HAL_UART_RxCpltCallback+0x10>)
 800495c:	2201      	movs	r2, #1
 800495e:	f004 b83b 	b.w	80089d8 <HAL_UART_Receive_IT>
 8004962:	bf00      	nop
 8004964:	20000670 	.word	0x20000670
 8004968:	200094fc 	.word	0x200094fc

0800496c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800496c:	480d      	ldr	r0, [pc, #52]	; (80049a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800496e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004970:	480d      	ldr	r0, [pc, #52]	; (80049a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8004972:	490e      	ldr	r1, [pc, #56]	; (80049ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8004974:	4a0e      	ldr	r2, [pc, #56]	; (80049b0 <LoopForever+0xe>)
  movs r3, #0
 8004976:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004978:	e002      	b.n	8004980 <LoopCopyDataInit>

0800497a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800497a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800497c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800497e:	3304      	adds	r3, #4

08004980 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004980:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004982:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004984:	d3f9      	bcc.n	800497a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004986:	4a0b      	ldr	r2, [pc, #44]	; (80049b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004988:	4c0b      	ldr	r4, [pc, #44]	; (80049b8 <LoopForever+0x16>)
  movs r3, #0
 800498a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800498c:	e001      	b.n	8004992 <LoopFillZerobss>

0800498e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800498e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004990:	3204      	adds	r2, #4

08004992 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004992:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004994:	d3fb      	bcc.n	800498e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004996:	f7ff fe5d 	bl	8004654 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800499a:	f005 f86b 	bl	8009a74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800499e:	f7ff f81f 	bl	80039e0 <main>

080049a2 <LoopForever>:

LoopForever:
    b LoopForever
 80049a2:	e7fe      	b.n	80049a2 <LoopForever>
  ldr   r0, =_estack
 80049a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80049a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80049ac:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 80049b0:	0800fcf8 	.word	0x0800fcf8
  ldr r2, =_sbss
 80049b4:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 80049b8:	200095a0 	.word	0x200095a0

080049bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80049bc:	e7fe      	b.n	80049bc <ADC1_2_IRQHandler>
	...

080049c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80049c0:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 80049c2:	4b0f      	ldr	r3, [pc, #60]	; (8004a00 <HAL_InitTick+0x40>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	b90b      	cbnz	r3, 80049cc <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 80049c8:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80049ca:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80049cc:	490d      	ldr	r1, [pc, #52]	; (8004a04 <HAL_InitTick+0x44>)
 80049ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80049d2:	4605      	mov	r5, r0
 80049d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049d8:	6808      	ldr	r0, [r1, #0]
 80049da:	fbb0 f0f3 	udiv	r0, r0, r3
 80049de:	f001 f89b 	bl	8005b18 <HAL_SYSTICK_Config>
 80049e2:	4604      	mov	r4, r0
 80049e4:	2800      	cmp	r0, #0
 80049e6:	d1ef      	bne.n	80049c8 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80049e8:	2d0f      	cmp	r5, #15
 80049ea:	d8ed      	bhi.n	80049c8 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80049ec:	4602      	mov	r2, r0
 80049ee:	4629      	mov	r1, r5
 80049f0:	f04f 30ff 	mov.w	r0, #4294967295
 80049f4:	f001 f84a 	bl	8005a8c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80049f8:	4b03      	ldr	r3, [pc, #12]	; (8004a08 <HAL_InitTick+0x48>)
 80049fa:	4620      	mov	r0, r4
 80049fc:	601d      	str	r5, [r3, #0]
}
 80049fe:	bd38      	pop	{r3, r4, r5, pc}
 8004a00:	20000004 	.word	0x20000004
 8004a04:	20000000 	.word	0x20000000
 8004a08:	20000008 	.word	0x20000008

08004a0c <HAL_Init>:
{
 8004a0c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a0e:	2003      	movs	r0, #3
 8004a10:	f001 f828 	bl	8005a64 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004a14:	2000      	movs	r0, #0
 8004a16:	f7ff ffd3 	bl	80049c0 <HAL_InitTick>
 8004a1a:	b110      	cbz	r0, 8004a22 <HAL_Init+0x16>
    status = HAL_ERROR;
 8004a1c:	2401      	movs	r4, #1
}
 8004a1e:	4620      	mov	r0, r4
 8004a20:	bd10      	pop	{r4, pc}
 8004a22:	4604      	mov	r4, r0
    HAL_MspInit();
 8004a24:	f7ff fc7e 	bl	8004324 <HAL_MspInit>
}
 8004a28:	4620      	mov	r0, r4
 8004a2a:	bd10      	pop	{r4, pc}

08004a2c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004a2c:	4a03      	ldr	r2, [pc, #12]	; (8004a3c <HAL_IncTick+0x10>)
 8004a2e:	4904      	ldr	r1, [pc, #16]	; (8004a40 <HAL_IncTick+0x14>)
 8004a30:	6813      	ldr	r3, [r2, #0]
 8004a32:	6809      	ldr	r1, [r1, #0]
 8004a34:	440b      	add	r3, r1
 8004a36:	6013      	str	r3, [r2, #0]
}
 8004a38:	4770      	bx	lr
 8004a3a:	bf00      	nop
 8004a3c:	2000958c 	.word	0x2000958c
 8004a40:	20000004 	.word	0x20000004

08004a44 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004a44:	4b01      	ldr	r3, [pc, #4]	; (8004a4c <HAL_GetTick+0x8>)
 8004a46:	6818      	ldr	r0, [r3, #0]
}
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	2000958c 	.word	0x2000958c

08004a50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a50:	b538      	push	{r3, r4, r5, lr}
 8004a52:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004a54:	f7ff fff6 	bl	8004a44 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a58:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8004a5a:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8004a5c:	d002      	beq.n	8004a64 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a5e:	4b04      	ldr	r3, [pc, #16]	; (8004a70 <HAL_Delay+0x20>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004a64:	f7ff ffee 	bl	8004a44 <HAL_GetTick>
 8004a68:	1b43      	subs	r3, r0, r5
 8004a6a:	42a3      	cmp	r3, r4
 8004a6c:	d3fa      	bcc.n	8004a64 <HAL_Delay+0x14>
  {
  }
}
 8004a6e:	bd38      	pop	{r3, r4, r5, pc}
 8004a70:	20000004 	.word	0x20000004

08004a74 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004a74:	b570      	push	{r4, r5, r6, lr}
 8004a76:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004a7c:	2800      	cmp	r0, #0
 8004a7e:	f000 80d6 	beq.w	8004c2e <HAL_ADC_Init+0x1ba>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004a82:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8004a84:	4604      	mov	r4, r0
 8004a86:	2d00      	cmp	r5, #0
 8004a88:	f000 809f 	beq.w	8004bca <HAL_ADC_Init+0x156>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004a8c:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004a8e:	6893      	ldr	r3, [r2, #8]
 8004a90:	0099      	lsls	r1, r3, #2
 8004a92:	d505      	bpl.n	8004aa0 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004a94:	6893      	ldr	r3, [r2, #8]
 8004a96:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004a9a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004a9e:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004aa0:	6893      	ldr	r3, [r2, #8]
 8004aa2:	00db      	lsls	r3, r3, #3
 8004aa4:	d419      	bmi.n	8004ada <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004aa6:	4b7f      	ldr	r3, [pc, #508]	; (8004ca4 <HAL_ADC_Init+0x230>)
 8004aa8:	487f      	ldr	r0, [pc, #508]	; (8004ca8 <HAL_ADC_Init+0x234>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8004aac:	6891      	ldr	r1, [r2, #8]
 8004aae:	099b      	lsrs	r3, r3, #6
 8004ab0:	fba0 0303 	umull	r0, r3, r0, r3
 8004ab4:	099b      	lsrs	r3, r3, #6
 8004ab6:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8004aba:	3301      	adds	r3, #1
 8004abc:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8004ac0:	005b      	lsls	r3, r3, #1
 8004ac2:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8004ac6:	6091      	str	r1, [r2, #8]
 8004ac8:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004aca:	9b01      	ldr	r3, [sp, #4]
 8004acc:	b12b      	cbz	r3, 8004ada <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8004ace:	9b01      	ldr	r3, [sp, #4]
 8004ad0:	3b01      	subs	r3, #1
 8004ad2:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004ad4:	9b01      	ldr	r3, [sp, #4]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d1f9      	bne.n	8004ace <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004ada:	6893      	ldr	r3, [r2, #8]
 8004adc:	00de      	lsls	r6, r3, #3
 8004ade:	d466      	bmi.n	8004bae <HAL_ADC_Init+0x13a>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ae0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004ae2:	f043 0310 	orr.w	r3, r3, #16
 8004ae6:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ae8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004aea:	f043 0301 	orr.w	r3, r3, #1
 8004aee:	6623      	str	r3, [r4, #96]	; 0x60
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004af0:	6893      	ldr	r3, [r2, #8]
 8004af2:	f013 0f04 	tst.w	r3, #4

    tmp_hal_status = HAL_ERROR;
 8004af6:	f04f 0001 	mov.w	r0, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004afa:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004afc:	d15e      	bne.n	8004bbc <HAL_ADC_Init+0x148>
 8004afe:	06dd      	lsls	r5, r3, #27
 8004b00:	d45c      	bmi.n	8004bbc <HAL_ADC_Init+0x148>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004b02:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004b04:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004b08:	f043 0302 	orr.w	r3, r3, #2
 8004b0c:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004b0e:	6893      	ldr	r3, [r2, #8]
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b10:	07d9      	lsls	r1, r3, #31
 8004b12:	d419      	bmi.n	8004b48 <HAL_ADC_Init+0xd4>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004b14:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8004b18:	f000 80a1 	beq.w	8004c5e <HAL_ADC_Init+0x1ea>
 8004b1c:	4b63      	ldr	r3, [pc, #396]	; (8004cac <HAL_ADC_Init+0x238>)
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	f000 80a6 	beq.w	8004c70 <HAL_ADC_Init+0x1fc>
 8004b24:	4d62      	ldr	r5, [pc, #392]	; (8004cb0 <HAL_ADC_Init+0x23c>)
 8004b26:	4963      	ldr	r1, [pc, #396]	; (8004cb4 <HAL_ADC_Init+0x240>)
 8004b28:	68ad      	ldr	r5, [r5, #8]
 8004b2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	6889      	ldr	r1, [r1, #8]
 8004b32:	432b      	orrs	r3, r5
 8004b34:	430b      	orrs	r3, r1
 8004b36:	07db      	lsls	r3, r3, #31
 8004b38:	d406      	bmi.n	8004b48 <HAL_ADC_Init+0xd4>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004b3a:	495f      	ldr	r1, [pc, #380]	; (8004cb8 <HAL_ADC_Init+0x244>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004b3c:	688b      	ldr	r3, [r1, #8]
 8004b3e:	6865      	ldr	r5, [r4, #4]
 8004b40:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004b44:	432b      	orrs	r3, r5
 8004b46:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 8004b48:	e9d4 1502 	ldrd	r1, r5, [r4, #8]
 8004b4c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004b4e:	432b      	orrs	r3, r5
 8004b50:	430b      	orrs	r3, r1
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004b52:	7f65      	ldrb	r5, [r4, #29]
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004b54:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 8004b58:	ea43 3345 	orr.w	r3, r3, r5, lsl #13

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004b5c:	2901      	cmp	r1, #1
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004b5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004b62:	d05f      	beq.n	8004c24 <HAL_ADC_Init+0x1b0>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004b64:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004b66:	b121      	cbz	r1, 8004b72 <HAL_ADC_Init+0xfe>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8004b68:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004b6a:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004b6e:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004b70:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004b72:	68d6      	ldr	r6, [r2, #12]
 8004b74:	4951      	ldr	r1, [pc, #324]	; (8004cbc <HAL_ADC_Init+0x248>)

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004b76:	6b65      	ldr	r5, [r4, #52]	; 0x34
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004b78:	4031      	ands	r1, r6
 8004b7a:	430b      	orrs	r3, r1
 8004b7c:	60d3      	str	r3, [r2, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004b7e:	6913      	ldr	r3, [r2, #16]
 8004b80:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004b84:	432b      	orrs	r3, r5
 8004b86:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004b88:	6893      	ldr	r3, [r2, #8]
 8004b8a:	075e      	lsls	r6, r3, #29
 8004b8c:	d523      	bpl.n	8004bd6 <HAL_ADC_Init+0x162>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004b8e:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004b90:	6963      	ldr	r3, [r4, #20]
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	d04e      	beq.n	8004c34 <HAL_ADC_Init+0x1c0>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004b96:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004b98:	f023 030f 	bic.w	r3, r3, #15
 8004b9c:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004b9e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004ba0:	f023 0303 	bic.w	r3, r3, #3
 8004ba4:	f043 0301 	orr.w	r3, r3, #1
 8004ba8:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8004baa:	b002      	add	sp, #8
 8004bac:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004bae:	6893      	ldr	r3, [r2, #8]
 8004bb0:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004bb4:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004bb8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004bba:	d0a0      	beq.n	8004afe <HAL_ADC_Init+0x8a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bbc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8004bbe:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bc0:	f043 0310 	orr.w	r3, r3, #16
 8004bc4:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8004bc6:	b002      	add	sp, #8
 8004bc8:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8004bca:	f7fc fb25 	bl	8001218 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004bce:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8004bd0:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8004bd4:	e75a      	b.n	8004a8c <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004bd6:	6893      	ldr	r3, [r2, #8]
 8004bd8:	071d      	lsls	r5, r3, #28
 8004bda:	d4d9      	bmi.n	8004b90 <HAL_ADC_Init+0x11c>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004bdc:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004bde:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004be2:	7f26      	ldrb	r6, [r4, #28]
      if (hadc->Init.GainCompensation != 0UL)
 8004be4:	6925      	ldr	r5, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004be6:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004bea:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004bec:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004bf0:	ea43 3386 	orr.w	r3, r3, r6, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004bf4:	430b      	orrs	r3, r1
 8004bf6:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004bf8:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8004bfa:	bb1d      	cbnz	r5, 8004c44 <HAL_ADC_Init+0x1d0>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004bfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c00:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004c02:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8004c06:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004c0a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004c0e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8004c12:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d033      	beq.n	8004c82 <HAL_ADC_Init+0x20e>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004c1a:	6913      	ldr	r3, [r2, #16]
 8004c1c:	f023 0301 	bic.w	r3, r3, #1
 8004c20:	6113      	str	r3, [r2, #16]
 8004c22:	e7b5      	b.n	8004b90 <HAL_ADC_Init+0x11c>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004c24:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004c26:	3901      	subs	r1, #1
 8004c28:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8004c2c:	e79a      	b.n	8004b64 <HAL_ADC_Init+0xf0>
    return HAL_ERROR;
 8004c2e:	2001      	movs	r0, #1
}
 8004c30:	b002      	add	sp, #8
 8004c32:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004c34:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004c36:	6a23      	ldr	r3, [r4, #32]
 8004c38:	f021 010f 	bic.w	r1, r1, #15
 8004c3c:	3b01      	subs	r3, #1
 8004c3e:	430b      	orrs	r3, r1
 8004c40:	6313      	str	r3, [r2, #48]	; 0x30
 8004c42:	e7ac      	b.n	8004b9e <HAL_ADC_Init+0x12a>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004c44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c48:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004c4a:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8004c4e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004c52:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004c56:	432b      	orrs	r3, r5
 8004c58:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8004c5c:	e7d9      	b.n	8004c12 <HAL_ADC_Init+0x19e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004c5e:	4913      	ldr	r1, [pc, #76]	; (8004cac <HAL_ADC_Init+0x238>)
 8004c60:	6893      	ldr	r3, [r2, #8]
 8004c62:	6889      	ldr	r1, [r1, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c64:	430b      	orrs	r3, r1
 8004c66:	07d9      	lsls	r1, r3, #31
 8004c68:	f53f af6e 	bmi.w	8004b48 <HAL_ADC_Init+0xd4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004c6c:	4914      	ldr	r1, [pc, #80]	; (8004cc0 <HAL_ADC_Init+0x24c>)
 8004c6e:	e765      	b.n	8004b3c <HAL_ADC_Init+0xc8>
 8004c70:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	6891      	ldr	r1, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c78:	430b      	orrs	r3, r1
 8004c7a:	07db      	lsls	r3, r3, #31
 8004c7c:	f53f af64 	bmi.w	8004b48 <HAL_ADC_Init+0xd4>
 8004c80:	e7f4      	b.n	8004c6c <HAL_ADC_Init+0x1f8>
        MODIFY_REG(hadc->Instance->CFGR2,
 8004c82:	e9d4 3611 	ldrd	r3, r6, [r4, #68]	; 0x44
 8004c86:	6911      	ldr	r1, [r2, #16]
 8004c88:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8004c8a:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 8004c8e:	f021 0104 	bic.w	r1, r1, #4
 8004c92:	4333      	orrs	r3, r6
 8004c94:	430b      	orrs	r3, r1
 8004c96:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004c98:	432b      	orrs	r3, r5
 8004c9a:	430b      	orrs	r3, r1
 8004c9c:	f043 0301 	orr.w	r3, r3, #1
 8004ca0:	6113      	str	r3, [r2, #16]
 8004ca2:	e775      	b.n	8004b90 <HAL_ADC_Init+0x11c>
 8004ca4:	20000000 	.word	0x20000000
 8004ca8:	053e2d63 	.word	0x053e2d63
 8004cac:	50000100 	.word	0x50000100
 8004cb0:	50000400 	.word	0x50000400
 8004cb4:	50000600 	.word	0x50000600
 8004cb8:	50000700 	.word	0x50000700
 8004cbc:	fff04007 	.word	0xfff04007
 8004cc0:	50000300 	.word	0x50000300

08004cc4 <HAL_ADC_PollForConversion>:
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004cc4:	6803      	ldr	r3, [r0, #0]
 8004cc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8004cca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cce:	4605      	mov	r5, r0
 8004cd0:	460e      	mov	r6, r1
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004cd2:	d06f      	beq.n	8004db4 <HAL_ADC_PollForConversion+0xf0>
 8004cd4:	4848      	ldr	r0, [pc, #288]	; (8004df8 <HAL_ADC_PollForConversion+0x134>)
 8004cd6:	4a49      	ldr	r2, [pc, #292]	; (8004dfc <HAL_ADC_PollForConversion+0x138>)
 8004cd8:	4949      	ldr	r1, [pc, #292]	; (8004e00 <HAL_ADC_PollForConversion+0x13c>)
 8004cda:	4283      	cmp	r3, r0
 8004cdc:	bf18      	it	ne
 8004cde:	460a      	movne	r2, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004ce0:	69ac      	ldr	r4, [r5, #24]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004ce2:	6897      	ldr	r7, [r2, #8]
 8004ce4:	2c08      	cmp	r4, #8
 8004ce6:	f007 071f 	and.w	r7, r7, #31
 8004cea:	d00a      	beq.n	8004d02 <HAL_ADC_PollForConversion+0x3e>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004cec:	2f09      	cmp	r7, #9
 8004cee:	d863      	bhi.n	8004db8 <HAL_ADC_PollForConversion+0xf4>
 8004cf0:	f240 2221 	movw	r2, #545	; 0x221
 8004cf4:	40fa      	lsrs	r2, r7
 8004cf6:	07d1      	lsls	r1, r2, #31
 8004cf8:	d55e      	bpl.n	8004db8 <HAL_ADC_PollForConversion+0xf4>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	07da      	lsls	r2, r3, #31
 8004cfe:	d469      	bmi.n	8004dd4 <HAL_ADC_PollForConversion+0x110>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
        return HAL_ERROR;
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004d00:	2404      	movs	r4, #4
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004d02:	f7ff fe9f 	bl	8004a44 <HAL_GetTick>
 8004d06:	682a      	ldr	r2, [r5, #0]
 8004d08:	4680      	mov	r8, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004d0a:	1c73      	adds	r3, r6, #1
 8004d0c:	d12c      	bne.n	8004d68 <HAL_ADC_PollForConversion+0xa4>
 8004d0e:	6813      	ldr	r3, [r2, #0]
 8004d10:	421c      	tst	r4, r3
 8004d12:	d0fc      	beq.n	8004d0e <HAL_ADC_PollForConversion+0x4a>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004d14:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8004d16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d1a:	65eb      	str	r3, [r5, #92]	; 0x5c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004d1c:	68d3      	ldr	r3, [r2, #12]
 8004d1e:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8004d22:	d10f      	bne.n	8004d44 <HAL_ADC_PollForConversion+0x80>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004d24:	7f6b      	ldrb	r3, [r5, #29]
 8004d26:	b96b      	cbnz	r3, 8004d44 <HAL_ADC_PollForConversion+0x80>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004d28:	6813      	ldr	r3, [r2, #0]
 8004d2a:	0718      	lsls	r0, r3, #28
 8004d2c:	d50a      	bpl.n	8004d44 <HAL_ADC_PollForConversion+0x80>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004d2e:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8004d30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d34:	65eb      	str	r3, [r5, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004d36:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8004d38:	04d9      	lsls	r1, r3, #19
 8004d3a:	d403      	bmi.n	8004d44 <HAL_ADC_PollForConversion+0x80>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d3c:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8004d3e:	f043 0301 	orr.w	r3, r3, #1
 8004d42:	65eb      	str	r3, [r5, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004d44:	4b2c      	ldr	r3, [pc, #176]	; (8004df8 <HAL_ADC_PollForConversion+0x134>)
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d029      	beq.n	8004d9e <HAL_ADC_PollForConversion+0xda>
 8004d4a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	d04e      	beq.n	8004df0 <HAL_ADC_PollForConversion+0x12c>
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004d52:	2c08      	cmp	r4, #8
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004d54:	68d0      	ldr	r0, [r2, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004d56:	d029      	beq.n	8004dac <HAL_ADC_PollForConversion+0xe8>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004d58:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004d5c:	bf06      	itte	eq
 8004d5e:	230c      	moveq	r3, #12
 8004d60:	6013      	streq	r3, [r2, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8004d62:	2000      	movne	r0, #0
}
 8004d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004d68:	6813      	ldr	r3, [r2, #0]
 8004d6a:	4223      	tst	r3, r4
 8004d6c:	d1d2      	bne.n	8004d14 <HAL_ADC_PollForConversion+0x50>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004d6e:	f7ff fe69 	bl	8004a44 <HAL_GetTick>
 8004d72:	eba0 0008 	sub.w	r0, r0, r8
 8004d76:	42b0      	cmp	r0, r6
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004d78:	682a      	ldr	r2, [r5, #0]
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004d7a:	d90a      	bls.n	8004d92 <HAL_ADC_PollForConversion+0xce>
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004d7c:	6813      	ldr	r3, [r2, #0]
 8004d7e:	4023      	ands	r3, r4
 8004d80:	d1c3      	bne.n	8004d0a <HAL_ADC_PollForConversion+0x46>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004d82:	6dea      	ldr	r2, [r5, #92]	; 0x5c
          __HAL_UNLOCK(hadc);
 8004d84:	f885 3058 	strb.w	r3, [r5, #88]	; 0x58
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004d88:	f042 0204 	orr.w	r2, r2, #4
 8004d8c:	65ea      	str	r2, [r5, #92]	; 0x5c
          return HAL_TIMEOUT;
 8004d8e:	2003      	movs	r0, #3
 8004d90:	e7e8      	b.n	8004d64 <HAL_ADC_PollForConversion+0xa0>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004d92:	2e00      	cmp	r6, #0
 8004d94:	d1b9      	bne.n	8004d0a <HAL_ADC_PollForConversion+0x46>
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004d96:	6813      	ldr	r3, [r2, #0]
 8004d98:	4023      	ands	r3, r4
 8004d9a:	d1b6      	bne.n	8004d0a <HAL_ADC_PollForConversion+0x46>
 8004d9c:	e7f1      	b.n	8004d82 <HAL_ADC_PollForConversion+0xbe>
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004d9e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004da2:	2f09      	cmp	r7, #9
 8004da4:	d91d      	bls.n	8004de2 <HAL_ADC_PollForConversion+0x11e>
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004da6:	2c08      	cmp	r4, #8
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004da8:	68c8      	ldr	r0, [r1, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004daa:	d1d5      	bne.n	8004d58 <HAL_ADC_PollForConversion+0x94>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004dac:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 8004dae:	2000      	movs	r0, #0
}
 8004db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004db4:	4a11      	ldr	r2, [pc, #68]	; (8004dfc <HAL_ADC_PollForConversion+0x138>)
 8004db6:	e793      	b.n	8004ce0 <HAL_ADC_PollForConversion+0x1c>
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004db8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004dbc:	d01a      	beq.n	8004df4 <HAL_ADC_PollForConversion+0x130>
 8004dbe:	480e      	ldr	r0, [pc, #56]	; (8004df8 <HAL_ADC_PollForConversion+0x134>)
 8004dc0:	4a0e      	ldr	r2, [pc, #56]	; (8004dfc <HAL_ADC_PollForConversion+0x138>)
 8004dc2:	490f      	ldr	r1, [pc, #60]	; (8004e00 <HAL_ADC_PollForConversion+0x13c>)
 8004dc4:	4283      	cmp	r3, r0
 8004dc6:	bf0c      	ite	eq
 8004dc8:	4613      	moveq	r3, r2
 8004dca:	460b      	movne	r3, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8004dd2:	d095      	beq.n	8004d00 <HAL_ADC_PollForConversion+0x3c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004dd4:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8004dd6:	f043 0320 	orr.w	r3, r3, #32
 8004dda:	65eb      	str	r3, [r5, #92]	; 0x5c
        return HAL_ERROR;
 8004ddc:	2001      	movs	r0, #1
}
 8004dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004de2:	f240 2321 	movw	r3, #545	; 0x221
 8004de6:	fa23 f707 	lsr.w	r7, r3, r7
 8004dea:	07fb      	lsls	r3, r7, #31
 8004dec:	d5db      	bpl.n	8004da6 <HAL_ADC_PollForConversion+0xe2>
 8004dee:	e7b0      	b.n	8004d52 <HAL_ADC_PollForConversion+0x8e>
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004df0:	4904      	ldr	r1, [pc, #16]	; (8004e04 <HAL_ADC_PollForConversion+0x140>)
 8004df2:	e7d6      	b.n	8004da2 <HAL_ADC_PollForConversion+0xde>
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004df4:	4b01      	ldr	r3, [pc, #4]	; (8004dfc <HAL_ADC_PollForConversion+0x138>)
 8004df6:	e7e9      	b.n	8004dcc <HAL_ADC_PollForConversion+0x108>
 8004df8:	50000100 	.word	0x50000100
 8004dfc:	50000300 	.word	0x50000300
 8004e00:	50000700 	.word	0x50000700
 8004e04:	50000400 	.word	0x50000400

08004e08 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004e08:	6803      	ldr	r3, [r0, #0]
 8004e0a:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8004e0c:	4770      	bx	lr
 8004e0e:	bf00      	nop

08004e10 <HAL_ADC_ConvCpltCallback>:
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop

08004e14 <HAL_ADC_LevelOutOfWindowCallback>:
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop

08004e18 <HAL_ADC_ErrorCallback>:
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop

08004e1c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004e1e:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004e24:	681e      	ldr	r6, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004e26:	685f      	ldr	r7, [r3, #4]
{
 8004e28:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e2a:	f000 80d2 	beq.w	8004fd2 <HAL_ADC_IRQHandler+0x1b6>
 8004e2e:	48a2      	ldr	r0, [pc, #648]	; (80050b8 <HAL_ADC_IRQHandler+0x29c>)
 8004e30:	4aa2      	ldr	r2, [pc, #648]	; (80050bc <HAL_ADC_IRQHandler+0x2a0>)
 8004e32:	49a3      	ldr	r1, [pc, #652]	; (80050c0 <HAL_ADC_IRQHandler+0x2a4>)
 8004e34:	4283      	cmp	r3, r0
 8004e36:	bf08      	it	eq
 8004e38:	460a      	moveq	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004e3a:	6895      	ldr	r5, [r2, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004e3c:	07b1      	lsls	r1, r6, #30
 8004e3e:	f005 051f 	and.w	r5, r5, #31
 8004e42:	d502      	bpl.n	8004e4a <HAL_ADC_IRQHandler+0x2e>
 8004e44:	07ba      	lsls	r2, r7, #30
 8004e46:	f100 80b6 	bmi.w	8004fb6 <HAL_ADC_IRQHandler+0x19a>
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004e4a:	0770      	lsls	r0, r6, #29
 8004e4c:	f140 8086 	bpl.w	8004f5c <HAL_ADC_IRQHandler+0x140>
 8004e50:	0779      	lsls	r1, r7, #29
 8004e52:	f140 8083 	bpl.w	8004f5c <HAL_ADC_IRQHandler+0x140>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004e56:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004e58:	06d1      	lsls	r1, r2, #27
 8004e5a:	d403      	bmi.n	8004e64 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004e5c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004e5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e62:	65e2      	str	r2, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004e64:	68da      	ldr	r2, [r3, #12]
 8004e66:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8004e6a:	d121      	bne.n	8004eb0 <HAL_ADC_IRQHandler+0x94>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004e6c:	4a92      	ldr	r2, [pc, #584]	; (80050b8 <HAL_ADC_IRQHandler+0x29c>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	f000 80ec 	beq.w	800504c <HAL_ADC_IRQHandler+0x230>
 8004e74:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	f000 810f 	beq.w	800509c <HAL_ADC_IRQHandler+0x280>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004e7e:	68da      	ldr	r2, [r3, #12]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004e80:	0490      	lsls	r0, r2, #18
 8004e82:	d415      	bmi.n	8004eb0 <HAL_ADC_IRQHandler+0x94>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	0711      	lsls	r1, r2, #28
 8004e88:	d512      	bpl.n	8004eb0 <HAL_ADC_IRQHandler+0x94>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004e8a:	689a      	ldr	r2, [r3, #8]
 8004e8c:	0752      	lsls	r2, r2, #29
 8004e8e:	f100 80fc 	bmi.w	800508a <HAL_ADC_IRQHandler+0x26e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004e92:	685a      	ldr	r2, [r3, #4]
 8004e94:	f022 020c 	bic.w	r2, r2, #12
 8004e98:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004e9a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004e9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ea0:	65e3      	str	r3, [r4, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004ea2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004ea4:	04db      	lsls	r3, r3, #19
 8004ea6:	d403      	bmi.n	8004eb0 <HAL_ADC_IRQHandler+0x94>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004ea8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004eaa:	f043 0301 	orr.w	r3, r3, #1
 8004eae:	65e3      	str	r3, [r4, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004eb0:	4620      	mov	r0, r4
 8004eb2:	f7ff ffad 	bl	8004e10 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004eb6:	6823      	ldr	r3, [r4, #0]
 8004eb8:	220c      	movs	r2, #12
 8004eba:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004ebc:	06b0      	lsls	r0, r6, #26
 8004ebe:	d554      	bpl.n	8004f6a <HAL_ADC_IRQHandler+0x14e>
 8004ec0:	06b9      	lsls	r1, r7, #26
 8004ec2:	d552      	bpl.n	8004f6a <HAL_ADC_IRQHandler+0x14e>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004ec4:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004ec6:	06d1      	lsls	r1, r2, #27
 8004ec8:	d403      	bmi.n	8004ed2 <HAL_ADC_IRQHandler+0xb6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004eca:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004ecc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ed0:	65e2      	str	r2, [r4, #92]	; 0x5c
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004ed2:	4979      	ldr	r1, [pc, #484]	; (80050b8 <HAL_ADC_IRQHandler+0x29c>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004ed4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004ed6:	68d8      	ldr	r0, [r3, #12]
 8004ed8:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004eda:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 8004ede:	f000 80bb 	beq.w	8005058 <HAL_ADC_IRQHandler+0x23c>
 8004ee2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004ee6:	428b      	cmp	r3, r1
 8004ee8:	f000 80c2 	beq.w	8005070 <HAL_ADC_IRQHandler+0x254>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004eec:	68d9      	ldr	r1, [r3, #12]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004eee:	b9d2      	cbnz	r2, 8004f26 <HAL_ADC_IRQHandler+0x10a>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8004ef0:	018a      	lsls	r2, r1, #6
 8004ef2:	f100 80a3 	bmi.w	800503c <HAL_ADC_IRQHandler+0x220>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	0650      	lsls	r0, r2, #25
 8004efa:	d514      	bpl.n	8004f26 <HAL_ADC_IRQHandler+0x10a>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004efc:	0289      	lsls	r1, r1, #10
 8004efe:	d412      	bmi.n	8004f26 <HAL_ADC_IRQHandler+0x10a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004f00:	689a      	ldr	r2, [r3, #8]
 8004f02:	0712      	lsls	r2, r2, #28
 8004f04:	f100 80ce 	bmi.w	80050a4 <HAL_ADC_IRQHandler+0x288>
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004f08:	685a      	ldr	r2, [r3, #4]
 8004f0a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004f0e:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004f10:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004f12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f16:	65e3      	str	r3, [r4, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004f18:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004f1a:	05d8      	lsls	r0, r3, #23
 8004f1c:	d403      	bmi.n	8004f26 <HAL_ADC_IRQHandler+0x10a>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004f1e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004f20:	f043 0301 	orr.w	r3, r3, #1
 8004f24:	65e3      	str	r3, [r4, #92]	; 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004f26:	4620      	mov	r0, r4
 8004f28:	f000 fce0 	bl	80058ec <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004f2c:	6823      	ldr	r3, [r4, #0]
 8004f2e:	2260      	movs	r2, #96	; 0x60
 8004f30:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004f32:	0631      	lsls	r1, r6, #24
 8004f34:	d501      	bpl.n	8004f3a <HAL_ADC_IRQHandler+0x11e>
 8004f36:	063a      	lsls	r2, r7, #24
 8004f38:	d459      	bmi.n	8004fee <HAL_ADC_IRQHandler+0x1d2>
    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004f3a:	05f0      	lsls	r0, r6, #23
 8004f3c:	d501      	bpl.n	8004f42 <HAL_ADC_IRQHandler+0x126>
 8004f3e:	05f9      	lsls	r1, r7, #23
 8004f40:	d460      	bmi.n	8005004 <HAL_ADC_IRQHandler+0x1e8>
    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004f42:	05b2      	lsls	r2, r6, #22
 8004f44:	d501      	bpl.n	8004f4a <HAL_ADC_IRQHandler+0x12e>
 8004f46:	05b8      	lsls	r0, r7, #22
 8004f48:	d445      	bmi.n	8004fd6 <HAL_ADC_IRQHandler+0x1ba>
    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004f4a:	06f1      	lsls	r1, r6, #27
 8004f4c:	d501      	bpl.n	8004f52 <HAL_ADC_IRQHandler+0x136>
 8004f4e:	06fa      	lsls	r2, r7, #27
 8004f50:	d410      	bmi.n	8004f74 <HAL_ADC_IRQHandler+0x158>
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004f52:	0571      	lsls	r1, r6, #21
 8004f54:	d501      	bpl.n	8004f5a <HAL_ADC_IRQHandler+0x13e>
 8004f56:	057a      	lsls	r2, r7, #21
 8004f58:	d460      	bmi.n	800501c <HAL_ADC_IRQHandler+0x200>
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004f5c:	0732      	lsls	r2, r6, #28
 8004f5e:	d5ad      	bpl.n	8004ebc <HAL_ADC_IRQHandler+0xa0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004f60:	0738      	lsls	r0, r7, #28
 8004f62:	f53f af78 	bmi.w	8004e56 <HAL_ADC_IRQHandler+0x3a>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004f66:	06b0      	lsls	r0, r6, #26
 8004f68:	d4aa      	bmi.n	8004ec0 <HAL_ADC_IRQHandler+0xa4>
 8004f6a:	0672      	lsls	r2, r6, #25
 8004f6c:	d5e1      	bpl.n	8004f32 <HAL_ADC_IRQHandler+0x116>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004f6e:	0678      	lsls	r0, r7, #25
 8004f70:	d5df      	bpl.n	8004f32 <HAL_ADC_IRQHandler+0x116>
 8004f72:	e7a7      	b.n	8004ec4 <HAL_ADC_IRQHandler+0xa8>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004f74:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004f76:	b17a      	cbz	r2, 8004f98 <HAL_ADC_IRQHandler+0x17c>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004f78:	2d00      	cmp	r5, #0
 8004f7a:	d07c      	beq.n	8005076 <HAL_ADC_IRQHandler+0x25a>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004f7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f80:	f000 808e 	beq.w	80050a0 <HAL_ADC_IRQHandler+0x284>
 8004f84:	484c      	ldr	r0, [pc, #304]	; (80050b8 <HAL_ADC_IRQHandler+0x29c>)
 8004f86:	4a4d      	ldr	r2, [pc, #308]	; (80050bc <HAL_ADC_IRQHandler+0x2a0>)
 8004f88:	494d      	ldr	r1, [pc, #308]	; (80050c0 <HAL_ADC_IRQHandler+0x2a4>)
 8004f8a:	4283      	cmp	r3, r0
 8004f8c:	bf08      	it	eq
 8004f8e:	460a      	moveq	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004f90:	6892      	ldr	r2, [r2, #8]
 8004f92:	f412 4f60 	tst.w	r2, #57344	; 0xe000
 8004f96:	d00b      	beq.n	8004fb0 <HAL_ADC_IRQHandler+0x194>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004f98:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004f9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004f9e:	65e3      	str	r3, [r4, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004fa0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004fa2:	f043 0302 	orr.w	r3, r3, #2
 8004fa6:	6623      	str	r3, [r4, #96]	; 0x60
      HAL_ADC_ErrorCallback(hadc);
 8004fa8:	4620      	mov	r0, r4
 8004faa:	f7ff ff35 	bl	8004e18 <HAL_ADC_ErrorCallback>
 8004fae:	6823      	ldr	r3, [r4, #0]
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004fb0:	2210      	movs	r2, #16
 8004fb2:	601a      	str	r2, [r3, #0]
 8004fb4:	e7cd      	b.n	8004f52 <HAL_ADC_IRQHandler+0x136>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004fb6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004fb8:	06db      	lsls	r3, r3, #27
 8004fba:	d403      	bmi.n	8004fc4 <HAL_ADC_IRQHandler+0x1a8>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004fbc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004fbe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004fc2:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004fc4:	4620      	mov	r0, r4
 8004fc6:	f000 fc99 	bl	80058fc <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004fca:	6823      	ldr	r3, [r4, #0]
 8004fcc:	2202      	movs	r2, #2
 8004fce:	601a      	str	r2, [r3, #0]
 8004fd0:	e73b      	b.n	8004e4a <HAL_ADC_IRQHandler+0x2e>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004fd2:	4a3b      	ldr	r2, [pc, #236]	; (80050c0 <HAL_ADC_IRQHandler+0x2a4>)
 8004fd4:	e731      	b.n	8004e3a <HAL_ADC_IRQHandler+0x1e>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004fd6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004fd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004fdc:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004fde:	4620      	mov	r0, r4
 8004fe0:	f000 fc8a 	bl	80058f8 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004fe4:	6823      	ldr	r3, [r4, #0]
 8004fe6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004fea:	601a      	str	r2, [r3, #0]
 8004fec:	e7ad      	b.n	8004f4a <HAL_ADC_IRQHandler+0x12e>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004fee:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004ff0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ff4:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004ff6:	4620      	mov	r0, r4
 8004ff8:	f7ff ff0c 	bl	8004e14 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004ffc:	6823      	ldr	r3, [r4, #0]
 8004ffe:	2280      	movs	r2, #128	; 0x80
 8005000:	601a      	str	r2, [r3, #0]
 8005002:	e79a      	b.n	8004f3a <HAL_ADC_IRQHandler+0x11e>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005004:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005006:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800500a:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800500c:	4620      	mov	r0, r4
 800500e:	f000 fc71 	bl	80058f4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005012:	6823      	ldr	r3, [r4, #0]
 8005014:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005018:	601a      	str	r2, [r3, #0]
 800501a:	e792      	b.n	8004f42 <HAL_ADC_IRQHandler+0x126>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800501c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800501e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005022:	65e2      	str	r2, [r4, #92]	; 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005024:	6e22      	ldr	r2, [r4, #96]	; 0x60
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005026:	f44f 6180 	mov.w	r1, #1024	; 0x400
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800502a:	f042 0208 	orr.w	r2, r2, #8
 800502e:	6622      	str	r2, [r4, #96]	; 0x60
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005030:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005032:	6019      	str	r1, [r3, #0]
}
 8005034:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005038:	f000 bc5a 	b.w	80058f0 <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800503c:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8005040:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005044:	4302      	orrs	r2, r0
 8005046:	f47f af6e 	bne.w	8004f26 <HAL_ADC_IRQHandler+0x10a>
 800504a:	e754      	b.n	8004ef6 <HAL_ADC_IRQHandler+0xda>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800504c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005050:	2d09      	cmp	r5, #9
 8005052:	d914      	bls.n	800507e <HAL_ADC_IRQHandler+0x262>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005054:	68ca      	ldr	r2, [r1, #12]
 8005056:	e713      	b.n	8004e80 <HAL_ADC_IRQHandler+0x64>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005058:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800505c:	2d00      	cmp	r5, #0
 800505e:	f43f af45 	beq.w	8004eec <HAL_ADC_IRQHandler+0xd0>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005062:	1fa9      	subs	r1, r5, #6
 8005064:	2901      	cmp	r1, #1
 8005066:	f67f af41 	bls.w	8004eec <HAL_ADC_IRQHandler+0xd0>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800506a:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800506e:	e73e      	b.n	8004eee <HAL_ADC_IRQHandler+0xd2>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005070:	f8df c050 	ldr.w	ip, [pc, #80]	; 80050c4 <HAL_ADC_IRQHandler+0x2a8>
 8005074:	e7f2      	b.n	800505c <HAL_ADC_IRQHandler+0x240>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8005076:	68da      	ldr	r2, [r3, #12]
 8005078:	07d0      	lsls	r0, r2, #31
 800507a:	d599      	bpl.n	8004fb0 <HAL_ADC_IRQHandler+0x194>
 800507c:	e78c      	b.n	8004f98 <HAL_ADC_IRQHandler+0x17c>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800507e:	f240 2221 	movw	r2, #545	; 0x221
 8005082:	40ea      	lsrs	r2, r5
 8005084:	07d2      	lsls	r2, r2, #31
 8005086:	d5e5      	bpl.n	8005054 <HAL_ADC_IRQHandler+0x238>
 8005088:	e6f9      	b.n	8004e7e <HAL_ADC_IRQHandler+0x62>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800508a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800508c:	f043 0310 	orr.w	r3, r3, #16
 8005090:	65e3      	str	r3, [r4, #92]	; 0x5c
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005092:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005094:	f043 0301 	orr.w	r3, r3, #1
 8005098:	6623      	str	r3, [r4, #96]	; 0x60
 800509a:	e709      	b.n	8004eb0 <HAL_ADC_IRQHandler+0x94>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800509c:	4909      	ldr	r1, [pc, #36]	; (80050c4 <HAL_ADC_IRQHandler+0x2a8>)
 800509e:	e7d7      	b.n	8005050 <HAL_ADC_IRQHandler+0x234>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80050a0:	4a07      	ldr	r2, [pc, #28]	; (80050c0 <HAL_ADC_IRQHandler+0x2a4>)
 80050a2:	e775      	b.n	8004f90 <HAL_ADC_IRQHandler+0x174>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050a4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80050a6:	f043 0310 	orr.w	r3, r3, #16
 80050aa:	65e3      	str	r3, [r4, #92]	; 0x5c
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050ac:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80050ae:	f043 0301 	orr.w	r3, r3, #1
 80050b2:	6623      	str	r3, [r4, #96]	; 0x60
 80050b4:	e737      	b.n	8004f26 <HAL_ADC_IRQHandler+0x10a>
 80050b6:	bf00      	nop
 80050b8:	50000100 	.word	0x50000100
 80050bc:	50000700 	.word	0x50000700
 80050c0:	50000300 	.word	0x50000300
 80050c4:	50000400 	.word	0x50000400

080050c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80050c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80050ca:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 80050ce:	b083      	sub	sp, #12
 80050d0:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80050d2:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 80050d4:	f04f 0000 	mov.w	r0, #0
 80050d8:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80050da:	f000 8150 	beq.w	800537e <HAL_ADC_ConfigChannel+0x2b6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80050de:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80050e0:	2001      	movs	r0, #1
 80050e2:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80050e6:	6894      	ldr	r4, [r2, #8]
 80050e8:	0766      	lsls	r6, r4, #29
 80050ea:	d450      	bmi.n	800518e <HAL_ADC_ConfigChannel+0xc6>
  MODIFY_REG(*preg,
 80050ec:	e9d1 0400 	ldrd	r0, r4, [r1]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80050f0:	09a6      	lsrs	r6, r4, #6
 80050f2:	f102 0530 	add.w	r5, r2, #48	; 0x30
 80050f6:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 80050fa:	f004 041f 	and.w	r4, r4, #31
 80050fe:	5977      	ldr	r7, [r6, r5]
 8005100:	f04f 0c1f 	mov.w	ip, #31
 8005104:	fa0c fc04 	lsl.w	ip, ip, r4
 8005108:	f3c0 6084 	ubfx	r0, r0, #26, #5
 800510c:	ea27 070c 	bic.w	r7, r7, ip
 8005110:	40a0      	lsls	r0, r4
 8005112:	4338      	orrs	r0, r7
 8005114:	5170      	str	r0, [r6, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005116:	6890      	ldr	r0, [r2, #8]
 8005118:	0745      	lsls	r5, r0, #29
 800511a:	f140 80a5 	bpl.w	8005268 <HAL_ADC_ConfigChannel+0x1a0>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800511e:	6890      	ldr	r0, [r2, #8]
 8005120:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005122:	6894      	ldr	r4, [r2, #8]
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005124:	07e4      	lsls	r4, r4, #31
 8005126:	d53b      	bpl.n	80051a0 <HAL_ADC_ConfigChannel+0xd8>
 8005128:	4604      	mov	r4, r0
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800512a:	49c2      	ldr	r1, [pc, #776]	; (8005434 <HAL_ADC_ConfigChannel+0x36c>)
 800512c:	420c      	tst	r4, r1
 800512e:	d02c      	beq.n	800518a <HAL_ADC_ConfigChannel+0xc2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005130:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8005134:	f000 8121 	beq.w	800537a <HAL_ADC_ConfigChannel+0x2b2>
 8005138:	4dbf      	ldr	r5, [pc, #764]	; (8005438 <HAL_ADC_ConfigChannel+0x370>)
 800513a:	49c0      	ldr	r1, [pc, #768]	; (800543c <HAL_ADC_ConfigChannel+0x374>)
 800513c:	48c0      	ldr	r0, [pc, #768]	; (8005440 <HAL_ADC_ConfigChannel+0x378>)
 800513e:	42aa      	cmp	r2, r5
 8005140:	bf18      	it	ne
 8005142:	4601      	movne	r1, r0
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005144:	6888      	ldr	r0, [r1, #8]

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005146:	49bf      	ldr	r1, [pc, #764]	; (8005444 <HAL_ADC_ConfigChannel+0x37c>)
 8005148:	428c      	cmp	r4, r1
 800514a:	f000 75e0 	and.w	r5, r0, #29360128	; 0x1c00000
 800514e:	f000 8119 	beq.w	8005384 <HAL_ADC_ConfigChannel+0x2bc>
 8005152:	49bd      	ldr	r1, [pc, #756]	; (8005448 <HAL_ADC_ConfigChannel+0x380>)
 8005154:	428c      	cmp	r4, r1
 8005156:	f000 8115 	beq.w	8005384 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800515a:	49bc      	ldr	r1, [pc, #752]	; (800544c <HAL_ADC_ConfigChannel+0x384>)
 800515c:	428c      	cmp	r4, r1
 800515e:	f040 814d 	bne.w	80053fc <HAL_ADC_ConfigChannel+0x334>
 8005162:	01c0      	lsls	r0, r0, #7
 8005164:	d411      	bmi.n	800518a <HAL_ADC_ConfigChannel+0xc2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005166:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800516a:	f000 822c 	beq.w	80055c6 <HAL_ADC_ConfigChannel+0x4fe>
 800516e:	4cb2      	ldr	r4, [pc, #712]	; (8005438 <HAL_ADC_ConfigChannel+0x370>)
 8005170:	49b2      	ldr	r1, [pc, #712]	; (800543c <HAL_ADC_ConfigChannel+0x374>)
 8005172:	48b3      	ldr	r0, [pc, #716]	; (8005440 <HAL_ADC_ConfigChannel+0x378>)
 8005174:	42a2      	cmp	r2, r4
 8005176:	bf0c      	ite	eq
 8005178:	460a      	moveq	r2, r1
 800517a:	4602      	movne	r2, r0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800517c:	6891      	ldr	r1, [r2, #8]
 800517e:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8005182:	430d      	orrs	r5, r1
 8005184:	f045 7580 	orr.w	r5, r5, #16777216	; 0x1000000
 8005188:	6095      	str	r5, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800518a:	2000      	movs	r0, #0
}
 800518c:	e003      	b.n	8005196 <HAL_ADC_ConfigChannel+0xce>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800518e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005190:	f042 0220 	orr.w	r2, r2, #32
 8005194:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005196:	2200      	movs	r2, #0
 8005198:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 800519c:	b003      	add	sp, #12
 800519e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80051a0:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 80051a2:	4cab      	ldr	r4, [pc, #684]	; (8005450 <HAL_ADC_ConfigChannel+0x388>)
 80051a4:	f8d2 50b0 	ldr.w	r5, [r2, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80051a8:	f8df c2b8 	ldr.w	ip, [pc, #696]	; 8005464 <HAL_ADC_ConfigChannel+0x39c>
 80051ac:	f006 0718 	and.w	r7, r6, #24
 80051b0:	40fc      	lsrs	r4, r7
 80051b2:	f3c0 0712 	ubfx	r7, r0, #0, #19
 80051b6:	4004      	ands	r4, r0
 80051b8:	ea25 0507 	bic.w	r5, r5, r7
 80051bc:	432c      	orrs	r4, r5
 80051be:	4566      	cmp	r6, ip
 80051c0:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80051c4:	4604      	mov	r4, r0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80051c6:	d1b0      	bne.n	800512a <HAL_ADC_ConfigChannel+0x62>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80051c8:	2f00      	cmp	r7, #0
 80051ca:	f000 8104 	beq.w	80053d6 <HAL_ADC_ConfigChannel+0x30e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051ce:	fa90 f4a0 	rbit	r4, r0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80051d2:	2c00      	cmp	r4, #0
 80051d4:	f000 819c 	beq.w	8005510 <HAL_ADC_ConfigChannel+0x448>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80051d8:	fab4 f484 	clz	r4, r4
 80051dc:	3401      	adds	r4, #1
 80051de:	f004 041f 	and.w	r4, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051e2:	2c09      	cmp	r4, #9
 80051e4:	f240 8194 	bls.w	8005510 <HAL_ADC_ConfigChannel+0x448>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e8:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80051ec:	2d00      	cmp	r5, #0
 80051ee:	f000 81f0 	beq.w	80055d2 <HAL_ADC_ConfigChannel+0x50a>
  return __builtin_clz(value);
 80051f2:	fab5 f585 	clz	r5, r5
 80051f6:	3501      	adds	r5, #1
 80051f8:	06ad      	lsls	r5, r5, #26
 80051fa:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051fe:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8005202:	2c00      	cmp	r4, #0
 8005204:	f000 81e3 	beq.w	80055ce <HAL_ADC_ConfigChannel+0x506>
  return __builtin_clz(value);
 8005208:	fab4 f484 	clz	r4, r4
 800520c:	3401      	adds	r4, #1
 800520e:	f004 041f 	and.w	r4, r4, #31
 8005212:	2601      	movs	r6, #1
 8005214:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005218:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800521a:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800521e:	2800      	cmp	r0, #0
 8005220:	f000 81d3 	beq.w	80055ca <HAL_ADC_ConfigChannel+0x502>
  return __builtin_clz(value);
 8005224:	fab0 f480 	clz	r4, r0
 8005228:	3401      	adds	r4, #1
 800522a:	f004 041f 	and.w	r4, r4, #31
 800522e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8005232:	f1a4 001e 	sub.w	r0, r4, #30
 8005236:	0500      	lsls	r0, r0, #20
 8005238:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800523c:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800523e:	0dc7      	lsrs	r7, r0, #23
 8005240:	f007 0704 	and.w	r7, r7, #4
 8005244:	f102 0514 	add.w	r5, r2, #20
  MODIFY_REG(*preg,
 8005248:	688e      	ldr	r6, [r1, #8]
 800524a:	597c      	ldr	r4, [r7, r5]
 800524c:	f3c0 5004 	ubfx	r0, r0, #20, #5
 8005250:	f04f 0c07 	mov.w	ip, #7
 8005254:	fa0c fc00 	lsl.w	ip, ip, r0
 8005258:	ea24 040c 	bic.w	r4, r4, ip
 800525c:	fa06 f000 	lsl.w	r0, r6, r0
 8005260:	4320      	orrs	r0, r4
 8005262:	5178      	str	r0, [r7, r5]
 8005264:	680c      	ldr	r4, [r1, #0]
}
 8005266:	e760      	b.n	800512a <HAL_ADC_ConfigChannel+0x62>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005268:	6890      	ldr	r0, [r2, #8]
 800526a:	f010 0008 	ands.w	r0, r0, #8
 800526e:	f040 8082 	bne.w	8005376 <HAL_ADC_ConfigChannel+0x2ae>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005272:	688c      	ldr	r4, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005274:	680e      	ldr	r6, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005276:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 800527a:	f000 80f7 	beq.w	800546c <HAL_ADC_ConfigChannel+0x3a4>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800527e:	ea4f 5cd6 	mov.w	ip, r6, lsr #23
 8005282:	f00c 0c04 	and.w	ip, ip, #4
 8005286:	f102 0714 	add.w	r7, r2, #20
  MODIFY_REG(*preg,
 800528a:	f3c6 5604 	ubfx	r6, r6, #20, #5
 800528e:	f85c 5007 	ldr.w	r5, [ip, r7]
 8005292:	f04f 0e07 	mov.w	lr, #7
 8005296:	fa0e fe06 	lsl.w	lr, lr, r6
 800529a:	40b4      	lsls	r4, r6
 800529c:	ea25 050e 	bic.w	r5, r5, lr
 80052a0:	432c      	orrs	r4, r5
 80052a2:	f84c 4007 	str.w	r4, [ip, r7]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80052a6:	6954      	ldr	r4, [r2, #20]
 80052a8:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80052ac:	6154      	str	r4, [r2, #20]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80052ae:	f8d1 c010 	ldr.w	ip, [r1, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80052b2:	68d6      	ldr	r6, [r2, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80052b4:	f1bc 0f04 	cmp.w	ip, #4
 80052b8:	d02e      	beq.n	8005318 <HAL_ADC_ConfigChannel+0x250>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80052ba:	f102 0460 	add.w	r4, r2, #96	; 0x60
  MODIFY_REG(*preg,
 80052be:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8005468 <HAL_ADC_ConfigChannel+0x3a0>
 80052c2:	f854 502c 	ldr.w	r5, [r4, ip, lsl #2]
 80052c6:	680f      	ldr	r7, [r1, #0]
 80052c8:	ea05 0e0e 	and.w	lr, r5, lr
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80052cc:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 80052d0:	694d      	ldr	r5, [r1, #20]
 80052d2:	0076      	lsls	r6, r6, #1
 80052d4:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 80052d8:	40b5      	lsls	r5, r6
 80052da:	ea47 070e 	orr.w	r7, r7, lr
 80052de:	433d      	orrs	r5, r7
 80052e0:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 80052e4:	f844 502c 	str.w	r5, [r4, ip, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80052e8:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 80052ea:	698e      	ldr	r6, [r1, #24]
 80052ec:	f854 5027 	ldr.w	r5, [r4, r7, lsl #2]
 80052f0:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 80052f4:	4335      	orrs	r5, r6
 80052f6:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80052fa:	690e      	ldr	r6, [r1, #16]
 80052fc:	7f0f      	ldrb	r7, [r1, #28]
  MODIFY_REG(*preg,
 80052fe:	f854 5026 	ldr.w	r5, [r4, r6, lsl #2]
 8005302:	2f01      	cmp	r7, #1
 8005304:	f025 7500 	bic.w	r5, r5, #33554432	; 0x2000000
 8005308:	bf08      	it	eq
 800530a:	f04f 7000 	moveq.w	r0, #33554432	; 0x2000000
 800530e:	4328      	orrs	r0, r5
 8005310:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
 8005314:	6808      	ldr	r0, [r1, #0]
}
 8005316:	e704      	b.n	8005122 <HAL_ADC_ConfigChannel+0x5a>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005318:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800531a:	6e14      	ldr	r4, [r2, #96]	; 0x60
 800531c:	6e14      	ldr	r4, [r2, #96]	; 0x60
 800531e:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005322:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005326:	2d00      	cmp	r5, #0
 8005328:	f040 80b4 	bne.w	8005494 <HAL_ADC_ConfigChannel+0x3cc>
 800532c:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005330:	42ac      	cmp	r4, r5
 8005332:	f000 8111 	beq.w	8005558 <HAL_ADC_ConfigChannel+0x490>
 8005336:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8005338:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800533a:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800533e:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005342:	f102 0764 	add.w	r7, r2, #100	; 0x64
 8005346:	42ae      	cmp	r6, r5
 8005348:	f000 812b 	beq.w	80055a2 <HAL_ADC_ConfigChannel+0x4da>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800534c:	68a6      	ldr	r6, [r4, #8]
 800534e:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005350:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005354:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005358:	42ae      	cmp	r6, r5
 800535a:	f000 8111 	beq.w	8005580 <HAL_ADC_ConfigChannel+0x4b8>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800535e:	68e6      	ldr	r6, [r4, #12]
 8005360:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005362:	340c      	adds	r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005364:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005368:	42b5      	cmp	r5, r6
 800536a:	f47f aeda 	bne.w	8005122 <HAL_ADC_ConfigChannel+0x5a>
  MODIFY_REG(*preg,
 800536e:	6820      	ldr	r0, [r4, #0]
 8005370:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005374:	6020      	str	r0, [r4, #0]
 8005376:	6808      	ldr	r0, [r1, #0]
}
 8005378:	e6d3      	b.n	8005122 <HAL_ADC_ConfigChannel+0x5a>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800537a:	4930      	ldr	r1, [pc, #192]	; (800543c <HAL_ADC_ConfigChannel+0x374>)
 800537c:	e6e2      	b.n	8005144 <HAL_ADC_ConfigChannel+0x7c>
  __HAL_LOCK(hadc);
 800537e:	2002      	movs	r0, #2
}
 8005380:	b003      	add	sp, #12
 8005382:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005384:	0201      	lsls	r1, r0, #8
 8005386:	f53f af00 	bmi.w	800518a <HAL_ADC_ConfigChannel+0xc2>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800538a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800538e:	d033      	beq.n	80053f8 <HAL_ADC_ConfigChannel+0x330>
 8005390:	4930      	ldr	r1, [pc, #192]	; (8005454 <HAL_ADC_ConfigChannel+0x38c>)
 8005392:	428a      	cmp	r2, r1
 8005394:	f47f aef9 	bne.w	800518a <HAL_ADC_ConfigChannel+0xc2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005398:	4829      	ldr	r0, [pc, #164]	; (8005440 <HAL_ADC_ConfigChannel+0x378>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800539a:	4a2f      	ldr	r2, [pc, #188]	; (8005458 <HAL_ADC_ConfigChannel+0x390>)
 800539c:	4c2f      	ldr	r4, [pc, #188]	; (800545c <HAL_ADC_ConfigChannel+0x394>)
 800539e:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80053a0:	6881      	ldr	r1, [r0, #8]
 80053a2:	0992      	lsrs	r2, r2, #6
 80053a4:	fba4 4202 	umull	r4, r2, r4, r2
 80053a8:	0992      	lsrs	r2, r2, #6
 80053aa:	3201      	adds	r2, #1
 80053ac:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80053b0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80053b4:	430d      	orrs	r5, r1
 80053b6:	0092      	lsls	r2, r2, #2
 80053b8:	f445 0500 	orr.w	r5, r5, #8388608	; 0x800000
 80053bc:	6085      	str	r5, [r0, #8]
 80053be:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80053c0:	9a01      	ldr	r2, [sp, #4]
 80053c2:	2a00      	cmp	r2, #0
 80053c4:	f43f aee1 	beq.w	800518a <HAL_ADC_ConfigChannel+0xc2>
            wait_loop_index--;
 80053c8:	9a01      	ldr	r2, [sp, #4]
 80053ca:	3a01      	subs	r2, #1
 80053cc:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80053ce:	9a01      	ldr	r2, [sp, #4]
 80053d0:	2a00      	cmp	r2, #0
 80053d2:	d1f9      	bne.n	80053c8 <HAL_ADC_ConfigChannel+0x300>
 80053d4:	e6d9      	b.n	800518a <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80053d6:	0e80      	lsrs	r0, r0, #26
 80053d8:	1c44      	adds	r4, r0, #1
 80053da:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80053de:	2e09      	cmp	r6, #9
 80053e0:	f200 8088 	bhi.w	80054f4 <HAL_ADC_ConfigChannel+0x42c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80053e4:	06a5      	lsls	r5, r4, #26
 80053e6:	2401      	movs	r4, #1
 80053e8:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80053ec:	40b4      	lsls	r4, r6
 80053ee:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80053f2:	4325      	orrs	r5, r4
 80053f4:	0500      	lsls	r0, r0, #20
 80053f6:	e721      	b.n	800523c <HAL_ADC_ConfigChannel+0x174>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80053f8:	4810      	ldr	r0, [pc, #64]	; (800543c <HAL_ADC_ConfigChannel+0x374>)
 80053fa:	e7ce      	b.n	800539a <HAL_ADC_ConfigChannel+0x2d2>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80053fc:	4918      	ldr	r1, [pc, #96]	; (8005460 <HAL_ADC_ConfigChannel+0x398>)
 80053fe:	428c      	cmp	r4, r1
 8005400:	f47f aec3 	bne.w	800518a <HAL_ADC_ConfigChannel+0xc2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005404:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8005408:	f47f aebf 	bne.w	800518a <HAL_ADC_ConfigChannel+0xc2>
        if (ADC_VREFINT_INSTANCE(hadc))
 800540c:	490a      	ldr	r1, [pc, #40]	; (8005438 <HAL_ADC_ConfigChannel+0x370>)
 800540e:	428a      	cmp	r2, r1
 8005410:	f43f aebb 	beq.w	800518a <HAL_ADC_ConfigChannel+0xc2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005414:	4c0a      	ldr	r4, [pc, #40]	; (8005440 <HAL_ADC_ConfigChannel+0x378>)
 8005416:	f501 7100 	add.w	r1, r1, #512	; 0x200
 800541a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800541e:	bf18      	it	ne
 8005420:	4621      	movne	r1, r4
 8005422:	688a      	ldr	r2, [r1, #8]
 8005424:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8005428:	432a      	orrs	r2, r5
 800542a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800542e:	608a      	str	r2, [r1, #8]
}
 8005430:	e6b1      	b.n	8005196 <HAL_ADC_ConfigChannel+0xce>
 8005432:	bf00      	nop
 8005434:	80080000 	.word	0x80080000
 8005438:	50000100 	.word	0x50000100
 800543c:	50000300 	.word	0x50000300
 8005440:	50000700 	.word	0x50000700
 8005444:	c3210000 	.word	0xc3210000
 8005448:	90c00010 	.word	0x90c00010
 800544c:	c7520000 	.word	0xc7520000
 8005450:	0007ffff 	.word	0x0007ffff
 8005454:	50000600 	.word	0x50000600
 8005458:	20000000 	.word	0x20000000
 800545c:	053e2d63 	.word	0x053e2d63
 8005460:	cb840000 	.word	0xcb840000
 8005464:	407f0000 	.word	0x407f0000
 8005468:	03fff000 	.word	0x03fff000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800546c:	0df5      	lsrs	r5, r6, #23
 800546e:	f102 0414 	add.w	r4, r2, #20
 8005472:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8005476:	f3c6 5604 	ubfx	r6, r6, #20, #5
 800547a:	592f      	ldr	r7, [r5, r4]
 800547c:	f04f 0c07 	mov.w	ip, #7
 8005480:	fa0c f606 	lsl.w	r6, ip, r6
 8005484:	ea27 0606 	bic.w	r6, r7, r6
 8005488:	512e      	str	r6, [r5, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800548a:	6954      	ldr	r4, [r2, #20]
 800548c:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8005490:	6154      	str	r4, [r2, #20]
}
 8005492:	e70c      	b.n	80052ae <HAL_ADC_ConfigChannel+0x1e6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005494:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005498:	b11d      	cbz	r5, 80054a2 <HAL_ADC_ConfigChannel+0x3da>
  return __builtin_clz(value);
 800549a:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800549e:	42ac      	cmp	r4, r5
 80054a0:	d05a      	beq.n	8005558 <HAL_ADC_ConfigChannel+0x490>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80054a2:	6e54      	ldr	r4, [r2, #100]	; 0x64
 80054a4:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80054a6:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80054aa:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80054ae:	f102 0764 	add.w	r7, r2, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b2:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80054b6:	b11d      	cbz	r5, 80054c0 <HAL_ADC_ConfigChannel+0x3f8>
  return __builtin_clz(value);
 80054b8:	fab5 f585 	clz	r5, r5
 80054bc:	42ae      	cmp	r6, r5
 80054be:	d070      	beq.n	80055a2 <HAL_ADC_ConfigChannel+0x4da>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80054c0:	68a5      	ldr	r5, [r4, #8]
 80054c2:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80054c4:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80054c8:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054cc:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80054d0:	b11d      	cbz	r5, 80054da <HAL_ADC_ConfigChannel+0x412>
  return __builtin_clz(value);
 80054d2:	fab5 f585 	clz	r5, r5
 80054d6:	42ae      	cmp	r6, r5
 80054d8:	d052      	beq.n	8005580 <HAL_ADC_ConfigChannel+0x4b8>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80054da:	68e5      	ldr	r5, [r4, #12]
 80054dc:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80054de:	340c      	adds	r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80054e0:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054e4:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80054e8:	2d00      	cmp	r5, #0
 80054ea:	f43f ae1a 	beq.w	8005122 <HAL_ADC_ConfigChannel+0x5a>
  return __builtin_clz(value);
 80054ee:	fab5 f585 	clz	r5, r5
 80054f2:	e739      	b.n	8005368 <HAL_ADC_ConfigChannel+0x2a0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80054f4:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80054f8:	06a5      	lsls	r5, r4, #26
 80054fa:	381e      	subs	r0, #30
 80054fc:	2401      	movs	r4, #1
 80054fe:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8005502:	fa04 f606 	lsl.w	r6, r4, r6
 8005506:	0500      	lsls	r0, r0, #20
 8005508:	4335      	orrs	r5, r6
 800550a:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 800550e:	e695      	b.n	800523c <HAL_ADC_ConfigChannel+0x174>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005510:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005514:	2d00      	cmp	r5, #0
 8005516:	d064      	beq.n	80055e2 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8005518:	fab5 f585 	clz	r5, r5
 800551c:	3501      	adds	r5, #1
 800551e:	06ad      	lsls	r5, r5, #26
 8005520:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005524:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8005528:	2c00      	cmp	r4, #0
 800552a:	d058      	beq.n	80055de <HAL_ADC_ConfigChannel+0x516>
  return __builtin_clz(value);
 800552c:	fab4 f484 	clz	r4, r4
 8005530:	3401      	adds	r4, #1
 8005532:	f004 041f 	and.w	r4, r4, #31
 8005536:	2601      	movs	r6, #1
 8005538:	fa06 f404 	lsl.w	r4, r6, r4
 800553c:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800553e:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8005542:	2800      	cmp	r0, #0
 8005544:	d048      	beq.n	80055d8 <HAL_ADC_ConfigChannel+0x510>
  return __builtin_clz(value);
 8005546:	fab0 f480 	clz	r4, r0
 800554a:	3401      	adds	r4, #1
 800554c:	f004 041f 	and.w	r4, r4, #31
 8005550:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8005554:	0520      	lsls	r0, r4, #20
 8005556:	e671      	b.n	800523c <HAL_ADC_ConfigChannel+0x174>
  MODIFY_REG(*preg,
 8005558:	6e10      	ldr	r0, [r2, #96]	; 0x60
 800555a:	4614      	mov	r4, r2
 800555c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005560:	f844 0f60 	str.w	r0, [r4, #96]!
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005564:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005566:	6e55      	ldr	r5, [r2, #100]	; 0x64
 8005568:	6e56      	ldr	r6, [r2, #100]	; 0x64
 800556a:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800556e:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005572:	f102 0764 	add.w	r7, r2, #100	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005576:	2d00      	cmp	r5, #0
 8005578:	d19b      	bne.n	80054b2 <HAL_ADC_ConfigChannel+0x3ea>
 800557a:	f3c0 6584 	ubfx	r5, r0, #26, #5
 800557e:	e6e2      	b.n	8005346 <HAL_ADC_ConfigChannel+0x27e>
  MODIFY_REG(*preg,
 8005580:	6838      	ldr	r0, [r7, #0]
 8005582:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005586:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005588:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800558a:	68e5      	ldr	r5, [r4, #12]
 800558c:	68e6      	ldr	r6, [r4, #12]
 800558e:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005592:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005596:	340c      	adds	r4, #12
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005598:	2d00      	cmp	r5, #0
 800559a:	d1a3      	bne.n	80054e4 <HAL_ADC_ConfigChannel+0x41c>
 800559c:	f3c0 6584 	ubfx	r5, r0, #26, #5
 80055a0:	e6e2      	b.n	8005368 <HAL_ADC_ConfigChannel+0x2a0>
  MODIFY_REG(*preg,
 80055a2:	6838      	ldr	r0, [r7, #0]
 80055a4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80055a8:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80055aa:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80055ac:	68a5      	ldr	r5, [r4, #8]
 80055ae:	68a6      	ldr	r6, [r4, #8]
 80055b0:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80055b4:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80055b8:	f104 0708 	add.w	r7, r4, #8
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80055bc:	2d00      	cmp	r5, #0
 80055be:	d185      	bne.n	80054cc <HAL_ADC_ConfigChannel+0x404>
 80055c0:	f3c0 6584 	ubfx	r5, r0, #26, #5
 80055c4:	e6c8      	b.n	8005358 <HAL_ADC_ConfigChannel+0x290>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80055c6:	4a08      	ldr	r2, [pc, #32]	; (80055e8 <HAL_ADC_ConfigChannel+0x520>)
 80055c8:	e5d8      	b.n	800517c <HAL_ADC_ConfigChannel+0xb4>
 80055ca:	4808      	ldr	r0, [pc, #32]	; (80055ec <HAL_ADC_ConfigChannel+0x524>)
 80055cc:	e636      	b.n	800523c <HAL_ADC_ConfigChannel+0x174>
 80055ce:	2402      	movs	r4, #2
 80055d0:	e622      	b.n	8005218 <HAL_ADC_ConfigChannel+0x150>
 80055d2:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80055d6:	e612      	b.n	80051fe <HAL_ADC_ConfigChannel+0x136>
 80055d8:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80055dc:	e62e      	b.n	800523c <HAL_ADC_ConfigChannel+0x174>
 80055de:	2402      	movs	r4, #2
 80055e0:	e7ac      	b.n	800553c <HAL_ADC_ConfigChannel+0x474>
 80055e2:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80055e6:	e79d      	b.n	8005524 <HAL_ADC_ConfigChannel+0x45c>
 80055e8:	50000300 	.word	0x50000300
 80055ec:	fe500000 	.word	0xfe500000

080055f0 <ADC_Enable>:

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80055f0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80055f2:	689a      	ldr	r2, [r3, #8]
 80055f4:	07d1      	lsls	r1, r2, #31
 80055f6:	d501      	bpl.n	80055fc <ADC_Enable+0xc>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80055f8:	2000      	movs	r0, #0
}
 80055fa:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80055fc:	6899      	ldr	r1, [r3, #8]
 80055fe:	4a19      	ldr	r2, [pc, #100]	; (8005664 <ADC_Enable+0x74>)
 8005600:	4211      	tst	r1, r2
{
 8005602:	b570      	push	{r4, r5, r6, lr}
 8005604:	4606      	mov	r6, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005606:	d122      	bne.n	800564e <ADC_Enable+0x5e>
  MODIFY_REG(ADCx->CR,
 8005608:	689a      	ldr	r2, [r3, #8]
 800560a:	4d17      	ldr	r5, [pc, #92]	; (8005668 <ADC_Enable+0x78>)
 800560c:	402a      	ands	r2, r5
 800560e:	f042 0201 	orr.w	r2, r2, #1
 8005612:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8005614:	f7ff fa16 	bl	8004a44 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005618:	6833      	ldr	r3, [r6, #0]
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	07d2      	lsls	r2, r2, #31
    tickstart = HAL_GetTick();
 800561e:	4604      	mov	r4, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005620:	d413      	bmi.n	800564a <ADC_Enable+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005622:	689a      	ldr	r2, [r3, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005624:	07d0      	lsls	r0, r2, #31
 8005626:	d404      	bmi.n	8005632 <ADC_Enable+0x42>
  MODIFY_REG(ADCx->CR,
 8005628:	689a      	ldr	r2, [r3, #8]
 800562a:	402a      	ands	r2, r5
 800562c:	f042 0201 	orr.w	r2, r2, #1
 8005630:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005632:	f7ff fa07 	bl	8004a44 <HAL_GetTick>
 8005636:	1b03      	subs	r3, r0, r4
 8005638:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800563a:	6833      	ldr	r3, [r6, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800563c:	d902      	bls.n	8005644 <ADC_Enable+0x54>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	07d1      	lsls	r1, r2, #31
 8005642:	d504      	bpl.n	800564e <ADC_Enable+0x5e>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	07d2      	lsls	r2, r2, #31
 8005648:	d5eb      	bpl.n	8005622 <ADC_Enable+0x32>
  return HAL_OK;
 800564a:	2000      	movs	r0, #0
}
 800564c:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800564e:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8005650:	f043 0310 	orr.w	r3, r3, #16
 8005654:	65f3      	str	r3, [r6, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005656:	6e33      	ldr	r3, [r6, #96]	; 0x60
 8005658:	f043 0301 	orr.w	r3, r3, #1
 800565c:	6633      	str	r3, [r6, #96]	; 0x60
          return HAL_ERROR;
 800565e:	2001      	movs	r0, #1
}
 8005660:	bd70      	pop	{r4, r5, r6, pc}
 8005662:	bf00      	nop
 8005664:	8000003f 	.word	0x8000003f
 8005668:	7fffffc0 	.word	0x7fffffc0

0800566c <HAL_ADC_Start>:
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800566c:	6803      	ldr	r3, [r0, #0]
 800566e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8005672:	b570      	push	{r4, r5, r6, lr}
 8005674:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005676:	d04d      	beq.n	8005714 <HAL_ADC_Start+0xa8>
 8005678:	483a      	ldr	r0, [pc, #232]	; (8005764 <HAL_ADC_Start+0xf8>)
 800567a:	4a3b      	ldr	r2, [pc, #236]	; (8005768 <HAL_ADC_Start+0xfc>)
 800567c:	493b      	ldr	r1, [pc, #236]	; (800576c <HAL_ADC_Start+0x100>)
 800567e:	4283      	cmp	r3, r0
 8005680:	bf18      	it	ne
 8005682:	460a      	movne	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005684:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005686:	689d      	ldr	r5, [r3, #8]
 8005688:	f015 0504 	ands.w	r5, r5, #4
 800568c:	d140      	bne.n	8005710 <HAL_ADC_Start+0xa4>
    __HAL_LOCK(hadc);
 800568e:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8005692:	2b01      	cmp	r3, #1
 8005694:	d03c      	beq.n	8005710 <HAL_ADC_Start+0xa4>
 8005696:	2301      	movs	r3, #1
 8005698:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    tmp_hal_status = ADC_Enable(hadc);
 800569c:	4620      	mov	r0, r4
 800569e:	f7ff ffa7 	bl	80055f0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80056a2:	2800      	cmp	r0, #0
 80056a4:	d138      	bne.n	8005718 <HAL_ADC_Start+0xac>
      ADC_STATE_CLR_SET(hadc->State,
 80056a6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80056a8:	6822      	ldr	r2, [r4, #0]
 80056aa:	492e      	ldr	r1, [pc, #184]	; (8005764 <HAL_ADC_Start+0xf8>)
      ADC_STATE_CLR_SET(hadc->State,
 80056ac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80056b0:	f023 0301 	bic.w	r3, r3, #1
 80056b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80056b8:	428a      	cmp	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80056ba:	f006 061f 	and.w	r6, r6, #31
      ADC_STATE_CLR_SET(hadc->State,
 80056be:	65e3      	str	r3, [r4, #92]	; 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80056c0:	d045      	beq.n	800574e <HAL_ADC_Start+0xe2>
 80056c2:	4b2b      	ldr	r3, [pc, #172]	; (8005770 <HAL_ADC_Start+0x104>)
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d047      	beq.n	8005758 <HAL_ADC_Start+0xec>
 80056c8:	4611      	mov	r1, r2
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80056ca:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80056cc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80056d0:	65e3      	str	r3, [r4, #92]	; 0x5c
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80056d2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80056d4:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80056d8:	bf1c      	itt	ne
 80056da:	6e23      	ldrne	r3, [r4, #96]	; 0x60
 80056dc:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80056e0:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80056e2:	251c      	movs	r5, #28
      __HAL_UNLOCK(hadc);
 80056e4:	2300      	movs	r3, #0
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80056e6:	428a      	cmp	r2, r1
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80056e8:	6015      	str	r5, [r2, #0]
      __HAL_UNLOCK(hadc);
 80056ea:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80056ee:	d01c      	beq.n	800572a <HAL_ADC_Start+0xbe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80056f0:	2e09      	cmp	r6, #9
 80056f2:	d914      	bls.n	800571e <HAL_ADC_Start+0xb2>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80056f4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80056f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056fa:	65e3      	str	r3, [r4, #92]	; 0x5c
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80056fc:	68cb      	ldr	r3, [r1, #12]
 80056fe:	019b      	lsls	r3, r3, #6
 8005700:	d505      	bpl.n	800570e <HAL_ADC_Start+0xa2>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005702:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005704:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005708:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800570c:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 800570e:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 8005710:	2002      	movs	r0, #2
}
 8005712:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005714:	4a14      	ldr	r2, [pc, #80]	; (8005768 <HAL_ADC_Start+0xfc>)
 8005716:	e7b5      	b.n	8005684 <HAL_ADC_Start+0x18>
      __HAL_UNLOCK(hadc);
 8005718:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
}
 800571c:	bd70      	pop	{r4, r5, r6, pc}
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800571e:	f240 2321 	movw	r3, #545	; 0x221
 8005722:	fa23 f606 	lsr.w	r6, r3, r6
 8005726:	07f5      	lsls	r5, r6, #31
 8005728:	d5e4      	bpl.n	80056f4 <HAL_ADC_Start+0x88>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800572a:	68d3      	ldr	r3, [r2, #12]
 800572c:	0199      	lsls	r1, r3, #6
 800572e:	d505      	bpl.n	800573c <HAL_ADC_Start+0xd0>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005730:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005732:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005736:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800573a:	65e3      	str	r3, [r4, #92]	; 0x5c
  MODIFY_REG(ADCx->CR,
 800573c:	6893      	ldr	r3, [r2, #8]
 800573e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005742:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005746:	f043 0304 	orr.w	r3, r3, #4
 800574a:	6093      	str	r3, [r2, #8]
}
 800574c:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800574e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005752:	2e00      	cmp	r6, #0
 8005754:	d1bd      	bne.n	80056d2 <HAL_ADC_Start+0x66>
 8005756:	e7b8      	b.n	80056ca <HAL_ADC_Start+0x5e>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005758:	f501 7140 	add.w	r1, r1, #768	; 0x300
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800575c:	2e00      	cmp	r6, #0
 800575e:	d1b8      	bne.n	80056d2 <HAL_ADC_Start+0x66>
 8005760:	e7b3      	b.n	80056ca <HAL_ADC_Start+0x5e>
 8005762:	bf00      	nop
 8005764:	50000100 	.word	0x50000100
 8005768:	50000300 	.word	0x50000300
 800576c:	50000700 	.word	0x50000700
 8005770:	50000500 	.word	0x50000500

08005774 <HAL_ADC_Start_IT>:
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005774:	6803      	ldr	r3, [r0, #0]
 8005776:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 800577a:	b570      	push	{r4, r5, r6, lr}
 800577c:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800577e:	d06a      	beq.n	8005856 <HAL_ADC_Start_IT+0xe2>
 8005780:	4855      	ldr	r0, [pc, #340]	; (80058d8 <HAL_ADC_Start_IT+0x164>)
 8005782:	4a56      	ldr	r2, [pc, #344]	; (80058dc <HAL_ADC_Start_IT+0x168>)
 8005784:	4956      	ldr	r1, [pc, #344]	; (80058e0 <HAL_ADC_Start_IT+0x16c>)
 8005786:	4283      	cmp	r3, r0
 8005788:	bf18      	it	ne
 800578a:	460a      	movne	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800578c:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800578e:	689d      	ldr	r5, [r3, #8]
 8005790:	f015 0504 	ands.w	r5, r5, #4
 8005794:	d15d      	bne.n	8005852 <HAL_ADC_Start_IT+0xde>
    __HAL_LOCK(hadc);
 8005796:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 800579a:	2b01      	cmp	r3, #1
 800579c:	d059      	beq.n	8005852 <HAL_ADC_Start_IT+0xde>
 800579e:	2301      	movs	r3, #1
 80057a0:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    tmp_hal_status = ADC_Enable(hadc);
 80057a4:	4620      	mov	r0, r4
 80057a6:	f7ff ff23 	bl	80055f0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80057aa:	2800      	cmp	r0, #0
 80057ac:	d155      	bne.n	800585a <HAL_ADC_Start_IT+0xe6>
      ADC_STATE_CLR_SET(hadc->State,
 80057ae:	6de2      	ldr	r2, [r4, #92]	; 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80057b0:	6823      	ldr	r3, [r4, #0]
 80057b2:	4949      	ldr	r1, [pc, #292]	; (80058d8 <HAL_ADC_Start_IT+0x164>)
      ADC_STATE_CLR_SET(hadc->State,
 80057b4:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80057b8:	f022 0201 	bic.w	r2, r2, #1
 80057bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80057c0:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80057c2:	f006 061f 	and.w	r6, r6, #31
      ADC_STATE_CLR_SET(hadc->State,
 80057c6:	65e2      	str	r2, [r4, #92]	; 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80057c8:	d06c      	beq.n	80058a4 <HAL_ADC_Start_IT+0x130>
 80057ca:	4a46      	ldr	r2, [pc, #280]	; (80058e4 <HAL_ADC_Start_IT+0x170>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d06e      	beq.n	80058ae <HAL_ADC_Start_IT+0x13a>
 80057d0:	461d      	mov	r5, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80057d2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80057d4:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80057d8:	65e2      	str	r2, [r4, #92]	; 0x5c
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80057da:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80057dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80057e0:	bf1c      	itt	ne
 80057e2:	6e22      	ldrne	r2, [r4, #96]	; 0x60
 80057e4:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80057e8:	6622      	str	r2, [r4, #96]	; 0x60
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80057ea:	211c      	movs	r1, #28
      __HAL_UNLOCK(hadc);
 80057ec:	2200      	movs	r2, #0
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80057ee:	6019      	str	r1, [r3, #0]
      __HAL_UNLOCK(hadc);
 80057f0:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80057f4:	685a      	ldr	r2, [r3, #4]
      switch (hadc->Init.EOCSelection)
 80057f6:	69a1      	ldr	r1, [r4, #24]
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80057f8:	f022 021c 	bic.w	r2, r2, #28
 80057fc:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80057fe:	685a      	ldr	r2, [r3, #4]
      switch (hadc->Init.EOCSelection)
 8005800:	2908      	cmp	r1, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8005802:	bf0c      	ite	eq
 8005804:	f042 0208 	orreq.w	r2, r2, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8005808:	f042 0204 	orrne.w	r2, r2, #4
 800580c:	605a      	str	r2, [r3, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800580e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8005810:	b91a      	cbnz	r2, 800581a <HAL_ADC_Start_IT+0xa6>
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005812:	685a      	ldr	r2, [r3, #4]
 8005814:	f042 0210 	orr.w	r2, r2, #16
 8005818:	605a      	str	r2, [r3, #4]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800581a:	42ab      	cmp	r3, r5
 800581c:	d026      	beq.n	800586c <HAL_ADC_Start_IT+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800581e:	2e09      	cmp	r6, #9
 8005820:	d91e      	bls.n	8005860 <HAL_ADC_Start_IT+0xec>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005822:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005824:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005828:	65e2      	str	r2, [r4, #92]	; 0x5c
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800582a:	68ea      	ldr	r2, [r5, #12]
 800582c:	0192      	lsls	r2, r2, #6
 800582e:	d50f      	bpl.n	8005850 <HAL_ADC_Start_IT+0xdc>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005830:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005832:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005836:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800583a:	65e2      	str	r2, [r4, #92]	; 0x5c
          switch (hadc->Init.EOCSelection)
 800583c:	2908      	cmp	r1, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800583e:	685a      	ldr	r2, [r3, #4]
          switch (hadc->Init.EOCSelection)
 8005840:	d041      	beq.n	80058c6 <HAL_ADC_Start_IT+0x152>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8005842:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005846:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8005848:	685a      	ldr	r2, [r3, #4]
 800584a:	f042 0220 	orr.w	r2, r2, #32
 800584e:	605a      	str	r2, [r3, #4]
}
 8005850:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 8005852:	2002      	movs	r0, #2
}
 8005854:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005856:	4a21      	ldr	r2, [pc, #132]	; (80058dc <HAL_ADC_Start_IT+0x168>)
 8005858:	e798      	b.n	800578c <HAL_ADC_Start_IT+0x18>
      __HAL_UNLOCK(hadc);
 800585a:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
}
 800585e:	bd70      	pop	{r4, r5, r6, pc}
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005860:	f240 2221 	movw	r2, #545	; 0x221
 8005864:	fa22 f606 	lsr.w	r6, r2, r6
 8005868:	07f6      	lsls	r6, r6, #31
 800586a:	d5da      	bpl.n	8005822 <HAL_ADC_Start_IT+0xae>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800586c:	68da      	ldr	r2, [r3, #12]
 800586e:	0195      	lsls	r5, r2, #6
 8005870:	d50f      	bpl.n	8005892 <HAL_ADC_Start_IT+0x11e>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005872:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005874:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005878:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800587c:	65e2      	str	r2, [r4, #92]	; 0x5c
          switch (hadc->Init.EOCSelection)
 800587e:	2908      	cmp	r1, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8005880:	685a      	ldr	r2, [r3, #4]
          switch (hadc->Init.EOCSelection)
 8005882:	d018      	beq.n	80058b6 <HAL_ADC_Start_IT+0x142>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8005884:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005888:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800588a:	685a      	ldr	r2, [r3, #4]
 800588c:	f042 0220 	orr.w	r2, r2, #32
 8005890:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->CR,
 8005892:	689a      	ldr	r2, [r3, #8]
 8005894:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005898:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800589c:	f042 0204 	orr.w	r2, r2, #4
 80058a0:	609a      	str	r2, [r3, #8]
}
 80058a2:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80058a4:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80058a8:	2e00      	cmp	r6, #0
 80058aa:	d196      	bne.n	80057da <HAL_ADC_Start_IT+0x66>
 80058ac:	e791      	b.n	80057d2 <HAL_ADC_Start_IT+0x5e>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80058ae:	4d0e      	ldr	r5, [pc, #56]	; (80058e8 <HAL_ADC_Start_IT+0x174>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80058b0:	2e00      	cmp	r6, #0
 80058b2:	d192      	bne.n	80057da <HAL_ADC_Start_IT+0x66>
 80058b4:	e78d      	b.n	80057d2 <HAL_ADC_Start_IT+0x5e>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80058b6:	f022 0220 	bic.w	r2, r2, #32
 80058ba:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80058bc:	685a      	ldr	r2, [r3, #4]
 80058be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058c2:	605a      	str	r2, [r3, #4]
              break;
 80058c4:	e7e5      	b.n	8005892 <HAL_ADC_Start_IT+0x11e>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80058c6:	f022 0220 	bic.w	r2, r2, #32
 80058ca:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80058cc:	685a      	ldr	r2, [r3, #4]
 80058ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058d2:	605a      	str	r2, [r3, #4]
}
 80058d4:	bd70      	pop	{r4, r5, r6, pc}
 80058d6:	bf00      	nop
 80058d8:	50000100 	.word	0x50000100
 80058dc:	50000300 	.word	0x50000300
 80058e0:	50000700 	.word	0x50000700
 80058e4:	50000500 	.word	0x50000500
 80058e8:	50000400 	.word	0x50000400

080058ec <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80058ec:	4770      	bx	lr
 80058ee:	bf00      	nop

080058f0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 80058f0:	4770      	bx	lr
 80058f2:	bf00      	nop

080058f4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 80058f4:	4770      	bx	lr
 80058f6:	bf00      	nop

080058f8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 80058f8:	4770      	bx	lr
 80058fa:	bf00      	nop

080058fc <HAL_ADCEx_EndOfSamplingCallback>:
 80058fc:	4770      	bx	lr
 80058fe:	bf00      	nop

08005900 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005900:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005902:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005906:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8005908:	2b01      	cmp	r3, #1
{
 800590a:	b09c      	sub	sp, #112	; 0x70
  __HAL_LOCK(hadc);
 800590c:	d04d      	beq.n	80059aa <HAL_ADCEx_MultiModeConfigChannel+0xaa>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800590e:	6802      	ldr	r2, [r0, #0]
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8005910:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 8005912:	2301      	movs	r3, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005914:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8005918:	9418      	str	r4, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 800591a:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800591e:	9419      	str	r4, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005920:	d00c      	beq.n	800593c <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8005922:	4d4a      	ldr	r5, [pc, #296]	; (8005a4c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8005924:	42aa      	cmp	r2, r5
 8005926:	d03e      	beq.n	80059a6 <HAL_ADCEx_MultiModeConfigChannel+0xa6>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005928:	6dc2      	ldr	r2, [r0, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800592a:	f880 4058 	strb.w	r4, [r0, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800592e:	f042 0220 	orr.w	r2, r2, #32
 8005932:	65c2      	str	r2, [r0, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8005934:	4618      	mov	r0, r3
 8005936:	b01c      	add	sp, #112	; 0x70
 8005938:	bcf0      	pop	{r4, r5, r6, r7}
 800593a:	4770      	bx	lr
 800593c:	4b44      	ldr	r3, [pc, #272]	; (8005a50 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	075b      	lsls	r3, r3, #29
 8005942:	d50c      	bpl.n	800595e <HAL_ADCEx_MultiModeConfigChannel+0x5e>
 8005944:	6893      	ldr	r3, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005946:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8005948:	f043 0320 	orr.w	r3, r3, #32
 800594c:	65c3      	str	r3, [r0, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 800594e:	2301      	movs	r3, #1
  __HAL_UNLOCK(hadc);
 8005950:	2200      	movs	r2, #0
 8005952:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58
}
 8005956:	4618      	mov	r0, r3
 8005958:	b01c      	add	sp, #112	; 0x70
 800595a:	bcf0      	pop	{r4, r5, r6, r7}
 800595c:	4770      	bx	lr
 800595e:	6893      	ldr	r3, [r2, #8]
 8005960:	075c      	lsls	r4, r3, #29
 8005962:	d4f0      	bmi.n	8005946 <HAL_ADCEx_MultiModeConfigChannel+0x46>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005964:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8005968:	d024      	beq.n	80059b4 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
 800596a:	4b39      	ldr	r3, [pc, #228]	; (8005a50 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800596c:	429a      	cmp	r2, r3
 800596e:	d021      	beq.n	80059b4 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005970:	2e00      	cmp	r6, #0
 8005972:	d153      	bne.n	8005a1c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005974:	4a37      	ldr	r2, [pc, #220]	; (8005a54 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005976:	4c35      	ldr	r4, [pc, #212]	; (8005a4c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8005978:	6893      	ldr	r3, [r2, #8]
 800597a:	4d37      	ldr	r5, [pc, #220]	; (8005a58 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800597c:	4937      	ldr	r1, [pc, #220]	; (8005a5c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800597e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005982:	6093      	str	r3, [r2, #8]
 8005984:	68a4      	ldr	r4, [r4, #8]
 8005986:	68ab      	ldr	r3, [r5, #8]
 8005988:	6889      	ldr	r1, [r1, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800598a:	4323      	orrs	r3, r4
 800598c:	430b      	orrs	r3, r1
 800598e:	43db      	mvns	r3, r3
 8005990:	f003 0301 	and.w	r3, r3, #1
 8005994:	b37b      	cbz	r3, 80059f6 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005996:	6893      	ldr	r3, [r2, #8]
 8005998:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800599c:	f023 030f 	bic.w	r3, r3, #15
 80059a0:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80059a2:	2300      	movs	r3, #0
 80059a4:	e7d4      	b.n	8005950 <HAL_ADCEx_MultiModeConfigChannel+0x50>
 80059a6:	4b2c      	ldr	r3, [pc, #176]	; (8005a58 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80059a8:	e7c9      	b.n	800593e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
  __HAL_LOCK(hadc);
 80059aa:	2302      	movs	r3, #2
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	b01c      	add	sp, #112	; 0x70
 80059b0:	bcf0      	pop	{r4, r5, r6, r7}
 80059b2:	4770      	bx	lr
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80059b4:	b30e      	cbz	r6, 80059fa <HAL_ADCEx_MultiModeConfigChannel+0xfa>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80059b6:	4a2a      	ldr	r2, [pc, #168]	; (8005a60 <HAL_ADCEx_MultiModeConfigChannel+0x160>)
 80059b8:	684d      	ldr	r5, [r1, #4]
 80059ba:	6893      	ldr	r3, [r2, #8]
 80059bc:	f890 4038 	ldrb.w	r4, [r0, #56]	; 0x38
 80059c0:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80059c4:	432b      	orrs	r3, r5
 80059c6:	ea43 3344 	orr.w	r3, r3, r4, lsl #13
 80059ca:	6093      	str	r3, [r2, #8]
 80059cc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80059d0:	4b1f      	ldr	r3, [pc, #124]	; (8005a50 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80059d2:	6894      	ldr	r4, [r2, #8]
 80059d4:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80059d6:	4323      	orrs	r3, r4
 80059d8:	43db      	mvns	r3, r3
 80059da:	f502 7240 	add.w	r2, r2, #768	; 0x300
 80059de:	f003 0301 	and.w	r3, r3, #1
 80059e2:	b143      	cbz	r3, 80059f6 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
        MODIFY_REG(tmpADC_Common->CCR,
 80059e4:	6894      	ldr	r4, [r2, #8]
 80059e6:	688b      	ldr	r3, [r1, #8]
 80059e8:	f424 6171 	bic.w	r1, r4, #3856	; 0xf10
 80059ec:	431e      	orrs	r6, r3
 80059ee:	f021 010f 	bic.w	r1, r1, #15
 80059f2:	430e      	orrs	r6, r1
 80059f4:	6096      	str	r6, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80059f6:	2300      	movs	r3, #0
 80059f8:	e7aa      	b.n	8005950 <HAL_ADCEx_MultiModeConfigChannel+0x50>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80059fa:	4a19      	ldr	r2, [pc, #100]	; (8005a60 <HAL_ADCEx_MultiModeConfigChannel+0x160>)
 80059fc:	6893      	ldr	r3, [r2, #8]
 80059fe:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005a02:	6093      	str	r3, [r2, #8]
 8005a04:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8005a08:	4b11      	ldr	r3, [pc, #68]	; (8005a50 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005a0a:	6891      	ldr	r1, [r2, #8]
 8005a0c:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005a0e:	430b      	orrs	r3, r1
 8005a10:	43db      	mvns	r3, r3
 8005a12:	f502 7240 	add.w	r2, r2, #768	; 0x300
 8005a16:	f003 0301 	and.w	r3, r3, #1
 8005a1a:	e7bb      	b.n	8005994 <HAL_ADCEx_MultiModeConfigChannel+0x94>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005a1c:	4a0d      	ldr	r2, [pc, #52]	; (8005a54 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005a1e:	684d      	ldr	r5, [r1, #4]
 8005a20:	6893      	ldr	r3, [r2, #8]
 8005a22:	f890 4038 	ldrb.w	r4, [r0, #56]	; 0x38
 8005a26:	4f0c      	ldr	r7, [pc, #48]	; (8005a58 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8005a28:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005a2c:	432b      	orrs	r3, r5
 8005a2e:	ea43 3344 	orr.w	r3, r3, r4, lsl #13
 8005a32:	4d06      	ldr	r5, [pc, #24]	; (8005a4c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8005a34:	6093      	str	r3, [r2, #8]
 8005a36:	4c09      	ldr	r4, [pc, #36]	; (8005a5c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005a38:	68ad      	ldr	r5, [r5, #8]
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	68a4      	ldr	r4, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005a3e:	432b      	orrs	r3, r5
 8005a40:	4323      	orrs	r3, r4
 8005a42:	43db      	mvns	r3, r3
 8005a44:	f003 0301 	and.w	r3, r3, #1
 8005a48:	e7cb      	b.n	80059e2 <HAL_ADCEx_MultiModeConfigChannel+0xe2>
 8005a4a:	bf00      	nop
 8005a4c:	50000400 	.word	0x50000400
 8005a50:	50000100 	.word	0x50000100
 8005a54:	50000700 	.word	0x50000700
 8005a58:	50000500 	.word	0x50000500
 8005a5c:	50000600 	.word	0x50000600
 8005a60:	50000300 	.word	0x50000300

08005a64 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a64:	4908      	ldr	r1, [pc, #32]	; (8005a88 <HAL_NVIC_SetPriorityGrouping+0x24>)
 8005a66:	68ca      	ldr	r2, [r1, #12]
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a68:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a6a:	0200      	lsls	r0, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a6c:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8005a70:	4022      	ands	r2, r4
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a72:	f400 63e0 	and.w	r3, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005a7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005a80:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->AIRCR =  reg_value;
 8005a84:	60cb      	str	r3, [r1, #12]
 8005a86:	4770      	bx	lr
 8005a88:	e000ed00 	.word	0xe000ed00

08005a8c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a8c:	4b19      	ldr	r3, [pc, #100]	; (8005af4 <HAL_NVIC_SetPriority+0x68>)
 8005a8e:	68db      	ldr	r3, [r3, #12]
 8005a90:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a94:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a96:	f1c3 0507 	rsb	r5, r3, #7
 8005a9a:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005a9c:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005aa0:	bf28      	it	cs
 8005aa2:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005aa4:	2c06      	cmp	r4, #6
 8005aa6:	d919      	bls.n	8005adc <HAL_NVIC_SetPriority+0x50>
 8005aa8:	3b03      	subs	r3, #3
 8005aaa:	f04f 34ff 	mov.w	r4, #4294967295
 8005aae:	409c      	lsls	r4, r3
 8005ab0:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ab4:	f04f 34ff 	mov.w	r4, #4294967295
 8005ab8:	40ac      	lsls	r4, r5
 8005aba:	ea21 0104 	bic.w	r1, r1, r4
 8005abe:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8005ac0:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ac2:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8005ac6:	db0c      	blt.n	8005ae2 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ac8:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8005acc:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8005ad0:	0109      	lsls	r1, r1, #4
 8005ad2:	b2c9      	uxtb	r1, r1
 8005ad4:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005ad8:	bc30      	pop	{r4, r5}
 8005ada:	4770      	bx	lr
 8005adc:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ade:	4613      	mov	r3, r2
 8005ae0:	e7e8      	b.n	8005ab4 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ae2:	4b05      	ldr	r3, [pc, #20]	; (8005af8 <HAL_NVIC_SetPriority+0x6c>)
 8005ae4:	f000 000f 	and.w	r0, r0, #15
 8005ae8:	0109      	lsls	r1, r1, #4
 8005aea:	4403      	add	r3, r0
 8005aec:	b2c9      	uxtb	r1, r1
 8005aee:	7619      	strb	r1, [r3, #24]
 8005af0:	bc30      	pop	{r4, r5}
 8005af2:	4770      	bx	lr
 8005af4:	e000ed00 	.word	0xe000ed00
 8005af8:	e000ecfc 	.word	0xe000ecfc

08005afc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005afc:	2800      	cmp	r0, #0
 8005afe:	db07      	blt.n	8005b10 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005b00:	4a04      	ldr	r2, [pc, #16]	; (8005b14 <HAL_NVIC_EnableIRQ+0x18>)
 8005b02:	f000 011f 	and.w	r1, r0, #31
 8005b06:	2301      	movs	r3, #1
 8005b08:	0940      	lsrs	r0, r0, #5
 8005b0a:	408b      	lsls	r3, r1
 8005b0c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005b10:	4770      	bx	lr
 8005b12:	bf00      	nop
 8005b14:	e000e100 	.word	0xe000e100

08005b18 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b18:	3801      	subs	r0, #1
 8005b1a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8005b1e:	d20e      	bcs.n	8005b3e <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b20:	4b08      	ldr	r3, [pc, #32]	; (8005b44 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005b22:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b24:	4c08      	ldr	r4, [pc, #32]	; (8005b48 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b26:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b28:	20f0      	movs	r0, #240	; 0xf0
 8005b2a:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005b2e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005b30:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005b32:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005b34:	609a      	str	r2, [r3, #8]
   return SysTick_Config(TicksNumb);
}
 8005b36:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005b3a:	6019      	str	r1, [r3, #0]
 8005b3c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8005b3e:	2001      	movs	r0, #1
 8005b40:	4770      	bx	lr
 8005b42:	bf00      	nop
 8005b44:	e000e010 	.word	0xe000e010
 8005b48:	e000ed00 	.word	0xe000ed00

08005b4c <HAL_DMA_Abort>:
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005b4c:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8005b50:	2a02      	cmp	r2, #2
{
 8005b52:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005b54:	d009      	beq.n	8005b6a <HAL_DMA_Abort+0x1e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b56:	2204      	movs	r2, #4
 8005b58:	63c2      	str	r2, [r0, #60]	; 0x3c
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005b5a:	2101      	movs	r1, #1

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005b5c:	2200      	movs	r2, #0
    status = HAL_ERROR;
 8005b5e:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 8005b60:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8005b64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
}
 8005b68:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b6a:	6802      	ldr	r2, [r0, #0]
{
 8005b6c:	b470      	push	{r4, r5, r6}
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005b6e:	6c84      	ldr	r4, [r0, #72]	; 0x48
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b70:	6810      	ldr	r0, [r2, #0]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b72:	6cde      	ldr	r6, [r3, #76]	; 0x4c
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b74:	f020 000e 	bic.w	r0, r0, #14
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005b78:	e9d3 5110 	ldrd	r5, r1, [r3, #64]	; 0x40
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b7c:	6010      	str	r0, [r2, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005b7e:	6820      	ldr	r0, [r4, #0]
 8005b80:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8005b84:	6020      	str	r0, [r4, #0]
     __HAL_DMA_DISABLE(hdma);
 8005b86:	6814      	ldr	r4, [r2, #0]
     if (hdma->DMAmuxRequestGen != 0U)
 8005b88:	6d58      	ldr	r0, [r3, #84]	; 0x54
     __HAL_DMA_DISABLE(hdma);
 8005b8a:	f024 0401 	bic.w	r4, r4, #1
 8005b8e:	6014      	str	r4, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005b90:	f001 011f 	and.w	r1, r1, #31
 8005b94:	2201      	movs	r2, #1
 8005b96:	408a      	lsls	r2, r1
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b98:	6d19      	ldr	r1, [r3, #80]	; 0x50
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005b9a:	606a      	str	r2, [r5, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b9c:	6071      	str	r1, [r6, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 8005b9e:	b138      	cbz	r0, 8005bb0 <HAL_DMA_Abort+0x64>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005ba0:	6802      	ldr	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005ba2:	e9d3 1416 	ldrd	r1, r4, [r3, #88]	; 0x58
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005ba6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005baa:	6002      	str	r2, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bac:	2000      	movs	r0, #0
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005bae:	604c      	str	r4, [r1, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8005bb0:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 8005bb2:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_READY;
 8005bb4:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8005bb8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8005bbc:	bc70      	pop	{r4, r5, r6}
 8005bbe:	4770      	bx	lr

08005bc0 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005bc0:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8005bc4:	2a02      	cmp	r2, #2
{
 8005bc6:	4603      	mov	r3, r0
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005bc8:	d009      	beq.n	8005bde <HAL_DMA_Abort_IT+0x1e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005bca:	2201      	movs	r2, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005bcc:	2004      	movs	r0, #4

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bce:	2100      	movs	r1, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005bd0:	63d8      	str	r0, [r3, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8005bd2:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8005bd6:	4610      	mov	r0, r2
    hdma->State = HAL_DMA_STATE_READY;
 8005bd8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 8005bdc:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005bde:	6802      	ldr	r2, [r0, #0]
{
 8005be0:	b570      	push	{r4, r5, r6, lr}
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005be2:	6c85      	ldr	r5, [r0, #72]	; 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005be4:	6810      	ldr	r0, [r2, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005be6:	6cde      	ldr	r6, [r3, #76]	; 0x4c
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005be8:	f020 000e 	bic.w	r0, r0, #14
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005bec:	e9d3 4110 	ldrd	r4, r1, [r3, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005bf0:	6010      	str	r0, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8005bf2:	6810      	ldr	r0, [r2, #0]
 8005bf4:	f020 0001 	bic.w	r0, r0, #1
 8005bf8:	6010      	str	r0, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005bfa:	682a      	ldr	r2, [r5, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8005bfc:	6d58      	ldr	r0, [r3, #84]	; 0x54
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005bfe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005c02:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005c04:	f001 011f 	and.w	r1, r1, #31
 8005c08:	2201      	movs	r2, #1
 8005c0a:	408a      	lsls	r2, r1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c0c:	6d19      	ldr	r1, [r3, #80]	; 0x50
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005c0e:	6062      	str	r2, [r4, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c10:	6071      	str	r1, [r6, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8005c12:	b130      	cbz	r0, 8005c22 <HAL_DMA_Abort_IT+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005c14:	6802      	ldr	r2, [r0, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c16:	e9d3 1416 	ldrd	r1, r4, [r3, #88]	; 0x58
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005c1a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005c1e:	6002      	str	r2, [r0, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c20:	604c      	str	r4, [r1, #4]
    if (hdma->XferAbortCallback != NULL)
 8005c22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8005c24:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 8005c26:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8005c28:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8005c2c:	f883 4024 	strb.w	r4, [r3, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8005c30:	b11a      	cbz	r2, 8005c3a <HAL_DMA_Abort_IT+0x7a>
      hdma->XferAbortCallback(hdma);
 8005c32:	4618      	mov	r0, r3
 8005c34:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8005c36:	4620      	mov	r0, r4
}
 8005c38:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8005c3a:	4610      	mov	r0, r2
}
 8005c3c:	bd70      	pop	{r4, r5, r6, pc}
 8005c3e:	bf00      	nop

08005c40 <HAL_FDCAN_Init>:
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005c40:	2800      	cmp	r0, #0
 8005c42:	f000 8143 	beq.w	8005ecc <HAL_FDCAN_Init+0x28c>
{
 8005c46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005c4a:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8005c4e:	4604      	mov	r4, r0
 8005c50:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d073      	beq.n	8005d40 <HAL_FDCAN_Init+0x100>
    HAL_FDCAN_MspInit(hfdcan);
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005c58:	6822      	ldr	r2, [r4, #0]
 8005c5a:	6993      	ldr	r3, [r2, #24]
 8005c5c:	f023 0310 	bic.w	r3, r3, #16
 8005c60:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005c62:	f7fe feef 	bl	8004a44 <HAL_GetTick>
 8005c66:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005c68:	e004      	b.n	8005c74 <HAL_FDCAN_Init+0x34>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005c6a:	f7fe feeb 	bl	8004a44 <HAL_GetTick>
 8005c6e:	1b43      	subs	r3, r0, r5
 8005c70:	2b0a      	cmp	r3, #10
 8005c72:	d85b      	bhi.n	8005d2c <HAL_FDCAN_Init+0xec>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005c74:	6823      	ldr	r3, [r4, #0]
 8005c76:	699a      	ldr	r2, [r3, #24]
 8005c78:	0712      	lsls	r2, r2, #28
 8005c7a:	d4f6      	bmi.n	8005c6a <HAL_FDCAN_Init+0x2a>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005c7c:	699a      	ldr	r2, [r3, #24]
 8005c7e:	f042 0201 	orr.w	r2, r2, #1
 8005c82:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005c84:	f7fe fede 	bl	8004a44 <HAL_GetTick>
 8005c88:	4605      	mov	r5, r0

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005c8a:	e004      	b.n	8005c96 <HAL_FDCAN_Init+0x56>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005c8c:	f7fe feda 	bl	8004a44 <HAL_GetTick>
 8005c90:	1b40      	subs	r0, r0, r5
 8005c92:	280a      	cmp	r0, #10
 8005c94:	d84a      	bhi.n	8005d2c <HAL_FDCAN_Init+0xec>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005c96:	6822      	ldr	r2, [r4, #0]
 8005c98:	6993      	ldr	r3, [r2, #24]
 8005c9a:	07db      	lsls	r3, r3, #31
 8005c9c:	d5f6      	bpl.n	8005c8c <HAL_FDCAN_Init+0x4c>
      return HAL_ERROR;
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005c9e:	6993      	ldr	r3, [r2, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005ca0:	4993      	ldr	r1, [pc, #588]	; (8005ef0 <HAL_FDCAN_Init+0x2b0>)
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005ca2:	f043 0302 	orr.w	r3, r3, #2
  if (hfdcan->Instance == FDCAN1)
 8005ca6:	428a      	cmp	r2, r1
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005ca8:	6193      	str	r3, [r2, #24]
  if (hfdcan->Instance == FDCAN1)
 8005caa:	f000 810b 	beq.w	8005ec4 <HAL_FDCAN_Init+0x284>
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005cae:	7c23      	ldrb	r3, [r4, #16]
 8005cb0:	2b01      	cmp	r3, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005cb2:	6993      	ldr	r3, [r2, #24]
 8005cb4:	bf0c      	ite	eq
 8005cb6:	f023 0340 	biceq.w	r3, r3, #64	; 0x40
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005cba:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8005cbe:	6193      	str	r3, [r2, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005cc0:	7c63      	ldrb	r3, [r4, #17]
 8005cc2:	2b01      	cmp	r3, #1
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005cc4:	6993      	ldr	r3, [r2, #24]
 8005cc6:	bf0c      	ite	eq
 8005cc8:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005ccc:	f423 4380 	bicne.w	r3, r3, #16384	; 0x4000
 8005cd0:	6193      	str	r3, [r2, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005cd2:	7ca3      	ldrb	r3, [r4, #18]
 8005cd4:	2b01      	cmp	r3, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005cd6:	6993      	ldr	r3, [r2, #24]
 8005cd8:	bf0c      	ite	eq
 8005cda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005cde:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005ce2:	6193      	str	r3, [r2, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005ce4:	6993      	ldr	r3, [r2, #24]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005ce6:	e9d4 5102 	ldrd	r5, r1, [r4, #8]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005cea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cee:	432b      	orrs	r3, r5
 8005cf0:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005cf2:	6993      	ldr	r3, [r2, #24]
 8005cf4:	f023 03a4 	bic.w	r3, r3, #164	; 0xa4
 8005cf8:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005cfa:	6913      	ldr	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005cfc:	2901      	cmp	r1, #1
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005cfe:	f023 0310 	bic.w	r3, r3, #16
 8005d02:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005d04:	d021      	beq.n	8005d4a <HAL_FDCAN_Init+0x10a>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005d06:	b321      	cbz	r1, 8005d52 <HAL_FDCAN_Init+0x112>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005d08:	2902      	cmp	r1, #2
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005d0a:	6993      	ldr	r3, [r2, #24]
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005d0c:	f000 80ec 	beq.w	8005ee8 <HAL_FDCAN_Init+0x2a8>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005d10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d14:	6193      	str	r3, [r2, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005d16:	6913      	ldr	r3, [r2, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005d18:	2903      	cmp	r1, #3
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005d1a:	f043 0310 	orr.w	r3, r3, #16
 8005d1e:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005d20:	d117      	bne.n	8005d52 <HAL_FDCAN_Init+0x112>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005d22:	6993      	ldr	r3, [r2, #24]
 8005d24:	f043 0320 	orr.w	r3, r3, #32
 8005d28:	6193      	str	r3, [r2, #24]
 8005d2a:	e012      	b.n	8005d52 <HAL_FDCAN_Init+0x112>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005d2c:	6e23      	ldr	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005d2e:	2203      	movs	r2, #3
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005d30:	f043 0301 	orr.w	r3, r3, #1
 8005d34:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005d36:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8005d3a:	2001      	movs	r0, #1
  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8005d3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 8005d40:	f880 205d 	strb.w	r2, [r0, #93]	; 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 8005d44:	f7fc f83c 	bl	8001dc0 <HAL_FDCAN_MspInit>
 8005d48:	e786      	b.n	8005c58 <HAL_FDCAN_Init+0x18>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005d4a:	6993      	ldr	r3, [r2, #24]
 8005d4c:	f043 0304 	orr.w	r3, r3, #4
 8005d50:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005d52:	e9d4 1306 	ldrd	r1, r3, [r4, #24]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005d56:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005d58:	6a20      	ldr	r0, [r4, #32]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005d5a:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005d5c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005d5e:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005d62:	6961      	ldr	r1, [r4, #20]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005d64:	3801      	subs	r0, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005d66:	4303      	orrs	r3, r0
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005d68:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005d6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005d6e:	f5b5 7f40 	cmp.w	r5, #768	; 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005d72:	61d3      	str	r3, [r2, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005d74:	d10e      	bne.n	8005d94 <HAL_FDCAN_Init+0x154>
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005d76:	e9d4 530b 	ldrd	r5, r3, [r4, #44]	; 0x2c
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005d7a:	e9d4 1009 	ldrd	r1, r0, [r4, #36]	; 0x24
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005d7e:	3b01      	subs	r3, #1
 8005d80:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005d82:	3d01      	subs	r5, #1
 8005d84:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005d88:	3801      	subs	r0, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005d8a:	4303      	orrs	r3, r0
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005d8c:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005d8e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005d92:	60d3      	str	r3, [r2, #12]
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005d94:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8005d98:	6be0      	ldr	r0, [r4, #60]	; 0x3c
{
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8005d9a:	4956      	ldr	r1, [pc, #344]	; (8005ef4 <HAL_FDCAN_Init+0x2b4>)
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005d9c:	4303      	orrs	r3, r0
  if (hfdcan->Instance == FDCAN2)
 8005d9e:	428a      	cmp	r2, r1
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005da0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
  if (hfdcan->Instance == FDCAN2)
 8005da4:	f000 8094 	beq.w	8005ed0 <HAL_FDCAN_Init+0x290>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8005da8:	4d53      	ldr	r5, [pc, #332]	; (8005ef8 <HAL_FDCAN_Init+0x2b8>)
 8005daa:	4854      	ldr	r0, [pc, #336]	; (8005efc <HAL_FDCAN_Init+0x2bc>)
 8005dac:	4b54      	ldr	r3, [pc, #336]	; (8005f00 <HAL_FDCAN_Init+0x2c0>)
 8005dae:	f8df 816c 	ldr.w	r8, [pc, #364]	; 8005f1c <HAL_FDCAN_Init+0x2dc>
 8005db2:	f8df a16c 	ldr.w	sl, [pc, #364]	; 8005f20 <HAL_FDCAN_Init+0x2e0>
 8005db6:	4f53      	ldr	r7, [pc, #332]	; (8005f04 <HAL_FDCAN_Init+0x2c4>)
 8005db8:	f8df c168 	ldr.w	ip, [pc, #360]	; 8005f24 <HAL_FDCAN_Init+0x2e4>
 8005dbc:	f8df e168 	ldr.w	lr, [pc, #360]	; 8005f28 <HAL_FDCAN_Init+0x2e8>
 8005dc0:	f8df 9168 	ldr.w	r9, [pc, #360]	; 8005f2c <HAL_FDCAN_Init+0x2ec>
 8005dc4:	4e50      	ldr	r6, [pc, #320]	; (8005f08 <HAL_FDCAN_Init+0x2c8>)
 8005dc6:	42aa      	cmp	r2, r5
 8005dc8:	f501 4186 	add.w	r1, r1, #17152	; 0x4300
 8005dcc:	f505 5561 	add.w	r5, r5, #14400	; 0x3840
 8005dd0:	f101 0150 	add.w	r1, r1, #80	; 0x50
 8005dd4:	bf18      	it	ne
 8005dd6:	4607      	movne	r7, r0
 8005dd8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005ddc:	f100 00d8 	add.w	r0, r0, #216	; 0xd8
 8005de0:	bf18      	it	ne
 8005de2:	4698      	movne	r8, r3
 8005de4:	f1a3 03b0 	sub.w	r3, r3, #176	; 0xb0
 8005de8:	bf03      	ittte	eq
 8005dea:	46c6      	moveq	lr, r8
 8005dec:	46d4      	moveq	ip, sl
 8005dee:	4688      	moveq	r8, r1
 8005df0:	46a9      	movne	r9, r5
 8005df2:	f1a1 01b0 	sub.w	r1, r1, #176	; 0xb0
 8005df6:	bf1c      	itt	ne
 8005df8:	4606      	movne	r6, r0
 8005dfa:	4619      	movne	r1, r3

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005dfc:	f8d2 0080 	ldr.w	r0, [r2, #128]	; 0x80
 8005e00:	6b63      	ldr	r3, [r4, #52]	; 0x34
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005e02:	6421      	str	r1, [r4, #64]	; 0x40
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005e04:	f420 10f8 	bic.w	r0, r0, #2031616	; 0x1f0000
 8005e08:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8005e0c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005e10:	f8d2 5080 	ldr.w	r5, [r2, #128]	; 0x80
 8005e14:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005e16:	f8c4 9044 	str.w	r9, [r4, #68]	; 0x44
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005e1a:	1e70      	subs	r0, r6, #1
 8005e1c:	1a40      	subs	r0, r0, r1
 8005e1e:	f025 6970 	bic.w	r9, r5, #251658240	; 0xf000000
 8005e22:	0885      	lsrs	r5, r0, #2
 8005e24:	ea49 6303 	orr.w	r3, r9, r3, lsl #24
 8005e28:	3501      	adds	r5, #1
 8005e2a:	f101 0901 	add.w	r9, r1, #1
 8005e2e:	454e      	cmp	r6, r9
 8005e30:	bf38      	it	cc
 8005e32:	2501      	movcc	r5, #1
 8005e34:	2817      	cmp	r0, #23
 8005e36:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005e3a:	e9c4 8e12 	strd	r8, lr, [r4, #72]	; 0x48

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005e3e:	e9c4 c714 	strd	ip, r7, [r4, #80]	; 0x50

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005e42:	f3c1 0380 	ubfx	r3, r1, #2, #1
 8005e46:	d91a      	bls.n	8005e7e <HAL_FDCAN_Init+0x23e>
 8005e48:	454e      	cmp	r6, r9
 8005e4a:	bf2c      	ite	cs
 8005e4c:	2200      	movcs	r2, #0
 8005e4e:	2201      	movcc	r2, #1
 8005e50:	b9aa      	cbnz	r2, 8005e7e <HAL_FDCAN_Init+0x23e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005e52:	460f      	mov	r7, r1
 8005e54:	b10b      	cbz	r3, 8005e5a <HAL_FDCAN_Init+0x21a>
 8005e56:	f847 2b04 	str.w	r2, [r7], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005e5a:	1aed      	subs	r5, r5, r3
 8005e5c:	086a      	lsrs	r2, r5, #1
 8005e5e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8005e62:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005e66:	2000      	movs	r0, #0
 8005e68:	2100      	movs	r1, #0
 8005e6a:	e8e3 0102 	strd	r0, r1, [r3], #8
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d1fb      	bne.n	8005e6a <HAL_FDCAN_Init+0x22a>
 8005e72:	f025 0301 	bic.w	r3, r5, #1
 8005e76:	429d      	cmp	r5, r3
 8005e78:	eb07 0183 	add.w	r1, r7, r3, lsl #2
 8005e7c:	d01a      	beq.n	8005eb4 <HAL_FDCAN_Init+0x274>
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005e7e:	460a      	mov	r2, r1
 8005e80:	2300      	movs	r3, #0
 8005e82:	f842 3b04 	str.w	r3, [r2], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005e86:	4296      	cmp	r6, r2
 8005e88:	d914      	bls.n	8005eb4 <HAL_FDCAN_Init+0x274>
 8005e8a:	f101 0208 	add.w	r2, r1, #8
 8005e8e:	4296      	cmp	r6, r2
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005e90:	604b      	str	r3, [r1, #4]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005e92:	d90f      	bls.n	8005eb4 <HAL_FDCAN_Init+0x274>
 8005e94:	f101 020c 	add.w	r2, r1, #12
 8005e98:	4296      	cmp	r6, r2
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005e9a:	608b      	str	r3, [r1, #8]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005e9c:	d90a      	bls.n	8005eb4 <HAL_FDCAN_Init+0x274>
 8005e9e:	f101 0210 	add.w	r2, r1, #16
 8005ea2:	4296      	cmp	r6, r2
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005ea4:	60cb      	str	r3, [r1, #12]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005ea6:	d905      	bls.n	8005eb4 <HAL_FDCAN_Init+0x274>
 8005ea8:	f101 0214 	add.w	r2, r1, #20
 8005eac:	4296      	cmp	r6, r2
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005eae:	610b      	str	r3, [r1, #16]
 8005eb0:	bf88      	it	hi
 8005eb2:	614b      	strhi	r3, [r1, #20]
  hfdcan->LatestTxFifoQRequest = 0U;
 8005eb4:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005eb6:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005eb8:	6620      	str	r0, [r4, #96]	; 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005eba:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  hfdcan->LatestTxFifoQRequest = 0U;
 8005ebe:	65a0      	str	r0, [r4, #88]	; 0x58
}
 8005ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8005ec4:	4b11      	ldr	r3, [pc, #68]	; (8005f0c <HAL_FDCAN_Init+0x2cc>)
 8005ec6:	6861      	ldr	r1, [r4, #4]
 8005ec8:	6019      	str	r1, [r3, #0]
 8005eca:	e6f0      	b.n	8005cae <HAL_FDCAN_Init+0x6e>
    return HAL_ERROR;
 8005ecc:	2001      	movs	r0, #1
}
 8005ece:	4770      	bx	lr
 8005ed0:	4f0f      	ldr	r7, [pc, #60]	; (8005f10 <HAL_FDCAN_Init+0x2d0>)
 8005ed2:	f8df c05c 	ldr.w	ip, [pc, #92]	; 8005f30 <HAL_FDCAN_Init+0x2f0>
 8005ed6:	f8df e05c 	ldr.w	lr, [pc, #92]	; 8005f34 <HAL_FDCAN_Init+0x2f4>
 8005eda:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8005f38 <HAL_FDCAN_Init+0x2f8>
 8005ede:	f8df 905c 	ldr.w	r9, [pc, #92]	; 8005f3c <HAL_FDCAN_Init+0x2fc>
 8005ee2:	4e0c      	ldr	r6, [pc, #48]	; (8005f14 <HAL_FDCAN_Init+0x2d4>)
    SramCanInstanceBase += SRAMCAN_SIZE;
 8005ee4:	490c      	ldr	r1, [pc, #48]	; (8005f18 <HAL_FDCAN_Init+0x2d8>)
 8005ee6:	e789      	b.n	8005dfc <HAL_FDCAN_Init+0x1bc>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005ee8:	f043 0320 	orr.w	r3, r3, #32
 8005eec:	6193      	str	r3, [r2, #24]
 8005eee:	e730      	b.n	8005d52 <HAL_FDCAN_Init+0x112>
 8005ef0:	40006400 	.word	0x40006400
 8005ef4:	40006800 	.word	0x40006800
 8005ef8:	40006c00 	.word	0x40006c00
 8005efc:	4000a678 	.word	0x4000a678
 8005f00:	4000a4b0 	.word	0x4000a4b0
 8005f04:	4000ad18 	.word	0x4000ad18
 8005f08:	4000adf0 	.word	0x4000adf0
 8005f0c:	40006500 	.word	0x40006500
 8005f10:	4000a9c8 	.word	0x4000a9c8
 8005f14:	4000aaa0 	.word	0x4000aaa0
 8005f18:	4000a750 	.word	0x4000a750
 8005f1c:	4000ac28 	.word	0x4000ac28
 8005f20:	4000ad00 	.word	0x4000ad00
 8005f24:	4000a660 	.word	0x4000a660
 8005f28:	4000a588 	.word	0x4000a588
 8005f2c:	4000ab10 	.word	0x4000ab10
 8005f30:	4000a9b0 	.word	0x4000a9b0
 8005f34:	4000a8d8 	.word	0x4000a8d8
 8005f38:	4000a800 	.word	0x4000a800
 8005f3c:	4000a7c0 	.word	0x4000a7c0

08005f40 <HAL_FDCAN_ConfigFilter>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005f40:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005f44:	3b01      	subs	r3, #1
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d905      	bls.n	8005f56 <HAL_FDCAN_ConfigFilter+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8005f4a:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8005f4c:	f043 0302 	orr.w	r3, r3, #2
 8005f50:	6603      	str	r3, [r0, #96]	; 0x60
    return HAL_ERROR;
 8005f52:	2001      	movs	r0, #1
}
 8005f54:	4770      	bx	lr
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8005f56:	680b      	ldr	r3, [r1, #0]
{
 8005f58:	b470      	push	{r4, r5, r6}
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8005f5a:	b983      	cbnz	r3, 8005f7e <HAL_FDCAN_ConfigFilter+0x3e>
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8005f5c:	e9d1 6202 	ldrd	r6, r2, [r1, #8]
 8005f60:	694d      	ldr	r5, [r1, #20]
      *FilterAddress = FilterElementW1;
 8005f62:	6c04      	ldr	r4, [r0, #64]	; 0x40
                         (sFilterConfig->FilterID1 << 16U)    |
 8005f64:	6908      	ldr	r0, [r1, #16]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8005f66:	6849      	ldr	r1, [r1, #4]
                         (sFilterConfig->FilterConfig << 27U) |
 8005f68:	06d2      	lsls	r2, r2, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8005f6a:	ea42 7286 	orr.w	r2, r2, r6, lsl #30
 8005f6e:	432a      	orrs	r2, r5
 8005f70:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
      *FilterAddress = FilterElementW1;
 8005f74:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
    return HAL_OK;
 8005f78:	4618      	mov	r0, r3
}
 8005f7a:	bc70      	pop	{r4, r5, r6}
 8005f7c:	4770      	bx	lr
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8005f7e:	e9d1 6203 	ldrd	r6, r2, [r1, #12]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8005f82:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8005f84:	684c      	ldr	r4, [r1, #4]
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8005f86:	688d      	ldr	r5, [r1, #8]
 8005f88:	694b      	ldr	r3, [r1, #20]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8005f8a:	eb00 01c4 	add.w	r1, r0, r4, lsl #3
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8005f8e:	ea42 7246 	orr.w	r2, r2, r6, lsl #29
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8005f92:	ea43 7385 	orr.w	r3, r3, r5, lsl #30
      *FilterAddress = FilterElementW1;
 8005f96:	f840 2034 	str.w	r2, [r0, r4, lsl #3]
    return HAL_OK;
 8005f9a:	2000      	movs	r0, #0
}
 8005f9c:	bc70      	pop	{r4, r5, r6}
      *FilterAddress = FilterElementW2;
 8005f9e:	604b      	str	r3, [r1, #4]
}
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop

08005fa4 <HAL_FDCAN_ConfigGlobalFilter>:
{
 8005fa4:	b470      	push	{r4, r5, r6}
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005fa6:	f890 605c 	ldrb.w	r6, [r0, #92]	; 0x5c
 8005faa:	2e01      	cmp	r6, #1
 8005fac:	d006      	beq.n	8005fbc <HAL_FDCAN_ConfigGlobalFilter+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005fae:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8005fb0:	f043 0304 	orr.w	r3, r3, #4
 8005fb4:	6603      	str	r3, [r0, #96]	; 0x60
}
 8005fb6:	bc70      	pop	{r4, r5, r6}
    return HAL_ERROR;
 8005fb8:	2001      	movs	r0, #1
}
 8005fba:	4770      	bx	lr
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8005fbc:	6806      	ldr	r6, [r0, #0]
 8005fbe:	4615      	mov	r5, r2
 8005fc0:	9a03      	ldr	r2, [sp, #12]
 8005fc2:	f8d6 0080 	ldr.w	r0, [r6, #128]	; 0x80
 8005fc6:	ea42 0343 	orr.w	r3, r2, r3, lsl #1
 8005fca:	ea43 0285 	orr.w	r2, r3, r5, lsl #2
 8005fce:	ea42 1101 	orr.w	r1, r2, r1, lsl #4
 8005fd2:	f020 033f 	bic.w	r3, r0, #63	; 0x3f
 8005fd6:	4319      	orrs	r1, r3
 8005fd8:	f8c6 1080 	str.w	r1, [r6, #128]	; 0x80
    return HAL_OK;
 8005fdc:	2000      	movs	r0, #0
}
 8005fde:	bc70      	pop	{r4, r5, r6}
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop

08005fe4 <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005fe4:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
 8005fe8:	2a01      	cmp	r2, #1
{
 8005fea:	4603      	mov	r3, r0
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005fec:	d005      	beq.n	8005ffa <HAL_FDCAN_Start+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005fee:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8005ff0:	f042 0204 	orr.w	r2, r2, #4
 8005ff4:	6602      	str	r2, [r0, #96]	; 0x60
    return HAL_ERROR;
 8005ff6:	2001      	movs	r0, #1
}
 8005ff8:	4770      	bx	lr
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005ffa:	6800      	ldr	r0, [r0, #0]
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8005ffc:	2202      	movs	r2, #2
 8005ffe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006002:	6982      	ldr	r2, [r0, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006004:	2100      	movs	r1, #0
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006006:	f022 0201 	bic.w	r2, r2, #1
 800600a:	6182      	str	r2, [r0, #24]
    return HAL_OK;
 800600c:	4608      	mov	r0, r1
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800600e:	6619      	str	r1, [r3, #96]	; 0x60
    return HAL_OK;
 8006010:	4770      	bx	lr
 8006012:	bf00      	nop

08006014 <HAL_FDCAN_AddMessageToTxFifoQ>:
{
 8006014:	4603      	mov	r3, r0
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006016:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
 800601a:	2802      	cmp	r0, #2
 800601c:	d10e      	bne.n	800603c <HAL_FDCAN_AddMessageToTxFifoQ+0x28>
{
 800601e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8006022:	681d      	ldr	r5, [r3, #0]
 8006024:	f8d5 00c4 	ldr.w	r0, [r5, #196]	; 0xc4
 8006028:	f410 1000 	ands.w	r0, r0, #2097152	; 0x200000
 800602c:	d00c      	beq.n	8006048 <HAL_FDCAN_AddMessageToTxFifoQ+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800602e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006030:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006034:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8006036:	2001      	movs	r0, #1
}
 8006038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800603c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800603e:	f042 0208 	orr.w	r2, r2, #8
 8006042:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_ERROR;
 8006044:	2001      	movs	r0, #1
}
 8006046:	4770      	bx	lr
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8006048:	f8d5 60c4 	ldr.w	r6, [r5, #196]	; 0xc4
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800604c:	684c      	ldr	r4, [r1, #4]
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800604e:	f3c6 4c01 	ubfx	ip, r6, #16, #2
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8006052:	2c00      	cmp	r4, #0
 8006054:	d13c      	bne.n	80060d0 <HAL_FDCAN_AddMessageToTxFifoQ+0xbc>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
                   FDCAN_STANDARD_ID |
 8006056:	690c      	ldr	r4, [r1, #16]
 8006058:	688f      	ldr	r7, [r1, #8]
                   pTxHeader->TxFrameType |
                   (pTxHeader->Identifier << 18U));
 800605a:	680e      	ldr	r6, [r1, #0]
                   FDCAN_STANDARD_ID |
 800605c:	433c      	orrs	r4, r7
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800605e:	ea44 4886 	orr.w	r8, r4, r6, lsl #18
                   pTxHeader->TxFrameType |
                   pTxHeader->Identifier);
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006062:	e9d1 7406 	ldrd	r7, r4, [r1, #24]
 8006066:	694e      	ldr	r6, [r1, #20]
 8006068:	433c      	orrs	r4, r7
 800606a:	4334      	orrs	r4, r6
 800606c:	68ce      	ldr	r6, [r1, #12]
                 pTxHeader->FDFormat |
                 pTxHeader->BitRateSwitch |
                 pTxHeader->DataLength);

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800606e:	6d5f      	ldr	r7, [r3, #84]	; 0x54
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006070:	ea44 0e06 	orr.w	lr, r4, r6
 8006074:	6a0c      	ldr	r4, [r1, #32]
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8006076:	eb0c 06cc 	add.w	r6, ip, ip, lsl #3
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800607a:	ea4e 6404 	orr.w	r4, lr, r4, lsl #24
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800607e:	eb07 0ec6 	add.w	lr, r7, r6, lsl #3

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8006082:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
  TxAddress++;
  *TxAddress = TxElementW2;
 8006086:	f8ce 4004 	str.w	r4, [lr, #4]
  TxAddress++;

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800608a:	89cc      	ldrh	r4, [r1, #14]
 800608c:	4e14      	ldr	r6, [pc, #80]	; (80060e0 <HAL_FDCAN_AddMessageToTxFifoQ+0xcc>)
 800608e:	5d34      	ldrb	r4, [r6, r4]
 8006090:	b1ac      	cbz	r4, 80060be <HAL_FDCAN_AddMessageToTxFifoQ+0xaa>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006092:	7894      	ldrb	r4, [r2, #2]
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006094:	f892 8003 	ldrb.w	r8, [r2, #3]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
                  (uint32_t)pTxData[ByteCounter]);
 8006098:	7817      	ldrb	r7, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800609a:	0424      	lsls	r4, r4, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800609c:	ea44 6408 	orr.w	r4, r4, r8, lsl #24
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80060a0:	f892 8001 	ldrb.w	r8, [r2, #1]
 80060a4:	433c      	orrs	r4, r7
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80060a6:	eb00 070e 	add.w	r7, r0, lr
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80060aa:	ea44 2408 	orr.w	r4, r4, r8, lsl #8
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80060ae:	60bc      	str	r4, [r7, #8]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 80060b0:	89cc      	ldrh	r4, [r1, #14]
 80060b2:	5d34      	ldrb	r4, [r6, r4]
 80060b4:	3004      	adds	r0, #4
 80060b6:	42a0      	cmp	r0, r4
 80060b8:	f102 0204 	add.w	r2, r2, #4
 80060bc:	d3e9      	bcc.n	8006092 <HAL_FDCAN_AddMessageToTxFifoQ+0x7e>
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80060be:	2201      	movs	r2, #1
 80060c0:	fa02 f20c 	lsl.w	r2, r2, ip
 80060c4:	f8c5 20cc 	str.w	r2, [r5, #204]	; 0xcc
    return HAL_OK;
 80060c8:	2000      	movs	r0, #0
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80060ca:	659a      	str	r2, [r3, #88]	; 0x58
}
 80060cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                   pTxHeader->TxFrameType |
 80060d0:	690c      	ldr	r4, [r1, #16]
 80060d2:	680f      	ldr	r7, [r1, #0]
 80060d4:	688e      	ldr	r6, [r1, #8]
 80060d6:	433c      	orrs	r4, r7
 80060d8:	4326      	orrs	r6, r4
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80060da:	f046 4880 	orr.w	r8, r6, #1073741824	; 0x40000000
 80060de:	e7c0      	b.n	8006062 <HAL_FDCAN_AddMessageToTxFifoQ+0x4e>
 80060e0:	0800f7b4 	.word	0x0800f7b4

080060e4 <HAL_FDCAN_GetRxMessage>:
{
 80060e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80060e6:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
  if (state == HAL_FDCAN_STATE_BUSY)
 80060ea:	2c02      	cmp	r4, #2
 80060ec:	d10c      	bne.n	8006108 <HAL_FDCAN_GetRxMessage+0x24>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80060ee:	2940      	cmp	r1, #64	; 0x40
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80060f0:	6806      	ldr	r6, [r0, #0]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80060f2:	d00f      	beq.n	8006114 <HAL_FDCAN_GetRxMessage+0x30>
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80060f4:	f8d6 4098 	ldr.w	r4, [r6, #152]	; 0x98
 80060f8:	0724      	lsls	r4, r4, #28
 80060fa:	d15c      	bne.n	80061b6 <HAL_FDCAN_GetRxMessage+0xd2>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80060fc:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80060fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006102:	6603      	str	r3, [r0, #96]	; 0x60
        return HAL_ERROR;
 8006104:	2001      	movs	r0, #1
}
 8006106:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006108:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800610a:	f043 0308 	orr.w	r3, r3, #8
 800610e:	6603      	str	r3, [r0, #96]	; 0x60
    return HAL_ERROR;
 8006110:	2001      	movs	r0, #1
}
 8006112:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006114:	f8d6 4090 	ldr.w	r4, [r6, #144]	; 0x90
 8006118:	0725      	lsls	r5, r4, #28
 800611a:	d0ef      	beq.n	80060fc <HAL_FDCAN_GetRxMessage+0x18>
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800611c:	f8d6 4090 	ldr.w	r4, [r6, #144]	; 0x90
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8006120:	6c87      	ldr	r7, [r0, #72]	; 0x48
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8006122:	f3c4 2e01 	ubfx	lr, r4, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8006126:	eb0e 04ce 	add.w	r4, lr, lr, lsl #3
 800612a:	eb07 07c4 	add.w	r7, r7, r4, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800612e:	683c      	ldr	r4, [r7, #0]
 8006130:	f004 4480 	and.w	r4, r4, #1073741824	; 0x40000000
 8006134:	6054      	str	r4, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8006136:	2c00      	cmp	r4, #0
 8006138:	d14c      	bne.n	80061d4 <HAL_FDCAN_GetRxMessage+0xf0>
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800613a:	683c      	ldr	r4, [r7, #0]
 800613c:	f3c4 448a 	ubfx	r4, r4, #18, #11
 8006140:	6014      	str	r4, [r2, #0]
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8006142:	683c      	ldr	r4, [r7, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006144:	f8df c094 	ldr.w	ip, [pc, #148]	; 80061dc <HAL_FDCAN_GetRxMessage+0xf8>
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8006148:	f004 5400 	and.w	r4, r4, #536870912	; 0x20000000
 800614c:	6094      	str	r4, [r2, #8]
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800614e:	683c      	ldr	r4, [r7, #0]
 8006150:	f004 4400 	and.w	r4, r4, #2147483648	; 0x80000000
 8006154:	6114      	str	r4, [r2, #16]
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8006156:	88bc      	ldrh	r4, [r7, #4]
 8006158:	61d4      	str	r4, [r2, #28]
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800615a:	687c      	ldr	r4, [r7, #4]
 800615c:	f404 2470 	and.w	r4, r4, #983040	; 0xf0000
 8006160:	60d4      	str	r4, [r2, #12]
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8006162:	687d      	ldr	r5, [r7, #4]
 8006164:	f405 1580 	and.w	r5, r5, #1048576	; 0x100000
 8006168:	6155      	str	r5, [r2, #20]
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800616a:	687d      	ldr	r5, [r7, #4]
 800616c:	f405 1500 	and.w	r5, r5, #2097152	; 0x200000
 8006170:	6195      	str	r5, [r2, #24]
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8006172:	79fd      	ldrb	r5, [r7, #7]
 8006174:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006178:	0c24      	lsrs	r4, r4, #16
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800617a:	6215      	str	r5, [r2, #32]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800617c:	687d      	ldr	r5, [r7, #4]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800617e:	f81c 4004 	ldrb.w	r4, [ip, r4]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8006182:	0fed      	lsrs	r5, r5, #31
 8006184:	6255      	str	r5, [r2, #36]	; 0x24
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006186:	b174      	cbz	r4, 80061a6 <HAL_FDCAN_GetRxMessage+0xc2>
 8006188:	1e5d      	subs	r5, r3, #1
 800618a:	1dfc      	adds	r4, r7, #7
      pRxData[ByteCounter] = pData[ByteCounter];
 800618c:	4623      	mov	r3, r4
 800618e:	f814 6f01 	ldrb.w	r6, [r4, #1]!
 8006192:	f805 6f01 	strb.w	r6, [r5, #1]!
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006196:	89d6      	ldrh	r6, [r2, #14]
 8006198:	3b06      	subs	r3, #6
 800619a:	f81c 6006 	ldrb.w	r6, [ip, r6]
 800619e:	1bdb      	subs	r3, r3, r7
 80061a0:	429e      	cmp	r6, r3
 80061a2:	d8f3      	bhi.n	800618c <HAL_FDCAN_GetRxMessage+0xa8>
 80061a4:	6806      	ldr	r6, [r0, #0]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80061a6:	2940      	cmp	r1, #64	; 0x40
      hfdcan->Instance->RXF0A = GetIndex;
 80061a8:	bf0c      	ite	eq
 80061aa:	f8c6 e094 	streq.w	lr, [r6, #148]	; 0x94
      hfdcan->Instance->RXF1A = GetIndex;
 80061ae:	f8c6 e09c 	strne.w	lr, [r6, #156]	; 0x9c
    return HAL_OK;
 80061b2:	2000      	movs	r0, #0
}
 80061b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80061b6:	f8d6 4098 	ldr.w	r4, [r6, #152]	; 0x98
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80061ba:	6cc7      	ldr	r7, [r0, #76]	; 0x4c
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80061bc:	f3c4 2e01 	ubfx	lr, r4, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80061c0:	eb0e 04ce 	add.w	r4, lr, lr, lsl #3
 80061c4:	eb07 07c4 	add.w	r7, r7, r4, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80061c8:	683c      	ldr	r4, [r7, #0]
 80061ca:	f004 4480 	and.w	r4, r4, #1073741824	; 0x40000000
 80061ce:	6054      	str	r4, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80061d0:	2c00      	cmp	r4, #0
 80061d2:	d0b2      	beq.n	800613a <HAL_FDCAN_GetRxMessage+0x56>
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80061d4:	683c      	ldr	r4, [r7, #0]
 80061d6:	f024 4460 	bic.w	r4, r4, #3758096384	; 0xe0000000
 80061da:	e7b1      	b.n	8006140 <HAL_FDCAN_GetRxMessage+0x5c>
 80061dc:	0800f7b4 	.word	0x0800f7b4

080061e0 <HAL_FDCAN_ActivateNotification>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80061e0:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80061e4:	3b01      	subs	r3, #1
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d905      	bls.n	80061f6 <HAL_FDCAN_ActivateNotification+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80061ea:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80061ec:	f043 0302 	orr.w	r3, r3, #2
 80061f0:	6603      	str	r3, [r0, #96]	; 0x60
    return HAL_ERROR;
 80061f2:	2001      	movs	r0, #1
}
 80061f4:	4770      	bx	lr
    ITs_lines_selection = hfdcan->Instance->ILS;
 80061f6:	6803      	ldr	r3, [r0, #0]
{
 80061f8:	b430      	push	{r4, r5}
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80061fa:	f011 0507 	ands.w	r5, r1, #7
    ITs_lines_selection = hfdcan->Instance->ILS;
 80061fe:	6d98      	ldr	r0, [r3, #88]	; 0x58
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8006200:	d03d      	beq.n	800627e <HAL_FDCAN_ActivateNotification+0x9e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8006202:	07c4      	lsls	r4, r0, #31
 8006204:	d43b      	bmi.n	800627e <HAL_FDCAN_ActivateNotification+0x9e>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8006206:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 8006208:	f044 0401 	orr.w	r4, r4, #1
 800620c:	65dc      	str	r4, [r3, #92]	; 0x5c
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800620e:	b1cd      	cbz	r5, 8006244 <HAL_FDCAN_ActivateNotification+0x64>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006210:	07c5      	lsls	r5, r0, #31
 8006212:	d517      	bpl.n	8006244 <HAL_FDCAN_ActivateNotification+0x64>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8006214:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8006216:	f040 0002 	orr.w	r0, r0, #2
 800621a:	65d8      	str	r0, [r3, #92]	; 0x5c
    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800621c:	060c      	lsls	r4, r1, #24
 800621e:	d504      	bpl.n	800622a <HAL_FDCAN_ActivateNotification+0x4a>
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8006220:	f8d3 00dc 	ldr.w	r0, [r3, #220]	; 0xdc
 8006224:	4310      	orrs	r0, r2
 8006226:	f8c3 00dc 	str.w	r0, [r3, #220]	; 0xdc
    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800622a:	05c8      	lsls	r0, r1, #23
 800622c:	d504      	bpl.n	8006238 <HAL_FDCAN_ActivateNotification+0x58>
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800622e:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8006232:	4302      	orrs	r2, r0
 8006234:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006238:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800623a:	4311      	orrs	r1, r2
    return HAL_OK;
 800623c:	2000      	movs	r0, #0
}
 800623e:	bc30      	pop	{r4, r5}
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006240:	6559      	str	r1, [r3, #84]	; 0x54
}
 8006242:	4770      	bx	lr
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006244:	f011 0f38 	tst.w	r1, #56	; 0x38
 8006248:	d001      	beq.n	800624e <HAL_FDCAN_ActivateNotification+0x6e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800624a:	0784      	lsls	r4, r0, #30
 800624c:	d4e2      	bmi.n	8006214 <HAL_FDCAN_ActivateNotification+0x34>
 800624e:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 8006252:	d131      	bne.n	80062b8 <HAL_FDCAN_ActivateNotification+0xd8>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006254:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 8006258:	d001      	beq.n	800625e <HAL_FDCAN_ActivateNotification+0x7e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800625a:	0704      	lsls	r4, r0, #28
 800625c:	d4da      	bmi.n	8006214 <HAL_FDCAN_ActivateNotification+0x34>
 800625e:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 8006262:	d001      	beq.n	8006268 <HAL_FDCAN_ActivateNotification+0x88>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8006264:	06c5      	lsls	r5, r0, #27
 8006266:	d4d5      	bmi.n	8006214 <HAL_FDCAN_ActivateNotification+0x34>
 8006268:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 800626c:	d001      	beq.n	8006272 <HAL_FDCAN_ActivateNotification+0x92>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800626e:	0684      	lsls	r4, r0, #26
 8006270:	d4d0      	bmi.n	8006214 <HAL_FDCAN_ActivateNotification+0x34>
 8006272:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8006276:	d0d1      	beq.n	800621c <HAL_FDCAN_ActivateNotification+0x3c>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8006278:	0645      	lsls	r5, r0, #25
 800627a:	d5cf      	bpl.n	800621c <HAL_FDCAN_ActivateNotification+0x3c>
 800627c:	e7ca      	b.n	8006214 <HAL_FDCAN_ActivateNotification+0x34>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800627e:	f011 0f38 	tst.w	r1, #56	; 0x38
 8006282:	d001      	beq.n	8006288 <HAL_FDCAN_ActivateNotification+0xa8>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8006284:	0784      	lsls	r4, r0, #30
 8006286:	d5be      	bpl.n	8006206 <HAL_FDCAN_ActivateNotification+0x26>
 8006288:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 800628c:	d117      	bne.n	80062be <HAL_FDCAN_ActivateNotification+0xde>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 800628e:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 8006292:	d001      	beq.n	8006298 <HAL_FDCAN_ActivateNotification+0xb8>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8006294:	0704      	lsls	r4, r0, #28
 8006296:	d5b6      	bpl.n	8006206 <HAL_FDCAN_ActivateNotification+0x26>
 8006298:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 800629c:	d001      	beq.n	80062a2 <HAL_FDCAN_ActivateNotification+0xc2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800629e:	06c4      	lsls	r4, r0, #27
 80062a0:	d5b1      	bpl.n	8006206 <HAL_FDCAN_ActivateNotification+0x26>
 80062a2:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 80062a6:	d001      	beq.n	80062ac <HAL_FDCAN_ActivateNotification+0xcc>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80062a8:	0684      	lsls	r4, r0, #26
 80062aa:	d5ac      	bpl.n	8006206 <HAL_FDCAN_ActivateNotification+0x26>
 80062ac:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 80062b0:	d0ad      	beq.n	800620e <HAL_FDCAN_ActivateNotification+0x2e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80062b2:	0644      	lsls	r4, r0, #25
 80062b4:	d4ab      	bmi.n	800620e <HAL_FDCAN_ActivateNotification+0x2e>
 80062b6:	e7a6      	b.n	8006206 <HAL_FDCAN_ActivateNotification+0x26>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80062b8:	0745      	lsls	r5, r0, #29
 80062ba:	d4ab      	bmi.n	8006214 <HAL_FDCAN_ActivateNotification+0x34>
 80062bc:	e7ca      	b.n	8006254 <HAL_FDCAN_ActivateNotification+0x74>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80062be:	0744      	lsls	r4, r0, #29
 80062c0:	d5a1      	bpl.n	8006206 <HAL_FDCAN_ActivateNotification+0x26>
 80062c2:	e7e4      	b.n	800628e <HAL_FDCAN_ActivateNotification+0xae>

080062c4 <HAL_FDCAN_TxEventFifoCallback>:
}
 80062c4:	4770      	bx	lr
 80062c6:	bf00      	nop

080062c8 <HAL_FDCAN_RxFifo0Callback>:
 80062c8:	4770      	bx	lr
 80062ca:	bf00      	nop

080062cc <HAL_FDCAN_RxFifo1Callback>:
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop

080062d0 <HAL_FDCAN_TxFifoEmptyCallback>:
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop

080062d4 <HAL_FDCAN_TxBufferCompleteCallback>:
 80062d4:	4770      	bx	lr
 80062d6:	bf00      	nop

080062d8 <HAL_FDCAN_TxBufferAbortCallback>:
 80062d8:	4770      	bx	lr
 80062da:	bf00      	nop

080062dc <HAL_FDCAN_TimestampWraparoundCallback>:
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop

080062e0 <HAL_FDCAN_TimeoutOccurredCallback>:
 80062e0:	4770      	bx	lr
 80062e2:	bf00      	nop

080062e4 <HAL_FDCAN_HighPriorityMessageCallback>:
 80062e4:	4770      	bx	lr
 80062e6:	bf00      	nop

080062e8 <HAL_FDCAN_ErrorCallback>:
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop

080062ec <HAL_FDCAN_ErrorStatusCallback>:
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop

080062f0 <HAL_FDCAN_IRQHandler>:
{
 80062f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80062f4:	6803      	ldr	r3, [r0, #0]
 80062f6:	f8d3 9050 	ldr.w	r9, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 80062fa:	f8d3 e054 	ldr.w	lr, [r3, #84]	; 0x54
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80062fe:	f8d3 8050 	ldr.w	r8, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006302:	6d59      	ldr	r1, [r3, #84]	; 0x54
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8006304:	6d1f      	ldr	r7, [r3, #80]	; 0x50
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006306:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8006308:	6d1d      	ldr	r5, [r3, #80]	; 0x50
  Errors &= hfdcan->Instance->IE;
 800630a:	f8d3 c054 	ldr.w	ip, [r3, #84]	; 0x54
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800630e:	6d1e      	ldr	r6, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006310:	ea08 0801 	and.w	r8, r8, r1
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006314:	4017      	ands	r7, r2
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006316:	6d59      	ldr	r1, [r3, #84]	; 0x54
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8006318:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800631a:	ea09 090e 	and.w	r9, r9, lr
  Errors &= hfdcan->Instance->IE;
 800631e:	ea05 050c 	and.w	r5, r5, ip
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006322:	400e      	ands	r6, r1
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8006324:	0652      	lsls	r2, r2, #25
{
 8006326:	4604      	mov	r4, r0
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006328:	f409 59e0 	and.w	r9, r9, #7168	; 0x1c00
  RxFifo0ITs &= hfdcan->Instance->IE;
 800632c:	f008 0807 	and.w	r8, r8, #7
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006330:	f007 0738 	and.w	r7, r7, #56	; 0x38
  Errors &= hfdcan->Instance->IE;
 8006334:	f405 0571 	and.w	r5, r5, #15794176	; 0xf10000
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006338:	f406 2660 	and.w	r6, r6, #917504	; 0xe0000
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 800633c:	d502      	bpl.n	8006344 <HAL_FDCAN_IRQHandler+0x54>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 800633e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006340:	0651      	lsls	r1, r2, #25
 8006342:	d473      	bmi.n	800642c <HAL_FDCAN_IRQHandler+0x13c>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8006344:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006346:	05d2      	lsls	r2, r2, #23
 8006348:	d502      	bpl.n	8006350 <HAL_FDCAN_IRQHandler+0x60>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800634a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800634c:	05d0      	lsls	r0, r2, #23
 800634e:	d45d      	bmi.n	800640c <HAL_FDCAN_IRQHandler+0x11c>
  if (TxEventFifoITs != 0U)
 8006350:	f1b9 0f00 	cmp.w	r9, #0
 8006354:	d14a      	bne.n	80063ec <HAL_FDCAN_IRQHandler+0xfc>
  if (RxFifo0ITs != 0U)
 8006356:	f1b8 0f00 	cmp.w	r8, #0
 800635a:	d137      	bne.n	80063cc <HAL_FDCAN_IRQHandler+0xdc>
  if (RxFifo1ITs != 0U)
 800635c:	2f00      	cmp	r7, #0
 800635e:	d13e      	bne.n	80063de <HAL_FDCAN_IRQHandler+0xee>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8006360:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006362:	0591      	lsls	r1, r2, #22
 8006364:	d502      	bpl.n	800636c <HAL_FDCAN_IRQHandler+0x7c>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8006366:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006368:	0592      	lsls	r2, r2, #22
 800636a:	d475      	bmi.n	8006458 <HAL_FDCAN_IRQHandler+0x168>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 800636c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800636e:	0617      	lsls	r7, r2, #24
 8006370:	d502      	bpl.n	8006378 <HAL_FDCAN_IRQHandler+0x88>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8006372:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006374:	0610      	lsls	r0, r2, #24
 8006376:	d477      	bmi.n	8006468 <HAL_FDCAN_IRQHandler+0x178>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8006378:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800637a:	0491      	lsls	r1, r2, #18
 800637c:	d502      	bpl.n	8006384 <HAL_FDCAN_IRQHandler+0x94>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 800637e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006380:	0492      	lsls	r2, r2, #18
 8006382:	d459      	bmi.n	8006438 <HAL_FDCAN_IRQHandler+0x148>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8006384:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006386:	0417      	lsls	r7, r2, #16
 8006388:	d502      	bpl.n	8006390 <HAL_FDCAN_IRQHandler+0xa0>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 800638a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800638c:	0410      	lsls	r0, r2, #16
 800638e:	d45b      	bmi.n	8006448 <HAL_FDCAN_IRQHandler+0x158>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8006390:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006392:	0451      	lsls	r1, r2, #17
 8006394:	d509      	bpl.n	80063aa <HAL_FDCAN_IRQHandler+0xba>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8006396:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006398:	0452      	lsls	r2, r2, #17
 800639a:	d506      	bpl.n	80063aa <HAL_FDCAN_IRQHandler+0xba>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800639c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80063a0:	651a      	str	r2, [r3, #80]	; 0x50
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80063a2:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80063a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80063a8:	6622      	str	r2, [r4, #96]	; 0x60
  if (ErrorStatusITs != 0U)
 80063aa:	b94e      	cbnz	r6, 80063c0 <HAL_FDCAN_IRQHandler+0xd0>
  if (Errors != 0U)
 80063ac:	b125      	cbz	r5, 80063b8 <HAL_FDCAN_IRQHandler+0xc8>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80063ae:	6823      	ldr	r3, [r4, #0]
 80063b0:	651d      	str	r5, [r3, #80]	; 0x50
    hfdcan->ErrorCode |= Errors;
 80063b2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80063b4:	431d      	orrs	r5, r3
 80063b6:	6625      	str	r5, [r4, #96]	; 0x60
  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80063b8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80063ba:	bb13      	cbnz	r3, 8006402 <HAL_FDCAN_IRQHandler+0x112>
}
 80063bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80063c0:	651e      	str	r6, [r3, #80]	; 0x50
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80063c2:	4631      	mov	r1, r6
 80063c4:	4620      	mov	r0, r4
 80063c6:	f7ff ff91 	bl	80062ec <HAL_FDCAN_ErrorStatusCallback>
 80063ca:	e7ef      	b.n	80063ac <HAL_FDCAN_IRQHandler+0xbc>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80063cc:	f8c3 8050 	str.w	r8, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80063d0:	4641      	mov	r1, r8
 80063d2:	4620      	mov	r0, r4
 80063d4:	f7ff ff78 	bl	80062c8 <HAL_FDCAN_RxFifo0Callback>
 80063d8:	6823      	ldr	r3, [r4, #0]
  if (RxFifo1ITs != 0U)
 80063da:	2f00      	cmp	r7, #0
 80063dc:	d0c0      	beq.n	8006360 <HAL_FDCAN_IRQHandler+0x70>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80063de:	651f      	str	r7, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80063e0:	4639      	mov	r1, r7
 80063e2:	4620      	mov	r0, r4
 80063e4:	f7ff ff72 	bl	80062cc <HAL_FDCAN_RxFifo1Callback>
 80063e8:	6823      	ldr	r3, [r4, #0]
 80063ea:	e7b9      	b.n	8006360 <HAL_FDCAN_IRQHandler+0x70>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80063ec:	f8c3 9050 	str.w	r9, [r3, #80]	; 0x50
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80063f0:	4649      	mov	r1, r9
 80063f2:	4620      	mov	r0, r4
 80063f4:	f7ff ff66 	bl	80062c4 <HAL_FDCAN_TxEventFifoCallback>
 80063f8:	6823      	ldr	r3, [r4, #0]
  if (RxFifo0ITs != 0U)
 80063fa:	f1b8 0f00 	cmp.w	r8, #0
 80063fe:	d0ad      	beq.n	800635c <HAL_FDCAN_IRQHandler+0x6c>
 8006400:	e7e4      	b.n	80063cc <HAL_FDCAN_IRQHandler+0xdc>
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006402:	4620      	mov	r0, r4
 8006404:	f7ff ff70 	bl	80062e8 <HAL_FDCAN_ErrorCallback>
}
 8006408:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800640c:	f8d3 00d8 	ldr.w	r0, [r3, #216]	; 0xd8
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8006410:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8006414:	f44f 7280 	mov.w	r2, #256	; 0x100
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8006418:	4001      	ands	r1, r0
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800641a:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800641c:	4620      	mov	r0, r4
 800641e:	f7ff ff5b 	bl	80062d8 <HAL_FDCAN_TxBufferAbortCallback>
 8006422:	6823      	ldr	r3, [r4, #0]
  if (TxEventFifoITs != 0U)
 8006424:	f1b9 0f00 	cmp.w	r9, #0
 8006428:	d095      	beq.n	8006356 <HAL_FDCAN_IRQHandler+0x66>
 800642a:	e7df      	b.n	80063ec <HAL_FDCAN_IRQHandler+0xfc>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800642c:	2240      	movs	r2, #64	; 0x40
 800642e:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8006430:	f7ff ff58 	bl	80062e4 <HAL_FDCAN_HighPriorityMessageCallback>
 8006434:	6823      	ldr	r3, [r4, #0]
 8006436:	e785      	b.n	8006344 <HAL_FDCAN_IRQHandler+0x54>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8006438:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800643c:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800643e:	4620      	mov	r0, r4
 8006440:	f7ff ff4c 	bl	80062dc <HAL_FDCAN_TimestampWraparoundCallback>
 8006444:	6823      	ldr	r3, [r4, #0]
 8006446:	e79d      	b.n	8006384 <HAL_FDCAN_IRQHandler+0x94>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8006448:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800644c:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800644e:	4620      	mov	r0, r4
 8006450:	f7ff ff46 	bl	80062e0 <HAL_FDCAN_TimeoutOccurredCallback>
 8006454:	6823      	ldr	r3, [r4, #0]
 8006456:	e79b      	b.n	8006390 <HAL_FDCAN_IRQHandler+0xa0>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006458:	f44f 7200 	mov.w	r2, #512	; 0x200
 800645c:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800645e:	4620      	mov	r0, r4
 8006460:	f7ff ff36 	bl	80062d0 <HAL_FDCAN_TxFifoEmptyCallback>
 8006464:	6823      	ldr	r3, [r4, #0]
 8006466:	e781      	b.n	800636c <HAL_FDCAN_IRQHandler+0x7c>
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8006468:	f8d3 00d4 	ldr.w	r0, [r3, #212]	; 0xd4
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800646c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006470:	2280      	movs	r2, #128	; 0x80
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8006472:	4001      	ands	r1, r0
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006474:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8006476:	4620      	mov	r0, r4
 8006478:	f7ff ff2c 	bl	80062d4 <HAL_FDCAN_TxBufferCompleteCallback>
 800647c:	6823      	ldr	r3, [r4, #0]
 800647e:	e77b      	b.n	8006378 <HAL_FDCAN_IRQHandler+0x88>

08006480 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006480:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006484:	f8df 9150 	ldr.w	r9, [pc, #336]	; 80065d8 <HAL_FLASH_Program+0x158>
 8006488:	f899 4000 	ldrb.w	r4, [r9]
 800648c:	2c01      	cmp	r4, #1
 800648e:	d04f      	beq.n	8006530 <HAL_FLASH_Program+0xb0>
 8006490:	469b      	mov	fp, r3
 8006492:	2301      	movs	r3, #1
 8006494:	4682      	mov	sl, r0
 8006496:	460f      	mov	r7, r1
 8006498:	4690      	mov	r8, r2
 800649a:	f889 3000 	strb.w	r3, [r9]
{
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 800649e:	f7fe fad1 	bl	8004a44 <HAL_GetTick>
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80064a2:	4e4c      	ldr	r6, [pc, #304]	; (80065d4 <HAL_FLASH_Program+0x154>)
  uint32_t tickstart = HAL_GetTick();
 80064a4:	4605      	mov	r5, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80064a6:	e005      	b.n	80064b4 <HAL_FLASH_Program+0x34>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 80064a8:	f7fe facc 	bl	8004a44 <HAL_GetTick>
 80064ac:	1b44      	subs	r4, r0, r5
 80064ae:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 80064b2:	d837      	bhi.n	8006524 <HAL_FLASH_Program+0xa4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80064b4:	6933      	ldr	r3, [r6, #16]
 80064b6:	03d8      	lsls	r0, r3, #15
 80064b8:	d4f6      	bmi.n	80064a8 <HAL_FLASH_Program+0x28>
      return HAL_TIMEOUT;
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80064ba:	6934      	ldr	r4, [r6, #16]
 80064bc:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
  if (error != 0u)
 80064c0:	401c      	ands	r4, r3
 80064c2:	d147      	bne.n	8006554 <HAL_FLASH_Program+0xd4>

    return HAL_ERROR;
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80064c4:	6933      	ldr	r3, [r6, #16]
 80064c6:	07d9      	lsls	r1, r3, #31
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80064c8:	bf44      	itt	mi
 80064ca:	2301      	movmi	r3, #1
 80064cc:	6133      	strmi	r3, [r6, #16]
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80064ce:	2300      	movs	r3, #0
 80064d0:	f8c9 3004 	str.w	r3, [r9, #4]
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80064d4:	f1ba 0f00 	cmp.w	sl, #0
 80064d8:	d02d      	beq.n	8006536 <HAL_FLASH_Program+0xb6>
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80064da:	f10a 33ff 	add.w	r3, sl, #4294967295
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d940      	bls.n	8006564 <HAL_FLASH_Program+0xe4>
  uint32_t tickstart = HAL_GetTick();
 80064e2:	f7fe faaf 	bl	8004a44 <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80064e6:	4e3b      	ldr	r6, [pc, #236]	; (80065d4 <HAL_FLASH_Program+0x154>)
  uint32_t tickstart = HAL_GetTick();
 80064e8:	4605      	mov	r5, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80064ea:	e005      	b.n	80064f8 <HAL_FLASH_Program+0x78>
    if ((HAL_GetTick() - tickstart) > Timeout)
 80064ec:	f7fe faaa 	bl	8004a44 <HAL_GetTick>
 80064f0:	1b40      	subs	r0, r0, r5
 80064f2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80064f6:	d82b      	bhi.n	8006550 <HAL_FLASH_Program+0xd0>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80064f8:	6933      	ldr	r3, [r6, #16]
 80064fa:	03db      	lsls	r3, r3, #15
 80064fc:	d4f6      	bmi.n	80064ec <HAL_FLASH_Program+0x6c>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80064fe:	6933      	ldr	r3, [r6, #16]
 8006500:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
  if (error != 0u)
 8006504:	4013      	ands	r3, r2
 8006506:	d152      	bne.n	80065ae <HAL_FLASH_Program+0x12e>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8006508:	6930      	ldr	r0, [r6, #16]
 800650a:	f010 0001 	ands.w	r0, r0, #1
 800650e:	d002      	beq.n	8006516 <HAL_FLASH_Program+0x96>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006510:	2201      	movs	r2, #1
 8006512:	4618      	mov	r0, r3
 8006514:	6132      	str	r2, [r6, #16]
    if (prog_bit != 0U)
 8006516:	b134      	cbz	r4, 8006526 <HAL_FLASH_Program+0xa6>
      CLEAR_BIT(FLASH->CR, prog_bit);
 8006518:	4a2e      	ldr	r2, [pc, #184]	; (80065d4 <HAL_FLASH_Program+0x154>)
 800651a:	6953      	ldr	r3, [r2, #20]
 800651c:	ea23 0404 	bic.w	r4, r3, r4
 8006520:	6154      	str	r4, [r2, #20]
 8006522:	e000      	b.n	8006526 <HAL_FLASH_Program+0xa6>
 8006524:	2003      	movs	r0, #3
  __HAL_UNLOCK(&pFlash);
 8006526:	2300      	movs	r3, #0
 8006528:	f889 3000 	strb.w	r3, [r9]
}
 800652c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(&pFlash);
 8006530:	2002      	movs	r0, #2
}
 8006532:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
{
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8006536:	4a27      	ldr	r2, [pc, #156]	; (80065d4 <HAL_FLASH_Program+0x154>)
 8006538:	6953      	ldr	r3, [r2, #20]
 800653a:	f043 0301 	orr.w	r3, r3, #1
 800653e:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8006540:	f8c7 8000 	str.w	r8, [r7]
  __ASM volatile ("isb 0xF":::"memory");
 8006544:	f3bf 8f6f 	isb	sy
      prog_bit = FLASH_CR_PG;
 8006548:	2401      	movs	r4, #1
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800654a:	f8c7 b004 	str.w	fp, [r7, #4]
      prog_bit = FLASH_CR_PG;
 800654e:	e7c8      	b.n	80064e2 <HAL_FLASH_Program+0x62>
      return HAL_TIMEOUT;
 8006550:	2003      	movs	r0, #3
 8006552:	e7e0      	b.n	8006516 <HAL_FLASH_Program+0x96>
    pFlash.ErrorCode |= error;
 8006554:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006558:	4323      	orrs	r3, r4
 800655a:	f8c9 3004 	str.w	r3, [r9, #4]
    return HAL_ERROR;
 800655e:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8006560:	6134      	str	r4, [r6, #16]
  if (status == HAL_OK)
 8006562:	e7e0      	b.n	8006526 <HAL_FLASH_Program+0xa6>

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8006564:	4a1b      	ldr	r2, [pc, #108]	; (80065d4 <HAL_FLASH_Program+0x154>)
 8006566:	6953      	ldr	r3, [r2, #20]
 8006568:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800656c:	6153      	str	r3, [r2, #20]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 800656e:	4643      	mov	r3, r8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006570:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006574:	b672      	cpsid	i
 8006576:	1dfa      	adds	r2, r7, #7
 8006578:	eba2 0208 	sub.w	r2, r2, r8
 800657c:	2a0e      	cmp	r2, #14
 800657e:	d91e      	bls.n	80065be <HAL_FLASH_Program+0x13e>
 8006580:	ea47 0208 	orr.w	r2, r7, r8
 8006584:	0752      	lsls	r2, r2, #29
 8006586:	d11a      	bne.n	80065be <HAL_FLASH_Program+0x13e>
 8006588:	1aff      	subs	r7, r7, r3
 800658a:	f508 7880 	add.w	r8, r8, #256	; 0x100
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 800658e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006592:	18fa      	adds	r2, r7, r3
 8006594:	3308      	adds	r3, #8
 8006596:	4543      	cmp	r3, r8
 8006598:	e9c2 0100 	strd	r0, r1, [r2]
    dest_addr++;
    src_addr++;
    row_index--;
  }
  while (row_index != 0U);
 800659c:	d1f7      	bne.n	800658e <HAL_FLASH_Program+0x10e>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800659e:	f385 8810 	msr	PRIMASK, r5
        prog_bit = FLASH_CR_FSTPG;
 80065a2:	f1ba 0f02 	cmp.w	sl, #2
 80065a6:	bf08      	it	eq
 80065a8:	f44f 2480 	moveq.w	r4, #262144	; 0x40000
 80065ac:	e799      	b.n	80064e2 <HAL_FLASH_Program+0x62>
    pFlash.ErrorCode |= error;
 80065ae:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80065b2:	431a      	orrs	r2, r3
 80065b4:	f8c9 2004 	str.w	r2, [r9, #4]
    return HAL_ERROR;
 80065b8:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 80065ba:	6133      	str	r3, [r6, #16]
    return HAL_ERROR;
 80065bc:	e7ab      	b.n	8006516 <HAL_FLASH_Program+0x96>
 80065be:	eba7 0708 	sub.w	r7, r7, r8
 80065c2:	f508 7880 	add.w	r8, r8, #256	; 0x100
    *dest_addr = *src_addr;
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	51da      	str	r2, [r3, r7]
    src_addr++;
 80065ca:	3304      	adds	r3, #4
  while (row_index != 0U);
 80065cc:	4598      	cmp	r8, r3
 80065ce:	d1fa      	bne.n	80065c6 <HAL_FLASH_Program+0x146>
 80065d0:	e7e5      	b.n	800659e <HAL_FLASH_Program+0x11e>
 80065d2:	bf00      	nop
 80065d4:	40022000 	.word	0x40022000
 80065d8:	2000000c 	.word	0x2000000c

080065dc <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80065dc:	4b06      	ldr	r3, [pc, #24]	; (80065f8 <HAL_FLASH_Unlock+0x1c>)
 80065de:	695a      	ldr	r2, [r3, #20]
 80065e0:	2a00      	cmp	r2, #0
 80065e2:	db01      	blt.n	80065e8 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 80065e4:	2000      	movs	r0, #0
}
 80065e6:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80065e8:	4904      	ldr	r1, [pc, #16]	; (80065fc <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80065ea:	4a05      	ldr	r2, [pc, #20]	; (8006600 <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80065ec:	6099      	str	r1, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80065ee:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80065f0:	6958      	ldr	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 80065f2:	0fc0      	lsrs	r0, r0, #31
 80065f4:	4770      	bx	lr
 80065f6:	bf00      	nop
 80065f8:	40022000 	.word	0x40022000
 80065fc:	45670123 	.word	0x45670123
 8006600:	cdef89ab 	.word	0xcdef89ab

08006604 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8006604:	4b04      	ldr	r3, [pc, #16]	; (8006618 <HAL_FLASH_Lock+0x14>)
 8006606:	695a      	ldr	r2, [r3, #20]
 8006608:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800660c:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800660e:	6958      	ldr	r0, [r3, #20]
}
 8006610:	43c0      	mvns	r0, r0
 8006612:	0fc0      	lsrs	r0, r0, #31
 8006614:	4770      	bx	lr
 8006616:	bf00      	nop
 8006618:	40022000 	.word	0x40022000

0800661c <HAL_FLASH_OB_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 800661c:	4b06      	ldr	r3, [pc, #24]	; (8006638 <HAL_FLASH_OB_Unlock+0x1c>)
 800661e:	6958      	ldr	r0, [r3, #20]
 8006620:	f010 4080 	ands.w	r0, r0, #1073741824	; 0x40000000
 8006624:	d006      	beq.n	8006634 <HAL_FLASH_OB_Unlock+0x18>
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 8006626:	4905      	ldr	r1, [pc, #20]	; (800663c <HAL_FLASH_OB_Unlock+0x20>)
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 8006628:	4a05      	ldr	r2, [pc, #20]	; (8006640 <HAL_FLASH_OB_Unlock+0x24>)
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 800662a:	60d9      	str	r1, [r3, #12]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 800662c:	60da      	str	r2, [r3, #12]
    if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 800662e:	6958      	ldr	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 8006630:	f3c0 7080 	ubfx	r0, r0, #30, #1
}
 8006634:	4770      	bx	lr
 8006636:	bf00      	nop
 8006638:	40022000 	.word	0x40022000
 800663c:	08192a3b 	.word	0x08192a3b
 8006640:	4c5d6e7f 	.word	0x4c5d6e7f

08006644 <HAL_FLASH_OB_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK);
 8006644:	4b05      	ldr	r3, [pc, #20]	; (800665c <HAL_FLASH_OB_Lock+0x18>)
 8006646:	695a      	ldr	r2, [r3, #20]
 8006648:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800664c:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 800664e:	6958      	ldr	r0, [r3, #20]
 8006650:	f080 4080 	eor.w	r0, r0, #1073741824	; 0x40000000
}
 8006654:	f3c0 7080 	ubfx	r0, r0, #30, #1
 8006658:	4770      	bx	lr
 800665a:	bf00      	nop
 800665c:	40022000 	.word	0x40022000

08006660 <FLASH_WaitForLastOperation>:
{
 8006660:	b570      	push	{r4, r5, r6, lr}
 8006662:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8006664:	f7fe f9ee 	bl	8004a44 <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8006668:	4e10      	ldr	r6, [pc, #64]	; (80066ac <FLASH_WaitForLastOperation+0x4c>)
  uint32_t tickstart = HAL_GetTick();
 800666a:	4604      	mov	r4, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800666c:	e004      	b.n	8006678 <FLASH_WaitForLastOperation+0x18>
    if ((HAL_GetTick() - tickstart) > Timeout)
 800666e:	f7fe f9e9 	bl	8004a44 <HAL_GetTick>
 8006672:	1b03      	subs	r3, r0, r4
 8006674:	42ab      	cmp	r3, r5
 8006676:	d80f      	bhi.n	8006698 <FLASH_WaitForLastOperation+0x38>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8006678:	6933      	ldr	r3, [r6, #16]
 800667a:	03db      	lsls	r3, r3, #15
 800667c:	d4f7      	bmi.n	800666e <FLASH_WaitForLastOperation+0xe>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800667e:	6933      	ldr	r3, [r6, #16]
 8006680:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
  if (error != 0u)
 8006684:	4013      	ands	r3, r2
 8006686:	d109      	bne.n	800669c <FLASH_WaitForLastOperation+0x3c>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8006688:	6930      	ldr	r0, [r6, #16]
 800668a:	f010 0001 	ands.w	r0, r0, #1
 800668e:	d002      	beq.n	8006696 <FLASH_WaitForLastOperation+0x36>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006690:	2201      	movs	r2, #1
 8006692:	4618      	mov	r0, r3
 8006694:	6132      	str	r2, [r6, #16]
}
 8006696:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_TIMEOUT;
 8006698:	2003      	movs	r0, #3
}
 800669a:	bd70      	pop	{r4, r5, r6, pc}
    pFlash.ErrorCode |= error;
 800669c:	4904      	ldr	r1, [pc, #16]	; (80066b0 <FLASH_WaitForLastOperation+0x50>)
 800669e:	684a      	ldr	r2, [r1, #4]
 80066a0:	431a      	orrs	r2, r3
 80066a2:	604a      	str	r2, [r1, #4]
    return HAL_ERROR;
 80066a4:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 80066a6:	6133      	str	r3, [r6, #16]
}
 80066a8:	bd70      	pop	{r4, r5, r6, pc}
 80066aa:	bf00      	nop
 80066ac:	40022000 	.word	0x40022000
 80066b0:	2000000c 	.word	0x2000000c

080066b4 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80066b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80066b8:	4f67      	ldr	r7, [pc, #412]	; (8006858 <HAL_FLASHEx_Erase+0x1a4>)
 80066ba:	783b      	ldrb	r3, [r7, #0]
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d062      	beq.n	8006786 <HAL_FLASHEx_Erase+0xd2>
 80066c0:	4682      	mov	sl, r0
 80066c2:	2401      	movs	r4, #1

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80066c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80066c8:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 80066ca:	703c      	strb	r4, [r7, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80066cc:	f7ff ffc8 	bl	8006660 <FLASH_WaitForLastOperation>

  if (status == HAL_OK)
 80066d0:	4606      	mov	r6, r0
 80066d2:	b120      	cbz	r0, 80066de <HAL_FLASHEx_Erase+0x2a>
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80066d4:	2300      	movs	r3, #0
 80066d6:	703b      	strb	r3, [r7, #0]

  return status;
}
 80066d8:	4630      	mov	r0, r6
 80066da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80066de:	4b5f      	ldr	r3, [pc, #380]	; (800685c <HAL_FLASHEx_Erase+0x1a8>)
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80066e0:	6078      	str	r0, [r7, #4]
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	f412 7f00 	tst.w	r2, #512	; 0x200
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80066e8:	681a      	ldr	r2, [r3, #0]
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80066ea:	d150      	bne.n	800678e <HAL_FLASHEx_Erase+0xda>
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80066ec:	0554      	lsls	r4, r2, #21
 80066ee:	f140 80a1 	bpl.w	8006834 <HAL_FLASHEx_Erase+0x180>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80066f2:	681a      	ldr	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80066f4:	2102      	movs	r1, #2
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80066f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066fa:	601a      	str	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80066fc:	7739      	strb	r1, [r7, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80066fe:	f8da 3000 	ldr.w	r3, [sl]
 8006702:	2b01      	cmp	r3, #1
 8006704:	d050      	beq.n	80067a8 <HAL_FLASHEx_Erase+0xf4>
      *PageError = 0xFFFFFFFFU;
 8006706:	f04f 33ff 	mov.w	r3, #4294967295
 800670a:	f8c8 3000 	str.w	r3, [r8]
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800670e:	e9da 5302 	ldrd	r5, r3, [sl, #8]
 8006712:	442b      	add	r3, r5
 8006714:	429d      	cmp	r5, r3
 8006716:	d261      	bcs.n	80067dc <HAL_FLASHEx_Erase+0x128>
{
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8006718:	4c50      	ldr	r4, [pc, #320]	; (800685c <HAL_FLASHEx_Erase+0x1a8>)
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800671a:	f8df 9144 	ldr.w	r9, [pc, #324]	; 8006860 <HAL_FLASHEx_Erase+0x1ac>
 800671e:	e023      	b.n	8006768 <HAL_FLASHEx_Erase+0xb4>
  {
    CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8006720:	6963      	ldr	r3, [r4, #20]
 8006722:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006726:	6163      	str	r3, [r4, #20]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8006728:	6962      	ldr	r2, [r4, #20]
 800672a:	00eb      	lsls	r3, r5, #3
 800672c:	f422 727e 	bic.w	r2, r2, #1016	; 0x3f8
 8006730:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8006734:	4313      	orrs	r3, r2
 8006736:	6163      	str	r3, [r4, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8006738:	6963      	ldr	r3, [r4, #20]
 800673a:	f043 0302 	orr.w	r3, r3, #2
 800673e:	6163      	str	r3, [r4, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006740:	6963      	ldr	r3, [r4, #20]
 8006742:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006746:	6163      	str	r3, [r4, #20]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006748:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800674c:	f7ff ff88 	bl	8006660 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8006750:	6963      	ldr	r3, [r4, #20]
 8006752:	ea03 0309 	and.w	r3, r3, r9
 8006756:	6163      	str	r3, [r4, #20]
        if (status != HAL_OK)
 8006758:	2800      	cmp	r0, #0
 800675a:	d165      	bne.n	8006828 <HAL_FLASHEx_Erase+0x174>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800675c:	e9da 3202 	ldrd	r3, r2, [sl, #8]
 8006760:	3501      	adds	r5, #1
 8006762:	4413      	add	r3, r2
 8006764:	42ab      	cmp	r3, r5
 8006766:	d939      	bls.n	80067dc <HAL_FLASHEx_Erase+0x128>
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8006768:	6a23      	ldr	r3, [r4, #32]
 800676a:	025b      	lsls	r3, r3, #9
 800676c:	d5d8      	bpl.n	8006720 <HAL_FLASHEx_Erase+0x6c>
    if ((Banks & FLASH_BANK_1) != 0U)
 800676e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8006772:	f013 0f01 	tst.w	r3, #1
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8006776:	6963      	ldr	r3, [r4, #20]
 8006778:	bf14      	ite	ne
 800677a:	f423 6300 	bicne.w	r3, r3, #2048	; 0x800
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 800677e:	f443 6300 	orreq.w	r3, r3, #2048	; 0x800
 8006782:	6163      	str	r3, [r4, #20]
 8006784:	e7d0      	b.n	8006728 <HAL_FLASHEx_Erase+0x74>
  __HAL_LOCK(&pFlash);
 8006786:	2602      	movs	r6, #2
}
 8006788:	4630      	mov	r0, r6
 800678a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800678e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006792:	601a      	str	r2, [r3, #0]
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	0555      	lsls	r5, r2, #21
 8006798:	d54a      	bpl.n	8006830 <HAL_FLASHEx_Erase+0x17c>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800679a:	681a      	ldr	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 800679c:	2103      	movs	r1, #3
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800679e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067a2:	601a      	str	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80067a4:	7739      	strb	r1, [r7, #28]
 80067a6:	e7aa      	b.n	80066fe <HAL_FLASHEx_Erase+0x4a>
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 80067a8:	4b2c      	ldr	r3, [pc, #176]	; (800685c <HAL_FLASHEx_Erase+0x1a8>)
 80067aa:	6a1a      	ldr	r2, [r3, #32]
 80067ac:	0250      	lsls	r0, r2, #9
 80067ae:	d443      	bmi.n	8006838 <HAL_FLASHEx_Erase+0x184>
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80067b0:	695a      	ldr	r2, [r3, #20]
 80067b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80067b6:	f042 0204 	orr.w	r2, r2, #4
 80067ba:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80067bc:	4c27      	ldr	r4, [pc, #156]	; (800685c <HAL_FLASHEx_Erase+0x1a8>)
 80067be:	6963      	ldr	r3, [r4, #20]
 80067c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067c4:	6163      	str	r3, [r4, #20]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80067c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80067ca:	f7ff ff49 	bl	8006660 <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80067ce:	6963      	ldr	r3, [r4, #20]
 80067d0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80067d4:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80067d8:	4606      	mov	r6, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80067da:	6163      	str	r3, [r4, #20]
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80067dc:	7f3b      	ldrb	r3, [r7, #28]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80067de:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 80067e2:	2a01      	cmp	r2, #1
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80067e4:	b2db      	uxtb	r3, r3
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80067e6:	d10c      	bne.n	8006802 <HAL_FLASHEx_Erase+0x14e>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80067e8:	4a1c      	ldr	r2, [pc, #112]	; (800685c <HAL_FLASHEx_Erase+0x1a8>)
 80067ea:	6811      	ldr	r1, [r2, #0]
 80067ec:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80067f0:	6011      	str	r1, [r2, #0]
 80067f2:	6811      	ldr	r1, [r2, #0]
 80067f4:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 80067f8:	6011      	str	r1, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80067fa:	6811      	ldr	r1, [r2, #0]
 80067fc:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8006800:	6011      	str	r1, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8006802:	3b02      	subs	r3, #2
 8006804:	2b01      	cmp	r3, #1
 8006806:	d80c      	bhi.n	8006822 <HAL_FLASHEx_Erase+0x16e>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8006808:	4b14      	ldr	r3, [pc, #80]	; (800685c <HAL_FLASHEx_Erase+0x1a8>)
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006810:	601a      	str	r2, [r3, #0]
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006818:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006820:	601a      	str	r2, [r3, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8006822:	2300      	movs	r3, #0
 8006824:	773b      	strb	r3, [r7, #28]
}
 8006826:	e755      	b.n	80066d4 <HAL_FLASHEx_Erase+0x20>
          *PageError = page_index;
 8006828:	f8c8 5000 	str.w	r5, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800682c:	4606      	mov	r6, r0
          break;
 800682e:	e7d5      	b.n	80067dc <HAL_FLASHEx_Erase+0x128>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8006830:	773c      	strb	r4, [r7, #28]
 8006832:	e764      	b.n	80066fe <HAL_FLASHEx_Erase+0x4a>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8006834:	7738      	strb	r0, [r7, #28]
 8006836:	e762      	b.n	80066fe <HAL_FLASHEx_Erase+0x4a>
      FLASH_MassErase(pEraseInit->Banks);
 8006838:	f8da 2004 	ldr.w	r2, [sl, #4]
    if ((Banks & FLASH_BANK_1) != 0U)
 800683c:	07d1      	lsls	r1, r2, #31
 800683e:	d503      	bpl.n	8006848 <HAL_FLASHEx_Erase+0x194>
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8006840:	6959      	ldr	r1, [r3, #20]
 8006842:	f041 0104 	orr.w	r1, r1, #4
 8006846:	6159      	str	r1, [r3, #20]
    if ((Banks & FLASH_BANK_2) != 0U)
 8006848:	0792      	lsls	r2, r2, #30
 800684a:	d5b7      	bpl.n	80067bc <HAL_FLASHEx_Erase+0x108>
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 800684c:	4a03      	ldr	r2, [pc, #12]	; (800685c <HAL_FLASHEx_Erase+0x1a8>)
 800684e:	6953      	ldr	r3, [r2, #20]
 8006850:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006854:	6153      	str	r3, [r2, #20]
 8006856:	e7b1      	b.n	80067bc <HAL_FLASHEx_Erase+0x108>
 8006858:	2000000c 	.word	0x2000000c
 800685c:	40022000 	.word	0x40022000
 8006860:	fffffc05 	.word	0xfffffc05

08006864 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006868:	680e      	ldr	r6, [r1, #0]
{
 800686a:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0U)
 800686c:	2e00      	cmp	r6, #0
 800686e:	f000 808b 	beq.w	8006988 <HAL_GPIO_Init+0x124>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006872:	f8df e1d4 	ldr.w	lr, [pc, #468]	; 8006a48 <HAL_GPIO_Init+0x1e4>
  uint32_t position = 0x00U;
 8006876:	2300      	movs	r3, #0
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006878:	2201      	movs	r2, #1
 800687a:	fa02 f403 	lsl.w	r4, r2, r3
    if (iocurrent != 0x00u)
 800687e:	ea14 0c06 	ands.w	ip, r4, r6
 8006882:	d07c      	beq.n	800697e <HAL_GPIO_Init+0x11a>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006884:	684d      	ldr	r5, [r1, #4]
 8006886:	f025 0a10 	bic.w	sl, r5, #16
 800688a:	f10a 32ff 	add.w	r2, sl, #4294967295
 800688e:	2a01      	cmp	r2, #1
 8006890:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006894:	f04f 0203 	mov.w	r2, #3
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006898:	d979      	bls.n	800698e <HAL_GPIO_Init+0x12a>
      temp = GPIOx->PUPDR;
 800689a:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800689c:	688c      	ldr	r4, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800689e:	fa02 f208 	lsl.w	r2, r2, r8
 80068a2:	ea27 0702 	bic.w	r7, r7, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80068a6:	fa04 f408 	lsl.w	r4, r4, r8
 80068aa:	433c      	orrs	r4, r7
      GPIOx->PUPDR = temp;
 80068ac:	60c4      	str	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80068ae:	43d7      	mvns	r7, r2
      temp = GPIOx->MODER;
 80068b0:	6804      	ldr	r4, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80068b2:	f005 0203 	and.w	r2, r5, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80068b6:	4027      	ands	r7, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80068b8:	fa02 f208 	lsl.w	r2, r2, r8
 80068bc:	433a      	orrs	r2, r7
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80068be:	00ec      	lsls	r4, r5, #3
      GPIOx->MODER = temp;
 80068c0:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80068c2:	d55c      	bpl.n	800697e <HAL_GPIO_Init+0x11a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068c4:	4c5a      	ldr	r4, [pc, #360]	; (8006a30 <HAL_GPIO_Init+0x1cc>)
 80068c6:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80068c8:	f042 0201 	orr.w	r2, r2, #1
 80068cc:	6622      	str	r2, [r4, #96]	; 0x60
 80068ce:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80068d0:	f023 0403 	bic.w	r4, r3, #3
 80068d4:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 80068d8:	f002 0201 	and.w	r2, r2, #1
 80068dc:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 80068e0:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068e2:	f003 0203 	and.w	r2, r3, #3
 80068e6:	ea4f 0982 	mov.w	r9, r2, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068ea:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80068ec:	68a7      	ldr	r7, [r4, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068ee:	220f      	movs	r2, #15
 80068f0:	fa02 f809 	lsl.w	r8, r2, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80068f4:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068f8:	ea27 0708 	bic.w	r7, r7, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80068fc:	d018      	beq.n	8006930 <HAL_GPIO_Init+0xcc>
 80068fe:	4a4d      	ldr	r2, [pc, #308]	; (8006a34 <HAL_GPIO_Init+0x1d0>)
 8006900:	4290      	cmp	r0, r2
 8006902:	f000 8084 	beq.w	8006a0e <HAL_GPIO_Init+0x1aa>
 8006906:	4a4c      	ldr	r2, [pc, #304]	; (8006a38 <HAL_GPIO_Init+0x1d4>)
 8006908:	4290      	cmp	r0, r2
 800690a:	f000 8085 	beq.w	8006a18 <HAL_GPIO_Init+0x1b4>
 800690e:	4a4b      	ldr	r2, [pc, #300]	; (8006a3c <HAL_GPIO_Init+0x1d8>)
 8006910:	4290      	cmp	r0, r2
 8006912:	d076      	beq.n	8006a02 <HAL_GPIO_Init+0x19e>
 8006914:	4a4a      	ldr	r2, [pc, #296]	; (8006a40 <HAL_GPIO_Init+0x1dc>)
 8006916:	4290      	cmp	r0, r2
 8006918:	f000 8084 	beq.w	8006a24 <HAL_GPIO_Init+0x1c0>
 800691c:	4a49      	ldr	r2, [pc, #292]	; (8006a44 <HAL_GPIO_Init+0x1e0>)
 800691e:	4290      	cmp	r0, r2
 8006920:	bf0c      	ite	eq
 8006922:	f04f 0805 	moveq.w	r8, #5
 8006926:	f04f 0806 	movne.w	r8, #6
 800692a:	fa08 f209 	lsl.w	r2, r8, r9
 800692e:	4317      	orrs	r7, r2
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006930:	60a7      	str	r7, [r4, #8]
        temp = EXTI->IMR1;
 8006932:	f8de 4000 	ldr.w	r4, [lr]
        temp &= ~(iocurrent);
 8006936:	ea6f 070c 	mvn.w	r7, ip
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800693a:	03ea      	lsls	r2, r5, #15
        temp &= ~(iocurrent);
 800693c:	bf54      	ite	pl
 800693e:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 8006940:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR1 = temp;
 8006944:	f8ce 4000 	str.w	r4, [lr]

        temp = EXTI->EMR1;
 8006948:	f8de 4004 	ldr.w	r4, [lr, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800694c:	03aa      	lsls	r2, r5, #14
        temp &= ~(iocurrent);
 800694e:	bf54      	ite	pl
 8006950:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 8006952:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR1 = temp;
 8006956:	f8ce 4004 	str.w	r4, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800695a:	f8de 4008 	ldr.w	r4, [lr, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800695e:	02ea      	lsls	r2, r5, #11
        temp &= ~(iocurrent);
 8006960:	bf54      	ite	pl
 8006962:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 8006964:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR1 = temp;
 8006968:	f8ce 4008 	str.w	r4, [lr, #8]

        temp = EXTI->FTSR1;
 800696c:	f8de 200c 	ldr.w	r2, [lr, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006970:	02ac      	lsls	r4, r5, #10
        temp &= ~(iocurrent);
 8006972:	bf54      	ite	pl
 8006974:	403a      	andpl	r2, r7
        {
          temp |= iocurrent;
 8006976:	ea4c 0202 	orrmi.w	r2, ip, r2
        }
        EXTI->FTSR1 = temp;
 800697a:	f8ce 200c 	str.w	r2, [lr, #12]
      }
    }

    position++;
 800697e:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006980:	fa36 f203 	lsrs.w	r2, r6, r3
 8006984:	f47f af78 	bne.w	8006878 <HAL_GPIO_Init+0x14>
  }
}
 8006988:	b003      	add	sp, #12
 800698a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 800698e:	6887      	ldr	r7, [r0, #8]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006990:	f8d1 9008 	ldr.w	r9, [r1, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006994:	fa02 f208 	lsl.w	r2, r2, r8
 8006998:	ea27 0b02 	bic.w	fp, r7, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 800699c:	68cf      	ldr	r7, [r1, #12]
 800699e:	fa07 f708 	lsl.w	r7, r7, r8
 80069a2:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->OSPEEDR = temp;
 80069a6:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80069a8:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80069aa:	f3c5 1b00 	ubfx	fp, r5, #4, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80069ae:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80069b2:	465c      	mov	r4, fp
 80069b4:	409c      	lsls	r4, r3
 80069b6:	433c      	orrs	r4, r7
        GPIOx->OTYPER = temp;
 80069b8:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 80069ba:	68c4      	ldr	r4, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80069bc:	fa09 f908 	lsl.w	r9, r9, r8
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80069c0:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80069c4:	ea49 0404 	orr.w	r4, r9, r4
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80069c8:	f1ba 0f02 	cmp.w	sl, #2
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80069cc:	ea6f 0702 	mvn.w	r7, r2
      GPIOx->PUPDR = temp;
 80069d0:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80069d2:	f47f af6d 	bne.w	80068b0 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3U];
 80069d6:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 80069da:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80069de:	f003 0207 	and.w	r2, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80069e2:	f8d9 4020 	ldr.w	r4, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80069e6:	0092      	lsls	r2, r2, #2
 80069e8:	f04f 0a0f 	mov.w	sl, #15
 80069ec:	fa0a fb02 	lsl.w	fp, sl, r2
 80069f0:	ea24 0a0b 	bic.w	sl, r4, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80069f4:	690c      	ldr	r4, [r1, #16]
 80069f6:	4094      	lsls	r4, r2
 80069f8:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3U] = temp;
 80069fc:	f8c9 4020 	str.w	r4, [r9, #32]
 8006a00:	e756      	b.n	80068b0 <HAL_GPIO_Init+0x4c>
 8006a02:	f04f 0803 	mov.w	r8, #3
 8006a06:	fa08 f209 	lsl.w	r2, r8, r9
 8006a0a:	4317      	orrs	r7, r2
 8006a0c:	e790      	b.n	8006930 <HAL_GPIO_Init+0xcc>
 8006a0e:	2201      	movs	r2, #1
 8006a10:	fa02 f209 	lsl.w	r2, r2, r9
 8006a14:	4317      	orrs	r7, r2
 8006a16:	e78b      	b.n	8006930 <HAL_GPIO_Init+0xcc>
 8006a18:	f04f 0802 	mov.w	r8, #2
 8006a1c:	fa08 f209 	lsl.w	r2, r8, r9
 8006a20:	4317      	orrs	r7, r2
 8006a22:	e785      	b.n	8006930 <HAL_GPIO_Init+0xcc>
 8006a24:	f04f 0804 	mov.w	r8, #4
 8006a28:	fa08 f209 	lsl.w	r2, r8, r9
 8006a2c:	4317      	orrs	r7, r2
 8006a2e:	e77f      	b.n	8006930 <HAL_GPIO_Init+0xcc>
 8006a30:	40021000 	.word	0x40021000
 8006a34:	48000400 	.word	0x48000400
 8006a38:	48000800 	.word	0x48000800
 8006a3c:	48000c00 	.word	0x48000c00
 8006a40:	48001000 	.word	0x48001000
 8006a44:	48001400 	.word	0x48001400
 8006a48:	40010400 	.word	0x40010400

08006a4c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006a4c:	b10a      	cbz	r2, 8006a52 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006a4e:	6181      	str	r1, [r0, #24]
 8006a50:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006a52:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8006a54:	4770      	bx	lr
 8006a56:	bf00      	nop

08006a58 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a58:	4a3b      	ldr	r2, [pc, #236]	; (8006b48 <HAL_PWREx_ControlVoltageScaling+0xf0>)
{
 8006a5a:	b410      	push	{r4}
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a5c:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006a5e:	b968      	cbnz	r0, 8006a7c <HAL_PWREx_ControlVoltageScaling+0x24>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a60:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006a64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a68:	d014      	beq.n	8006a94 <HAL_PWREx_ControlVoltageScaling+0x3c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a6a:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8006a6e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a72:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
}
 8006a76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a7a:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006a7c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006a80:	d02f      	beq.n	8006ae2 <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006a82:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006a86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006a8a:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8006a8c:	2000      	movs	r0, #0
}
 8006a8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a92:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a94:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006a98:	4b2c      	ldr	r3, [pc, #176]	; (8006b4c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006a9a:	482d      	ldr	r0, [pc, #180]	; (8006b50 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a9c:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8006aa0:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006aa4:	6811      	ldr	r1, [r2, #0]
 8006aa6:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8006aaa:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8006aae:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ab0:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ab2:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ab4:	2332      	movs	r3, #50	; 0x32
 8006ab6:	fb03 f304 	mul.w	r3, r3, r4
 8006aba:	fba0 0303 	umull	r0, r3, r0, r3
 8006abe:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ac0:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ac2:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ac6:	d506      	bpl.n	8006ad6 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8006ac8:	e000      	b.n	8006acc <HAL_PWREx_ControlVoltageScaling+0x74>
 8006aca:	b123      	cbz	r3, 8006ad6 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8006acc:	6951      	ldr	r1, [r2, #20]
 8006ace:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8006ad0:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ad4:	d4f9      	bmi.n	8006aca <HAL_PWREx_ControlVoltageScaling+0x72>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006ad6:	4b1c      	ldr	r3, [pc, #112]	; (8006b48 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006ad8:	695b      	ldr	r3, [r3, #20]
 8006ada:	055c      	lsls	r4, r3, #21
 8006adc:	d5d6      	bpl.n	8006a8c <HAL_PWREx_ControlVoltageScaling+0x34>
        return HAL_TIMEOUT;
 8006ade:	2003      	movs	r0, #3
 8006ae0:	e7c9      	b.n	8006a76 <HAL_PWREx_ControlVoltageScaling+0x1e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006ae2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006ae6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006aea:	d009      	beq.n	8006b00 <HAL_PWREx_ControlVoltageScaling+0xa8>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006aec:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
}
 8006af0:	f85d 4b04 	ldr.w	r4, [sp], #4
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006af4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 8006af8:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006afa:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8006afe:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006b00:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b04:	4b11      	ldr	r3, [pc, #68]	; (8006b4c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006b06:	4812      	ldr	r0, [pc, #72]	; (8006b50 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006b08:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8006b0c:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006b10:	6811      	ldr	r1, [r2, #0]
 8006b12:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8006b16:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8006b1a:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b1c:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b1e:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b20:	2332      	movs	r3, #50	; 0x32
 8006b22:	fb03 f304 	mul.w	r3, r3, r4
 8006b26:	fba0 0303 	umull	r0, r3, r0, r3
 8006b2a:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b2c:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b2e:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b32:	d5d0      	bpl.n	8006ad6 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8006b34:	e001      	b.n	8006b3a <HAL_PWREx_ControlVoltageScaling+0xe2>
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d0cd      	beq.n	8006ad6 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8006b3a:	6951      	ldr	r1, [r2, #20]
 8006b3c:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8006b3e:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b42:	d5c8      	bpl.n	8006ad6 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8006b44:	e7f7      	b.n	8006b36 <HAL_PWREx_ControlVoltageScaling+0xde>
 8006b46:	bf00      	nop
 8006b48:	40007000 	.word	0x40007000
 8006b4c:	20000000 	.word	0x20000000
 8006b50:	431bde83 	.word	0x431bde83

08006b54 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006b54:	4a02      	ldr	r2, [pc, #8]	; (8006b60 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8006b56:	6893      	ldr	r3, [r2, #8]
 8006b58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006b5c:	6093      	str	r3, [r2, #8]
}
 8006b5e:	4770      	bx	lr
 8006b60:	40007000 	.word	0x40007000

08006b64 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006b64:	2800      	cmp	r0, #0
 8006b66:	f000 81c3 	beq.w	8006ef0 <HAL_RCC_OscConfig+0x38c>
{
 8006b6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b6e:	6803      	ldr	r3, [r0, #0]
 8006b70:	07d9      	lsls	r1, r3, #31
{
 8006b72:	b082      	sub	sp, #8
 8006b74:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b76:	d52d      	bpl.n	8006bd4 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b78:	49b5      	ldr	r1, [pc, #724]	; (8006e50 <HAL_RCC_OscConfig+0x2ec>)
 8006b7a:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b7c:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b7e:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006b82:	2a0c      	cmp	r2, #12
 8006b84:	f000 810a 	beq.w	8006d9c <HAL_RCC_OscConfig+0x238>
 8006b88:	2a08      	cmp	r2, #8
 8006b8a:	f000 810c 	beq.w	8006da6 <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b8e:	6863      	ldr	r3, [r4, #4]
 8006b90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b94:	f000 8133 	beq.w	8006dfe <HAL_RCC_OscConfig+0x29a>
 8006b98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b9c:	f000 819b 	beq.w	8006ed6 <HAL_RCC_OscConfig+0x372>
 8006ba0:	4dab      	ldr	r5, [pc, #684]	; (8006e50 <HAL_RCC_OscConfig+0x2ec>)
 8006ba2:	682a      	ldr	r2, [r5, #0]
 8006ba4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006ba8:	602a      	str	r2, [r5, #0]
 8006baa:	682a      	ldr	r2, [r5, #0]
 8006bac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006bb0:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	f040 8128 	bne.w	8006e08 <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bb8:	f7fd ff44 	bl	8004a44 <HAL_GetTick>
 8006bbc:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006bbe:	e005      	b.n	8006bcc <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006bc0:	f7fd ff40 	bl	8004a44 <HAL_GetTick>
 8006bc4:	1b80      	subs	r0, r0, r6
 8006bc6:	2864      	cmp	r0, #100	; 0x64
 8006bc8:	f200 813b 	bhi.w	8006e42 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006bcc:	682b      	ldr	r3, [r5, #0]
 8006bce:	039f      	lsls	r7, r3, #14
 8006bd0:	d4f6      	bmi.n	8006bc0 <HAL_RCC_OscConfig+0x5c>
 8006bd2:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006bd4:	079e      	lsls	r6, r3, #30
 8006bd6:	d528      	bpl.n	8006c2a <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006bd8:	4a9d      	ldr	r2, [pc, #628]	; (8006e50 <HAL_RCC_OscConfig+0x2ec>)
 8006bda:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006bdc:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006bde:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006be2:	2b0c      	cmp	r3, #12
 8006be4:	f000 80ec 	beq.w	8006dc0 <HAL_RCC_OscConfig+0x25c>
 8006be8:	2b04      	cmp	r3, #4
 8006bea:	f000 80ee 	beq.w	8006dca <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006bee:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006bf0:	4d97      	ldr	r5, [pc, #604]	; (8006e50 <HAL_RCC_OscConfig+0x2ec>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	f000 8116 	beq.w	8006e24 <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 8006bf8:	682b      	ldr	r3, [r5, #0]
 8006bfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006bfe:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c00:	f7fd ff20 	bl	8004a44 <HAL_GetTick>
 8006c04:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c06:	e005      	b.n	8006c14 <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c08:	f7fd ff1c 	bl	8004a44 <HAL_GetTick>
 8006c0c:	1b80      	subs	r0, r0, r6
 8006c0e:	2802      	cmp	r0, #2
 8006c10:	f200 8117 	bhi.w	8006e42 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c14:	682b      	ldr	r3, [r5, #0]
 8006c16:	0558      	lsls	r0, r3, #21
 8006c18:	d5f6      	bpl.n	8006c08 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c1a:	686b      	ldr	r3, [r5, #4]
 8006c1c:	6922      	ldr	r2, [r4, #16]
 8006c1e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006c22:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006c26:	606b      	str	r3, [r5, #4]
 8006c28:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c2a:	071a      	lsls	r2, r3, #28
 8006c2c:	d519      	bpl.n	8006c62 <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006c2e:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c30:	4d87      	ldr	r5, [pc, #540]	; (8006e50 <HAL_RCC_OscConfig+0x2ec>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	f000 809e 	beq.w	8006d74 <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 8006c38:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006c3c:	f043 0301 	orr.w	r3, r3, #1
 8006c40:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c44:	f7fd fefe 	bl	8004a44 <HAL_GetTick>
 8006c48:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c4a:	e005      	b.n	8006c58 <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c4c:	f7fd fefa 	bl	8004a44 <HAL_GetTick>
 8006c50:	1b80      	subs	r0, r0, r6
 8006c52:	2802      	cmp	r0, #2
 8006c54:	f200 80f5 	bhi.w	8006e42 <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c58:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006c5c:	079f      	lsls	r7, r3, #30
 8006c5e:	d5f5      	bpl.n	8006c4c <HAL_RCC_OscConfig+0xe8>
 8006c60:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c62:	0759      	lsls	r1, r3, #29
 8006c64:	d541      	bpl.n	8006cea <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006c66:	4b7a      	ldr	r3, [pc, #488]	; (8006e50 <HAL_RCC_OscConfig+0x2ec>)
 8006c68:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006c6a:	00d2      	lsls	r2, r2, #3
 8006c6c:	f100 80ed 	bmi.w	8006e4a <HAL_RCC_OscConfig+0x2e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c70:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006c72:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006c76:	659a      	str	r2, [r3, #88]	; 0x58
 8006c78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c7e:	9301      	str	r3, [sp, #4]
 8006c80:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006c82:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c84:	4e73      	ldr	r6, [pc, #460]	; (8006e54 <HAL_RCC_OscConfig+0x2f0>)
 8006c86:	6833      	ldr	r3, [r6, #0]
 8006c88:	05df      	lsls	r7, r3, #23
 8006c8a:	f140 8113 	bpl.w	8006eb4 <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c8e:	68a3      	ldr	r3, [r4, #8]
 8006c90:	2b01      	cmp	r3, #1
 8006c92:	f000 80e3 	beq.w	8006e5c <HAL_RCC_OscConfig+0x2f8>
 8006c96:	2b05      	cmp	r3, #5
 8006c98:	f000 8169 	beq.w	8006f6e <HAL_RCC_OscConfig+0x40a>
 8006c9c:	4e6c      	ldr	r6, [pc, #432]	; (8006e50 <HAL_RCC_OscConfig+0x2ec>)
 8006c9e:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8006ca2:	f022 0201 	bic.w	r2, r2, #1
 8006ca6:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 8006caa:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8006cae:	f022 0204 	bic.w	r2, r2, #4
 8006cb2:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	f040 80d7 	bne.w	8006e6a <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cbc:	f7fd fec2 	bl	8004a44 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cc0:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8006cc4:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006cc6:	e005      	b.n	8006cd4 <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cc8:	f7fd febc 	bl	8004a44 <HAL_GetTick>
 8006ccc:	1bc0      	subs	r0, r0, r7
 8006cce:	4540      	cmp	r0, r8
 8006cd0:	f200 80b7 	bhi.w	8006e42 <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006cd4:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8006cd8:	079a      	lsls	r2, r3, #30
 8006cda:	d4f5      	bmi.n	8006cc8 <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006cdc:	b125      	cbz	r5, 8006ce8 <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cde:	4a5c      	ldr	r2, [pc, #368]	; (8006e50 <HAL_RCC_OscConfig+0x2ec>)
 8006ce0:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8006ce2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ce6:	6593      	str	r3, [r2, #88]	; 0x58
 8006ce8:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006cea:	069b      	lsls	r3, r3, #26
 8006cec:	d518      	bpl.n	8006d20 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006cee:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006cf0:	4d57      	ldr	r5, [pc, #348]	; (8006e50 <HAL_RCC_OscConfig+0x2ec>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	f000 80ca 	beq.w	8006e8c <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 8006cf8:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006cfc:	f043 0301 	orr.w	r3, r3, #1
 8006d00:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d04:	f7fd fe9e 	bl	8004a44 <HAL_GetTick>
 8006d08:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006d0a:	e005      	b.n	8006d18 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006d0c:	f7fd fe9a 	bl	8004a44 <HAL_GetTick>
 8006d10:	1b80      	subs	r0, r0, r6
 8006d12:	2802      	cmp	r0, #2
 8006d14:	f200 8095 	bhi.w	8006e42 <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006d18:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006d1c:	079f      	lsls	r7, r3, #30
 8006d1e:	d5f5      	bpl.n	8006d0c <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006d20:	69e0      	ldr	r0, [r4, #28]
 8006d22:	b318      	cbz	r0, 8006d6c <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d24:	4d4a      	ldr	r5, [pc, #296]	; (8006e50 <HAL_RCC_OscConfig+0x2ec>)
 8006d26:	68ab      	ldr	r3, [r5, #8]
 8006d28:	f003 030c 	and.w	r3, r3, #12
 8006d2c:	2b0c      	cmp	r3, #12
 8006d2e:	f000 812c 	beq.w	8006f8a <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d32:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d34:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8006d36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d3a:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d3c:	f000 80da 	beq.w	8006ef4 <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006d40:	68eb      	ldr	r3, [r5, #12]
 8006d42:	f023 0303 	bic.w	r3, r3, #3
 8006d46:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006d48:	68eb      	ldr	r3, [r5, #12]
 8006d4a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006d4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d52:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d54:	f7fd fe76 	bl	8004a44 <HAL_GetTick>
 8006d58:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d5a:	e004      	b.n	8006d66 <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d5c:	f7fd fe72 	bl	8004a44 <HAL_GetTick>
 8006d60:	1b00      	subs	r0, r0, r4
 8006d62:	2802      	cmp	r0, #2
 8006d64:	d86d      	bhi.n	8006e42 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d66:	682b      	ldr	r3, [r5, #0]
 8006d68:	019b      	lsls	r3, r3, #6
 8006d6a:	d4f7      	bmi.n	8006d5c <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 8006d6c:	2000      	movs	r0, #0
}
 8006d6e:	b002      	add	sp, #8
 8006d70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8006d74:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006d78:	f023 0301 	bic.w	r3, r3, #1
 8006d7c:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8006d80:	f7fd fe60 	bl	8004a44 <HAL_GetTick>
 8006d84:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006d86:	e004      	b.n	8006d92 <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d88:	f7fd fe5c 	bl	8004a44 <HAL_GetTick>
 8006d8c:	1b80      	subs	r0, r0, r6
 8006d8e:	2802      	cmp	r0, #2
 8006d90:	d857      	bhi.n	8006e42 <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006d92:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006d96:	0798      	lsls	r0, r3, #30
 8006d98:	d4f6      	bmi.n	8006d88 <HAL_RCC_OscConfig+0x224>
 8006d9a:	e761      	b.n	8006c60 <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006d9c:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006da0:	2903      	cmp	r1, #3
 8006da2:	f47f aef4 	bne.w	8006b8e <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006da6:	4a2a      	ldr	r2, [pc, #168]	; (8006e50 <HAL_RCC_OscConfig+0x2ec>)
 8006da8:	6812      	ldr	r2, [r2, #0]
 8006daa:	0392      	lsls	r2, r2, #14
 8006dac:	f57f af12 	bpl.w	8006bd4 <HAL_RCC_OscConfig+0x70>
 8006db0:	6862      	ldr	r2, [r4, #4]
 8006db2:	2a00      	cmp	r2, #0
 8006db4:	f47f af0e 	bne.w	8006bd4 <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 8006db8:	2001      	movs	r0, #1
}
 8006dba:	b002      	add	sp, #8
 8006dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006dc0:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006dc4:	2a02      	cmp	r2, #2
 8006dc6:	f47f af12 	bne.w	8006bee <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006dca:	4b21      	ldr	r3, [pc, #132]	; (8006e50 <HAL_RCC_OscConfig+0x2ec>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	055d      	lsls	r5, r3, #21
 8006dd0:	d502      	bpl.n	8006dd8 <HAL_RCC_OscConfig+0x274>
 8006dd2:	68e3      	ldr	r3, [r4, #12]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d0ef      	beq.n	8006db8 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dd8:	4a1d      	ldr	r2, [pc, #116]	; (8006e50 <HAL_RCC_OscConfig+0x2ec>)
 8006dda:	6920      	ldr	r0, [r4, #16]
 8006ddc:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006dde:	491e      	ldr	r1, [pc, #120]	; (8006e58 <HAL_RCC_OscConfig+0x2f4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006de0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006de4:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8006de8:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006dea:	6808      	ldr	r0, [r1, #0]
 8006dec:	f7fd fde8 	bl	80049c0 <HAL_InitTick>
 8006df0:	2800      	cmp	r0, #0
 8006df2:	d1e1      	bne.n	8006db8 <HAL_RCC_OscConfig+0x254>
 8006df4:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006df6:	071a      	lsls	r2, r3, #28
 8006df8:	f57f af33 	bpl.w	8006c62 <HAL_RCC_OscConfig+0xfe>
 8006dfc:	e717      	b.n	8006c2e <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006dfe:	4a14      	ldr	r2, [pc, #80]	; (8006e50 <HAL_RCC_OscConfig+0x2ec>)
 8006e00:	6813      	ldr	r3, [r2, #0]
 8006e02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e06:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006e08:	f7fd fe1c 	bl	8004a44 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e0c:	4e10      	ldr	r6, [pc, #64]	; (8006e50 <HAL_RCC_OscConfig+0x2ec>)
        tickstart = HAL_GetTick();
 8006e0e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e10:	e004      	b.n	8006e1c <HAL_RCC_OscConfig+0x2b8>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e12:	f7fd fe17 	bl	8004a44 <HAL_GetTick>
 8006e16:	1b40      	subs	r0, r0, r5
 8006e18:	2864      	cmp	r0, #100	; 0x64
 8006e1a:	d812      	bhi.n	8006e42 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e1c:	6833      	ldr	r3, [r6, #0]
 8006e1e:	039b      	lsls	r3, r3, #14
 8006e20:	d5f7      	bpl.n	8006e12 <HAL_RCC_OscConfig+0x2ae>
 8006e22:	e6d6      	b.n	8006bd2 <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 8006e24:	682b      	ldr	r3, [r5, #0]
 8006e26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e2a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006e2c:	f7fd fe0a 	bl	8004a44 <HAL_GetTick>
 8006e30:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006e32:	682b      	ldr	r3, [r5, #0]
 8006e34:	0559      	lsls	r1, r3, #21
 8006e36:	d5dd      	bpl.n	8006df4 <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e38:	f7fd fe04 	bl	8004a44 <HAL_GetTick>
 8006e3c:	1b80      	subs	r0, r0, r6
 8006e3e:	2802      	cmp	r0, #2
 8006e40:	d9f7      	bls.n	8006e32 <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 8006e42:	2003      	movs	r0, #3
}
 8006e44:	b002      	add	sp, #8
 8006e46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8006e4a:	2500      	movs	r5, #0
 8006e4c:	e71a      	b.n	8006c84 <HAL_RCC_OscConfig+0x120>
 8006e4e:	bf00      	nop
 8006e50:	40021000 	.word	0x40021000
 8006e54:	40007000 	.word	0x40007000
 8006e58:	20000008 	.word	0x20000008
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e5c:	4a65      	ldr	r2, [pc, #404]	; (8006ff4 <HAL_RCC_OscConfig+0x490>)
 8006e5e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006e62:	f043 0301 	orr.w	r3, r3, #1
 8006e66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8006e6a:	f7fd fdeb 	bl	8004a44 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e6e:	4f61      	ldr	r7, [pc, #388]	; (8006ff4 <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 8006e70:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e72:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e76:	e004      	b.n	8006e82 <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e78:	f7fd fde4 	bl	8004a44 <HAL_GetTick>
 8006e7c:	1b80      	subs	r0, r0, r6
 8006e7e:	4540      	cmp	r0, r8
 8006e80:	d8df      	bhi.n	8006e42 <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e82:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e86:	0799      	lsls	r1, r3, #30
 8006e88:	d5f6      	bpl.n	8006e78 <HAL_RCC_OscConfig+0x314>
 8006e8a:	e727      	b.n	8006cdc <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 8006e8c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006e90:	f023 0301 	bic.w	r3, r3, #1
 8006e94:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8006e98:	f7fd fdd4 	bl	8004a44 <HAL_GetTick>
 8006e9c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006e9e:	e004      	b.n	8006eaa <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ea0:	f7fd fdd0 	bl	8004a44 <HAL_GetTick>
 8006ea4:	1b80      	subs	r0, r0, r6
 8006ea6:	2802      	cmp	r0, #2
 8006ea8:	d8cb      	bhi.n	8006e42 <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006eaa:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006eae:	0798      	lsls	r0, r3, #30
 8006eb0:	d4f6      	bmi.n	8006ea0 <HAL_RCC_OscConfig+0x33c>
 8006eb2:	e735      	b.n	8006d20 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006eb4:	6833      	ldr	r3, [r6, #0]
 8006eb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006eba:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8006ebc:	f7fd fdc2 	bl	8004a44 <HAL_GetTick>
 8006ec0:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ec2:	6833      	ldr	r3, [r6, #0]
 8006ec4:	05d8      	lsls	r0, r3, #23
 8006ec6:	f53f aee2 	bmi.w	8006c8e <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006eca:	f7fd fdbb 	bl	8004a44 <HAL_GetTick>
 8006ece:	1bc0      	subs	r0, r0, r7
 8006ed0:	2802      	cmp	r0, #2
 8006ed2:	d9f6      	bls.n	8006ec2 <HAL_RCC_OscConfig+0x35e>
 8006ed4:	e7b5      	b.n	8006e42 <HAL_RCC_OscConfig+0x2de>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ed6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006eda:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006ee4:	601a      	str	r2, [r3, #0]
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006eec:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006eee:	e78b      	b.n	8006e08 <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 8006ef0:	2001      	movs	r0, #1
}
 8006ef2:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8006ef4:	f7fd fda6 	bl	8004a44 <HAL_GetTick>
 8006ef8:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006efa:	e004      	b.n	8006f06 <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006efc:	f7fd fda2 	bl	8004a44 <HAL_GetTick>
 8006f00:	1b80      	subs	r0, r0, r6
 8006f02:	2802      	cmp	r0, #2
 8006f04:	d89d      	bhi.n	8006e42 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f06:	682b      	ldr	r3, [r5, #0]
 8006f08:	0199      	lsls	r1, r3, #6
 8006f0a:	d4f7      	bmi.n	8006efc <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f0c:	68e9      	ldr	r1, [r5, #12]
 8006f0e:	4b3a      	ldr	r3, [pc, #232]	; (8006ff8 <HAL_RCC_OscConfig+0x494>)
 8006f10:	6a22      	ldr	r2, [r4, #32]
 8006f12:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8006f14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006f16:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006f18:	400b      	ands	r3, r1
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 8006f20:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8006f24:	ea43 63c6 	orr.w	r3, r3, r6, lsl #27
 8006f28:	3801      	subs	r0, #1
 8006f2a:	0849      	lsrs	r1, r1, #1
 8006f2c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8006f30:	3901      	subs	r1, #1
 8006f32:	0852      	lsrs	r2, r2, #1
 8006f34:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8006f38:	3a01      	subs	r2, #1
 8006f3a:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8006f3e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8006f40:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f42:	4e2c      	ldr	r6, [pc, #176]	; (8006ff4 <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_ENABLE();
 8006f44:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f48:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006f4a:	68eb      	ldr	r3, [r5, #12]
 8006f4c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f50:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8006f52:	f7fd fd77 	bl	8004a44 <HAL_GetTick>
 8006f56:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f58:	e005      	b.n	8006f66 <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f5a:	f7fd fd73 	bl	8004a44 <HAL_GetTick>
 8006f5e:	1b00      	subs	r0, r0, r4
 8006f60:	2802      	cmp	r0, #2
 8006f62:	f63f af6e 	bhi.w	8006e42 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f66:	6833      	ldr	r3, [r6, #0]
 8006f68:	019a      	lsls	r2, r3, #6
 8006f6a:	d5f6      	bpl.n	8006f5a <HAL_RCC_OscConfig+0x3f6>
 8006f6c:	e6fe      	b.n	8006d6c <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f6e:	4b21      	ldr	r3, [pc, #132]	; (8006ff4 <HAL_RCC_OscConfig+0x490>)
 8006f70:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006f74:	f042 0204 	orr.w	r2, r2, #4
 8006f78:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8006f7c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006f80:	f042 0201 	orr.w	r2, r2, #1
 8006f84:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006f88:	e76f      	b.n	8006e6a <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f8a:	2801      	cmp	r0, #1
 8006f8c:	f43f aeef 	beq.w	8006d6e <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 8006f90:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f92:	6a22      	ldr	r2, [r4, #32]
 8006f94:	f003 0103 	and.w	r1, r3, #3
 8006f98:	4291      	cmp	r1, r2
 8006f9a:	f47f af0d 	bne.w	8006db8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006f9e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006fa0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006fa4:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fa6:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8006faa:	f47f af05 	bne.w	8006db8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006fae:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006fb0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006fb4:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8006fb8:	f47f aefe 	bne.w	8006db8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006fbc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006fbe:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006fc2:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8006fc6:	f47f aef7 	bne.w	8006db8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006fca:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006fcc:	0852      	lsrs	r2, r2, #1
 8006fce:	3a01      	subs	r2, #1
 8006fd0:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006fd4:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8006fd8:	f47f aeee 	bne.w	8006db8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006fdc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8006fde:	0852      	lsrs	r2, r2, #1
 8006fe0:	3a01      	subs	r2, #1
 8006fe2:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006fe6:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
        return HAL_ERROR;
 8006fea:	bf14      	ite	ne
 8006fec:	2001      	movne	r0, #1
 8006fee:	2000      	moveq	r0, #0
 8006ff0:	e6bd      	b.n	8006d6e <HAL_RCC_OscConfig+0x20a>
 8006ff2:	bf00      	nop
 8006ff4:	40021000 	.word	0x40021000
 8006ff8:	019f800c 	.word	0x019f800c

08006ffc <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006ffc:	4b18      	ldr	r3, [pc, #96]	; (8007060 <HAL_RCC_GetSysClockFreq+0x64>)
 8006ffe:	689a      	ldr	r2, [r3, #8]
 8007000:	f002 020c 	and.w	r2, r2, #12
 8007004:	2a04      	cmp	r2, #4
 8007006:	d027      	beq.n	8007058 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007008:	689a      	ldr	r2, [r3, #8]
 800700a:	f002 020c 	and.w	r2, r2, #12
 800700e:	2a08      	cmp	r2, #8
 8007010:	d024      	beq.n	800705c <HAL_RCC_GetSysClockFreq+0x60>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007012:	689a      	ldr	r2, [r3, #8]
 8007014:	f002 020c 	and.w	r2, r2, #12
 8007018:	2a0c      	cmp	r2, #12
 800701a:	d001      	beq.n	8007020 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 800701c:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 800701e:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007020:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007022:	68d8      	ldr	r0, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007024:	68db      	ldr	r3, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007026:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800702a:	f3c0 1003 	ubfx	r0, r0, #4, #4
    switch (pllsource)
 800702e:	2903      	cmp	r1, #3
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007030:	f3c3 2306 	ubfx	r3, r3, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007034:	f100 0201 	add.w	r2, r0, #1
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007038:	bf0c      	ite	eq
 800703a:	480a      	ldreq	r0, [pc, #40]	; (8007064 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800703c:	480a      	ldrne	r0, [pc, #40]	; (8007068 <HAL_RCC_GetSysClockFreq+0x6c>)
 800703e:	fbb0 f0f2 	udiv	r0, r0, r2
 8007042:	fb00 f003 	mul.w	r0, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007046:	4b06      	ldr	r3, [pc, #24]	; (8007060 <HAL_RCC_GetSysClockFreq+0x64>)
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800704e:	3301      	adds	r3, #1
 8007050:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8007052:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8007056:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8007058:	4803      	ldr	r0, [pc, #12]	; (8007068 <HAL_RCC_GetSysClockFreq+0x6c>)
 800705a:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 800705c:	4801      	ldr	r0, [pc, #4]	; (8007064 <HAL_RCC_GetSysClockFreq+0x68>)
 800705e:	4770      	bx	lr
 8007060:	40021000 	.word	0x40021000
 8007064:	007a1200 	.word	0x007a1200
 8007068:	00f42400 	.word	0x00f42400

0800706c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800706c:	2800      	cmp	r0, #0
 800706e:	f000 80ef 	beq.w	8007250 <HAL_RCC_ClockConfig+0x1e4>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007072:	4a7f      	ldr	r2, [pc, #508]	; (8007270 <HAL_RCC_ClockConfig+0x204>)
{
 8007074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007078:	6813      	ldr	r3, [r2, #0]
 800707a:	f003 030f 	and.w	r3, r3, #15
 800707e:	428b      	cmp	r3, r1
 8007080:	460d      	mov	r5, r1
 8007082:	4604      	mov	r4, r0
 8007084:	d20c      	bcs.n	80070a0 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007086:	6813      	ldr	r3, [r2, #0]
 8007088:	f023 030f 	bic.w	r3, r3, #15
 800708c:	430b      	orrs	r3, r1
 800708e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007090:	6813      	ldr	r3, [r2, #0]
 8007092:	f003 030f 	and.w	r3, r3, #15
 8007096:	428b      	cmp	r3, r1
 8007098:	d002      	beq.n	80070a0 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800709a:	2001      	movs	r0, #1
}
 800709c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070a0:	6823      	ldr	r3, [r4, #0]
 80070a2:	07de      	lsls	r6, r3, #31
 80070a4:	d563      	bpl.n	800716e <HAL_RCC_ClockConfig+0x102>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80070a6:	6862      	ldr	r2, [r4, #4]
 80070a8:	2a03      	cmp	r2, #3
 80070aa:	f000 809a 	beq.w	80071e2 <HAL_RCC_ClockConfig+0x176>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80070ae:	4b71      	ldr	r3, [pc, #452]	; (8007274 <HAL_RCC_ClockConfig+0x208>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070b0:	2a02      	cmp	r2, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80070b2:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070b4:	f000 8091 	beq.w	80071da <HAL_RCC_ClockConfig+0x16e>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80070b8:	055b      	lsls	r3, r3, #21
 80070ba:	d5ee      	bpl.n	800709a <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80070bc:	f7ff ff9e 	bl	8006ffc <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80070c0:	4b6d      	ldr	r3, [pc, #436]	; (8007278 <HAL_RCC_ClockConfig+0x20c>)
 80070c2:	4298      	cmp	r0, r3
 80070c4:	f200 80c6 	bhi.w	8007254 <HAL_RCC_ClockConfig+0x1e8>
 80070c8:	6862      	ldr	r2, [r4, #4]
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80070ca:	f04f 0900 	mov.w	r9, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80070ce:	4e69      	ldr	r6, [pc, #420]	; (8007274 <HAL_RCC_ClockConfig+0x208>)
 80070d0:	68b3      	ldr	r3, [r6, #8]
 80070d2:	f023 0303 	bic.w	r3, r3, #3
 80070d6:	431a      	orrs	r2, r3
 80070d8:	60b2      	str	r2, [r6, #8]
    tickstart = HAL_GetTick();
 80070da:	f7fd fcb3 	bl	8004a44 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070de:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80070e2:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070e4:	e004      	b.n	80070f0 <HAL_RCC_ClockConfig+0x84>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070e6:	f7fd fcad 	bl	8004a44 <HAL_GetTick>
 80070ea:	1bc0      	subs	r0, r0, r7
 80070ec:	4540      	cmp	r0, r8
 80070ee:	d871      	bhi.n	80071d4 <HAL_RCC_ClockConfig+0x168>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070f0:	68b3      	ldr	r3, [r6, #8]
 80070f2:	6862      	ldr	r2, [r4, #4]
 80070f4:	f003 030c 	and.w	r3, r3, #12
 80070f8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80070fc:	d1f3      	bne.n	80070e6 <HAL_RCC_ClockConfig+0x7a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80070fe:	6823      	ldr	r3, [r4, #0]
 8007100:	079f      	lsls	r7, r3, #30
 8007102:	d436      	bmi.n	8007172 <HAL_RCC_ClockConfig+0x106>
    if(hpre == RCC_SYSCLK_DIV2)
 8007104:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 8007108:	d103      	bne.n	8007112 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800710a:	68b3      	ldr	r3, [r6, #8]
 800710c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007110:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007112:	4e57      	ldr	r6, [pc, #348]	; (8007270 <HAL_RCC_ClockConfig+0x204>)
 8007114:	6833      	ldr	r3, [r6, #0]
 8007116:	f003 030f 	and.w	r3, r3, #15
 800711a:	42ab      	cmp	r3, r5
 800711c:	d846      	bhi.n	80071ac <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800711e:	6823      	ldr	r3, [r4, #0]
 8007120:	075a      	lsls	r2, r3, #29
 8007122:	d506      	bpl.n	8007132 <HAL_RCC_ClockConfig+0xc6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007124:	4953      	ldr	r1, [pc, #332]	; (8007274 <HAL_RCC_ClockConfig+0x208>)
 8007126:	68e0      	ldr	r0, [r4, #12]
 8007128:	688a      	ldr	r2, [r1, #8]
 800712a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800712e:	4302      	orrs	r2, r0
 8007130:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007132:	071b      	lsls	r3, r3, #28
 8007134:	d507      	bpl.n	8007146 <HAL_RCC_ClockConfig+0xda>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007136:	4a4f      	ldr	r2, [pc, #316]	; (8007274 <HAL_RCC_ClockConfig+0x208>)
 8007138:	6921      	ldr	r1, [r4, #16]
 800713a:	6893      	ldr	r3, [r2, #8]
 800713c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8007140:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8007144:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007146:	f7ff ff59 	bl	8006ffc <HAL_RCC_GetSysClockFreq>
 800714a:	4a4a      	ldr	r2, [pc, #296]	; (8007274 <HAL_RCC_ClockConfig+0x208>)
 800714c:	4c4b      	ldr	r4, [pc, #300]	; (800727c <HAL_RCC_ClockConfig+0x210>)
 800714e:	6892      	ldr	r2, [r2, #8]
 8007150:	494b      	ldr	r1, [pc, #300]	; (8007280 <HAL_RCC_ClockConfig+0x214>)
 8007152:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8007156:	4603      	mov	r3, r0
 8007158:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 800715a:	484a      	ldr	r0, [pc, #296]	; (8007284 <HAL_RCC_ClockConfig+0x218>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800715c:	f002 021f 	and.w	r2, r2, #31
 8007160:	40d3      	lsrs	r3, r2
 8007162:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8007164:	6800      	ldr	r0, [r0, #0]
}
 8007166:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 800716a:	f7fd bc29 	b.w	80049c0 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800716e:	0798      	lsls	r0, r3, #30
 8007170:	d5cf      	bpl.n	8007112 <HAL_RCC_ClockConfig+0xa6>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007172:	0758      	lsls	r0, r3, #29
 8007174:	d504      	bpl.n	8007180 <HAL_RCC_ClockConfig+0x114>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007176:	493f      	ldr	r1, [pc, #252]	; (8007274 <HAL_RCC_ClockConfig+0x208>)
 8007178:	688a      	ldr	r2, [r1, #8]
 800717a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800717e:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007180:	0719      	lsls	r1, r3, #28
 8007182:	d506      	bpl.n	8007192 <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007184:	4a3b      	ldr	r2, [pc, #236]	; (8007274 <HAL_RCC_ClockConfig+0x208>)
 8007186:	6893      	ldr	r3, [r2, #8]
 8007188:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800718c:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007190:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007192:	4a38      	ldr	r2, [pc, #224]	; (8007274 <HAL_RCC_ClockConfig+0x208>)
 8007194:	68a1      	ldr	r1, [r4, #8]
 8007196:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007198:	4e35      	ldr	r6, [pc, #212]	; (8007270 <HAL_RCC_ClockConfig+0x204>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800719a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800719e:	430b      	orrs	r3, r1
 80071a0:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80071a2:	6833      	ldr	r3, [r6, #0]
 80071a4:	f003 030f 	and.w	r3, r3, #15
 80071a8:	42ab      	cmp	r3, r5
 80071aa:	d9b8      	bls.n	800711e <HAL_RCC_ClockConfig+0xb2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071ac:	6833      	ldr	r3, [r6, #0]
 80071ae:	f023 030f 	bic.w	r3, r3, #15
 80071b2:	432b      	orrs	r3, r5
 80071b4:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80071b6:	f7fd fc45 	bl	8004a44 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071ba:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80071be:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071c0:	6833      	ldr	r3, [r6, #0]
 80071c2:	f003 030f 	and.w	r3, r3, #15
 80071c6:	42ab      	cmp	r3, r5
 80071c8:	d0a9      	beq.n	800711e <HAL_RCC_ClockConfig+0xb2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071ca:	f7fd fc3b 	bl	8004a44 <HAL_GetTick>
 80071ce:	1bc0      	subs	r0, r0, r7
 80071d0:	4540      	cmp	r0, r8
 80071d2:	d9f5      	bls.n	80071c0 <HAL_RCC_ClockConfig+0x154>
        return HAL_TIMEOUT;
 80071d4:	2003      	movs	r0, #3
}
 80071d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80071da:	039a      	lsls	r2, r3, #14
 80071dc:	f53f af6e 	bmi.w	80070bc <HAL_RCC_ClockConfig+0x50>
 80071e0:	e75b      	b.n	800709a <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071e2:	4824      	ldr	r0, [pc, #144]	; (8007274 <HAL_RCC_ClockConfig+0x208>)
 80071e4:	6801      	ldr	r1, [r0, #0]
 80071e6:	0189      	lsls	r1, r1, #6
 80071e8:	f57f af57 	bpl.w	800709a <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80071ec:	68c7      	ldr	r7, [r0, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80071ee:	68c1      	ldr	r1, [r0, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80071f0:	68c0      	ldr	r0, [r0, #12]
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80071f2:	f007 0703 	and.w	r7, r7, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80071f6:	f3c1 1103 	ubfx	r1, r1, #4, #4
  switch (pllsource)
 80071fa:	2f03      	cmp	r7, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80071fc:	f101 0601 	add.w	r6, r1, #1
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007200:	bf0c      	ite	eq
 8007202:	4921      	ldreq	r1, [pc, #132]	; (8007288 <HAL_RCC_ClockConfig+0x21c>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007204:	4921      	ldrne	r1, [pc, #132]	; (800728c <HAL_RCC_ClockConfig+0x220>)
 8007206:	fbb1 f1f6 	udiv	r1, r1, r6
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800720a:	4e1a      	ldr	r6, [pc, #104]	; (8007274 <HAL_RCC_ClockConfig+0x208>)
      if(pllfreq > 80000000U)
 800720c:	4f1a      	ldr	r7, [pc, #104]	; (8007278 <HAL_RCC_ClockConfig+0x20c>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800720e:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8007212:	fb01 f100 	mul.w	r1, r1, r0
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007216:	68f0      	ldr	r0, [r6, #12]
 8007218:	f3c0 6041 	ubfx	r0, r0, #25, #2
 800721c:	3001      	adds	r0, #1
 800721e:	0040      	lsls	r0, r0, #1
  sysclockfreq = pllvco/pllr;
 8007220:	fbb1 f1f0 	udiv	r1, r1, r0
      if(pllfreq > 80000000U)
 8007224:	42b9      	cmp	r1, r7
 8007226:	d920      	bls.n	800726a <HAL_RCC_ClockConfig+0x1fe>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007228:	68b1      	ldr	r1, [r6, #8]
 800722a:	f011 0ff0 	tst.w	r1, #240	; 0xf0
 800722e:	d005      	beq.n	800723c <HAL_RCC_ClockConfig+0x1d0>
 8007230:	f013 0902 	ands.w	r9, r3, #2
 8007234:	f43f af4b 	beq.w	80070ce <HAL_RCC_ClockConfig+0x62>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007238:	68a3      	ldr	r3, [r4, #8]
 800723a:	b9b3      	cbnz	r3, 800726a <HAL_RCC_ClockConfig+0x1fe>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800723c:	490d      	ldr	r1, [pc, #52]	; (8007274 <HAL_RCC_ClockConfig+0x208>)
 800723e:	688b      	ldr	r3, [r1, #8]
 8007240:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007244:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007248:	608b      	str	r3, [r1, #8]
          hpre = RCC_SYSCLK_DIV2;
 800724a:	f04f 0980 	mov.w	r9, #128	; 0x80
 800724e:	e73e      	b.n	80070ce <HAL_RCC_ClockConfig+0x62>
    return HAL_ERROR;
 8007250:	2001      	movs	r0, #1
}
 8007252:	4770      	bx	lr
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007254:	4a07      	ldr	r2, [pc, #28]	; (8007274 <HAL_RCC_ClockConfig+0x208>)
 8007256:	6893      	ldr	r3, [r2, #8]
 8007258:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800725c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007260:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007262:	6862      	ldr	r2, [r4, #4]
 8007264:	f04f 0980 	mov.w	r9, #128	; 0x80
 8007268:	e731      	b.n	80070ce <HAL_RCC_ClockConfig+0x62>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800726a:	f04f 0900 	mov.w	r9, #0
 800726e:	e72e      	b.n	80070ce <HAL_RCC_ClockConfig+0x62>
 8007270:	40022000 	.word	0x40022000
 8007274:	40021000 	.word	0x40021000
 8007278:	04c4b400 	.word	0x04c4b400
 800727c:	0800f79c 	.word	0x0800f79c
 8007280:	20000000 	.word	0x20000000
 8007284:	20000008 	.word	0x20000008
 8007288:	007a1200 	.word	0x007a1200
 800728c:	00f42400 	.word	0x00f42400

08007290 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007290:	4b05      	ldr	r3, [pc, #20]	; (80072a8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8007292:	4a06      	ldr	r2, [pc, #24]	; (80072ac <HAL_RCC_GetPCLK1Freq+0x1c>)
 8007294:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8007296:	4906      	ldr	r1, [pc, #24]	; (80072b0 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007298:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800729c:	6808      	ldr	r0, [r1, #0]
 800729e:	5cd3      	ldrb	r3, [r2, r3]
 80072a0:	f003 031f 	and.w	r3, r3, #31
}
 80072a4:	40d8      	lsrs	r0, r3
 80072a6:	4770      	bx	lr
 80072a8:	40021000 	.word	0x40021000
 80072ac:	0800f7ac 	.word	0x0800f7ac
 80072b0:	20000000 	.word	0x20000000

080072b4 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80072b4:	4b05      	ldr	r3, [pc, #20]	; (80072cc <HAL_RCC_GetPCLK2Freq+0x18>)
 80072b6:	4a06      	ldr	r2, [pc, #24]	; (80072d0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80072b8:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80072ba:	4906      	ldr	r1, [pc, #24]	; (80072d4 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80072bc:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80072c0:	6808      	ldr	r0, [r1, #0]
 80072c2:	5cd3      	ldrb	r3, [r2, r3]
 80072c4:	f003 031f 	and.w	r3, r3, #31
}
 80072c8:	40d8      	lsrs	r0, r3
 80072ca:	4770      	bx	lr
 80072cc:	40021000 	.word	0x40021000
 80072d0:	0800f7ac 	.word	0x0800f7ac
 80072d4:	20000000 	.word	0x20000000

080072d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072dc:	6803      	ldr	r3, [r0, #0]
{
 80072de:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072e0:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 80072e4:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072e6:	d056      	beq.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072e8:	4bb6      	ldr	r3, [pc, #728]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80072ea:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80072ec:	00d5      	lsls	r5, r2, #3
 80072ee:	f140 813e 	bpl.w	800756e <HAL_RCCEx_PeriphCLKConfig+0x296>
    FlagStatus       pwrclkchanged = RESET;
 80072f2:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80072f4:	4db4      	ldr	r5, [pc, #720]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80072f6:	682b      	ldr	r3, [r5, #0]
 80072f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072fc:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80072fe:	f7fd fba1 	bl	8004a44 <HAL_GetTick>
 8007302:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007304:	e005      	b.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007306:	f7fd fb9d 	bl	8004a44 <HAL_GetTick>
 800730a:	1b83      	subs	r3, r0, r6
 800730c:	2b02      	cmp	r3, #2
 800730e:	f200 8139 	bhi.w	8007584 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007312:	682b      	ldr	r3, [r5, #0]
 8007314:	05d8      	lsls	r0, r3, #23
 8007316:	d5f6      	bpl.n	8007306 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007318:	4daa      	ldr	r5, [pc, #680]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800731a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800731e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8007322:	d027      	beq.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8007324:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8007326:	429a      	cmp	r2, r3
 8007328:	d025      	beq.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800732a:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800732e:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8007332:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007336:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800733a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800733e:	f421 7040 	bic.w	r0, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007342:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007346:	07c9      	lsls	r1, r1, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007348:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800734c:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007350:	f140 8148 	bpl.w	80075e4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007354:	f7fd fb76 	bl	8004a44 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007358:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800735c:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800735e:	e005      	b.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007360:	f7fd fb70 	bl	8004a44 <HAL_GetTick>
 8007364:	1b80      	subs	r0, r0, r6
 8007366:	4540      	cmp	r0, r8
 8007368:	f200 810c 	bhi.w	8007584 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800736c:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8007370:	079b      	lsls	r3, r3, #30
 8007372:	d5f5      	bpl.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8007374:	6d23      	ldr	r3, [r4, #80]	; 0x50
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007376:	4993      	ldr	r1, [pc, #588]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007378:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800737c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007380:	4313      	orrs	r3, r2
 8007382:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007386:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007388:	b127      	cbz	r7, 8007394 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800738a:	4a8e      	ldr	r2, [pc, #568]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800738c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800738e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007392:	6593      	str	r3, [r2, #88]	; 0x58
 8007394:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007396:	07dd      	lsls	r5, r3, #31
 8007398:	d508      	bpl.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800739a:	498a      	ldr	r1, [pc, #552]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800739c:	6865      	ldr	r5, [r4, #4]
 800739e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80073a2:	f022 0203 	bic.w	r2, r2, #3
 80073a6:	432a      	orrs	r2, r5
 80073a8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80073ac:	0799      	lsls	r1, r3, #30
 80073ae:	d508      	bpl.n	80073c2 <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80073b0:	4984      	ldr	r1, [pc, #528]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80073b2:	68a5      	ldr	r5, [r4, #8]
 80073b4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80073b8:	f022 020c 	bic.w	r2, r2, #12
 80073bc:	432a      	orrs	r2, r5
 80073be:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80073c2:	075a      	lsls	r2, r3, #29
 80073c4:	d508      	bpl.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80073c6:	497f      	ldr	r1, [pc, #508]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80073c8:	68e5      	ldr	r5, [r4, #12]
 80073ca:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80073ce:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80073d2:	432a      	orrs	r2, r5
 80073d4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80073d8:	071f      	lsls	r7, r3, #28
 80073da:	d508      	bpl.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80073dc:	4979      	ldr	r1, [pc, #484]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80073de:	6925      	ldr	r5, [r4, #16]
 80073e0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80073e4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80073e8:	432a      	orrs	r2, r5
 80073ea:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80073ee:	06de      	lsls	r6, r3, #27
 80073f0:	d508      	bpl.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80073f2:	4974      	ldr	r1, [pc, #464]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80073f4:	6965      	ldr	r5, [r4, #20]
 80073f6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80073fa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80073fe:	432a      	orrs	r2, r5
 8007400:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007404:	069d      	lsls	r5, r3, #26
 8007406:	d508      	bpl.n	800741a <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007408:	496e      	ldr	r1, [pc, #440]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800740a:	69a5      	ldr	r5, [r4, #24]
 800740c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007410:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007414:	432a      	orrs	r2, r5
 8007416:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800741a:	0659      	lsls	r1, r3, #25
 800741c:	d508      	bpl.n	8007430 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800741e:	4969      	ldr	r1, [pc, #420]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007420:	69e5      	ldr	r5, [r4, #28]
 8007422:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007426:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800742a:	432a      	orrs	r2, r5
 800742c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007430:	061a      	lsls	r2, r3, #24
 8007432:	d508      	bpl.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007434:	4963      	ldr	r1, [pc, #396]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007436:	6a25      	ldr	r5, [r4, #32]
 8007438:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800743c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8007440:	432a      	orrs	r2, r5
 8007442:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007446:	05df      	lsls	r7, r3, #23
 8007448:	d508      	bpl.n	800745c <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800744a:	495e      	ldr	r1, [pc, #376]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800744c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800744e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007452:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8007456:	432a      	orrs	r2, r5
 8007458:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800745c:	039e      	lsls	r6, r3, #14
 800745e:	d508      	bpl.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007460:	4958      	ldr	r1, [pc, #352]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007462:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8007464:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8007468:	f022 0203 	bic.w	r2, r2, #3
 800746c:	432a      	orrs	r2, r5
 800746e:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007472:	059d      	lsls	r5, r3, #22
 8007474:	d508      	bpl.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007476:	4953      	ldr	r1, [pc, #332]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007478:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 800747a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800747e:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8007482:	432a      	orrs	r2, r5
 8007484:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007488:	0559      	lsls	r1, r3, #21
 800748a:	d50b      	bpl.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800748c:	494d      	ldr	r1, [pc, #308]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800748e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8007490:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007494:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8007498:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800749a:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800749e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80074a2:	d071      	beq.n	8007588 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80074a4:	051a      	lsls	r2, r3, #20
 80074a6:	d50b      	bpl.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80074a8:	4946      	ldr	r1, [pc, #280]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80074aa:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80074ac:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80074b0:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80074b4:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80074b6:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80074ba:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80074be:	d068      	beq.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80074c0:	04df      	lsls	r7, r3, #19
 80074c2:	d50b      	bpl.n	80074dc <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80074c4:	493f      	ldr	r1, [pc, #252]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80074c6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80074c8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80074cc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80074d0:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80074d2:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80074d6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80074da:	d05f      	beq.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80074dc:	049e      	lsls	r6, r3, #18
 80074de:	d50b      	bpl.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x220>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80074e0:	4938      	ldr	r1, [pc, #224]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80074e2:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 80074e4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80074e8:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80074ec:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80074ee:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80074f2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80074f6:	d056      	beq.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80074f8:	045d      	lsls	r5, r3, #17
 80074fa:	d50b      	bpl.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80074fc:	4931      	ldr	r1, [pc, #196]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80074fe:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8007500:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007504:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8007508:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800750a:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800750e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007512:	d04d      	beq.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007514:	0419      	lsls	r1, r3, #16
 8007516:	d50b      	bpl.n	8007530 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007518:	492a      	ldr	r1, [pc, #168]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800751a:	6c65      	ldr	r5, [r4, #68]	; 0x44
 800751c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007520:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007524:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007526:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800752a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800752e:	d044      	beq.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007530:	03da      	lsls	r2, r3, #15
 8007532:	d50b      	bpl.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007534:	4923      	ldr	r1, [pc, #140]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007536:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8007538:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800753c:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8007540:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007542:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007546:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800754a:	d03f      	beq.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800754c:	035b      	lsls	r3, r3, #13
 800754e:	d50b      	bpl.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007550:	4a1c      	ldr	r2, [pc, #112]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007552:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007554:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8007558:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800755c:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800755e:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007562:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007566:	d036      	beq.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  }

#endif /* QUADSPI */

  return status;
}
 8007568:	b002      	add	sp, #8
 800756a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 800756e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007570:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007574:	659a      	str	r2, [r3, #88]	; 0x58
 8007576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007578:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800757c:	9301      	str	r3, [sp, #4]
 800757e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8007580:	2701      	movs	r7, #1
 8007582:	e6b7      	b.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x1c>
        ret = HAL_TIMEOUT;
 8007584:	2003      	movs	r0, #3
 8007586:	e6ff      	b.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007588:	68ca      	ldr	r2, [r1, #12]
 800758a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800758e:	60ca      	str	r2, [r1, #12]
 8007590:	e788      	b.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007592:	68ca      	ldr	r2, [r1, #12]
 8007594:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007598:	60ca      	str	r2, [r1, #12]
 800759a:	e791      	b.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800759c:	68ca      	ldr	r2, [r1, #12]
 800759e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80075a2:	60ca      	str	r2, [r1, #12]
 80075a4:	e79a      	b.n	80074dc <HAL_RCCEx_PeriphCLKConfig+0x204>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075a6:	68ca      	ldr	r2, [r1, #12]
 80075a8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80075ac:	60ca      	str	r2, [r1, #12]
 80075ae:	e7a3      	b.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x220>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075b0:	68ca      	ldr	r2, [r1, #12]
 80075b2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80075b6:	60ca      	str	r2, [r1, #12]
 80075b8:	e7ac      	b.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80075ba:	68ca      	ldr	r2, [r1, #12]
 80075bc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80075c0:	60ca      	str	r2, [r1, #12]
 80075c2:	e7b5      	b.n	8007530 <HAL_RCCEx_PeriphCLKConfig+0x258>
 80075c4:	40021000 	.word	0x40021000
 80075c8:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80075cc:	68ca      	ldr	r2, [r1, #12]
 80075ce:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80075d2:	60ca      	str	r2, [r1, #12]
 80075d4:	e7ba      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075d6:	68d3      	ldr	r3, [r2, #12]
 80075d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075dc:	60d3      	str	r3, [r2, #12]
}
 80075de:	b002      	add	sp, #8
 80075e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075e4:	4613      	mov	r3, r2
 80075e6:	e6c6      	b.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0x9e>

080075e8 <SPI_WaitFifoStateUntilTimeout.constprop.1>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80075e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075ea:	b083      	sub	sp, #12
 80075ec:	460c      	mov	r4, r1
 80075ee:	4617      	mov	r7, r2
 80075f0:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80075f2:	f7fd fa27 	bl	8004a44 <HAL_GetTick>
 80075f6:	4427      	add	r7, r4
 80075f8:	1a3e      	subs	r6, r7, r0
  tmp_tickstart = HAL_GetTick();
 80075fa:	f7fd fa23 	bl	8004a44 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80075fe:	4b2e      	ldr	r3, [pc, #184]	; (80076b8 <SPI_WaitFifoStateUntilTimeout.constprop.1+0xd0>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007606:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800760a:	0d1b      	lsrs	r3, r3, #20
 800760c:	fb06 f303 	mul.w	r3, r6, r3
  tmp_tickstart = HAL_GetTick();
 8007610:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007612:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8007614:	682a      	ldr	r2, [r5, #0]
 8007616:	1c61      	adds	r1, r4, #1
 8007618:	6893      	ldr	r3, [r2, #8]
 800761a:	d10d      	bne.n	8007638 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x50>
 800761c:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 8007620:	d007      	beq.n	8007632 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x4a>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8007622:	7b13      	ldrb	r3, [r2, #12]
 8007624:	b2db      	uxtb	r3, r3
 8007626:	9300      	str	r3, [sp, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8007628:	9b00      	ldr	r3, [sp, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 800762a:	6893      	ldr	r3, [r2, #8]
 800762c:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 8007630:	d1f7      	bne.n	8007622 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x3a>
      }      
      count--;
    }
  }

  return HAL_OK;
 8007632:	2000      	movs	r0, #0
}
 8007634:	b003      	add	sp, #12
 8007636:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 8007638:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 800763c:	d0f9      	beq.n	8007632 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x4a>
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800763e:	7b13      	ldrb	r3, [r2, #12]
 8007640:	b2db      	uxtb	r3, r3
 8007642:	9300      	str	r3, [sp, #0]
      UNUSED(tmpreg);
 8007644:	9b00      	ldr	r3, [sp, #0]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007646:	f7fd f9fd 	bl	8004a44 <HAL_GetTick>
 800764a:	1bc0      	subs	r0, r0, r7
 800764c:	42b0      	cmp	r0, r6
 800764e:	d208      	bcs.n	8007662 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x7a>
      if(count == 0U)
 8007650:	9a01      	ldr	r2, [sp, #4]
      count--;
 8007652:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8007654:	2a00      	cmp	r2, #0
      count--;
 8007656:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 800765a:	bf08      	it	eq
 800765c:	2600      	moveq	r6, #0
      count--;
 800765e:	9301      	str	r3, [sp, #4]
 8007660:	e7d8      	b.n	8007614 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x2c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007662:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007666:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007668:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800766c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007670:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007672:	d014      	beq.n	800769e <SPI_WaitFifoStateUntilTimeout.constprop.1+0xb6>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007674:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8007676:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800767a:	d007      	beq.n	800768c <SPI_WaitFifoStateUntilTimeout.constprop.1+0xa4>
        hspi->State = HAL_SPI_STATE_READY;
 800767c:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 800767e:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8007680:	f885 205d 	strb.w	r2, [r5, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8007684:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c
        return HAL_TIMEOUT;
 8007688:	2003      	movs	r0, #3
 800768a:	e7d3      	b.n	8007634 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x4c>
          SPI_RESET_CRC(hspi);
 800768c:	681a      	ldr	r2, [r3, #0]
 800768e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007692:	601a      	str	r2, [r3, #0]
 8007694:	681a      	ldr	r2, [r3, #0]
 8007696:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800769a:	601a      	str	r2, [r3, #0]
 800769c:	e7ee      	b.n	800767c <SPI_WaitFifoStateUntilTimeout.constprop.1+0x94>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800769e:	68aa      	ldr	r2, [r5, #8]
 80076a0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80076a4:	d002      	beq.n	80076ac <SPI_WaitFifoStateUntilTimeout.constprop.1+0xc4>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80076a6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80076aa:	d1e3      	bne.n	8007674 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x8c>
          __HAL_SPI_DISABLE(hspi);
 80076ac:	681a      	ldr	r2, [r3, #0]
 80076ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076b2:	601a      	str	r2, [r3, #0]
 80076b4:	e7de      	b.n	8007674 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x8c>
 80076b6:	bf00      	nop
 80076b8:	20000000 	.word	0x20000000

080076bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80076bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076c0:	b082      	sub	sp, #8
 80076c2:	eb01 0802 	add.w	r8, r1, r2
 80076c6:	460d      	mov	r5, r1
 80076c8:	4616      	mov	r6, r2
 80076ca:	4604      	mov	r4, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80076cc:	f7fd f9ba 	bl	8004a44 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80076d0:	4f46      	ldr	r7, [pc, #280]	; (80077ec <SPI_EndRxTxTransaction+0x130>)
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80076d2:	eba8 0900 	sub.w	r9, r8, r0
  tmp_tickstart = HAL_GetTick();
 80076d6:	f7fd f9b5 	bl	8004a44 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80076e0:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80076e4:	0d1b      	lsrs	r3, r3, #20
 80076e6:	fb09 f303 	mul.w	r3, r9, r3
  tmp_tickstart = HAL_GetTick();
 80076ea:	4682      	mov	sl, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80076ec:	9300      	str	r3, [sp, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80076ee:	1c68      	adds	r0, r5, #1
 80076f0:	6823      	ldr	r3, [r4, #0]
 80076f2:	d11f      	bne.n	8007734 <SPI_EndRxTxTransaction+0x78>
 80076f4:	689a      	ldr	r2, [r3, #8]
 80076f6:	f412 5fc0 	tst.w	r2, #6144	; 0x1800
 80076fa:	d1fb      	bne.n	80076f4 <SPI_EndRxTxTransaction+0x38>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80076fc:	f7fd f9a2 	bl	8004a44 <HAL_GetTick>
 8007700:	eba8 0800 	sub.w	r8, r8, r0
  tmp_tickstart = HAL_GetTick();
 8007704:	f7fd f99e 	bl	8004a44 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 800770e:	fb08 f303 	mul.w	r3, r8, r3
 8007712:	9301      	str	r3, [sp, #4]
  tmp_tickstart = HAL_GetTick();
 8007714:	4607      	mov	r7, r0
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007716:	1c69      	adds	r1, r5, #1
 8007718:	6823      	ldr	r3, [r4, #0]
 800771a:	d11f      	bne.n	800775c <SPI_EndRxTxTransaction+0xa0>
 800771c:	689a      	ldr	r2, [r3, #8]
 800771e:	0612      	lsls	r2, r2, #24
 8007720:	d4fc      	bmi.n	800771c <SPI_EndRxTxTransaction+0x60>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007722:	4632      	mov	r2, r6
 8007724:	4629      	mov	r1, r5
 8007726:	4620      	mov	r0, r4
 8007728:	f7ff ff5e 	bl	80075e8 <SPI_WaitFifoStateUntilTimeout.constprop.1>
 800772c:	bb40      	cbnz	r0, 8007780 <SPI_EndRxTxTransaction+0xc4>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 800772e:	b002      	add	sp, #8
 8007730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 8007734:	689b      	ldr	r3, [r3, #8]
 8007736:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 800773a:	d0df      	beq.n	80076fc <SPI_EndRxTxTransaction+0x40>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800773c:	f7fd f982 	bl	8004a44 <HAL_GetTick>
 8007740:	eba0 000a 	sub.w	r0, r0, sl
 8007744:	4548      	cmp	r0, r9
 8007746:	d221      	bcs.n	800778c <SPI_EndRxTxTransaction+0xd0>
      if(count == 0U)
 8007748:	9a00      	ldr	r2, [sp, #0]
      count--;
 800774a:	9b00      	ldr	r3, [sp, #0]
        tmp_timeout = 0U;
 800774c:	2a00      	cmp	r2, #0
      count--;
 800774e:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8007752:	bf08      	it	eq
 8007754:	f04f 0900 	moveq.w	r9, #0
      count--;
 8007758:	9300      	str	r3, [sp, #0]
 800775a:	e7c8      	b.n	80076ee <SPI_EndRxTxTransaction+0x32>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800775c:	689b      	ldr	r3, [r3, #8]
 800775e:	061b      	lsls	r3, r3, #24
 8007760:	d5df      	bpl.n	8007722 <SPI_EndRxTxTransaction+0x66>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007762:	f7fd f96f 	bl	8004a44 <HAL_GetTick>
 8007766:	1bc3      	subs	r3, r0, r7
 8007768:	4543      	cmp	r3, r8
 800776a:	d20f      	bcs.n	800778c <SPI_EndRxTxTransaction+0xd0>
      if(count == 0U)
 800776c:	9a01      	ldr	r2, [sp, #4]
      count--;
 800776e:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8007770:	2a00      	cmp	r2, #0
      count--;
 8007772:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8007776:	bf08      	it	eq
 8007778:	f04f 0800 	moveq.w	r8, #0
      count--;
 800777c:	9301      	str	r3, [sp, #4]
 800777e:	e7ca      	b.n	8007716 <SPI_EndRxTxTransaction+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007780:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007782:	f043 0320 	orr.w	r3, r3, #32
 8007786:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8007788:	2003      	movs	r0, #3
 800778a:	e7d0      	b.n	800772e <SPI_EndRxTxTransaction+0x72>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800778c:	e9d4 3100 	ldrd	r3, r1, [r4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007790:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007792:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007796:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800779a:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800779c:	d019      	beq.n	80077d2 <SPI_EndRxTxTransaction+0x116>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800779e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80077a0:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80077a4:	d107      	bne.n	80077b6 <SPI_EndRxTxTransaction+0xfa>
          SPI_RESET_CRC(hspi);
 80077a6:	681a      	ldr	r2, [r3, #0]
 80077a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80077ac:	601a      	str	r2, [r3, #0]
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80077b4:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80077b6:	2301      	movs	r3, #1
 80077b8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077bc:	6e23      	ldr	r3, [r4, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 80077be:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077c0:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 80077c4:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077c6:	6623      	str	r3, [r4, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 80077c8:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
}
 80077cc:	b002      	add	sp, #8
 80077ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077d2:	68a2      	ldr	r2, [r4, #8]
 80077d4:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80077d8:	d002      	beq.n	80077e0 <SPI_EndRxTxTransaction+0x124>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80077da:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80077de:	d1de      	bne.n	800779e <SPI_EndRxTxTransaction+0xe2>
          __HAL_SPI_DISABLE(hspi);
 80077e0:	681a      	ldr	r2, [r3, #0]
 80077e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077e6:	601a      	str	r2, [r3, #0]
 80077e8:	e7d9      	b.n	800779e <SPI_EndRxTxTransaction+0xe2>
 80077ea:	bf00      	nop
 80077ec:	20000000 	.word	0x20000000

080077f0 <HAL_SPI_Init>:
  if (hspi == NULL)
 80077f0:	2800      	cmp	r0, #0
 80077f2:	d07f      	beq.n	80078f4 <HAL_SPI_Init+0x104>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80077f4:	f8d0 c024 	ldr.w	ip, [r0, #36]	; 0x24
{
 80077f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077fc:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80077fe:	f1bc 0f00 	cmp.w	ip, #0
 8007802:	d05c      	beq.n	80078be <HAL_SPI_Init+0xce>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007804:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007806:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 800780a:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800780e:	2200      	movs	r2, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8007810:	f003 01ff 	and.w	r1, r3, #255	; 0xff
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007814:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8007816:	2b00      	cmp	r3, #0
 8007818:	d05e      	beq.n	80078d8 <HAL_SPI_Init+0xe8>
  __HAL_SPI_DISABLE(hspi);
 800781a:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800781c:	68e2      	ldr	r2, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 800781e:	2302      	movs	r3, #2
 8007820:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8007824:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007826:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 800782a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800782e:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007830:	d94c      	bls.n	80078cc <HAL_SPI_Init+0xdc>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007832:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 8007836:	d15f      	bne.n	80078f8 <HAL_SPI_Init+0x108>
 8007838:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800783a:	2700      	movs	r7, #0
 800783c:	f403 5000 	and.w	r0, r3, #8192	; 0x2000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007840:	e9d4 3601 	ldrd	r3, r6, [r4, #4]
 8007844:	6925      	ldr	r5, [r4, #16]
 8007846:	f8d4 e018 	ldr.w	lr, [r4, #24]
 800784a:	f406 4604 	and.w	r6, r6, #33792	; 0x8400
 800784e:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8007852:	4333      	orrs	r3, r6
 8007854:	f005 0502 	and.w	r5, r5, #2
 8007858:	432b      	orrs	r3, r5
 800785a:	6965      	ldr	r5, [r4, #20]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800785c:	f402 6870 	and.w	r8, r2, #3840	; 0xf00
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007860:	f005 0501 	and.w	r5, r5, #1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007864:	6b62      	ldr	r2, [r4, #52]	; 0x34
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007866:	432b      	orrs	r3, r5
 8007868:	e9d4 6507 	ldrd	r6, r5, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800786c:	f002 0208 	and.w	r2, r2, #8
 8007870:	ea42 0208 	orr.w	r2, r2, r8
 8007874:	ea4f 481e 	mov.w	r8, lr, lsr #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007878:	f40e 7e00 	and.w	lr, lr, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800787c:	f008 0804 	and.w	r8, r8, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007880:	ea43 030e 	orr.w	r3, r3, lr
 8007884:	f006 0638 	and.w	r6, r6, #56	; 0x38
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007888:	ea42 0208 	orr.w	r2, r2, r8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800788c:	4333      	orrs	r3, r6
 800788e:	f005 0580 	and.w	r5, r5, #128	; 0x80
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007892:	f00c 0c10 	and.w	ip, ip, #16
 8007896:	ea42 0c0c 	orr.w	ip, r2, ip
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800789a:	432b      	orrs	r3, r5
 800789c:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800789e:	ea4c 0707 	orr.w	r7, ip, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80078a2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80078a4:	604f      	str	r7, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80078a6:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80078a8:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80078aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 80078ae:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80078b0:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80078b2:	6622      	str	r2, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80078b4:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
  return HAL_OK;
 80078b8:	4610      	mov	r0, r2
}
 80078ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80078be:	6843      	ldr	r3, [r0, #4]
 80078c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80078c4:	d0a1      	beq.n	800780a <HAL_SPI_Init+0x1a>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80078c6:	f8c0 c01c 	str.w	ip, [r0, #28]
 80078ca:	e79e      	b.n	800780a <HAL_SPI_Init+0x1a>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80078cc:	d00c      	beq.n	80078e8 <HAL_SPI_Init+0xf8>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80078ce:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80078d2:	2000      	movs	r0, #0
 80078d4:	62a0      	str	r0, [r4, #40]	; 0x28
 80078d6:	e7b3      	b.n	8007840 <HAL_SPI_Init+0x50>
    hspi->Lock = HAL_UNLOCKED;
 80078d8:	f884 105c 	strb.w	r1, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 80078dc:	4620      	mov	r0, r4
 80078de:	f7fc fcbd 	bl	800425c <HAL_SPI_MspInit>
 80078e2:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 80078e6:	e798      	b.n	800781a <HAL_SPI_Init+0x2a>
 80078e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80078ea:	f44f 5780 	mov.w	r7, #4096	; 0x1000
 80078ee:	f403 5000 	and.w	r0, r3, #8192	; 0x2000
 80078f2:	e7a5      	b.n	8007840 <HAL_SPI_Init+0x50>
    return HAL_ERROR;
 80078f4:	2001      	movs	r0, #1
}
 80078f6:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80078f8:	2700      	movs	r7, #0
 80078fa:	e7ea      	b.n	80078d2 <HAL_SPI_Init+0xe2>

080078fc <HAL_SPI_TransmitReceive>:
{
 80078fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007900:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8007902:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
{
 8007906:	9e08      	ldr	r6, [sp, #32]
  __HAL_LOCK(hspi);
 8007908:	2801      	cmp	r0, #1
 800790a:	f000 809d 	beq.w	8007a48 <HAL_SPI_TransmitReceive+0x14c>
 800790e:	4698      	mov	r8, r3
 8007910:	2301      	movs	r3, #1
 8007912:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8007916:	468a      	mov	sl, r1
 8007918:	4691      	mov	r9, r2
 800791a:	f7fd f893 	bl	8004a44 <HAL_GetTick>
  tmp_state           = hspi->State;
 800791e:	f894 705d 	ldrb.w	r7, [r4, #93]	; 0x5d
  tmp_mode            = hspi->Init.Mode;
 8007922:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007924:	2f01      	cmp	r7, #1
  tickstart = HAL_GetTick();
 8007926:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 8007928:	b2f9      	uxtb	r1, r7
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800792a:	d010      	beq.n	800794e <HAL_SPI_TransmitReceive+0x52>
 800792c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007930:	d008      	beq.n	8007944 <HAL_SPI_TransmitReceive+0x48>
    errorcode = HAL_BUSY;
 8007932:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8007934:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8007936:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8007938:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800793c:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8007940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007944:	68a2      	ldr	r2, [r4, #8]
 8007946:	2a00      	cmp	r2, #0
 8007948:	d1f3      	bne.n	8007932 <HAL_SPI_TransmitReceive+0x36>
 800794a:	2904      	cmp	r1, #4
 800794c:	d1f1      	bne.n	8007932 <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800794e:	f1ba 0f00 	cmp.w	sl, #0
 8007952:	d07c      	beq.n	8007a4e <HAL_SPI_TransmitReceive+0x152>
 8007954:	f1b9 0f00 	cmp.w	r9, #0
 8007958:	d079      	beq.n	8007a4e <HAL_SPI_TransmitReceive+0x152>
 800795a:	f1b8 0f00 	cmp.w	r8, #0
 800795e:	d076      	beq.n	8007a4e <HAL_SPI_TransmitReceive+0x152>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007960:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007964:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007968:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800796a:	bf1c      	itt	ne
 800796c:	2205      	movne	r2, #5
 800796e:	f884 205d 	strbne.w	r2, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007972:	68e2      	ldr	r2, [r4, #12]
  hspi->RxXferSize  = Size;
 8007974:	f8a4 8044 	strh.w	r8, [r4, #68]	; 0x44
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007978:	2100      	movs	r1, #0
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800797a:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800797e:	6822      	ldr	r2, [r4, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007980:	6621      	str	r1, [r4, #96]	; 0x60
  hspi->RxXferCount = Size;
 8007982:	f8a4 8046 	strh.w	r8, [r4, #70]	; 0x46
  hspi->TxXferCount = Size;
 8007986:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800798a:	e9c4 1113 	strd	r1, r1, [r4, #76]	; 0x4c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800798e:	f8c4 a038 	str.w	sl, [r4, #56]	; 0x38
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007992:	6851      	ldr	r1, [r2, #4]
  hspi->TxXferSize  = Size;
 8007994:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007998:	d85b      	bhi.n	8007a52 <HAL_SPI_TransmitReceive+0x156>
 800799a:	f1b8 0f01 	cmp.w	r8, #1
 800799e:	f240 80ea 	bls.w	8007b76 <HAL_SPI_TransmitReceive+0x27a>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80079a2:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 80079a6:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80079a8:	6811      	ldr	r1, [r2, #0]
 80079aa:	0649      	lsls	r1, r1, #25
 80079ac:	f140 80ea 	bpl.w	8007b84 <HAL_SPI_TransmitReceive+0x288>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80079b0:	b96b      	cbnz	r3, 80079ce <HAL_SPI_TransmitReceive+0xd2>
      if (hspi->TxXferCount > 1U)
 80079b2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80079b4:	b29b      	uxth	r3, r3
 80079b6:	2b01      	cmp	r3, #1
 80079b8:	f240 8120 	bls.w	8007bfc <HAL_SPI_TransmitReceive+0x300>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80079bc:	4651      	mov	r1, sl
 80079be:	f831 3b02 	ldrh.w	r3, [r1], #2
 80079c2:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount -= 2U;
 80079c4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80079c6:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80079c8:	3b02      	subs	r3, #2
 80079ca:	b29b      	uxth	r3, r3
 80079cc:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80079ce:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80079d0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80079d2:	b29b      	uxth	r3, r3
 80079d4:	b92b      	cbnz	r3, 80079e2 <HAL_SPI_TransmitReceive+0xe6>
 80079d6:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80079da:	b29b      	uxth	r3, r3
 80079dc:	2b00      	cmp	r3, #0
 80079de:	f000 8084 	beq.w	8007aea <HAL_SPI_TransmitReceive+0x1ee>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80079e2:	6822      	ldr	r2, [r4, #0]
 80079e4:	6893      	ldr	r3, [r2, #8]
 80079e6:	0799      	lsls	r1, r3, #30
 80079e8:	d505      	bpl.n	80079f6 <HAL_SPI_TransmitReceive+0xfa>
 80079ea:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80079ec:	b29b      	uxth	r3, r3
 80079ee:	b113      	cbz	r3, 80079f6 <HAL_SPI_TransmitReceive+0xfa>
 80079f0:	2f00      	cmp	r7, #0
 80079f2:	f040 80e1 	bne.w	8007bb8 <HAL_SPI_TransmitReceive+0x2bc>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80079f6:	6893      	ldr	r3, [r2, #8]
 80079f8:	f013 0301 	ands.w	r3, r3, #1
 80079fc:	d01b      	beq.n	8007a36 <HAL_SPI_TransmitReceive+0x13a>
 80079fe:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8007a02:	b289      	uxth	r1, r1
 8007a04:	b1b9      	cbz	r1, 8007a36 <HAL_SPI_TransmitReceive+0x13a>
        if (hspi->RxXferCount > 1U)
 8007a06:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8007a0a:	b289      	uxth	r1, r1
 8007a0c:	2901      	cmp	r1, #1
 8007a0e:	f240 80c5 	bls.w	8007b9c <HAL_SPI_TransmitReceive+0x2a0>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007a12:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8007a14:	68d1      	ldr	r1, [r2, #12]
 8007a16:	f820 1b02 	strh.w	r1, [r0], #2
          hspi->RxXferCount -= 2U;
 8007a1a:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007a1e:	6420      	str	r0, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8007a20:	3902      	subs	r1, #2
 8007a22:	b289      	uxth	r1, r1
 8007a24:	f8a4 1046 	strh.w	r1, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8007a28:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8007a2c:	b289      	uxth	r1, r1
 8007a2e:	2901      	cmp	r1, #1
 8007a30:	f240 80d1 	bls.w	8007bd6 <HAL_SPI_TransmitReceive+0x2da>
        txallowed = 1U;
 8007a34:	461f      	mov	r7, r3
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007a36:	f7fd f805 	bl	8004a44 <HAL_GetTick>
 8007a3a:	1b40      	subs	r0, r0, r5
 8007a3c:	42b0      	cmp	r0, r6
 8007a3e:	d3c7      	bcc.n	80079d0 <HAL_SPI_TransmitReceive+0xd4>
 8007a40:	1c73      	adds	r3, r6, #1
 8007a42:	d0c5      	beq.n	80079d0 <HAL_SPI_TransmitReceive+0xd4>
        errorcode = HAL_TIMEOUT;
 8007a44:	2003      	movs	r0, #3
 8007a46:	e775      	b.n	8007934 <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 8007a48:	2002      	movs	r0, #2
}
 8007a4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    errorcode = HAL_ERROR;
 8007a4e:	2001      	movs	r0, #1
 8007a50:	e770      	b.n	8007934 <HAL_SPI_TransmitReceive+0x38>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007a52:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8007a56:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a58:	6811      	ldr	r1, [r2, #0]
 8007a5a:	0648      	lsls	r0, r1, #25
 8007a5c:	d403      	bmi.n	8007a66 <HAL_SPI_TransmitReceive+0x16a>
    __HAL_SPI_ENABLE(hspi);
 8007a5e:	6811      	ldr	r1, [r2, #0]
 8007a60:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8007a64:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	f040 8081 	bne.w	8007b6e <HAL_SPI_TransmitReceive+0x272>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a6c:	4651      	mov	r1, sl
 8007a6e:	f831 3b02 	ldrh.w	r3, [r1], #2
 8007a72:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 8007a74:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a76:	63a1      	str	r1, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8007a78:	3b01      	subs	r3, #1
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8007a7e:	1c72      	adds	r2, r6, #1
{
 8007a80:	f04f 0701 	mov.w	r7, #1
 8007a84:	d028      	beq.n	8007ad8 <HAL_SPI_TransmitReceive+0x1dc>
 8007a86:	e06d      	b.n	8007b64 <HAL_SPI_TransmitReceive+0x268>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a88:	6822      	ldr	r2, [r4, #0]
 8007a8a:	6893      	ldr	r3, [r2, #8]
 8007a8c:	079b      	lsls	r3, r3, #30
 8007a8e:	d50d      	bpl.n	8007aac <HAL_SPI_TransmitReceive+0x1b0>
 8007a90:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007a92:	b29b      	uxth	r3, r3
 8007a94:	b153      	cbz	r3, 8007aac <HAL_SPI_TransmitReceive+0x1b0>
 8007a96:	b14f      	cbz	r7, 8007aac <HAL_SPI_TransmitReceive+0x1b0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a98:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007a9a:	f831 3b02 	ldrh.w	r3, [r1], #2
 8007a9e:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8007aa0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007aa2:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8007aa4:	3b01      	subs	r3, #1
 8007aa6:	b29b      	uxth	r3, r3
 8007aa8:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8007aaa:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007aac:	6893      	ldr	r3, [r2, #8]
 8007aae:	f013 0301 	ands.w	r3, r3, #1
 8007ab2:	d00f      	beq.n	8007ad4 <HAL_SPI_TransmitReceive+0x1d8>
 8007ab4:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8007ab8:	b289      	uxth	r1, r1
 8007aba:	b159      	cbz	r1, 8007ad4 <HAL_SPI_TransmitReceive+0x1d8>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007abc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007abe:	68d2      	ldr	r2, [r2, #12]
 8007ac0:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 8007ac4:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007ac8:	6421      	str	r1, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8007aca:	3a01      	subs	r2, #1
 8007acc:	b292      	uxth	r2, r2
        txallowed = 1U;
 8007ace:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 8007ad0:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007ad4:	f7fc ffb6 	bl	8004a44 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ad8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d1d3      	bne.n	8007a88 <HAL_SPI_TransmitReceive+0x18c>
 8007ae0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d1ce      	bne.n	8007a88 <HAL_SPI_TransmitReceive+0x18c>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007aea:	462a      	mov	r2, r5
 8007aec:	4631      	mov	r1, r6
 8007aee:	4620      	mov	r0, r4
 8007af0:	f7ff fde4 	bl	80076bc <SPI_EndRxTxTransaction>
 8007af4:	2800      	cmp	r0, #0
 8007af6:	f43f af1d 	beq.w	8007934 <HAL_SPI_TransmitReceive+0x38>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007afa:	2320      	movs	r3, #32
 8007afc:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8007afe:	2001      	movs	r0, #1
 8007b00:	e718      	b.n	8007934 <HAL_SPI_TransmitReceive+0x38>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b02:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d0ee      	beq.n	8007aea <HAL_SPI_TransmitReceive+0x1ee>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b0c:	6822      	ldr	r2, [r4, #0]
 8007b0e:	6893      	ldr	r3, [r2, #8]
 8007b10:	0798      	lsls	r0, r3, #30
 8007b12:	d50d      	bpl.n	8007b30 <HAL_SPI_TransmitReceive+0x234>
 8007b14:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	b153      	cbz	r3, 8007b30 <HAL_SPI_TransmitReceive+0x234>
 8007b1a:	b14f      	cbz	r7, 8007b30 <HAL_SPI_TransmitReceive+0x234>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b1c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007b1e:	f831 3b02 	ldrh.w	r3, [r1], #2
 8007b22:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8007b24:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b26:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8007b28:	3b01      	subs	r3, #1
 8007b2a:	b29b      	uxth	r3, r3
 8007b2c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8007b2e:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007b30:	6893      	ldr	r3, [r2, #8]
 8007b32:	f013 0301 	ands.w	r3, r3, #1
 8007b36:	d00f      	beq.n	8007b58 <HAL_SPI_TransmitReceive+0x25c>
 8007b38:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8007b3c:	b289      	uxth	r1, r1
 8007b3e:	b159      	cbz	r1, 8007b58 <HAL_SPI_TransmitReceive+0x25c>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b40:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007b42:	68d2      	ldr	r2, [r2, #12]
 8007b44:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 8007b48:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b4c:	6421      	str	r1, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8007b4e:	3a01      	subs	r2, #1
 8007b50:	b292      	uxth	r2, r2
        txallowed = 1U;
 8007b52:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 8007b54:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007b58:	f7fc ff74 	bl	8004a44 <HAL_GetTick>
 8007b5c:	1b40      	subs	r0, r0, r5
 8007b5e:	42b0      	cmp	r0, r6
 8007b60:	f4bf af70 	bcs.w	8007a44 <HAL_SPI_TransmitReceive+0x148>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b64:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d1cf      	bne.n	8007b0c <HAL_SPI_TransmitReceive+0x210>
 8007b6c:	e7c9      	b.n	8007b02 <HAL_SPI_TransmitReceive+0x206>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b6e:	f1b8 0f01 	cmp.w	r8, #1
 8007b72:	d184      	bne.n	8007a7e <HAL_SPI_TransmitReceive+0x182>
 8007b74:	e77a      	b.n	8007a6c <HAL_SPI_TransmitReceive+0x170>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007b76:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8007b7a:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b7c:	6811      	ldr	r1, [r2, #0]
 8007b7e:	0649      	lsls	r1, r1, #25
 8007b80:	f53f af17 	bmi.w	80079b2 <HAL_SPI_TransmitReceive+0xb6>
    __HAL_SPI_ENABLE(hspi);
 8007b84:	6811      	ldr	r1, [r2, #0]
 8007b86:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8007b8a:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	f43f af10 	beq.w	80079b2 <HAL_SPI_TransmitReceive+0xb6>
 8007b92:	f1b8 0f01 	cmp.w	r8, #1
 8007b96:	f47f af1a 	bne.w	80079ce <HAL_SPI_TransmitReceive+0xd2>
 8007b9a:	e70a      	b.n	80079b2 <HAL_SPI_TransmitReceive+0xb6>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007b9c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007b9e:	7b12      	ldrb	r2, [r2, #12]
 8007ba0:	700a      	strb	r2, [r1, #0]
          hspi->RxXferCount--;
 8007ba2:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
          hspi->pRxBuffPtr++;
 8007ba6:	6c21      	ldr	r1, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8007ba8:	3a01      	subs	r2, #1
 8007baa:	b292      	uxth	r2, r2
          hspi->pRxBuffPtr++;
 8007bac:	3101      	adds	r1, #1
        txallowed = 1U;
 8007bae:	461f      	mov	r7, r3
          hspi->RxXferCount--;
 8007bb0:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
          hspi->pRxBuffPtr++;
 8007bb4:	6421      	str	r1, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8007bb6:	e73e      	b.n	8007a36 <HAL_SPI_TransmitReceive+0x13a>
        if (hspi->TxXferCount > 1U)
 8007bb8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007bba:	b29b      	uxth	r3, r3
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d910      	bls.n	8007be2 <HAL_SPI_TransmitReceive+0x2e6>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007bc0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007bc2:	f831 3b02 	ldrh.w	r3, [r1], #2
 8007bc6:	60d3      	str	r3, [r2, #12]
          hspi->TxXferCount -= 2U;
 8007bc8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bca:	63a1      	str	r1, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007bcc:	3b02      	subs	r3, #2
 8007bce:	b29b      	uxth	r3, r3
 8007bd0:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8007bd2:	2700      	movs	r7, #0
 8007bd4:	e70f      	b.n	80079f6 <HAL_SPI_TransmitReceive+0xfa>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007bd6:	6851      	ldr	r1, [r2, #4]
 8007bd8:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
        txallowed = 1U;
 8007bdc:	461f      	mov	r7, r3
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007bde:	6051      	str	r1, [r2, #4]
 8007be0:	e729      	b.n	8007a36 <HAL_SPI_TransmitReceive+0x13a>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007be2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007be4:	781b      	ldrb	r3, [r3, #0]
 8007be6:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 8007be8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 8007bea:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007bec:	6822      	ldr	r2, [r4, #0]
          hspi->TxXferCount--;
 8007bee:	3b01      	subs	r3, #1
 8007bf0:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 8007bf2:	3101      	adds	r1, #1
          hspi->TxXferCount--;
 8007bf4:	87e3      	strh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 8007bf6:	63a1      	str	r1, [r4, #56]	; 0x38
        txallowed = 0U;
 8007bf8:	2700      	movs	r7, #0
 8007bfa:	e6fc      	b.n	80079f6 <HAL_SPI_TransmitReceive+0xfa>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007bfc:	f89a 3000 	ldrb.w	r3, [sl]
 8007c00:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8007c02:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr++;
 8007c04:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8007c06:	3b01      	subs	r3, #1
 8007c08:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8007c0a:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8007c0c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr++;
 8007c0e:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8007c10:	e6dd      	b.n	80079ce <HAL_SPI_TransmitReceive+0xd2>
 8007c12:	bf00      	nop

08007c14 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c14:	6a03      	ldr	r3, [r0, #32]
 8007c16:	f023 0301 	bic.w	r3, r3, #1
 8007c1a:	6203      	str	r3, [r0, #32]
{
 8007c1c:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c1e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c20:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c22:	6982      	ldr	r2, [r0, #24]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c24:	4f1a      	ldr	r7, [pc, #104]	; (8007c90 <TIM_OC1_SetConfig+0x7c>)
  tmpccer |= OC_Config->OCPolarity;
 8007c26:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8007c28:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c2a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 8007c2e:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c32:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c36:	42b8      	cmp	r0, r7
  tmpccer |= OC_Config->OCPolarity;
 8007c38:	ea43 0305 	orr.w	r3, r3, r5
  tmpccmrx |= OC_Config->OCMode;
 8007c3c:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c40:	d012      	beq.n	8007c68 <TIM_OC1_SetConfig+0x54>
 8007c42:	4c14      	ldr	r4, [pc, #80]	; (8007c94 <TIM_OC1_SetConfig+0x80>)
 8007c44:	42a0      	cmp	r0, r4
 8007c46:	d00f      	beq.n	8007c68 <TIM_OC1_SetConfig+0x54>
 8007c48:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8007c4c:	42a0      	cmp	r0, r4
 8007c4e:	d00b      	beq.n	8007c68 <TIM_OC1_SetConfig+0x54>
 8007c50:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007c54:	42a0      	cmp	r0, r4
 8007c56:	d007      	beq.n	8007c68 <TIM_OC1_SetConfig+0x54>
 8007c58:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007c5c:	42a0      	cmp	r0, r4
 8007c5e:	d003      	beq.n	8007c68 <TIM_OC1_SetConfig+0x54>
 8007c60:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8007c64:	42a0      	cmp	r0, r4
 8007c66:	d10b      	bne.n	8007c80 <TIM_OC1_SetConfig+0x6c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c68:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c6a:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8007c6e:	4323      	orrs	r3, r4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c70:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c74:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c78:	432c      	orrs	r4, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c7a:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c7e:	4326      	orrs	r6, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c80:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007c82:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007c84:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007c86:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 8007c88:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8007c8a:	6203      	str	r3, [r0, #32]
}
 8007c8c:	4770      	bx	lr
 8007c8e:	bf00      	nop
 8007c90:	40012c00 	.word	0x40012c00
 8007c94:	40013400 	.word	0x40013400

08007c98 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c98:	6a03      	ldr	r3, [r0, #32]
 8007c9a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c9e:	6203      	str	r3, [r0, #32]
{
 8007ca0:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ca2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ca4:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ca6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ca8:	4f21      	ldr	r7, [pc, #132]	; (8007d30 <TIM_OC3_SetConfig+0x98>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007caa:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8007cac:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007cae:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 8007cb2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007cb6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007cba:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007cbc:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8007cc0:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007cc4:	d016      	beq.n	8007cf4 <TIM_OC3_SetConfig+0x5c>
 8007cc6:	4c1b      	ldr	r4, [pc, #108]	; (8007d34 <TIM_OC3_SetConfig+0x9c>)
 8007cc8:	42a0      	cmp	r0, r4
 8007cca:	d013      	beq.n	8007cf4 <TIM_OC3_SetConfig+0x5c>
 8007ccc:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8007cd0:	42a0      	cmp	r0, r4
 8007cd2:	d024      	beq.n	8007d1e <TIM_OC3_SetConfig+0x86>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cd4:	4c18      	ldr	r4, [pc, #96]	; (8007d38 <TIM_OC3_SetConfig+0xa0>)
 8007cd6:	42a0      	cmp	r0, r4
 8007cd8:	d013      	beq.n	8007d02 <TIM_OC3_SetConfig+0x6a>
 8007cda:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007cde:	42a0      	cmp	r0, r4
 8007ce0:	d00f      	beq.n	8007d02 <TIM_OC3_SetConfig+0x6a>
 8007ce2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007ce6:	42a0      	cmp	r0, r4
 8007ce8:	d00b      	beq.n	8007d02 <TIM_OC3_SetConfig+0x6a>
 8007cea:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8007cee:	42a0      	cmp	r0, r4
 8007cf0:	d10e      	bne.n	8007d10 <TIM_OC3_SetConfig+0x78>
 8007cf2:	e006      	b.n	8007d02 <TIM_OC3_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007cf4:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8007cf6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007cfa:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8007cfe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d02:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007d06:	f426 5640 	bic.w	r6, r6, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d0a:	432c      	orrs	r4, r5
 8007d0c:	ea46 1604 	orr.w	r6, r6, r4, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007d10:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007d12:	6046      	str	r6, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8007d14:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007d16:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 8007d18:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8007d1a:	6203      	str	r3, [r0, #32]
}
 8007d1c:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d1e:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d24:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d28:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d2c:	e7d2      	b.n	8007cd4 <TIM_OC3_SetConfig+0x3c>
 8007d2e:	bf00      	nop
 8007d30:	40012c00 	.word	0x40012c00
 8007d34:	40013400 	.word	0x40013400
 8007d38:	40014000 	.word	0x40014000

08007d3c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007d3c:	6a03      	ldr	r3, [r0, #32]
 8007d3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d42:	6203      	str	r3, [r0, #32]
{
 8007d44:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d46:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d48:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d4a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007d4c:	4f21      	ldr	r7, [pc, #132]	; (8007dd4 <TIM_OC4_SetConfig+0x98>)
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d4e:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d50:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007d52:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 8007d56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007d5a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007d5e:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d60:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d64:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007d68:	d016      	beq.n	8007d98 <TIM_OC4_SetConfig+0x5c>
 8007d6a:	4c1b      	ldr	r4, [pc, #108]	; (8007dd8 <TIM_OC4_SetConfig+0x9c>)
 8007d6c:	42a0      	cmp	r0, r4
 8007d6e:	d013      	beq.n	8007d98 <TIM_OC4_SetConfig+0x5c>
 8007d70:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8007d74:	42a0      	cmp	r0, r4
 8007d76:	d024      	beq.n	8007dc2 <TIM_OC4_SetConfig+0x86>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d78:	4c18      	ldr	r4, [pc, #96]	; (8007ddc <TIM_OC4_SetConfig+0xa0>)
 8007d7a:	42a0      	cmp	r0, r4
 8007d7c:	d013      	beq.n	8007da6 <TIM_OC4_SetConfig+0x6a>
 8007d7e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007d82:	42a0      	cmp	r0, r4
 8007d84:	d00f      	beq.n	8007da6 <TIM_OC4_SetConfig+0x6a>
 8007d86:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007d8a:	42a0      	cmp	r0, r4
 8007d8c:	d00b      	beq.n	8007da6 <TIM_OC4_SetConfig+0x6a>
 8007d8e:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8007d92:	42a0      	cmp	r0, r4
 8007d94:	d10e      	bne.n	8007db4 <TIM_OC4_SetConfig+0x78>
 8007d96:	e006      	b.n	8007da6 <TIM_OC4_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007d98:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8007d9a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007d9e:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8007da2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007da6:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007daa:	f426 4640 	bic.w	r6, r6, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007dae:	432c      	orrs	r4, r5
 8007db0:	ea46 1684 	orr.w	r6, r6, r4, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007db4:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007db6:	6046      	str	r6, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8007db8:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007dba:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR4 = OC_Config->Pulse;
 8007dbc:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8007dbe:	6203      	str	r3, [r0, #32]
}
 8007dc0:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007dc2:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8007dc4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007dc8:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8007dcc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dd0:	e7d2      	b.n	8007d78 <TIM_OC4_SetConfig+0x3c>
 8007dd2:	bf00      	nop
 8007dd4:	40012c00 	.word	0x40012c00
 8007dd8:	40013400 	.word	0x40013400
 8007ddc:	40014000 	.word	0x40014000

08007de0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8007de0:	2800      	cmp	r0, #0
 8007de2:	f000 8089 	beq.w	8007ef8 <HAL_TIM_Base_Init+0x118>
{
 8007de6:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8007de8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007dec:	4604      	mov	r4, r0
 8007dee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d078      	beq.n	8007ee8 <HAL_TIM_Base_Init+0x108>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007df6:	6821      	ldr	r1, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007df8:	4a43      	ldr	r2, [pc, #268]	; (8007f08 <HAL_TIM_Base_Init+0x128>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007dfa:	2302      	movs	r3, #2
 8007dfc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e00:	4291      	cmp	r1, r2
  tmpcr1 = TIMx->CR1;
 8007e02:	680b      	ldr	r3, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e04:	d05c      	beq.n	8007ec0 <HAL_TIM_Base_Init+0xe0>
 8007e06:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8007e0a:	d02c      	beq.n	8007e66 <HAL_TIM_Base_Init+0x86>
 8007e0c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8007e10:	4291      	cmp	r1, r2
 8007e12:	d028      	beq.n	8007e66 <HAL_TIM_Base_Init+0x86>
 8007e14:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007e18:	4291      	cmp	r1, r2
 8007e1a:	d024      	beq.n	8007e66 <HAL_TIM_Base_Init+0x86>
 8007e1c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007e20:	4291      	cmp	r1, r2
 8007e22:	d020      	beq.n	8007e66 <HAL_TIM_Base_Init+0x86>
 8007e24:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8007e28:	4291      	cmp	r1, r2
 8007e2a:	d049      	beq.n	8007ec0 <HAL_TIM_Base_Init+0xe0>
 8007e2c:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8007e30:	4291      	cmp	r1, r2
 8007e32:	d063      	beq.n	8007efc <HAL_TIM_Base_Init+0x11c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e34:	4a35      	ldr	r2, [pc, #212]	; (8007f0c <HAL_TIM_Base_Init+0x12c>)
 8007e36:	4291      	cmp	r1, r2
 8007e38:	d05b      	beq.n	8007ef2 <HAL_TIM_Base_Init+0x112>
 8007e3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007e3e:	4291      	cmp	r1, r2
 8007e40:	d057      	beq.n	8007ef2 <HAL_TIM_Base_Init+0x112>
 8007e42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007e46:	4291      	cmp	r1, r2
 8007e48:	d053      	beq.n	8007ef2 <HAL_TIM_Base_Init+0x112>
 8007e4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007e4e:	4291      	cmp	r1, r2
 8007e50:	d04f      	beq.n	8007ef2 <HAL_TIM_Base_Init+0x112>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e52:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e54:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8007e56:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e5c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007e5e:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e60:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007e62:	628a      	str	r2, [r1, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e64:	e010      	b.n	8007e88 <HAL_TIM_Base_Init+0xa8>
    tmpcr1 |= Structure->CounterMode;
 8007e66:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e68:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e6a:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007e70:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e76:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e78:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e7e:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8007e80:	6862      	ldr	r2, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8007e82:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e84:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007e86:	628a      	str	r2, [r1, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8007e88:	2301      	movs	r3, #1
 8007e8a:	614b      	str	r3, [r1, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e8c:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e90:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8007e94:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8007e98:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8007e9c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8007ea0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ea4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ea8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8007eac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007eb0:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8007eb4:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007eb8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8007ebc:	2000      	movs	r0, #0
}
 8007ebe:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8007ec0:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ec2:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ec4:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ec6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007eca:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ecc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ed0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ed2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ed6:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8007ed8:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007eda:	68e3      	ldr	r3, [r4, #12]
 8007edc:	62cb      	str	r3, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007ede:	6863      	ldr	r3, [r4, #4]
 8007ee0:	628b      	str	r3, [r1, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8007ee2:	6963      	ldr	r3, [r4, #20]
 8007ee4:	630b      	str	r3, [r1, #48]	; 0x30
 8007ee6:	e7cf      	b.n	8007e88 <HAL_TIM_Base_Init+0xa8>
    htim->Lock = HAL_UNLOCKED;
 8007ee8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8007eec:	f7fc fc82 	bl	80047f4 <HAL_TIM_Base_MspInit>
 8007ef0:	e781      	b.n	8007df6 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ef2:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ef4:	69a2      	ldr	r2, [r4, #24]
 8007ef6:	e7e9      	b.n	8007ecc <HAL_TIM_Base_Init+0xec>
    return HAL_ERROR;
 8007ef8:	2001      	movs	r0, #1
}
 8007efa:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8007efc:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007efe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007f02:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007f04:	e796      	b.n	8007e34 <HAL_TIM_Base_Init+0x54>
 8007f06:	bf00      	nop
 8007f08:	40012c00 	.word	0x40012c00
 8007f0c:	40014000 	.word	0x40014000

08007f10 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8007f10:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	d132      	bne.n	8007f7e <HAL_TIM_Base_Start_IT+0x6e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f18:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f1a:	491b      	ldr	r1, [pc, #108]	; (8007f88 <HAL_TIM_Base_Start_IT+0x78>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007f1c:	2202      	movs	r2, #2
 8007f1e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f22:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f24:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f26:	f042 0201 	orr.w	r2, r2, #1
 8007f2a:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f2c:	d019      	beq.n	8007f62 <HAL_TIM_Base_Start_IT+0x52>
 8007f2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f32:	d016      	beq.n	8007f62 <HAL_TIM_Base_Start_IT+0x52>
 8007f34:	4a15      	ldr	r2, [pc, #84]	; (8007f8c <HAL_TIM_Base_Start_IT+0x7c>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d013      	beq.n	8007f62 <HAL_TIM_Base_Start_IT+0x52>
 8007f3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d00f      	beq.n	8007f62 <HAL_TIM_Base_Start_IT+0x52>
 8007f42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d00b      	beq.n	8007f62 <HAL_TIM_Base_Start_IT+0x52>
 8007f4a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d007      	beq.n	8007f62 <HAL_TIM_Base_Start_IT+0x52>
 8007f52:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d003      	beq.n	8007f62 <HAL_TIM_Base_Start_IT+0x52>
 8007f5a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d107      	bne.n	8007f72 <HAL_TIM_Base_Start_IT+0x62>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f62:	6899      	ldr	r1, [r3, #8]
 8007f64:	4a0a      	ldr	r2, [pc, #40]	; (8007f90 <HAL_TIM_Base_Start_IT+0x80>)
 8007f66:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f68:	2a06      	cmp	r2, #6
 8007f6a:	d00a      	beq.n	8007f82 <HAL_TIM_Base_Start_IT+0x72>
 8007f6c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8007f70:	d007      	beq.n	8007f82 <HAL_TIM_Base_Start_IT+0x72>
    __HAL_TIM_ENABLE(htim);
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	f042 0201 	orr.w	r2, r2, #1
 8007f78:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007f7a:	2000      	movs	r0, #0
 8007f7c:	4770      	bx	lr
    return HAL_ERROR;
 8007f7e:	2001      	movs	r0, #1
 8007f80:	4770      	bx	lr
  return HAL_OK;
 8007f82:	2000      	movs	r0, #0
}
 8007f84:	4770      	bx	lr
 8007f86:	bf00      	nop
 8007f88:	40012c00 	.word	0x40012c00
 8007f8c:	40000400 	.word	0x40000400
 8007f90:	00010007 	.word	0x00010007

08007f94 <HAL_TIM_PWM_MspInit>:
 8007f94:	4770      	bx	lr
 8007f96:	bf00      	nop

08007f98 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8007f98:	2800      	cmp	r0, #0
 8007f9a:	f000 8089 	beq.w	80080b0 <HAL_TIM_PWM_Init+0x118>
{
 8007f9e:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8007fa0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007fa4:	4604      	mov	r4, r0
 8007fa6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d078      	beq.n	80080a0 <HAL_TIM_PWM_Init+0x108>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007fae:	6821      	ldr	r1, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007fb0:	4a43      	ldr	r2, [pc, #268]	; (80080c0 <HAL_TIM_PWM_Init+0x128>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007fb2:	2302      	movs	r3, #2
 8007fb4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007fb8:	4291      	cmp	r1, r2
  tmpcr1 = TIMx->CR1;
 8007fba:	680b      	ldr	r3, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007fbc:	d05c      	beq.n	8008078 <HAL_TIM_PWM_Init+0xe0>
 8007fbe:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8007fc2:	d02c      	beq.n	800801e <HAL_TIM_PWM_Init+0x86>
 8007fc4:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8007fc8:	4291      	cmp	r1, r2
 8007fca:	d028      	beq.n	800801e <HAL_TIM_PWM_Init+0x86>
 8007fcc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007fd0:	4291      	cmp	r1, r2
 8007fd2:	d024      	beq.n	800801e <HAL_TIM_PWM_Init+0x86>
 8007fd4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007fd8:	4291      	cmp	r1, r2
 8007fda:	d020      	beq.n	800801e <HAL_TIM_PWM_Init+0x86>
 8007fdc:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8007fe0:	4291      	cmp	r1, r2
 8007fe2:	d049      	beq.n	8008078 <HAL_TIM_PWM_Init+0xe0>
 8007fe4:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8007fe8:	4291      	cmp	r1, r2
 8007fea:	d063      	beq.n	80080b4 <HAL_TIM_PWM_Init+0x11c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007fec:	4a35      	ldr	r2, [pc, #212]	; (80080c4 <HAL_TIM_PWM_Init+0x12c>)
 8007fee:	4291      	cmp	r1, r2
 8007ff0:	d05b      	beq.n	80080aa <HAL_TIM_PWM_Init+0x112>
 8007ff2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007ff6:	4291      	cmp	r1, r2
 8007ff8:	d057      	beq.n	80080aa <HAL_TIM_PWM_Init+0x112>
 8007ffa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007ffe:	4291      	cmp	r1, r2
 8008000:	d053      	beq.n	80080aa <HAL_TIM_PWM_Init+0x112>
 8008002:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008006:	4291      	cmp	r1, r2
 8008008:	d04f      	beq.n	80080aa <HAL_TIM_PWM_Init+0x112>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800800a:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800800c:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800800e:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008010:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008014:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8008016:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008018:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800801a:	628a      	str	r2, [r1, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800801c:	e010      	b.n	8008040 <HAL_TIM_PWM_Init+0xa8>
    tmpcr1 |= Structure->CounterMode;
 800801e:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008020:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008022:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008024:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008028:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800802a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800802e:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008030:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008032:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008036:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8008038:	6862      	ldr	r2, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800803a:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800803c:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800803e:	628a      	str	r2, [r1, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8008040:	2301      	movs	r3, #1
 8008042:	614b      	str	r3, [r1, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008044:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008048:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800804c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8008050:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8008054:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8008058:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800805c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008060:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8008064:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008068:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800806c:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8008070:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8008074:	2000      	movs	r0, #0
}
 8008076:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8008078:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800807a:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800807c:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800807e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008082:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8008084:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008088:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800808a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800808e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8008090:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008092:	68e3      	ldr	r3, [r4, #12]
 8008094:	62cb      	str	r3, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008096:	6863      	ldr	r3, [r4, #4]
 8008098:	628b      	str	r3, [r1, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800809a:	6963      	ldr	r3, [r4, #20]
 800809c:	630b      	str	r3, [r1, #48]	; 0x30
 800809e:	e7cf      	b.n	8008040 <HAL_TIM_PWM_Init+0xa8>
    htim->Lock = HAL_UNLOCKED;
 80080a0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80080a4:	f7ff ff76 	bl	8007f94 <HAL_TIM_PWM_MspInit>
 80080a8:	e781      	b.n	8007fae <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080aa:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080ac:	69a2      	ldr	r2, [r4, #24]
 80080ae:	e7e9      	b.n	8008084 <HAL_TIM_PWM_Init+0xec>
    return HAL_ERROR;
 80080b0:	2001      	movs	r0, #1
}
 80080b2:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80080b4:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80080b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80080ba:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80080bc:	e796      	b.n	8007fec <HAL_TIM_PWM_Init+0x54>
 80080be:	bf00      	nop
 80080c0:	40012c00 	.word	0x40012c00
 80080c4:	40014000 	.word	0x40014000

080080c8 <HAL_TIM_PWM_Start>:
 80080c8:	2900      	cmp	r1, #0
 80080ca:	d158      	bne.n	800817e <HAL_TIM_PWM_Start+0xb6>
 80080cc:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80080d0:	2b01      	cmp	r3, #1
 80080d2:	d15e      	bne.n	8008192 <HAL_TIM_PWM_Start+0xca>
 80080d4:	2302      	movs	r3, #2
 80080d6:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 80080da:	6803      	ldr	r3, [r0, #0]
 80080dc:	2201      	movs	r2, #1
 80080de:	6a18      	ldr	r0, [r3, #32]
 80080e0:	f001 011f 	and.w	r1, r1, #31
 80080e4:	fa02 f101 	lsl.w	r1, r2, r1
 80080e8:	ea20 0001 	bic.w	r0, r0, r1
 80080ec:	b410      	push	{r4}
 80080ee:	6218      	str	r0, [r3, #32]
 80080f0:	6a1a      	ldr	r2, [r3, #32]
 80080f2:	4c40      	ldr	r4, [pc, #256]	; (80081f4 <HAL_TIM_PWM_Start+0x12c>)
 80080f4:	4311      	orrs	r1, r2
 80080f6:	42a3      	cmp	r3, r4
 80080f8:	6219      	str	r1, [r3, #32]
 80080fa:	d05a      	beq.n	80081b2 <HAL_TIM_PWM_Start+0xea>
 80080fc:	4a3e      	ldr	r2, [pc, #248]	; (80081f8 <HAL_TIM_PWM_Start+0x130>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d00f      	beq.n	8008122 <HAL_TIM_PWM_Start+0x5a>
 8008102:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8008106:	4293      	cmp	r3, r2
 8008108:	d00b      	beq.n	8008122 <HAL_TIM_PWM_Start+0x5a>
 800810a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800810e:	4293      	cmp	r3, r2
 8008110:	d007      	beq.n	8008122 <HAL_TIM_PWM_Start+0x5a>
 8008112:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008116:	4293      	cmp	r3, r2
 8008118:	d003      	beq.n	8008122 <HAL_TIM_PWM_Start+0x5a>
 800811a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800811e:	4293      	cmp	r3, r2
 8008120:	d103      	bne.n	800812a <HAL_TIM_PWM_Start+0x62>
 8008122:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008124:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008128:	645a      	str	r2, [r3, #68]	; 0x44
 800812a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800812e:	d016      	beq.n	800815e <HAL_TIM_PWM_Start+0x96>
 8008130:	4a32      	ldr	r2, [pc, #200]	; (80081fc <HAL_TIM_PWM_Start+0x134>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d013      	beq.n	800815e <HAL_TIM_PWM_Start+0x96>
 8008136:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800813a:	4293      	cmp	r3, r2
 800813c:	d00f      	beq.n	800815e <HAL_TIM_PWM_Start+0x96>
 800813e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008142:	4293      	cmp	r3, r2
 8008144:	d00b      	beq.n	800815e <HAL_TIM_PWM_Start+0x96>
 8008146:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800814a:	4293      	cmp	r3, r2
 800814c:	d007      	beq.n	800815e <HAL_TIM_PWM_Start+0x96>
 800814e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8008152:	4293      	cmp	r3, r2
 8008154:	d003      	beq.n	800815e <HAL_TIM_PWM_Start+0x96>
 8008156:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800815a:	4293      	cmp	r3, r2
 800815c:	d107      	bne.n	800816e <HAL_TIM_PWM_Start+0xa6>
 800815e:	6899      	ldr	r1, [r3, #8]
 8008160:	4a27      	ldr	r2, [pc, #156]	; (8008200 <HAL_TIM_PWM_Start+0x138>)
 8008162:	400a      	ands	r2, r1
 8008164:	2a06      	cmp	r2, #6
 8008166:	d016      	beq.n	8008196 <HAL_TIM_PWM_Start+0xce>
 8008168:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800816c:	d013      	beq.n	8008196 <HAL_TIM_PWM_Start+0xce>
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008174:	f042 0201 	orr.w	r2, r2, #1
 8008178:	2000      	movs	r0, #0
 800817a:	601a      	str	r2, [r3, #0]
 800817c:	4770      	bx	lr
 800817e:	2904      	cmp	r1, #4
 8008180:	d01c      	beq.n	80081bc <HAL_TIM_PWM_Start+0xf4>
 8008182:	2908      	cmp	r1, #8
 8008184:	d022      	beq.n	80081cc <HAL_TIM_PWM_Start+0x104>
 8008186:	290c      	cmp	r1, #12
 8008188:	d109      	bne.n	800819e <HAL_TIM_PWM_Start+0xd6>
 800818a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800818e:	2b01      	cmp	r3, #1
 8008190:	d024      	beq.n	80081dc <HAL_TIM_PWM_Start+0x114>
 8008192:	2001      	movs	r0, #1
 8008194:	4770      	bx	lr
 8008196:	2000      	movs	r0, #0
 8008198:	f85d 4b04 	ldr.w	r4, [sp], #4
 800819c:	4770      	bx	lr
 800819e:	2910      	cmp	r1, #16
 80081a0:	d020      	beq.n	80081e4 <HAL_TIM_PWM_Start+0x11c>
 80081a2:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 80081a6:	2b01      	cmp	r3, #1
 80081a8:	d1f3      	bne.n	8008192 <HAL_TIM_PWM_Start+0xca>
 80081aa:	2302      	movs	r3, #2
 80081ac:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 80081b0:	e793      	b.n	80080da <HAL_TIM_PWM_Start+0x12>
 80081b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80081b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80081b8:	645a      	str	r2, [r3, #68]	; 0x44
 80081ba:	e7d0      	b.n	800815e <HAL_TIM_PWM_Start+0x96>
 80081bc:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d1e6      	bne.n	8008192 <HAL_TIM_PWM_Start+0xca>
 80081c4:	2302      	movs	r3, #2
 80081c6:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 80081ca:	e786      	b.n	80080da <HAL_TIM_PWM_Start+0x12>
 80081cc:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d1de      	bne.n	8008192 <HAL_TIM_PWM_Start+0xca>
 80081d4:	2302      	movs	r3, #2
 80081d6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80081da:	e77e      	b.n	80080da <HAL_TIM_PWM_Start+0x12>
 80081dc:	2302      	movs	r3, #2
 80081de:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 80081e2:	e77a      	b.n	80080da <HAL_TIM_PWM_Start+0x12>
 80081e4:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d1d2      	bne.n	8008192 <HAL_TIM_PWM_Start+0xca>
 80081ec:	2302      	movs	r3, #2
 80081ee:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 80081f2:	e772      	b.n	80080da <HAL_TIM_PWM_Start+0x12>
 80081f4:	40012c00 	.word	0x40012c00
 80081f8:	40013400 	.word	0x40013400
 80081fc:	40000400 	.word	0x40000400
 8008200:	00010007 	.word	0x00010007

08008204 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8008204:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008208:	2b01      	cmp	r3, #1
 800820a:	f000 808c 	beq.w	8008326 <HAL_TIM_ConfigClockSource+0x122>
{
 800820e:	b4f0      	push	{r4, r5, r6, r7}
  tmpsmcr = htim->Instance->SMCR;
 8008210:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(htim);
 8008212:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8008214:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8008216:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800821a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800821e:	6895      	ldr	r5, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8008220:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008222:	4c5c      	ldr	r4, [pc, #368]	; (8008394 <HAL_TIM_ConfigClockSource+0x190>)
  switch (sClockSourceConfig->ClockSource)
 8008224:	2b60      	cmp	r3, #96	; 0x60
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008226:	ea04 0405 	and.w	r4, r4, r5
  htim->Instance->SMCR = tmpsmcr;
 800822a:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800822c:	d07d      	beq.n	800832a <HAL_TIM_ConfigClockSource+0x126>
 800822e:	d921      	bls.n	8008274 <HAL_TIM_ConfigClockSource+0x70>
 8008230:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008234:	d067      	beq.n	8008306 <HAL_TIM_ConfigClockSource+0x102>
 8008236:	d94a      	bls.n	80082ce <HAL_TIM_ConfigClockSource+0xca>
 8008238:	4957      	ldr	r1, [pc, #348]	; (8008398 <HAL_TIM_ConfigClockSource+0x194>)
 800823a:	428b      	cmp	r3, r1
 800823c:	d008      	beq.n	8008250 <HAL_TIM_ConfigClockSource+0x4c>
 800823e:	d93e      	bls.n	80082be <HAL_TIM_ConfigClockSource+0xba>
 8008240:	4956      	ldr	r1, [pc, #344]	; (800839c <HAL_TIM_ConfigClockSource+0x198>)
 8008242:	428b      	cmp	r3, r1
 8008244:	d004      	beq.n	8008250 <HAL_TIM_ConfigClockSource+0x4c>
 8008246:	3910      	subs	r1, #16
 8008248:	f023 0420 	bic.w	r4, r3, #32
 800824c:	428c      	cmp	r4, r1
 800824e:	d108      	bne.n	8008262 <HAL_TIM_ConfigClockSource+0x5e>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008250:	6891      	ldr	r1, [r2, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008252:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8008256:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800825a:	430b      	orrs	r3, r1
 800825c:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008260:	6093      	str	r3, [r2, #8]
  __HAL_UNLOCK(htim);
 8008262:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8008264:	2201      	movs	r2, #1
 8008266:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800826a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 800826e:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8008270:	4618      	mov	r0, r3
}
 8008272:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8008274:	2b40      	cmp	r3, #64	; 0x40
 8008276:	d073      	beq.n	8008360 <HAL_TIM_ConfigClockSource+0x15c>
 8008278:	d91b      	bls.n	80082b2 <HAL_TIM_ConfigClockSource+0xae>
 800827a:	2b50      	cmp	r3, #80	; 0x50
 800827c:	d1f1      	bne.n	8008262 <HAL_TIM_ConfigClockSource+0x5e>
  tmpccer = TIMx->CCER;
 800827e:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008280:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008282:	684c      	ldr	r4, [r1, #4]
 8008284:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008286:	f026 0601 	bic.w	r6, r6, #1
 800828a:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800828c:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800828e:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008292:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008296:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 800829a:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800829c:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 800829e:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 80082a0:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80082a2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80082a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80082aa:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80082ae:	6093      	str	r3, [r2, #8]
}
 80082b0:	e7d7      	b.n	8008262 <HAL_TIM_ConfigClockSource+0x5e>
  switch (sClockSourceConfig->ClockSource)
 80082b2:	2b20      	cmp	r3, #32
 80082b4:	d0cc      	beq.n	8008250 <HAL_TIM_ConfigClockSource+0x4c>
 80082b6:	d91c      	bls.n	80082f2 <HAL_TIM_ConfigClockSource+0xee>
 80082b8:	2b30      	cmp	r3, #48	; 0x30
 80082ba:	d1d2      	bne.n	8008262 <HAL_TIM_ConfigClockSource+0x5e>
 80082bc:	e7c8      	b.n	8008250 <HAL_TIM_ConfigClockSource+0x4c>
 80082be:	3920      	subs	r1, #32
 80082c0:	428b      	cmp	r3, r1
 80082c2:	d0c5      	beq.n	8008250 <HAL_TIM_ConfigClockSource+0x4c>
 80082c4:	d919      	bls.n	80082fa <HAL_TIM_ConfigClockSource+0xf6>
 80082c6:	4936      	ldr	r1, [pc, #216]	; (80083a0 <HAL_TIM_ConfigClockSource+0x19c>)
 80082c8:	428b      	cmp	r3, r1
 80082ca:	d0c1      	beq.n	8008250 <HAL_TIM_ConfigClockSource+0x4c>
 80082cc:	e7c9      	b.n	8008262 <HAL_TIM_ConfigClockSource+0x5e>
 80082ce:	2b70      	cmp	r3, #112	; 0x70
 80082d0:	d1c7      	bne.n	8008262 <HAL_TIM_ConfigClockSource+0x5e>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80082d2:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 80082d6:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80082d8:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80082da:	432b      	orrs	r3, r5
 80082dc:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80082e0:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80082e4:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80082e6:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 80082e8:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80082ea:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80082ee:	6093      	str	r3, [r2, #8]
      break;
 80082f0:	e7b7      	b.n	8008262 <HAL_TIM_ConfigClockSource+0x5e>
  switch (sClockSourceConfig->ClockSource)
 80082f2:	f033 0110 	bics.w	r1, r3, #16
 80082f6:	d1b4      	bne.n	8008262 <HAL_TIM_ConfigClockSource+0x5e>
 80082f8:	e7aa      	b.n	8008250 <HAL_TIM_ConfigClockSource+0x4c>
 80082fa:	f023 0110 	bic.w	r1, r3, #16
 80082fe:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8008302:	d1ae      	bne.n	8008262 <HAL_TIM_ConfigClockSource+0x5e>
 8008304:	e7a4      	b.n	8008250 <HAL_TIM_ConfigClockSource+0x4c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008306:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 800830a:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 800830c:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800830e:	432b      	orrs	r3, r5
 8008310:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008314:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008318:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800831a:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800831c:	6893      	ldr	r3, [r2, #8]
 800831e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008322:	6093      	str	r3, [r2, #8]
      break;
 8008324:	e79d      	b.n	8008262 <HAL_TIM_ConfigClockSource+0x5e>
  __HAL_LOCK(htim);
 8008326:	2002      	movs	r0, #2
}
 8008328:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800832a:	6a14      	ldr	r4, [r2, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800832c:	684d      	ldr	r5, [r1, #4]
 800832e:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008330:	f024 0410 	bic.w	r4, r4, #16
 8008334:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008336:	6991      	ldr	r1, [r2, #24]
  tmpccer = TIMx->CCER;
 8008338:	6a13      	ldr	r3, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800833a:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800833e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8008342:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008346:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800834a:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 800834c:	6213      	str	r3, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 800834e:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8008350:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008354:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008358:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800835c:	6093      	str	r3, [r2, #8]
}
 800835e:	e780      	b.n	8008262 <HAL_TIM_ConfigClockSource+0x5e>
  tmpccer = TIMx->CCER;
 8008360:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008362:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008364:	684c      	ldr	r4, [r1, #4]
 8008366:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008368:	f026 0601 	bic.w	r6, r6, #1
 800836c:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800836e:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008370:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008374:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008378:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 800837c:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800837e:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 8008380:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8008382:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8008384:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008388:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800838c:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8008390:	6093      	str	r3, [r2, #8]
}
 8008392:	e766      	b.n	8008262 <HAL_TIM_ConfigClockSource+0x5e>
 8008394:	ffce0088 	.word	0xffce0088
 8008398:	00100040 	.word	0x00100040
 800839c:	00100060 	.word	0x00100060
 80083a0:	00100030 	.word	0x00100030

080083a4 <HAL_TIM_PeriodElapsedCallback>:
 80083a4:	4770      	bx	lr
 80083a6:	bf00      	nop

080083a8 <HAL_TIM_OC_DelayElapsedCallback>:
 80083a8:	4770      	bx	lr
 80083aa:	bf00      	nop

080083ac <HAL_TIM_IC_CaptureCallback>:
 80083ac:	4770      	bx	lr
 80083ae:	bf00      	nop

080083b0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80083b0:	4770      	bx	lr
 80083b2:	bf00      	nop

080083b4 <HAL_TIM_TriggerCallback>:
 80083b4:	4770      	bx	lr
 80083b6:	bf00      	nop

080083b8 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80083b8:	6803      	ldr	r3, [r0, #0]
 80083ba:	691a      	ldr	r2, [r3, #16]
 80083bc:	0791      	lsls	r1, r2, #30
{
 80083be:	b510      	push	{r4, lr}
 80083c0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80083c2:	d503      	bpl.n	80083cc <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80083c4:	68da      	ldr	r2, [r3, #12]
 80083c6:	0792      	lsls	r2, r2, #30
 80083c8:	f100 808a 	bmi.w	80084e0 <HAL_TIM_IRQHandler+0x128>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80083cc:	691a      	ldr	r2, [r3, #16]
 80083ce:	0752      	lsls	r2, r2, #29
 80083d0:	d502      	bpl.n	80083d8 <HAL_TIM_IRQHandler+0x20>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80083d2:	68da      	ldr	r2, [r3, #12]
 80083d4:	0750      	lsls	r0, r2, #29
 80083d6:	d470      	bmi.n	80084ba <HAL_TIM_IRQHandler+0x102>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80083d8:	691a      	ldr	r2, [r3, #16]
 80083da:	0711      	lsls	r1, r2, #28
 80083dc:	d502      	bpl.n	80083e4 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80083de:	68da      	ldr	r2, [r3, #12]
 80083e0:	0712      	lsls	r2, r2, #28
 80083e2:	d458      	bmi.n	8008496 <HAL_TIM_IRQHandler+0xde>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80083e4:	691a      	ldr	r2, [r3, #16]
 80083e6:	06d1      	lsls	r1, r2, #27
 80083e8:	d502      	bpl.n	80083f0 <HAL_TIM_IRQHandler+0x38>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80083ea:	68da      	ldr	r2, [r3, #12]
 80083ec:	06d2      	lsls	r2, r2, #27
 80083ee:	d43e      	bmi.n	800846e <HAL_TIM_IRQHandler+0xb6>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80083f0:	691a      	ldr	r2, [r3, #16]
 80083f2:	07d0      	lsls	r0, r2, #31
 80083f4:	d503      	bpl.n	80083fe <HAL_TIM_IRQHandler+0x46>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80083f6:	68da      	ldr	r2, [r3, #12]
 80083f8:	07d1      	lsls	r1, r2, #31
 80083fa:	f100 808a 	bmi.w	8008512 <HAL_TIM_IRQHandler+0x15a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80083fe:	691a      	ldr	r2, [r3, #16]
 8008400:	0612      	lsls	r2, r2, #24
 8008402:	d503      	bpl.n	800840c <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008404:	68da      	ldr	r2, [r3, #12]
 8008406:	0610      	lsls	r0, r2, #24
 8008408:	f100 808b 	bmi.w	8008522 <HAL_TIM_IRQHandler+0x16a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800840c:	691a      	ldr	r2, [r3, #16]
 800840e:	05d1      	lsls	r1, r2, #23
 8008410:	d503      	bpl.n	800841a <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008412:	68da      	ldr	r2, [r3, #12]
 8008414:	0612      	lsls	r2, r2, #24
 8008416:	f100 808c 	bmi.w	8008532 <HAL_TIM_IRQHandler+0x17a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800841a:	691a      	ldr	r2, [r3, #16]
 800841c:	0650      	lsls	r0, r2, #25
 800841e:	d503      	bpl.n	8008428 <HAL_TIM_IRQHandler+0x70>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008420:	68da      	ldr	r2, [r3, #12]
 8008422:	0651      	lsls	r1, r2, #25
 8008424:	f100 808d 	bmi.w	8008542 <HAL_TIM_IRQHandler+0x18a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008428:	691a      	ldr	r2, [r3, #16]
 800842a:	0692      	lsls	r2, r2, #26
 800842c:	d503      	bpl.n	8008436 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800842e:	68da      	ldr	r2, [r3, #12]
 8008430:	0690      	lsls	r0, r2, #26
 8008432:	f100 808e 	bmi.w	8008552 <HAL_TIM_IRQHandler+0x19a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8008436:	691a      	ldr	r2, [r3, #16]
 8008438:	02d1      	lsls	r1, r2, #11
 800843a:	d503      	bpl.n	8008444 <HAL_TIM_IRQHandler+0x8c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800843c:	68da      	ldr	r2, [r3, #12]
 800843e:	02d2      	lsls	r2, r2, #11
 8008440:	f100 808f 	bmi.w	8008562 <HAL_TIM_IRQHandler+0x1aa>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8008444:	691a      	ldr	r2, [r3, #16]
 8008446:	0290      	lsls	r0, r2, #10
 8008448:	d503      	bpl.n	8008452 <HAL_TIM_IRQHandler+0x9a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800844a:	68da      	ldr	r2, [r3, #12]
 800844c:	0291      	lsls	r1, r2, #10
 800844e:	f100 8090 	bmi.w	8008572 <HAL_TIM_IRQHandler+0x1ba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8008452:	691a      	ldr	r2, [r3, #16]
 8008454:	0252      	lsls	r2, r2, #9
 8008456:	d503      	bpl.n	8008460 <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8008458:	68da      	ldr	r2, [r3, #12]
 800845a:	0250      	lsls	r0, r2, #9
 800845c:	f100 8091 	bmi.w	8008582 <HAL_TIM_IRQHandler+0x1ca>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8008460:	691a      	ldr	r2, [r3, #16]
 8008462:	0211      	lsls	r1, r2, #8
 8008464:	d502      	bpl.n	800846c <HAL_TIM_IRQHandler+0xb4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8008466:	68da      	ldr	r2, [r3, #12]
 8008468:	0212      	lsls	r2, r2, #8
 800846a:	d44a      	bmi.n	8008502 <HAL_TIM_IRQHandler+0x14a>
}
 800846c:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800846e:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008472:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008474:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008476:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008478:	69db      	ldr	r3, [r3, #28]
 800847a:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800847e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008480:	f040 8090 	bne.w	80085a4 <HAL_TIM_IRQHandler+0x1ec>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008484:	f7ff ff90 	bl	80083a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008488:	4620      	mov	r0, r4
 800848a:	f7ff ff91 	bl	80083b0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800848e:	2200      	movs	r2, #0
 8008490:	6823      	ldr	r3, [r4, #0]
 8008492:	7722      	strb	r2, [r4, #28]
 8008494:	e7ac      	b.n	80083f0 <HAL_TIM_IRQHandler+0x38>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008496:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800849a:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800849c:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800849e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80084a0:	69db      	ldr	r3, [r3, #28]
 80084a2:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80084a4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80084a6:	d17a      	bne.n	800859e <HAL_TIM_IRQHandler+0x1e6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084a8:	f7ff ff7e 	bl	80083a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084ac:	4620      	mov	r0, r4
 80084ae:	f7ff ff7f 	bl	80083b0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084b2:	2200      	movs	r2, #0
 80084b4:	6823      	ldr	r3, [r4, #0]
 80084b6:	7722      	strb	r2, [r4, #28]
 80084b8:	e794      	b.n	80083e4 <HAL_TIM_IRQHandler+0x2c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80084ba:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80084be:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80084c0:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80084c2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80084c4:	699b      	ldr	r3, [r3, #24]
 80084c6:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80084ca:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80084cc:	d164      	bne.n	8008598 <HAL_TIM_IRQHandler+0x1e0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084ce:	f7ff ff6b 	bl	80083a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084d2:	4620      	mov	r0, r4
 80084d4:	f7ff ff6c 	bl	80083b0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084d8:	2200      	movs	r2, #0
 80084da:	6823      	ldr	r3, [r4, #0]
 80084dc:	7722      	strb	r2, [r4, #28]
 80084de:	e77b      	b.n	80083d8 <HAL_TIM_IRQHandler+0x20>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80084e0:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80084e4:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80084e6:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80084e8:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80084ea:	699b      	ldr	r3, [r3, #24]
 80084ec:	0799      	lsls	r1, r3, #30
 80084ee:	d150      	bne.n	8008592 <HAL_TIM_IRQHandler+0x1da>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80084f0:	f7ff ff5a 	bl	80083a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084f4:	4620      	mov	r0, r4
 80084f6:	f7ff ff5b 	bl	80083b0 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084fa:	2200      	movs	r2, #0
 80084fc:	6823      	ldr	r3, [r4, #0]
 80084fe:	7722      	strb	r2, [r4, #28]
 8008500:	e764      	b.n	80083cc <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8008502:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008506:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8008508:	611a      	str	r2, [r3, #16]
}
 800850a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 800850e:	f000 ba61 	b.w	80089d4 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008512:	f06f 0201 	mvn.w	r2, #1
 8008516:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8008518:	4620      	mov	r0, r4
 800851a:	f7ff ff43 	bl	80083a4 <HAL_TIM_PeriodElapsedCallback>
 800851e:	6823      	ldr	r3, [r4, #0]
 8008520:	e76d      	b.n	80083fe <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008522:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008526:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8008528:	4620      	mov	r0, r4
 800852a:	f000 fa49 	bl	80089c0 <HAL_TIMEx_BreakCallback>
 800852e:	6823      	ldr	r3, [r4, #0]
 8008530:	e76c      	b.n	800840c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008532:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008536:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8008538:	4620      	mov	r0, r4
 800853a:	f000 fa43 	bl	80089c4 <HAL_TIMEx_Break2Callback>
 800853e:	6823      	ldr	r3, [r4, #0]
 8008540:	e76b      	b.n	800841a <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008542:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008546:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8008548:	4620      	mov	r0, r4
 800854a:	f7ff ff33 	bl	80083b4 <HAL_TIM_TriggerCallback>
 800854e:	6823      	ldr	r3, [r4, #0]
 8008550:	e76a      	b.n	8008428 <HAL_TIM_IRQHandler+0x70>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008552:	f06f 0220 	mvn.w	r2, #32
 8008556:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8008558:	4620      	mov	r0, r4
 800855a:	f000 fa2f 	bl	80089bc <HAL_TIMEx_CommutCallback>
 800855e:	6823      	ldr	r3, [r4, #0]
 8008560:	e769      	b.n	8008436 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8008562:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8008566:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008568:	4620      	mov	r0, r4
 800856a:	f000 fa2d 	bl	80089c8 <HAL_TIMEx_EncoderIndexCallback>
 800856e:	6823      	ldr	r3, [r4, #0]
 8008570:	e768      	b.n	8008444 <HAL_TIM_IRQHandler+0x8c>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8008572:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8008576:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008578:	4620      	mov	r0, r4
 800857a:	f000 fa27 	bl	80089cc <HAL_TIMEx_DirectionChangeCallback>
 800857e:	6823      	ldr	r3, [r4, #0]
 8008580:	e767      	b.n	8008452 <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8008582:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8008586:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 8008588:	4620      	mov	r0, r4
 800858a:	f000 fa21 	bl	80089d0 <HAL_TIMEx_IndexErrorCallback>
 800858e:	6823      	ldr	r3, [r4, #0]
 8008590:	e766      	b.n	8008460 <HAL_TIM_IRQHandler+0xa8>
          HAL_TIM_IC_CaptureCallback(htim);
 8008592:	f7ff ff0b 	bl	80083ac <HAL_TIM_IC_CaptureCallback>
 8008596:	e7b0      	b.n	80084fa <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 8008598:	f7ff ff08 	bl	80083ac <HAL_TIM_IC_CaptureCallback>
 800859c:	e79c      	b.n	80084d8 <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 800859e:	f7ff ff05 	bl	80083ac <HAL_TIM_IC_CaptureCallback>
 80085a2:	e786      	b.n	80084b2 <HAL_TIM_IRQHandler+0xfa>
        HAL_TIM_IC_CaptureCallback(htim);
 80085a4:	f7ff ff02 	bl	80083ac <HAL_TIM_IC_CaptureCallback>
 80085a8:	e771      	b.n	800848e <HAL_TIM_IRQHandler+0xd6>
 80085aa:	bf00      	nop

080085ac <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085ac:	6a03      	ldr	r3, [r0, #32]
 80085ae:	f023 0310 	bic.w	r3, r3, #16
 80085b2:	6203      	str	r3, [r0, #32]
{
 80085b4:	b4f0      	push	{r4, r5, r6, r7}
  tmpccer = TIMx->CCER;
 80085b6:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80085b8:	6846      	ldr	r6, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80085ba:	6982      	ldr	r2, [r0, #24]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80085bc:	4f21      	ldr	r7, [pc, #132]	; (8008644 <TIM_OC2_SetConfig+0x98>)
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80085be:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085c0:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80085c2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 80085c6:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80085ca:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80085ce:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80085d0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085d4:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80085d8:	d016      	beq.n	8008608 <TIM_OC2_SetConfig+0x5c>
 80085da:	4c1b      	ldr	r4, [pc, #108]	; (8008648 <TIM_OC2_SetConfig+0x9c>)
 80085dc:	42a0      	cmp	r0, r4
 80085de:	d013      	beq.n	8008608 <TIM_OC2_SetConfig+0x5c>
 80085e0:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 80085e4:	42a0      	cmp	r0, r4
 80085e6:	d024      	beq.n	8008632 <TIM_OC2_SetConfig+0x86>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085e8:	4c18      	ldr	r4, [pc, #96]	; (800864c <TIM_OC2_SetConfig+0xa0>)
 80085ea:	42a0      	cmp	r0, r4
 80085ec:	d013      	beq.n	8008616 <TIM_OC2_SetConfig+0x6a>
 80085ee:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80085f2:	42a0      	cmp	r0, r4
 80085f4:	d00f      	beq.n	8008616 <TIM_OC2_SetConfig+0x6a>
 80085f6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80085fa:	42a0      	cmp	r0, r4
 80085fc:	d00b      	beq.n	8008616 <TIM_OC2_SetConfig+0x6a>
 80085fe:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8008602:	42a0      	cmp	r0, r4
 8008604:	d10e      	bne.n	8008624 <TIM_OC2_SetConfig+0x78>
 8008606:	e006      	b.n	8008616 <TIM_OC2_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008608:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800860a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800860e:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8008612:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008616:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800861a:	f426 6640 	bic.w	r6, r6, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800861e:	432c      	orrs	r4, r5
 8008620:	ea46 0684 	orr.w	r6, r6, r4, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8008624:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008626:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008628:	6182      	str	r2, [r0, #24]
}
 800862a:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 800862c:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800862e:	6203      	str	r3, [r0, #32]
}
 8008630:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008632:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8008634:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008638:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800863c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008640:	e7d2      	b.n	80085e8 <TIM_OC2_SetConfig+0x3c>
 8008642:	bf00      	nop
 8008644:	40012c00 	.word	0x40012c00
 8008648:	40013400 	.word	0x40013400
 800864c:	40014000 	.word	0x40014000

08008650 <HAL_TIM_PWM_ConfigChannel>:
{
 8008650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8008652:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008656:	2b01      	cmp	r3, #1
 8008658:	f000 80e8 	beq.w	800882c <HAL_TIM_PWM_ConfigChannel+0x1dc>
 800865c:	2301      	movs	r3, #1
 800865e:	4604      	mov	r4, r0
 8008660:	460d      	mov	r5, r1
 8008662:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8008666:	2a14      	cmp	r2, #20
 8008668:	d844      	bhi.n	80086f4 <HAL_TIM_PWM_ConfigChannel+0xa4>
 800866a:	e8df f002 	tbb	[pc, r2]
 800866e:	4347      	.short	0x4347
 8008670:	435b4343 	.word	0x435b4343
 8008674:	43704343 	.word	0x43704343
 8008678:	43844343 	.word	0x43844343
 800867c:	43994343 	.word	0x43994343
 8008680:	4343      	.short	0x4343
 8008682:	0b          	.byte	0x0b
 8008683:	00          	.byte	0x00
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008684:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008686:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800868a:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800868c:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800868e:	4e70      	ldr	r6, [pc, #448]	; (8008850 <HAL_TIM_PWM_ConfigChannel+0x200>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008690:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 8008694:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8008696:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8008698:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800869a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800869c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80086a0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80086a4:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086a8:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80086aa:	ea41 510c 	orr.w	r1, r1, ip, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80086ae:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086b2:	d008      	beq.n	80086c6 <HAL_TIM_PWM_ConfigChannel+0x76>
 80086b4:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80086b8:	42b3      	cmp	r3, r6
 80086ba:	d004      	beq.n	80086c6 <HAL_TIM_PWM_ConfigChannel+0x76>
 80086bc:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80086c0:	42b3      	cmp	r3, r6
 80086c2:	f040 80b5 	bne.w	8008830 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80086c6:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80086c8:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80086cc:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CCR6 = OC_Config->Pulse;
 80086d0:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 80086d2:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 80086d4:	651a      	str	r2, [r3, #80]	; 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 80086d6:	64de      	str	r6, [r3, #76]	; 0x4c
  TIMx->CCER = tmpccer;
 80086d8:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80086da:	6d19      	ldr	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80086dc:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80086de:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80086e2:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80086e4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80086e6:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80086ea:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80086ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80086ee:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80086f2:	651a      	str	r2, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 80086f4:	2000      	movs	r0, #0
 80086f6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80086fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80086fc:	6800      	ldr	r0, [r0, #0]
 80086fe:	f7ff fa89 	bl	8007c14 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008702:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008704:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008706:	6999      	ldr	r1, [r3, #24]
 8008708:	f041 0108 	orr.w	r1, r1, #8
 800870c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800870e:	6999      	ldr	r1, [r3, #24]
 8008710:	f021 0104 	bic.w	r1, r1, #4
 8008714:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008716:	699a      	ldr	r2, [r3, #24]
 8008718:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 800871a:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800871c:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 800871e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8008722:	e7ea      	b.n	80086fa <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008724:	6800      	ldr	r0, [r0, #0]
 8008726:	f7ff ff41 	bl	80085ac <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800872a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800872c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800872e:	6999      	ldr	r1, [r3, #24]
 8008730:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8008734:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008736:	6999      	ldr	r1, [r3, #24]
 8008738:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800873c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800873e:	699a      	ldr	r2, [r3, #24]
 8008740:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  __HAL_UNLOCK(htim);
 8008744:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008746:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8008748:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 800874c:	e7d5      	b.n	80086fa <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800874e:	6800      	ldr	r0, [r0, #0]
 8008750:	f7ff faa2 	bl	8007c98 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008754:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008756:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008758:	69d9      	ldr	r1, [r3, #28]
 800875a:	f041 0108 	orr.w	r1, r1, #8
 800875e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008760:	69d9      	ldr	r1, [r3, #28]
 8008762:	f021 0104 	bic.w	r1, r1, #4
 8008766:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008768:	69da      	ldr	r2, [r3, #28]
 800876a:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 800876c:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800876e:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8008770:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8008774:	e7c1      	b.n	80086fa <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008776:	6800      	ldr	r0, [r0, #0]
 8008778:	f7ff fae0 	bl	8007d3c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800877c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800877e:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008780:	69d9      	ldr	r1, [r3, #28]
 8008782:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8008786:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008788:	69d9      	ldr	r1, [r3, #28]
 800878a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800878e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008790:	69da      	ldr	r2, [r3, #28]
 8008792:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  __HAL_UNLOCK(htim);
 8008796:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008798:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 800879a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 800879e:	e7ac      	b.n	80086fa <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80087a0:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80087a2:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80087a6:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 80087a8:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087aa:	4e29      	ldr	r6, [pc, #164]	; (8008850 <HAL_TIM_PWM_ConfigChannel+0x200>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80087ac:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80087b0:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 80087b2:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80087b4:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80087b6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80087b8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 80087bc:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80087c0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087c4:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80087c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 80087ca:	ea42 0207 	orr.w	r2, r2, r7
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087ce:	d013      	beq.n	80087f8 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 80087d0:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80087d4:	42b3      	cmp	r3, r6
 80087d6:	d00f      	beq.n	80087f8 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 80087d8:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80087dc:	42b3      	cmp	r3, r6
 80087de:	d00b      	beq.n	80087f8 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 80087e0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80087e4:	42b3      	cmp	r3, r6
 80087e6:	d007      	beq.n	80087f8 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 80087e8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80087ec:	42b3      	cmp	r3, r6
 80087ee:	d003      	beq.n	80087f8 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 80087f0:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80087f4:	42b3      	cmp	r3, r6
 80087f6:	d104      	bne.n	8008802 <HAL_TIM_PWM_ConfigChannel+0x1b2>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80087f8:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 80087fa:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80087fe:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 8008802:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8008804:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8008806:	651a      	str	r2, [r3, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 8008808:	649e      	str	r6, [r3, #72]	; 0x48
  TIMx->CCER = tmpccer;
 800880a:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800880c:	6d19      	ldr	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800880e:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008810:	f041 0108 	orr.w	r1, r1, #8
 8008814:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008816:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8008818:	f021 0104 	bic.w	r1, r1, #4
 800881c:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800881e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008820:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 8008822:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008824:	651a      	str	r2, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8008826:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 800882a:	e766      	b.n	80086fa <HAL_TIM_PWM_ConfigChannel+0xaa>
  __HAL_LOCK(htim);
 800882c:	2002      	movs	r0, #2
}
 800882e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008830:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008834:	42b3      	cmp	r3, r6
 8008836:	f43f af46 	beq.w	80086c6 <HAL_TIM_PWM_ConfigChannel+0x76>
 800883a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800883e:	42b3      	cmp	r3, r6
 8008840:	f43f af41 	beq.w	80086c6 <HAL_TIM_PWM_ConfigChannel+0x76>
 8008844:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008848:	42b3      	cmp	r3, r6
 800884a:	f47f af41 	bne.w	80086d0 <HAL_TIM_PWM_ConfigChannel+0x80>
 800884e:	e73a      	b.n	80086c6 <HAL_TIM_PWM_ConfigChannel+0x76>
 8008850:	40012c00 	.word	0x40012c00

08008854 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008854:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008858:	2b01      	cmp	r3, #1
 800885a:	d058      	beq.n	800890e <HAL_TIMEx_MasterConfigSynchronization+0xba>
{
 800885c:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800885e:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008860:	4c2c      	ldr	r4, [pc, #176]	; (8008914 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
  htim->State = HAL_TIM_STATE_BUSY;
 8008862:	2302      	movs	r3, #2
 8008864:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008868:	42a2      	cmp	r2, r4
  tmpcr2 = htim->Instance->CR2;
 800886a:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 800886c:	6895      	ldr	r5, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800886e:	d042      	beq.n	80088f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008870:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8008874:	42a2      	cmp	r2, r4
 8008876:	d032      	beq.n	80088de <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8008878:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 800887c:	42a2      	cmp	r2, r4
 800887e:	d02e      	beq.n	80088de <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008880:	680c      	ldr	r4, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8008882:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008886:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800888a:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800888c:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800888e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8008892:	d016      	beq.n	80088c2 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8008894:	4b20      	ldr	r3, [pc, #128]	; (8008918 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008896:	429a      	cmp	r2, r3
 8008898:	d013      	beq.n	80088c2 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800889a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800889e:	429a      	cmp	r2, r3
 80088a0:	d00f      	beq.n	80088c2 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80088a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80088a6:	429a      	cmp	r2, r3
 80088a8:	d00b      	beq.n	80088c2 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80088aa:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 80088ae:	429a      	cmp	r2, r3
 80088b0:	d007      	beq.n	80088c2 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80088b2:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80088b6:	429a      	cmp	r2, r3
 80088b8:	d003      	beq.n	80088c2 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80088ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088be:	429a      	cmp	r2, r3
 80088c0:	d104      	bne.n	80088cc <HAL_TIMEx_MasterConfigSynchronization+0x78>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088c2:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80088c4:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088c8:	431d      	orrs	r5, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80088ca:	6095      	str	r5, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80088cc:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80088ce:	2201      	movs	r2, #1
 80088d0:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80088d4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 80088d8:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 80088da:	4618      	mov	r0, r3
}
 80088dc:	4770      	bx	lr
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80088de:	e9d1 4600 	ldrd	r4, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80088e2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80088e6:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 80088e8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80088ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80088f0:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 80088f2:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80088f4:	e7cb      	b.n	800888e <HAL_TIMEx_MasterConfigSynchronization+0x3a>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80088f6:	e9d1 4600 	ldrd	r4, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80088fa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80088fe:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8008900:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008904:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008908:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 800890a:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800890c:	e7d9      	b.n	80088c2 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  __HAL_LOCK(htim);
 800890e:	2002      	movs	r0, #2
}
 8008910:	4770      	bx	lr
 8008912:	bf00      	nop
 8008914:	40012c00 	.word	0x40012c00
 8008918:	40000400 	.word	0x40000400

0800891c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800891c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008920:	2b01      	cmp	r3, #1
 8008922:	d047      	beq.n	80089b4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
{
 8008924:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008926:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 800892a:	4602      	mov	r2, r0
 800892c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008930:	e9d1 0400 	ldrd	r0, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008934:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008936:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800893a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800893c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008940:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008944:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008946:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800894a:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800894c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008950:	6b08      	ldr	r0, [r1, #48]	; 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008952:	698d      	ldr	r5, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008954:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008956:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800895a:	4303      	orrs	r3, r0

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800895c:	4c16      	ldr	r4, [pc, #88]	; (80089b8 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 800895e:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008960:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008964:	42a0      	cmp	r0, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008966:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800896a:	d007      	beq.n	800897c <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 800896c:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8008970:	42a0      	cmp	r0, r4
 8008972:	d003      	beq.n	800897c <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 8008974:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8008978:	42a0      	cmp	r0, r4
 800897a:	d114      	bne.n	80089a6 <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800897c:	69cd      	ldr	r5, [r1, #28]
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800897e:	6a8c      	ldr	r4, [r1, #40]	; 0x28
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008980:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008984:	432b      	orrs	r3, r5
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008986:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800898a:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800898e:	e9d1 5408 	ldrd	r5, r4, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008992:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008996:	432b      	orrs	r3, r5
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008998:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800899c:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800899e:	4323      	orrs	r3, r4
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80089a0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80089a4:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 80089a6:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80089a8:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80089aa:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 80089ae:	4608      	mov	r0, r1
}
 80089b0:	bc30      	pop	{r4, r5}
 80089b2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80089b4:	2002      	movs	r0, #2
}
 80089b6:	4770      	bx	lr
 80089b8:	40012c00 	.word	0x40012c00

080089bc <HAL_TIMEx_CommutCallback>:
 80089bc:	4770      	bx	lr
 80089be:	bf00      	nop

080089c0 <HAL_TIMEx_BreakCallback>:
 80089c0:	4770      	bx	lr
 80089c2:	bf00      	nop

080089c4 <HAL_TIMEx_Break2Callback>:
 80089c4:	4770      	bx	lr
 80089c6:	bf00      	nop

080089c8 <HAL_TIMEx_EncoderIndexCallback>:
 80089c8:	4770      	bx	lr
 80089ca:	bf00      	nop

080089cc <HAL_TIMEx_DirectionChangeCallback>:
 80089cc:	4770      	bx	lr
 80089ce:	bf00      	nop

080089d0 <HAL_TIMEx_IndexErrorCallback>:
 80089d0:	4770      	bx	lr
 80089d2:	bf00      	nop

080089d4 <HAL_TIMEx_TransitionErrorCallback>:
 80089d4:	4770      	bx	lr
 80089d6:	bf00      	nop

080089d8 <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80089d8:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 80089dc:	2b20      	cmp	r3, #32
 80089de:	d149      	bne.n	8008a74 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80089e0:	2900      	cmp	r1, #0
 80089e2:	d045      	beq.n	8008a70 <HAL_UART_Receive_IT+0x98>
 80089e4:	2a00      	cmp	r2, #0
 80089e6:	d043      	beq.n	8008a70 <HAL_UART_Receive_IT+0x98>
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 80089e8:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 80089ec:	2b01      	cmp	r3, #1
 80089ee:	d041      	beq.n	8008a74 <HAL_UART_Receive_IT+0x9c>
{
 80089f0:	b430      	push	{r4, r5}

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80089f2:	4b49      	ldr	r3, [pc, #292]	; (8008b18 <HAL_UART_Receive_IT+0x140>)
 80089f4:	6804      	ldr	r4, [r0, #0]
    __HAL_LOCK(huart);
 80089f6:	2501      	movs	r5, #1
 80089f8:	f880 5080 	strb.w	r5, [r0, #128]	; 0x80
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80089fc:	429c      	cmp	r4, r3
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089fe:	f04f 0500 	mov.w	r5, #0
 8008a02:	66c5      	str	r5, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008a04:	d006      	beq.n	8008a14 <HAL_UART_Receive_IT+0x3c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008a06:	6863      	ldr	r3, [r4, #4]
 8008a08:	021b      	lsls	r3, r3, #8
 8008a0a:	d503      	bpl.n	8008a14 <HAL_UART_Receive_IT+0x3c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008a0c:	6823      	ldr	r3, [r4, #0]
 8008a0e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008a12:	6023      	str	r3, [r4, #0]
  huart->RxXferSize  = Size;
  huart->RxXferCount = Size;
  huart->RxISR       = NULL;

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008a14:	6883      	ldr	r3, [r0, #8]
  huart->pRxBuffPtr  = pData;
 8008a16:	6581      	str	r1, [r0, #88]	; 0x58
  UART_MASK_COMPUTATION(huart);
 8008a18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  huart->RxISR       = NULL;
 8008a1c:	f04f 0100 	mov.w	r1, #0
  huart->RxXferSize  = Size;
 8008a20:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxXferCount = Size;
 8008a24:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
  huart->RxISR       = NULL;
 8008a28:	6701      	str	r1, [r0, #112]	; 0x70
  UART_MASK_COMPUTATION(huart);
 8008a2a:	d025      	beq.n	8008a78 <HAL_UART_Receive_IT+0xa0>
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d138      	bne.n	8008aa2 <HAL_UART_Receive_IT+0xca>
 8008a30:	6903      	ldr	r3, [r0, #16]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d05e      	beq.n	8008af4 <HAL_UART_Receive_IT+0x11c>
 8008a36:	237f      	movs	r3, #127	; 0x7f
 8008a38:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a3c:	2100      	movs	r1, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a3e:	2322      	movs	r3, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a40:	f8c0 108c 	str.w	r1, [r0, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a44:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a48:	68a3      	ldr	r3, [r4, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008a4a:	6e41      	ldr	r1, [r0, #100]	; 0x64
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a4c:	f043 0301 	orr.w	r3, r3, #1
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008a50:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a54:	60a3      	str	r3, [r4, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008a56:	d03a      	beq.n	8008ace <HAL_UART_Receive_IT+0xf6>
    {
      huart->RxISR = UART_RxISR_16BIT;
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008a58:	4b30      	ldr	r3, [pc, #192]	; (8008b1c <HAL_UART_Receive_IT+0x144>)
 8008a5a:	6703      	str	r3, [r0, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008a62:	6822      	ldr	r2, [r4, #0]
 8008a64:	f442 7290 	orr.w	r2, r2, #288	; 0x120
    return (UART_Start_Receive_IT(huart, pData, Size));
 8008a68:	4618      	mov	r0, r3
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008a6a:	6022      	str	r2, [r4, #0]
}
 8008a6c:	bc30      	pop	{r4, r5}
 8008a6e:	4770      	bx	lr
      return HAL_ERROR;
 8008a70:	2001      	movs	r0, #1
 8008a72:	4770      	bx	lr
    return HAL_BUSY;
 8008a74:	2002      	movs	r0, #2
}
 8008a76:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 8008a78:	6903      	ldr	r3, [r0, #16]
 8008a7a:	b9c3      	cbnz	r3, 8008aae <HAL_UART_Receive_IT+0xd6>
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a7c:	2122      	movs	r1, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a7e:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a82:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a86:	68a3      	ldr	r3, [r4, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008a88:	6e41      	ldr	r1, [r0, #100]	; 0x64
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a8a:	f043 0301 	orr.w	r3, r3, #1
 8008a8e:	f240 15ff 	movw	r5, #511	; 0x1ff
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008a92:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8008a96:	f8a0 5060 	strh.w	r5, [r0, #96]	; 0x60
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a9a:	60a3      	str	r3, [r4, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008a9c:	d035      	beq.n	8008b0a <HAL_UART_Receive_IT+0x132>
      huart->RxISR = UART_RxISR_16BIT;
 8008a9e:	4b20      	ldr	r3, [pc, #128]	; (8008b20 <HAL_UART_Receive_IT+0x148>)
 8008aa0:	e7db      	b.n	8008a5a <HAL_UART_Receive_IT+0x82>
  UART_MASK_COMPUTATION(huart);
 8008aa2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008aa6:	d029      	beq.n	8008afc <HAL_UART_Receive_IT+0x124>
 8008aa8:	f8a0 1060 	strh.w	r1, [r0, #96]	; 0x60
 8008aac:	e7c6      	b.n	8008a3c <HAL_UART_Receive_IT+0x64>
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008aae:	2322      	movs	r3, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ab0:	f8c0 108c 	str.w	r1, [r0, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008ab4:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ab8:	68a3      	ldr	r3, [r4, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008aba:	6e41      	ldr	r1, [r0, #100]	; 0x64
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008abc:	f043 0301 	orr.w	r3, r3, #1
 8008ac0:	25ff      	movs	r5, #255	; 0xff
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008ac2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8008ac6:	f8a0 5060 	strh.w	r5, [r0, #96]	; 0x60
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008aca:	60a3      	str	r3, [r4, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008acc:	d1c4      	bne.n	8008a58 <HAL_UART_Receive_IT+0x80>
 8008ace:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d8c0      	bhi.n	8008a58 <HAL_UART_Receive_IT+0x80>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008ad6:	4b13      	ldr	r3, [pc, #76]	; (8008b24 <HAL_UART_Receive_IT+0x14c>)
 8008ad8:	6703      	str	r3, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8008ada:	2300      	movs	r3, #0
 8008adc:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ae0:	6822      	ldr	r2, [r4, #0]
 8008ae2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008ae6:	6022      	str	r2, [r4, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008ae8:	68a2      	ldr	r2, [r4, #8]
 8008aea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    return (UART_Start_Receive_IT(huart, pData, Size));
 8008aee:	4618      	mov	r0, r3
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008af0:	60a2      	str	r2, [r4, #8]
 8008af2:	e7bb      	b.n	8008a6c <HAL_UART_Receive_IT+0x94>
  UART_MASK_COMPUTATION(huart);
 8008af4:	23ff      	movs	r3, #255	; 0xff
 8008af6:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8008afa:	e79f      	b.n	8008a3c <HAL_UART_Receive_IT+0x64>
 8008afc:	6903      	ldr	r3, [r0, #16]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d099      	beq.n	8008a36 <HAL_UART_Receive_IT+0x5e>
 8008b02:	233f      	movs	r3, #63	; 0x3f
 8008b04:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8008b08:	e798      	b.n	8008a3c <HAL_UART_Receive_IT+0x64>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008b0a:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d8c5      	bhi.n	8008a9e <HAL_UART_Receive_IT+0xc6>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008b12:	4b05      	ldr	r3, [pc, #20]	; (8008b28 <HAL_UART_Receive_IT+0x150>)
 8008b14:	e7e0      	b.n	8008ad8 <HAL_UART_Receive_IT+0x100>
 8008b16:	bf00      	nop
 8008b18:	40008000 	.word	0x40008000
 8008b1c:	08008e19 	.word	0x08008e19
 8008b20:	08008e99 	.word	0x08008e99
 8008b24:	08008f11 	.word	0x08008f11
 8008b28:	08009085 	.word	0x08009085

08008b2c <HAL_UART_TxCpltCallback>:
 8008b2c:	4770      	bx	lr
 8008b2e:	bf00      	nop

08008b30 <HAL_UART_ErrorCallback>:
 8008b30:	4770      	bx	lr
 8008b32:	bf00      	nop

08008b34 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b34:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008b36:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8008b38:	2300      	movs	r3, #0
 8008b3a:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008b3e:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b42:	f7ff fff5 	bl	8008b30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b46:	bd08      	pop	{r3, pc}

08008b48 <HAL_UARTEx_RxEventCallback>:
}
 8008b48:	4770      	bx	lr
 8008b4a:	bf00      	nop

08008b4c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008b4c:	6802      	ldr	r2, [r0, #0]
 8008b4e:	69d3      	ldr	r3, [r2, #28]
{
 8008b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008b54:	f640 060f 	movw	r6, #2063	; 0x80f
  if (errorflags == 0U)
 8008b58:	4233      	tst	r3, r6
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008b5a:	6815      	ldr	r5, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008b5c:	6891      	ldr	r1, [r2, #8]
{
 8008b5e:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8008b60:	d027      	beq.n	8008bb2 <HAL_UART_IRQHandler+0x66>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008b62:	48aa      	ldr	r0, [pc, #680]	; (8008e0c <HAL_UART_IRQHandler+0x2c0>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008b64:	4eaa      	ldr	r6, [pc, #680]	; (8008e10 <HAL_UART_IRQHandler+0x2c4>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008b66:	4008      	ands	r0, r1
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008b68:	402e      	ands	r6, r5
 8008b6a:	4306      	orrs	r6, r0
 8008b6c:	d153      	bne.n	8008c16 <HAL_UART_IRQHandler+0xca>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b6e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8008b70:	2801      	cmp	r0, #1
 8008b72:	d02c      	beq.n	8008bce <HAL_UART_IRQHandler+0x82>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008b74:	02de      	lsls	r6, r3, #11
 8008b76:	d502      	bpl.n	8008b7e <HAL_UART_IRQHandler+0x32>
 8008b78:	0248      	lsls	r0, r1, #9
 8008b7a:	f100 80d7 	bmi.w	8008d2c <HAL_UART_IRQHandler+0x1e0>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008b7e:	061f      	lsls	r7, r3, #24
 8008b80:	d506      	bpl.n	8008b90 <HAL_UART_IRQHandler+0x44>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008b82:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008b86:	f005 0080 	and.w	r0, r5, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008b8a:	4301      	orrs	r1, r0
 8008b8c:	f040 80c6 	bne.w	8008d1c <HAL_UART_IRQHandler+0x1d0>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008b90:	065e      	lsls	r6, r3, #25
 8008b92:	d502      	bpl.n	8008b9a <HAL_UART_IRQHandler+0x4e>
 8008b94:	0668      	lsls	r0, r5, #25
 8008b96:	f100 80d5 	bmi.w	8008d44 <HAL_UART_IRQHandler+0x1f8>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008b9a:	0219      	lsls	r1, r3, #8
 8008b9c:	d502      	bpl.n	8008ba4 <HAL_UART_IRQHandler+0x58>
 8008b9e:	006a      	lsls	r2, r5, #1
 8008ba0:	f100 80dd 	bmi.w	8008d5e <HAL_UART_IRQHandler+0x212>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008ba4:	01db      	lsls	r3, r3, #7
 8008ba6:	d502      	bpl.n	8008bae <HAL_UART_IRQHandler+0x62>
 8008ba8:	2d00      	cmp	r5, #0
 8008baa:	f2c0 810b 	blt.w	8008dc4 <HAL_UART_IRQHandler+0x278>
}
 8008bae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008bb2:	069e      	lsls	r6, r3, #26
 8008bb4:	d5db      	bpl.n	8008b6e <HAL_UART_IRQHandler+0x22>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008bb6:	f005 0620 	and.w	r6, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008bba:	f001 5780 	and.w	r7, r1, #268435456	; 0x10000000
 8008bbe:	433e      	orrs	r6, r7
 8008bc0:	d0d5      	beq.n	8008b6e <HAL_UART_IRQHandler+0x22>
      if (huart->RxISR != NULL)
 8008bc2:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d0f2      	beq.n	8008bae <HAL_UART_IRQHandler+0x62>
}
 8008bc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008bcc:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008bce:	06d8      	lsls	r0, r3, #27
 8008bd0:	d5d0      	bpl.n	8008b74 <HAL_UART_IRQHandler+0x28>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008bd2:	06ef      	lsls	r7, r5, #27
 8008bd4:	d5ce      	bpl.n	8008b74 <HAL_UART_IRQHandler+0x28>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008bd6:	2310      	movs	r3, #16
 8008bd8:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bda:	6893      	ldr	r3, [r2, #8]
 8008bdc:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8008be0:	f000 80c9 	beq.w	8008d76 <HAL_UART_IRQHandler+0x22a>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008be4:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8008be6:	6801      	ldr	r1, [r0, #0]
 8008be8:	684b      	ldr	r3, [r1, #4]
 8008bea:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d0de      	beq.n	8008bae <HAL_UART_IRQHandler+0x62>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008bf0:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 8008bf4:	429d      	cmp	r5, r3
 8008bf6:	d9da      	bls.n	8008bae <HAL_UART_IRQHandler+0x62>
        huart->RxXferCount = nb_remaining_rx_data;
 8008bf8:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008bfc:	680b      	ldr	r3, [r1, #0]
 8008bfe:	f013 0320 	ands.w	r3, r3, #32
 8008c02:	f000 80ea 	beq.w	8008dda <HAL_UART_IRQHandler+0x28e>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c06:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
 8008c0a:	1a69      	subs	r1, r5, r1
 8008c0c:	b289      	uxth	r1, r1
 8008c0e:	4620      	mov	r0, r4
 8008c10:	f7ff ff9a 	bl	8008b48 <HAL_UARTEx_RxEventCallback>
 8008c14:	e7cb      	b.n	8008bae <HAL_UART_IRQHandler+0x62>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008c16:	07df      	lsls	r7, r3, #31
 8008c18:	d509      	bpl.n	8008c2e <HAL_UART_IRQHandler+0xe2>
 8008c1a:	05ee      	lsls	r6, r5, #23
 8008c1c:	d507      	bpl.n	8008c2e <HAL_UART_IRQHandler+0xe2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008c1e:	2601      	movs	r6, #1
 8008c20:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c22:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 8008c26:	f046 0601 	orr.w	r6, r6, #1
 8008c2a:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c2e:	079f      	lsls	r7, r3, #30
 8008c30:	d567      	bpl.n	8008d02 <HAL_UART_IRQHandler+0x1b6>
 8008c32:	07ce      	lsls	r6, r1, #31
 8008c34:	d509      	bpl.n	8008c4a <HAL_UART_IRQHandler+0xfe>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008c36:	2602      	movs	r6, #2
 8008c38:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c3a:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c3e:	075f      	lsls	r7, r3, #29
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c40:	f046 0604 	orr.w	r6, r6, #4
 8008c44:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c48:	d45f      	bmi.n	8008d0a <HAL_UART_IRQHandler+0x1be>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008c4a:	071e      	lsls	r6, r3, #28
 8008c4c:	d50b      	bpl.n	8008c66 <HAL_UART_IRQHandler+0x11a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008c4e:	f005 0620 	and.w	r6, r5, #32
 8008c52:	4330      	orrs	r0, r6
 8008c54:	d007      	beq.n	8008c66 <HAL_UART_IRQHandler+0x11a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008c56:	2008      	movs	r0, #8
 8008c58:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008c5a:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008c5e:	f040 0008 	orr.w	r0, r0, #8
 8008c62:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008c66:	0518      	lsls	r0, r3, #20
 8008c68:	d50a      	bpl.n	8008c80 <HAL_UART_IRQHandler+0x134>
 8008c6a:	016f      	lsls	r7, r5, #5
 8008c6c:	d508      	bpl.n	8008c80 <HAL_UART_IRQHandler+0x134>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c6e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008c72:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008c74:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008c78:	f040 0020 	orr.w	r0, r0, #32
 8008c7c:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c80:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008c84:	2800      	cmp	r0, #0
 8008c86:	d092      	beq.n	8008bae <HAL_UART_IRQHandler+0x62>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008c88:	069e      	lsls	r6, r3, #26
 8008c8a:	d506      	bpl.n	8008c9a <HAL_UART_IRQHandler+0x14e>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008c8c:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008c90:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8008c94:	ea55 0301 	orrs.w	r3, r5, r1
 8008c98:	d166      	bne.n	8008d68 <HAL_UART_IRQHandler+0x21c>
      errorcode = huart->ErrorCode;
 8008c9a:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008c9e:	6893      	ldr	r3, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008ca0:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008ca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ca8:	431d      	orrs	r5, r3
 8008caa:	f000 8090 	beq.w	8008dce <HAL_UART_IRQHandler+0x282>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008cae:	6813      	ldr	r3, [r2, #0]
 8008cb0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008cb4:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008cb6:	6893      	ldr	r3, [r2, #8]
 8008cb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008cbc:	f023 0301 	bic.w	r3, r3, #1
 8008cc0:	6093      	str	r3, [r2, #8]
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cc2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8008cc4:	2b01      	cmp	r3, #1
 8008cc6:	d103      	bne.n	8008cd0 <HAL_UART_IRQHandler+0x184>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cc8:	6813      	ldr	r3, [r2, #0]
 8008cca:	f023 0310 	bic.w	r3, r3, #16
 8008cce:	6013      	str	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8008cd0:	2120      	movs	r1, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cd2:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8008cd4:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cd8:	66e3      	str	r3, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cda:	6891      	ldr	r1, [r2, #8]
  huart->RxISR = NULL;
 8008cdc:	6723      	str	r3, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cde:	064d      	lsls	r5, r1, #25
 8008ce0:	d52c      	bpl.n	8008d3c <HAL_UART_IRQHandler+0x1f0>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ce2:	6893      	ldr	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 8008ce4:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ce6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008cea:	6093      	str	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 8008cec:	b330      	cbz	r0, 8008d3c <HAL_UART_IRQHandler+0x1f0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008cee:	4b49      	ldr	r3, [pc, #292]	; (8008e14 <HAL_UART_IRQHandler+0x2c8>)
 8008cf0:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008cf2:	f7fc ff65 	bl	8005bc0 <HAL_DMA_Abort_IT>
 8008cf6:	2800      	cmp	r0, #0
 8008cf8:	f43f af59 	beq.w	8008bae <HAL_UART_IRQHandler+0x62>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008cfc:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8008cfe:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008d00:	e762      	b.n	8008bc8 <HAL_UART_IRQHandler+0x7c>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008d02:	075e      	lsls	r6, r3, #29
 8008d04:	d5a1      	bpl.n	8008c4a <HAL_UART_IRQHandler+0xfe>
 8008d06:	07cf      	lsls	r7, r1, #31
 8008d08:	d59f      	bpl.n	8008c4a <HAL_UART_IRQHandler+0xfe>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008d0a:	2604      	movs	r6, #4
 8008d0c:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008d0e:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 8008d12:	f046 0602 	orr.w	r6, r6, #2
 8008d16:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
 8008d1a:	e796      	b.n	8008c4a <HAL_UART_IRQHandler+0xfe>
    if (huart->TxISR != NULL)
 8008d1c:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	f43f af45 	beq.w	8008bae <HAL_UART_IRQHandler+0x62>
      huart->TxISR(huart);
 8008d24:	4620      	mov	r0, r4
}
 8008d26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 8008d2a:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008d2c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8008d30:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008d32:	6213      	str	r3, [r2, #32]
}
 8008d34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8008d38:	f000 bdee 	b.w	8009918 <HAL_UARTEx_WakeupCallback>
            HAL_UART_ErrorCallback(huart);
 8008d3c:	4620      	mov	r0, r4
 8008d3e:	f7ff fef7 	bl	8008b30 <HAL_UART_ErrorCallback>
 8008d42:	e734      	b.n	8008bae <HAL_UART_IRQHandler+0x62>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d44:	6813      	ldr	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d46:	2520      	movs	r5, #32
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d48:	f023 0340 	bic.w	r3, r3, #64	; 0x40

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008d4c:	2100      	movs	r1, #0
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d4e:	6013      	str	r3, [r2, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d50:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8008d52:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 8008d56:	6761      	str	r1, [r4, #116]	; 0x74
  HAL_UART_TxCpltCallback(huart);
 8008d58:	f7ff fee8 	bl	8008b2c <HAL_UART_TxCpltCallback>
    return;
 8008d5c:	e727      	b.n	8008bae <HAL_UART_IRQHandler+0x62>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008d5e:	4620      	mov	r0, r4
}
 8008d60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008d64:	f000 bddc 	b.w	8009920 <HAL_UARTEx_TxFifoEmptyCallback>
        if (huart->RxISR != NULL)
 8008d68:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d095      	beq.n	8008c9a <HAL_UART_IRQHandler+0x14e>
          huart->RxISR(huart);
 8008d6e:	4620      	mov	r0, r4
 8008d70:	4798      	blx	r3
 8008d72:	6822      	ldr	r2, [r4, #0]
 8008d74:	e791      	b.n	8008c9a <HAL_UART_IRQHandler+0x14e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008d76:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
      if ((huart->RxXferCount > 0U)
 8008d7a:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
 8008d7e:	b289      	uxth	r1, r1
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008d80:	b280      	uxth	r0, r0
      if ((huart->RxXferCount > 0U)
 8008d82:	2900      	cmp	r1, #0
 8008d84:	f43f af13 	beq.w	8008bae <HAL_UART_IRQHandler+0x62>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008d88:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8008d8c:	1a08      	subs	r0, r1, r0
 8008d8e:	b281      	uxth	r1, r0
          && (nb_rx_data > 0U))
 8008d90:	2900      	cmp	r1, #0
 8008d92:	f43f af0c 	beq.w	8008bae <HAL_UART_IRQHandler+0x62>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d96:	6810      	ldr	r0, [r2, #0]
 8008d98:	f420 7090 	bic.w	r0, r0, #288	; 0x120
 8008d9c:	6010      	str	r0, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008d9e:	6890      	ldr	r0, [r2, #8]
 8008da0:	f020 5080 	bic.w	r0, r0, #268435456	; 0x10000000
 8008da4:	f020 0001 	bic.w	r0, r0, #1
        huart->RxState = HAL_UART_STATE_READY;
 8008da8:	2520      	movs	r5, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008daa:	6090      	str	r0, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8008dac:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008db0:	66e3      	str	r3, [r4, #108]	; 0x6c
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008db2:	6810      	ldr	r0, [r2, #0]
        huart->RxISR = NULL;
 8008db4:	6723      	str	r3, [r4, #112]	; 0x70
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008db6:	f020 0310 	bic.w	r3, r0, #16
 8008dba:	6013      	str	r3, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008dbc:	4620      	mov	r0, r4
 8008dbe:	f7ff fec3 	bl	8008b48 <HAL_UARTEx_RxEventCallback>
 8008dc2:	e6f4      	b.n	8008bae <HAL_UART_IRQHandler+0x62>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008dc4:	4620      	mov	r0, r4
}
 8008dc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008dca:	f000 bda7 	b.w	800991c <HAL_UARTEx_RxFifoFullCallback>
        HAL_UART_ErrorCallback(huart);
 8008dce:	4620      	mov	r0, r4
 8008dd0:	f7ff feae 	bl	8008b30 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dd4:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
 8008dd8:	e6e9      	b.n	8008bae <HAL_UART_IRQHandler+0x62>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008dda:	6811      	ldr	r1, [r2, #0]
 8008ddc:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8008de0:	6011      	str	r1, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008de2:	6891      	ldr	r1, [r2, #8]
 8008de4:	f021 0101 	bic.w	r1, r1, #1
 8008de8:	6091      	str	r1, [r2, #8]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dea:	6891      	ldr	r1, [r2, #8]
          huart->RxState = HAL_UART_STATE_READY;
 8008dec:	2520      	movs	r5, #32
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dee:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8008df2:	6091      	str	r1, [r2, #8]
          huart->RxState = HAL_UART_STATE_READY;
 8008df4:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008df8:	66e3      	str	r3, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dfa:	6813      	ldr	r3, [r2, #0]
 8008dfc:	f023 0310 	bic.w	r3, r3, #16
 8008e00:	6013      	str	r3, [r2, #0]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e02:	f7fc fea3 	bl	8005b4c <HAL_DMA_Abort>
 8008e06:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 8008e0a:	e6fc      	b.n	8008c06 <HAL_UART_IRQHandler+0xba>
 8008e0c:	10000001 	.word	0x10000001
 8008e10:	04000120 	.word	0x04000120
 8008e14:	08008b35 	.word	0x08008b35

08008e18 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008e18:	b538      	push	{r3, r4, r5, lr}
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e1a:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8008e1e:	2b22      	cmp	r3, #34	; 0x22
{
 8008e20:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e22:	d005      	beq.n	8008e30 <UART_RxISR_8BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e24:	6802      	ldr	r2, [r0, #0]
 8008e26:	6993      	ldr	r3, [r2, #24]
 8008e28:	f043 0308 	orr.w	r3, r3, #8
 8008e2c:	6193      	str	r3, [r2, #24]
  }
}
 8008e2e:	bd38      	pop	{r3, r4, r5, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e30:	6803      	ldr	r3, [r0, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008e32:	f890 1060 	ldrb.w	r1, [r0, #96]	; 0x60
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008e38:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8008e3a:	400b      	ands	r3, r1
 8008e3c:	7013      	strb	r3, [r2, #0]
    huart->RxXferCount--;
 8008e3e:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    huart->pRxBuffPtr++;
 8008e42:	6d82      	ldr	r2, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8008e44:	3b01      	subs	r3, #1
 8008e46:	b29b      	uxth	r3, r3
 8008e48:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8008e4c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    huart->pRxBuffPtr++;
 8008e50:	3201      	adds	r2, #1
    if (huart->RxXferCount == 0U)
 8008e52:	b29b      	uxth	r3, r3
    huart->pRxBuffPtr++;
 8008e54:	6582      	str	r2, [r0, #88]	; 0x58
    if (huart->RxXferCount == 0U)
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d1e9      	bne.n	8008e2e <UART_RxISR_8BIT+0x16>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e5a:	6802      	ldr	r2, [r0, #0]
 8008e5c:	6811      	ldr	r1, [r2, #0]
 8008e5e:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 8008e62:	6011      	str	r1, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e64:	6891      	ldr	r1, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8008e66:	2520      	movs	r5, #32
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e68:	f021 0101 	bic.w	r1, r1, #1
 8008e6c:	6091      	str	r1, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8008e6e:	f8c0 5088 	str.w	r5, [r0, #136]	; 0x88
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e72:	6ec1      	ldr	r1, [r0, #108]	; 0x6c
      huart->RxISR = NULL;
 8008e74:	6703      	str	r3, [r0, #112]	; 0x70
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e76:	2901      	cmp	r1, #1
 8008e78:	d004      	beq.n	8008e84 <UART_RxISR_8BIT+0x6c>
        HAL_UART_RxCpltCallback(huart);
 8008e7a:	f7fb fd6d 	bl	8004958 <HAL_UART_RxCpltCallback>
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e7e:	2300      	movs	r3, #0
 8008e80:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8008e82:	bd38      	pop	{r3, r4, r5, pc}
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e84:	6813      	ldr	r3, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e86:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e8a:	f023 0310 	bic.w	r3, r3, #16
 8008e8e:	6013      	str	r3, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e90:	f7ff fe5a 	bl	8008b48 <HAL_UARTEx_RxEventCallback>
 8008e94:	e7f3      	b.n	8008e7e <UART_RxISR_8BIT+0x66>
 8008e96:	bf00      	nop

08008e98 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008e98:	b538      	push	{r3, r4, r5, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e9a:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e9e:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008ea0:	2b22      	cmp	r3, #34	; 0x22
{
 8008ea2:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008ea4:	d004      	beq.n	8008eb0 <UART_RxISR_16BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008ea6:	6993      	ldr	r3, [r2, #24]
 8008ea8:	f043 0308 	orr.w	r3, r3, #8
 8008eac:	6193      	str	r3, [r2, #24]
  }
}
 8008eae:	bd38      	pop	{r3, r4, r5, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008eb0:	6a53      	ldr	r3, [r2, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8008eb2:	f8b0 5060 	ldrh.w	r5, [r0, #96]	; 0x60
 8008eb6:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8008eb8:	402b      	ands	r3, r5
 8008eba:	f821 3b02 	strh.w	r3, [r1], #2
    huart->RxXferCount--;
 8008ebe:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    huart->pRxBuffPtr += 2U;
 8008ec2:	6581      	str	r1, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8008ec4:	3b01      	subs	r3, #1
 8008ec6:	b29b      	uxth	r3, r3
 8008ec8:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8008ecc:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8008ed0:	b29b      	uxth	r3, r3
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d1eb      	bne.n	8008eae <UART_RxISR_16BIT+0x16>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ed6:	6811      	ldr	r1, [r2, #0]
 8008ed8:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 8008edc:	6011      	str	r1, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ede:	6891      	ldr	r1, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8008ee0:	2520      	movs	r5, #32
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ee2:	f021 0101 	bic.w	r1, r1, #1
 8008ee6:	6091      	str	r1, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8008ee8:	f8c0 5088 	str.w	r5, [r0, #136]	; 0x88
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008eec:	6ec1      	ldr	r1, [r0, #108]	; 0x6c
      huart->RxISR = NULL;
 8008eee:	6703      	str	r3, [r0, #112]	; 0x70
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ef0:	2901      	cmp	r1, #1
 8008ef2:	d004      	beq.n	8008efe <UART_RxISR_16BIT+0x66>
        HAL_UART_RxCpltCallback(huart);
 8008ef4:	f7fb fd30 	bl	8004958 <HAL_UART_RxCpltCallback>
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ef8:	2300      	movs	r3, #0
 8008efa:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8008efc:	bd38      	pop	{r3, r4, r5, pc}
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008efe:	6813      	ldr	r3, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f00:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f04:	f023 0310 	bic.w	r3, r3, #16
 8008f08:	6013      	str	r3, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f0a:	f7ff fe1d 	bl	8008b48 <HAL_UARTEx_RxEventCallback>
 8008f0e:	e7f3      	b.n	8008ef8 <UART_RxISR_16BIT+0x60>

08008f10 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008f10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008f14:	6803      	ldr	r3, [r0, #0]
 8008f16:	69d9      	ldr	r1, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008f18:	681f      	ldr	r7, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008f1a:	689e      	ldr	r6, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f1c:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8008f20:	2a22      	cmp	r2, #34	; 0x22
 8008f22:	d005      	beq.n	8008f30 <UART_RxISR_8BIT_FIFOEN+0x20>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f24:	699a      	ldr	r2, [r3, #24]
 8008f26:	f042 0208 	orr.w	r2, r2, #8
 8008f2a:	619a      	str	r2, [r3, #24]
  }
}
 8008f2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008f30:	f8b0 2068 	ldrh.w	r2, [r0, #104]	; 0x68
 8008f34:	4604      	mov	r4, r0
 8008f36:	2a00      	cmp	r2, #0
 8008f38:	f000 809c 	beq.w	8009074 <UART_RxISR_8BIT_FIFOEN+0x164>
 8008f3c:	068a      	lsls	r2, r1, #26
 8008f3e:	f140 8082 	bpl.w	8009046 <UART_RxISR_8BIT_FIFOEN+0x136>
 8008f42:	f890 5060 	ldrb.w	r5, [r0, #96]	; 0x60
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f46:	f8df 9138 	ldr.w	r9, [pc, #312]	; 8009080 <UART_RxISR_8BIT_FIFOEN+0x170>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008f4a:	f407 7780 	and.w	r7, r7, #256	; 0x100
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008f4e:	f006 0601 	and.w	r6, r6, #1
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f52:	f04f 0800 	mov.w	r8, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008f56:	f04f 0a04 	mov.w	sl, #4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008f5c:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8008f5e:	402b      	ands	r3, r5
 8008f60:	7013      	strb	r3, [r2, #0]
      huart->RxXferCount--;
 8008f62:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008f66:	6821      	ldr	r1, [r4, #0]
      huart->pRxBuffPtr++;
 8008f68:	6da2      	ldr	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8008f6a:	3b01      	subs	r3, #1
 8008f6c:	b29b      	uxth	r3, r3
 8008f6e:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008f72:	f8d1 b01c 	ldr.w	fp, [r1, #28]
      huart->pRxBuffPtr++;
 8008f76:	3201      	adds	r2, #1
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008f78:	f01b 0f07 	tst.w	fp, #7
      huart->pRxBuffPtr++;
 8008f7c:	65a2      	str	r2, [r4, #88]	; 0x58
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008f7e:	d026      	beq.n	8008fce <UART_RxISR_8BIT_FIFOEN+0xbe>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008f80:	f01b 0f01 	tst.w	fp, #1
 8008f84:	d008      	beq.n	8008f98 <UART_RxISR_8BIT_FIFOEN+0x88>
 8008f86:	b13f      	cbz	r7, 8008f98 <UART_RxISR_8BIT_FIFOEN+0x88>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008f88:	2301      	movs	r3, #1
 8008f8a:	620b      	str	r3, [r1, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008f8c:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8008f90:	f043 0301 	orr.w	r3, r3, #1
 8008f94:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008f98:	f01b 0f02 	tst.w	fp, #2
 8008f9c:	d035      	beq.n	800900a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008f9e:	b196      	cbz	r6, 8008fc6 <UART_RxISR_8BIT_FIFOEN+0xb6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008fa0:	2302      	movs	r3, #2
 8008fa2:	620b      	str	r3, [r1, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008fa4:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008fa8:	f01b 0f04 	tst.w	fp, #4
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008fac:	f043 0304 	orr.w	r3, r3, #4
 8008fb0:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008fb4:	d007      	beq.n	8008fc6 <UART_RxISR_8BIT_FIFOEN+0xb6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008fb6:	f8c1 a020 	str.w	sl, [r1, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008fba:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8008fbe:	f043 0302 	orr.w	r3, r3, #2
 8008fc2:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008fc6:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d135      	bne.n	800903a <UART_RxISR_8BIT_FIFOEN+0x12a>
      if (huart->RxXferCount == 0U)
 8008fce:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8008fd2:	b29b      	uxth	r3, r3
 8008fd4:	b9a3      	cbnz	r3, 8009000 <UART_RxISR_8BIT_FIFOEN+0xf0>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008fd6:	6822      	ldr	r2, [r4, #0]
 8008fd8:	6811      	ldr	r1, [r2, #0]
 8008fda:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8008fde:	6011      	str	r1, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008fe0:	6891      	ldr	r1, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8008fe2:	2020      	movs	r0, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008fe4:	ea01 0109 	and.w	r1, r1, r9
 8008fe8:	6091      	str	r1, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8008fea:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fee:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 8008ff0:	6723      	str	r3, [r4, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ff2:	2901      	cmp	r1, #1
 8008ff4:	d017      	beq.n	8009026 <UART_RxISR_8BIT_FIFOEN+0x116>
          HAL_UART_RxCpltCallback(huart);
 8008ff6:	4620      	mov	r0, r4
 8008ff8:	f7fb fcae 	bl	8004958 <HAL_UART_RxCpltCallback>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ffc:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009000:	f01b 0f20 	tst.w	fp, #32
 8009004:	d01f      	beq.n	8009046 <UART_RxISR_8BIT_FIFOEN+0x136>
 8009006:	6823      	ldr	r3, [r4, #0]
 8009008:	e7a7      	b.n	8008f5a <UART_RxISR_8BIT_FIFOEN+0x4a>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800900a:	f01b 0f04 	tst.w	fp, #4
 800900e:	d0da      	beq.n	8008fc6 <UART_RxISR_8BIT_FIFOEN+0xb6>
 8009010:	2e00      	cmp	r6, #0
 8009012:	d0d8      	beq.n	8008fc6 <UART_RxISR_8BIT_FIFOEN+0xb6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009014:	f8c1 a020 	str.w	sl, [r1, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009018:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800901c:	f043 0302 	orr.w	r3, r3, #2
 8009020:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8009024:	e7cf      	b.n	8008fc6 <UART_RxISR_8BIT_FIFOEN+0xb6>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009026:	6813      	ldr	r3, [r2, #0]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009028:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800902c:	f023 0310 	bic.w	r3, r3, #16
 8009030:	6013      	str	r3, [r2, #0]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009032:	4620      	mov	r0, r4
 8009034:	f7ff fd88 	bl	8008b48 <HAL_UARTEx_RxEventCallback>
 8009038:	e7e0      	b.n	8008ffc <UART_RxISR_8BIT_FIFOEN+0xec>
          HAL_UART_ErrorCallback(huart);
 800903a:	4620      	mov	r0, r4
 800903c:	f7ff fd78 	bl	8008b30 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009040:	f8c4 808c 	str.w	r8, [r4, #140]	; 0x8c
 8009044:	e7c3      	b.n	8008fce <UART_RxISR_8BIT_FIFOEN+0xbe>
    rxdatacount = huart->RxXferCount;
 8009046:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800904a:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800904c:	2b00      	cmp	r3, #0
 800904e:	f43f af6d 	beq.w	8008f2c <UART_RxISR_8BIT_FIFOEN+0x1c>
 8009052:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8009056:	429a      	cmp	r2, r3
 8009058:	f67f af68 	bls.w	8008f2c <UART_RxISR_8BIT_FIFOEN+0x1c>
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800905c:	6823      	ldr	r3, [r4, #0]
      huart->RxISR = UART_RxISR_8BIT;
 800905e:	4907      	ldr	r1, [pc, #28]	; (800907c <UART_RxISR_8BIT_FIFOEN+0x16c>)
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009060:	689a      	ldr	r2, [r3, #8]
 8009062:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8009066:	609a      	str	r2, [r3, #8]
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009068:	681a      	ldr	r2, [r3, #0]
      huart->RxISR = UART_RxISR_8BIT;
 800906a:	6721      	str	r1, [r4, #112]	; 0x70
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800906c:	f042 0220 	orr.w	r2, r2, #32
 8009070:	601a      	str	r2, [r3, #0]
 8009072:	e75b      	b.n	8008f2c <UART_RxISR_8BIT_FIFOEN+0x1c>
    rxdatacount = huart->RxXferCount;
 8009074:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009078:	e758      	b.n	8008f2c <UART_RxISR_8BIT_FIFOEN+0x1c>
 800907a:	bf00      	nop
 800907c:	08008e19 	.word	0x08008e19
 8009080:	effffffe 	.word	0xeffffffe

08009084 <UART_RxISR_16BIT_FIFOEN>:
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009084:	6802      	ldr	r2, [r0, #0]
{
 8009086:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800908a:	69d1      	ldr	r1, [r2, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800908c:	6817      	ldr	r7, [r2, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800908e:	6896      	ldr	r6, [r2, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009090:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8009094:	2b22      	cmp	r3, #34	; 0x22
 8009096:	d005      	beq.n	80090a4 <UART_RxISR_16BIT_FIFOEN+0x20>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009098:	6993      	ldr	r3, [r2, #24]
 800909a:	f043 0308 	orr.w	r3, r3, #8
 800909e:	6193      	str	r3, [r2, #24]
  }
}
 80090a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80090a4:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 80090a8:	4604      	mov	r4, r0
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	f000 8099 	beq.w	80091e2 <UART_RxISR_16BIT_FIFOEN+0x15e>
 80090b0:	068b      	lsls	r3, r1, #26
 80090b2:	d57f      	bpl.n	80091b4 <UART_RxISR_16BIT_FIFOEN+0x130>
  uint16_t  uhMask = huart->Mask;
 80090b4:	f8b0 5060 	ldrh.w	r5, [r0, #96]	; 0x60
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80090b8:	f8df 9130 	ldr.w	r9, [pc, #304]	; 80091ec <UART_RxISR_16BIT_FIFOEN+0x168>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80090bc:	f407 7780 	and.w	r7, r7, #256	; 0x100
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090c0:	f006 0601 	and.w	r6, r6, #1
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090c4:	f04f 0800 	mov.w	r8, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80090c8:	f04f 0a04 	mov.w	sl, #4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80090cc:	6a53      	ldr	r3, [r2, #36]	; 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 80090ce:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80090d0:	402b      	ands	r3, r5
 80090d2:	f821 3b02 	strh.w	r3, [r1], #2
      huart->RxXferCount--;
 80090d6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
      huart->pRxBuffPtr += 2U;
 80090da:	65a1      	str	r1, [r4, #88]	; 0x58
      huart->RxXferCount--;
 80090dc:	3b01      	subs	r3, #1
 80090de:	b29b      	uxth	r3, r3
 80090e0:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80090e4:	f8d2 b01c 	ldr.w	fp, [r2, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80090e8:	f01b 0f07 	tst.w	fp, #7
 80090ec:	d026      	beq.n	800913c <UART_RxISR_16BIT_FIFOEN+0xb8>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80090ee:	f01b 0f01 	tst.w	fp, #1
 80090f2:	d008      	beq.n	8009106 <UART_RxISR_16BIT_FIFOEN+0x82>
 80090f4:	b13f      	cbz	r7, 8009106 <UART_RxISR_16BIT_FIFOEN+0x82>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80090f6:	2301      	movs	r3, #1
 80090f8:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80090fa:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80090fe:	f043 0301 	orr.w	r3, r3, #1
 8009102:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009106:	f01b 0f02 	tst.w	fp, #2
 800910a:	d035      	beq.n	8009178 <UART_RxISR_16BIT_FIFOEN+0xf4>
 800910c:	b196      	cbz	r6, 8009134 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800910e:	2302      	movs	r3, #2
 8009110:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009112:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009116:	f01b 0f04 	tst.w	fp, #4
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800911a:	f043 0304 	orr.w	r3, r3, #4
 800911e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009122:	d007      	beq.n	8009134 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009124:	f8c2 a020 	str.w	sl, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009128:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800912c:	f043 0302 	orr.w	r3, r3, #2
 8009130:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009134:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8009138:	2b00      	cmp	r3, #0
 800913a:	d135      	bne.n	80091a8 <UART_RxISR_16BIT_FIFOEN+0x124>
      if (huart->RxXferCount == 0U)
 800913c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8009140:	b29b      	uxth	r3, r3
 8009142:	b9a3      	cbnz	r3, 800916e <UART_RxISR_16BIT_FIFOEN+0xea>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009144:	6822      	ldr	r2, [r4, #0]
 8009146:	6811      	ldr	r1, [r2, #0]
 8009148:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800914c:	6011      	str	r1, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800914e:	6891      	ldr	r1, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8009150:	2020      	movs	r0, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009152:	ea01 0109 	and.w	r1, r1, r9
 8009156:	6091      	str	r1, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8009158:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800915c:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 800915e:	6723      	str	r3, [r4, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009160:	2901      	cmp	r1, #1
 8009162:	d017      	beq.n	8009194 <UART_RxISR_16BIT_FIFOEN+0x110>
          HAL_UART_RxCpltCallback(huart);
 8009164:	4620      	mov	r0, r4
 8009166:	f7fb fbf7 	bl	8004958 <HAL_UART_RxCpltCallback>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800916a:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800916e:	f01b 0f20 	tst.w	fp, #32
 8009172:	d01f      	beq.n	80091b4 <UART_RxISR_16BIT_FIFOEN+0x130>
 8009174:	6822      	ldr	r2, [r4, #0]
 8009176:	e7a9      	b.n	80090cc <UART_RxISR_16BIT_FIFOEN+0x48>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009178:	f01b 0f04 	tst.w	fp, #4
 800917c:	d0da      	beq.n	8009134 <UART_RxISR_16BIT_FIFOEN+0xb0>
 800917e:	2e00      	cmp	r6, #0
 8009180:	d0d8      	beq.n	8009134 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009182:	f8c2 a020 	str.w	sl, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009186:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800918a:	f043 0302 	orr.w	r3, r3, #2
 800918e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8009192:	e7cf      	b.n	8009134 <UART_RxISR_16BIT_FIFOEN+0xb0>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009194:	6813      	ldr	r3, [r2, #0]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009196:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800919a:	f023 0310 	bic.w	r3, r3, #16
 800919e:	6013      	str	r3, [r2, #0]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80091a0:	4620      	mov	r0, r4
 80091a2:	f7ff fcd1 	bl	8008b48 <HAL_UARTEx_RxEventCallback>
 80091a6:	e7e0      	b.n	800916a <UART_RxISR_16BIT_FIFOEN+0xe6>
          HAL_UART_ErrorCallback(huart);
 80091a8:	4620      	mov	r0, r4
 80091aa:	f7ff fcc1 	bl	8008b30 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091ae:	f8c4 808c 	str.w	r8, [r4, #140]	; 0x8c
 80091b2:	e7c3      	b.n	800913c <UART_RxISR_16BIT_FIFOEN+0xb8>
    rxdatacount = huart->RxXferCount;
 80091b4:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80091b8:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	f43f af70 	beq.w	80090a0 <UART_RxISR_16BIT_FIFOEN+0x1c>
 80091c0:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 80091c4:	429a      	cmp	r2, r3
 80091c6:	f67f af6b 	bls.w	80090a0 <UART_RxISR_16BIT_FIFOEN+0x1c>
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80091ca:	6823      	ldr	r3, [r4, #0]
      huart->RxISR = UART_RxISR_16BIT;
 80091cc:	4906      	ldr	r1, [pc, #24]	; (80091e8 <UART_RxISR_16BIT_FIFOEN+0x164>)
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80091ce:	689a      	ldr	r2, [r3, #8]
 80091d0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80091d4:	609a      	str	r2, [r3, #8]
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80091d6:	681a      	ldr	r2, [r3, #0]
      huart->RxISR = UART_RxISR_16BIT;
 80091d8:	6721      	str	r1, [r4, #112]	; 0x70
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80091da:	f042 0220 	orr.w	r2, r2, #32
 80091de:	601a      	str	r2, [r3, #0]
 80091e0:	e75e      	b.n	80090a0 <UART_RxISR_16BIT_FIFOEN+0x1c>
    rxdatacount = huart->RxXferCount;
 80091e2:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80091e6:	e75b      	b.n	80090a0 <UART_RxISR_16BIT_FIFOEN+0x1c>
 80091e8:	08008e99 	.word	0x08008e99
 80091ec:	effffffe 	.word	0xeffffffe

080091f0 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80091f0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80091f2:	07da      	lsls	r2, r3, #31
{
 80091f4:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80091f6:	d506      	bpl.n	8009206 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80091f8:	6801      	ldr	r1, [r0, #0]
 80091fa:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80091fc:	684a      	ldr	r2, [r1, #4]
 80091fe:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8009202:	4322      	orrs	r2, r4
 8009204:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009206:	079c      	lsls	r4, r3, #30
 8009208:	d506      	bpl.n	8009218 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800920a:	6801      	ldr	r1, [r0, #0]
 800920c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800920e:	684a      	ldr	r2, [r1, #4]
 8009210:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009214:	4322      	orrs	r2, r4
 8009216:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009218:	0759      	lsls	r1, r3, #29
 800921a:	d506      	bpl.n	800922a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800921c:	6801      	ldr	r1, [r0, #0]
 800921e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8009220:	684a      	ldr	r2, [r1, #4]
 8009222:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009226:	4322      	orrs	r2, r4
 8009228:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800922a:	071a      	lsls	r2, r3, #28
 800922c:	d506      	bpl.n	800923c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800922e:	6801      	ldr	r1, [r0, #0]
 8009230:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8009232:	684a      	ldr	r2, [r1, #4]
 8009234:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009238:	4322      	orrs	r2, r4
 800923a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800923c:	06dc      	lsls	r4, r3, #27
 800923e:	d506      	bpl.n	800924e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009240:	6801      	ldr	r1, [r0, #0]
 8009242:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8009244:	688a      	ldr	r2, [r1, #8]
 8009246:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800924a:	4322      	orrs	r2, r4
 800924c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800924e:	0699      	lsls	r1, r3, #26
 8009250:	d506      	bpl.n	8009260 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009252:	6801      	ldr	r1, [r0, #0]
 8009254:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8009256:	688a      	ldr	r2, [r1, #8]
 8009258:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800925c:	4322      	orrs	r2, r4
 800925e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009260:	065a      	lsls	r2, r3, #25
 8009262:	d509      	bpl.n	8009278 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009264:	6801      	ldr	r1, [r0, #0]
 8009266:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8009268:	684a      	ldr	r2, [r1, #4]
 800926a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800926e:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009270:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009274:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009276:	d00b      	beq.n	8009290 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009278:	061b      	lsls	r3, r3, #24
 800927a:	d506      	bpl.n	800928a <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800927c:	6802      	ldr	r2, [r0, #0]
 800927e:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8009280:	6853      	ldr	r3, [r2, #4]
 8009282:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8009286:	430b      	orrs	r3, r1
 8009288:	6053      	str	r3, [r2, #4]
}
 800928a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800928e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009290:	684a      	ldr	r2, [r1, #4]
 8009292:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8009294:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8009298:	4322      	orrs	r2, r4
 800929a:	604a      	str	r2, [r1, #4]
 800929c:	e7ec      	b.n	8009278 <UART_AdvFeatureConfig+0x88>
 800929e:	bf00      	nop

080092a0 <UART_CheckIdleState>:
{
 80092a0:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092a2:	2300      	movs	r3, #0
{
 80092a4:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092a6:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 80092aa:	f7fb fbcb 	bl	8004a44 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80092ae:	6823      	ldr	r3, [r4, #0]
 80092b0:	681a      	ldr	r2, [r3, #0]
 80092b2:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 80092b4:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80092b6:	d40d      	bmi.n	80092d4 <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80092b8:	681a      	ldr	r2, [r3, #0]
 80092ba:	0752      	lsls	r2, r2, #29
 80092bc:	d431      	bmi.n	8009322 <UART_CheckIdleState+0x82>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092be:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80092c0:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 80092c2:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 80092c6:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  return HAL_OK;
 80092ca:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 80092cc:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092d0:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 80092d2:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092d4:	69da      	ldr	r2, [r3, #28]
 80092d6:	0292      	lsls	r2, r2, #10
 80092d8:	d4ee      	bmi.n	80092b8 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092da:	f7fb fbb3 	bl	8004a44 <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80092de:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092e0:	1b40      	subs	r0, r0, r5
 80092e2:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80092e6:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092e8:	d22c      	bcs.n	8009344 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80092ea:	0750      	lsls	r0, r2, #29
 80092ec:	d5f2      	bpl.n	80092d4 <UART_CheckIdleState+0x34>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80092ee:	69da      	ldr	r2, [r3, #28]
 80092f0:	0511      	lsls	r1, r2, #20
 80092f2:	d5ef      	bpl.n	80092d4 <UART_CheckIdleState+0x34>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80092f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80092f8:	621a      	str	r2, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80092fa:	681a      	ldr	r2, [r3, #0]
 80092fc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009300:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009302:	6899      	ldr	r1, [r3, #8]
          __HAL_UNLOCK(huart);
 8009304:	2500      	movs	r5, #0
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009306:	f021 0101 	bic.w	r1, r1, #1
 800930a:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 800930c:	2220      	movs	r2, #32
          __HAL_UNLOCK(huart);
 800930e:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
          huart->gState = HAL_UART_STATE_READY;
 8009312:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 8009316:	2003      	movs	r0, #3
          huart->RxState = HAL_UART_STATE_READY;
 8009318:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800931c:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
}
 8009320:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009322:	69db      	ldr	r3, [r3, #28]
 8009324:	0258      	lsls	r0, r3, #9
 8009326:	d4ca      	bmi.n	80092be <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009328:	f7fb fb8c 	bl	8004a44 <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800932c:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800932e:	1b40      	subs	r0, r0, r5
 8009330:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009334:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009336:	d205      	bcs.n	8009344 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009338:	0751      	lsls	r1, r2, #29
 800933a:	d5f2      	bpl.n	8009322 <UART_CheckIdleState+0x82>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800933c:	69da      	ldr	r2, [r3, #28]
 800933e:	0512      	lsls	r2, r2, #20
 8009340:	d5ef      	bpl.n	8009322 <UART_CheckIdleState+0x82>
 8009342:	e7d7      	b.n	80092f4 <UART_CheckIdleState+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009344:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009348:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800934a:	689a      	ldr	r2, [r3, #8]
        __HAL_UNLOCK(huart);
 800934c:	2500      	movs	r5, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800934e:	f022 0201 	bic.w	r2, r2, #1
 8009352:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8009354:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 8009356:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 800935a:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 800935e:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 8009360:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
}
 8009364:	bd38      	pop	{r3, r4, r5, pc}
 8009366:	bf00      	nop

08009368 <HAL_UART_Init>:
  if (huart == NULL)
 8009368:	2800      	cmp	r0, #0
 800936a:	f000 81b5 	beq.w	80096d8 <HAL_UART_Init+0x370>
  if (huart->gState == HAL_UART_STATE_RESET)
 800936e:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 8009372:	b570      	push	{r4, r5, r6, lr}
 8009374:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8009376:	2b00      	cmp	r3, #0
 8009378:	d06c      	beq.n	8009454 <HAL_UART_Init+0xec>
  __HAL_UART_DISABLE(huart);
 800937a:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800937c:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800937e:	49c0      	ldr	r1, [pc, #768]	; (8009680 <HAL_UART_Init+0x318>)
  huart->gState = HAL_UART_STATE_BUSY;
 8009380:	2224      	movs	r2, #36	; 0x24
 8009382:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 8009386:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009388:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 800938a:	f020 0001 	bic.w	r0, r0, #1
 800938e:	6018      	str	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009390:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009392:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009394:	4332      	orrs	r2, r6
 8009396:	4302      	orrs	r2, r0
 8009398:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800939a:	4029      	ands	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800939c:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800939e:	430a      	orrs	r2, r1
 80093a0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093a2:	685a      	ldr	r2, [r3, #4]
 80093a4:	68e5      	ldr	r5, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80093a6:	49b7      	ldr	r1, [pc, #732]	; (8009684 <HAL_UART_Init+0x31c>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093a8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80093ac:	432a      	orrs	r2, r5
 80093ae:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80093b0:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80093b2:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80093b4:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80093b6:	d052      	beq.n	800945e <HAL_UART_Init+0xf6>
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80093b8:	e9d4 6508 	ldrd	r6, r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80093bc:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 80093c0:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 80093c4:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80093c6:	430a      	orrs	r2, r1
 80093c8:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80093ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80093cc:	49ae      	ldr	r1, [pc, #696]	; (8009688 <HAL_UART_Init+0x320>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80093ce:	f022 020f 	bic.w	r2, r2, #15
 80093d2:	432a      	orrs	r2, r5
  UART_GETCLOCKSOURCE(huart, clocksource);
 80093d4:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80093d6:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80093d8:	d028      	beq.n	800942c <HAL_UART_Init+0xc4>
 80093da:	4aac      	ldr	r2, [pc, #688]	; (800968c <HAL_UART_Init+0x324>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	f000 8091 	beq.w	8009504 <HAL_UART_Init+0x19c>
 80093e2:	4aab      	ldr	r2, [pc, #684]	; (8009690 <HAL_UART_Init+0x328>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	f000 8165 	beq.w	80096b4 <HAL_UART_Init+0x34c>
 80093ea:	4aaa      	ldr	r2, [pc, #680]	; (8009694 <HAL_UART_Init+0x32c>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	f000 80e4 	beq.w	80095ba <HAL_UART_Init+0x252>
 80093f2:	4aa9      	ldr	r2, [pc, #676]	; (8009698 <HAL_UART_Init+0x330>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d111      	bne.n	800941c <HAL_UART_Init+0xb4>
 80093f8:	4ba8      	ldr	r3, [pc, #672]	; (800969c <HAL_UART_Init+0x334>)
 80093fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009402:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009406:	f000 817d 	beq.w	8009704 <HAL_UART_Init+0x39c>
 800940a:	f200 8101 	bhi.w	8009610 <HAL_UART_Init+0x2a8>
 800940e:	2b00      	cmp	r3, #0
 8009410:	f000 80e7 	beq.w	80095e2 <HAL_UART_Init+0x27a>
 8009414:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009418:	f000 80dd 	beq.w	80095d6 <HAL_UART_Init+0x26e>
  huart->NbRxDataToProcess = 1;
 800941c:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 8009420:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8009422:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8009426:	66a2      	str	r2, [r4, #104]	; 0x68
}
 8009428:	2001      	movs	r0, #1
 800942a:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800942c:	4b9b      	ldr	r3, [pc, #620]	; (800969c <HAL_UART_Init+0x334>)
 800942e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009432:	f003 0303 	and.w	r3, r3, #3
 8009436:	3b01      	subs	r3, #1
 8009438:	2b02      	cmp	r3, #2
 800943a:	f240 80d9 	bls.w	80095f0 <HAL_UART_Init+0x288>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800943e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009442:	f000 8151 	beq.w	80096e8 <HAL_UART_Init+0x380>
        pclk = HAL_RCC_GetPCLK2Freq();
 8009446:	f7fd ff35 	bl	80072b4 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800944a:	2800      	cmp	r0, #0
 800944c:	f000 80d3 	beq.w	80095f6 <HAL_UART_Init+0x28e>
 8009450:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009452:	e081      	b.n	8009558 <HAL_UART_Init+0x1f0>
    huart->Lock = HAL_UNLOCKED;
 8009454:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 8009458:	f7fb fa30 	bl	80048bc <HAL_UART_MspInit>
 800945c:	e78d      	b.n	800937a <HAL_UART_Init+0x12>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800945e:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8009462:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8009466:	430a      	orrs	r2, r1
 8009468:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800946a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800946c:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 800946e:	488b      	ldr	r0, [pc, #556]	; (800969c <HAL_UART_Init+0x334>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009470:	f022 020f 	bic.w	r2, r2, #15
 8009474:	430a      	orrs	r2, r1
 8009476:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009478:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800947c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009480:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009484:	f000 813c 	beq.w	8009700 <HAL_UART_Init+0x398>
 8009488:	d80c      	bhi.n	80094a4 <HAL_UART_Init+0x13c>
 800948a:	2b00      	cmp	r3, #0
 800948c:	f000 8132 	beq.w	80096f4 <HAL_UART_Init+0x38c>
 8009490:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009494:	d1c2      	bne.n	800941c <HAL_UART_Init+0xb4>
        pclk = HAL_RCC_GetSysClockFreq();
 8009496:	f7fd fdb1 	bl	8006ffc <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800949a:	2800      	cmp	r0, #0
 800949c:	f000 80ab 	beq.w	80095f6 <HAL_UART_Init+0x28e>
 80094a0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80094a2:	e004      	b.n	80094ae <HAL_UART_Init+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80094a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80094a8:	d1b8      	bne.n	800941c <HAL_UART_Init+0xb4>
        pclk = (uint32_t) LSE_VALUE;
 80094aa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80094ae:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80094b0:	4b7b      	ldr	r3, [pc, #492]	; (80096a0 <HAL_UART_Init+0x338>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80094b2:	eb05 0645 	add.w	r6, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80094b6:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 80094ba:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80094be:	42b3      	cmp	r3, r6
 80094c0:	d3ac      	bcc.n	800941c <HAL_UART_Init+0xb4>
 80094c2:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 80094c6:	d8a9      	bhi.n	800941c <HAL_UART_Init+0xb4>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80094c8:	2600      	movs	r6, #0
 80094ca:	2300      	movs	r3, #0
 80094cc:	4631      	mov	r1, r6
 80094ce:	f7f7 fc03 	bl	8000cd8 <__aeabi_uldivmod>
 80094d2:	020b      	lsls	r3, r1, #8
 80094d4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80094d8:	0202      	lsls	r2, r0, #8
 80094da:	0868      	lsrs	r0, r5, #1
 80094dc:	1810      	adds	r0, r2, r0
 80094de:	f143 0100 	adc.w	r1, r3, #0
 80094e2:	462a      	mov	r2, r5
 80094e4:	4633      	mov	r3, r6
 80094e6:	f7f7 fbf7 	bl	8000cd8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80094ea:	4b6e      	ldr	r3, [pc, #440]	; (80096a4 <HAL_UART_Init+0x33c>)
 80094ec:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 80094f0:	429a      	cmp	r2, r3
 80094f2:	d893      	bhi.n	800941c <HAL_UART_Init+0xb4>
          huart->Instance->BRR = usartdiv;
 80094f4:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 80094f6:	f04f 1301 	mov.w	r3, #65537	; 0x10001
          huart->Instance->BRR = usartdiv;
 80094fa:	60d0      	str	r0, [r2, #12]
  huart->TxISR = NULL;
 80094fc:	e9c4 661c 	strd	r6, r6, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8009500:	66a3      	str	r3, [r4, #104]	; 0x68
  return ret;
 8009502:	e043      	b.n	800958c <HAL_UART_Init+0x224>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009504:	4b65      	ldr	r3, [pc, #404]	; (800969c <HAL_UART_Init+0x334>)
 8009506:	4a68      	ldr	r2, [pc, #416]	; (80096a8 <HAL_UART_Init+0x340>)
 8009508:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800950c:	f003 030c 	and.w	r3, r3, #12
 8009510:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009512:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009516:	d07f      	beq.n	8009618 <HAL_UART_Init+0x2b0>
    switch (clocksource)
 8009518:	2b08      	cmp	r3, #8
 800951a:	f63f af7f 	bhi.w	800941c <HAL_UART_Init+0xb4>
 800951e:	a201      	add	r2, pc, #4	; (adr r2, 8009524 <HAL_UART_Init+0x1bc>)
 8009520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009524:	080095eb 	.word	0x080095eb
 8009528:	08009447 	.word	0x08009447
 800952c:	080095b7 	.word	0x080095b7
 8009530:	0800941d 	.word	0x0800941d
 8009534:	080095dd 	.word	0x080095dd
 8009538:	0800941d 	.word	0x0800941d
 800953c:	0800941d 	.word	0x0800941d
 8009540:	0800941d 	.word	0x0800941d
 8009544:	08009555 	.word	0x08009555
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009548:	2b30      	cmp	r3, #48	; 0x30
 800954a:	f47f af67 	bne.w	800941c <HAL_UART_Init+0xb4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800954e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009552:	d07a      	beq.n	800964a <HAL_UART_Init+0x2e2>
 8009554:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009558:	6862      	ldr	r2, [r4, #4]
 800955a:	4b51      	ldr	r3, [pc, #324]	; (80096a0 <HAL_UART_Init+0x338>)
 800955c:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8009560:	fbb0 f3f3 	udiv	r3, r0, r3
 8009564:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8009568:	fbb3 f3f2 	udiv	r3, r3, r2
 800956c:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800956e:	f1a3 0110 	sub.w	r1, r3, #16
 8009572:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8009576:	4291      	cmp	r1, r2
 8009578:	f63f af50 	bhi.w	800941c <HAL_UART_Init+0xb4>
        huart->Instance->BRR = usartdiv;
 800957c:	6820      	ldr	r0, [r4, #0]
 800957e:	60c3      	str	r3, [r0, #12]
  huart->RxISR = NULL;
 8009580:	2200      	movs	r2, #0
  huart->TxISR = NULL;
 8009582:	e9c4 221c 	strd	r2, r2, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8009586:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800958a:	66a1      	str	r1, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800958c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800958e:	2b00      	cmp	r3, #0
 8009590:	d13a      	bne.n	8009608 <HAL_UART_Init+0x2a0>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009592:	6823      	ldr	r3, [r4, #0]
 8009594:	685a      	ldr	r2, [r3, #4]
 8009596:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800959a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800959c:	689a      	ldr	r2, [r3, #8]
 800959e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80095a2:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80095a4:	681a      	ldr	r2, [r3, #0]
 80095a6:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80095aa:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80095ac:	601a      	str	r2, [r3, #0]
}
 80095ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  return (UART_CheckIdleState(huart));
 80095b2:	f7ff be75 	b.w	80092a0 <UART_CheckIdleState>
        pclk = (uint32_t) HSI_VALUE;
 80095b6:	483d      	ldr	r0, [pc, #244]	; (80096ac <HAL_UART_Init+0x344>)
 80095b8:	e7ce      	b.n	8009558 <HAL_UART_Init+0x1f0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80095ba:	4b38      	ldr	r3, [pc, #224]	; (800969c <HAL_UART_Init+0x334>)
 80095bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80095c0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80095c4:	2b80      	cmp	r3, #128	; 0x80
 80095c6:	f000 809d 	beq.w	8009704 <HAL_UART_Init+0x39c>
 80095ca:	f200 8081 	bhi.w	80096d0 <HAL_UART_Init+0x368>
 80095ce:	b143      	cbz	r3, 80095e2 <HAL_UART_Init+0x27a>
 80095d0:	2b40      	cmp	r3, #64	; 0x40
 80095d2:	f47f af23 	bne.w	800941c <HAL_UART_Init+0xb4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095d6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80095da:	d07f      	beq.n	80096dc <HAL_UART_Init+0x374>
        pclk = HAL_RCC_GetSysClockFreq();
 80095dc:	f7fd fd0e 	bl	8006ffc <HAL_RCC_GetSysClockFreq>
        break;
 80095e0:	e733      	b.n	800944a <HAL_UART_Init+0xe2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095e2:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80095e6:	f000 8082 	beq.w	80096ee <HAL_UART_Init+0x386>
        pclk = HAL_RCC_GetPCLK1Freq();
 80095ea:	f7fd fe51 	bl	8007290 <HAL_RCC_GetPCLK1Freq>
        break;
 80095ee:	e72c      	b.n	800944a <HAL_UART_Init+0xe2>
 80095f0:	4a2f      	ldr	r2, [pc, #188]	; (80096b0 <HAL_UART_Init+0x348>)
 80095f2:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 80095f4:	e78d      	b.n	8009512 <HAL_UART_Init+0x1aa>
  huart->RxISR = NULL;
 80095f6:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80095f8:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80095fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  huart->NbRxDataToProcess = 1;
 80095fe:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8009602:	66a2      	str	r2, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009604:	2b00      	cmp	r3, #0
 8009606:	d0c4      	beq.n	8009592 <HAL_UART_Init+0x22a>
    UART_AdvFeatureConfig(huart);
 8009608:	4620      	mov	r0, r4
 800960a:	f7ff fdf1 	bl	80091f0 <UART_AdvFeatureConfig>
 800960e:	e7c0      	b.n	8009592 <HAL_UART_Init+0x22a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009610:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009614:	d09b      	beq.n	800954e <HAL_UART_Init+0x1e6>
 8009616:	e701      	b.n	800941c <HAL_UART_Init+0xb4>
    switch (clocksource)
 8009618:	2b08      	cmp	r3, #8
 800961a:	f63f aeff 	bhi.w	800941c <HAL_UART_Init+0xb4>
 800961e:	a201      	add	r2, pc, #4	; (adr r2, 8009624 <HAL_UART_Init+0x2bc>)
 8009620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009624:	080096ef 	.word	0x080096ef
 8009628:	080096e9 	.word	0x080096e9
 800962c:	08009649 	.word	0x08009649
 8009630:	0800941d 	.word	0x0800941d
 8009634:	080096dd 	.word	0x080096dd
 8009638:	0800941d 	.word	0x0800941d
 800963c:	0800941d 	.word	0x0800941d
 8009640:	0800941d 	.word	0x0800941d
 8009644:	0800964b 	.word	0x0800964b
        pclk = (uint32_t) HSI_VALUE;
 8009648:	4818      	ldr	r0, [pc, #96]	; (80096ac <HAL_UART_Init+0x344>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800964a:	6862      	ldr	r2, [r4, #4]
 800964c:	4914      	ldr	r1, [pc, #80]	; (80096a0 <HAL_UART_Init+0x338>)
 800964e:	0853      	lsrs	r3, r2, #1
 8009650:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
 8009654:	fbb0 f0f1 	udiv	r0, r0, r1
 8009658:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800965c:	fbb0 f0f2 	udiv	r0, r0, r2
 8009660:	b282      	uxth	r2, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009662:	f1a2 0110 	sub.w	r1, r2, #16
 8009666:	f64f 73ef 	movw	r3, #65519	; 0xffef
 800966a:	4299      	cmp	r1, r3
 800966c:	f63f aed6 	bhi.w	800941c <HAL_UART_Init+0xb4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009670:	f020 030f 	bic.w	r3, r0, #15
 8009674:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009676:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 800967a:	6820      	ldr	r0, [r4, #0]
 800967c:	4313      	orrs	r3, r2
 800967e:	e77e      	b.n	800957e <HAL_UART_Init+0x216>
 8009680:	cfff69f3 	.word	0xcfff69f3
 8009684:	40008000 	.word	0x40008000
 8009688:	40013800 	.word	0x40013800
 800968c:	40004400 	.word	0x40004400
 8009690:	40004800 	.word	0x40004800
 8009694:	40004c00 	.word	0x40004c00
 8009698:	40005000 	.word	0x40005000
 800969c:	40021000 	.word	0x40021000
 80096a0:	0800f7d8 	.word	0x0800f7d8
 80096a4:	000ffcff 	.word	0x000ffcff
 80096a8:	0800f7c8 	.word	0x0800f7c8
 80096ac:	00f42400 	.word	0x00f42400
 80096b0:	0800f7c4 	.word	0x0800f7c4
  UART_GETCLOCKSOURCE(huart, clocksource);
 80096b4:	4b16      	ldr	r3, [pc, #88]	; (8009710 <HAL_UART_Init+0x3a8>)
 80096b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096ba:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80096be:	2b20      	cmp	r3, #32
 80096c0:	d020      	beq.n	8009704 <HAL_UART_Init+0x39c>
 80096c2:	f63f af41 	bhi.w	8009548 <HAL_UART_Init+0x1e0>
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d08b      	beq.n	80095e2 <HAL_UART_Init+0x27a>
 80096ca:	2b10      	cmp	r3, #16
 80096cc:	d083      	beq.n	80095d6 <HAL_UART_Init+0x26e>
 80096ce:	e6a5      	b.n	800941c <HAL_UART_Init+0xb4>
 80096d0:	2bc0      	cmp	r3, #192	; 0xc0
 80096d2:	f43f af3c 	beq.w	800954e <HAL_UART_Init+0x1e6>
 80096d6:	e6a1      	b.n	800941c <HAL_UART_Init+0xb4>
}
 80096d8:	2001      	movs	r0, #1
 80096da:	4770      	bx	lr
        pclk = HAL_RCC_GetSysClockFreq();
 80096dc:	f7fd fc8e 	bl	8006ffc <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80096e0:	2800      	cmp	r0, #0
 80096e2:	d088      	beq.n	80095f6 <HAL_UART_Init+0x28e>
 80096e4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80096e6:	e7b0      	b.n	800964a <HAL_UART_Init+0x2e2>
        pclk = HAL_RCC_GetPCLK2Freq();
 80096e8:	f7fd fde4 	bl	80072b4 <HAL_RCC_GetPCLK2Freq>
        break;
 80096ec:	e7f8      	b.n	80096e0 <HAL_UART_Init+0x378>
        pclk = HAL_RCC_GetPCLK1Freq();
 80096ee:	f7fd fdcf 	bl	8007290 <HAL_RCC_GetPCLK1Freq>
        break;
 80096f2:	e7f5      	b.n	80096e0 <HAL_UART_Init+0x378>
        pclk = HAL_RCC_GetPCLK1Freq();
 80096f4:	f7fd fdcc 	bl	8007290 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80096f8:	2800      	cmp	r0, #0
 80096fa:	f43f af7c 	beq.w	80095f6 <HAL_UART_Init+0x28e>
 80096fe:	e6cf      	b.n	80094a0 <HAL_UART_Init+0x138>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009700:	4804      	ldr	r0, [pc, #16]	; (8009714 <HAL_UART_Init+0x3ac>)
 8009702:	e6d4      	b.n	80094ae <HAL_UART_Init+0x146>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009704:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8009708:	4802      	ldr	r0, [pc, #8]	; (8009714 <HAL_UART_Init+0x3ac>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800970a:	f47f af25 	bne.w	8009558 <HAL_UART_Init+0x1f0>
 800970e:	e79c      	b.n	800964a <HAL_UART_Init+0x2e2>
 8009710:	40021000 	.word	0x40021000
 8009714:	00f42400 	.word	0x00f42400

08009718 <UART_WaitOnFlagUntilTimeout>:
{
 8009718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800971c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009720:	6804      	ldr	r4, [r0, #0]
 8009722:	4607      	mov	r7, r0
 8009724:	460e      	mov	r6, r1
 8009726:	4615      	mov	r5, r2
 8009728:	4699      	mov	r9, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800972a:	f1b8 3fff 	cmp.w	r8, #4294967295
 800972e:	d10a      	bne.n	8009746 <UART_WaitOnFlagUntilTimeout+0x2e>
 8009730:	69e3      	ldr	r3, [r4, #28]
 8009732:	ea36 0303 	bics.w	r3, r6, r3
 8009736:	bf0c      	ite	eq
 8009738:	2301      	moveq	r3, #1
 800973a:	2300      	movne	r3, #0
 800973c:	429d      	cmp	r5, r3
 800973e:	d0f7      	beq.n	8009730 <UART_WaitOnFlagUntilTimeout+0x18>
  return HAL_OK;
 8009740:	2000      	movs	r0, #0
}
 8009742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009746:	69e3      	ldr	r3, [r4, #28]
 8009748:	ea36 0303 	bics.w	r3, r6, r3
 800974c:	bf0c      	ite	eq
 800974e:	2301      	moveq	r3, #1
 8009750:	2300      	movne	r3, #0
 8009752:	429d      	cmp	r5, r3
 8009754:	d1f4      	bne.n	8009740 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009756:	f7fb f975 	bl	8004a44 <HAL_GetTick>
 800975a:	eba0 0009 	sub.w	r0, r0, r9
 800975e:	4540      	cmp	r0, r8
 8009760:	d820      	bhi.n	80097a4 <UART_WaitOnFlagUntilTimeout+0x8c>
 8009762:	f1b8 0f00 	cmp.w	r8, #0
 8009766:	d01d      	beq.n	80097a4 <UART_WaitOnFlagUntilTimeout+0x8c>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009768:	683c      	ldr	r4, [r7, #0]
 800976a:	6823      	ldr	r3, [r4, #0]
 800976c:	075a      	lsls	r2, r3, #29
 800976e:	d5dc      	bpl.n	800972a <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009770:	69e3      	ldr	r3, [r4, #28]
 8009772:	051b      	lsls	r3, r3, #20
 8009774:	d5d9      	bpl.n	800972a <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009776:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800977a:	6223      	str	r3, [r4, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800977c:	6823      	ldr	r3, [r4, #0]
 800977e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009782:	6023      	str	r3, [r4, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009784:	68a2      	ldr	r2, [r4, #8]
          huart->gState = HAL_UART_STATE_READY;
 8009786:	2320      	movs	r3, #32
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009788:	f022 0201 	bic.w	r2, r2, #1
          __HAL_UNLOCK(huart);
 800978c:	2100      	movs	r1, #0
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800978e:	60a2      	str	r2, [r4, #8]
          return HAL_TIMEOUT;
 8009790:	2003      	movs	r0, #3
          huart->gState = HAL_UART_STATE_READY;
 8009792:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8009796:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800979a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800979e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 80097a2:	e7ce      	b.n	8009742 <UART_WaitOnFlagUntilTimeout+0x2a>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	681a      	ldr	r2, [r3, #0]
 80097a8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80097ac:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097ae:	689a      	ldr	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80097b0:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097b2:	f022 0201 	bic.w	r2, r2, #1
        __HAL_UNLOCK(huart);
 80097b6:	2400      	movs	r4, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097b8:	609a      	str	r2, [r3, #8]
        __HAL_UNLOCK(huart);
 80097ba:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 80097bc:	f8c7 1084 	str.w	r1, [r7, #132]	; 0x84
        __HAL_UNLOCK(huart);
 80097c0:	f887 4080 	strb.w	r4, [r7, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80097c4:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 80097c8:	e7bb      	b.n	8009742 <UART_WaitOnFlagUntilTimeout+0x2a>
 80097ca:	bf00      	nop

080097cc <HAL_UART_Transmit>:
{
 80097cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80097d0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 80097d2:	f8d0 0084 	ldr.w	r0, [r0, #132]	; 0x84
 80097d6:	2820      	cmp	r0, #32
{
 80097d8:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 80097da:	d17b      	bne.n	80098d4 <HAL_UART_Transmit+0x108>
    if ((pData == NULL) || (Size == 0U))
 80097dc:	4688      	mov	r8, r1
 80097de:	2900      	cmp	r1, #0
 80097e0:	d048      	beq.n	8009874 <HAL_UART_Transmit+0xa8>
 80097e2:	4617      	mov	r7, r2
 80097e4:	2a00      	cmp	r2, #0
 80097e6:	d045      	beq.n	8009874 <HAL_UART_Transmit+0xa8>
 80097e8:	461d      	mov	r5, r3
    __HAL_LOCK(huart);
 80097ea:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 80097ee:	2b01      	cmp	r3, #1
 80097f0:	d070      	beq.n	80098d4 <HAL_UART_Transmit+0x108>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80097f2:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 80097f4:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097f6:	f04f 0900 	mov.w	r9, #0
 80097fa:	f8c4 908c 	str.w	r9, [r4, #140]	; 0x8c
    __HAL_LOCK(huart);
 80097fe:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009802:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    tickstart = HAL_GetTick();
 8009806:	f7fb f91d 	bl	8004a44 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800980a:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 800980c:	f8a4 7054 	strh.w	r7, [r4, #84]	; 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009810:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8009814:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8009816:	f8a4 7056 	strh.w	r7, [r4, #86]	; 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800981a:	d05f      	beq.n	80098dc <HAL_UART_Transmit+0x110>
      pdata16bits = NULL;
 800981c:	464f      	mov	r7, r9
    while (huart->TxXferCount > 0U)
 800981e:	f8b4 3056 	ldrh.w	r3, [r4, #86]	; 0x56
    __HAL_UNLOCK(huart);
 8009822:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 8009824:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 8009826:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
    while (huart->TxXferCount > 0U)
 800982a:	b1b3      	cbz	r3, 800985a <HAL_UART_Transmit+0x8e>
 800982c:	6822      	ldr	r2, [r4, #0]
 800982e:	1c69      	adds	r1, r5, #1
 8009830:	d124      	bne.n	800987c <HAL_UART_Transmit+0xb0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009832:	69d3      	ldr	r3, [r2, #28]
 8009834:	061b      	lsls	r3, r3, #24
 8009836:	d5fc      	bpl.n	8009832 <HAL_UART_Transmit+0x66>
      if (pdata8bits == NULL)
 8009838:	f1b8 0f00 	cmp.w	r8, #0
 800983c:	d045      	beq.n	80098ca <HAL_UART_Transmit+0xfe>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800983e:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009842:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8009844:	f8b4 3056 	ldrh.w	r3, [r4, #86]	; 0x56
 8009848:	3b01      	subs	r3, #1
 800984a:	b29b      	uxth	r3, r3
 800984c:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8009850:	f8b4 3056 	ldrh.w	r3, [r4, #86]	; 0x56
 8009854:	b29b      	uxth	r3, r3
 8009856:	2b00      	cmp	r3, #0
 8009858:	d1e9      	bne.n	800982e <HAL_UART_Transmit+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800985a:	9500      	str	r5, [sp, #0]
 800985c:	4633      	mov	r3, r6
 800985e:	2200      	movs	r2, #0
 8009860:	2140      	movs	r1, #64	; 0x40
 8009862:	4620      	mov	r0, r4
 8009864:	f7ff ff58 	bl	8009718 <UART_WaitOnFlagUntilTimeout>
 8009868:	2800      	cmp	r0, #0
 800986a:	d152      	bne.n	8009912 <HAL_UART_Transmit+0x146>
    huart->gState = HAL_UART_STATE_READY;
 800986c:	2320      	movs	r3, #32
 800986e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    return HAL_OK;
 8009872:	e000      	b.n	8009876 <HAL_UART_Transmit+0xaa>
      return  HAL_ERROR;
 8009874:	2001      	movs	r0, #1
}
 8009876:	b003      	add	sp, #12
 8009878:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800987c:	69d3      	ldr	r3, [r2, #28]
 800987e:	f013 0980 	ands.w	r9, r3, #128	; 0x80
 8009882:	d1d9      	bne.n	8009838 <HAL_UART_Transmit+0x6c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009884:	f7fb f8de 	bl	8004a44 <HAL_GetTick>
 8009888:	1b80      	subs	r0, r0, r6
 800988a:	4285      	cmp	r5, r0
 800988c:	d32c      	bcc.n	80098e8 <HAL_UART_Transmit+0x11c>
 800988e:	b35d      	cbz	r5, 80098e8 <HAL_UART_Transmit+0x11c>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009890:	6822      	ldr	r2, [r4, #0]
 8009892:	6813      	ldr	r3, [r2, #0]
 8009894:	075b      	lsls	r3, r3, #29
 8009896:	d5ca      	bpl.n	800982e <HAL_UART_Transmit+0x62>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009898:	69d3      	ldr	r3, [r2, #28]
 800989a:	0518      	lsls	r0, r3, #20
 800989c:	d5c7      	bpl.n	800982e <HAL_UART_Transmit+0x62>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800989e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80098a2:	6213      	str	r3, [r2, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80098a4:	6813      	ldr	r3, [r2, #0]
 80098a6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80098aa:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098ac:	6891      	ldr	r1, [r2, #8]
          huart->gState = HAL_UART_STATE_READY;
 80098ae:	2320      	movs	r3, #32
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098b0:	f021 0101 	bic.w	r1, r1, #1
 80098b4:	6091      	str	r1, [r2, #8]
        return HAL_TIMEOUT;
 80098b6:	2003      	movs	r0, #3
          huart->gState = HAL_UART_STATE_READY;
 80098b8:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 80098bc:	f884 9080 	strb.w	r9, [r4, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 80098c0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80098c4:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
          return HAL_TIMEOUT;
 80098c8:	e7d5      	b.n	8009876 <HAL_UART_Transmit+0xaa>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80098ca:	f837 3b02 	ldrh.w	r3, [r7], #2
 80098ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098d2:	e7b6      	b.n	8009842 <HAL_UART_Transmit+0x76>
    return HAL_BUSY;
 80098d4:	2002      	movs	r0, #2
}
 80098d6:	b003      	add	sp, #12
 80098d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098dc:	6923      	ldr	r3, [r4, #16]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d19c      	bne.n	800981c <HAL_UART_Transmit+0x50>
 80098e2:	4647      	mov	r7, r8
      pdata8bits  = NULL;
 80098e4:	4698      	mov	r8, r3
 80098e6:	e79a      	b.n	800981e <HAL_UART_Transmit+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80098e8:	6823      	ldr	r3, [r4, #0]
 80098ea:	681a      	ldr	r2, [r3, #0]
 80098ec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80098f0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098f2:	689a      	ldr	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80098f4:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098f6:	f022 0201 	bic.w	r2, r2, #1
        __HAL_UNLOCK(huart);
 80098fa:	2500      	movs	r5, #0
        return HAL_TIMEOUT;
 80098fc:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098fe:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8009900:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
        __HAL_UNLOCK(huart);
 8009904:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8009908:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
}
 800990c:	b003      	add	sp, #12
 800990e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 8009912:	2003      	movs	r0, #3
 8009914:	e7af      	b.n	8009876 <HAL_UART_Transmit+0xaa>
 8009916:	bf00      	nop

08009918 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009918:	4770      	bx	lr
 800991a:	bf00      	nop

0800991c <HAL_UARTEx_RxFifoFullCallback>:
 800991c:	4770      	bx	lr
 800991e:	bf00      	nop

08009920 <HAL_UARTEx_TxFifoEmptyCallback>:
 8009920:	4770      	bx	lr
 8009922:	bf00      	nop

08009924 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009924:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8009928:	2a01      	cmp	r2, #1
 800992a:	d017      	beq.n	800995c <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800992c:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800992e:	2124      	movs	r1, #36	; 0x24
{
 8009930:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 8009932:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
 8009936:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009938:	6810      	ldr	r0, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800993a:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800993c:	2100      	movs	r1, #0
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800993e:	f020 5000 	bic.w	r0, r0, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 8009942:	f024 0401 	bic.w	r4, r4, #1
 8009946:	6014      	str	r4, [r2, #0]

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 8009948:	2520      	movs	r5, #32
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800994a:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800994c:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800994e:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80

  return HAL_OK;
 8009952:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8009954:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 8009958:	bc30      	pop	{r4, r5}
 800995a:	4770      	bx	lr
  __HAL_LOCK(huart);
 800995c:	2002      	movs	r0, #2
}
 800995e:	4770      	bx	lr

08009960 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009960:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8009964:	2a01      	cmp	r2, #1
 8009966:	d033      	beq.n	80099d0 <HAL_UARTEx_SetTxFifoThreshold+0x70>

  huart->gState = HAL_UART_STATE_BUSY;
 8009968:	4603      	mov	r3, r0
 800996a:	2024      	movs	r0, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800996c:	681a      	ldr	r2, [r3, #0]
{
 800996e:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 8009970:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009974:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009976:	6810      	ldr	r0, [r2, #0]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009978:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800997a:	f020 0001 	bic.w	r0, r0, #1
 800997e:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009980:	6890      	ldr	r0, [r2, #8]
 8009982:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 8009986:	4301      	orrs	r1, r0
 8009988:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800998a:	b1f5      	cbz	r5, 80099ca <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800998c:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800998e:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009990:	4810      	ldr	r0, [pc, #64]	; (80099d4 <HAL_UARTEx_SetTxFifoThreshold+0x74>)
                               (uint16_t)denominator[tx_fifo_threshold];
 8009992:	4f11      	ldr	r7, [pc, #68]	; (80099d8 <HAL_UARTEx_SetTxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009994:	f3c6 6642 	ubfx	r6, r6, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009998:	0f6d      	lsrs	r5, r5, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800999a:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800999c:	5d40      	ldrb	r0, [r0, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 800999e:	5dbe      	ldrb	r6, [r7, r6]
                               (uint16_t)denominator[tx_fifo_threshold];
 80099a0:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80099a2:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80099a4:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80099a6:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80099aa:	fbb0 f0f5 	udiv	r0, r0, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80099ae:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 80099b2:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 80099b4:	2520      	movs	r5, #32
 80099b6:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80099ba:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80099bc:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 80099c0:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80099c2:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 80099c6:	bcf0      	pop	{r4, r5, r6, r7}
 80099c8:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 80099ca:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80099cc:	4608      	mov	r0, r1
 80099ce:	e7ee      	b.n	80099ae <HAL_UARTEx_SetTxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 80099d0:	2002      	movs	r0, #2
}
 80099d2:	4770      	bx	lr
 80099d4:	0800f7f8 	.word	0x0800f7f8
 80099d8:	0800f7f0 	.word	0x0800f7f0

080099dc <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 80099dc:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 80099e0:	2a01      	cmp	r2, #1
 80099e2:	d033      	beq.n	8009a4c <HAL_UARTEx_SetRxFifoThreshold+0x70>
  huart->gState = HAL_UART_STATE_BUSY;
 80099e4:	4603      	mov	r3, r0
 80099e6:	2024      	movs	r0, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80099e8:	681a      	ldr	r2, [r3, #0]
{
 80099ea:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 80099ec:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80099f0:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80099f2:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80099f4:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 80099f6:	f020 0001 	bic.w	r0, r0, #1
 80099fa:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80099fc:	6890      	ldr	r0, [r2, #8]
 80099fe:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 8009a02:	4301      	orrs	r1, r0
 8009a04:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009a06:	b1f5      	cbz	r5, 8009a46 <HAL_UARTEx_SetRxFifoThreshold+0x6a>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009a08:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009a0a:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a0c:	4810      	ldr	r0, [pc, #64]	; (8009a50 <HAL_UARTEx_SetRxFifoThreshold+0x74>)
                               (uint16_t)denominator[tx_fifo_threshold];
 8009a0e:	4f11      	ldr	r7, [pc, #68]	; (8009a54 <HAL_UARTEx_SetRxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a10:	f3c6 6642 	ubfx	r6, r6, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009a14:	0f6d      	lsrs	r5, r5, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a16:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a18:	5d40      	ldrb	r0, [r0, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 8009a1a:	5dbe      	ldrb	r6, [r7, r6]
                               (uint16_t)denominator[tx_fifo_threshold];
 8009a1c:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a1e:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a20:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a22:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a26:	fbb0 f0f5 	udiv	r0, r0, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a2a:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8009a2e:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 8009a30:	2520      	movs	r5, #32
 8009a32:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a36:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8009a38:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 8009a3c:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8009a3e:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 8009a42:	bcf0      	pop	{r4, r5, r6, r7}
 8009a44:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 8009a46:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8009a48:	4608      	mov	r0, r1
 8009a4a:	e7ee      	b.n	8009a2a <HAL_UARTEx_SetRxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 8009a4c:	2002      	movs	r0, #2
}
 8009a4e:	4770      	bx	lr
 8009a50:	0800f7f8 	.word	0x0800f7f8
 8009a54:	0800f7f0 	.word	0x0800f7f0

08009a58 <atof>:
 8009a58:	2100      	movs	r1, #0
 8009a5a:	f001 bb93 	b.w	800b184 <strtod>

08009a5e <atoi>:
 8009a5e:	220a      	movs	r2, #10
 8009a60:	2100      	movs	r1, #0
 8009a62:	f001 bc1f 	b.w	800b2a4 <strtol>
	...

08009a68 <__errno>:
 8009a68:	4b01      	ldr	r3, [pc, #4]	; (8009a70 <__errno+0x8>)
 8009a6a:	6818      	ldr	r0, [r3, #0]
 8009a6c:	4770      	bx	lr
 8009a6e:	bf00      	nop
 8009a70:	2000002c 	.word	0x2000002c

08009a74 <__libc_init_array>:
 8009a74:	b570      	push	{r4, r5, r6, lr}
 8009a76:	4d0d      	ldr	r5, [pc, #52]	; (8009aac <__libc_init_array+0x38>)
 8009a78:	4c0d      	ldr	r4, [pc, #52]	; (8009ab0 <__libc_init_array+0x3c>)
 8009a7a:	1b64      	subs	r4, r4, r5
 8009a7c:	10a4      	asrs	r4, r4, #2
 8009a7e:	2600      	movs	r6, #0
 8009a80:	42a6      	cmp	r6, r4
 8009a82:	d109      	bne.n	8009a98 <__libc_init_array+0x24>
 8009a84:	4d0b      	ldr	r5, [pc, #44]	; (8009ab4 <__libc_init_array+0x40>)
 8009a86:	4c0c      	ldr	r4, [pc, #48]	; (8009ab8 <__libc_init_array+0x44>)
 8009a88:	f004 fc46 	bl	800e318 <_init>
 8009a8c:	1b64      	subs	r4, r4, r5
 8009a8e:	10a4      	asrs	r4, r4, #2
 8009a90:	2600      	movs	r6, #0
 8009a92:	42a6      	cmp	r6, r4
 8009a94:	d105      	bne.n	8009aa2 <__libc_init_array+0x2e>
 8009a96:	bd70      	pop	{r4, r5, r6, pc}
 8009a98:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a9c:	4798      	blx	r3
 8009a9e:	3601      	adds	r6, #1
 8009aa0:	e7ee      	b.n	8009a80 <__libc_init_array+0xc>
 8009aa2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009aa6:	4798      	blx	r3
 8009aa8:	3601      	adds	r6, #1
 8009aaa:	e7f2      	b.n	8009a92 <__libc_init_array+0x1e>
 8009aac:	0800fcf0 	.word	0x0800fcf0
 8009ab0:	0800fcf0 	.word	0x0800fcf0
 8009ab4:	0800fcf0 	.word	0x0800fcf0
 8009ab8:	0800fcf4 	.word	0x0800fcf4

08009abc <memcpy>:
 8009abc:	440a      	add	r2, r1
 8009abe:	4291      	cmp	r1, r2
 8009ac0:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ac4:	d100      	bne.n	8009ac8 <memcpy+0xc>
 8009ac6:	4770      	bx	lr
 8009ac8:	b510      	push	{r4, lr}
 8009aca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ace:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ad2:	4291      	cmp	r1, r2
 8009ad4:	d1f9      	bne.n	8009aca <memcpy+0xe>
 8009ad6:	bd10      	pop	{r4, pc}

08009ad8 <memmove>:
 8009ad8:	4288      	cmp	r0, r1
 8009ada:	b510      	push	{r4, lr}
 8009adc:	eb01 0402 	add.w	r4, r1, r2
 8009ae0:	d902      	bls.n	8009ae8 <memmove+0x10>
 8009ae2:	4284      	cmp	r4, r0
 8009ae4:	4623      	mov	r3, r4
 8009ae6:	d807      	bhi.n	8009af8 <memmove+0x20>
 8009ae8:	1e43      	subs	r3, r0, #1
 8009aea:	42a1      	cmp	r1, r4
 8009aec:	d008      	beq.n	8009b00 <memmove+0x28>
 8009aee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009af2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009af6:	e7f8      	b.n	8009aea <memmove+0x12>
 8009af8:	4402      	add	r2, r0
 8009afa:	4601      	mov	r1, r0
 8009afc:	428a      	cmp	r2, r1
 8009afe:	d100      	bne.n	8009b02 <memmove+0x2a>
 8009b00:	bd10      	pop	{r4, pc}
 8009b02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b0a:	e7f7      	b.n	8009afc <memmove+0x24>

08009b0c <memset>:
 8009b0c:	4402      	add	r2, r0
 8009b0e:	4603      	mov	r3, r0
 8009b10:	4293      	cmp	r3, r2
 8009b12:	d100      	bne.n	8009b16 <memset+0xa>
 8009b14:	4770      	bx	lr
 8009b16:	f803 1b01 	strb.w	r1, [r3], #1
 8009b1a:	e7f9      	b.n	8009b10 <memset+0x4>

08009b1c <__cvt>:
 8009b1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b20:	ec55 4b10 	vmov	r4, r5, d0
 8009b24:	2d00      	cmp	r5, #0
 8009b26:	460e      	mov	r6, r1
 8009b28:	4619      	mov	r1, r3
 8009b2a:	462b      	mov	r3, r5
 8009b2c:	bfbb      	ittet	lt
 8009b2e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009b32:	461d      	movlt	r5, r3
 8009b34:	2300      	movge	r3, #0
 8009b36:	232d      	movlt	r3, #45	; 0x2d
 8009b38:	700b      	strb	r3, [r1, #0]
 8009b3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b3c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009b40:	4691      	mov	r9, r2
 8009b42:	f023 0820 	bic.w	r8, r3, #32
 8009b46:	bfbc      	itt	lt
 8009b48:	4622      	movlt	r2, r4
 8009b4a:	4614      	movlt	r4, r2
 8009b4c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009b50:	d005      	beq.n	8009b5e <__cvt+0x42>
 8009b52:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009b56:	d100      	bne.n	8009b5a <__cvt+0x3e>
 8009b58:	3601      	adds	r6, #1
 8009b5a:	2102      	movs	r1, #2
 8009b5c:	e000      	b.n	8009b60 <__cvt+0x44>
 8009b5e:	2103      	movs	r1, #3
 8009b60:	ab03      	add	r3, sp, #12
 8009b62:	9301      	str	r3, [sp, #4]
 8009b64:	ab02      	add	r3, sp, #8
 8009b66:	9300      	str	r3, [sp, #0]
 8009b68:	ec45 4b10 	vmov	d0, r4, r5
 8009b6c:	4653      	mov	r3, sl
 8009b6e:	4632      	mov	r2, r6
 8009b70:	f001 fcee 	bl	800b550 <_dtoa_r>
 8009b74:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009b78:	4607      	mov	r7, r0
 8009b7a:	d102      	bne.n	8009b82 <__cvt+0x66>
 8009b7c:	f019 0f01 	tst.w	r9, #1
 8009b80:	d022      	beq.n	8009bc8 <__cvt+0xac>
 8009b82:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009b86:	eb07 0906 	add.w	r9, r7, r6
 8009b8a:	d110      	bne.n	8009bae <__cvt+0x92>
 8009b8c:	783b      	ldrb	r3, [r7, #0]
 8009b8e:	2b30      	cmp	r3, #48	; 0x30
 8009b90:	d10a      	bne.n	8009ba8 <__cvt+0x8c>
 8009b92:	2200      	movs	r2, #0
 8009b94:	2300      	movs	r3, #0
 8009b96:	4620      	mov	r0, r4
 8009b98:	4629      	mov	r1, r5
 8009b9a:	f7f6 ffbd 	bl	8000b18 <__aeabi_dcmpeq>
 8009b9e:	b918      	cbnz	r0, 8009ba8 <__cvt+0x8c>
 8009ba0:	f1c6 0601 	rsb	r6, r6, #1
 8009ba4:	f8ca 6000 	str.w	r6, [sl]
 8009ba8:	f8da 3000 	ldr.w	r3, [sl]
 8009bac:	4499      	add	r9, r3
 8009bae:	2200      	movs	r2, #0
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	4620      	mov	r0, r4
 8009bb4:	4629      	mov	r1, r5
 8009bb6:	f7f6 ffaf 	bl	8000b18 <__aeabi_dcmpeq>
 8009bba:	b108      	cbz	r0, 8009bc0 <__cvt+0xa4>
 8009bbc:	f8cd 900c 	str.w	r9, [sp, #12]
 8009bc0:	2230      	movs	r2, #48	; 0x30
 8009bc2:	9b03      	ldr	r3, [sp, #12]
 8009bc4:	454b      	cmp	r3, r9
 8009bc6:	d307      	bcc.n	8009bd8 <__cvt+0xbc>
 8009bc8:	9b03      	ldr	r3, [sp, #12]
 8009bca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009bcc:	1bdb      	subs	r3, r3, r7
 8009bce:	4638      	mov	r0, r7
 8009bd0:	6013      	str	r3, [r2, #0]
 8009bd2:	b004      	add	sp, #16
 8009bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bd8:	1c59      	adds	r1, r3, #1
 8009bda:	9103      	str	r1, [sp, #12]
 8009bdc:	701a      	strb	r2, [r3, #0]
 8009bde:	e7f0      	b.n	8009bc2 <__cvt+0xa6>

08009be0 <__exponent>:
 8009be0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009be2:	4603      	mov	r3, r0
 8009be4:	2900      	cmp	r1, #0
 8009be6:	bfb8      	it	lt
 8009be8:	4249      	neglt	r1, r1
 8009bea:	f803 2b02 	strb.w	r2, [r3], #2
 8009bee:	bfb4      	ite	lt
 8009bf0:	222d      	movlt	r2, #45	; 0x2d
 8009bf2:	222b      	movge	r2, #43	; 0x2b
 8009bf4:	2909      	cmp	r1, #9
 8009bf6:	7042      	strb	r2, [r0, #1]
 8009bf8:	dd2a      	ble.n	8009c50 <__exponent+0x70>
 8009bfa:	f10d 0407 	add.w	r4, sp, #7
 8009bfe:	46a4      	mov	ip, r4
 8009c00:	270a      	movs	r7, #10
 8009c02:	46a6      	mov	lr, r4
 8009c04:	460a      	mov	r2, r1
 8009c06:	fb91 f6f7 	sdiv	r6, r1, r7
 8009c0a:	fb07 1516 	mls	r5, r7, r6, r1
 8009c0e:	3530      	adds	r5, #48	; 0x30
 8009c10:	2a63      	cmp	r2, #99	; 0x63
 8009c12:	f104 34ff 	add.w	r4, r4, #4294967295
 8009c16:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009c1a:	4631      	mov	r1, r6
 8009c1c:	dcf1      	bgt.n	8009c02 <__exponent+0x22>
 8009c1e:	3130      	adds	r1, #48	; 0x30
 8009c20:	f1ae 0502 	sub.w	r5, lr, #2
 8009c24:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009c28:	1c44      	adds	r4, r0, #1
 8009c2a:	4629      	mov	r1, r5
 8009c2c:	4561      	cmp	r1, ip
 8009c2e:	d30a      	bcc.n	8009c46 <__exponent+0x66>
 8009c30:	f10d 0209 	add.w	r2, sp, #9
 8009c34:	eba2 020e 	sub.w	r2, r2, lr
 8009c38:	4565      	cmp	r5, ip
 8009c3a:	bf88      	it	hi
 8009c3c:	2200      	movhi	r2, #0
 8009c3e:	4413      	add	r3, r2
 8009c40:	1a18      	subs	r0, r3, r0
 8009c42:	b003      	add	sp, #12
 8009c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c4a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009c4e:	e7ed      	b.n	8009c2c <__exponent+0x4c>
 8009c50:	2330      	movs	r3, #48	; 0x30
 8009c52:	3130      	adds	r1, #48	; 0x30
 8009c54:	7083      	strb	r3, [r0, #2]
 8009c56:	70c1      	strb	r1, [r0, #3]
 8009c58:	1d03      	adds	r3, r0, #4
 8009c5a:	e7f1      	b.n	8009c40 <__exponent+0x60>

08009c5c <_printf_float>:
 8009c5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c60:	ed2d 8b02 	vpush	{d8}
 8009c64:	b08d      	sub	sp, #52	; 0x34
 8009c66:	460c      	mov	r4, r1
 8009c68:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009c6c:	4616      	mov	r6, r2
 8009c6e:	461f      	mov	r7, r3
 8009c70:	4605      	mov	r5, r0
 8009c72:	f002 ff7f 	bl	800cb74 <_localeconv_r>
 8009c76:	f8d0 a000 	ldr.w	sl, [r0]
 8009c7a:	4650      	mov	r0, sl
 8009c7c:	f7f6 fad0 	bl	8000220 <strlen>
 8009c80:	2300      	movs	r3, #0
 8009c82:	930a      	str	r3, [sp, #40]	; 0x28
 8009c84:	6823      	ldr	r3, [r4, #0]
 8009c86:	9305      	str	r3, [sp, #20]
 8009c88:	f8d8 3000 	ldr.w	r3, [r8]
 8009c8c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009c90:	3307      	adds	r3, #7
 8009c92:	f023 0307 	bic.w	r3, r3, #7
 8009c96:	f103 0208 	add.w	r2, r3, #8
 8009c9a:	f8c8 2000 	str.w	r2, [r8]
 8009c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ca2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009ca6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009caa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009cae:	9307      	str	r3, [sp, #28]
 8009cb0:	f8cd 8018 	str.w	r8, [sp, #24]
 8009cb4:	ee08 0a10 	vmov	s16, r0
 8009cb8:	4b9f      	ldr	r3, [pc, #636]	; (8009f38 <_printf_float+0x2dc>)
 8009cba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009cbe:	f04f 32ff 	mov.w	r2, #4294967295
 8009cc2:	f7f6 ff5b 	bl	8000b7c <__aeabi_dcmpun>
 8009cc6:	bb88      	cbnz	r0, 8009d2c <_printf_float+0xd0>
 8009cc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ccc:	4b9a      	ldr	r3, [pc, #616]	; (8009f38 <_printf_float+0x2dc>)
 8009cce:	f04f 32ff 	mov.w	r2, #4294967295
 8009cd2:	f7f6 ff35 	bl	8000b40 <__aeabi_dcmple>
 8009cd6:	bb48      	cbnz	r0, 8009d2c <_printf_float+0xd0>
 8009cd8:	2200      	movs	r2, #0
 8009cda:	2300      	movs	r3, #0
 8009cdc:	4640      	mov	r0, r8
 8009cde:	4649      	mov	r1, r9
 8009ce0:	f7f6 ff24 	bl	8000b2c <__aeabi_dcmplt>
 8009ce4:	b110      	cbz	r0, 8009cec <_printf_float+0x90>
 8009ce6:	232d      	movs	r3, #45	; 0x2d
 8009ce8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009cec:	4b93      	ldr	r3, [pc, #588]	; (8009f3c <_printf_float+0x2e0>)
 8009cee:	4894      	ldr	r0, [pc, #592]	; (8009f40 <_printf_float+0x2e4>)
 8009cf0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009cf4:	bf94      	ite	ls
 8009cf6:	4698      	movls	r8, r3
 8009cf8:	4680      	movhi	r8, r0
 8009cfa:	2303      	movs	r3, #3
 8009cfc:	6123      	str	r3, [r4, #16]
 8009cfe:	9b05      	ldr	r3, [sp, #20]
 8009d00:	f023 0204 	bic.w	r2, r3, #4
 8009d04:	6022      	str	r2, [r4, #0]
 8009d06:	f04f 0900 	mov.w	r9, #0
 8009d0a:	9700      	str	r7, [sp, #0]
 8009d0c:	4633      	mov	r3, r6
 8009d0e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009d10:	4621      	mov	r1, r4
 8009d12:	4628      	mov	r0, r5
 8009d14:	f000 f9d8 	bl	800a0c8 <_printf_common>
 8009d18:	3001      	adds	r0, #1
 8009d1a:	f040 8090 	bne.w	8009e3e <_printf_float+0x1e2>
 8009d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d22:	b00d      	add	sp, #52	; 0x34
 8009d24:	ecbd 8b02 	vpop	{d8}
 8009d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d2c:	4642      	mov	r2, r8
 8009d2e:	464b      	mov	r3, r9
 8009d30:	4640      	mov	r0, r8
 8009d32:	4649      	mov	r1, r9
 8009d34:	f7f6 ff22 	bl	8000b7c <__aeabi_dcmpun>
 8009d38:	b140      	cbz	r0, 8009d4c <_printf_float+0xf0>
 8009d3a:	464b      	mov	r3, r9
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	bfbc      	itt	lt
 8009d40:	232d      	movlt	r3, #45	; 0x2d
 8009d42:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009d46:	487f      	ldr	r0, [pc, #508]	; (8009f44 <_printf_float+0x2e8>)
 8009d48:	4b7f      	ldr	r3, [pc, #508]	; (8009f48 <_printf_float+0x2ec>)
 8009d4a:	e7d1      	b.n	8009cf0 <_printf_float+0x94>
 8009d4c:	6863      	ldr	r3, [r4, #4]
 8009d4e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009d52:	9206      	str	r2, [sp, #24]
 8009d54:	1c5a      	adds	r2, r3, #1
 8009d56:	d13f      	bne.n	8009dd8 <_printf_float+0x17c>
 8009d58:	2306      	movs	r3, #6
 8009d5a:	6063      	str	r3, [r4, #4]
 8009d5c:	9b05      	ldr	r3, [sp, #20]
 8009d5e:	6861      	ldr	r1, [r4, #4]
 8009d60:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009d64:	2300      	movs	r3, #0
 8009d66:	9303      	str	r3, [sp, #12]
 8009d68:	ab0a      	add	r3, sp, #40	; 0x28
 8009d6a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009d6e:	ab09      	add	r3, sp, #36	; 0x24
 8009d70:	ec49 8b10 	vmov	d0, r8, r9
 8009d74:	9300      	str	r3, [sp, #0]
 8009d76:	6022      	str	r2, [r4, #0]
 8009d78:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009d7c:	4628      	mov	r0, r5
 8009d7e:	f7ff fecd 	bl	8009b1c <__cvt>
 8009d82:	9b06      	ldr	r3, [sp, #24]
 8009d84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009d86:	2b47      	cmp	r3, #71	; 0x47
 8009d88:	4680      	mov	r8, r0
 8009d8a:	d108      	bne.n	8009d9e <_printf_float+0x142>
 8009d8c:	1cc8      	adds	r0, r1, #3
 8009d8e:	db02      	blt.n	8009d96 <_printf_float+0x13a>
 8009d90:	6863      	ldr	r3, [r4, #4]
 8009d92:	4299      	cmp	r1, r3
 8009d94:	dd41      	ble.n	8009e1a <_printf_float+0x1be>
 8009d96:	f1ab 0b02 	sub.w	fp, fp, #2
 8009d9a:	fa5f fb8b 	uxtb.w	fp, fp
 8009d9e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009da2:	d820      	bhi.n	8009de6 <_printf_float+0x18a>
 8009da4:	3901      	subs	r1, #1
 8009da6:	465a      	mov	r2, fp
 8009da8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009dac:	9109      	str	r1, [sp, #36]	; 0x24
 8009dae:	f7ff ff17 	bl	8009be0 <__exponent>
 8009db2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009db4:	1813      	adds	r3, r2, r0
 8009db6:	2a01      	cmp	r2, #1
 8009db8:	4681      	mov	r9, r0
 8009dba:	6123      	str	r3, [r4, #16]
 8009dbc:	dc02      	bgt.n	8009dc4 <_printf_float+0x168>
 8009dbe:	6822      	ldr	r2, [r4, #0]
 8009dc0:	07d2      	lsls	r2, r2, #31
 8009dc2:	d501      	bpl.n	8009dc8 <_printf_float+0x16c>
 8009dc4:	3301      	adds	r3, #1
 8009dc6:	6123      	str	r3, [r4, #16]
 8009dc8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d09c      	beq.n	8009d0a <_printf_float+0xae>
 8009dd0:	232d      	movs	r3, #45	; 0x2d
 8009dd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009dd6:	e798      	b.n	8009d0a <_printf_float+0xae>
 8009dd8:	9a06      	ldr	r2, [sp, #24]
 8009dda:	2a47      	cmp	r2, #71	; 0x47
 8009ddc:	d1be      	bne.n	8009d5c <_printf_float+0x100>
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d1bc      	bne.n	8009d5c <_printf_float+0x100>
 8009de2:	2301      	movs	r3, #1
 8009de4:	e7b9      	b.n	8009d5a <_printf_float+0xfe>
 8009de6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009dea:	d118      	bne.n	8009e1e <_printf_float+0x1c2>
 8009dec:	2900      	cmp	r1, #0
 8009dee:	6863      	ldr	r3, [r4, #4]
 8009df0:	dd0b      	ble.n	8009e0a <_printf_float+0x1ae>
 8009df2:	6121      	str	r1, [r4, #16]
 8009df4:	b913      	cbnz	r3, 8009dfc <_printf_float+0x1a0>
 8009df6:	6822      	ldr	r2, [r4, #0]
 8009df8:	07d0      	lsls	r0, r2, #31
 8009dfa:	d502      	bpl.n	8009e02 <_printf_float+0x1a6>
 8009dfc:	3301      	adds	r3, #1
 8009dfe:	440b      	add	r3, r1
 8009e00:	6123      	str	r3, [r4, #16]
 8009e02:	65a1      	str	r1, [r4, #88]	; 0x58
 8009e04:	f04f 0900 	mov.w	r9, #0
 8009e08:	e7de      	b.n	8009dc8 <_printf_float+0x16c>
 8009e0a:	b913      	cbnz	r3, 8009e12 <_printf_float+0x1b6>
 8009e0c:	6822      	ldr	r2, [r4, #0]
 8009e0e:	07d2      	lsls	r2, r2, #31
 8009e10:	d501      	bpl.n	8009e16 <_printf_float+0x1ba>
 8009e12:	3302      	adds	r3, #2
 8009e14:	e7f4      	b.n	8009e00 <_printf_float+0x1a4>
 8009e16:	2301      	movs	r3, #1
 8009e18:	e7f2      	b.n	8009e00 <_printf_float+0x1a4>
 8009e1a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009e1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e20:	4299      	cmp	r1, r3
 8009e22:	db05      	blt.n	8009e30 <_printf_float+0x1d4>
 8009e24:	6823      	ldr	r3, [r4, #0]
 8009e26:	6121      	str	r1, [r4, #16]
 8009e28:	07d8      	lsls	r0, r3, #31
 8009e2a:	d5ea      	bpl.n	8009e02 <_printf_float+0x1a6>
 8009e2c:	1c4b      	adds	r3, r1, #1
 8009e2e:	e7e7      	b.n	8009e00 <_printf_float+0x1a4>
 8009e30:	2900      	cmp	r1, #0
 8009e32:	bfd4      	ite	le
 8009e34:	f1c1 0202 	rsble	r2, r1, #2
 8009e38:	2201      	movgt	r2, #1
 8009e3a:	4413      	add	r3, r2
 8009e3c:	e7e0      	b.n	8009e00 <_printf_float+0x1a4>
 8009e3e:	6823      	ldr	r3, [r4, #0]
 8009e40:	055a      	lsls	r2, r3, #21
 8009e42:	d407      	bmi.n	8009e54 <_printf_float+0x1f8>
 8009e44:	6923      	ldr	r3, [r4, #16]
 8009e46:	4642      	mov	r2, r8
 8009e48:	4631      	mov	r1, r6
 8009e4a:	4628      	mov	r0, r5
 8009e4c:	47b8      	blx	r7
 8009e4e:	3001      	adds	r0, #1
 8009e50:	d12c      	bne.n	8009eac <_printf_float+0x250>
 8009e52:	e764      	b.n	8009d1e <_printf_float+0xc2>
 8009e54:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009e58:	f240 80e0 	bls.w	800a01c <_printf_float+0x3c0>
 8009e5c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009e60:	2200      	movs	r2, #0
 8009e62:	2300      	movs	r3, #0
 8009e64:	f7f6 fe58 	bl	8000b18 <__aeabi_dcmpeq>
 8009e68:	2800      	cmp	r0, #0
 8009e6a:	d034      	beq.n	8009ed6 <_printf_float+0x27a>
 8009e6c:	4a37      	ldr	r2, [pc, #220]	; (8009f4c <_printf_float+0x2f0>)
 8009e6e:	2301      	movs	r3, #1
 8009e70:	4631      	mov	r1, r6
 8009e72:	4628      	mov	r0, r5
 8009e74:	47b8      	blx	r7
 8009e76:	3001      	adds	r0, #1
 8009e78:	f43f af51 	beq.w	8009d1e <_printf_float+0xc2>
 8009e7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009e80:	429a      	cmp	r2, r3
 8009e82:	db02      	blt.n	8009e8a <_printf_float+0x22e>
 8009e84:	6823      	ldr	r3, [r4, #0]
 8009e86:	07d8      	lsls	r0, r3, #31
 8009e88:	d510      	bpl.n	8009eac <_printf_float+0x250>
 8009e8a:	ee18 3a10 	vmov	r3, s16
 8009e8e:	4652      	mov	r2, sl
 8009e90:	4631      	mov	r1, r6
 8009e92:	4628      	mov	r0, r5
 8009e94:	47b8      	blx	r7
 8009e96:	3001      	adds	r0, #1
 8009e98:	f43f af41 	beq.w	8009d1e <_printf_float+0xc2>
 8009e9c:	f04f 0800 	mov.w	r8, #0
 8009ea0:	f104 091a 	add.w	r9, r4, #26
 8009ea4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ea6:	3b01      	subs	r3, #1
 8009ea8:	4543      	cmp	r3, r8
 8009eaa:	dc09      	bgt.n	8009ec0 <_printf_float+0x264>
 8009eac:	6823      	ldr	r3, [r4, #0]
 8009eae:	079b      	lsls	r3, r3, #30
 8009eb0:	f100 8105 	bmi.w	800a0be <_printf_float+0x462>
 8009eb4:	68e0      	ldr	r0, [r4, #12]
 8009eb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009eb8:	4298      	cmp	r0, r3
 8009eba:	bfb8      	it	lt
 8009ebc:	4618      	movlt	r0, r3
 8009ebe:	e730      	b.n	8009d22 <_printf_float+0xc6>
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	464a      	mov	r2, r9
 8009ec4:	4631      	mov	r1, r6
 8009ec6:	4628      	mov	r0, r5
 8009ec8:	47b8      	blx	r7
 8009eca:	3001      	adds	r0, #1
 8009ecc:	f43f af27 	beq.w	8009d1e <_printf_float+0xc2>
 8009ed0:	f108 0801 	add.w	r8, r8, #1
 8009ed4:	e7e6      	b.n	8009ea4 <_printf_float+0x248>
 8009ed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	dc39      	bgt.n	8009f50 <_printf_float+0x2f4>
 8009edc:	4a1b      	ldr	r2, [pc, #108]	; (8009f4c <_printf_float+0x2f0>)
 8009ede:	2301      	movs	r3, #1
 8009ee0:	4631      	mov	r1, r6
 8009ee2:	4628      	mov	r0, r5
 8009ee4:	47b8      	blx	r7
 8009ee6:	3001      	adds	r0, #1
 8009ee8:	f43f af19 	beq.w	8009d1e <_printf_float+0xc2>
 8009eec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ef0:	4313      	orrs	r3, r2
 8009ef2:	d102      	bne.n	8009efa <_printf_float+0x29e>
 8009ef4:	6823      	ldr	r3, [r4, #0]
 8009ef6:	07d9      	lsls	r1, r3, #31
 8009ef8:	d5d8      	bpl.n	8009eac <_printf_float+0x250>
 8009efa:	ee18 3a10 	vmov	r3, s16
 8009efe:	4652      	mov	r2, sl
 8009f00:	4631      	mov	r1, r6
 8009f02:	4628      	mov	r0, r5
 8009f04:	47b8      	blx	r7
 8009f06:	3001      	adds	r0, #1
 8009f08:	f43f af09 	beq.w	8009d1e <_printf_float+0xc2>
 8009f0c:	f04f 0900 	mov.w	r9, #0
 8009f10:	f104 0a1a 	add.w	sl, r4, #26
 8009f14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f16:	425b      	negs	r3, r3
 8009f18:	454b      	cmp	r3, r9
 8009f1a:	dc01      	bgt.n	8009f20 <_printf_float+0x2c4>
 8009f1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f1e:	e792      	b.n	8009e46 <_printf_float+0x1ea>
 8009f20:	2301      	movs	r3, #1
 8009f22:	4652      	mov	r2, sl
 8009f24:	4631      	mov	r1, r6
 8009f26:	4628      	mov	r0, r5
 8009f28:	47b8      	blx	r7
 8009f2a:	3001      	adds	r0, #1
 8009f2c:	f43f aef7 	beq.w	8009d1e <_printf_float+0xc2>
 8009f30:	f109 0901 	add.w	r9, r9, #1
 8009f34:	e7ee      	b.n	8009f14 <_printf_float+0x2b8>
 8009f36:	bf00      	nop
 8009f38:	7fefffff 	.word	0x7fefffff
 8009f3c:	0800f804 	.word	0x0800f804
 8009f40:	0800f808 	.word	0x0800f808
 8009f44:	0800f810 	.word	0x0800f810
 8009f48:	0800f80c 	.word	0x0800f80c
 8009f4c:	0800f814 	.word	0x0800f814
 8009f50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f52:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009f54:	429a      	cmp	r2, r3
 8009f56:	bfa8      	it	ge
 8009f58:	461a      	movge	r2, r3
 8009f5a:	2a00      	cmp	r2, #0
 8009f5c:	4691      	mov	r9, r2
 8009f5e:	dc37      	bgt.n	8009fd0 <_printf_float+0x374>
 8009f60:	f04f 0b00 	mov.w	fp, #0
 8009f64:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f68:	f104 021a 	add.w	r2, r4, #26
 8009f6c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009f6e:	9305      	str	r3, [sp, #20]
 8009f70:	eba3 0309 	sub.w	r3, r3, r9
 8009f74:	455b      	cmp	r3, fp
 8009f76:	dc33      	bgt.n	8009fe0 <_printf_float+0x384>
 8009f78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f7c:	429a      	cmp	r2, r3
 8009f7e:	db3b      	blt.n	8009ff8 <_printf_float+0x39c>
 8009f80:	6823      	ldr	r3, [r4, #0]
 8009f82:	07da      	lsls	r2, r3, #31
 8009f84:	d438      	bmi.n	8009ff8 <_printf_float+0x39c>
 8009f86:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f88:	9b05      	ldr	r3, [sp, #20]
 8009f8a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009f8c:	1ad3      	subs	r3, r2, r3
 8009f8e:	eba2 0901 	sub.w	r9, r2, r1
 8009f92:	4599      	cmp	r9, r3
 8009f94:	bfa8      	it	ge
 8009f96:	4699      	movge	r9, r3
 8009f98:	f1b9 0f00 	cmp.w	r9, #0
 8009f9c:	dc35      	bgt.n	800a00a <_printf_float+0x3ae>
 8009f9e:	f04f 0800 	mov.w	r8, #0
 8009fa2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009fa6:	f104 0a1a 	add.w	sl, r4, #26
 8009faa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009fae:	1a9b      	subs	r3, r3, r2
 8009fb0:	eba3 0309 	sub.w	r3, r3, r9
 8009fb4:	4543      	cmp	r3, r8
 8009fb6:	f77f af79 	ble.w	8009eac <_printf_float+0x250>
 8009fba:	2301      	movs	r3, #1
 8009fbc:	4652      	mov	r2, sl
 8009fbe:	4631      	mov	r1, r6
 8009fc0:	4628      	mov	r0, r5
 8009fc2:	47b8      	blx	r7
 8009fc4:	3001      	adds	r0, #1
 8009fc6:	f43f aeaa 	beq.w	8009d1e <_printf_float+0xc2>
 8009fca:	f108 0801 	add.w	r8, r8, #1
 8009fce:	e7ec      	b.n	8009faa <_printf_float+0x34e>
 8009fd0:	4613      	mov	r3, r2
 8009fd2:	4631      	mov	r1, r6
 8009fd4:	4642      	mov	r2, r8
 8009fd6:	4628      	mov	r0, r5
 8009fd8:	47b8      	blx	r7
 8009fda:	3001      	adds	r0, #1
 8009fdc:	d1c0      	bne.n	8009f60 <_printf_float+0x304>
 8009fde:	e69e      	b.n	8009d1e <_printf_float+0xc2>
 8009fe0:	2301      	movs	r3, #1
 8009fe2:	4631      	mov	r1, r6
 8009fe4:	4628      	mov	r0, r5
 8009fe6:	9205      	str	r2, [sp, #20]
 8009fe8:	47b8      	blx	r7
 8009fea:	3001      	adds	r0, #1
 8009fec:	f43f ae97 	beq.w	8009d1e <_printf_float+0xc2>
 8009ff0:	9a05      	ldr	r2, [sp, #20]
 8009ff2:	f10b 0b01 	add.w	fp, fp, #1
 8009ff6:	e7b9      	b.n	8009f6c <_printf_float+0x310>
 8009ff8:	ee18 3a10 	vmov	r3, s16
 8009ffc:	4652      	mov	r2, sl
 8009ffe:	4631      	mov	r1, r6
 800a000:	4628      	mov	r0, r5
 800a002:	47b8      	blx	r7
 800a004:	3001      	adds	r0, #1
 800a006:	d1be      	bne.n	8009f86 <_printf_float+0x32a>
 800a008:	e689      	b.n	8009d1e <_printf_float+0xc2>
 800a00a:	9a05      	ldr	r2, [sp, #20]
 800a00c:	464b      	mov	r3, r9
 800a00e:	4442      	add	r2, r8
 800a010:	4631      	mov	r1, r6
 800a012:	4628      	mov	r0, r5
 800a014:	47b8      	blx	r7
 800a016:	3001      	adds	r0, #1
 800a018:	d1c1      	bne.n	8009f9e <_printf_float+0x342>
 800a01a:	e680      	b.n	8009d1e <_printf_float+0xc2>
 800a01c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a01e:	2a01      	cmp	r2, #1
 800a020:	dc01      	bgt.n	800a026 <_printf_float+0x3ca>
 800a022:	07db      	lsls	r3, r3, #31
 800a024:	d538      	bpl.n	800a098 <_printf_float+0x43c>
 800a026:	2301      	movs	r3, #1
 800a028:	4642      	mov	r2, r8
 800a02a:	4631      	mov	r1, r6
 800a02c:	4628      	mov	r0, r5
 800a02e:	47b8      	blx	r7
 800a030:	3001      	adds	r0, #1
 800a032:	f43f ae74 	beq.w	8009d1e <_printf_float+0xc2>
 800a036:	ee18 3a10 	vmov	r3, s16
 800a03a:	4652      	mov	r2, sl
 800a03c:	4631      	mov	r1, r6
 800a03e:	4628      	mov	r0, r5
 800a040:	47b8      	blx	r7
 800a042:	3001      	adds	r0, #1
 800a044:	f43f ae6b 	beq.w	8009d1e <_printf_float+0xc2>
 800a048:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a04c:	2200      	movs	r2, #0
 800a04e:	2300      	movs	r3, #0
 800a050:	f7f6 fd62 	bl	8000b18 <__aeabi_dcmpeq>
 800a054:	b9d8      	cbnz	r0, 800a08e <_printf_float+0x432>
 800a056:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a058:	f108 0201 	add.w	r2, r8, #1
 800a05c:	3b01      	subs	r3, #1
 800a05e:	4631      	mov	r1, r6
 800a060:	4628      	mov	r0, r5
 800a062:	47b8      	blx	r7
 800a064:	3001      	adds	r0, #1
 800a066:	d10e      	bne.n	800a086 <_printf_float+0x42a>
 800a068:	e659      	b.n	8009d1e <_printf_float+0xc2>
 800a06a:	2301      	movs	r3, #1
 800a06c:	4652      	mov	r2, sl
 800a06e:	4631      	mov	r1, r6
 800a070:	4628      	mov	r0, r5
 800a072:	47b8      	blx	r7
 800a074:	3001      	adds	r0, #1
 800a076:	f43f ae52 	beq.w	8009d1e <_printf_float+0xc2>
 800a07a:	f108 0801 	add.w	r8, r8, #1
 800a07e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a080:	3b01      	subs	r3, #1
 800a082:	4543      	cmp	r3, r8
 800a084:	dcf1      	bgt.n	800a06a <_printf_float+0x40e>
 800a086:	464b      	mov	r3, r9
 800a088:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a08c:	e6dc      	b.n	8009e48 <_printf_float+0x1ec>
 800a08e:	f04f 0800 	mov.w	r8, #0
 800a092:	f104 0a1a 	add.w	sl, r4, #26
 800a096:	e7f2      	b.n	800a07e <_printf_float+0x422>
 800a098:	2301      	movs	r3, #1
 800a09a:	4642      	mov	r2, r8
 800a09c:	e7df      	b.n	800a05e <_printf_float+0x402>
 800a09e:	2301      	movs	r3, #1
 800a0a0:	464a      	mov	r2, r9
 800a0a2:	4631      	mov	r1, r6
 800a0a4:	4628      	mov	r0, r5
 800a0a6:	47b8      	blx	r7
 800a0a8:	3001      	adds	r0, #1
 800a0aa:	f43f ae38 	beq.w	8009d1e <_printf_float+0xc2>
 800a0ae:	f108 0801 	add.w	r8, r8, #1
 800a0b2:	68e3      	ldr	r3, [r4, #12]
 800a0b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a0b6:	1a5b      	subs	r3, r3, r1
 800a0b8:	4543      	cmp	r3, r8
 800a0ba:	dcf0      	bgt.n	800a09e <_printf_float+0x442>
 800a0bc:	e6fa      	b.n	8009eb4 <_printf_float+0x258>
 800a0be:	f04f 0800 	mov.w	r8, #0
 800a0c2:	f104 0919 	add.w	r9, r4, #25
 800a0c6:	e7f4      	b.n	800a0b2 <_printf_float+0x456>

0800a0c8 <_printf_common>:
 800a0c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0cc:	4616      	mov	r6, r2
 800a0ce:	4699      	mov	r9, r3
 800a0d0:	688a      	ldr	r2, [r1, #8]
 800a0d2:	690b      	ldr	r3, [r1, #16]
 800a0d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a0d8:	4293      	cmp	r3, r2
 800a0da:	bfb8      	it	lt
 800a0dc:	4613      	movlt	r3, r2
 800a0de:	6033      	str	r3, [r6, #0]
 800a0e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a0e4:	4607      	mov	r7, r0
 800a0e6:	460c      	mov	r4, r1
 800a0e8:	b10a      	cbz	r2, 800a0ee <_printf_common+0x26>
 800a0ea:	3301      	adds	r3, #1
 800a0ec:	6033      	str	r3, [r6, #0]
 800a0ee:	6823      	ldr	r3, [r4, #0]
 800a0f0:	0699      	lsls	r1, r3, #26
 800a0f2:	bf42      	ittt	mi
 800a0f4:	6833      	ldrmi	r3, [r6, #0]
 800a0f6:	3302      	addmi	r3, #2
 800a0f8:	6033      	strmi	r3, [r6, #0]
 800a0fa:	6825      	ldr	r5, [r4, #0]
 800a0fc:	f015 0506 	ands.w	r5, r5, #6
 800a100:	d106      	bne.n	800a110 <_printf_common+0x48>
 800a102:	f104 0a19 	add.w	sl, r4, #25
 800a106:	68e3      	ldr	r3, [r4, #12]
 800a108:	6832      	ldr	r2, [r6, #0]
 800a10a:	1a9b      	subs	r3, r3, r2
 800a10c:	42ab      	cmp	r3, r5
 800a10e:	dc26      	bgt.n	800a15e <_printf_common+0x96>
 800a110:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a114:	1e13      	subs	r3, r2, #0
 800a116:	6822      	ldr	r2, [r4, #0]
 800a118:	bf18      	it	ne
 800a11a:	2301      	movne	r3, #1
 800a11c:	0692      	lsls	r2, r2, #26
 800a11e:	d42b      	bmi.n	800a178 <_printf_common+0xb0>
 800a120:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a124:	4649      	mov	r1, r9
 800a126:	4638      	mov	r0, r7
 800a128:	47c0      	blx	r8
 800a12a:	3001      	adds	r0, #1
 800a12c:	d01e      	beq.n	800a16c <_printf_common+0xa4>
 800a12e:	6823      	ldr	r3, [r4, #0]
 800a130:	68e5      	ldr	r5, [r4, #12]
 800a132:	6832      	ldr	r2, [r6, #0]
 800a134:	f003 0306 	and.w	r3, r3, #6
 800a138:	2b04      	cmp	r3, #4
 800a13a:	bf08      	it	eq
 800a13c:	1aad      	subeq	r5, r5, r2
 800a13e:	68a3      	ldr	r3, [r4, #8]
 800a140:	6922      	ldr	r2, [r4, #16]
 800a142:	bf0c      	ite	eq
 800a144:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a148:	2500      	movne	r5, #0
 800a14a:	4293      	cmp	r3, r2
 800a14c:	bfc4      	itt	gt
 800a14e:	1a9b      	subgt	r3, r3, r2
 800a150:	18ed      	addgt	r5, r5, r3
 800a152:	2600      	movs	r6, #0
 800a154:	341a      	adds	r4, #26
 800a156:	42b5      	cmp	r5, r6
 800a158:	d11a      	bne.n	800a190 <_printf_common+0xc8>
 800a15a:	2000      	movs	r0, #0
 800a15c:	e008      	b.n	800a170 <_printf_common+0xa8>
 800a15e:	2301      	movs	r3, #1
 800a160:	4652      	mov	r2, sl
 800a162:	4649      	mov	r1, r9
 800a164:	4638      	mov	r0, r7
 800a166:	47c0      	blx	r8
 800a168:	3001      	adds	r0, #1
 800a16a:	d103      	bne.n	800a174 <_printf_common+0xac>
 800a16c:	f04f 30ff 	mov.w	r0, #4294967295
 800a170:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a174:	3501      	adds	r5, #1
 800a176:	e7c6      	b.n	800a106 <_printf_common+0x3e>
 800a178:	18e1      	adds	r1, r4, r3
 800a17a:	1c5a      	adds	r2, r3, #1
 800a17c:	2030      	movs	r0, #48	; 0x30
 800a17e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a182:	4422      	add	r2, r4
 800a184:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a188:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a18c:	3302      	adds	r3, #2
 800a18e:	e7c7      	b.n	800a120 <_printf_common+0x58>
 800a190:	2301      	movs	r3, #1
 800a192:	4622      	mov	r2, r4
 800a194:	4649      	mov	r1, r9
 800a196:	4638      	mov	r0, r7
 800a198:	47c0      	blx	r8
 800a19a:	3001      	adds	r0, #1
 800a19c:	d0e6      	beq.n	800a16c <_printf_common+0xa4>
 800a19e:	3601      	adds	r6, #1
 800a1a0:	e7d9      	b.n	800a156 <_printf_common+0x8e>
	...

0800a1a4 <_printf_i>:
 800a1a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1a8:	460c      	mov	r4, r1
 800a1aa:	4691      	mov	r9, r2
 800a1ac:	7e27      	ldrb	r7, [r4, #24]
 800a1ae:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a1b0:	2f78      	cmp	r7, #120	; 0x78
 800a1b2:	4680      	mov	r8, r0
 800a1b4:	469a      	mov	sl, r3
 800a1b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a1ba:	d807      	bhi.n	800a1cc <_printf_i+0x28>
 800a1bc:	2f62      	cmp	r7, #98	; 0x62
 800a1be:	d80a      	bhi.n	800a1d6 <_printf_i+0x32>
 800a1c0:	2f00      	cmp	r7, #0
 800a1c2:	f000 80d8 	beq.w	800a376 <_printf_i+0x1d2>
 800a1c6:	2f58      	cmp	r7, #88	; 0x58
 800a1c8:	f000 80a3 	beq.w	800a312 <_printf_i+0x16e>
 800a1cc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a1d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a1d4:	e03a      	b.n	800a24c <_printf_i+0xa8>
 800a1d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a1da:	2b15      	cmp	r3, #21
 800a1dc:	d8f6      	bhi.n	800a1cc <_printf_i+0x28>
 800a1de:	a001      	add	r0, pc, #4	; (adr r0, 800a1e4 <_printf_i+0x40>)
 800a1e0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a1e4:	0800a23d 	.word	0x0800a23d
 800a1e8:	0800a251 	.word	0x0800a251
 800a1ec:	0800a1cd 	.word	0x0800a1cd
 800a1f0:	0800a1cd 	.word	0x0800a1cd
 800a1f4:	0800a1cd 	.word	0x0800a1cd
 800a1f8:	0800a1cd 	.word	0x0800a1cd
 800a1fc:	0800a251 	.word	0x0800a251
 800a200:	0800a1cd 	.word	0x0800a1cd
 800a204:	0800a1cd 	.word	0x0800a1cd
 800a208:	0800a1cd 	.word	0x0800a1cd
 800a20c:	0800a1cd 	.word	0x0800a1cd
 800a210:	0800a35d 	.word	0x0800a35d
 800a214:	0800a281 	.word	0x0800a281
 800a218:	0800a33f 	.word	0x0800a33f
 800a21c:	0800a1cd 	.word	0x0800a1cd
 800a220:	0800a1cd 	.word	0x0800a1cd
 800a224:	0800a37f 	.word	0x0800a37f
 800a228:	0800a1cd 	.word	0x0800a1cd
 800a22c:	0800a281 	.word	0x0800a281
 800a230:	0800a1cd 	.word	0x0800a1cd
 800a234:	0800a1cd 	.word	0x0800a1cd
 800a238:	0800a347 	.word	0x0800a347
 800a23c:	680b      	ldr	r3, [r1, #0]
 800a23e:	1d1a      	adds	r2, r3, #4
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	600a      	str	r2, [r1, #0]
 800a244:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a248:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a24c:	2301      	movs	r3, #1
 800a24e:	e0a3      	b.n	800a398 <_printf_i+0x1f4>
 800a250:	6825      	ldr	r5, [r4, #0]
 800a252:	6808      	ldr	r0, [r1, #0]
 800a254:	062e      	lsls	r6, r5, #24
 800a256:	f100 0304 	add.w	r3, r0, #4
 800a25a:	d50a      	bpl.n	800a272 <_printf_i+0xce>
 800a25c:	6805      	ldr	r5, [r0, #0]
 800a25e:	600b      	str	r3, [r1, #0]
 800a260:	2d00      	cmp	r5, #0
 800a262:	da03      	bge.n	800a26c <_printf_i+0xc8>
 800a264:	232d      	movs	r3, #45	; 0x2d
 800a266:	426d      	negs	r5, r5
 800a268:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a26c:	485e      	ldr	r0, [pc, #376]	; (800a3e8 <_printf_i+0x244>)
 800a26e:	230a      	movs	r3, #10
 800a270:	e019      	b.n	800a2a6 <_printf_i+0x102>
 800a272:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a276:	6805      	ldr	r5, [r0, #0]
 800a278:	600b      	str	r3, [r1, #0]
 800a27a:	bf18      	it	ne
 800a27c:	b22d      	sxthne	r5, r5
 800a27e:	e7ef      	b.n	800a260 <_printf_i+0xbc>
 800a280:	680b      	ldr	r3, [r1, #0]
 800a282:	6825      	ldr	r5, [r4, #0]
 800a284:	1d18      	adds	r0, r3, #4
 800a286:	6008      	str	r0, [r1, #0]
 800a288:	0628      	lsls	r0, r5, #24
 800a28a:	d501      	bpl.n	800a290 <_printf_i+0xec>
 800a28c:	681d      	ldr	r5, [r3, #0]
 800a28e:	e002      	b.n	800a296 <_printf_i+0xf2>
 800a290:	0669      	lsls	r1, r5, #25
 800a292:	d5fb      	bpl.n	800a28c <_printf_i+0xe8>
 800a294:	881d      	ldrh	r5, [r3, #0]
 800a296:	4854      	ldr	r0, [pc, #336]	; (800a3e8 <_printf_i+0x244>)
 800a298:	2f6f      	cmp	r7, #111	; 0x6f
 800a29a:	bf0c      	ite	eq
 800a29c:	2308      	moveq	r3, #8
 800a29e:	230a      	movne	r3, #10
 800a2a0:	2100      	movs	r1, #0
 800a2a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a2a6:	6866      	ldr	r6, [r4, #4]
 800a2a8:	60a6      	str	r6, [r4, #8]
 800a2aa:	2e00      	cmp	r6, #0
 800a2ac:	bfa2      	ittt	ge
 800a2ae:	6821      	ldrge	r1, [r4, #0]
 800a2b0:	f021 0104 	bicge.w	r1, r1, #4
 800a2b4:	6021      	strge	r1, [r4, #0]
 800a2b6:	b90d      	cbnz	r5, 800a2bc <_printf_i+0x118>
 800a2b8:	2e00      	cmp	r6, #0
 800a2ba:	d04d      	beq.n	800a358 <_printf_i+0x1b4>
 800a2bc:	4616      	mov	r6, r2
 800a2be:	fbb5 f1f3 	udiv	r1, r5, r3
 800a2c2:	fb03 5711 	mls	r7, r3, r1, r5
 800a2c6:	5dc7      	ldrb	r7, [r0, r7]
 800a2c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a2cc:	462f      	mov	r7, r5
 800a2ce:	42bb      	cmp	r3, r7
 800a2d0:	460d      	mov	r5, r1
 800a2d2:	d9f4      	bls.n	800a2be <_printf_i+0x11a>
 800a2d4:	2b08      	cmp	r3, #8
 800a2d6:	d10b      	bne.n	800a2f0 <_printf_i+0x14c>
 800a2d8:	6823      	ldr	r3, [r4, #0]
 800a2da:	07df      	lsls	r7, r3, #31
 800a2dc:	d508      	bpl.n	800a2f0 <_printf_i+0x14c>
 800a2de:	6923      	ldr	r3, [r4, #16]
 800a2e0:	6861      	ldr	r1, [r4, #4]
 800a2e2:	4299      	cmp	r1, r3
 800a2e4:	bfde      	ittt	le
 800a2e6:	2330      	movle	r3, #48	; 0x30
 800a2e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a2ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a2f0:	1b92      	subs	r2, r2, r6
 800a2f2:	6122      	str	r2, [r4, #16]
 800a2f4:	f8cd a000 	str.w	sl, [sp]
 800a2f8:	464b      	mov	r3, r9
 800a2fa:	aa03      	add	r2, sp, #12
 800a2fc:	4621      	mov	r1, r4
 800a2fe:	4640      	mov	r0, r8
 800a300:	f7ff fee2 	bl	800a0c8 <_printf_common>
 800a304:	3001      	adds	r0, #1
 800a306:	d14c      	bne.n	800a3a2 <_printf_i+0x1fe>
 800a308:	f04f 30ff 	mov.w	r0, #4294967295
 800a30c:	b004      	add	sp, #16
 800a30e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a312:	4835      	ldr	r0, [pc, #212]	; (800a3e8 <_printf_i+0x244>)
 800a314:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a318:	6823      	ldr	r3, [r4, #0]
 800a31a:	680e      	ldr	r6, [r1, #0]
 800a31c:	061f      	lsls	r7, r3, #24
 800a31e:	f856 5b04 	ldr.w	r5, [r6], #4
 800a322:	600e      	str	r6, [r1, #0]
 800a324:	d514      	bpl.n	800a350 <_printf_i+0x1ac>
 800a326:	07d9      	lsls	r1, r3, #31
 800a328:	bf44      	itt	mi
 800a32a:	f043 0320 	orrmi.w	r3, r3, #32
 800a32e:	6023      	strmi	r3, [r4, #0]
 800a330:	b91d      	cbnz	r5, 800a33a <_printf_i+0x196>
 800a332:	6823      	ldr	r3, [r4, #0]
 800a334:	f023 0320 	bic.w	r3, r3, #32
 800a338:	6023      	str	r3, [r4, #0]
 800a33a:	2310      	movs	r3, #16
 800a33c:	e7b0      	b.n	800a2a0 <_printf_i+0xfc>
 800a33e:	6823      	ldr	r3, [r4, #0]
 800a340:	f043 0320 	orr.w	r3, r3, #32
 800a344:	6023      	str	r3, [r4, #0]
 800a346:	2378      	movs	r3, #120	; 0x78
 800a348:	4828      	ldr	r0, [pc, #160]	; (800a3ec <_printf_i+0x248>)
 800a34a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a34e:	e7e3      	b.n	800a318 <_printf_i+0x174>
 800a350:	065e      	lsls	r6, r3, #25
 800a352:	bf48      	it	mi
 800a354:	b2ad      	uxthmi	r5, r5
 800a356:	e7e6      	b.n	800a326 <_printf_i+0x182>
 800a358:	4616      	mov	r6, r2
 800a35a:	e7bb      	b.n	800a2d4 <_printf_i+0x130>
 800a35c:	680b      	ldr	r3, [r1, #0]
 800a35e:	6826      	ldr	r6, [r4, #0]
 800a360:	6960      	ldr	r0, [r4, #20]
 800a362:	1d1d      	adds	r5, r3, #4
 800a364:	600d      	str	r5, [r1, #0]
 800a366:	0635      	lsls	r5, r6, #24
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	d501      	bpl.n	800a370 <_printf_i+0x1cc>
 800a36c:	6018      	str	r0, [r3, #0]
 800a36e:	e002      	b.n	800a376 <_printf_i+0x1d2>
 800a370:	0671      	lsls	r1, r6, #25
 800a372:	d5fb      	bpl.n	800a36c <_printf_i+0x1c8>
 800a374:	8018      	strh	r0, [r3, #0]
 800a376:	2300      	movs	r3, #0
 800a378:	6123      	str	r3, [r4, #16]
 800a37a:	4616      	mov	r6, r2
 800a37c:	e7ba      	b.n	800a2f4 <_printf_i+0x150>
 800a37e:	680b      	ldr	r3, [r1, #0]
 800a380:	1d1a      	adds	r2, r3, #4
 800a382:	600a      	str	r2, [r1, #0]
 800a384:	681e      	ldr	r6, [r3, #0]
 800a386:	6862      	ldr	r2, [r4, #4]
 800a388:	2100      	movs	r1, #0
 800a38a:	4630      	mov	r0, r6
 800a38c:	f7f5 ff50 	bl	8000230 <memchr>
 800a390:	b108      	cbz	r0, 800a396 <_printf_i+0x1f2>
 800a392:	1b80      	subs	r0, r0, r6
 800a394:	6060      	str	r0, [r4, #4]
 800a396:	6863      	ldr	r3, [r4, #4]
 800a398:	6123      	str	r3, [r4, #16]
 800a39a:	2300      	movs	r3, #0
 800a39c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3a0:	e7a8      	b.n	800a2f4 <_printf_i+0x150>
 800a3a2:	6923      	ldr	r3, [r4, #16]
 800a3a4:	4632      	mov	r2, r6
 800a3a6:	4649      	mov	r1, r9
 800a3a8:	4640      	mov	r0, r8
 800a3aa:	47d0      	blx	sl
 800a3ac:	3001      	adds	r0, #1
 800a3ae:	d0ab      	beq.n	800a308 <_printf_i+0x164>
 800a3b0:	6823      	ldr	r3, [r4, #0]
 800a3b2:	079b      	lsls	r3, r3, #30
 800a3b4:	d413      	bmi.n	800a3de <_printf_i+0x23a>
 800a3b6:	68e0      	ldr	r0, [r4, #12]
 800a3b8:	9b03      	ldr	r3, [sp, #12]
 800a3ba:	4298      	cmp	r0, r3
 800a3bc:	bfb8      	it	lt
 800a3be:	4618      	movlt	r0, r3
 800a3c0:	e7a4      	b.n	800a30c <_printf_i+0x168>
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	4632      	mov	r2, r6
 800a3c6:	4649      	mov	r1, r9
 800a3c8:	4640      	mov	r0, r8
 800a3ca:	47d0      	blx	sl
 800a3cc:	3001      	adds	r0, #1
 800a3ce:	d09b      	beq.n	800a308 <_printf_i+0x164>
 800a3d0:	3501      	adds	r5, #1
 800a3d2:	68e3      	ldr	r3, [r4, #12]
 800a3d4:	9903      	ldr	r1, [sp, #12]
 800a3d6:	1a5b      	subs	r3, r3, r1
 800a3d8:	42ab      	cmp	r3, r5
 800a3da:	dcf2      	bgt.n	800a3c2 <_printf_i+0x21e>
 800a3dc:	e7eb      	b.n	800a3b6 <_printf_i+0x212>
 800a3de:	2500      	movs	r5, #0
 800a3e0:	f104 0619 	add.w	r6, r4, #25
 800a3e4:	e7f5      	b.n	800a3d2 <_printf_i+0x22e>
 800a3e6:	bf00      	nop
 800a3e8:	0800f816 	.word	0x0800f816
 800a3ec:	0800f827 	.word	0x0800f827

0800a3f0 <iprintf>:
 800a3f0:	b40f      	push	{r0, r1, r2, r3}
 800a3f2:	4b0a      	ldr	r3, [pc, #40]	; (800a41c <iprintf+0x2c>)
 800a3f4:	b513      	push	{r0, r1, r4, lr}
 800a3f6:	681c      	ldr	r4, [r3, #0]
 800a3f8:	b124      	cbz	r4, 800a404 <iprintf+0x14>
 800a3fa:	69a3      	ldr	r3, [r4, #24]
 800a3fc:	b913      	cbnz	r3, 800a404 <iprintf+0x14>
 800a3fe:	4620      	mov	r0, r4
 800a400:	f001 ffac 	bl	800c35c <__sinit>
 800a404:	ab05      	add	r3, sp, #20
 800a406:	9a04      	ldr	r2, [sp, #16]
 800a408:	68a1      	ldr	r1, [r4, #8]
 800a40a:	9301      	str	r3, [sp, #4]
 800a40c:	4620      	mov	r0, r4
 800a40e:	f003 f9d5 	bl	800d7bc <_vfiprintf_r>
 800a412:	b002      	add	sp, #8
 800a414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a418:	b004      	add	sp, #16
 800a41a:	4770      	bx	lr
 800a41c:	2000002c 	.word	0x2000002c

0800a420 <putchar>:
 800a420:	4b09      	ldr	r3, [pc, #36]	; (800a448 <putchar+0x28>)
 800a422:	b513      	push	{r0, r1, r4, lr}
 800a424:	681c      	ldr	r4, [r3, #0]
 800a426:	4601      	mov	r1, r0
 800a428:	b134      	cbz	r4, 800a438 <putchar+0x18>
 800a42a:	69a3      	ldr	r3, [r4, #24]
 800a42c:	b923      	cbnz	r3, 800a438 <putchar+0x18>
 800a42e:	9001      	str	r0, [sp, #4]
 800a430:	4620      	mov	r0, r4
 800a432:	f001 ff93 	bl	800c35c <__sinit>
 800a436:	9901      	ldr	r1, [sp, #4]
 800a438:	68a2      	ldr	r2, [r4, #8]
 800a43a:	4620      	mov	r0, r4
 800a43c:	b002      	add	sp, #8
 800a43e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a442:	f003 baeb 	b.w	800da1c <_putc_r>
 800a446:	bf00      	nop
 800a448:	2000002c 	.word	0x2000002c

0800a44c <_puts_r>:
 800a44c:	b570      	push	{r4, r5, r6, lr}
 800a44e:	460e      	mov	r6, r1
 800a450:	4605      	mov	r5, r0
 800a452:	b118      	cbz	r0, 800a45c <_puts_r+0x10>
 800a454:	6983      	ldr	r3, [r0, #24]
 800a456:	b90b      	cbnz	r3, 800a45c <_puts_r+0x10>
 800a458:	f001 ff80 	bl	800c35c <__sinit>
 800a45c:	69ab      	ldr	r3, [r5, #24]
 800a45e:	68ac      	ldr	r4, [r5, #8]
 800a460:	b913      	cbnz	r3, 800a468 <_puts_r+0x1c>
 800a462:	4628      	mov	r0, r5
 800a464:	f001 ff7a 	bl	800c35c <__sinit>
 800a468:	4b2c      	ldr	r3, [pc, #176]	; (800a51c <_puts_r+0xd0>)
 800a46a:	429c      	cmp	r4, r3
 800a46c:	d120      	bne.n	800a4b0 <_puts_r+0x64>
 800a46e:	686c      	ldr	r4, [r5, #4]
 800a470:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a472:	07db      	lsls	r3, r3, #31
 800a474:	d405      	bmi.n	800a482 <_puts_r+0x36>
 800a476:	89a3      	ldrh	r3, [r4, #12]
 800a478:	0598      	lsls	r0, r3, #22
 800a47a:	d402      	bmi.n	800a482 <_puts_r+0x36>
 800a47c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a47e:	f002 fb7e 	bl	800cb7e <__retarget_lock_acquire_recursive>
 800a482:	89a3      	ldrh	r3, [r4, #12]
 800a484:	0719      	lsls	r1, r3, #28
 800a486:	d51d      	bpl.n	800a4c4 <_puts_r+0x78>
 800a488:	6923      	ldr	r3, [r4, #16]
 800a48a:	b1db      	cbz	r3, 800a4c4 <_puts_r+0x78>
 800a48c:	3e01      	subs	r6, #1
 800a48e:	68a3      	ldr	r3, [r4, #8]
 800a490:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a494:	3b01      	subs	r3, #1
 800a496:	60a3      	str	r3, [r4, #8]
 800a498:	bb39      	cbnz	r1, 800a4ea <_puts_r+0x9e>
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	da38      	bge.n	800a510 <_puts_r+0xc4>
 800a49e:	4622      	mov	r2, r4
 800a4a0:	210a      	movs	r1, #10
 800a4a2:	4628      	mov	r0, r5
 800a4a4:	f000 ff08 	bl	800b2b8 <__swbuf_r>
 800a4a8:	3001      	adds	r0, #1
 800a4aa:	d011      	beq.n	800a4d0 <_puts_r+0x84>
 800a4ac:	250a      	movs	r5, #10
 800a4ae:	e011      	b.n	800a4d4 <_puts_r+0x88>
 800a4b0:	4b1b      	ldr	r3, [pc, #108]	; (800a520 <_puts_r+0xd4>)
 800a4b2:	429c      	cmp	r4, r3
 800a4b4:	d101      	bne.n	800a4ba <_puts_r+0x6e>
 800a4b6:	68ac      	ldr	r4, [r5, #8]
 800a4b8:	e7da      	b.n	800a470 <_puts_r+0x24>
 800a4ba:	4b1a      	ldr	r3, [pc, #104]	; (800a524 <_puts_r+0xd8>)
 800a4bc:	429c      	cmp	r4, r3
 800a4be:	bf08      	it	eq
 800a4c0:	68ec      	ldreq	r4, [r5, #12]
 800a4c2:	e7d5      	b.n	800a470 <_puts_r+0x24>
 800a4c4:	4621      	mov	r1, r4
 800a4c6:	4628      	mov	r0, r5
 800a4c8:	f000 ff48 	bl	800b35c <__swsetup_r>
 800a4cc:	2800      	cmp	r0, #0
 800a4ce:	d0dd      	beq.n	800a48c <_puts_r+0x40>
 800a4d0:	f04f 35ff 	mov.w	r5, #4294967295
 800a4d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a4d6:	07da      	lsls	r2, r3, #31
 800a4d8:	d405      	bmi.n	800a4e6 <_puts_r+0x9a>
 800a4da:	89a3      	ldrh	r3, [r4, #12]
 800a4dc:	059b      	lsls	r3, r3, #22
 800a4de:	d402      	bmi.n	800a4e6 <_puts_r+0x9a>
 800a4e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a4e2:	f002 fb4d 	bl	800cb80 <__retarget_lock_release_recursive>
 800a4e6:	4628      	mov	r0, r5
 800a4e8:	bd70      	pop	{r4, r5, r6, pc}
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	da04      	bge.n	800a4f8 <_puts_r+0xac>
 800a4ee:	69a2      	ldr	r2, [r4, #24]
 800a4f0:	429a      	cmp	r2, r3
 800a4f2:	dc06      	bgt.n	800a502 <_puts_r+0xb6>
 800a4f4:	290a      	cmp	r1, #10
 800a4f6:	d004      	beq.n	800a502 <_puts_r+0xb6>
 800a4f8:	6823      	ldr	r3, [r4, #0]
 800a4fa:	1c5a      	adds	r2, r3, #1
 800a4fc:	6022      	str	r2, [r4, #0]
 800a4fe:	7019      	strb	r1, [r3, #0]
 800a500:	e7c5      	b.n	800a48e <_puts_r+0x42>
 800a502:	4622      	mov	r2, r4
 800a504:	4628      	mov	r0, r5
 800a506:	f000 fed7 	bl	800b2b8 <__swbuf_r>
 800a50a:	3001      	adds	r0, #1
 800a50c:	d1bf      	bne.n	800a48e <_puts_r+0x42>
 800a50e:	e7df      	b.n	800a4d0 <_puts_r+0x84>
 800a510:	6823      	ldr	r3, [r4, #0]
 800a512:	250a      	movs	r5, #10
 800a514:	1c5a      	adds	r2, r3, #1
 800a516:	6022      	str	r2, [r4, #0]
 800a518:	701d      	strb	r5, [r3, #0]
 800a51a:	e7db      	b.n	800a4d4 <_puts_r+0x88>
 800a51c:	0800fa40 	.word	0x0800fa40
 800a520:	0800fa60 	.word	0x0800fa60
 800a524:	0800fa20 	.word	0x0800fa20

0800a528 <puts>:
 800a528:	4b02      	ldr	r3, [pc, #8]	; (800a534 <puts+0xc>)
 800a52a:	4601      	mov	r1, r0
 800a52c:	6818      	ldr	r0, [r3, #0]
 800a52e:	f7ff bf8d 	b.w	800a44c <_puts_r>
 800a532:	bf00      	nop
 800a534:	2000002c 	.word	0x2000002c

0800a538 <sulp>:
 800a538:	b570      	push	{r4, r5, r6, lr}
 800a53a:	4604      	mov	r4, r0
 800a53c:	460d      	mov	r5, r1
 800a53e:	ec45 4b10 	vmov	d0, r4, r5
 800a542:	4616      	mov	r6, r2
 800a544:	f002 ff08 	bl	800d358 <__ulp>
 800a548:	ec51 0b10 	vmov	r0, r1, d0
 800a54c:	b17e      	cbz	r6, 800a56e <sulp+0x36>
 800a54e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a552:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a556:	2b00      	cmp	r3, #0
 800a558:	dd09      	ble.n	800a56e <sulp+0x36>
 800a55a:	051b      	lsls	r3, r3, #20
 800a55c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a560:	2400      	movs	r4, #0
 800a562:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a566:	4622      	mov	r2, r4
 800a568:	462b      	mov	r3, r5
 800a56a:	f7f6 f86d 	bl	8000648 <__aeabi_dmul>
 800a56e:	bd70      	pop	{r4, r5, r6, pc}

0800a570 <_strtod_l>:
 800a570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a574:	b0a3      	sub	sp, #140	; 0x8c
 800a576:	461f      	mov	r7, r3
 800a578:	2300      	movs	r3, #0
 800a57a:	931e      	str	r3, [sp, #120]	; 0x78
 800a57c:	4ba4      	ldr	r3, [pc, #656]	; (800a810 <_strtod_l+0x2a0>)
 800a57e:	9219      	str	r2, [sp, #100]	; 0x64
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	9307      	str	r3, [sp, #28]
 800a584:	4604      	mov	r4, r0
 800a586:	4618      	mov	r0, r3
 800a588:	4688      	mov	r8, r1
 800a58a:	f7f5 fe49 	bl	8000220 <strlen>
 800a58e:	f04f 0a00 	mov.w	sl, #0
 800a592:	4605      	mov	r5, r0
 800a594:	f04f 0b00 	mov.w	fp, #0
 800a598:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a59c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a59e:	781a      	ldrb	r2, [r3, #0]
 800a5a0:	2a2b      	cmp	r2, #43	; 0x2b
 800a5a2:	d04c      	beq.n	800a63e <_strtod_l+0xce>
 800a5a4:	d839      	bhi.n	800a61a <_strtod_l+0xaa>
 800a5a6:	2a0d      	cmp	r2, #13
 800a5a8:	d832      	bhi.n	800a610 <_strtod_l+0xa0>
 800a5aa:	2a08      	cmp	r2, #8
 800a5ac:	d832      	bhi.n	800a614 <_strtod_l+0xa4>
 800a5ae:	2a00      	cmp	r2, #0
 800a5b0:	d03c      	beq.n	800a62c <_strtod_l+0xbc>
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	930e      	str	r3, [sp, #56]	; 0x38
 800a5b6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800a5b8:	7833      	ldrb	r3, [r6, #0]
 800a5ba:	2b30      	cmp	r3, #48	; 0x30
 800a5bc:	f040 80b4 	bne.w	800a728 <_strtod_l+0x1b8>
 800a5c0:	7873      	ldrb	r3, [r6, #1]
 800a5c2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a5c6:	2b58      	cmp	r3, #88	; 0x58
 800a5c8:	d16c      	bne.n	800a6a4 <_strtod_l+0x134>
 800a5ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5cc:	9301      	str	r3, [sp, #4]
 800a5ce:	ab1e      	add	r3, sp, #120	; 0x78
 800a5d0:	9702      	str	r7, [sp, #8]
 800a5d2:	9300      	str	r3, [sp, #0]
 800a5d4:	4a8f      	ldr	r2, [pc, #572]	; (800a814 <_strtod_l+0x2a4>)
 800a5d6:	ab1f      	add	r3, sp, #124	; 0x7c
 800a5d8:	a91d      	add	r1, sp, #116	; 0x74
 800a5da:	4620      	mov	r0, r4
 800a5dc:	f001 ffc2 	bl	800c564 <__gethex>
 800a5e0:	f010 0707 	ands.w	r7, r0, #7
 800a5e4:	4605      	mov	r5, r0
 800a5e6:	d005      	beq.n	800a5f4 <_strtod_l+0x84>
 800a5e8:	2f06      	cmp	r7, #6
 800a5ea:	d12a      	bne.n	800a642 <_strtod_l+0xd2>
 800a5ec:	3601      	adds	r6, #1
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	961d      	str	r6, [sp, #116]	; 0x74
 800a5f2:	930e      	str	r3, [sp, #56]	; 0x38
 800a5f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	f040 8596 	bne.w	800b128 <_strtod_l+0xbb8>
 800a5fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5fe:	b1db      	cbz	r3, 800a638 <_strtod_l+0xc8>
 800a600:	4652      	mov	r2, sl
 800a602:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a606:	ec43 2b10 	vmov	d0, r2, r3
 800a60a:	b023      	add	sp, #140	; 0x8c
 800a60c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a610:	2a20      	cmp	r2, #32
 800a612:	d1ce      	bne.n	800a5b2 <_strtod_l+0x42>
 800a614:	3301      	adds	r3, #1
 800a616:	931d      	str	r3, [sp, #116]	; 0x74
 800a618:	e7c0      	b.n	800a59c <_strtod_l+0x2c>
 800a61a:	2a2d      	cmp	r2, #45	; 0x2d
 800a61c:	d1c9      	bne.n	800a5b2 <_strtod_l+0x42>
 800a61e:	2201      	movs	r2, #1
 800a620:	920e      	str	r2, [sp, #56]	; 0x38
 800a622:	1c5a      	adds	r2, r3, #1
 800a624:	921d      	str	r2, [sp, #116]	; 0x74
 800a626:	785b      	ldrb	r3, [r3, #1]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d1c4      	bne.n	800a5b6 <_strtod_l+0x46>
 800a62c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a62e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a632:	2b00      	cmp	r3, #0
 800a634:	f040 8576 	bne.w	800b124 <_strtod_l+0xbb4>
 800a638:	4652      	mov	r2, sl
 800a63a:	465b      	mov	r3, fp
 800a63c:	e7e3      	b.n	800a606 <_strtod_l+0x96>
 800a63e:	2200      	movs	r2, #0
 800a640:	e7ee      	b.n	800a620 <_strtod_l+0xb0>
 800a642:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a644:	b13a      	cbz	r2, 800a656 <_strtod_l+0xe6>
 800a646:	2135      	movs	r1, #53	; 0x35
 800a648:	a820      	add	r0, sp, #128	; 0x80
 800a64a:	f002 ff90 	bl	800d56e <__copybits>
 800a64e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a650:	4620      	mov	r0, r4
 800a652:	f002 fb55 	bl	800cd00 <_Bfree>
 800a656:	3f01      	subs	r7, #1
 800a658:	2f05      	cmp	r7, #5
 800a65a:	d807      	bhi.n	800a66c <_strtod_l+0xfc>
 800a65c:	e8df f007 	tbb	[pc, r7]
 800a660:	1d180b0e 	.word	0x1d180b0e
 800a664:	030e      	.short	0x030e
 800a666:	f04f 0b00 	mov.w	fp, #0
 800a66a:	46da      	mov	sl, fp
 800a66c:	0728      	lsls	r0, r5, #28
 800a66e:	d5c1      	bpl.n	800a5f4 <_strtod_l+0x84>
 800a670:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a674:	e7be      	b.n	800a5f4 <_strtod_l+0x84>
 800a676:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800a67a:	e7f7      	b.n	800a66c <_strtod_l+0xfc>
 800a67c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800a680:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a682:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a686:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a68a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a68e:	e7ed      	b.n	800a66c <_strtod_l+0xfc>
 800a690:	f8df b184 	ldr.w	fp, [pc, #388]	; 800a818 <_strtod_l+0x2a8>
 800a694:	f04f 0a00 	mov.w	sl, #0
 800a698:	e7e8      	b.n	800a66c <_strtod_l+0xfc>
 800a69a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a69e:	f04f 3aff 	mov.w	sl, #4294967295
 800a6a2:	e7e3      	b.n	800a66c <_strtod_l+0xfc>
 800a6a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a6a6:	1c5a      	adds	r2, r3, #1
 800a6a8:	921d      	str	r2, [sp, #116]	; 0x74
 800a6aa:	785b      	ldrb	r3, [r3, #1]
 800a6ac:	2b30      	cmp	r3, #48	; 0x30
 800a6ae:	d0f9      	beq.n	800a6a4 <_strtod_l+0x134>
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d09f      	beq.n	800a5f4 <_strtod_l+0x84>
 800a6b4:	2301      	movs	r3, #1
 800a6b6:	f04f 0900 	mov.w	r9, #0
 800a6ba:	9304      	str	r3, [sp, #16]
 800a6bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a6be:	930a      	str	r3, [sp, #40]	; 0x28
 800a6c0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a6c4:	464f      	mov	r7, r9
 800a6c6:	220a      	movs	r2, #10
 800a6c8:	981d      	ldr	r0, [sp, #116]	; 0x74
 800a6ca:	7806      	ldrb	r6, [r0, #0]
 800a6cc:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a6d0:	b2d9      	uxtb	r1, r3
 800a6d2:	2909      	cmp	r1, #9
 800a6d4:	d92a      	bls.n	800a72c <_strtod_l+0x1bc>
 800a6d6:	9907      	ldr	r1, [sp, #28]
 800a6d8:	462a      	mov	r2, r5
 800a6da:	f003 fa44 	bl	800db66 <strncmp>
 800a6de:	b398      	cbz	r0, 800a748 <_strtod_l+0x1d8>
 800a6e0:	2000      	movs	r0, #0
 800a6e2:	4633      	mov	r3, r6
 800a6e4:	463d      	mov	r5, r7
 800a6e6:	9007      	str	r0, [sp, #28]
 800a6e8:	4602      	mov	r2, r0
 800a6ea:	2b65      	cmp	r3, #101	; 0x65
 800a6ec:	d001      	beq.n	800a6f2 <_strtod_l+0x182>
 800a6ee:	2b45      	cmp	r3, #69	; 0x45
 800a6f0:	d118      	bne.n	800a724 <_strtod_l+0x1b4>
 800a6f2:	b91d      	cbnz	r5, 800a6fc <_strtod_l+0x18c>
 800a6f4:	9b04      	ldr	r3, [sp, #16]
 800a6f6:	4303      	orrs	r3, r0
 800a6f8:	d098      	beq.n	800a62c <_strtod_l+0xbc>
 800a6fa:	2500      	movs	r5, #0
 800a6fc:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800a700:	f108 0301 	add.w	r3, r8, #1
 800a704:	931d      	str	r3, [sp, #116]	; 0x74
 800a706:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a70a:	2b2b      	cmp	r3, #43	; 0x2b
 800a70c:	d075      	beq.n	800a7fa <_strtod_l+0x28a>
 800a70e:	2b2d      	cmp	r3, #45	; 0x2d
 800a710:	d07b      	beq.n	800a80a <_strtod_l+0x29a>
 800a712:	f04f 0c00 	mov.w	ip, #0
 800a716:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a71a:	2909      	cmp	r1, #9
 800a71c:	f240 8082 	bls.w	800a824 <_strtod_l+0x2b4>
 800a720:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a724:	2600      	movs	r6, #0
 800a726:	e09d      	b.n	800a864 <_strtod_l+0x2f4>
 800a728:	2300      	movs	r3, #0
 800a72a:	e7c4      	b.n	800a6b6 <_strtod_l+0x146>
 800a72c:	2f08      	cmp	r7, #8
 800a72e:	bfd8      	it	le
 800a730:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a732:	f100 0001 	add.w	r0, r0, #1
 800a736:	bfda      	itte	le
 800a738:	fb02 3301 	mlale	r3, r2, r1, r3
 800a73c:	9309      	strle	r3, [sp, #36]	; 0x24
 800a73e:	fb02 3909 	mlagt	r9, r2, r9, r3
 800a742:	3701      	adds	r7, #1
 800a744:	901d      	str	r0, [sp, #116]	; 0x74
 800a746:	e7bf      	b.n	800a6c8 <_strtod_l+0x158>
 800a748:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a74a:	195a      	adds	r2, r3, r5
 800a74c:	921d      	str	r2, [sp, #116]	; 0x74
 800a74e:	5d5b      	ldrb	r3, [r3, r5]
 800a750:	2f00      	cmp	r7, #0
 800a752:	d037      	beq.n	800a7c4 <_strtod_l+0x254>
 800a754:	9007      	str	r0, [sp, #28]
 800a756:	463d      	mov	r5, r7
 800a758:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a75c:	2a09      	cmp	r2, #9
 800a75e:	d912      	bls.n	800a786 <_strtod_l+0x216>
 800a760:	2201      	movs	r2, #1
 800a762:	e7c2      	b.n	800a6ea <_strtod_l+0x17a>
 800a764:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a766:	1c5a      	adds	r2, r3, #1
 800a768:	921d      	str	r2, [sp, #116]	; 0x74
 800a76a:	785b      	ldrb	r3, [r3, #1]
 800a76c:	3001      	adds	r0, #1
 800a76e:	2b30      	cmp	r3, #48	; 0x30
 800a770:	d0f8      	beq.n	800a764 <_strtod_l+0x1f4>
 800a772:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800a776:	2a08      	cmp	r2, #8
 800a778:	f200 84db 	bhi.w	800b132 <_strtod_l+0xbc2>
 800a77c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a77e:	9007      	str	r0, [sp, #28]
 800a780:	2000      	movs	r0, #0
 800a782:	920a      	str	r2, [sp, #40]	; 0x28
 800a784:	4605      	mov	r5, r0
 800a786:	3b30      	subs	r3, #48	; 0x30
 800a788:	f100 0201 	add.w	r2, r0, #1
 800a78c:	d014      	beq.n	800a7b8 <_strtod_l+0x248>
 800a78e:	9907      	ldr	r1, [sp, #28]
 800a790:	4411      	add	r1, r2
 800a792:	9107      	str	r1, [sp, #28]
 800a794:	462a      	mov	r2, r5
 800a796:	eb00 0e05 	add.w	lr, r0, r5
 800a79a:	210a      	movs	r1, #10
 800a79c:	4572      	cmp	r2, lr
 800a79e:	d113      	bne.n	800a7c8 <_strtod_l+0x258>
 800a7a0:	182a      	adds	r2, r5, r0
 800a7a2:	2a08      	cmp	r2, #8
 800a7a4:	f105 0501 	add.w	r5, r5, #1
 800a7a8:	4405      	add	r5, r0
 800a7aa:	dc1c      	bgt.n	800a7e6 <_strtod_l+0x276>
 800a7ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a7ae:	220a      	movs	r2, #10
 800a7b0:	fb02 3301 	mla	r3, r2, r1, r3
 800a7b4:	9309      	str	r3, [sp, #36]	; 0x24
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a7ba:	1c59      	adds	r1, r3, #1
 800a7bc:	911d      	str	r1, [sp, #116]	; 0x74
 800a7be:	785b      	ldrb	r3, [r3, #1]
 800a7c0:	4610      	mov	r0, r2
 800a7c2:	e7c9      	b.n	800a758 <_strtod_l+0x1e8>
 800a7c4:	4638      	mov	r0, r7
 800a7c6:	e7d2      	b.n	800a76e <_strtod_l+0x1fe>
 800a7c8:	2a08      	cmp	r2, #8
 800a7ca:	dc04      	bgt.n	800a7d6 <_strtod_l+0x266>
 800a7cc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a7ce:	434e      	muls	r6, r1
 800a7d0:	9609      	str	r6, [sp, #36]	; 0x24
 800a7d2:	3201      	adds	r2, #1
 800a7d4:	e7e2      	b.n	800a79c <_strtod_l+0x22c>
 800a7d6:	f102 0c01 	add.w	ip, r2, #1
 800a7da:	f1bc 0f10 	cmp.w	ip, #16
 800a7de:	bfd8      	it	le
 800a7e0:	fb01 f909 	mulle.w	r9, r1, r9
 800a7e4:	e7f5      	b.n	800a7d2 <_strtod_l+0x262>
 800a7e6:	2d10      	cmp	r5, #16
 800a7e8:	bfdc      	itt	le
 800a7ea:	220a      	movle	r2, #10
 800a7ec:	fb02 3909 	mlale	r9, r2, r9, r3
 800a7f0:	e7e1      	b.n	800a7b6 <_strtod_l+0x246>
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	9307      	str	r3, [sp, #28]
 800a7f6:	2201      	movs	r2, #1
 800a7f8:	e77c      	b.n	800a6f4 <_strtod_l+0x184>
 800a7fa:	f04f 0c00 	mov.w	ip, #0
 800a7fe:	f108 0302 	add.w	r3, r8, #2
 800a802:	931d      	str	r3, [sp, #116]	; 0x74
 800a804:	f898 3002 	ldrb.w	r3, [r8, #2]
 800a808:	e785      	b.n	800a716 <_strtod_l+0x1a6>
 800a80a:	f04f 0c01 	mov.w	ip, #1
 800a80e:	e7f6      	b.n	800a7fe <_strtod_l+0x28e>
 800a810:	0800faec 	.word	0x0800faec
 800a814:	0800f838 	.word	0x0800f838
 800a818:	7ff00000 	.word	0x7ff00000
 800a81c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a81e:	1c59      	adds	r1, r3, #1
 800a820:	911d      	str	r1, [sp, #116]	; 0x74
 800a822:	785b      	ldrb	r3, [r3, #1]
 800a824:	2b30      	cmp	r3, #48	; 0x30
 800a826:	d0f9      	beq.n	800a81c <_strtod_l+0x2ac>
 800a828:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800a82c:	2908      	cmp	r1, #8
 800a82e:	f63f af79 	bhi.w	800a724 <_strtod_l+0x1b4>
 800a832:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800a836:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a838:	9308      	str	r3, [sp, #32]
 800a83a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a83c:	1c59      	adds	r1, r3, #1
 800a83e:	911d      	str	r1, [sp, #116]	; 0x74
 800a840:	785b      	ldrb	r3, [r3, #1]
 800a842:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800a846:	2e09      	cmp	r6, #9
 800a848:	d937      	bls.n	800a8ba <_strtod_l+0x34a>
 800a84a:	9e08      	ldr	r6, [sp, #32]
 800a84c:	1b89      	subs	r1, r1, r6
 800a84e:	2908      	cmp	r1, #8
 800a850:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800a854:	dc02      	bgt.n	800a85c <_strtod_l+0x2ec>
 800a856:	4576      	cmp	r6, lr
 800a858:	bfa8      	it	ge
 800a85a:	4676      	movge	r6, lr
 800a85c:	f1bc 0f00 	cmp.w	ip, #0
 800a860:	d000      	beq.n	800a864 <_strtod_l+0x2f4>
 800a862:	4276      	negs	r6, r6
 800a864:	2d00      	cmp	r5, #0
 800a866:	d14f      	bne.n	800a908 <_strtod_l+0x398>
 800a868:	9904      	ldr	r1, [sp, #16]
 800a86a:	4301      	orrs	r1, r0
 800a86c:	f47f aec2 	bne.w	800a5f4 <_strtod_l+0x84>
 800a870:	2a00      	cmp	r2, #0
 800a872:	f47f aedb 	bne.w	800a62c <_strtod_l+0xbc>
 800a876:	2b69      	cmp	r3, #105	; 0x69
 800a878:	d027      	beq.n	800a8ca <_strtod_l+0x35a>
 800a87a:	dc24      	bgt.n	800a8c6 <_strtod_l+0x356>
 800a87c:	2b49      	cmp	r3, #73	; 0x49
 800a87e:	d024      	beq.n	800a8ca <_strtod_l+0x35a>
 800a880:	2b4e      	cmp	r3, #78	; 0x4e
 800a882:	f47f aed3 	bne.w	800a62c <_strtod_l+0xbc>
 800a886:	499e      	ldr	r1, [pc, #632]	; (800ab00 <_strtod_l+0x590>)
 800a888:	a81d      	add	r0, sp, #116	; 0x74
 800a88a:	f002 f8c3 	bl	800ca14 <__match>
 800a88e:	2800      	cmp	r0, #0
 800a890:	f43f aecc 	beq.w	800a62c <_strtod_l+0xbc>
 800a894:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a896:	781b      	ldrb	r3, [r3, #0]
 800a898:	2b28      	cmp	r3, #40	; 0x28
 800a89a:	d12d      	bne.n	800a8f8 <_strtod_l+0x388>
 800a89c:	4999      	ldr	r1, [pc, #612]	; (800ab04 <_strtod_l+0x594>)
 800a89e:	aa20      	add	r2, sp, #128	; 0x80
 800a8a0:	a81d      	add	r0, sp, #116	; 0x74
 800a8a2:	f002 f8cb 	bl	800ca3c <__hexnan>
 800a8a6:	2805      	cmp	r0, #5
 800a8a8:	d126      	bne.n	800a8f8 <_strtod_l+0x388>
 800a8aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a8ac:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800a8b0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800a8b4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800a8b8:	e69c      	b.n	800a5f4 <_strtod_l+0x84>
 800a8ba:	210a      	movs	r1, #10
 800a8bc:	fb01 3e0e 	mla	lr, r1, lr, r3
 800a8c0:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800a8c4:	e7b9      	b.n	800a83a <_strtod_l+0x2ca>
 800a8c6:	2b6e      	cmp	r3, #110	; 0x6e
 800a8c8:	e7db      	b.n	800a882 <_strtod_l+0x312>
 800a8ca:	498f      	ldr	r1, [pc, #572]	; (800ab08 <_strtod_l+0x598>)
 800a8cc:	a81d      	add	r0, sp, #116	; 0x74
 800a8ce:	f002 f8a1 	bl	800ca14 <__match>
 800a8d2:	2800      	cmp	r0, #0
 800a8d4:	f43f aeaa 	beq.w	800a62c <_strtod_l+0xbc>
 800a8d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a8da:	498c      	ldr	r1, [pc, #560]	; (800ab0c <_strtod_l+0x59c>)
 800a8dc:	3b01      	subs	r3, #1
 800a8de:	a81d      	add	r0, sp, #116	; 0x74
 800a8e0:	931d      	str	r3, [sp, #116]	; 0x74
 800a8e2:	f002 f897 	bl	800ca14 <__match>
 800a8e6:	b910      	cbnz	r0, 800a8ee <_strtod_l+0x37e>
 800a8e8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a8ea:	3301      	adds	r3, #1
 800a8ec:	931d      	str	r3, [sp, #116]	; 0x74
 800a8ee:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800ab1c <_strtod_l+0x5ac>
 800a8f2:	f04f 0a00 	mov.w	sl, #0
 800a8f6:	e67d      	b.n	800a5f4 <_strtod_l+0x84>
 800a8f8:	4885      	ldr	r0, [pc, #532]	; (800ab10 <_strtod_l+0x5a0>)
 800a8fa:	f003 f8d9 	bl	800dab0 <nan>
 800a8fe:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a902:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a906:	e675      	b.n	800a5f4 <_strtod_l+0x84>
 800a908:	9b07      	ldr	r3, [sp, #28]
 800a90a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a90c:	1af3      	subs	r3, r6, r3
 800a90e:	2f00      	cmp	r7, #0
 800a910:	bf08      	it	eq
 800a912:	462f      	moveq	r7, r5
 800a914:	2d10      	cmp	r5, #16
 800a916:	9308      	str	r3, [sp, #32]
 800a918:	46a8      	mov	r8, r5
 800a91a:	bfa8      	it	ge
 800a91c:	f04f 0810 	movge.w	r8, #16
 800a920:	f7f5 fe18 	bl	8000554 <__aeabi_ui2d>
 800a924:	2d09      	cmp	r5, #9
 800a926:	4682      	mov	sl, r0
 800a928:	468b      	mov	fp, r1
 800a92a:	dd13      	ble.n	800a954 <_strtod_l+0x3e4>
 800a92c:	4b79      	ldr	r3, [pc, #484]	; (800ab14 <_strtod_l+0x5a4>)
 800a92e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a932:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a936:	f7f5 fe87 	bl	8000648 <__aeabi_dmul>
 800a93a:	4682      	mov	sl, r0
 800a93c:	4648      	mov	r0, r9
 800a93e:	468b      	mov	fp, r1
 800a940:	f7f5 fe08 	bl	8000554 <__aeabi_ui2d>
 800a944:	4602      	mov	r2, r0
 800a946:	460b      	mov	r3, r1
 800a948:	4650      	mov	r0, sl
 800a94a:	4659      	mov	r1, fp
 800a94c:	f7f5 fcc6 	bl	80002dc <__adddf3>
 800a950:	4682      	mov	sl, r0
 800a952:	468b      	mov	fp, r1
 800a954:	2d0f      	cmp	r5, #15
 800a956:	dc38      	bgt.n	800a9ca <_strtod_l+0x45a>
 800a958:	9b08      	ldr	r3, [sp, #32]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	f43f ae4a 	beq.w	800a5f4 <_strtod_l+0x84>
 800a960:	dd24      	ble.n	800a9ac <_strtod_l+0x43c>
 800a962:	2b16      	cmp	r3, #22
 800a964:	dc0b      	bgt.n	800a97e <_strtod_l+0x40e>
 800a966:	4d6b      	ldr	r5, [pc, #428]	; (800ab14 <_strtod_l+0x5a4>)
 800a968:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800a96c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800a970:	4652      	mov	r2, sl
 800a972:	465b      	mov	r3, fp
 800a974:	f7f5 fe68 	bl	8000648 <__aeabi_dmul>
 800a978:	4682      	mov	sl, r0
 800a97a:	468b      	mov	fp, r1
 800a97c:	e63a      	b.n	800a5f4 <_strtod_l+0x84>
 800a97e:	9a08      	ldr	r2, [sp, #32]
 800a980:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800a984:	4293      	cmp	r3, r2
 800a986:	db20      	blt.n	800a9ca <_strtod_l+0x45a>
 800a988:	4c62      	ldr	r4, [pc, #392]	; (800ab14 <_strtod_l+0x5a4>)
 800a98a:	f1c5 050f 	rsb	r5, r5, #15
 800a98e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a992:	4652      	mov	r2, sl
 800a994:	465b      	mov	r3, fp
 800a996:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a99a:	f7f5 fe55 	bl	8000648 <__aeabi_dmul>
 800a99e:	9b08      	ldr	r3, [sp, #32]
 800a9a0:	1b5d      	subs	r5, r3, r5
 800a9a2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a9a6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a9aa:	e7e3      	b.n	800a974 <_strtod_l+0x404>
 800a9ac:	9b08      	ldr	r3, [sp, #32]
 800a9ae:	3316      	adds	r3, #22
 800a9b0:	db0b      	blt.n	800a9ca <_strtod_l+0x45a>
 800a9b2:	9b07      	ldr	r3, [sp, #28]
 800a9b4:	4a57      	ldr	r2, [pc, #348]	; (800ab14 <_strtod_l+0x5a4>)
 800a9b6:	1b9e      	subs	r6, r3, r6
 800a9b8:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800a9bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a9c0:	4650      	mov	r0, sl
 800a9c2:	4659      	mov	r1, fp
 800a9c4:	f7f5 ff6a 	bl	800089c <__aeabi_ddiv>
 800a9c8:	e7d6      	b.n	800a978 <_strtod_l+0x408>
 800a9ca:	9b08      	ldr	r3, [sp, #32]
 800a9cc:	eba5 0808 	sub.w	r8, r5, r8
 800a9d0:	4498      	add	r8, r3
 800a9d2:	f1b8 0f00 	cmp.w	r8, #0
 800a9d6:	dd71      	ble.n	800aabc <_strtod_l+0x54c>
 800a9d8:	f018 030f 	ands.w	r3, r8, #15
 800a9dc:	d00a      	beq.n	800a9f4 <_strtod_l+0x484>
 800a9de:	494d      	ldr	r1, [pc, #308]	; (800ab14 <_strtod_l+0x5a4>)
 800a9e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a9e4:	4652      	mov	r2, sl
 800a9e6:	465b      	mov	r3, fp
 800a9e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a9ec:	f7f5 fe2c 	bl	8000648 <__aeabi_dmul>
 800a9f0:	4682      	mov	sl, r0
 800a9f2:	468b      	mov	fp, r1
 800a9f4:	f038 080f 	bics.w	r8, r8, #15
 800a9f8:	d04d      	beq.n	800aa96 <_strtod_l+0x526>
 800a9fa:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800a9fe:	dd22      	ble.n	800aa46 <_strtod_l+0x4d6>
 800aa00:	2500      	movs	r5, #0
 800aa02:	462e      	mov	r6, r5
 800aa04:	9509      	str	r5, [sp, #36]	; 0x24
 800aa06:	9507      	str	r5, [sp, #28]
 800aa08:	2322      	movs	r3, #34	; 0x22
 800aa0a:	f8df b110 	ldr.w	fp, [pc, #272]	; 800ab1c <_strtod_l+0x5ac>
 800aa0e:	6023      	str	r3, [r4, #0]
 800aa10:	f04f 0a00 	mov.w	sl, #0
 800aa14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	f43f adec 	beq.w	800a5f4 <_strtod_l+0x84>
 800aa1c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800aa1e:	4620      	mov	r0, r4
 800aa20:	f002 f96e 	bl	800cd00 <_Bfree>
 800aa24:	9907      	ldr	r1, [sp, #28]
 800aa26:	4620      	mov	r0, r4
 800aa28:	f002 f96a 	bl	800cd00 <_Bfree>
 800aa2c:	4631      	mov	r1, r6
 800aa2e:	4620      	mov	r0, r4
 800aa30:	f002 f966 	bl	800cd00 <_Bfree>
 800aa34:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa36:	4620      	mov	r0, r4
 800aa38:	f002 f962 	bl	800cd00 <_Bfree>
 800aa3c:	4629      	mov	r1, r5
 800aa3e:	4620      	mov	r0, r4
 800aa40:	f002 f95e 	bl	800cd00 <_Bfree>
 800aa44:	e5d6      	b.n	800a5f4 <_strtod_l+0x84>
 800aa46:	2300      	movs	r3, #0
 800aa48:	ea4f 1828 	mov.w	r8, r8, asr #4
 800aa4c:	4650      	mov	r0, sl
 800aa4e:	4659      	mov	r1, fp
 800aa50:	4699      	mov	r9, r3
 800aa52:	f1b8 0f01 	cmp.w	r8, #1
 800aa56:	dc21      	bgt.n	800aa9c <_strtod_l+0x52c>
 800aa58:	b10b      	cbz	r3, 800aa5e <_strtod_l+0x4ee>
 800aa5a:	4682      	mov	sl, r0
 800aa5c:	468b      	mov	fp, r1
 800aa5e:	4b2e      	ldr	r3, [pc, #184]	; (800ab18 <_strtod_l+0x5a8>)
 800aa60:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800aa64:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800aa68:	4652      	mov	r2, sl
 800aa6a:	465b      	mov	r3, fp
 800aa6c:	e9d9 0100 	ldrd	r0, r1, [r9]
 800aa70:	f7f5 fdea 	bl	8000648 <__aeabi_dmul>
 800aa74:	4b29      	ldr	r3, [pc, #164]	; (800ab1c <_strtod_l+0x5ac>)
 800aa76:	460a      	mov	r2, r1
 800aa78:	400b      	ands	r3, r1
 800aa7a:	4929      	ldr	r1, [pc, #164]	; (800ab20 <_strtod_l+0x5b0>)
 800aa7c:	428b      	cmp	r3, r1
 800aa7e:	4682      	mov	sl, r0
 800aa80:	d8be      	bhi.n	800aa00 <_strtod_l+0x490>
 800aa82:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800aa86:	428b      	cmp	r3, r1
 800aa88:	bf86      	itte	hi
 800aa8a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800ab24 <_strtod_l+0x5b4>
 800aa8e:	f04f 3aff 	movhi.w	sl, #4294967295
 800aa92:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800aa96:	2300      	movs	r3, #0
 800aa98:	9304      	str	r3, [sp, #16]
 800aa9a:	e081      	b.n	800aba0 <_strtod_l+0x630>
 800aa9c:	f018 0f01 	tst.w	r8, #1
 800aaa0:	d007      	beq.n	800aab2 <_strtod_l+0x542>
 800aaa2:	4b1d      	ldr	r3, [pc, #116]	; (800ab18 <_strtod_l+0x5a8>)
 800aaa4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800aaa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaac:	f7f5 fdcc 	bl	8000648 <__aeabi_dmul>
 800aab0:	2301      	movs	r3, #1
 800aab2:	f109 0901 	add.w	r9, r9, #1
 800aab6:	ea4f 0868 	mov.w	r8, r8, asr #1
 800aaba:	e7ca      	b.n	800aa52 <_strtod_l+0x4e2>
 800aabc:	d0eb      	beq.n	800aa96 <_strtod_l+0x526>
 800aabe:	f1c8 0800 	rsb	r8, r8, #0
 800aac2:	f018 020f 	ands.w	r2, r8, #15
 800aac6:	d00a      	beq.n	800aade <_strtod_l+0x56e>
 800aac8:	4b12      	ldr	r3, [pc, #72]	; (800ab14 <_strtod_l+0x5a4>)
 800aaca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aace:	4650      	mov	r0, sl
 800aad0:	4659      	mov	r1, fp
 800aad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad6:	f7f5 fee1 	bl	800089c <__aeabi_ddiv>
 800aada:	4682      	mov	sl, r0
 800aadc:	468b      	mov	fp, r1
 800aade:	ea5f 1828 	movs.w	r8, r8, asr #4
 800aae2:	d0d8      	beq.n	800aa96 <_strtod_l+0x526>
 800aae4:	f1b8 0f1f 	cmp.w	r8, #31
 800aae8:	dd1e      	ble.n	800ab28 <_strtod_l+0x5b8>
 800aaea:	2500      	movs	r5, #0
 800aaec:	462e      	mov	r6, r5
 800aaee:	9509      	str	r5, [sp, #36]	; 0x24
 800aaf0:	9507      	str	r5, [sp, #28]
 800aaf2:	2322      	movs	r3, #34	; 0x22
 800aaf4:	f04f 0a00 	mov.w	sl, #0
 800aaf8:	f04f 0b00 	mov.w	fp, #0
 800aafc:	6023      	str	r3, [r4, #0]
 800aafe:	e789      	b.n	800aa14 <_strtod_l+0x4a4>
 800ab00:	0800f811 	.word	0x0800f811
 800ab04:	0800f84c 	.word	0x0800f84c
 800ab08:	0800f809 	.word	0x0800f809
 800ab0c:	0800f98c 	.word	0x0800f98c
 800ab10:	0800fca8 	.word	0x0800fca8
 800ab14:	0800fb88 	.word	0x0800fb88
 800ab18:	0800fb60 	.word	0x0800fb60
 800ab1c:	7ff00000 	.word	0x7ff00000
 800ab20:	7ca00000 	.word	0x7ca00000
 800ab24:	7fefffff 	.word	0x7fefffff
 800ab28:	f018 0310 	ands.w	r3, r8, #16
 800ab2c:	bf18      	it	ne
 800ab2e:	236a      	movne	r3, #106	; 0x6a
 800ab30:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800aee8 <_strtod_l+0x978>
 800ab34:	9304      	str	r3, [sp, #16]
 800ab36:	4650      	mov	r0, sl
 800ab38:	4659      	mov	r1, fp
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	f018 0f01 	tst.w	r8, #1
 800ab40:	d004      	beq.n	800ab4c <_strtod_l+0x5dc>
 800ab42:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ab46:	f7f5 fd7f 	bl	8000648 <__aeabi_dmul>
 800ab4a:	2301      	movs	r3, #1
 800ab4c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800ab50:	f109 0908 	add.w	r9, r9, #8
 800ab54:	d1f2      	bne.n	800ab3c <_strtod_l+0x5cc>
 800ab56:	b10b      	cbz	r3, 800ab5c <_strtod_l+0x5ec>
 800ab58:	4682      	mov	sl, r0
 800ab5a:	468b      	mov	fp, r1
 800ab5c:	9b04      	ldr	r3, [sp, #16]
 800ab5e:	b1bb      	cbz	r3, 800ab90 <_strtod_l+0x620>
 800ab60:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800ab64:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	4659      	mov	r1, fp
 800ab6c:	dd10      	ble.n	800ab90 <_strtod_l+0x620>
 800ab6e:	2b1f      	cmp	r3, #31
 800ab70:	f340 8128 	ble.w	800adc4 <_strtod_l+0x854>
 800ab74:	2b34      	cmp	r3, #52	; 0x34
 800ab76:	bfde      	ittt	le
 800ab78:	3b20      	suble	r3, #32
 800ab7a:	f04f 32ff 	movle.w	r2, #4294967295
 800ab7e:	fa02 f303 	lslle.w	r3, r2, r3
 800ab82:	f04f 0a00 	mov.w	sl, #0
 800ab86:	bfcc      	ite	gt
 800ab88:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800ab8c:	ea03 0b01 	andle.w	fp, r3, r1
 800ab90:	2200      	movs	r2, #0
 800ab92:	2300      	movs	r3, #0
 800ab94:	4650      	mov	r0, sl
 800ab96:	4659      	mov	r1, fp
 800ab98:	f7f5 ffbe 	bl	8000b18 <__aeabi_dcmpeq>
 800ab9c:	2800      	cmp	r0, #0
 800ab9e:	d1a4      	bne.n	800aaea <_strtod_l+0x57a>
 800aba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aba2:	9300      	str	r3, [sp, #0]
 800aba4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800aba6:	462b      	mov	r3, r5
 800aba8:	463a      	mov	r2, r7
 800abaa:	4620      	mov	r0, r4
 800abac:	f002 f914 	bl	800cdd8 <__s2b>
 800abb0:	9009      	str	r0, [sp, #36]	; 0x24
 800abb2:	2800      	cmp	r0, #0
 800abb4:	f43f af24 	beq.w	800aa00 <_strtod_l+0x490>
 800abb8:	9b07      	ldr	r3, [sp, #28]
 800abba:	1b9e      	subs	r6, r3, r6
 800abbc:	9b08      	ldr	r3, [sp, #32]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	bfb4      	ite	lt
 800abc2:	4633      	movlt	r3, r6
 800abc4:	2300      	movge	r3, #0
 800abc6:	9310      	str	r3, [sp, #64]	; 0x40
 800abc8:	9b08      	ldr	r3, [sp, #32]
 800abca:	2500      	movs	r5, #0
 800abcc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800abd0:	9318      	str	r3, [sp, #96]	; 0x60
 800abd2:	462e      	mov	r6, r5
 800abd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abd6:	4620      	mov	r0, r4
 800abd8:	6859      	ldr	r1, [r3, #4]
 800abda:	f002 f851 	bl	800cc80 <_Balloc>
 800abde:	9007      	str	r0, [sp, #28]
 800abe0:	2800      	cmp	r0, #0
 800abe2:	f43f af11 	beq.w	800aa08 <_strtod_l+0x498>
 800abe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abe8:	691a      	ldr	r2, [r3, #16]
 800abea:	3202      	adds	r2, #2
 800abec:	f103 010c 	add.w	r1, r3, #12
 800abf0:	0092      	lsls	r2, r2, #2
 800abf2:	300c      	adds	r0, #12
 800abf4:	f7fe ff62 	bl	8009abc <memcpy>
 800abf8:	ec4b ab10 	vmov	d0, sl, fp
 800abfc:	aa20      	add	r2, sp, #128	; 0x80
 800abfe:	a91f      	add	r1, sp, #124	; 0x7c
 800ac00:	4620      	mov	r0, r4
 800ac02:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800ac06:	f002 fc23 	bl	800d450 <__d2b>
 800ac0a:	901e      	str	r0, [sp, #120]	; 0x78
 800ac0c:	2800      	cmp	r0, #0
 800ac0e:	f43f aefb 	beq.w	800aa08 <_strtod_l+0x498>
 800ac12:	2101      	movs	r1, #1
 800ac14:	4620      	mov	r0, r4
 800ac16:	f002 f979 	bl	800cf0c <__i2b>
 800ac1a:	4606      	mov	r6, r0
 800ac1c:	2800      	cmp	r0, #0
 800ac1e:	f43f aef3 	beq.w	800aa08 <_strtod_l+0x498>
 800ac22:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ac24:	9904      	ldr	r1, [sp, #16]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	bfab      	itete	ge
 800ac2a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800ac2c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800ac2e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800ac30:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800ac34:	bfac      	ite	ge
 800ac36:	eb03 0902 	addge.w	r9, r3, r2
 800ac3a:	1ad7      	sublt	r7, r2, r3
 800ac3c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ac3e:	eba3 0801 	sub.w	r8, r3, r1
 800ac42:	4490      	add	r8, r2
 800ac44:	4ba3      	ldr	r3, [pc, #652]	; (800aed4 <_strtod_l+0x964>)
 800ac46:	f108 38ff 	add.w	r8, r8, #4294967295
 800ac4a:	4598      	cmp	r8, r3
 800ac4c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ac50:	f280 80cc 	bge.w	800adec <_strtod_l+0x87c>
 800ac54:	eba3 0308 	sub.w	r3, r3, r8
 800ac58:	2b1f      	cmp	r3, #31
 800ac5a:	eba2 0203 	sub.w	r2, r2, r3
 800ac5e:	f04f 0101 	mov.w	r1, #1
 800ac62:	f300 80b6 	bgt.w	800add2 <_strtod_l+0x862>
 800ac66:	fa01 f303 	lsl.w	r3, r1, r3
 800ac6a:	9311      	str	r3, [sp, #68]	; 0x44
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	930c      	str	r3, [sp, #48]	; 0x30
 800ac70:	eb09 0802 	add.w	r8, r9, r2
 800ac74:	9b04      	ldr	r3, [sp, #16]
 800ac76:	45c1      	cmp	r9, r8
 800ac78:	4417      	add	r7, r2
 800ac7a:	441f      	add	r7, r3
 800ac7c:	464b      	mov	r3, r9
 800ac7e:	bfa8      	it	ge
 800ac80:	4643      	movge	r3, r8
 800ac82:	42bb      	cmp	r3, r7
 800ac84:	bfa8      	it	ge
 800ac86:	463b      	movge	r3, r7
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	bfc2      	ittt	gt
 800ac8c:	eba8 0803 	subgt.w	r8, r8, r3
 800ac90:	1aff      	subgt	r7, r7, r3
 800ac92:	eba9 0903 	subgt.w	r9, r9, r3
 800ac96:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	dd17      	ble.n	800accc <_strtod_l+0x75c>
 800ac9c:	4631      	mov	r1, r6
 800ac9e:	461a      	mov	r2, r3
 800aca0:	4620      	mov	r0, r4
 800aca2:	f002 f9ef 	bl	800d084 <__pow5mult>
 800aca6:	4606      	mov	r6, r0
 800aca8:	2800      	cmp	r0, #0
 800acaa:	f43f aead 	beq.w	800aa08 <_strtod_l+0x498>
 800acae:	4601      	mov	r1, r0
 800acb0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800acb2:	4620      	mov	r0, r4
 800acb4:	f002 f940 	bl	800cf38 <__multiply>
 800acb8:	900f      	str	r0, [sp, #60]	; 0x3c
 800acba:	2800      	cmp	r0, #0
 800acbc:	f43f aea4 	beq.w	800aa08 <_strtod_l+0x498>
 800acc0:	991e      	ldr	r1, [sp, #120]	; 0x78
 800acc2:	4620      	mov	r0, r4
 800acc4:	f002 f81c 	bl	800cd00 <_Bfree>
 800acc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800acca:	931e      	str	r3, [sp, #120]	; 0x78
 800accc:	f1b8 0f00 	cmp.w	r8, #0
 800acd0:	f300 8091 	bgt.w	800adf6 <_strtod_l+0x886>
 800acd4:	9b08      	ldr	r3, [sp, #32]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	dd08      	ble.n	800acec <_strtod_l+0x77c>
 800acda:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800acdc:	9907      	ldr	r1, [sp, #28]
 800acde:	4620      	mov	r0, r4
 800ace0:	f002 f9d0 	bl	800d084 <__pow5mult>
 800ace4:	9007      	str	r0, [sp, #28]
 800ace6:	2800      	cmp	r0, #0
 800ace8:	f43f ae8e 	beq.w	800aa08 <_strtod_l+0x498>
 800acec:	2f00      	cmp	r7, #0
 800acee:	dd08      	ble.n	800ad02 <_strtod_l+0x792>
 800acf0:	9907      	ldr	r1, [sp, #28]
 800acf2:	463a      	mov	r2, r7
 800acf4:	4620      	mov	r0, r4
 800acf6:	f002 fa1f 	bl	800d138 <__lshift>
 800acfa:	9007      	str	r0, [sp, #28]
 800acfc:	2800      	cmp	r0, #0
 800acfe:	f43f ae83 	beq.w	800aa08 <_strtod_l+0x498>
 800ad02:	f1b9 0f00 	cmp.w	r9, #0
 800ad06:	dd08      	ble.n	800ad1a <_strtod_l+0x7aa>
 800ad08:	4631      	mov	r1, r6
 800ad0a:	464a      	mov	r2, r9
 800ad0c:	4620      	mov	r0, r4
 800ad0e:	f002 fa13 	bl	800d138 <__lshift>
 800ad12:	4606      	mov	r6, r0
 800ad14:	2800      	cmp	r0, #0
 800ad16:	f43f ae77 	beq.w	800aa08 <_strtod_l+0x498>
 800ad1a:	9a07      	ldr	r2, [sp, #28]
 800ad1c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ad1e:	4620      	mov	r0, r4
 800ad20:	f002 fa92 	bl	800d248 <__mdiff>
 800ad24:	4605      	mov	r5, r0
 800ad26:	2800      	cmp	r0, #0
 800ad28:	f43f ae6e 	beq.w	800aa08 <_strtod_l+0x498>
 800ad2c:	68c3      	ldr	r3, [r0, #12]
 800ad2e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad30:	2300      	movs	r3, #0
 800ad32:	60c3      	str	r3, [r0, #12]
 800ad34:	4631      	mov	r1, r6
 800ad36:	f002 fa6b 	bl	800d210 <__mcmp>
 800ad3a:	2800      	cmp	r0, #0
 800ad3c:	da65      	bge.n	800ae0a <_strtod_l+0x89a>
 800ad3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad40:	ea53 030a 	orrs.w	r3, r3, sl
 800ad44:	f040 8087 	bne.w	800ae56 <_strtod_l+0x8e6>
 800ad48:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	f040 8082 	bne.w	800ae56 <_strtod_l+0x8e6>
 800ad52:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ad56:	0d1b      	lsrs	r3, r3, #20
 800ad58:	051b      	lsls	r3, r3, #20
 800ad5a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ad5e:	d97a      	bls.n	800ae56 <_strtod_l+0x8e6>
 800ad60:	696b      	ldr	r3, [r5, #20]
 800ad62:	b913      	cbnz	r3, 800ad6a <_strtod_l+0x7fa>
 800ad64:	692b      	ldr	r3, [r5, #16]
 800ad66:	2b01      	cmp	r3, #1
 800ad68:	dd75      	ble.n	800ae56 <_strtod_l+0x8e6>
 800ad6a:	4629      	mov	r1, r5
 800ad6c:	2201      	movs	r2, #1
 800ad6e:	4620      	mov	r0, r4
 800ad70:	f002 f9e2 	bl	800d138 <__lshift>
 800ad74:	4631      	mov	r1, r6
 800ad76:	4605      	mov	r5, r0
 800ad78:	f002 fa4a 	bl	800d210 <__mcmp>
 800ad7c:	2800      	cmp	r0, #0
 800ad7e:	dd6a      	ble.n	800ae56 <_strtod_l+0x8e6>
 800ad80:	9904      	ldr	r1, [sp, #16]
 800ad82:	4a55      	ldr	r2, [pc, #340]	; (800aed8 <_strtod_l+0x968>)
 800ad84:	465b      	mov	r3, fp
 800ad86:	2900      	cmp	r1, #0
 800ad88:	f000 8085 	beq.w	800ae96 <_strtod_l+0x926>
 800ad8c:	ea02 010b 	and.w	r1, r2, fp
 800ad90:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ad94:	dc7f      	bgt.n	800ae96 <_strtod_l+0x926>
 800ad96:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ad9a:	f77f aeaa 	ble.w	800aaf2 <_strtod_l+0x582>
 800ad9e:	4a4f      	ldr	r2, [pc, #316]	; (800aedc <_strtod_l+0x96c>)
 800ada0:	2300      	movs	r3, #0
 800ada2:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800ada6:	4650      	mov	r0, sl
 800ada8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800adac:	4659      	mov	r1, fp
 800adae:	f7f5 fc4b 	bl	8000648 <__aeabi_dmul>
 800adb2:	460b      	mov	r3, r1
 800adb4:	4303      	orrs	r3, r0
 800adb6:	bf08      	it	eq
 800adb8:	2322      	moveq	r3, #34	; 0x22
 800adba:	4682      	mov	sl, r0
 800adbc:	468b      	mov	fp, r1
 800adbe:	bf08      	it	eq
 800adc0:	6023      	streq	r3, [r4, #0]
 800adc2:	e62b      	b.n	800aa1c <_strtod_l+0x4ac>
 800adc4:	f04f 32ff 	mov.w	r2, #4294967295
 800adc8:	fa02 f303 	lsl.w	r3, r2, r3
 800adcc:	ea03 0a0a 	and.w	sl, r3, sl
 800add0:	e6de      	b.n	800ab90 <_strtod_l+0x620>
 800add2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800add6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800adda:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800adde:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800ade2:	fa01 f308 	lsl.w	r3, r1, r8
 800ade6:	930c      	str	r3, [sp, #48]	; 0x30
 800ade8:	9111      	str	r1, [sp, #68]	; 0x44
 800adea:	e741      	b.n	800ac70 <_strtod_l+0x700>
 800adec:	2300      	movs	r3, #0
 800adee:	930c      	str	r3, [sp, #48]	; 0x30
 800adf0:	2301      	movs	r3, #1
 800adf2:	9311      	str	r3, [sp, #68]	; 0x44
 800adf4:	e73c      	b.n	800ac70 <_strtod_l+0x700>
 800adf6:	991e      	ldr	r1, [sp, #120]	; 0x78
 800adf8:	4642      	mov	r2, r8
 800adfa:	4620      	mov	r0, r4
 800adfc:	f002 f99c 	bl	800d138 <__lshift>
 800ae00:	901e      	str	r0, [sp, #120]	; 0x78
 800ae02:	2800      	cmp	r0, #0
 800ae04:	f47f af66 	bne.w	800acd4 <_strtod_l+0x764>
 800ae08:	e5fe      	b.n	800aa08 <_strtod_l+0x498>
 800ae0a:	465f      	mov	r7, fp
 800ae0c:	d16e      	bne.n	800aeec <_strtod_l+0x97c>
 800ae0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ae10:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae14:	b342      	cbz	r2, 800ae68 <_strtod_l+0x8f8>
 800ae16:	4a32      	ldr	r2, [pc, #200]	; (800aee0 <_strtod_l+0x970>)
 800ae18:	4293      	cmp	r3, r2
 800ae1a:	d128      	bne.n	800ae6e <_strtod_l+0x8fe>
 800ae1c:	9b04      	ldr	r3, [sp, #16]
 800ae1e:	4650      	mov	r0, sl
 800ae20:	b1eb      	cbz	r3, 800ae5e <_strtod_l+0x8ee>
 800ae22:	4a2d      	ldr	r2, [pc, #180]	; (800aed8 <_strtod_l+0x968>)
 800ae24:	403a      	ands	r2, r7
 800ae26:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800ae2a:	f04f 31ff 	mov.w	r1, #4294967295
 800ae2e:	d819      	bhi.n	800ae64 <_strtod_l+0x8f4>
 800ae30:	0d12      	lsrs	r2, r2, #20
 800ae32:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ae36:	fa01 f303 	lsl.w	r3, r1, r3
 800ae3a:	4298      	cmp	r0, r3
 800ae3c:	d117      	bne.n	800ae6e <_strtod_l+0x8fe>
 800ae3e:	4b29      	ldr	r3, [pc, #164]	; (800aee4 <_strtod_l+0x974>)
 800ae40:	429f      	cmp	r7, r3
 800ae42:	d102      	bne.n	800ae4a <_strtod_l+0x8da>
 800ae44:	3001      	adds	r0, #1
 800ae46:	f43f addf 	beq.w	800aa08 <_strtod_l+0x498>
 800ae4a:	4b23      	ldr	r3, [pc, #140]	; (800aed8 <_strtod_l+0x968>)
 800ae4c:	403b      	ands	r3, r7
 800ae4e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800ae52:	f04f 0a00 	mov.w	sl, #0
 800ae56:	9b04      	ldr	r3, [sp, #16]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d1a0      	bne.n	800ad9e <_strtod_l+0x82e>
 800ae5c:	e5de      	b.n	800aa1c <_strtod_l+0x4ac>
 800ae5e:	f04f 33ff 	mov.w	r3, #4294967295
 800ae62:	e7ea      	b.n	800ae3a <_strtod_l+0x8ca>
 800ae64:	460b      	mov	r3, r1
 800ae66:	e7e8      	b.n	800ae3a <_strtod_l+0x8ca>
 800ae68:	ea53 030a 	orrs.w	r3, r3, sl
 800ae6c:	d088      	beq.n	800ad80 <_strtod_l+0x810>
 800ae6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae70:	b1db      	cbz	r3, 800aeaa <_strtod_l+0x93a>
 800ae72:	423b      	tst	r3, r7
 800ae74:	d0ef      	beq.n	800ae56 <_strtod_l+0x8e6>
 800ae76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ae78:	9a04      	ldr	r2, [sp, #16]
 800ae7a:	4650      	mov	r0, sl
 800ae7c:	4659      	mov	r1, fp
 800ae7e:	b1c3      	cbz	r3, 800aeb2 <_strtod_l+0x942>
 800ae80:	f7ff fb5a 	bl	800a538 <sulp>
 800ae84:	4602      	mov	r2, r0
 800ae86:	460b      	mov	r3, r1
 800ae88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ae8c:	f7f5 fa26 	bl	80002dc <__adddf3>
 800ae90:	4682      	mov	sl, r0
 800ae92:	468b      	mov	fp, r1
 800ae94:	e7df      	b.n	800ae56 <_strtod_l+0x8e6>
 800ae96:	4013      	ands	r3, r2
 800ae98:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ae9c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800aea0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800aea4:	f04f 3aff 	mov.w	sl, #4294967295
 800aea8:	e7d5      	b.n	800ae56 <_strtod_l+0x8e6>
 800aeaa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aeac:	ea13 0f0a 	tst.w	r3, sl
 800aeb0:	e7e0      	b.n	800ae74 <_strtod_l+0x904>
 800aeb2:	f7ff fb41 	bl	800a538 <sulp>
 800aeb6:	4602      	mov	r2, r0
 800aeb8:	460b      	mov	r3, r1
 800aeba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800aebe:	f7f5 fa0b 	bl	80002d8 <__aeabi_dsub>
 800aec2:	2200      	movs	r2, #0
 800aec4:	2300      	movs	r3, #0
 800aec6:	4682      	mov	sl, r0
 800aec8:	468b      	mov	fp, r1
 800aeca:	f7f5 fe25 	bl	8000b18 <__aeabi_dcmpeq>
 800aece:	2800      	cmp	r0, #0
 800aed0:	d0c1      	beq.n	800ae56 <_strtod_l+0x8e6>
 800aed2:	e60e      	b.n	800aaf2 <_strtod_l+0x582>
 800aed4:	fffffc02 	.word	0xfffffc02
 800aed8:	7ff00000 	.word	0x7ff00000
 800aedc:	39500000 	.word	0x39500000
 800aee0:	000fffff 	.word	0x000fffff
 800aee4:	7fefffff 	.word	0x7fefffff
 800aee8:	0800f860 	.word	0x0800f860
 800aeec:	4631      	mov	r1, r6
 800aeee:	4628      	mov	r0, r5
 800aef0:	f002 fb0a 	bl	800d508 <__ratio>
 800aef4:	ec59 8b10 	vmov	r8, r9, d0
 800aef8:	ee10 0a10 	vmov	r0, s0
 800aefc:	2200      	movs	r2, #0
 800aefe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800af02:	4649      	mov	r1, r9
 800af04:	f7f5 fe1c 	bl	8000b40 <__aeabi_dcmple>
 800af08:	2800      	cmp	r0, #0
 800af0a:	d07c      	beq.n	800b006 <_strtod_l+0xa96>
 800af0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d04c      	beq.n	800afac <_strtod_l+0xa3c>
 800af12:	4b95      	ldr	r3, [pc, #596]	; (800b168 <_strtod_l+0xbf8>)
 800af14:	2200      	movs	r2, #0
 800af16:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800af1a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800b168 <_strtod_l+0xbf8>
 800af1e:	f04f 0800 	mov.w	r8, #0
 800af22:	4b92      	ldr	r3, [pc, #584]	; (800b16c <_strtod_l+0xbfc>)
 800af24:	403b      	ands	r3, r7
 800af26:	9311      	str	r3, [sp, #68]	; 0x44
 800af28:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800af2a:	4b91      	ldr	r3, [pc, #580]	; (800b170 <_strtod_l+0xc00>)
 800af2c:	429a      	cmp	r2, r3
 800af2e:	f040 80b2 	bne.w	800b096 <_strtod_l+0xb26>
 800af32:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800af36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800af3a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800af3e:	ec4b ab10 	vmov	d0, sl, fp
 800af42:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800af46:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800af4a:	f002 fa05 	bl	800d358 <__ulp>
 800af4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800af52:	ec53 2b10 	vmov	r2, r3, d0
 800af56:	f7f5 fb77 	bl	8000648 <__aeabi_dmul>
 800af5a:	4652      	mov	r2, sl
 800af5c:	465b      	mov	r3, fp
 800af5e:	f7f5 f9bd 	bl	80002dc <__adddf3>
 800af62:	460b      	mov	r3, r1
 800af64:	4981      	ldr	r1, [pc, #516]	; (800b16c <_strtod_l+0xbfc>)
 800af66:	4a83      	ldr	r2, [pc, #524]	; (800b174 <_strtod_l+0xc04>)
 800af68:	4019      	ands	r1, r3
 800af6a:	4291      	cmp	r1, r2
 800af6c:	4682      	mov	sl, r0
 800af6e:	d95e      	bls.n	800b02e <_strtod_l+0xabe>
 800af70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af72:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800af76:	4293      	cmp	r3, r2
 800af78:	d103      	bne.n	800af82 <_strtod_l+0xa12>
 800af7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af7c:	3301      	adds	r3, #1
 800af7e:	f43f ad43 	beq.w	800aa08 <_strtod_l+0x498>
 800af82:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800b180 <_strtod_l+0xc10>
 800af86:	f04f 3aff 	mov.w	sl, #4294967295
 800af8a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800af8c:	4620      	mov	r0, r4
 800af8e:	f001 feb7 	bl	800cd00 <_Bfree>
 800af92:	9907      	ldr	r1, [sp, #28]
 800af94:	4620      	mov	r0, r4
 800af96:	f001 feb3 	bl	800cd00 <_Bfree>
 800af9a:	4631      	mov	r1, r6
 800af9c:	4620      	mov	r0, r4
 800af9e:	f001 feaf 	bl	800cd00 <_Bfree>
 800afa2:	4629      	mov	r1, r5
 800afa4:	4620      	mov	r0, r4
 800afa6:	f001 feab 	bl	800cd00 <_Bfree>
 800afaa:	e613      	b.n	800abd4 <_strtod_l+0x664>
 800afac:	f1ba 0f00 	cmp.w	sl, #0
 800afb0:	d11b      	bne.n	800afea <_strtod_l+0xa7a>
 800afb2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800afb6:	b9f3      	cbnz	r3, 800aff6 <_strtod_l+0xa86>
 800afb8:	4b6b      	ldr	r3, [pc, #428]	; (800b168 <_strtod_l+0xbf8>)
 800afba:	2200      	movs	r2, #0
 800afbc:	4640      	mov	r0, r8
 800afbe:	4649      	mov	r1, r9
 800afc0:	f7f5 fdb4 	bl	8000b2c <__aeabi_dcmplt>
 800afc4:	b9d0      	cbnz	r0, 800affc <_strtod_l+0xa8c>
 800afc6:	4640      	mov	r0, r8
 800afc8:	4649      	mov	r1, r9
 800afca:	4b6b      	ldr	r3, [pc, #428]	; (800b178 <_strtod_l+0xc08>)
 800afcc:	2200      	movs	r2, #0
 800afce:	f7f5 fb3b 	bl	8000648 <__aeabi_dmul>
 800afd2:	4680      	mov	r8, r0
 800afd4:	4689      	mov	r9, r1
 800afd6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800afda:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800afde:	931b      	str	r3, [sp, #108]	; 0x6c
 800afe0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800afe4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800afe8:	e79b      	b.n	800af22 <_strtod_l+0x9b2>
 800afea:	f1ba 0f01 	cmp.w	sl, #1
 800afee:	d102      	bne.n	800aff6 <_strtod_l+0xa86>
 800aff0:	2f00      	cmp	r7, #0
 800aff2:	f43f ad7e 	beq.w	800aaf2 <_strtod_l+0x582>
 800aff6:	4b61      	ldr	r3, [pc, #388]	; (800b17c <_strtod_l+0xc0c>)
 800aff8:	2200      	movs	r2, #0
 800affa:	e78c      	b.n	800af16 <_strtod_l+0x9a6>
 800affc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800b178 <_strtod_l+0xc08>
 800b000:	f04f 0800 	mov.w	r8, #0
 800b004:	e7e7      	b.n	800afd6 <_strtod_l+0xa66>
 800b006:	4b5c      	ldr	r3, [pc, #368]	; (800b178 <_strtod_l+0xc08>)
 800b008:	4640      	mov	r0, r8
 800b00a:	4649      	mov	r1, r9
 800b00c:	2200      	movs	r2, #0
 800b00e:	f7f5 fb1b 	bl	8000648 <__aeabi_dmul>
 800b012:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b014:	4680      	mov	r8, r0
 800b016:	4689      	mov	r9, r1
 800b018:	b933      	cbnz	r3, 800b028 <_strtod_l+0xab8>
 800b01a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b01e:	9012      	str	r0, [sp, #72]	; 0x48
 800b020:	9313      	str	r3, [sp, #76]	; 0x4c
 800b022:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800b026:	e7dd      	b.n	800afe4 <_strtod_l+0xa74>
 800b028:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800b02c:	e7f9      	b.n	800b022 <_strtod_l+0xab2>
 800b02e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800b032:	9b04      	ldr	r3, [sp, #16]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d1a8      	bne.n	800af8a <_strtod_l+0xa1a>
 800b038:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b03c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b03e:	0d1b      	lsrs	r3, r3, #20
 800b040:	051b      	lsls	r3, r3, #20
 800b042:	429a      	cmp	r2, r3
 800b044:	d1a1      	bne.n	800af8a <_strtod_l+0xa1a>
 800b046:	4640      	mov	r0, r8
 800b048:	4649      	mov	r1, r9
 800b04a:	f7f5 fe5d 	bl	8000d08 <__aeabi_d2lz>
 800b04e:	f7f5 facd 	bl	80005ec <__aeabi_l2d>
 800b052:	4602      	mov	r2, r0
 800b054:	460b      	mov	r3, r1
 800b056:	4640      	mov	r0, r8
 800b058:	4649      	mov	r1, r9
 800b05a:	f7f5 f93d 	bl	80002d8 <__aeabi_dsub>
 800b05e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b060:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b064:	ea43 030a 	orr.w	r3, r3, sl
 800b068:	4313      	orrs	r3, r2
 800b06a:	4680      	mov	r8, r0
 800b06c:	4689      	mov	r9, r1
 800b06e:	d053      	beq.n	800b118 <_strtod_l+0xba8>
 800b070:	a335      	add	r3, pc, #212	; (adr r3, 800b148 <_strtod_l+0xbd8>)
 800b072:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b076:	f7f5 fd59 	bl	8000b2c <__aeabi_dcmplt>
 800b07a:	2800      	cmp	r0, #0
 800b07c:	f47f acce 	bne.w	800aa1c <_strtod_l+0x4ac>
 800b080:	a333      	add	r3, pc, #204	; (adr r3, 800b150 <_strtod_l+0xbe0>)
 800b082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b086:	4640      	mov	r0, r8
 800b088:	4649      	mov	r1, r9
 800b08a:	f7f5 fd6d 	bl	8000b68 <__aeabi_dcmpgt>
 800b08e:	2800      	cmp	r0, #0
 800b090:	f43f af7b 	beq.w	800af8a <_strtod_l+0xa1a>
 800b094:	e4c2      	b.n	800aa1c <_strtod_l+0x4ac>
 800b096:	9b04      	ldr	r3, [sp, #16]
 800b098:	b333      	cbz	r3, 800b0e8 <_strtod_l+0xb78>
 800b09a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b09c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b0a0:	d822      	bhi.n	800b0e8 <_strtod_l+0xb78>
 800b0a2:	a32d      	add	r3, pc, #180	; (adr r3, 800b158 <_strtod_l+0xbe8>)
 800b0a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0a8:	4640      	mov	r0, r8
 800b0aa:	4649      	mov	r1, r9
 800b0ac:	f7f5 fd48 	bl	8000b40 <__aeabi_dcmple>
 800b0b0:	b1a0      	cbz	r0, 800b0dc <_strtod_l+0xb6c>
 800b0b2:	4649      	mov	r1, r9
 800b0b4:	4640      	mov	r0, r8
 800b0b6:	f7f5 fd9f 	bl	8000bf8 <__aeabi_d2uiz>
 800b0ba:	2801      	cmp	r0, #1
 800b0bc:	bf38      	it	cc
 800b0be:	2001      	movcc	r0, #1
 800b0c0:	f7f5 fa48 	bl	8000554 <__aeabi_ui2d>
 800b0c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b0c6:	4680      	mov	r8, r0
 800b0c8:	4689      	mov	r9, r1
 800b0ca:	bb13      	cbnz	r3, 800b112 <_strtod_l+0xba2>
 800b0cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b0d0:	9014      	str	r0, [sp, #80]	; 0x50
 800b0d2:	9315      	str	r3, [sp, #84]	; 0x54
 800b0d4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b0d8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800b0dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b0de:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b0e0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b0e4:	1a9b      	subs	r3, r3, r2
 800b0e6:	930d      	str	r3, [sp, #52]	; 0x34
 800b0e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b0ec:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800b0f0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b0f4:	f002 f930 	bl	800d358 <__ulp>
 800b0f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b0fc:	ec53 2b10 	vmov	r2, r3, d0
 800b100:	f7f5 faa2 	bl	8000648 <__aeabi_dmul>
 800b104:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b108:	f7f5 f8e8 	bl	80002dc <__adddf3>
 800b10c:	4682      	mov	sl, r0
 800b10e:	468b      	mov	fp, r1
 800b110:	e78f      	b.n	800b032 <_strtod_l+0xac2>
 800b112:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800b116:	e7dd      	b.n	800b0d4 <_strtod_l+0xb64>
 800b118:	a311      	add	r3, pc, #68	; (adr r3, 800b160 <_strtod_l+0xbf0>)
 800b11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b11e:	f7f5 fd05 	bl	8000b2c <__aeabi_dcmplt>
 800b122:	e7b4      	b.n	800b08e <_strtod_l+0xb1e>
 800b124:	2300      	movs	r3, #0
 800b126:	930e      	str	r3, [sp, #56]	; 0x38
 800b128:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b12a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b12c:	6013      	str	r3, [r2, #0]
 800b12e:	f7ff ba65 	b.w	800a5fc <_strtod_l+0x8c>
 800b132:	2b65      	cmp	r3, #101	; 0x65
 800b134:	f43f ab5d 	beq.w	800a7f2 <_strtod_l+0x282>
 800b138:	2b45      	cmp	r3, #69	; 0x45
 800b13a:	f43f ab5a 	beq.w	800a7f2 <_strtod_l+0x282>
 800b13e:	2201      	movs	r2, #1
 800b140:	f7ff bb92 	b.w	800a868 <_strtod_l+0x2f8>
 800b144:	f3af 8000 	nop.w
 800b148:	94a03595 	.word	0x94a03595
 800b14c:	3fdfffff 	.word	0x3fdfffff
 800b150:	35afe535 	.word	0x35afe535
 800b154:	3fe00000 	.word	0x3fe00000
 800b158:	ffc00000 	.word	0xffc00000
 800b15c:	41dfffff 	.word	0x41dfffff
 800b160:	94a03595 	.word	0x94a03595
 800b164:	3fcfffff 	.word	0x3fcfffff
 800b168:	3ff00000 	.word	0x3ff00000
 800b16c:	7ff00000 	.word	0x7ff00000
 800b170:	7fe00000 	.word	0x7fe00000
 800b174:	7c9fffff 	.word	0x7c9fffff
 800b178:	3fe00000 	.word	0x3fe00000
 800b17c:	bff00000 	.word	0xbff00000
 800b180:	7fefffff 	.word	0x7fefffff

0800b184 <strtod>:
 800b184:	460a      	mov	r2, r1
 800b186:	4601      	mov	r1, r0
 800b188:	4802      	ldr	r0, [pc, #8]	; (800b194 <strtod+0x10>)
 800b18a:	4b03      	ldr	r3, [pc, #12]	; (800b198 <strtod+0x14>)
 800b18c:	6800      	ldr	r0, [r0, #0]
 800b18e:	f7ff b9ef 	b.w	800a570 <_strtod_l>
 800b192:	bf00      	nop
 800b194:	2000002c 	.word	0x2000002c
 800b198:	20000094 	.word	0x20000094

0800b19c <_strtol_l.isra.0>:
 800b19c:	2b01      	cmp	r3, #1
 800b19e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1a2:	d001      	beq.n	800b1a8 <_strtol_l.isra.0+0xc>
 800b1a4:	2b24      	cmp	r3, #36	; 0x24
 800b1a6:	d906      	bls.n	800b1b6 <_strtol_l.isra.0+0x1a>
 800b1a8:	f7fe fc5e 	bl	8009a68 <__errno>
 800b1ac:	2316      	movs	r3, #22
 800b1ae:	6003      	str	r3, [r0, #0]
 800b1b0:	2000      	movs	r0, #0
 800b1b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1b6:	4f3a      	ldr	r7, [pc, #232]	; (800b2a0 <_strtol_l.isra.0+0x104>)
 800b1b8:	468e      	mov	lr, r1
 800b1ba:	4676      	mov	r6, lr
 800b1bc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800b1c0:	5de5      	ldrb	r5, [r4, r7]
 800b1c2:	f015 0508 	ands.w	r5, r5, #8
 800b1c6:	d1f8      	bne.n	800b1ba <_strtol_l.isra.0+0x1e>
 800b1c8:	2c2d      	cmp	r4, #45	; 0x2d
 800b1ca:	d134      	bne.n	800b236 <_strtol_l.isra.0+0x9a>
 800b1cc:	f89e 4000 	ldrb.w	r4, [lr]
 800b1d0:	f04f 0801 	mov.w	r8, #1
 800b1d4:	f106 0e02 	add.w	lr, r6, #2
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d05c      	beq.n	800b296 <_strtol_l.isra.0+0xfa>
 800b1dc:	2b10      	cmp	r3, #16
 800b1de:	d10c      	bne.n	800b1fa <_strtol_l.isra.0+0x5e>
 800b1e0:	2c30      	cmp	r4, #48	; 0x30
 800b1e2:	d10a      	bne.n	800b1fa <_strtol_l.isra.0+0x5e>
 800b1e4:	f89e 4000 	ldrb.w	r4, [lr]
 800b1e8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b1ec:	2c58      	cmp	r4, #88	; 0x58
 800b1ee:	d14d      	bne.n	800b28c <_strtol_l.isra.0+0xf0>
 800b1f0:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800b1f4:	2310      	movs	r3, #16
 800b1f6:	f10e 0e02 	add.w	lr, lr, #2
 800b1fa:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800b1fe:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b202:	2600      	movs	r6, #0
 800b204:	fbbc f9f3 	udiv	r9, ip, r3
 800b208:	4635      	mov	r5, r6
 800b20a:	fb03 ca19 	mls	sl, r3, r9, ip
 800b20e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800b212:	2f09      	cmp	r7, #9
 800b214:	d818      	bhi.n	800b248 <_strtol_l.isra.0+0xac>
 800b216:	463c      	mov	r4, r7
 800b218:	42a3      	cmp	r3, r4
 800b21a:	dd24      	ble.n	800b266 <_strtol_l.isra.0+0xca>
 800b21c:	2e00      	cmp	r6, #0
 800b21e:	db1f      	blt.n	800b260 <_strtol_l.isra.0+0xc4>
 800b220:	45a9      	cmp	r9, r5
 800b222:	d31d      	bcc.n	800b260 <_strtol_l.isra.0+0xc4>
 800b224:	d101      	bne.n	800b22a <_strtol_l.isra.0+0x8e>
 800b226:	45a2      	cmp	sl, r4
 800b228:	db1a      	blt.n	800b260 <_strtol_l.isra.0+0xc4>
 800b22a:	fb05 4503 	mla	r5, r5, r3, r4
 800b22e:	2601      	movs	r6, #1
 800b230:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800b234:	e7eb      	b.n	800b20e <_strtol_l.isra.0+0x72>
 800b236:	2c2b      	cmp	r4, #43	; 0x2b
 800b238:	bf08      	it	eq
 800b23a:	f89e 4000 	ldrbeq.w	r4, [lr]
 800b23e:	46a8      	mov	r8, r5
 800b240:	bf08      	it	eq
 800b242:	f106 0e02 	addeq.w	lr, r6, #2
 800b246:	e7c7      	b.n	800b1d8 <_strtol_l.isra.0+0x3c>
 800b248:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800b24c:	2f19      	cmp	r7, #25
 800b24e:	d801      	bhi.n	800b254 <_strtol_l.isra.0+0xb8>
 800b250:	3c37      	subs	r4, #55	; 0x37
 800b252:	e7e1      	b.n	800b218 <_strtol_l.isra.0+0x7c>
 800b254:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800b258:	2f19      	cmp	r7, #25
 800b25a:	d804      	bhi.n	800b266 <_strtol_l.isra.0+0xca>
 800b25c:	3c57      	subs	r4, #87	; 0x57
 800b25e:	e7db      	b.n	800b218 <_strtol_l.isra.0+0x7c>
 800b260:	f04f 36ff 	mov.w	r6, #4294967295
 800b264:	e7e4      	b.n	800b230 <_strtol_l.isra.0+0x94>
 800b266:	2e00      	cmp	r6, #0
 800b268:	da05      	bge.n	800b276 <_strtol_l.isra.0+0xda>
 800b26a:	2322      	movs	r3, #34	; 0x22
 800b26c:	6003      	str	r3, [r0, #0]
 800b26e:	4665      	mov	r5, ip
 800b270:	b942      	cbnz	r2, 800b284 <_strtol_l.isra.0+0xe8>
 800b272:	4628      	mov	r0, r5
 800b274:	e79d      	b.n	800b1b2 <_strtol_l.isra.0+0x16>
 800b276:	f1b8 0f00 	cmp.w	r8, #0
 800b27a:	d000      	beq.n	800b27e <_strtol_l.isra.0+0xe2>
 800b27c:	426d      	negs	r5, r5
 800b27e:	2a00      	cmp	r2, #0
 800b280:	d0f7      	beq.n	800b272 <_strtol_l.isra.0+0xd6>
 800b282:	b10e      	cbz	r6, 800b288 <_strtol_l.isra.0+0xec>
 800b284:	f10e 31ff 	add.w	r1, lr, #4294967295
 800b288:	6011      	str	r1, [r2, #0]
 800b28a:	e7f2      	b.n	800b272 <_strtol_l.isra.0+0xd6>
 800b28c:	2430      	movs	r4, #48	; 0x30
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d1b3      	bne.n	800b1fa <_strtol_l.isra.0+0x5e>
 800b292:	2308      	movs	r3, #8
 800b294:	e7b1      	b.n	800b1fa <_strtol_l.isra.0+0x5e>
 800b296:	2c30      	cmp	r4, #48	; 0x30
 800b298:	d0a4      	beq.n	800b1e4 <_strtol_l.isra.0+0x48>
 800b29a:	230a      	movs	r3, #10
 800b29c:	e7ad      	b.n	800b1fa <_strtol_l.isra.0+0x5e>
 800b29e:	bf00      	nop
 800b2a0:	0800f889 	.word	0x0800f889

0800b2a4 <strtol>:
 800b2a4:	4613      	mov	r3, r2
 800b2a6:	460a      	mov	r2, r1
 800b2a8:	4601      	mov	r1, r0
 800b2aa:	4802      	ldr	r0, [pc, #8]	; (800b2b4 <strtol+0x10>)
 800b2ac:	6800      	ldr	r0, [r0, #0]
 800b2ae:	f7ff bf75 	b.w	800b19c <_strtol_l.isra.0>
 800b2b2:	bf00      	nop
 800b2b4:	2000002c 	.word	0x2000002c

0800b2b8 <__swbuf_r>:
 800b2b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ba:	460e      	mov	r6, r1
 800b2bc:	4614      	mov	r4, r2
 800b2be:	4605      	mov	r5, r0
 800b2c0:	b118      	cbz	r0, 800b2ca <__swbuf_r+0x12>
 800b2c2:	6983      	ldr	r3, [r0, #24]
 800b2c4:	b90b      	cbnz	r3, 800b2ca <__swbuf_r+0x12>
 800b2c6:	f001 f849 	bl	800c35c <__sinit>
 800b2ca:	4b21      	ldr	r3, [pc, #132]	; (800b350 <__swbuf_r+0x98>)
 800b2cc:	429c      	cmp	r4, r3
 800b2ce:	d12b      	bne.n	800b328 <__swbuf_r+0x70>
 800b2d0:	686c      	ldr	r4, [r5, #4]
 800b2d2:	69a3      	ldr	r3, [r4, #24]
 800b2d4:	60a3      	str	r3, [r4, #8]
 800b2d6:	89a3      	ldrh	r3, [r4, #12]
 800b2d8:	071a      	lsls	r2, r3, #28
 800b2da:	d52f      	bpl.n	800b33c <__swbuf_r+0x84>
 800b2dc:	6923      	ldr	r3, [r4, #16]
 800b2de:	b36b      	cbz	r3, 800b33c <__swbuf_r+0x84>
 800b2e0:	6923      	ldr	r3, [r4, #16]
 800b2e2:	6820      	ldr	r0, [r4, #0]
 800b2e4:	1ac0      	subs	r0, r0, r3
 800b2e6:	6963      	ldr	r3, [r4, #20]
 800b2e8:	b2f6      	uxtb	r6, r6
 800b2ea:	4283      	cmp	r3, r0
 800b2ec:	4637      	mov	r7, r6
 800b2ee:	dc04      	bgt.n	800b2fa <__swbuf_r+0x42>
 800b2f0:	4621      	mov	r1, r4
 800b2f2:	4628      	mov	r0, r5
 800b2f4:	f000 ff9e 	bl	800c234 <_fflush_r>
 800b2f8:	bb30      	cbnz	r0, 800b348 <__swbuf_r+0x90>
 800b2fa:	68a3      	ldr	r3, [r4, #8]
 800b2fc:	3b01      	subs	r3, #1
 800b2fe:	60a3      	str	r3, [r4, #8]
 800b300:	6823      	ldr	r3, [r4, #0]
 800b302:	1c5a      	adds	r2, r3, #1
 800b304:	6022      	str	r2, [r4, #0]
 800b306:	701e      	strb	r6, [r3, #0]
 800b308:	6963      	ldr	r3, [r4, #20]
 800b30a:	3001      	adds	r0, #1
 800b30c:	4283      	cmp	r3, r0
 800b30e:	d004      	beq.n	800b31a <__swbuf_r+0x62>
 800b310:	89a3      	ldrh	r3, [r4, #12]
 800b312:	07db      	lsls	r3, r3, #31
 800b314:	d506      	bpl.n	800b324 <__swbuf_r+0x6c>
 800b316:	2e0a      	cmp	r6, #10
 800b318:	d104      	bne.n	800b324 <__swbuf_r+0x6c>
 800b31a:	4621      	mov	r1, r4
 800b31c:	4628      	mov	r0, r5
 800b31e:	f000 ff89 	bl	800c234 <_fflush_r>
 800b322:	b988      	cbnz	r0, 800b348 <__swbuf_r+0x90>
 800b324:	4638      	mov	r0, r7
 800b326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b328:	4b0a      	ldr	r3, [pc, #40]	; (800b354 <__swbuf_r+0x9c>)
 800b32a:	429c      	cmp	r4, r3
 800b32c:	d101      	bne.n	800b332 <__swbuf_r+0x7a>
 800b32e:	68ac      	ldr	r4, [r5, #8]
 800b330:	e7cf      	b.n	800b2d2 <__swbuf_r+0x1a>
 800b332:	4b09      	ldr	r3, [pc, #36]	; (800b358 <__swbuf_r+0xa0>)
 800b334:	429c      	cmp	r4, r3
 800b336:	bf08      	it	eq
 800b338:	68ec      	ldreq	r4, [r5, #12]
 800b33a:	e7ca      	b.n	800b2d2 <__swbuf_r+0x1a>
 800b33c:	4621      	mov	r1, r4
 800b33e:	4628      	mov	r0, r5
 800b340:	f000 f80c 	bl	800b35c <__swsetup_r>
 800b344:	2800      	cmp	r0, #0
 800b346:	d0cb      	beq.n	800b2e0 <__swbuf_r+0x28>
 800b348:	f04f 37ff 	mov.w	r7, #4294967295
 800b34c:	e7ea      	b.n	800b324 <__swbuf_r+0x6c>
 800b34e:	bf00      	nop
 800b350:	0800fa40 	.word	0x0800fa40
 800b354:	0800fa60 	.word	0x0800fa60
 800b358:	0800fa20 	.word	0x0800fa20

0800b35c <__swsetup_r>:
 800b35c:	4b32      	ldr	r3, [pc, #200]	; (800b428 <__swsetup_r+0xcc>)
 800b35e:	b570      	push	{r4, r5, r6, lr}
 800b360:	681d      	ldr	r5, [r3, #0]
 800b362:	4606      	mov	r6, r0
 800b364:	460c      	mov	r4, r1
 800b366:	b125      	cbz	r5, 800b372 <__swsetup_r+0x16>
 800b368:	69ab      	ldr	r3, [r5, #24]
 800b36a:	b913      	cbnz	r3, 800b372 <__swsetup_r+0x16>
 800b36c:	4628      	mov	r0, r5
 800b36e:	f000 fff5 	bl	800c35c <__sinit>
 800b372:	4b2e      	ldr	r3, [pc, #184]	; (800b42c <__swsetup_r+0xd0>)
 800b374:	429c      	cmp	r4, r3
 800b376:	d10f      	bne.n	800b398 <__swsetup_r+0x3c>
 800b378:	686c      	ldr	r4, [r5, #4]
 800b37a:	89a3      	ldrh	r3, [r4, #12]
 800b37c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b380:	0719      	lsls	r1, r3, #28
 800b382:	d42c      	bmi.n	800b3de <__swsetup_r+0x82>
 800b384:	06dd      	lsls	r5, r3, #27
 800b386:	d411      	bmi.n	800b3ac <__swsetup_r+0x50>
 800b388:	2309      	movs	r3, #9
 800b38a:	6033      	str	r3, [r6, #0]
 800b38c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b390:	81a3      	strh	r3, [r4, #12]
 800b392:	f04f 30ff 	mov.w	r0, #4294967295
 800b396:	e03e      	b.n	800b416 <__swsetup_r+0xba>
 800b398:	4b25      	ldr	r3, [pc, #148]	; (800b430 <__swsetup_r+0xd4>)
 800b39a:	429c      	cmp	r4, r3
 800b39c:	d101      	bne.n	800b3a2 <__swsetup_r+0x46>
 800b39e:	68ac      	ldr	r4, [r5, #8]
 800b3a0:	e7eb      	b.n	800b37a <__swsetup_r+0x1e>
 800b3a2:	4b24      	ldr	r3, [pc, #144]	; (800b434 <__swsetup_r+0xd8>)
 800b3a4:	429c      	cmp	r4, r3
 800b3a6:	bf08      	it	eq
 800b3a8:	68ec      	ldreq	r4, [r5, #12]
 800b3aa:	e7e6      	b.n	800b37a <__swsetup_r+0x1e>
 800b3ac:	0758      	lsls	r0, r3, #29
 800b3ae:	d512      	bpl.n	800b3d6 <__swsetup_r+0x7a>
 800b3b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b3b2:	b141      	cbz	r1, 800b3c6 <__swsetup_r+0x6a>
 800b3b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3b8:	4299      	cmp	r1, r3
 800b3ba:	d002      	beq.n	800b3c2 <__swsetup_r+0x66>
 800b3bc:	4630      	mov	r0, r6
 800b3be:	f002 f929 	bl	800d614 <_free_r>
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	6363      	str	r3, [r4, #52]	; 0x34
 800b3c6:	89a3      	ldrh	r3, [r4, #12]
 800b3c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b3cc:	81a3      	strh	r3, [r4, #12]
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	6063      	str	r3, [r4, #4]
 800b3d2:	6923      	ldr	r3, [r4, #16]
 800b3d4:	6023      	str	r3, [r4, #0]
 800b3d6:	89a3      	ldrh	r3, [r4, #12]
 800b3d8:	f043 0308 	orr.w	r3, r3, #8
 800b3dc:	81a3      	strh	r3, [r4, #12]
 800b3de:	6923      	ldr	r3, [r4, #16]
 800b3e0:	b94b      	cbnz	r3, 800b3f6 <__swsetup_r+0x9a>
 800b3e2:	89a3      	ldrh	r3, [r4, #12]
 800b3e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b3e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b3ec:	d003      	beq.n	800b3f6 <__swsetup_r+0x9a>
 800b3ee:	4621      	mov	r1, r4
 800b3f0:	4630      	mov	r0, r6
 800b3f2:	f001 fbeb 	bl	800cbcc <__smakebuf_r>
 800b3f6:	89a0      	ldrh	r0, [r4, #12]
 800b3f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b3fc:	f010 0301 	ands.w	r3, r0, #1
 800b400:	d00a      	beq.n	800b418 <__swsetup_r+0xbc>
 800b402:	2300      	movs	r3, #0
 800b404:	60a3      	str	r3, [r4, #8]
 800b406:	6963      	ldr	r3, [r4, #20]
 800b408:	425b      	negs	r3, r3
 800b40a:	61a3      	str	r3, [r4, #24]
 800b40c:	6923      	ldr	r3, [r4, #16]
 800b40e:	b943      	cbnz	r3, 800b422 <__swsetup_r+0xc6>
 800b410:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b414:	d1ba      	bne.n	800b38c <__swsetup_r+0x30>
 800b416:	bd70      	pop	{r4, r5, r6, pc}
 800b418:	0781      	lsls	r1, r0, #30
 800b41a:	bf58      	it	pl
 800b41c:	6963      	ldrpl	r3, [r4, #20]
 800b41e:	60a3      	str	r3, [r4, #8]
 800b420:	e7f4      	b.n	800b40c <__swsetup_r+0xb0>
 800b422:	2000      	movs	r0, #0
 800b424:	e7f7      	b.n	800b416 <__swsetup_r+0xba>
 800b426:	bf00      	nop
 800b428:	2000002c 	.word	0x2000002c
 800b42c:	0800fa40 	.word	0x0800fa40
 800b430:	0800fa60 	.word	0x0800fa60
 800b434:	0800fa20 	.word	0x0800fa20

0800b438 <quorem>:
 800b438:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b43c:	6903      	ldr	r3, [r0, #16]
 800b43e:	690c      	ldr	r4, [r1, #16]
 800b440:	42a3      	cmp	r3, r4
 800b442:	4607      	mov	r7, r0
 800b444:	f2c0 8081 	blt.w	800b54a <quorem+0x112>
 800b448:	3c01      	subs	r4, #1
 800b44a:	f101 0814 	add.w	r8, r1, #20
 800b44e:	f100 0514 	add.w	r5, r0, #20
 800b452:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b456:	9301      	str	r3, [sp, #4]
 800b458:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b45c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b460:	3301      	adds	r3, #1
 800b462:	429a      	cmp	r2, r3
 800b464:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b468:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b46c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b470:	d331      	bcc.n	800b4d6 <quorem+0x9e>
 800b472:	f04f 0e00 	mov.w	lr, #0
 800b476:	4640      	mov	r0, r8
 800b478:	46ac      	mov	ip, r5
 800b47a:	46f2      	mov	sl, lr
 800b47c:	f850 2b04 	ldr.w	r2, [r0], #4
 800b480:	b293      	uxth	r3, r2
 800b482:	fb06 e303 	mla	r3, r6, r3, lr
 800b486:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b48a:	b29b      	uxth	r3, r3
 800b48c:	ebaa 0303 	sub.w	r3, sl, r3
 800b490:	0c12      	lsrs	r2, r2, #16
 800b492:	f8dc a000 	ldr.w	sl, [ip]
 800b496:	fb06 e202 	mla	r2, r6, r2, lr
 800b49a:	fa13 f38a 	uxtah	r3, r3, sl
 800b49e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b4a2:	fa1f fa82 	uxth.w	sl, r2
 800b4a6:	f8dc 2000 	ldr.w	r2, [ip]
 800b4aa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800b4ae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b4b2:	b29b      	uxth	r3, r3
 800b4b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b4b8:	4581      	cmp	r9, r0
 800b4ba:	f84c 3b04 	str.w	r3, [ip], #4
 800b4be:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b4c2:	d2db      	bcs.n	800b47c <quorem+0x44>
 800b4c4:	f855 300b 	ldr.w	r3, [r5, fp]
 800b4c8:	b92b      	cbnz	r3, 800b4d6 <quorem+0x9e>
 800b4ca:	9b01      	ldr	r3, [sp, #4]
 800b4cc:	3b04      	subs	r3, #4
 800b4ce:	429d      	cmp	r5, r3
 800b4d0:	461a      	mov	r2, r3
 800b4d2:	d32e      	bcc.n	800b532 <quorem+0xfa>
 800b4d4:	613c      	str	r4, [r7, #16]
 800b4d6:	4638      	mov	r0, r7
 800b4d8:	f001 fe9a 	bl	800d210 <__mcmp>
 800b4dc:	2800      	cmp	r0, #0
 800b4de:	db24      	blt.n	800b52a <quorem+0xf2>
 800b4e0:	3601      	adds	r6, #1
 800b4e2:	4628      	mov	r0, r5
 800b4e4:	f04f 0c00 	mov.w	ip, #0
 800b4e8:	f858 2b04 	ldr.w	r2, [r8], #4
 800b4ec:	f8d0 e000 	ldr.w	lr, [r0]
 800b4f0:	b293      	uxth	r3, r2
 800b4f2:	ebac 0303 	sub.w	r3, ip, r3
 800b4f6:	0c12      	lsrs	r2, r2, #16
 800b4f8:	fa13 f38e 	uxtah	r3, r3, lr
 800b4fc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b500:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b504:	b29b      	uxth	r3, r3
 800b506:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b50a:	45c1      	cmp	r9, r8
 800b50c:	f840 3b04 	str.w	r3, [r0], #4
 800b510:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b514:	d2e8      	bcs.n	800b4e8 <quorem+0xb0>
 800b516:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b51a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b51e:	b922      	cbnz	r2, 800b52a <quorem+0xf2>
 800b520:	3b04      	subs	r3, #4
 800b522:	429d      	cmp	r5, r3
 800b524:	461a      	mov	r2, r3
 800b526:	d30a      	bcc.n	800b53e <quorem+0x106>
 800b528:	613c      	str	r4, [r7, #16]
 800b52a:	4630      	mov	r0, r6
 800b52c:	b003      	add	sp, #12
 800b52e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b532:	6812      	ldr	r2, [r2, #0]
 800b534:	3b04      	subs	r3, #4
 800b536:	2a00      	cmp	r2, #0
 800b538:	d1cc      	bne.n	800b4d4 <quorem+0x9c>
 800b53a:	3c01      	subs	r4, #1
 800b53c:	e7c7      	b.n	800b4ce <quorem+0x96>
 800b53e:	6812      	ldr	r2, [r2, #0]
 800b540:	3b04      	subs	r3, #4
 800b542:	2a00      	cmp	r2, #0
 800b544:	d1f0      	bne.n	800b528 <quorem+0xf0>
 800b546:	3c01      	subs	r4, #1
 800b548:	e7eb      	b.n	800b522 <quorem+0xea>
 800b54a:	2000      	movs	r0, #0
 800b54c:	e7ee      	b.n	800b52c <quorem+0xf4>
	...

0800b550 <_dtoa_r>:
 800b550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b554:	ed2d 8b02 	vpush	{d8}
 800b558:	ec57 6b10 	vmov	r6, r7, d0
 800b55c:	b095      	sub	sp, #84	; 0x54
 800b55e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b560:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b564:	9105      	str	r1, [sp, #20]
 800b566:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800b56a:	4604      	mov	r4, r0
 800b56c:	9209      	str	r2, [sp, #36]	; 0x24
 800b56e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b570:	b975      	cbnz	r5, 800b590 <_dtoa_r+0x40>
 800b572:	2010      	movs	r0, #16
 800b574:	f001 fb6a 	bl	800cc4c <malloc>
 800b578:	4602      	mov	r2, r0
 800b57a:	6260      	str	r0, [r4, #36]	; 0x24
 800b57c:	b920      	cbnz	r0, 800b588 <_dtoa_r+0x38>
 800b57e:	4bb2      	ldr	r3, [pc, #712]	; (800b848 <_dtoa_r+0x2f8>)
 800b580:	21ea      	movs	r1, #234	; 0xea
 800b582:	48b2      	ldr	r0, [pc, #712]	; (800b84c <_dtoa_r+0x2fc>)
 800b584:	f002 fb20 	bl	800dbc8 <__assert_func>
 800b588:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b58c:	6005      	str	r5, [r0, #0]
 800b58e:	60c5      	str	r5, [r0, #12]
 800b590:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b592:	6819      	ldr	r1, [r3, #0]
 800b594:	b151      	cbz	r1, 800b5ac <_dtoa_r+0x5c>
 800b596:	685a      	ldr	r2, [r3, #4]
 800b598:	604a      	str	r2, [r1, #4]
 800b59a:	2301      	movs	r3, #1
 800b59c:	4093      	lsls	r3, r2
 800b59e:	608b      	str	r3, [r1, #8]
 800b5a0:	4620      	mov	r0, r4
 800b5a2:	f001 fbad 	bl	800cd00 <_Bfree>
 800b5a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	601a      	str	r2, [r3, #0]
 800b5ac:	1e3b      	subs	r3, r7, #0
 800b5ae:	bfb9      	ittee	lt
 800b5b0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b5b4:	9303      	strlt	r3, [sp, #12]
 800b5b6:	2300      	movge	r3, #0
 800b5b8:	f8c8 3000 	strge.w	r3, [r8]
 800b5bc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800b5c0:	4ba3      	ldr	r3, [pc, #652]	; (800b850 <_dtoa_r+0x300>)
 800b5c2:	bfbc      	itt	lt
 800b5c4:	2201      	movlt	r2, #1
 800b5c6:	f8c8 2000 	strlt.w	r2, [r8]
 800b5ca:	ea33 0309 	bics.w	r3, r3, r9
 800b5ce:	d11b      	bne.n	800b608 <_dtoa_r+0xb8>
 800b5d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b5d2:	f242 730f 	movw	r3, #9999	; 0x270f
 800b5d6:	6013      	str	r3, [r2, #0]
 800b5d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b5dc:	4333      	orrs	r3, r6
 800b5de:	f000 857a 	beq.w	800c0d6 <_dtoa_r+0xb86>
 800b5e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b5e4:	b963      	cbnz	r3, 800b600 <_dtoa_r+0xb0>
 800b5e6:	4b9b      	ldr	r3, [pc, #620]	; (800b854 <_dtoa_r+0x304>)
 800b5e8:	e024      	b.n	800b634 <_dtoa_r+0xe4>
 800b5ea:	4b9b      	ldr	r3, [pc, #620]	; (800b858 <_dtoa_r+0x308>)
 800b5ec:	9300      	str	r3, [sp, #0]
 800b5ee:	3308      	adds	r3, #8
 800b5f0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b5f2:	6013      	str	r3, [r2, #0]
 800b5f4:	9800      	ldr	r0, [sp, #0]
 800b5f6:	b015      	add	sp, #84	; 0x54
 800b5f8:	ecbd 8b02 	vpop	{d8}
 800b5fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b600:	4b94      	ldr	r3, [pc, #592]	; (800b854 <_dtoa_r+0x304>)
 800b602:	9300      	str	r3, [sp, #0]
 800b604:	3303      	adds	r3, #3
 800b606:	e7f3      	b.n	800b5f0 <_dtoa_r+0xa0>
 800b608:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b60c:	2200      	movs	r2, #0
 800b60e:	ec51 0b17 	vmov	r0, r1, d7
 800b612:	2300      	movs	r3, #0
 800b614:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800b618:	f7f5 fa7e 	bl	8000b18 <__aeabi_dcmpeq>
 800b61c:	4680      	mov	r8, r0
 800b61e:	b158      	cbz	r0, 800b638 <_dtoa_r+0xe8>
 800b620:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b622:	2301      	movs	r3, #1
 800b624:	6013      	str	r3, [r2, #0]
 800b626:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b628:	2b00      	cmp	r3, #0
 800b62a:	f000 8551 	beq.w	800c0d0 <_dtoa_r+0xb80>
 800b62e:	488b      	ldr	r0, [pc, #556]	; (800b85c <_dtoa_r+0x30c>)
 800b630:	6018      	str	r0, [r3, #0]
 800b632:	1e43      	subs	r3, r0, #1
 800b634:	9300      	str	r3, [sp, #0]
 800b636:	e7dd      	b.n	800b5f4 <_dtoa_r+0xa4>
 800b638:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800b63c:	aa12      	add	r2, sp, #72	; 0x48
 800b63e:	a913      	add	r1, sp, #76	; 0x4c
 800b640:	4620      	mov	r0, r4
 800b642:	f001 ff05 	bl	800d450 <__d2b>
 800b646:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b64a:	4683      	mov	fp, r0
 800b64c:	2d00      	cmp	r5, #0
 800b64e:	d07c      	beq.n	800b74a <_dtoa_r+0x1fa>
 800b650:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b652:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800b656:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b65a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800b65e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b662:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b666:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b66a:	4b7d      	ldr	r3, [pc, #500]	; (800b860 <_dtoa_r+0x310>)
 800b66c:	2200      	movs	r2, #0
 800b66e:	4630      	mov	r0, r6
 800b670:	4639      	mov	r1, r7
 800b672:	f7f4 fe31 	bl	80002d8 <__aeabi_dsub>
 800b676:	a36e      	add	r3, pc, #440	; (adr r3, 800b830 <_dtoa_r+0x2e0>)
 800b678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b67c:	f7f4 ffe4 	bl	8000648 <__aeabi_dmul>
 800b680:	a36d      	add	r3, pc, #436	; (adr r3, 800b838 <_dtoa_r+0x2e8>)
 800b682:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b686:	f7f4 fe29 	bl	80002dc <__adddf3>
 800b68a:	4606      	mov	r6, r0
 800b68c:	4628      	mov	r0, r5
 800b68e:	460f      	mov	r7, r1
 800b690:	f7f4 ff70 	bl	8000574 <__aeabi_i2d>
 800b694:	a36a      	add	r3, pc, #424	; (adr r3, 800b840 <_dtoa_r+0x2f0>)
 800b696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b69a:	f7f4 ffd5 	bl	8000648 <__aeabi_dmul>
 800b69e:	4602      	mov	r2, r0
 800b6a0:	460b      	mov	r3, r1
 800b6a2:	4630      	mov	r0, r6
 800b6a4:	4639      	mov	r1, r7
 800b6a6:	f7f4 fe19 	bl	80002dc <__adddf3>
 800b6aa:	4606      	mov	r6, r0
 800b6ac:	460f      	mov	r7, r1
 800b6ae:	f7f5 fa7b 	bl	8000ba8 <__aeabi_d2iz>
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	4682      	mov	sl, r0
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	4630      	mov	r0, r6
 800b6ba:	4639      	mov	r1, r7
 800b6bc:	f7f5 fa36 	bl	8000b2c <__aeabi_dcmplt>
 800b6c0:	b148      	cbz	r0, 800b6d6 <_dtoa_r+0x186>
 800b6c2:	4650      	mov	r0, sl
 800b6c4:	f7f4 ff56 	bl	8000574 <__aeabi_i2d>
 800b6c8:	4632      	mov	r2, r6
 800b6ca:	463b      	mov	r3, r7
 800b6cc:	f7f5 fa24 	bl	8000b18 <__aeabi_dcmpeq>
 800b6d0:	b908      	cbnz	r0, 800b6d6 <_dtoa_r+0x186>
 800b6d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b6d6:	f1ba 0f16 	cmp.w	sl, #22
 800b6da:	d854      	bhi.n	800b786 <_dtoa_r+0x236>
 800b6dc:	4b61      	ldr	r3, [pc, #388]	; (800b864 <_dtoa_r+0x314>)
 800b6de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b6e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b6ea:	f7f5 fa1f 	bl	8000b2c <__aeabi_dcmplt>
 800b6ee:	2800      	cmp	r0, #0
 800b6f0:	d04b      	beq.n	800b78a <_dtoa_r+0x23a>
 800b6f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	930e      	str	r3, [sp, #56]	; 0x38
 800b6fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b6fc:	1b5d      	subs	r5, r3, r5
 800b6fe:	1e6b      	subs	r3, r5, #1
 800b700:	9304      	str	r3, [sp, #16]
 800b702:	bf43      	ittte	mi
 800b704:	2300      	movmi	r3, #0
 800b706:	f1c5 0801 	rsbmi	r8, r5, #1
 800b70a:	9304      	strmi	r3, [sp, #16]
 800b70c:	f04f 0800 	movpl.w	r8, #0
 800b710:	f1ba 0f00 	cmp.w	sl, #0
 800b714:	db3b      	blt.n	800b78e <_dtoa_r+0x23e>
 800b716:	9b04      	ldr	r3, [sp, #16]
 800b718:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800b71c:	4453      	add	r3, sl
 800b71e:	9304      	str	r3, [sp, #16]
 800b720:	2300      	movs	r3, #0
 800b722:	9306      	str	r3, [sp, #24]
 800b724:	9b05      	ldr	r3, [sp, #20]
 800b726:	2b09      	cmp	r3, #9
 800b728:	d869      	bhi.n	800b7fe <_dtoa_r+0x2ae>
 800b72a:	2b05      	cmp	r3, #5
 800b72c:	bfc4      	itt	gt
 800b72e:	3b04      	subgt	r3, #4
 800b730:	9305      	strgt	r3, [sp, #20]
 800b732:	9b05      	ldr	r3, [sp, #20]
 800b734:	f1a3 0302 	sub.w	r3, r3, #2
 800b738:	bfcc      	ite	gt
 800b73a:	2500      	movgt	r5, #0
 800b73c:	2501      	movle	r5, #1
 800b73e:	2b03      	cmp	r3, #3
 800b740:	d869      	bhi.n	800b816 <_dtoa_r+0x2c6>
 800b742:	e8df f003 	tbb	[pc, r3]
 800b746:	4e2c      	.short	0x4e2c
 800b748:	5a4c      	.short	0x5a4c
 800b74a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800b74e:	441d      	add	r5, r3
 800b750:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b754:	2b20      	cmp	r3, #32
 800b756:	bfc1      	itttt	gt
 800b758:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b75c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b760:	fa09 f303 	lslgt.w	r3, r9, r3
 800b764:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b768:	bfda      	itte	le
 800b76a:	f1c3 0320 	rsble	r3, r3, #32
 800b76e:	fa06 f003 	lslle.w	r0, r6, r3
 800b772:	4318      	orrgt	r0, r3
 800b774:	f7f4 feee 	bl	8000554 <__aeabi_ui2d>
 800b778:	2301      	movs	r3, #1
 800b77a:	4606      	mov	r6, r0
 800b77c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b780:	3d01      	subs	r5, #1
 800b782:	9310      	str	r3, [sp, #64]	; 0x40
 800b784:	e771      	b.n	800b66a <_dtoa_r+0x11a>
 800b786:	2301      	movs	r3, #1
 800b788:	e7b6      	b.n	800b6f8 <_dtoa_r+0x1a8>
 800b78a:	900e      	str	r0, [sp, #56]	; 0x38
 800b78c:	e7b5      	b.n	800b6fa <_dtoa_r+0x1aa>
 800b78e:	f1ca 0300 	rsb	r3, sl, #0
 800b792:	9306      	str	r3, [sp, #24]
 800b794:	2300      	movs	r3, #0
 800b796:	eba8 080a 	sub.w	r8, r8, sl
 800b79a:	930d      	str	r3, [sp, #52]	; 0x34
 800b79c:	e7c2      	b.n	800b724 <_dtoa_r+0x1d4>
 800b79e:	2300      	movs	r3, #0
 800b7a0:	9308      	str	r3, [sp, #32]
 800b7a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	dc39      	bgt.n	800b81c <_dtoa_r+0x2cc>
 800b7a8:	f04f 0901 	mov.w	r9, #1
 800b7ac:	f8cd 9004 	str.w	r9, [sp, #4]
 800b7b0:	464b      	mov	r3, r9
 800b7b2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800b7b6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	6042      	str	r2, [r0, #4]
 800b7bc:	2204      	movs	r2, #4
 800b7be:	f102 0614 	add.w	r6, r2, #20
 800b7c2:	429e      	cmp	r6, r3
 800b7c4:	6841      	ldr	r1, [r0, #4]
 800b7c6:	d92f      	bls.n	800b828 <_dtoa_r+0x2d8>
 800b7c8:	4620      	mov	r0, r4
 800b7ca:	f001 fa59 	bl	800cc80 <_Balloc>
 800b7ce:	9000      	str	r0, [sp, #0]
 800b7d0:	2800      	cmp	r0, #0
 800b7d2:	d14b      	bne.n	800b86c <_dtoa_r+0x31c>
 800b7d4:	4b24      	ldr	r3, [pc, #144]	; (800b868 <_dtoa_r+0x318>)
 800b7d6:	4602      	mov	r2, r0
 800b7d8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b7dc:	e6d1      	b.n	800b582 <_dtoa_r+0x32>
 800b7de:	2301      	movs	r3, #1
 800b7e0:	e7de      	b.n	800b7a0 <_dtoa_r+0x250>
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	9308      	str	r3, [sp, #32]
 800b7e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7e8:	eb0a 0903 	add.w	r9, sl, r3
 800b7ec:	f109 0301 	add.w	r3, r9, #1
 800b7f0:	2b01      	cmp	r3, #1
 800b7f2:	9301      	str	r3, [sp, #4]
 800b7f4:	bfb8      	it	lt
 800b7f6:	2301      	movlt	r3, #1
 800b7f8:	e7dd      	b.n	800b7b6 <_dtoa_r+0x266>
 800b7fa:	2301      	movs	r3, #1
 800b7fc:	e7f2      	b.n	800b7e4 <_dtoa_r+0x294>
 800b7fe:	2501      	movs	r5, #1
 800b800:	2300      	movs	r3, #0
 800b802:	9305      	str	r3, [sp, #20]
 800b804:	9508      	str	r5, [sp, #32]
 800b806:	f04f 39ff 	mov.w	r9, #4294967295
 800b80a:	2200      	movs	r2, #0
 800b80c:	f8cd 9004 	str.w	r9, [sp, #4]
 800b810:	2312      	movs	r3, #18
 800b812:	9209      	str	r2, [sp, #36]	; 0x24
 800b814:	e7cf      	b.n	800b7b6 <_dtoa_r+0x266>
 800b816:	2301      	movs	r3, #1
 800b818:	9308      	str	r3, [sp, #32]
 800b81a:	e7f4      	b.n	800b806 <_dtoa_r+0x2b6>
 800b81c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800b820:	f8cd 9004 	str.w	r9, [sp, #4]
 800b824:	464b      	mov	r3, r9
 800b826:	e7c6      	b.n	800b7b6 <_dtoa_r+0x266>
 800b828:	3101      	adds	r1, #1
 800b82a:	6041      	str	r1, [r0, #4]
 800b82c:	0052      	lsls	r2, r2, #1
 800b82e:	e7c6      	b.n	800b7be <_dtoa_r+0x26e>
 800b830:	636f4361 	.word	0x636f4361
 800b834:	3fd287a7 	.word	0x3fd287a7
 800b838:	8b60c8b3 	.word	0x8b60c8b3
 800b83c:	3fc68a28 	.word	0x3fc68a28
 800b840:	509f79fb 	.word	0x509f79fb
 800b844:	3fd34413 	.word	0x3fd34413
 800b848:	0800f996 	.word	0x0800f996
 800b84c:	0800f9ad 	.word	0x0800f9ad
 800b850:	7ff00000 	.word	0x7ff00000
 800b854:	0800f992 	.word	0x0800f992
 800b858:	0800f989 	.word	0x0800f989
 800b85c:	0800f815 	.word	0x0800f815
 800b860:	3ff80000 	.word	0x3ff80000
 800b864:	0800fb88 	.word	0x0800fb88
 800b868:	0800fa0c 	.word	0x0800fa0c
 800b86c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b86e:	9a00      	ldr	r2, [sp, #0]
 800b870:	601a      	str	r2, [r3, #0]
 800b872:	9b01      	ldr	r3, [sp, #4]
 800b874:	2b0e      	cmp	r3, #14
 800b876:	f200 80ad 	bhi.w	800b9d4 <_dtoa_r+0x484>
 800b87a:	2d00      	cmp	r5, #0
 800b87c:	f000 80aa 	beq.w	800b9d4 <_dtoa_r+0x484>
 800b880:	f1ba 0f00 	cmp.w	sl, #0
 800b884:	dd36      	ble.n	800b8f4 <_dtoa_r+0x3a4>
 800b886:	4ac3      	ldr	r2, [pc, #780]	; (800bb94 <_dtoa_r+0x644>)
 800b888:	f00a 030f 	and.w	r3, sl, #15
 800b88c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b890:	ed93 7b00 	vldr	d7, [r3]
 800b894:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800b898:	ea4f 172a 	mov.w	r7, sl, asr #4
 800b89c:	eeb0 8a47 	vmov.f32	s16, s14
 800b8a0:	eef0 8a67 	vmov.f32	s17, s15
 800b8a4:	d016      	beq.n	800b8d4 <_dtoa_r+0x384>
 800b8a6:	4bbc      	ldr	r3, [pc, #752]	; (800bb98 <_dtoa_r+0x648>)
 800b8a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b8ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b8b0:	f7f4 fff4 	bl	800089c <__aeabi_ddiv>
 800b8b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b8b8:	f007 070f 	and.w	r7, r7, #15
 800b8bc:	2503      	movs	r5, #3
 800b8be:	4eb6      	ldr	r6, [pc, #728]	; (800bb98 <_dtoa_r+0x648>)
 800b8c0:	b957      	cbnz	r7, 800b8d8 <_dtoa_r+0x388>
 800b8c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8c6:	ec53 2b18 	vmov	r2, r3, d8
 800b8ca:	f7f4 ffe7 	bl	800089c <__aeabi_ddiv>
 800b8ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b8d2:	e029      	b.n	800b928 <_dtoa_r+0x3d8>
 800b8d4:	2502      	movs	r5, #2
 800b8d6:	e7f2      	b.n	800b8be <_dtoa_r+0x36e>
 800b8d8:	07f9      	lsls	r1, r7, #31
 800b8da:	d508      	bpl.n	800b8ee <_dtoa_r+0x39e>
 800b8dc:	ec51 0b18 	vmov	r0, r1, d8
 800b8e0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b8e4:	f7f4 feb0 	bl	8000648 <__aeabi_dmul>
 800b8e8:	ec41 0b18 	vmov	d8, r0, r1
 800b8ec:	3501      	adds	r5, #1
 800b8ee:	107f      	asrs	r7, r7, #1
 800b8f0:	3608      	adds	r6, #8
 800b8f2:	e7e5      	b.n	800b8c0 <_dtoa_r+0x370>
 800b8f4:	f000 80a6 	beq.w	800ba44 <_dtoa_r+0x4f4>
 800b8f8:	f1ca 0600 	rsb	r6, sl, #0
 800b8fc:	4ba5      	ldr	r3, [pc, #660]	; (800bb94 <_dtoa_r+0x644>)
 800b8fe:	4fa6      	ldr	r7, [pc, #664]	; (800bb98 <_dtoa_r+0x648>)
 800b900:	f006 020f 	and.w	r2, r6, #15
 800b904:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b90c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b910:	f7f4 fe9a 	bl	8000648 <__aeabi_dmul>
 800b914:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b918:	1136      	asrs	r6, r6, #4
 800b91a:	2300      	movs	r3, #0
 800b91c:	2502      	movs	r5, #2
 800b91e:	2e00      	cmp	r6, #0
 800b920:	f040 8085 	bne.w	800ba2e <_dtoa_r+0x4de>
 800b924:	2b00      	cmp	r3, #0
 800b926:	d1d2      	bne.n	800b8ce <_dtoa_r+0x37e>
 800b928:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	f000 808c 	beq.w	800ba48 <_dtoa_r+0x4f8>
 800b930:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b934:	4b99      	ldr	r3, [pc, #612]	; (800bb9c <_dtoa_r+0x64c>)
 800b936:	2200      	movs	r2, #0
 800b938:	4630      	mov	r0, r6
 800b93a:	4639      	mov	r1, r7
 800b93c:	f7f5 f8f6 	bl	8000b2c <__aeabi_dcmplt>
 800b940:	2800      	cmp	r0, #0
 800b942:	f000 8081 	beq.w	800ba48 <_dtoa_r+0x4f8>
 800b946:	9b01      	ldr	r3, [sp, #4]
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d07d      	beq.n	800ba48 <_dtoa_r+0x4f8>
 800b94c:	f1b9 0f00 	cmp.w	r9, #0
 800b950:	dd3c      	ble.n	800b9cc <_dtoa_r+0x47c>
 800b952:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b956:	9307      	str	r3, [sp, #28]
 800b958:	2200      	movs	r2, #0
 800b95a:	4b91      	ldr	r3, [pc, #580]	; (800bba0 <_dtoa_r+0x650>)
 800b95c:	4630      	mov	r0, r6
 800b95e:	4639      	mov	r1, r7
 800b960:	f7f4 fe72 	bl	8000648 <__aeabi_dmul>
 800b964:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b968:	3501      	adds	r5, #1
 800b96a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800b96e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b972:	4628      	mov	r0, r5
 800b974:	f7f4 fdfe 	bl	8000574 <__aeabi_i2d>
 800b978:	4632      	mov	r2, r6
 800b97a:	463b      	mov	r3, r7
 800b97c:	f7f4 fe64 	bl	8000648 <__aeabi_dmul>
 800b980:	4b88      	ldr	r3, [pc, #544]	; (800bba4 <_dtoa_r+0x654>)
 800b982:	2200      	movs	r2, #0
 800b984:	f7f4 fcaa 	bl	80002dc <__adddf3>
 800b988:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b98c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b990:	9303      	str	r3, [sp, #12]
 800b992:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b994:	2b00      	cmp	r3, #0
 800b996:	d15c      	bne.n	800ba52 <_dtoa_r+0x502>
 800b998:	4b83      	ldr	r3, [pc, #524]	; (800bba8 <_dtoa_r+0x658>)
 800b99a:	2200      	movs	r2, #0
 800b99c:	4630      	mov	r0, r6
 800b99e:	4639      	mov	r1, r7
 800b9a0:	f7f4 fc9a 	bl	80002d8 <__aeabi_dsub>
 800b9a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b9a8:	4606      	mov	r6, r0
 800b9aa:	460f      	mov	r7, r1
 800b9ac:	f7f5 f8dc 	bl	8000b68 <__aeabi_dcmpgt>
 800b9b0:	2800      	cmp	r0, #0
 800b9b2:	f040 8296 	bne.w	800bee2 <_dtoa_r+0x992>
 800b9b6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b9ba:	4630      	mov	r0, r6
 800b9bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b9c0:	4639      	mov	r1, r7
 800b9c2:	f7f5 f8b3 	bl	8000b2c <__aeabi_dcmplt>
 800b9c6:	2800      	cmp	r0, #0
 800b9c8:	f040 8288 	bne.w	800bedc <_dtoa_r+0x98c>
 800b9cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b9d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b9d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	f2c0 8158 	blt.w	800bc8c <_dtoa_r+0x73c>
 800b9dc:	f1ba 0f0e 	cmp.w	sl, #14
 800b9e0:	f300 8154 	bgt.w	800bc8c <_dtoa_r+0x73c>
 800b9e4:	4b6b      	ldr	r3, [pc, #428]	; (800bb94 <_dtoa_r+0x644>)
 800b9e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b9ea:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b9ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	f280 80e3 	bge.w	800bbbc <_dtoa_r+0x66c>
 800b9f6:	9b01      	ldr	r3, [sp, #4]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	f300 80df 	bgt.w	800bbbc <_dtoa_r+0x66c>
 800b9fe:	f040 826d 	bne.w	800bedc <_dtoa_r+0x98c>
 800ba02:	4b69      	ldr	r3, [pc, #420]	; (800bba8 <_dtoa_r+0x658>)
 800ba04:	2200      	movs	r2, #0
 800ba06:	4640      	mov	r0, r8
 800ba08:	4649      	mov	r1, r9
 800ba0a:	f7f4 fe1d 	bl	8000648 <__aeabi_dmul>
 800ba0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ba12:	f7f5 f89f 	bl	8000b54 <__aeabi_dcmpge>
 800ba16:	9e01      	ldr	r6, [sp, #4]
 800ba18:	4637      	mov	r7, r6
 800ba1a:	2800      	cmp	r0, #0
 800ba1c:	f040 8243 	bne.w	800bea6 <_dtoa_r+0x956>
 800ba20:	9d00      	ldr	r5, [sp, #0]
 800ba22:	2331      	movs	r3, #49	; 0x31
 800ba24:	f805 3b01 	strb.w	r3, [r5], #1
 800ba28:	f10a 0a01 	add.w	sl, sl, #1
 800ba2c:	e23f      	b.n	800beae <_dtoa_r+0x95e>
 800ba2e:	07f2      	lsls	r2, r6, #31
 800ba30:	d505      	bpl.n	800ba3e <_dtoa_r+0x4ee>
 800ba32:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba36:	f7f4 fe07 	bl	8000648 <__aeabi_dmul>
 800ba3a:	3501      	adds	r5, #1
 800ba3c:	2301      	movs	r3, #1
 800ba3e:	1076      	asrs	r6, r6, #1
 800ba40:	3708      	adds	r7, #8
 800ba42:	e76c      	b.n	800b91e <_dtoa_r+0x3ce>
 800ba44:	2502      	movs	r5, #2
 800ba46:	e76f      	b.n	800b928 <_dtoa_r+0x3d8>
 800ba48:	9b01      	ldr	r3, [sp, #4]
 800ba4a:	f8cd a01c 	str.w	sl, [sp, #28]
 800ba4e:	930c      	str	r3, [sp, #48]	; 0x30
 800ba50:	e78d      	b.n	800b96e <_dtoa_r+0x41e>
 800ba52:	9900      	ldr	r1, [sp, #0]
 800ba54:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ba56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ba58:	4b4e      	ldr	r3, [pc, #312]	; (800bb94 <_dtoa_r+0x644>)
 800ba5a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ba5e:	4401      	add	r1, r0
 800ba60:	9102      	str	r1, [sp, #8]
 800ba62:	9908      	ldr	r1, [sp, #32]
 800ba64:	eeb0 8a47 	vmov.f32	s16, s14
 800ba68:	eef0 8a67 	vmov.f32	s17, s15
 800ba6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ba70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ba74:	2900      	cmp	r1, #0
 800ba76:	d045      	beq.n	800bb04 <_dtoa_r+0x5b4>
 800ba78:	494c      	ldr	r1, [pc, #304]	; (800bbac <_dtoa_r+0x65c>)
 800ba7a:	2000      	movs	r0, #0
 800ba7c:	f7f4 ff0e 	bl	800089c <__aeabi_ddiv>
 800ba80:	ec53 2b18 	vmov	r2, r3, d8
 800ba84:	f7f4 fc28 	bl	80002d8 <__aeabi_dsub>
 800ba88:	9d00      	ldr	r5, [sp, #0]
 800ba8a:	ec41 0b18 	vmov	d8, r0, r1
 800ba8e:	4639      	mov	r1, r7
 800ba90:	4630      	mov	r0, r6
 800ba92:	f7f5 f889 	bl	8000ba8 <__aeabi_d2iz>
 800ba96:	900c      	str	r0, [sp, #48]	; 0x30
 800ba98:	f7f4 fd6c 	bl	8000574 <__aeabi_i2d>
 800ba9c:	4602      	mov	r2, r0
 800ba9e:	460b      	mov	r3, r1
 800baa0:	4630      	mov	r0, r6
 800baa2:	4639      	mov	r1, r7
 800baa4:	f7f4 fc18 	bl	80002d8 <__aeabi_dsub>
 800baa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800baaa:	3330      	adds	r3, #48	; 0x30
 800baac:	f805 3b01 	strb.w	r3, [r5], #1
 800bab0:	ec53 2b18 	vmov	r2, r3, d8
 800bab4:	4606      	mov	r6, r0
 800bab6:	460f      	mov	r7, r1
 800bab8:	f7f5 f838 	bl	8000b2c <__aeabi_dcmplt>
 800babc:	2800      	cmp	r0, #0
 800babe:	d165      	bne.n	800bb8c <_dtoa_r+0x63c>
 800bac0:	4632      	mov	r2, r6
 800bac2:	463b      	mov	r3, r7
 800bac4:	4935      	ldr	r1, [pc, #212]	; (800bb9c <_dtoa_r+0x64c>)
 800bac6:	2000      	movs	r0, #0
 800bac8:	f7f4 fc06 	bl	80002d8 <__aeabi_dsub>
 800bacc:	ec53 2b18 	vmov	r2, r3, d8
 800bad0:	f7f5 f82c 	bl	8000b2c <__aeabi_dcmplt>
 800bad4:	2800      	cmp	r0, #0
 800bad6:	f040 80b9 	bne.w	800bc4c <_dtoa_r+0x6fc>
 800bada:	9b02      	ldr	r3, [sp, #8]
 800badc:	429d      	cmp	r5, r3
 800bade:	f43f af75 	beq.w	800b9cc <_dtoa_r+0x47c>
 800bae2:	4b2f      	ldr	r3, [pc, #188]	; (800bba0 <_dtoa_r+0x650>)
 800bae4:	ec51 0b18 	vmov	r0, r1, d8
 800bae8:	2200      	movs	r2, #0
 800baea:	f7f4 fdad 	bl	8000648 <__aeabi_dmul>
 800baee:	4b2c      	ldr	r3, [pc, #176]	; (800bba0 <_dtoa_r+0x650>)
 800baf0:	ec41 0b18 	vmov	d8, r0, r1
 800baf4:	2200      	movs	r2, #0
 800baf6:	4630      	mov	r0, r6
 800baf8:	4639      	mov	r1, r7
 800bafa:	f7f4 fda5 	bl	8000648 <__aeabi_dmul>
 800bafe:	4606      	mov	r6, r0
 800bb00:	460f      	mov	r7, r1
 800bb02:	e7c4      	b.n	800ba8e <_dtoa_r+0x53e>
 800bb04:	ec51 0b17 	vmov	r0, r1, d7
 800bb08:	f7f4 fd9e 	bl	8000648 <__aeabi_dmul>
 800bb0c:	9b02      	ldr	r3, [sp, #8]
 800bb0e:	9d00      	ldr	r5, [sp, #0]
 800bb10:	930c      	str	r3, [sp, #48]	; 0x30
 800bb12:	ec41 0b18 	vmov	d8, r0, r1
 800bb16:	4639      	mov	r1, r7
 800bb18:	4630      	mov	r0, r6
 800bb1a:	f7f5 f845 	bl	8000ba8 <__aeabi_d2iz>
 800bb1e:	9011      	str	r0, [sp, #68]	; 0x44
 800bb20:	f7f4 fd28 	bl	8000574 <__aeabi_i2d>
 800bb24:	4602      	mov	r2, r0
 800bb26:	460b      	mov	r3, r1
 800bb28:	4630      	mov	r0, r6
 800bb2a:	4639      	mov	r1, r7
 800bb2c:	f7f4 fbd4 	bl	80002d8 <__aeabi_dsub>
 800bb30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bb32:	3330      	adds	r3, #48	; 0x30
 800bb34:	f805 3b01 	strb.w	r3, [r5], #1
 800bb38:	9b02      	ldr	r3, [sp, #8]
 800bb3a:	429d      	cmp	r5, r3
 800bb3c:	4606      	mov	r6, r0
 800bb3e:	460f      	mov	r7, r1
 800bb40:	f04f 0200 	mov.w	r2, #0
 800bb44:	d134      	bne.n	800bbb0 <_dtoa_r+0x660>
 800bb46:	4b19      	ldr	r3, [pc, #100]	; (800bbac <_dtoa_r+0x65c>)
 800bb48:	ec51 0b18 	vmov	r0, r1, d8
 800bb4c:	f7f4 fbc6 	bl	80002dc <__adddf3>
 800bb50:	4602      	mov	r2, r0
 800bb52:	460b      	mov	r3, r1
 800bb54:	4630      	mov	r0, r6
 800bb56:	4639      	mov	r1, r7
 800bb58:	f7f5 f806 	bl	8000b68 <__aeabi_dcmpgt>
 800bb5c:	2800      	cmp	r0, #0
 800bb5e:	d175      	bne.n	800bc4c <_dtoa_r+0x6fc>
 800bb60:	ec53 2b18 	vmov	r2, r3, d8
 800bb64:	4911      	ldr	r1, [pc, #68]	; (800bbac <_dtoa_r+0x65c>)
 800bb66:	2000      	movs	r0, #0
 800bb68:	f7f4 fbb6 	bl	80002d8 <__aeabi_dsub>
 800bb6c:	4602      	mov	r2, r0
 800bb6e:	460b      	mov	r3, r1
 800bb70:	4630      	mov	r0, r6
 800bb72:	4639      	mov	r1, r7
 800bb74:	f7f4 ffda 	bl	8000b2c <__aeabi_dcmplt>
 800bb78:	2800      	cmp	r0, #0
 800bb7a:	f43f af27 	beq.w	800b9cc <_dtoa_r+0x47c>
 800bb7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bb80:	1e6b      	subs	r3, r5, #1
 800bb82:	930c      	str	r3, [sp, #48]	; 0x30
 800bb84:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bb88:	2b30      	cmp	r3, #48	; 0x30
 800bb8a:	d0f8      	beq.n	800bb7e <_dtoa_r+0x62e>
 800bb8c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800bb90:	e04a      	b.n	800bc28 <_dtoa_r+0x6d8>
 800bb92:	bf00      	nop
 800bb94:	0800fb88 	.word	0x0800fb88
 800bb98:	0800fb60 	.word	0x0800fb60
 800bb9c:	3ff00000 	.word	0x3ff00000
 800bba0:	40240000 	.word	0x40240000
 800bba4:	401c0000 	.word	0x401c0000
 800bba8:	40140000 	.word	0x40140000
 800bbac:	3fe00000 	.word	0x3fe00000
 800bbb0:	4baf      	ldr	r3, [pc, #700]	; (800be70 <_dtoa_r+0x920>)
 800bbb2:	f7f4 fd49 	bl	8000648 <__aeabi_dmul>
 800bbb6:	4606      	mov	r6, r0
 800bbb8:	460f      	mov	r7, r1
 800bbba:	e7ac      	b.n	800bb16 <_dtoa_r+0x5c6>
 800bbbc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800bbc0:	9d00      	ldr	r5, [sp, #0]
 800bbc2:	4642      	mov	r2, r8
 800bbc4:	464b      	mov	r3, r9
 800bbc6:	4630      	mov	r0, r6
 800bbc8:	4639      	mov	r1, r7
 800bbca:	f7f4 fe67 	bl	800089c <__aeabi_ddiv>
 800bbce:	f7f4 ffeb 	bl	8000ba8 <__aeabi_d2iz>
 800bbd2:	9002      	str	r0, [sp, #8]
 800bbd4:	f7f4 fcce 	bl	8000574 <__aeabi_i2d>
 800bbd8:	4642      	mov	r2, r8
 800bbda:	464b      	mov	r3, r9
 800bbdc:	f7f4 fd34 	bl	8000648 <__aeabi_dmul>
 800bbe0:	4602      	mov	r2, r0
 800bbe2:	460b      	mov	r3, r1
 800bbe4:	4630      	mov	r0, r6
 800bbe6:	4639      	mov	r1, r7
 800bbe8:	f7f4 fb76 	bl	80002d8 <__aeabi_dsub>
 800bbec:	9e02      	ldr	r6, [sp, #8]
 800bbee:	9f01      	ldr	r7, [sp, #4]
 800bbf0:	3630      	adds	r6, #48	; 0x30
 800bbf2:	f805 6b01 	strb.w	r6, [r5], #1
 800bbf6:	9e00      	ldr	r6, [sp, #0]
 800bbf8:	1bae      	subs	r6, r5, r6
 800bbfa:	42b7      	cmp	r7, r6
 800bbfc:	4602      	mov	r2, r0
 800bbfe:	460b      	mov	r3, r1
 800bc00:	d137      	bne.n	800bc72 <_dtoa_r+0x722>
 800bc02:	f7f4 fb6b 	bl	80002dc <__adddf3>
 800bc06:	4642      	mov	r2, r8
 800bc08:	464b      	mov	r3, r9
 800bc0a:	4606      	mov	r6, r0
 800bc0c:	460f      	mov	r7, r1
 800bc0e:	f7f4 ffab 	bl	8000b68 <__aeabi_dcmpgt>
 800bc12:	b9c8      	cbnz	r0, 800bc48 <_dtoa_r+0x6f8>
 800bc14:	4642      	mov	r2, r8
 800bc16:	464b      	mov	r3, r9
 800bc18:	4630      	mov	r0, r6
 800bc1a:	4639      	mov	r1, r7
 800bc1c:	f7f4 ff7c 	bl	8000b18 <__aeabi_dcmpeq>
 800bc20:	b110      	cbz	r0, 800bc28 <_dtoa_r+0x6d8>
 800bc22:	9b02      	ldr	r3, [sp, #8]
 800bc24:	07d9      	lsls	r1, r3, #31
 800bc26:	d40f      	bmi.n	800bc48 <_dtoa_r+0x6f8>
 800bc28:	4620      	mov	r0, r4
 800bc2a:	4659      	mov	r1, fp
 800bc2c:	f001 f868 	bl	800cd00 <_Bfree>
 800bc30:	2300      	movs	r3, #0
 800bc32:	702b      	strb	r3, [r5, #0]
 800bc34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bc36:	f10a 0001 	add.w	r0, sl, #1
 800bc3a:	6018      	str	r0, [r3, #0]
 800bc3c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	f43f acd8 	beq.w	800b5f4 <_dtoa_r+0xa4>
 800bc44:	601d      	str	r5, [r3, #0]
 800bc46:	e4d5      	b.n	800b5f4 <_dtoa_r+0xa4>
 800bc48:	f8cd a01c 	str.w	sl, [sp, #28]
 800bc4c:	462b      	mov	r3, r5
 800bc4e:	461d      	mov	r5, r3
 800bc50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bc54:	2a39      	cmp	r2, #57	; 0x39
 800bc56:	d108      	bne.n	800bc6a <_dtoa_r+0x71a>
 800bc58:	9a00      	ldr	r2, [sp, #0]
 800bc5a:	429a      	cmp	r2, r3
 800bc5c:	d1f7      	bne.n	800bc4e <_dtoa_r+0x6fe>
 800bc5e:	9a07      	ldr	r2, [sp, #28]
 800bc60:	9900      	ldr	r1, [sp, #0]
 800bc62:	3201      	adds	r2, #1
 800bc64:	9207      	str	r2, [sp, #28]
 800bc66:	2230      	movs	r2, #48	; 0x30
 800bc68:	700a      	strb	r2, [r1, #0]
 800bc6a:	781a      	ldrb	r2, [r3, #0]
 800bc6c:	3201      	adds	r2, #1
 800bc6e:	701a      	strb	r2, [r3, #0]
 800bc70:	e78c      	b.n	800bb8c <_dtoa_r+0x63c>
 800bc72:	4b7f      	ldr	r3, [pc, #508]	; (800be70 <_dtoa_r+0x920>)
 800bc74:	2200      	movs	r2, #0
 800bc76:	f7f4 fce7 	bl	8000648 <__aeabi_dmul>
 800bc7a:	2200      	movs	r2, #0
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	4606      	mov	r6, r0
 800bc80:	460f      	mov	r7, r1
 800bc82:	f7f4 ff49 	bl	8000b18 <__aeabi_dcmpeq>
 800bc86:	2800      	cmp	r0, #0
 800bc88:	d09b      	beq.n	800bbc2 <_dtoa_r+0x672>
 800bc8a:	e7cd      	b.n	800bc28 <_dtoa_r+0x6d8>
 800bc8c:	9a08      	ldr	r2, [sp, #32]
 800bc8e:	2a00      	cmp	r2, #0
 800bc90:	f000 80c4 	beq.w	800be1c <_dtoa_r+0x8cc>
 800bc94:	9a05      	ldr	r2, [sp, #20]
 800bc96:	2a01      	cmp	r2, #1
 800bc98:	f300 80a8 	bgt.w	800bdec <_dtoa_r+0x89c>
 800bc9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bc9e:	2a00      	cmp	r2, #0
 800bca0:	f000 80a0 	beq.w	800bde4 <_dtoa_r+0x894>
 800bca4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bca8:	9e06      	ldr	r6, [sp, #24]
 800bcaa:	4645      	mov	r5, r8
 800bcac:	9a04      	ldr	r2, [sp, #16]
 800bcae:	2101      	movs	r1, #1
 800bcb0:	441a      	add	r2, r3
 800bcb2:	4620      	mov	r0, r4
 800bcb4:	4498      	add	r8, r3
 800bcb6:	9204      	str	r2, [sp, #16]
 800bcb8:	f001 f928 	bl	800cf0c <__i2b>
 800bcbc:	4607      	mov	r7, r0
 800bcbe:	2d00      	cmp	r5, #0
 800bcc0:	dd0b      	ble.n	800bcda <_dtoa_r+0x78a>
 800bcc2:	9b04      	ldr	r3, [sp, #16]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	dd08      	ble.n	800bcda <_dtoa_r+0x78a>
 800bcc8:	42ab      	cmp	r3, r5
 800bcca:	9a04      	ldr	r2, [sp, #16]
 800bccc:	bfa8      	it	ge
 800bcce:	462b      	movge	r3, r5
 800bcd0:	eba8 0803 	sub.w	r8, r8, r3
 800bcd4:	1aed      	subs	r5, r5, r3
 800bcd6:	1ad3      	subs	r3, r2, r3
 800bcd8:	9304      	str	r3, [sp, #16]
 800bcda:	9b06      	ldr	r3, [sp, #24]
 800bcdc:	b1fb      	cbz	r3, 800bd1e <_dtoa_r+0x7ce>
 800bcde:	9b08      	ldr	r3, [sp, #32]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	f000 809f 	beq.w	800be24 <_dtoa_r+0x8d4>
 800bce6:	2e00      	cmp	r6, #0
 800bce8:	dd11      	ble.n	800bd0e <_dtoa_r+0x7be>
 800bcea:	4639      	mov	r1, r7
 800bcec:	4632      	mov	r2, r6
 800bcee:	4620      	mov	r0, r4
 800bcf0:	f001 f9c8 	bl	800d084 <__pow5mult>
 800bcf4:	465a      	mov	r2, fp
 800bcf6:	4601      	mov	r1, r0
 800bcf8:	4607      	mov	r7, r0
 800bcfa:	4620      	mov	r0, r4
 800bcfc:	f001 f91c 	bl	800cf38 <__multiply>
 800bd00:	4659      	mov	r1, fp
 800bd02:	9007      	str	r0, [sp, #28]
 800bd04:	4620      	mov	r0, r4
 800bd06:	f000 fffb 	bl	800cd00 <_Bfree>
 800bd0a:	9b07      	ldr	r3, [sp, #28]
 800bd0c:	469b      	mov	fp, r3
 800bd0e:	9b06      	ldr	r3, [sp, #24]
 800bd10:	1b9a      	subs	r2, r3, r6
 800bd12:	d004      	beq.n	800bd1e <_dtoa_r+0x7ce>
 800bd14:	4659      	mov	r1, fp
 800bd16:	4620      	mov	r0, r4
 800bd18:	f001 f9b4 	bl	800d084 <__pow5mult>
 800bd1c:	4683      	mov	fp, r0
 800bd1e:	2101      	movs	r1, #1
 800bd20:	4620      	mov	r0, r4
 800bd22:	f001 f8f3 	bl	800cf0c <__i2b>
 800bd26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	4606      	mov	r6, r0
 800bd2c:	dd7c      	ble.n	800be28 <_dtoa_r+0x8d8>
 800bd2e:	461a      	mov	r2, r3
 800bd30:	4601      	mov	r1, r0
 800bd32:	4620      	mov	r0, r4
 800bd34:	f001 f9a6 	bl	800d084 <__pow5mult>
 800bd38:	9b05      	ldr	r3, [sp, #20]
 800bd3a:	2b01      	cmp	r3, #1
 800bd3c:	4606      	mov	r6, r0
 800bd3e:	dd76      	ble.n	800be2e <_dtoa_r+0x8de>
 800bd40:	2300      	movs	r3, #0
 800bd42:	9306      	str	r3, [sp, #24]
 800bd44:	6933      	ldr	r3, [r6, #16]
 800bd46:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800bd4a:	6918      	ldr	r0, [r3, #16]
 800bd4c:	f001 f88e 	bl	800ce6c <__hi0bits>
 800bd50:	f1c0 0020 	rsb	r0, r0, #32
 800bd54:	9b04      	ldr	r3, [sp, #16]
 800bd56:	4418      	add	r0, r3
 800bd58:	f010 001f 	ands.w	r0, r0, #31
 800bd5c:	f000 8086 	beq.w	800be6c <_dtoa_r+0x91c>
 800bd60:	f1c0 0320 	rsb	r3, r0, #32
 800bd64:	2b04      	cmp	r3, #4
 800bd66:	dd7f      	ble.n	800be68 <_dtoa_r+0x918>
 800bd68:	f1c0 001c 	rsb	r0, r0, #28
 800bd6c:	9b04      	ldr	r3, [sp, #16]
 800bd6e:	4403      	add	r3, r0
 800bd70:	4480      	add	r8, r0
 800bd72:	4405      	add	r5, r0
 800bd74:	9304      	str	r3, [sp, #16]
 800bd76:	f1b8 0f00 	cmp.w	r8, #0
 800bd7a:	dd05      	ble.n	800bd88 <_dtoa_r+0x838>
 800bd7c:	4659      	mov	r1, fp
 800bd7e:	4642      	mov	r2, r8
 800bd80:	4620      	mov	r0, r4
 800bd82:	f001 f9d9 	bl	800d138 <__lshift>
 800bd86:	4683      	mov	fp, r0
 800bd88:	9b04      	ldr	r3, [sp, #16]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	dd05      	ble.n	800bd9a <_dtoa_r+0x84a>
 800bd8e:	4631      	mov	r1, r6
 800bd90:	461a      	mov	r2, r3
 800bd92:	4620      	mov	r0, r4
 800bd94:	f001 f9d0 	bl	800d138 <__lshift>
 800bd98:	4606      	mov	r6, r0
 800bd9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d069      	beq.n	800be74 <_dtoa_r+0x924>
 800bda0:	4631      	mov	r1, r6
 800bda2:	4658      	mov	r0, fp
 800bda4:	f001 fa34 	bl	800d210 <__mcmp>
 800bda8:	2800      	cmp	r0, #0
 800bdaa:	da63      	bge.n	800be74 <_dtoa_r+0x924>
 800bdac:	2300      	movs	r3, #0
 800bdae:	4659      	mov	r1, fp
 800bdb0:	220a      	movs	r2, #10
 800bdb2:	4620      	mov	r0, r4
 800bdb4:	f000 ffc6 	bl	800cd44 <__multadd>
 800bdb8:	9b08      	ldr	r3, [sp, #32]
 800bdba:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bdbe:	4683      	mov	fp, r0
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	f000 818f 	beq.w	800c0e4 <_dtoa_r+0xb94>
 800bdc6:	4639      	mov	r1, r7
 800bdc8:	2300      	movs	r3, #0
 800bdca:	220a      	movs	r2, #10
 800bdcc:	4620      	mov	r0, r4
 800bdce:	f000 ffb9 	bl	800cd44 <__multadd>
 800bdd2:	f1b9 0f00 	cmp.w	r9, #0
 800bdd6:	4607      	mov	r7, r0
 800bdd8:	f300 808e 	bgt.w	800bef8 <_dtoa_r+0x9a8>
 800bddc:	9b05      	ldr	r3, [sp, #20]
 800bdde:	2b02      	cmp	r3, #2
 800bde0:	dc50      	bgt.n	800be84 <_dtoa_r+0x934>
 800bde2:	e089      	b.n	800bef8 <_dtoa_r+0x9a8>
 800bde4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bde6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bdea:	e75d      	b.n	800bca8 <_dtoa_r+0x758>
 800bdec:	9b01      	ldr	r3, [sp, #4]
 800bdee:	1e5e      	subs	r6, r3, #1
 800bdf0:	9b06      	ldr	r3, [sp, #24]
 800bdf2:	42b3      	cmp	r3, r6
 800bdf4:	bfbf      	itttt	lt
 800bdf6:	9b06      	ldrlt	r3, [sp, #24]
 800bdf8:	9606      	strlt	r6, [sp, #24]
 800bdfa:	1af2      	sublt	r2, r6, r3
 800bdfc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800bdfe:	bfb6      	itet	lt
 800be00:	189b      	addlt	r3, r3, r2
 800be02:	1b9e      	subge	r6, r3, r6
 800be04:	930d      	strlt	r3, [sp, #52]	; 0x34
 800be06:	9b01      	ldr	r3, [sp, #4]
 800be08:	bfb8      	it	lt
 800be0a:	2600      	movlt	r6, #0
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	bfb5      	itete	lt
 800be10:	eba8 0503 	sublt.w	r5, r8, r3
 800be14:	9b01      	ldrge	r3, [sp, #4]
 800be16:	2300      	movlt	r3, #0
 800be18:	4645      	movge	r5, r8
 800be1a:	e747      	b.n	800bcac <_dtoa_r+0x75c>
 800be1c:	9e06      	ldr	r6, [sp, #24]
 800be1e:	9f08      	ldr	r7, [sp, #32]
 800be20:	4645      	mov	r5, r8
 800be22:	e74c      	b.n	800bcbe <_dtoa_r+0x76e>
 800be24:	9a06      	ldr	r2, [sp, #24]
 800be26:	e775      	b.n	800bd14 <_dtoa_r+0x7c4>
 800be28:	9b05      	ldr	r3, [sp, #20]
 800be2a:	2b01      	cmp	r3, #1
 800be2c:	dc18      	bgt.n	800be60 <_dtoa_r+0x910>
 800be2e:	9b02      	ldr	r3, [sp, #8]
 800be30:	b9b3      	cbnz	r3, 800be60 <_dtoa_r+0x910>
 800be32:	9b03      	ldr	r3, [sp, #12]
 800be34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800be38:	b9a3      	cbnz	r3, 800be64 <_dtoa_r+0x914>
 800be3a:	9b03      	ldr	r3, [sp, #12]
 800be3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800be40:	0d1b      	lsrs	r3, r3, #20
 800be42:	051b      	lsls	r3, r3, #20
 800be44:	b12b      	cbz	r3, 800be52 <_dtoa_r+0x902>
 800be46:	9b04      	ldr	r3, [sp, #16]
 800be48:	3301      	adds	r3, #1
 800be4a:	9304      	str	r3, [sp, #16]
 800be4c:	f108 0801 	add.w	r8, r8, #1
 800be50:	2301      	movs	r3, #1
 800be52:	9306      	str	r3, [sp, #24]
 800be54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800be56:	2b00      	cmp	r3, #0
 800be58:	f47f af74 	bne.w	800bd44 <_dtoa_r+0x7f4>
 800be5c:	2001      	movs	r0, #1
 800be5e:	e779      	b.n	800bd54 <_dtoa_r+0x804>
 800be60:	2300      	movs	r3, #0
 800be62:	e7f6      	b.n	800be52 <_dtoa_r+0x902>
 800be64:	9b02      	ldr	r3, [sp, #8]
 800be66:	e7f4      	b.n	800be52 <_dtoa_r+0x902>
 800be68:	d085      	beq.n	800bd76 <_dtoa_r+0x826>
 800be6a:	4618      	mov	r0, r3
 800be6c:	301c      	adds	r0, #28
 800be6e:	e77d      	b.n	800bd6c <_dtoa_r+0x81c>
 800be70:	40240000 	.word	0x40240000
 800be74:	9b01      	ldr	r3, [sp, #4]
 800be76:	2b00      	cmp	r3, #0
 800be78:	dc38      	bgt.n	800beec <_dtoa_r+0x99c>
 800be7a:	9b05      	ldr	r3, [sp, #20]
 800be7c:	2b02      	cmp	r3, #2
 800be7e:	dd35      	ble.n	800beec <_dtoa_r+0x99c>
 800be80:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800be84:	f1b9 0f00 	cmp.w	r9, #0
 800be88:	d10d      	bne.n	800bea6 <_dtoa_r+0x956>
 800be8a:	4631      	mov	r1, r6
 800be8c:	464b      	mov	r3, r9
 800be8e:	2205      	movs	r2, #5
 800be90:	4620      	mov	r0, r4
 800be92:	f000 ff57 	bl	800cd44 <__multadd>
 800be96:	4601      	mov	r1, r0
 800be98:	4606      	mov	r6, r0
 800be9a:	4658      	mov	r0, fp
 800be9c:	f001 f9b8 	bl	800d210 <__mcmp>
 800bea0:	2800      	cmp	r0, #0
 800bea2:	f73f adbd 	bgt.w	800ba20 <_dtoa_r+0x4d0>
 800bea6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bea8:	9d00      	ldr	r5, [sp, #0]
 800beaa:	ea6f 0a03 	mvn.w	sl, r3
 800beae:	f04f 0800 	mov.w	r8, #0
 800beb2:	4631      	mov	r1, r6
 800beb4:	4620      	mov	r0, r4
 800beb6:	f000 ff23 	bl	800cd00 <_Bfree>
 800beba:	2f00      	cmp	r7, #0
 800bebc:	f43f aeb4 	beq.w	800bc28 <_dtoa_r+0x6d8>
 800bec0:	f1b8 0f00 	cmp.w	r8, #0
 800bec4:	d005      	beq.n	800bed2 <_dtoa_r+0x982>
 800bec6:	45b8      	cmp	r8, r7
 800bec8:	d003      	beq.n	800bed2 <_dtoa_r+0x982>
 800beca:	4641      	mov	r1, r8
 800becc:	4620      	mov	r0, r4
 800bece:	f000 ff17 	bl	800cd00 <_Bfree>
 800bed2:	4639      	mov	r1, r7
 800bed4:	4620      	mov	r0, r4
 800bed6:	f000 ff13 	bl	800cd00 <_Bfree>
 800beda:	e6a5      	b.n	800bc28 <_dtoa_r+0x6d8>
 800bedc:	2600      	movs	r6, #0
 800bede:	4637      	mov	r7, r6
 800bee0:	e7e1      	b.n	800bea6 <_dtoa_r+0x956>
 800bee2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800bee4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800bee8:	4637      	mov	r7, r6
 800beea:	e599      	b.n	800ba20 <_dtoa_r+0x4d0>
 800beec:	9b08      	ldr	r3, [sp, #32]
 800beee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	f000 80fd 	beq.w	800c0f2 <_dtoa_r+0xba2>
 800bef8:	2d00      	cmp	r5, #0
 800befa:	dd05      	ble.n	800bf08 <_dtoa_r+0x9b8>
 800befc:	4639      	mov	r1, r7
 800befe:	462a      	mov	r2, r5
 800bf00:	4620      	mov	r0, r4
 800bf02:	f001 f919 	bl	800d138 <__lshift>
 800bf06:	4607      	mov	r7, r0
 800bf08:	9b06      	ldr	r3, [sp, #24]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d05c      	beq.n	800bfc8 <_dtoa_r+0xa78>
 800bf0e:	6879      	ldr	r1, [r7, #4]
 800bf10:	4620      	mov	r0, r4
 800bf12:	f000 feb5 	bl	800cc80 <_Balloc>
 800bf16:	4605      	mov	r5, r0
 800bf18:	b928      	cbnz	r0, 800bf26 <_dtoa_r+0x9d6>
 800bf1a:	4b80      	ldr	r3, [pc, #512]	; (800c11c <_dtoa_r+0xbcc>)
 800bf1c:	4602      	mov	r2, r0
 800bf1e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800bf22:	f7ff bb2e 	b.w	800b582 <_dtoa_r+0x32>
 800bf26:	693a      	ldr	r2, [r7, #16]
 800bf28:	3202      	adds	r2, #2
 800bf2a:	0092      	lsls	r2, r2, #2
 800bf2c:	f107 010c 	add.w	r1, r7, #12
 800bf30:	300c      	adds	r0, #12
 800bf32:	f7fd fdc3 	bl	8009abc <memcpy>
 800bf36:	2201      	movs	r2, #1
 800bf38:	4629      	mov	r1, r5
 800bf3a:	4620      	mov	r0, r4
 800bf3c:	f001 f8fc 	bl	800d138 <__lshift>
 800bf40:	9b00      	ldr	r3, [sp, #0]
 800bf42:	3301      	adds	r3, #1
 800bf44:	9301      	str	r3, [sp, #4]
 800bf46:	9b00      	ldr	r3, [sp, #0]
 800bf48:	444b      	add	r3, r9
 800bf4a:	9307      	str	r3, [sp, #28]
 800bf4c:	9b02      	ldr	r3, [sp, #8]
 800bf4e:	f003 0301 	and.w	r3, r3, #1
 800bf52:	46b8      	mov	r8, r7
 800bf54:	9306      	str	r3, [sp, #24]
 800bf56:	4607      	mov	r7, r0
 800bf58:	9b01      	ldr	r3, [sp, #4]
 800bf5a:	4631      	mov	r1, r6
 800bf5c:	3b01      	subs	r3, #1
 800bf5e:	4658      	mov	r0, fp
 800bf60:	9302      	str	r3, [sp, #8]
 800bf62:	f7ff fa69 	bl	800b438 <quorem>
 800bf66:	4603      	mov	r3, r0
 800bf68:	3330      	adds	r3, #48	; 0x30
 800bf6a:	9004      	str	r0, [sp, #16]
 800bf6c:	4641      	mov	r1, r8
 800bf6e:	4658      	mov	r0, fp
 800bf70:	9308      	str	r3, [sp, #32]
 800bf72:	f001 f94d 	bl	800d210 <__mcmp>
 800bf76:	463a      	mov	r2, r7
 800bf78:	4681      	mov	r9, r0
 800bf7a:	4631      	mov	r1, r6
 800bf7c:	4620      	mov	r0, r4
 800bf7e:	f001 f963 	bl	800d248 <__mdiff>
 800bf82:	68c2      	ldr	r2, [r0, #12]
 800bf84:	9b08      	ldr	r3, [sp, #32]
 800bf86:	4605      	mov	r5, r0
 800bf88:	bb02      	cbnz	r2, 800bfcc <_dtoa_r+0xa7c>
 800bf8a:	4601      	mov	r1, r0
 800bf8c:	4658      	mov	r0, fp
 800bf8e:	f001 f93f 	bl	800d210 <__mcmp>
 800bf92:	9b08      	ldr	r3, [sp, #32]
 800bf94:	4602      	mov	r2, r0
 800bf96:	4629      	mov	r1, r5
 800bf98:	4620      	mov	r0, r4
 800bf9a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800bf9e:	f000 feaf 	bl	800cd00 <_Bfree>
 800bfa2:	9b05      	ldr	r3, [sp, #20]
 800bfa4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bfa6:	9d01      	ldr	r5, [sp, #4]
 800bfa8:	ea43 0102 	orr.w	r1, r3, r2
 800bfac:	9b06      	ldr	r3, [sp, #24]
 800bfae:	430b      	orrs	r3, r1
 800bfb0:	9b08      	ldr	r3, [sp, #32]
 800bfb2:	d10d      	bne.n	800bfd0 <_dtoa_r+0xa80>
 800bfb4:	2b39      	cmp	r3, #57	; 0x39
 800bfb6:	d029      	beq.n	800c00c <_dtoa_r+0xabc>
 800bfb8:	f1b9 0f00 	cmp.w	r9, #0
 800bfbc:	dd01      	ble.n	800bfc2 <_dtoa_r+0xa72>
 800bfbe:	9b04      	ldr	r3, [sp, #16]
 800bfc0:	3331      	adds	r3, #49	; 0x31
 800bfc2:	9a02      	ldr	r2, [sp, #8]
 800bfc4:	7013      	strb	r3, [r2, #0]
 800bfc6:	e774      	b.n	800beb2 <_dtoa_r+0x962>
 800bfc8:	4638      	mov	r0, r7
 800bfca:	e7b9      	b.n	800bf40 <_dtoa_r+0x9f0>
 800bfcc:	2201      	movs	r2, #1
 800bfce:	e7e2      	b.n	800bf96 <_dtoa_r+0xa46>
 800bfd0:	f1b9 0f00 	cmp.w	r9, #0
 800bfd4:	db06      	blt.n	800bfe4 <_dtoa_r+0xa94>
 800bfd6:	9905      	ldr	r1, [sp, #20]
 800bfd8:	ea41 0909 	orr.w	r9, r1, r9
 800bfdc:	9906      	ldr	r1, [sp, #24]
 800bfde:	ea59 0101 	orrs.w	r1, r9, r1
 800bfe2:	d120      	bne.n	800c026 <_dtoa_r+0xad6>
 800bfe4:	2a00      	cmp	r2, #0
 800bfe6:	ddec      	ble.n	800bfc2 <_dtoa_r+0xa72>
 800bfe8:	4659      	mov	r1, fp
 800bfea:	2201      	movs	r2, #1
 800bfec:	4620      	mov	r0, r4
 800bfee:	9301      	str	r3, [sp, #4]
 800bff0:	f001 f8a2 	bl	800d138 <__lshift>
 800bff4:	4631      	mov	r1, r6
 800bff6:	4683      	mov	fp, r0
 800bff8:	f001 f90a 	bl	800d210 <__mcmp>
 800bffc:	2800      	cmp	r0, #0
 800bffe:	9b01      	ldr	r3, [sp, #4]
 800c000:	dc02      	bgt.n	800c008 <_dtoa_r+0xab8>
 800c002:	d1de      	bne.n	800bfc2 <_dtoa_r+0xa72>
 800c004:	07da      	lsls	r2, r3, #31
 800c006:	d5dc      	bpl.n	800bfc2 <_dtoa_r+0xa72>
 800c008:	2b39      	cmp	r3, #57	; 0x39
 800c00a:	d1d8      	bne.n	800bfbe <_dtoa_r+0xa6e>
 800c00c:	9a02      	ldr	r2, [sp, #8]
 800c00e:	2339      	movs	r3, #57	; 0x39
 800c010:	7013      	strb	r3, [r2, #0]
 800c012:	462b      	mov	r3, r5
 800c014:	461d      	mov	r5, r3
 800c016:	3b01      	subs	r3, #1
 800c018:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c01c:	2a39      	cmp	r2, #57	; 0x39
 800c01e:	d050      	beq.n	800c0c2 <_dtoa_r+0xb72>
 800c020:	3201      	adds	r2, #1
 800c022:	701a      	strb	r2, [r3, #0]
 800c024:	e745      	b.n	800beb2 <_dtoa_r+0x962>
 800c026:	2a00      	cmp	r2, #0
 800c028:	dd03      	ble.n	800c032 <_dtoa_r+0xae2>
 800c02a:	2b39      	cmp	r3, #57	; 0x39
 800c02c:	d0ee      	beq.n	800c00c <_dtoa_r+0xabc>
 800c02e:	3301      	adds	r3, #1
 800c030:	e7c7      	b.n	800bfc2 <_dtoa_r+0xa72>
 800c032:	9a01      	ldr	r2, [sp, #4]
 800c034:	9907      	ldr	r1, [sp, #28]
 800c036:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c03a:	428a      	cmp	r2, r1
 800c03c:	d02a      	beq.n	800c094 <_dtoa_r+0xb44>
 800c03e:	4659      	mov	r1, fp
 800c040:	2300      	movs	r3, #0
 800c042:	220a      	movs	r2, #10
 800c044:	4620      	mov	r0, r4
 800c046:	f000 fe7d 	bl	800cd44 <__multadd>
 800c04a:	45b8      	cmp	r8, r7
 800c04c:	4683      	mov	fp, r0
 800c04e:	f04f 0300 	mov.w	r3, #0
 800c052:	f04f 020a 	mov.w	r2, #10
 800c056:	4641      	mov	r1, r8
 800c058:	4620      	mov	r0, r4
 800c05a:	d107      	bne.n	800c06c <_dtoa_r+0xb1c>
 800c05c:	f000 fe72 	bl	800cd44 <__multadd>
 800c060:	4680      	mov	r8, r0
 800c062:	4607      	mov	r7, r0
 800c064:	9b01      	ldr	r3, [sp, #4]
 800c066:	3301      	adds	r3, #1
 800c068:	9301      	str	r3, [sp, #4]
 800c06a:	e775      	b.n	800bf58 <_dtoa_r+0xa08>
 800c06c:	f000 fe6a 	bl	800cd44 <__multadd>
 800c070:	4639      	mov	r1, r7
 800c072:	4680      	mov	r8, r0
 800c074:	2300      	movs	r3, #0
 800c076:	220a      	movs	r2, #10
 800c078:	4620      	mov	r0, r4
 800c07a:	f000 fe63 	bl	800cd44 <__multadd>
 800c07e:	4607      	mov	r7, r0
 800c080:	e7f0      	b.n	800c064 <_dtoa_r+0xb14>
 800c082:	f1b9 0f00 	cmp.w	r9, #0
 800c086:	9a00      	ldr	r2, [sp, #0]
 800c088:	bfcc      	ite	gt
 800c08a:	464d      	movgt	r5, r9
 800c08c:	2501      	movle	r5, #1
 800c08e:	4415      	add	r5, r2
 800c090:	f04f 0800 	mov.w	r8, #0
 800c094:	4659      	mov	r1, fp
 800c096:	2201      	movs	r2, #1
 800c098:	4620      	mov	r0, r4
 800c09a:	9301      	str	r3, [sp, #4]
 800c09c:	f001 f84c 	bl	800d138 <__lshift>
 800c0a0:	4631      	mov	r1, r6
 800c0a2:	4683      	mov	fp, r0
 800c0a4:	f001 f8b4 	bl	800d210 <__mcmp>
 800c0a8:	2800      	cmp	r0, #0
 800c0aa:	dcb2      	bgt.n	800c012 <_dtoa_r+0xac2>
 800c0ac:	d102      	bne.n	800c0b4 <_dtoa_r+0xb64>
 800c0ae:	9b01      	ldr	r3, [sp, #4]
 800c0b0:	07db      	lsls	r3, r3, #31
 800c0b2:	d4ae      	bmi.n	800c012 <_dtoa_r+0xac2>
 800c0b4:	462b      	mov	r3, r5
 800c0b6:	461d      	mov	r5, r3
 800c0b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c0bc:	2a30      	cmp	r2, #48	; 0x30
 800c0be:	d0fa      	beq.n	800c0b6 <_dtoa_r+0xb66>
 800c0c0:	e6f7      	b.n	800beb2 <_dtoa_r+0x962>
 800c0c2:	9a00      	ldr	r2, [sp, #0]
 800c0c4:	429a      	cmp	r2, r3
 800c0c6:	d1a5      	bne.n	800c014 <_dtoa_r+0xac4>
 800c0c8:	f10a 0a01 	add.w	sl, sl, #1
 800c0cc:	2331      	movs	r3, #49	; 0x31
 800c0ce:	e779      	b.n	800bfc4 <_dtoa_r+0xa74>
 800c0d0:	4b13      	ldr	r3, [pc, #76]	; (800c120 <_dtoa_r+0xbd0>)
 800c0d2:	f7ff baaf 	b.w	800b634 <_dtoa_r+0xe4>
 800c0d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	f47f aa86 	bne.w	800b5ea <_dtoa_r+0x9a>
 800c0de:	4b11      	ldr	r3, [pc, #68]	; (800c124 <_dtoa_r+0xbd4>)
 800c0e0:	f7ff baa8 	b.w	800b634 <_dtoa_r+0xe4>
 800c0e4:	f1b9 0f00 	cmp.w	r9, #0
 800c0e8:	dc03      	bgt.n	800c0f2 <_dtoa_r+0xba2>
 800c0ea:	9b05      	ldr	r3, [sp, #20]
 800c0ec:	2b02      	cmp	r3, #2
 800c0ee:	f73f aec9 	bgt.w	800be84 <_dtoa_r+0x934>
 800c0f2:	9d00      	ldr	r5, [sp, #0]
 800c0f4:	4631      	mov	r1, r6
 800c0f6:	4658      	mov	r0, fp
 800c0f8:	f7ff f99e 	bl	800b438 <quorem>
 800c0fc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c100:	f805 3b01 	strb.w	r3, [r5], #1
 800c104:	9a00      	ldr	r2, [sp, #0]
 800c106:	1aaa      	subs	r2, r5, r2
 800c108:	4591      	cmp	r9, r2
 800c10a:	ddba      	ble.n	800c082 <_dtoa_r+0xb32>
 800c10c:	4659      	mov	r1, fp
 800c10e:	2300      	movs	r3, #0
 800c110:	220a      	movs	r2, #10
 800c112:	4620      	mov	r0, r4
 800c114:	f000 fe16 	bl	800cd44 <__multadd>
 800c118:	4683      	mov	fp, r0
 800c11a:	e7eb      	b.n	800c0f4 <_dtoa_r+0xba4>
 800c11c:	0800fa0c 	.word	0x0800fa0c
 800c120:	0800f814 	.word	0x0800f814
 800c124:	0800f989 	.word	0x0800f989

0800c128 <__sflush_r>:
 800c128:	898a      	ldrh	r2, [r1, #12]
 800c12a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c12e:	4605      	mov	r5, r0
 800c130:	0710      	lsls	r0, r2, #28
 800c132:	460c      	mov	r4, r1
 800c134:	d458      	bmi.n	800c1e8 <__sflush_r+0xc0>
 800c136:	684b      	ldr	r3, [r1, #4]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	dc05      	bgt.n	800c148 <__sflush_r+0x20>
 800c13c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c13e:	2b00      	cmp	r3, #0
 800c140:	dc02      	bgt.n	800c148 <__sflush_r+0x20>
 800c142:	2000      	movs	r0, #0
 800c144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c148:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c14a:	2e00      	cmp	r6, #0
 800c14c:	d0f9      	beq.n	800c142 <__sflush_r+0x1a>
 800c14e:	2300      	movs	r3, #0
 800c150:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c154:	682f      	ldr	r7, [r5, #0]
 800c156:	602b      	str	r3, [r5, #0]
 800c158:	d032      	beq.n	800c1c0 <__sflush_r+0x98>
 800c15a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c15c:	89a3      	ldrh	r3, [r4, #12]
 800c15e:	075a      	lsls	r2, r3, #29
 800c160:	d505      	bpl.n	800c16e <__sflush_r+0x46>
 800c162:	6863      	ldr	r3, [r4, #4]
 800c164:	1ac0      	subs	r0, r0, r3
 800c166:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c168:	b10b      	cbz	r3, 800c16e <__sflush_r+0x46>
 800c16a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c16c:	1ac0      	subs	r0, r0, r3
 800c16e:	2300      	movs	r3, #0
 800c170:	4602      	mov	r2, r0
 800c172:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c174:	6a21      	ldr	r1, [r4, #32]
 800c176:	4628      	mov	r0, r5
 800c178:	47b0      	blx	r6
 800c17a:	1c43      	adds	r3, r0, #1
 800c17c:	89a3      	ldrh	r3, [r4, #12]
 800c17e:	d106      	bne.n	800c18e <__sflush_r+0x66>
 800c180:	6829      	ldr	r1, [r5, #0]
 800c182:	291d      	cmp	r1, #29
 800c184:	d82c      	bhi.n	800c1e0 <__sflush_r+0xb8>
 800c186:	4a2a      	ldr	r2, [pc, #168]	; (800c230 <__sflush_r+0x108>)
 800c188:	40ca      	lsrs	r2, r1
 800c18a:	07d6      	lsls	r6, r2, #31
 800c18c:	d528      	bpl.n	800c1e0 <__sflush_r+0xb8>
 800c18e:	2200      	movs	r2, #0
 800c190:	6062      	str	r2, [r4, #4]
 800c192:	04d9      	lsls	r1, r3, #19
 800c194:	6922      	ldr	r2, [r4, #16]
 800c196:	6022      	str	r2, [r4, #0]
 800c198:	d504      	bpl.n	800c1a4 <__sflush_r+0x7c>
 800c19a:	1c42      	adds	r2, r0, #1
 800c19c:	d101      	bne.n	800c1a2 <__sflush_r+0x7a>
 800c19e:	682b      	ldr	r3, [r5, #0]
 800c1a0:	b903      	cbnz	r3, 800c1a4 <__sflush_r+0x7c>
 800c1a2:	6560      	str	r0, [r4, #84]	; 0x54
 800c1a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c1a6:	602f      	str	r7, [r5, #0]
 800c1a8:	2900      	cmp	r1, #0
 800c1aa:	d0ca      	beq.n	800c142 <__sflush_r+0x1a>
 800c1ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c1b0:	4299      	cmp	r1, r3
 800c1b2:	d002      	beq.n	800c1ba <__sflush_r+0x92>
 800c1b4:	4628      	mov	r0, r5
 800c1b6:	f001 fa2d 	bl	800d614 <_free_r>
 800c1ba:	2000      	movs	r0, #0
 800c1bc:	6360      	str	r0, [r4, #52]	; 0x34
 800c1be:	e7c1      	b.n	800c144 <__sflush_r+0x1c>
 800c1c0:	6a21      	ldr	r1, [r4, #32]
 800c1c2:	2301      	movs	r3, #1
 800c1c4:	4628      	mov	r0, r5
 800c1c6:	47b0      	blx	r6
 800c1c8:	1c41      	adds	r1, r0, #1
 800c1ca:	d1c7      	bne.n	800c15c <__sflush_r+0x34>
 800c1cc:	682b      	ldr	r3, [r5, #0]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d0c4      	beq.n	800c15c <__sflush_r+0x34>
 800c1d2:	2b1d      	cmp	r3, #29
 800c1d4:	d001      	beq.n	800c1da <__sflush_r+0xb2>
 800c1d6:	2b16      	cmp	r3, #22
 800c1d8:	d101      	bne.n	800c1de <__sflush_r+0xb6>
 800c1da:	602f      	str	r7, [r5, #0]
 800c1dc:	e7b1      	b.n	800c142 <__sflush_r+0x1a>
 800c1de:	89a3      	ldrh	r3, [r4, #12]
 800c1e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c1e4:	81a3      	strh	r3, [r4, #12]
 800c1e6:	e7ad      	b.n	800c144 <__sflush_r+0x1c>
 800c1e8:	690f      	ldr	r7, [r1, #16]
 800c1ea:	2f00      	cmp	r7, #0
 800c1ec:	d0a9      	beq.n	800c142 <__sflush_r+0x1a>
 800c1ee:	0793      	lsls	r3, r2, #30
 800c1f0:	680e      	ldr	r6, [r1, #0]
 800c1f2:	bf08      	it	eq
 800c1f4:	694b      	ldreq	r3, [r1, #20]
 800c1f6:	600f      	str	r7, [r1, #0]
 800c1f8:	bf18      	it	ne
 800c1fa:	2300      	movne	r3, #0
 800c1fc:	eba6 0807 	sub.w	r8, r6, r7
 800c200:	608b      	str	r3, [r1, #8]
 800c202:	f1b8 0f00 	cmp.w	r8, #0
 800c206:	dd9c      	ble.n	800c142 <__sflush_r+0x1a>
 800c208:	6a21      	ldr	r1, [r4, #32]
 800c20a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c20c:	4643      	mov	r3, r8
 800c20e:	463a      	mov	r2, r7
 800c210:	4628      	mov	r0, r5
 800c212:	47b0      	blx	r6
 800c214:	2800      	cmp	r0, #0
 800c216:	dc06      	bgt.n	800c226 <__sflush_r+0xfe>
 800c218:	89a3      	ldrh	r3, [r4, #12]
 800c21a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c21e:	81a3      	strh	r3, [r4, #12]
 800c220:	f04f 30ff 	mov.w	r0, #4294967295
 800c224:	e78e      	b.n	800c144 <__sflush_r+0x1c>
 800c226:	4407      	add	r7, r0
 800c228:	eba8 0800 	sub.w	r8, r8, r0
 800c22c:	e7e9      	b.n	800c202 <__sflush_r+0xda>
 800c22e:	bf00      	nop
 800c230:	20400001 	.word	0x20400001

0800c234 <_fflush_r>:
 800c234:	b538      	push	{r3, r4, r5, lr}
 800c236:	690b      	ldr	r3, [r1, #16]
 800c238:	4605      	mov	r5, r0
 800c23a:	460c      	mov	r4, r1
 800c23c:	b913      	cbnz	r3, 800c244 <_fflush_r+0x10>
 800c23e:	2500      	movs	r5, #0
 800c240:	4628      	mov	r0, r5
 800c242:	bd38      	pop	{r3, r4, r5, pc}
 800c244:	b118      	cbz	r0, 800c24e <_fflush_r+0x1a>
 800c246:	6983      	ldr	r3, [r0, #24]
 800c248:	b90b      	cbnz	r3, 800c24e <_fflush_r+0x1a>
 800c24a:	f000 f887 	bl	800c35c <__sinit>
 800c24e:	4b14      	ldr	r3, [pc, #80]	; (800c2a0 <_fflush_r+0x6c>)
 800c250:	429c      	cmp	r4, r3
 800c252:	d11b      	bne.n	800c28c <_fflush_r+0x58>
 800c254:	686c      	ldr	r4, [r5, #4]
 800c256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d0ef      	beq.n	800c23e <_fflush_r+0xa>
 800c25e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c260:	07d0      	lsls	r0, r2, #31
 800c262:	d404      	bmi.n	800c26e <_fflush_r+0x3a>
 800c264:	0599      	lsls	r1, r3, #22
 800c266:	d402      	bmi.n	800c26e <_fflush_r+0x3a>
 800c268:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c26a:	f000 fc88 	bl	800cb7e <__retarget_lock_acquire_recursive>
 800c26e:	4628      	mov	r0, r5
 800c270:	4621      	mov	r1, r4
 800c272:	f7ff ff59 	bl	800c128 <__sflush_r>
 800c276:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c278:	07da      	lsls	r2, r3, #31
 800c27a:	4605      	mov	r5, r0
 800c27c:	d4e0      	bmi.n	800c240 <_fflush_r+0xc>
 800c27e:	89a3      	ldrh	r3, [r4, #12]
 800c280:	059b      	lsls	r3, r3, #22
 800c282:	d4dd      	bmi.n	800c240 <_fflush_r+0xc>
 800c284:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c286:	f000 fc7b 	bl	800cb80 <__retarget_lock_release_recursive>
 800c28a:	e7d9      	b.n	800c240 <_fflush_r+0xc>
 800c28c:	4b05      	ldr	r3, [pc, #20]	; (800c2a4 <_fflush_r+0x70>)
 800c28e:	429c      	cmp	r4, r3
 800c290:	d101      	bne.n	800c296 <_fflush_r+0x62>
 800c292:	68ac      	ldr	r4, [r5, #8]
 800c294:	e7df      	b.n	800c256 <_fflush_r+0x22>
 800c296:	4b04      	ldr	r3, [pc, #16]	; (800c2a8 <_fflush_r+0x74>)
 800c298:	429c      	cmp	r4, r3
 800c29a:	bf08      	it	eq
 800c29c:	68ec      	ldreq	r4, [r5, #12]
 800c29e:	e7da      	b.n	800c256 <_fflush_r+0x22>
 800c2a0:	0800fa40 	.word	0x0800fa40
 800c2a4:	0800fa60 	.word	0x0800fa60
 800c2a8:	0800fa20 	.word	0x0800fa20

0800c2ac <std>:
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	b510      	push	{r4, lr}
 800c2b0:	4604      	mov	r4, r0
 800c2b2:	e9c0 3300 	strd	r3, r3, [r0]
 800c2b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c2ba:	6083      	str	r3, [r0, #8]
 800c2bc:	8181      	strh	r1, [r0, #12]
 800c2be:	6643      	str	r3, [r0, #100]	; 0x64
 800c2c0:	81c2      	strh	r2, [r0, #14]
 800c2c2:	6183      	str	r3, [r0, #24]
 800c2c4:	4619      	mov	r1, r3
 800c2c6:	2208      	movs	r2, #8
 800c2c8:	305c      	adds	r0, #92	; 0x5c
 800c2ca:	f7fd fc1f 	bl	8009b0c <memset>
 800c2ce:	4b05      	ldr	r3, [pc, #20]	; (800c2e4 <std+0x38>)
 800c2d0:	6263      	str	r3, [r4, #36]	; 0x24
 800c2d2:	4b05      	ldr	r3, [pc, #20]	; (800c2e8 <std+0x3c>)
 800c2d4:	62a3      	str	r3, [r4, #40]	; 0x28
 800c2d6:	4b05      	ldr	r3, [pc, #20]	; (800c2ec <std+0x40>)
 800c2d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c2da:	4b05      	ldr	r3, [pc, #20]	; (800c2f0 <std+0x44>)
 800c2dc:	6224      	str	r4, [r4, #32]
 800c2de:	6323      	str	r3, [r4, #48]	; 0x30
 800c2e0:	bd10      	pop	{r4, pc}
 800c2e2:	bf00      	nop
 800c2e4:	0800dae1 	.word	0x0800dae1
 800c2e8:	0800db03 	.word	0x0800db03
 800c2ec:	0800db3b 	.word	0x0800db3b
 800c2f0:	0800db5f 	.word	0x0800db5f

0800c2f4 <_cleanup_r>:
 800c2f4:	4901      	ldr	r1, [pc, #4]	; (800c2fc <_cleanup_r+0x8>)
 800c2f6:	f000 b8af 	b.w	800c458 <_fwalk_reent>
 800c2fa:	bf00      	nop
 800c2fc:	0800c235 	.word	0x0800c235

0800c300 <__sfmoreglue>:
 800c300:	b570      	push	{r4, r5, r6, lr}
 800c302:	1e4a      	subs	r2, r1, #1
 800c304:	2568      	movs	r5, #104	; 0x68
 800c306:	4355      	muls	r5, r2
 800c308:	460e      	mov	r6, r1
 800c30a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c30e:	f001 f9d1 	bl	800d6b4 <_malloc_r>
 800c312:	4604      	mov	r4, r0
 800c314:	b140      	cbz	r0, 800c328 <__sfmoreglue+0x28>
 800c316:	2100      	movs	r1, #0
 800c318:	e9c0 1600 	strd	r1, r6, [r0]
 800c31c:	300c      	adds	r0, #12
 800c31e:	60a0      	str	r0, [r4, #8]
 800c320:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c324:	f7fd fbf2 	bl	8009b0c <memset>
 800c328:	4620      	mov	r0, r4
 800c32a:	bd70      	pop	{r4, r5, r6, pc}

0800c32c <__sfp_lock_acquire>:
 800c32c:	4801      	ldr	r0, [pc, #4]	; (800c334 <__sfp_lock_acquire+0x8>)
 800c32e:	f000 bc26 	b.w	800cb7e <__retarget_lock_acquire_recursive>
 800c332:	bf00      	nop
 800c334:	20009598 	.word	0x20009598

0800c338 <__sfp_lock_release>:
 800c338:	4801      	ldr	r0, [pc, #4]	; (800c340 <__sfp_lock_release+0x8>)
 800c33a:	f000 bc21 	b.w	800cb80 <__retarget_lock_release_recursive>
 800c33e:	bf00      	nop
 800c340:	20009598 	.word	0x20009598

0800c344 <__sinit_lock_acquire>:
 800c344:	4801      	ldr	r0, [pc, #4]	; (800c34c <__sinit_lock_acquire+0x8>)
 800c346:	f000 bc1a 	b.w	800cb7e <__retarget_lock_acquire_recursive>
 800c34a:	bf00      	nop
 800c34c:	20009593 	.word	0x20009593

0800c350 <__sinit_lock_release>:
 800c350:	4801      	ldr	r0, [pc, #4]	; (800c358 <__sinit_lock_release+0x8>)
 800c352:	f000 bc15 	b.w	800cb80 <__retarget_lock_release_recursive>
 800c356:	bf00      	nop
 800c358:	20009593 	.word	0x20009593

0800c35c <__sinit>:
 800c35c:	b510      	push	{r4, lr}
 800c35e:	4604      	mov	r4, r0
 800c360:	f7ff fff0 	bl	800c344 <__sinit_lock_acquire>
 800c364:	69a3      	ldr	r3, [r4, #24]
 800c366:	b11b      	cbz	r3, 800c370 <__sinit+0x14>
 800c368:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c36c:	f7ff bff0 	b.w	800c350 <__sinit_lock_release>
 800c370:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c374:	6523      	str	r3, [r4, #80]	; 0x50
 800c376:	4b13      	ldr	r3, [pc, #76]	; (800c3c4 <__sinit+0x68>)
 800c378:	4a13      	ldr	r2, [pc, #76]	; (800c3c8 <__sinit+0x6c>)
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	62a2      	str	r2, [r4, #40]	; 0x28
 800c37e:	42a3      	cmp	r3, r4
 800c380:	bf04      	itt	eq
 800c382:	2301      	moveq	r3, #1
 800c384:	61a3      	streq	r3, [r4, #24]
 800c386:	4620      	mov	r0, r4
 800c388:	f000 f820 	bl	800c3cc <__sfp>
 800c38c:	6060      	str	r0, [r4, #4]
 800c38e:	4620      	mov	r0, r4
 800c390:	f000 f81c 	bl	800c3cc <__sfp>
 800c394:	60a0      	str	r0, [r4, #8]
 800c396:	4620      	mov	r0, r4
 800c398:	f000 f818 	bl	800c3cc <__sfp>
 800c39c:	2200      	movs	r2, #0
 800c39e:	60e0      	str	r0, [r4, #12]
 800c3a0:	2104      	movs	r1, #4
 800c3a2:	6860      	ldr	r0, [r4, #4]
 800c3a4:	f7ff ff82 	bl	800c2ac <std>
 800c3a8:	68a0      	ldr	r0, [r4, #8]
 800c3aa:	2201      	movs	r2, #1
 800c3ac:	2109      	movs	r1, #9
 800c3ae:	f7ff ff7d 	bl	800c2ac <std>
 800c3b2:	68e0      	ldr	r0, [r4, #12]
 800c3b4:	2202      	movs	r2, #2
 800c3b6:	2112      	movs	r1, #18
 800c3b8:	f7ff ff78 	bl	800c2ac <std>
 800c3bc:	2301      	movs	r3, #1
 800c3be:	61a3      	str	r3, [r4, #24]
 800c3c0:	e7d2      	b.n	800c368 <__sinit+0xc>
 800c3c2:	bf00      	nop
 800c3c4:	0800f800 	.word	0x0800f800
 800c3c8:	0800c2f5 	.word	0x0800c2f5

0800c3cc <__sfp>:
 800c3cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3ce:	4607      	mov	r7, r0
 800c3d0:	f7ff ffac 	bl	800c32c <__sfp_lock_acquire>
 800c3d4:	4b1e      	ldr	r3, [pc, #120]	; (800c450 <__sfp+0x84>)
 800c3d6:	681e      	ldr	r6, [r3, #0]
 800c3d8:	69b3      	ldr	r3, [r6, #24]
 800c3da:	b913      	cbnz	r3, 800c3e2 <__sfp+0x16>
 800c3dc:	4630      	mov	r0, r6
 800c3de:	f7ff ffbd 	bl	800c35c <__sinit>
 800c3e2:	3648      	adds	r6, #72	; 0x48
 800c3e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c3e8:	3b01      	subs	r3, #1
 800c3ea:	d503      	bpl.n	800c3f4 <__sfp+0x28>
 800c3ec:	6833      	ldr	r3, [r6, #0]
 800c3ee:	b30b      	cbz	r3, 800c434 <__sfp+0x68>
 800c3f0:	6836      	ldr	r6, [r6, #0]
 800c3f2:	e7f7      	b.n	800c3e4 <__sfp+0x18>
 800c3f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c3f8:	b9d5      	cbnz	r5, 800c430 <__sfp+0x64>
 800c3fa:	4b16      	ldr	r3, [pc, #88]	; (800c454 <__sfp+0x88>)
 800c3fc:	60e3      	str	r3, [r4, #12]
 800c3fe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c402:	6665      	str	r5, [r4, #100]	; 0x64
 800c404:	f000 fbba 	bl	800cb7c <__retarget_lock_init_recursive>
 800c408:	f7ff ff96 	bl	800c338 <__sfp_lock_release>
 800c40c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c410:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c414:	6025      	str	r5, [r4, #0]
 800c416:	61a5      	str	r5, [r4, #24]
 800c418:	2208      	movs	r2, #8
 800c41a:	4629      	mov	r1, r5
 800c41c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c420:	f7fd fb74 	bl	8009b0c <memset>
 800c424:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c428:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c42c:	4620      	mov	r0, r4
 800c42e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c430:	3468      	adds	r4, #104	; 0x68
 800c432:	e7d9      	b.n	800c3e8 <__sfp+0x1c>
 800c434:	2104      	movs	r1, #4
 800c436:	4638      	mov	r0, r7
 800c438:	f7ff ff62 	bl	800c300 <__sfmoreglue>
 800c43c:	4604      	mov	r4, r0
 800c43e:	6030      	str	r0, [r6, #0]
 800c440:	2800      	cmp	r0, #0
 800c442:	d1d5      	bne.n	800c3f0 <__sfp+0x24>
 800c444:	f7ff ff78 	bl	800c338 <__sfp_lock_release>
 800c448:	230c      	movs	r3, #12
 800c44a:	603b      	str	r3, [r7, #0]
 800c44c:	e7ee      	b.n	800c42c <__sfp+0x60>
 800c44e:	bf00      	nop
 800c450:	0800f800 	.word	0x0800f800
 800c454:	ffff0001 	.word	0xffff0001

0800c458 <_fwalk_reent>:
 800c458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c45c:	4606      	mov	r6, r0
 800c45e:	4688      	mov	r8, r1
 800c460:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c464:	2700      	movs	r7, #0
 800c466:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c46a:	f1b9 0901 	subs.w	r9, r9, #1
 800c46e:	d505      	bpl.n	800c47c <_fwalk_reent+0x24>
 800c470:	6824      	ldr	r4, [r4, #0]
 800c472:	2c00      	cmp	r4, #0
 800c474:	d1f7      	bne.n	800c466 <_fwalk_reent+0xe>
 800c476:	4638      	mov	r0, r7
 800c478:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c47c:	89ab      	ldrh	r3, [r5, #12]
 800c47e:	2b01      	cmp	r3, #1
 800c480:	d907      	bls.n	800c492 <_fwalk_reent+0x3a>
 800c482:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c486:	3301      	adds	r3, #1
 800c488:	d003      	beq.n	800c492 <_fwalk_reent+0x3a>
 800c48a:	4629      	mov	r1, r5
 800c48c:	4630      	mov	r0, r6
 800c48e:	47c0      	blx	r8
 800c490:	4307      	orrs	r7, r0
 800c492:	3568      	adds	r5, #104	; 0x68
 800c494:	e7e9      	b.n	800c46a <_fwalk_reent+0x12>

0800c496 <rshift>:
 800c496:	6903      	ldr	r3, [r0, #16]
 800c498:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c49c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c4a0:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c4a4:	f100 0414 	add.w	r4, r0, #20
 800c4a8:	dd45      	ble.n	800c536 <rshift+0xa0>
 800c4aa:	f011 011f 	ands.w	r1, r1, #31
 800c4ae:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c4b2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c4b6:	d10c      	bne.n	800c4d2 <rshift+0x3c>
 800c4b8:	f100 0710 	add.w	r7, r0, #16
 800c4bc:	4629      	mov	r1, r5
 800c4be:	42b1      	cmp	r1, r6
 800c4c0:	d334      	bcc.n	800c52c <rshift+0x96>
 800c4c2:	1a9b      	subs	r3, r3, r2
 800c4c4:	009b      	lsls	r3, r3, #2
 800c4c6:	1eea      	subs	r2, r5, #3
 800c4c8:	4296      	cmp	r6, r2
 800c4ca:	bf38      	it	cc
 800c4cc:	2300      	movcc	r3, #0
 800c4ce:	4423      	add	r3, r4
 800c4d0:	e015      	b.n	800c4fe <rshift+0x68>
 800c4d2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c4d6:	f1c1 0820 	rsb	r8, r1, #32
 800c4da:	40cf      	lsrs	r7, r1
 800c4dc:	f105 0e04 	add.w	lr, r5, #4
 800c4e0:	46a1      	mov	r9, r4
 800c4e2:	4576      	cmp	r6, lr
 800c4e4:	46f4      	mov	ip, lr
 800c4e6:	d815      	bhi.n	800c514 <rshift+0x7e>
 800c4e8:	1a9b      	subs	r3, r3, r2
 800c4ea:	009a      	lsls	r2, r3, #2
 800c4ec:	3a04      	subs	r2, #4
 800c4ee:	3501      	adds	r5, #1
 800c4f0:	42ae      	cmp	r6, r5
 800c4f2:	bf38      	it	cc
 800c4f4:	2200      	movcc	r2, #0
 800c4f6:	18a3      	adds	r3, r4, r2
 800c4f8:	50a7      	str	r7, [r4, r2]
 800c4fa:	b107      	cbz	r7, 800c4fe <rshift+0x68>
 800c4fc:	3304      	adds	r3, #4
 800c4fe:	1b1a      	subs	r2, r3, r4
 800c500:	42a3      	cmp	r3, r4
 800c502:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c506:	bf08      	it	eq
 800c508:	2300      	moveq	r3, #0
 800c50a:	6102      	str	r2, [r0, #16]
 800c50c:	bf08      	it	eq
 800c50e:	6143      	streq	r3, [r0, #20]
 800c510:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c514:	f8dc c000 	ldr.w	ip, [ip]
 800c518:	fa0c fc08 	lsl.w	ip, ip, r8
 800c51c:	ea4c 0707 	orr.w	r7, ip, r7
 800c520:	f849 7b04 	str.w	r7, [r9], #4
 800c524:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c528:	40cf      	lsrs	r7, r1
 800c52a:	e7da      	b.n	800c4e2 <rshift+0x4c>
 800c52c:	f851 cb04 	ldr.w	ip, [r1], #4
 800c530:	f847 cf04 	str.w	ip, [r7, #4]!
 800c534:	e7c3      	b.n	800c4be <rshift+0x28>
 800c536:	4623      	mov	r3, r4
 800c538:	e7e1      	b.n	800c4fe <rshift+0x68>

0800c53a <__hexdig_fun>:
 800c53a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c53e:	2b09      	cmp	r3, #9
 800c540:	d802      	bhi.n	800c548 <__hexdig_fun+0xe>
 800c542:	3820      	subs	r0, #32
 800c544:	b2c0      	uxtb	r0, r0
 800c546:	4770      	bx	lr
 800c548:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c54c:	2b05      	cmp	r3, #5
 800c54e:	d801      	bhi.n	800c554 <__hexdig_fun+0x1a>
 800c550:	3847      	subs	r0, #71	; 0x47
 800c552:	e7f7      	b.n	800c544 <__hexdig_fun+0xa>
 800c554:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c558:	2b05      	cmp	r3, #5
 800c55a:	d801      	bhi.n	800c560 <__hexdig_fun+0x26>
 800c55c:	3827      	subs	r0, #39	; 0x27
 800c55e:	e7f1      	b.n	800c544 <__hexdig_fun+0xa>
 800c560:	2000      	movs	r0, #0
 800c562:	4770      	bx	lr

0800c564 <__gethex>:
 800c564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c568:	ed2d 8b02 	vpush	{d8}
 800c56c:	b089      	sub	sp, #36	; 0x24
 800c56e:	ee08 0a10 	vmov	s16, r0
 800c572:	9304      	str	r3, [sp, #16]
 800c574:	4bbc      	ldr	r3, [pc, #752]	; (800c868 <__gethex+0x304>)
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	9301      	str	r3, [sp, #4]
 800c57a:	4618      	mov	r0, r3
 800c57c:	468b      	mov	fp, r1
 800c57e:	4690      	mov	r8, r2
 800c580:	f7f3 fe4e 	bl	8000220 <strlen>
 800c584:	9b01      	ldr	r3, [sp, #4]
 800c586:	f8db 2000 	ldr.w	r2, [fp]
 800c58a:	4403      	add	r3, r0
 800c58c:	4682      	mov	sl, r0
 800c58e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c592:	9305      	str	r3, [sp, #20]
 800c594:	1c93      	adds	r3, r2, #2
 800c596:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c59a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c59e:	32fe      	adds	r2, #254	; 0xfe
 800c5a0:	18d1      	adds	r1, r2, r3
 800c5a2:	461f      	mov	r7, r3
 800c5a4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c5a8:	9100      	str	r1, [sp, #0]
 800c5aa:	2830      	cmp	r0, #48	; 0x30
 800c5ac:	d0f8      	beq.n	800c5a0 <__gethex+0x3c>
 800c5ae:	f7ff ffc4 	bl	800c53a <__hexdig_fun>
 800c5b2:	4604      	mov	r4, r0
 800c5b4:	2800      	cmp	r0, #0
 800c5b6:	d13a      	bne.n	800c62e <__gethex+0xca>
 800c5b8:	9901      	ldr	r1, [sp, #4]
 800c5ba:	4652      	mov	r2, sl
 800c5bc:	4638      	mov	r0, r7
 800c5be:	f001 fad2 	bl	800db66 <strncmp>
 800c5c2:	4605      	mov	r5, r0
 800c5c4:	2800      	cmp	r0, #0
 800c5c6:	d168      	bne.n	800c69a <__gethex+0x136>
 800c5c8:	f817 000a 	ldrb.w	r0, [r7, sl]
 800c5cc:	eb07 060a 	add.w	r6, r7, sl
 800c5d0:	f7ff ffb3 	bl	800c53a <__hexdig_fun>
 800c5d4:	2800      	cmp	r0, #0
 800c5d6:	d062      	beq.n	800c69e <__gethex+0x13a>
 800c5d8:	4633      	mov	r3, r6
 800c5da:	7818      	ldrb	r0, [r3, #0]
 800c5dc:	2830      	cmp	r0, #48	; 0x30
 800c5de:	461f      	mov	r7, r3
 800c5e0:	f103 0301 	add.w	r3, r3, #1
 800c5e4:	d0f9      	beq.n	800c5da <__gethex+0x76>
 800c5e6:	f7ff ffa8 	bl	800c53a <__hexdig_fun>
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	fab0 f480 	clz	r4, r0
 800c5f0:	0964      	lsrs	r4, r4, #5
 800c5f2:	4635      	mov	r5, r6
 800c5f4:	9300      	str	r3, [sp, #0]
 800c5f6:	463a      	mov	r2, r7
 800c5f8:	4616      	mov	r6, r2
 800c5fa:	3201      	adds	r2, #1
 800c5fc:	7830      	ldrb	r0, [r6, #0]
 800c5fe:	f7ff ff9c 	bl	800c53a <__hexdig_fun>
 800c602:	2800      	cmp	r0, #0
 800c604:	d1f8      	bne.n	800c5f8 <__gethex+0x94>
 800c606:	9901      	ldr	r1, [sp, #4]
 800c608:	4652      	mov	r2, sl
 800c60a:	4630      	mov	r0, r6
 800c60c:	f001 faab 	bl	800db66 <strncmp>
 800c610:	b980      	cbnz	r0, 800c634 <__gethex+0xd0>
 800c612:	b94d      	cbnz	r5, 800c628 <__gethex+0xc4>
 800c614:	eb06 050a 	add.w	r5, r6, sl
 800c618:	462a      	mov	r2, r5
 800c61a:	4616      	mov	r6, r2
 800c61c:	3201      	adds	r2, #1
 800c61e:	7830      	ldrb	r0, [r6, #0]
 800c620:	f7ff ff8b 	bl	800c53a <__hexdig_fun>
 800c624:	2800      	cmp	r0, #0
 800c626:	d1f8      	bne.n	800c61a <__gethex+0xb6>
 800c628:	1bad      	subs	r5, r5, r6
 800c62a:	00ad      	lsls	r5, r5, #2
 800c62c:	e004      	b.n	800c638 <__gethex+0xd4>
 800c62e:	2400      	movs	r4, #0
 800c630:	4625      	mov	r5, r4
 800c632:	e7e0      	b.n	800c5f6 <__gethex+0x92>
 800c634:	2d00      	cmp	r5, #0
 800c636:	d1f7      	bne.n	800c628 <__gethex+0xc4>
 800c638:	7833      	ldrb	r3, [r6, #0]
 800c63a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c63e:	2b50      	cmp	r3, #80	; 0x50
 800c640:	d13b      	bne.n	800c6ba <__gethex+0x156>
 800c642:	7873      	ldrb	r3, [r6, #1]
 800c644:	2b2b      	cmp	r3, #43	; 0x2b
 800c646:	d02c      	beq.n	800c6a2 <__gethex+0x13e>
 800c648:	2b2d      	cmp	r3, #45	; 0x2d
 800c64a:	d02e      	beq.n	800c6aa <__gethex+0x146>
 800c64c:	1c71      	adds	r1, r6, #1
 800c64e:	f04f 0900 	mov.w	r9, #0
 800c652:	7808      	ldrb	r0, [r1, #0]
 800c654:	f7ff ff71 	bl	800c53a <__hexdig_fun>
 800c658:	1e43      	subs	r3, r0, #1
 800c65a:	b2db      	uxtb	r3, r3
 800c65c:	2b18      	cmp	r3, #24
 800c65e:	d82c      	bhi.n	800c6ba <__gethex+0x156>
 800c660:	f1a0 0210 	sub.w	r2, r0, #16
 800c664:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c668:	f7ff ff67 	bl	800c53a <__hexdig_fun>
 800c66c:	1e43      	subs	r3, r0, #1
 800c66e:	b2db      	uxtb	r3, r3
 800c670:	2b18      	cmp	r3, #24
 800c672:	d91d      	bls.n	800c6b0 <__gethex+0x14c>
 800c674:	f1b9 0f00 	cmp.w	r9, #0
 800c678:	d000      	beq.n	800c67c <__gethex+0x118>
 800c67a:	4252      	negs	r2, r2
 800c67c:	4415      	add	r5, r2
 800c67e:	f8cb 1000 	str.w	r1, [fp]
 800c682:	b1e4      	cbz	r4, 800c6be <__gethex+0x15a>
 800c684:	9b00      	ldr	r3, [sp, #0]
 800c686:	2b00      	cmp	r3, #0
 800c688:	bf14      	ite	ne
 800c68a:	2700      	movne	r7, #0
 800c68c:	2706      	moveq	r7, #6
 800c68e:	4638      	mov	r0, r7
 800c690:	b009      	add	sp, #36	; 0x24
 800c692:	ecbd 8b02 	vpop	{d8}
 800c696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c69a:	463e      	mov	r6, r7
 800c69c:	4625      	mov	r5, r4
 800c69e:	2401      	movs	r4, #1
 800c6a0:	e7ca      	b.n	800c638 <__gethex+0xd4>
 800c6a2:	f04f 0900 	mov.w	r9, #0
 800c6a6:	1cb1      	adds	r1, r6, #2
 800c6a8:	e7d3      	b.n	800c652 <__gethex+0xee>
 800c6aa:	f04f 0901 	mov.w	r9, #1
 800c6ae:	e7fa      	b.n	800c6a6 <__gethex+0x142>
 800c6b0:	230a      	movs	r3, #10
 800c6b2:	fb03 0202 	mla	r2, r3, r2, r0
 800c6b6:	3a10      	subs	r2, #16
 800c6b8:	e7d4      	b.n	800c664 <__gethex+0x100>
 800c6ba:	4631      	mov	r1, r6
 800c6bc:	e7df      	b.n	800c67e <__gethex+0x11a>
 800c6be:	1bf3      	subs	r3, r6, r7
 800c6c0:	3b01      	subs	r3, #1
 800c6c2:	4621      	mov	r1, r4
 800c6c4:	2b07      	cmp	r3, #7
 800c6c6:	dc0b      	bgt.n	800c6e0 <__gethex+0x17c>
 800c6c8:	ee18 0a10 	vmov	r0, s16
 800c6cc:	f000 fad8 	bl	800cc80 <_Balloc>
 800c6d0:	4604      	mov	r4, r0
 800c6d2:	b940      	cbnz	r0, 800c6e6 <__gethex+0x182>
 800c6d4:	4b65      	ldr	r3, [pc, #404]	; (800c86c <__gethex+0x308>)
 800c6d6:	4602      	mov	r2, r0
 800c6d8:	21de      	movs	r1, #222	; 0xde
 800c6da:	4865      	ldr	r0, [pc, #404]	; (800c870 <__gethex+0x30c>)
 800c6dc:	f001 fa74 	bl	800dbc8 <__assert_func>
 800c6e0:	3101      	adds	r1, #1
 800c6e2:	105b      	asrs	r3, r3, #1
 800c6e4:	e7ee      	b.n	800c6c4 <__gethex+0x160>
 800c6e6:	f100 0914 	add.w	r9, r0, #20
 800c6ea:	f04f 0b00 	mov.w	fp, #0
 800c6ee:	f1ca 0301 	rsb	r3, sl, #1
 800c6f2:	f8cd 9008 	str.w	r9, [sp, #8]
 800c6f6:	f8cd b000 	str.w	fp, [sp]
 800c6fa:	9306      	str	r3, [sp, #24]
 800c6fc:	42b7      	cmp	r7, r6
 800c6fe:	d340      	bcc.n	800c782 <__gethex+0x21e>
 800c700:	9802      	ldr	r0, [sp, #8]
 800c702:	9b00      	ldr	r3, [sp, #0]
 800c704:	f840 3b04 	str.w	r3, [r0], #4
 800c708:	eba0 0009 	sub.w	r0, r0, r9
 800c70c:	1080      	asrs	r0, r0, #2
 800c70e:	0146      	lsls	r6, r0, #5
 800c710:	6120      	str	r0, [r4, #16]
 800c712:	4618      	mov	r0, r3
 800c714:	f000 fbaa 	bl	800ce6c <__hi0bits>
 800c718:	1a30      	subs	r0, r6, r0
 800c71a:	f8d8 6000 	ldr.w	r6, [r8]
 800c71e:	42b0      	cmp	r0, r6
 800c720:	dd63      	ble.n	800c7ea <__gethex+0x286>
 800c722:	1b87      	subs	r7, r0, r6
 800c724:	4639      	mov	r1, r7
 800c726:	4620      	mov	r0, r4
 800c728:	f000 ff44 	bl	800d5b4 <__any_on>
 800c72c:	4682      	mov	sl, r0
 800c72e:	b1a8      	cbz	r0, 800c75c <__gethex+0x1f8>
 800c730:	1e7b      	subs	r3, r7, #1
 800c732:	1159      	asrs	r1, r3, #5
 800c734:	f003 021f 	and.w	r2, r3, #31
 800c738:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c73c:	f04f 0a01 	mov.w	sl, #1
 800c740:	fa0a f202 	lsl.w	r2, sl, r2
 800c744:	420a      	tst	r2, r1
 800c746:	d009      	beq.n	800c75c <__gethex+0x1f8>
 800c748:	4553      	cmp	r3, sl
 800c74a:	dd05      	ble.n	800c758 <__gethex+0x1f4>
 800c74c:	1eb9      	subs	r1, r7, #2
 800c74e:	4620      	mov	r0, r4
 800c750:	f000 ff30 	bl	800d5b4 <__any_on>
 800c754:	2800      	cmp	r0, #0
 800c756:	d145      	bne.n	800c7e4 <__gethex+0x280>
 800c758:	f04f 0a02 	mov.w	sl, #2
 800c75c:	4639      	mov	r1, r7
 800c75e:	4620      	mov	r0, r4
 800c760:	f7ff fe99 	bl	800c496 <rshift>
 800c764:	443d      	add	r5, r7
 800c766:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c76a:	42ab      	cmp	r3, r5
 800c76c:	da4c      	bge.n	800c808 <__gethex+0x2a4>
 800c76e:	ee18 0a10 	vmov	r0, s16
 800c772:	4621      	mov	r1, r4
 800c774:	f000 fac4 	bl	800cd00 <_Bfree>
 800c778:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c77a:	2300      	movs	r3, #0
 800c77c:	6013      	str	r3, [r2, #0]
 800c77e:	27a3      	movs	r7, #163	; 0xa3
 800c780:	e785      	b.n	800c68e <__gethex+0x12a>
 800c782:	1e73      	subs	r3, r6, #1
 800c784:	9a05      	ldr	r2, [sp, #20]
 800c786:	9303      	str	r3, [sp, #12]
 800c788:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c78c:	4293      	cmp	r3, r2
 800c78e:	d019      	beq.n	800c7c4 <__gethex+0x260>
 800c790:	f1bb 0f20 	cmp.w	fp, #32
 800c794:	d107      	bne.n	800c7a6 <__gethex+0x242>
 800c796:	9b02      	ldr	r3, [sp, #8]
 800c798:	9a00      	ldr	r2, [sp, #0]
 800c79a:	f843 2b04 	str.w	r2, [r3], #4
 800c79e:	9302      	str	r3, [sp, #8]
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	9300      	str	r3, [sp, #0]
 800c7a4:	469b      	mov	fp, r3
 800c7a6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c7aa:	f7ff fec6 	bl	800c53a <__hexdig_fun>
 800c7ae:	9b00      	ldr	r3, [sp, #0]
 800c7b0:	f000 000f 	and.w	r0, r0, #15
 800c7b4:	fa00 f00b 	lsl.w	r0, r0, fp
 800c7b8:	4303      	orrs	r3, r0
 800c7ba:	9300      	str	r3, [sp, #0]
 800c7bc:	f10b 0b04 	add.w	fp, fp, #4
 800c7c0:	9b03      	ldr	r3, [sp, #12]
 800c7c2:	e00d      	b.n	800c7e0 <__gethex+0x27c>
 800c7c4:	9b03      	ldr	r3, [sp, #12]
 800c7c6:	9a06      	ldr	r2, [sp, #24]
 800c7c8:	4413      	add	r3, r2
 800c7ca:	42bb      	cmp	r3, r7
 800c7cc:	d3e0      	bcc.n	800c790 <__gethex+0x22c>
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	9901      	ldr	r1, [sp, #4]
 800c7d2:	9307      	str	r3, [sp, #28]
 800c7d4:	4652      	mov	r2, sl
 800c7d6:	f001 f9c6 	bl	800db66 <strncmp>
 800c7da:	9b07      	ldr	r3, [sp, #28]
 800c7dc:	2800      	cmp	r0, #0
 800c7de:	d1d7      	bne.n	800c790 <__gethex+0x22c>
 800c7e0:	461e      	mov	r6, r3
 800c7e2:	e78b      	b.n	800c6fc <__gethex+0x198>
 800c7e4:	f04f 0a03 	mov.w	sl, #3
 800c7e8:	e7b8      	b.n	800c75c <__gethex+0x1f8>
 800c7ea:	da0a      	bge.n	800c802 <__gethex+0x29e>
 800c7ec:	1a37      	subs	r7, r6, r0
 800c7ee:	4621      	mov	r1, r4
 800c7f0:	ee18 0a10 	vmov	r0, s16
 800c7f4:	463a      	mov	r2, r7
 800c7f6:	f000 fc9f 	bl	800d138 <__lshift>
 800c7fa:	1bed      	subs	r5, r5, r7
 800c7fc:	4604      	mov	r4, r0
 800c7fe:	f100 0914 	add.w	r9, r0, #20
 800c802:	f04f 0a00 	mov.w	sl, #0
 800c806:	e7ae      	b.n	800c766 <__gethex+0x202>
 800c808:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c80c:	42a8      	cmp	r0, r5
 800c80e:	dd72      	ble.n	800c8f6 <__gethex+0x392>
 800c810:	1b45      	subs	r5, r0, r5
 800c812:	42ae      	cmp	r6, r5
 800c814:	dc36      	bgt.n	800c884 <__gethex+0x320>
 800c816:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c81a:	2b02      	cmp	r3, #2
 800c81c:	d02a      	beq.n	800c874 <__gethex+0x310>
 800c81e:	2b03      	cmp	r3, #3
 800c820:	d02c      	beq.n	800c87c <__gethex+0x318>
 800c822:	2b01      	cmp	r3, #1
 800c824:	d115      	bne.n	800c852 <__gethex+0x2ee>
 800c826:	42ae      	cmp	r6, r5
 800c828:	d113      	bne.n	800c852 <__gethex+0x2ee>
 800c82a:	2e01      	cmp	r6, #1
 800c82c:	d10b      	bne.n	800c846 <__gethex+0x2e2>
 800c82e:	9a04      	ldr	r2, [sp, #16]
 800c830:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c834:	6013      	str	r3, [r2, #0]
 800c836:	2301      	movs	r3, #1
 800c838:	6123      	str	r3, [r4, #16]
 800c83a:	f8c9 3000 	str.w	r3, [r9]
 800c83e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c840:	2762      	movs	r7, #98	; 0x62
 800c842:	601c      	str	r4, [r3, #0]
 800c844:	e723      	b.n	800c68e <__gethex+0x12a>
 800c846:	1e71      	subs	r1, r6, #1
 800c848:	4620      	mov	r0, r4
 800c84a:	f000 feb3 	bl	800d5b4 <__any_on>
 800c84e:	2800      	cmp	r0, #0
 800c850:	d1ed      	bne.n	800c82e <__gethex+0x2ca>
 800c852:	ee18 0a10 	vmov	r0, s16
 800c856:	4621      	mov	r1, r4
 800c858:	f000 fa52 	bl	800cd00 <_Bfree>
 800c85c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c85e:	2300      	movs	r3, #0
 800c860:	6013      	str	r3, [r2, #0]
 800c862:	2750      	movs	r7, #80	; 0x50
 800c864:	e713      	b.n	800c68e <__gethex+0x12a>
 800c866:	bf00      	nop
 800c868:	0800faec 	.word	0x0800faec
 800c86c:	0800fa0c 	.word	0x0800fa0c
 800c870:	0800fa80 	.word	0x0800fa80
 800c874:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c876:	2b00      	cmp	r3, #0
 800c878:	d1eb      	bne.n	800c852 <__gethex+0x2ee>
 800c87a:	e7d8      	b.n	800c82e <__gethex+0x2ca>
 800c87c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d1d5      	bne.n	800c82e <__gethex+0x2ca>
 800c882:	e7e6      	b.n	800c852 <__gethex+0x2ee>
 800c884:	1e6f      	subs	r7, r5, #1
 800c886:	f1ba 0f00 	cmp.w	sl, #0
 800c88a:	d131      	bne.n	800c8f0 <__gethex+0x38c>
 800c88c:	b127      	cbz	r7, 800c898 <__gethex+0x334>
 800c88e:	4639      	mov	r1, r7
 800c890:	4620      	mov	r0, r4
 800c892:	f000 fe8f 	bl	800d5b4 <__any_on>
 800c896:	4682      	mov	sl, r0
 800c898:	117b      	asrs	r3, r7, #5
 800c89a:	2101      	movs	r1, #1
 800c89c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c8a0:	f007 071f 	and.w	r7, r7, #31
 800c8a4:	fa01 f707 	lsl.w	r7, r1, r7
 800c8a8:	421f      	tst	r7, r3
 800c8aa:	4629      	mov	r1, r5
 800c8ac:	4620      	mov	r0, r4
 800c8ae:	bf18      	it	ne
 800c8b0:	f04a 0a02 	orrne.w	sl, sl, #2
 800c8b4:	1b76      	subs	r6, r6, r5
 800c8b6:	f7ff fdee 	bl	800c496 <rshift>
 800c8ba:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c8be:	2702      	movs	r7, #2
 800c8c0:	f1ba 0f00 	cmp.w	sl, #0
 800c8c4:	d048      	beq.n	800c958 <__gethex+0x3f4>
 800c8c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c8ca:	2b02      	cmp	r3, #2
 800c8cc:	d015      	beq.n	800c8fa <__gethex+0x396>
 800c8ce:	2b03      	cmp	r3, #3
 800c8d0:	d017      	beq.n	800c902 <__gethex+0x39e>
 800c8d2:	2b01      	cmp	r3, #1
 800c8d4:	d109      	bne.n	800c8ea <__gethex+0x386>
 800c8d6:	f01a 0f02 	tst.w	sl, #2
 800c8da:	d006      	beq.n	800c8ea <__gethex+0x386>
 800c8dc:	f8d9 0000 	ldr.w	r0, [r9]
 800c8e0:	ea4a 0a00 	orr.w	sl, sl, r0
 800c8e4:	f01a 0f01 	tst.w	sl, #1
 800c8e8:	d10e      	bne.n	800c908 <__gethex+0x3a4>
 800c8ea:	f047 0710 	orr.w	r7, r7, #16
 800c8ee:	e033      	b.n	800c958 <__gethex+0x3f4>
 800c8f0:	f04f 0a01 	mov.w	sl, #1
 800c8f4:	e7d0      	b.n	800c898 <__gethex+0x334>
 800c8f6:	2701      	movs	r7, #1
 800c8f8:	e7e2      	b.n	800c8c0 <__gethex+0x35c>
 800c8fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c8fc:	f1c3 0301 	rsb	r3, r3, #1
 800c900:	9315      	str	r3, [sp, #84]	; 0x54
 800c902:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c904:	2b00      	cmp	r3, #0
 800c906:	d0f0      	beq.n	800c8ea <__gethex+0x386>
 800c908:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c90c:	f104 0314 	add.w	r3, r4, #20
 800c910:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c914:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c918:	f04f 0c00 	mov.w	ip, #0
 800c91c:	4618      	mov	r0, r3
 800c91e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c922:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c926:	d01c      	beq.n	800c962 <__gethex+0x3fe>
 800c928:	3201      	adds	r2, #1
 800c92a:	6002      	str	r2, [r0, #0]
 800c92c:	2f02      	cmp	r7, #2
 800c92e:	f104 0314 	add.w	r3, r4, #20
 800c932:	d13f      	bne.n	800c9b4 <__gethex+0x450>
 800c934:	f8d8 2000 	ldr.w	r2, [r8]
 800c938:	3a01      	subs	r2, #1
 800c93a:	42b2      	cmp	r2, r6
 800c93c:	d10a      	bne.n	800c954 <__gethex+0x3f0>
 800c93e:	1171      	asrs	r1, r6, #5
 800c940:	2201      	movs	r2, #1
 800c942:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c946:	f006 061f 	and.w	r6, r6, #31
 800c94a:	fa02 f606 	lsl.w	r6, r2, r6
 800c94e:	421e      	tst	r6, r3
 800c950:	bf18      	it	ne
 800c952:	4617      	movne	r7, r2
 800c954:	f047 0720 	orr.w	r7, r7, #32
 800c958:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c95a:	601c      	str	r4, [r3, #0]
 800c95c:	9b04      	ldr	r3, [sp, #16]
 800c95e:	601d      	str	r5, [r3, #0]
 800c960:	e695      	b.n	800c68e <__gethex+0x12a>
 800c962:	4299      	cmp	r1, r3
 800c964:	f843 cc04 	str.w	ip, [r3, #-4]
 800c968:	d8d8      	bhi.n	800c91c <__gethex+0x3b8>
 800c96a:	68a3      	ldr	r3, [r4, #8]
 800c96c:	459b      	cmp	fp, r3
 800c96e:	db19      	blt.n	800c9a4 <__gethex+0x440>
 800c970:	6861      	ldr	r1, [r4, #4]
 800c972:	ee18 0a10 	vmov	r0, s16
 800c976:	3101      	adds	r1, #1
 800c978:	f000 f982 	bl	800cc80 <_Balloc>
 800c97c:	4681      	mov	r9, r0
 800c97e:	b918      	cbnz	r0, 800c988 <__gethex+0x424>
 800c980:	4b1a      	ldr	r3, [pc, #104]	; (800c9ec <__gethex+0x488>)
 800c982:	4602      	mov	r2, r0
 800c984:	2184      	movs	r1, #132	; 0x84
 800c986:	e6a8      	b.n	800c6da <__gethex+0x176>
 800c988:	6922      	ldr	r2, [r4, #16]
 800c98a:	3202      	adds	r2, #2
 800c98c:	f104 010c 	add.w	r1, r4, #12
 800c990:	0092      	lsls	r2, r2, #2
 800c992:	300c      	adds	r0, #12
 800c994:	f7fd f892 	bl	8009abc <memcpy>
 800c998:	4621      	mov	r1, r4
 800c99a:	ee18 0a10 	vmov	r0, s16
 800c99e:	f000 f9af 	bl	800cd00 <_Bfree>
 800c9a2:	464c      	mov	r4, r9
 800c9a4:	6923      	ldr	r3, [r4, #16]
 800c9a6:	1c5a      	adds	r2, r3, #1
 800c9a8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c9ac:	6122      	str	r2, [r4, #16]
 800c9ae:	2201      	movs	r2, #1
 800c9b0:	615a      	str	r2, [r3, #20]
 800c9b2:	e7bb      	b.n	800c92c <__gethex+0x3c8>
 800c9b4:	6922      	ldr	r2, [r4, #16]
 800c9b6:	455a      	cmp	r2, fp
 800c9b8:	dd0b      	ble.n	800c9d2 <__gethex+0x46e>
 800c9ba:	2101      	movs	r1, #1
 800c9bc:	4620      	mov	r0, r4
 800c9be:	f7ff fd6a 	bl	800c496 <rshift>
 800c9c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c9c6:	3501      	adds	r5, #1
 800c9c8:	42ab      	cmp	r3, r5
 800c9ca:	f6ff aed0 	blt.w	800c76e <__gethex+0x20a>
 800c9ce:	2701      	movs	r7, #1
 800c9d0:	e7c0      	b.n	800c954 <__gethex+0x3f0>
 800c9d2:	f016 061f 	ands.w	r6, r6, #31
 800c9d6:	d0fa      	beq.n	800c9ce <__gethex+0x46a>
 800c9d8:	449a      	add	sl, r3
 800c9da:	f1c6 0620 	rsb	r6, r6, #32
 800c9de:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800c9e2:	f000 fa43 	bl	800ce6c <__hi0bits>
 800c9e6:	42b0      	cmp	r0, r6
 800c9e8:	dbe7      	blt.n	800c9ba <__gethex+0x456>
 800c9ea:	e7f0      	b.n	800c9ce <__gethex+0x46a>
 800c9ec:	0800fa0c 	.word	0x0800fa0c

0800c9f0 <L_shift>:
 800c9f0:	f1c2 0208 	rsb	r2, r2, #8
 800c9f4:	0092      	lsls	r2, r2, #2
 800c9f6:	b570      	push	{r4, r5, r6, lr}
 800c9f8:	f1c2 0620 	rsb	r6, r2, #32
 800c9fc:	6843      	ldr	r3, [r0, #4]
 800c9fe:	6804      	ldr	r4, [r0, #0]
 800ca00:	fa03 f506 	lsl.w	r5, r3, r6
 800ca04:	432c      	orrs	r4, r5
 800ca06:	40d3      	lsrs	r3, r2
 800ca08:	6004      	str	r4, [r0, #0]
 800ca0a:	f840 3f04 	str.w	r3, [r0, #4]!
 800ca0e:	4288      	cmp	r0, r1
 800ca10:	d3f4      	bcc.n	800c9fc <L_shift+0xc>
 800ca12:	bd70      	pop	{r4, r5, r6, pc}

0800ca14 <__match>:
 800ca14:	b530      	push	{r4, r5, lr}
 800ca16:	6803      	ldr	r3, [r0, #0]
 800ca18:	3301      	adds	r3, #1
 800ca1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ca1e:	b914      	cbnz	r4, 800ca26 <__match+0x12>
 800ca20:	6003      	str	r3, [r0, #0]
 800ca22:	2001      	movs	r0, #1
 800ca24:	bd30      	pop	{r4, r5, pc}
 800ca26:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ca2a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ca2e:	2d19      	cmp	r5, #25
 800ca30:	bf98      	it	ls
 800ca32:	3220      	addls	r2, #32
 800ca34:	42a2      	cmp	r2, r4
 800ca36:	d0f0      	beq.n	800ca1a <__match+0x6>
 800ca38:	2000      	movs	r0, #0
 800ca3a:	e7f3      	b.n	800ca24 <__match+0x10>

0800ca3c <__hexnan>:
 800ca3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca40:	680b      	ldr	r3, [r1, #0]
 800ca42:	6801      	ldr	r1, [r0, #0]
 800ca44:	115e      	asrs	r6, r3, #5
 800ca46:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ca4a:	f013 031f 	ands.w	r3, r3, #31
 800ca4e:	b087      	sub	sp, #28
 800ca50:	bf18      	it	ne
 800ca52:	3604      	addne	r6, #4
 800ca54:	2500      	movs	r5, #0
 800ca56:	1f37      	subs	r7, r6, #4
 800ca58:	4682      	mov	sl, r0
 800ca5a:	4690      	mov	r8, r2
 800ca5c:	9301      	str	r3, [sp, #4]
 800ca5e:	f846 5c04 	str.w	r5, [r6, #-4]
 800ca62:	46b9      	mov	r9, r7
 800ca64:	463c      	mov	r4, r7
 800ca66:	9502      	str	r5, [sp, #8]
 800ca68:	46ab      	mov	fp, r5
 800ca6a:	784a      	ldrb	r2, [r1, #1]
 800ca6c:	1c4b      	adds	r3, r1, #1
 800ca6e:	9303      	str	r3, [sp, #12]
 800ca70:	b342      	cbz	r2, 800cac4 <__hexnan+0x88>
 800ca72:	4610      	mov	r0, r2
 800ca74:	9105      	str	r1, [sp, #20]
 800ca76:	9204      	str	r2, [sp, #16]
 800ca78:	f7ff fd5f 	bl	800c53a <__hexdig_fun>
 800ca7c:	2800      	cmp	r0, #0
 800ca7e:	d14f      	bne.n	800cb20 <__hexnan+0xe4>
 800ca80:	9a04      	ldr	r2, [sp, #16]
 800ca82:	9905      	ldr	r1, [sp, #20]
 800ca84:	2a20      	cmp	r2, #32
 800ca86:	d818      	bhi.n	800caba <__hexnan+0x7e>
 800ca88:	9b02      	ldr	r3, [sp, #8]
 800ca8a:	459b      	cmp	fp, r3
 800ca8c:	dd13      	ble.n	800cab6 <__hexnan+0x7a>
 800ca8e:	454c      	cmp	r4, r9
 800ca90:	d206      	bcs.n	800caa0 <__hexnan+0x64>
 800ca92:	2d07      	cmp	r5, #7
 800ca94:	dc04      	bgt.n	800caa0 <__hexnan+0x64>
 800ca96:	462a      	mov	r2, r5
 800ca98:	4649      	mov	r1, r9
 800ca9a:	4620      	mov	r0, r4
 800ca9c:	f7ff ffa8 	bl	800c9f0 <L_shift>
 800caa0:	4544      	cmp	r4, r8
 800caa2:	d950      	bls.n	800cb46 <__hexnan+0x10a>
 800caa4:	2300      	movs	r3, #0
 800caa6:	f1a4 0904 	sub.w	r9, r4, #4
 800caaa:	f844 3c04 	str.w	r3, [r4, #-4]
 800caae:	f8cd b008 	str.w	fp, [sp, #8]
 800cab2:	464c      	mov	r4, r9
 800cab4:	461d      	mov	r5, r3
 800cab6:	9903      	ldr	r1, [sp, #12]
 800cab8:	e7d7      	b.n	800ca6a <__hexnan+0x2e>
 800caba:	2a29      	cmp	r2, #41	; 0x29
 800cabc:	d156      	bne.n	800cb6c <__hexnan+0x130>
 800cabe:	3102      	adds	r1, #2
 800cac0:	f8ca 1000 	str.w	r1, [sl]
 800cac4:	f1bb 0f00 	cmp.w	fp, #0
 800cac8:	d050      	beq.n	800cb6c <__hexnan+0x130>
 800caca:	454c      	cmp	r4, r9
 800cacc:	d206      	bcs.n	800cadc <__hexnan+0xa0>
 800cace:	2d07      	cmp	r5, #7
 800cad0:	dc04      	bgt.n	800cadc <__hexnan+0xa0>
 800cad2:	462a      	mov	r2, r5
 800cad4:	4649      	mov	r1, r9
 800cad6:	4620      	mov	r0, r4
 800cad8:	f7ff ff8a 	bl	800c9f0 <L_shift>
 800cadc:	4544      	cmp	r4, r8
 800cade:	d934      	bls.n	800cb4a <__hexnan+0x10e>
 800cae0:	f1a8 0204 	sub.w	r2, r8, #4
 800cae4:	4623      	mov	r3, r4
 800cae6:	f853 1b04 	ldr.w	r1, [r3], #4
 800caea:	f842 1f04 	str.w	r1, [r2, #4]!
 800caee:	429f      	cmp	r7, r3
 800caf0:	d2f9      	bcs.n	800cae6 <__hexnan+0xaa>
 800caf2:	1b3b      	subs	r3, r7, r4
 800caf4:	f023 0303 	bic.w	r3, r3, #3
 800caf8:	3304      	adds	r3, #4
 800cafa:	3401      	adds	r4, #1
 800cafc:	3e03      	subs	r6, #3
 800cafe:	42b4      	cmp	r4, r6
 800cb00:	bf88      	it	hi
 800cb02:	2304      	movhi	r3, #4
 800cb04:	4443      	add	r3, r8
 800cb06:	2200      	movs	r2, #0
 800cb08:	f843 2b04 	str.w	r2, [r3], #4
 800cb0c:	429f      	cmp	r7, r3
 800cb0e:	d2fb      	bcs.n	800cb08 <__hexnan+0xcc>
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	b91b      	cbnz	r3, 800cb1c <__hexnan+0xe0>
 800cb14:	4547      	cmp	r7, r8
 800cb16:	d127      	bne.n	800cb68 <__hexnan+0x12c>
 800cb18:	2301      	movs	r3, #1
 800cb1a:	603b      	str	r3, [r7, #0]
 800cb1c:	2005      	movs	r0, #5
 800cb1e:	e026      	b.n	800cb6e <__hexnan+0x132>
 800cb20:	3501      	adds	r5, #1
 800cb22:	2d08      	cmp	r5, #8
 800cb24:	f10b 0b01 	add.w	fp, fp, #1
 800cb28:	dd06      	ble.n	800cb38 <__hexnan+0xfc>
 800cb2a:	4544      	cmp	r4, r8
 800cb2c:	d9c3      	bls.n	800cab6 <__hexnan+0x7a>
 800cb2e:	2300      	movs	r3, #0
 800cb30:	f844 3c04 	str.w	r3, [r4, #-4]
 800cb34:	2501      	movs	r5, #1
 800cb36:	3c04      	subs	r4, #4
 800cb38:	6822      	ldr	r2, [r4, #0]
 800cb3a:	f000 000f 	and.w	r0, r0, #15
 800cb3e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800cb42:	6022      	str	r2, [r4, #0]
 800cb44:	e7b7      	b.n	800cab6 <__hexnan+0x7a>
 800cb46:	2508      	movs	r5, #8
 800cb48:	e7b5      	b.n	800cab6 <__hexnan+0x7a>
 800cb4a:	9b01      	ldr	r3, [sp, #4]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d0df      	beq.n	800cb10 <__hexnan+0xd4>
 800cb50:	f04f 32ff 	mov.w	r2, #4294967295
 800cb54:	f1c3 0320 	rsb	r3, r3, #32
 800cb58:	fa22 f303 	lsr.w	r3, r2, r3
 800cb5c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800cb60:	401a      	ands	r2, r3
 800cb62:	f846 2c04 	str.w	r2, [r6, #-4]
 800cb66:	e7d3      	b.n	800cb10 <__hexnan+0xd4>
 800cb68:	3f04      	subs	r7, #4
 800cb6a:	e7d1      	b.n	800cb10 <__hexnan+0xd4>
 800cb6c:	2004      	movs	r0, #4
 800cb6e:	b007      	add	sp, #28
 800cb70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cb74 <_localeconv_r>:
 800cb74:	4800      	ldr	r0, [pc, #0]	; (800cb78 <_localeconv_r+0x4>)
 800cb76:	4770      	bx	lr
 800cb78:	20000184 	.word	0x20000184

0800cb7c <__retarget_lock_init_recursive>:
 800cb7c:	4770      	bx	lr

0800cb7e <__retarget_lock_acquire_recursive>:
 800cb7e:	4770      	bx	lr

0800cb80 <__retarget_lock_release_recursive>:
 800cb80:	4770      	bx	lr

0800cb82 <__swhatbuf_r>:
 800cb82:	b570      	push	{r4, r5, r6, lr}
 800cb84:	460e      	mov	r6, r1
 800cb86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb8a:	2900      	cmp	r1, #0
 800cb8c:	b096      	sub	sp, #88	; 0x58
 800cb8e:	4614      	mov	r4, r2
 800cb90:	461d      	mov	r5, r3
 800cb92:	da07      	bge.n	800cba4 <__swhatbuf_r+0x22>
 800cb94:	2300      	movs	r3, #0
 800cb96:	602b      	str	r3, [r5, #0]
 800cb98:	89b3      	ldrh	r3, [r6, #12]
 800cb9a:	061a      	lsls	r2, r3, #24
 800cb9c:	d410      	bmi.n	800cbc0 <__swhatbuf_r+0x3e>
 800cb9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cba2:	e00e      	b.n	800cbc2 <__swhatbuf_r+0x40>
 800cba4:	466a      	mov	r2, sp
 800cba6:	f001 f84f 	bl	800dc48 <_fstat_r>
 800cbaa:	2800      	cmp	r0, #0
 800cbac:	dbf2      	blt.n	800cb94 <__swhatbuf_r+0x12>
 800cbae:	9a01      	ldr	r2, [sp, #4]
 800cbb0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cbb4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cbb8:	425a      	negs	r2, r3
 800cbba:	415a      	adcs	r2, r3
 800cbbc:	602a      	str	r2, [r5, #0]
 800cbbe:	e7ee      	b.n	800cb9e <__swhatbuf_r+0x1c>
 800cbc0:	2340      	movs	r3, #64	; 0x40
 800cbc2:	2000      	movs	r0, #0
 800cbc4:	6023      	str	r3, [r4, #0]
 800cbc6:	b016      	add	sp, #88	; 0x58
 800cbc8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800cbcc <__smakebuf_r>:
 800cbcc:	898b      	ldrh	r3, [r1, #12]
 800cbce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cbd0:	079d      	lsls	r5, r3, #30
 800cbd2:	4606      	mov	r6, r0
 800cbd4:	460c      	mov	r4, r1
 800cbd6:	d507      	bpl.n	800cbe8 <__smakebuf_r+0x1c>
 800cbd8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cbdc:	6023      	str	r3, [r4, #0]
 800cbde:	6123      	str	r3, [r4, #16]
 800cbe0:	2301      	movs	r3, #1
 800cbe2:	6163      	str	r3, [r4, #20]
 800cbe4:	b002      	add	sp, #8
 800cbe6:	bd70      	pop	{r4, r5, r6, pc}
 800cbe8:	ab01      	add	r3, sp, #4
 800cbea:	466a      	mov	r2, sp
 800cbec:	f7ff ffc9 	bl	800cb82 <__swhatbuf_r>
 800cbf0:	9900      	ldr	r1, [sp, #0]
 800cbf2:	4605      	mov	r5, r0
 800cbf4:	4630      	mov	r0, r6
 800cbf6:	f000 fd5d 	bl	800d6b4 <_malloc_r>
 800cbfa:	b948      	cbnz	r0, 800cc10 <__smakebuf_r+0x44>
 800cbfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc00:	059a      	lsls	r2, r3, #22
 800cc02:	d4ef      	bmi.n	800cbe4 <__smakebuf_r+0x18>
 800cc04:	f023 0303 	bic.w	r3, r3, #3
 800cc08:	f043 0302 	orr.w	r3, r3, #2
 800cc0c:	81a3      	strh	r3, [r4, #12]
 800cc0e:	e7e3      	b.n	800cbd8 <__smakebuf_r+0xc>
 800cc10:	4b0d      	ldr	r3, [pc, #52]	; (800cc48 <__smakebuf_r+0x7c>)
 800cc12:	62b3      	str	r3, [r6, #40]	; 0x28
 800cc14:	89a3      	ldrh	r3, [r4, #12]
 800cc16:	6020      	str	r0, [r4, #0]
 800cc18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cc1c:	81a3      	strh	r3, [r4, #12]
 800cc1e:	9b00      	ldr	r3, [sp, #0]
 800cc20:	6163      	str	r3, [r4, #20]
 800cc22:	9b01      	ldr	r3, [sp, #4]
 800cc24:	6120      	str	r0, [r4, #16]
 800cc26:	b15b      	cbz	r3, 800cc40 <__smakebuf_r+0x74>
 800cc28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cc2c:	4630      	mov	r0, r6
 800cc2e:	f001 f81d 	bl	800dc6c <_isatty_r>
 800cc32:	b128      	cbz	r0, 800cc40 <__smakebuf_r+0x74>
 800cc34:	89a3      	ldrh	r3, [r4, #12]
 800cc36:	f023 0303 	bic.w	r3, r3, #3
 800cc3a:	f043 0301 	orr.w	r3, r3, #1
 800cc3e:	81a3      	strh	r3, [r4, #12]
 800cc40:	89a0      	ldrh	r0, [r4, #12]
 800cc42:	4305      	orrs	r5, r0
 800cc44:	81a5      	strh	r5, [r4, #12]
 800cc46:	e7cd      	b.n	800cbe4 <__smakebuf_r+0x18>
 800cc48:	0800c2f5 	.word	0x0800c2f5

0800cc4c <malloc>:
 800cc4c:	4b02      	ldr	r3, [pc, #8]	; (800cc58 <malloc+0xc>)
 800cc4e:	4601      	mov	r1, r0
 800cc50:	6818      	ldr	r0, [r3, #0]
 800cc52:	f000 bd2f 	b.w	800d6b4 <_malloc_r>
 800cc56:	bf00      	nop
 800cc58:	2000002c 	.word	0x2000002c

0800cc5c <__ascii_mbtowc>:
 800cc5c:	b082      	sub	sp, #8
 800cc5e:	b901      	cbnz	r1, 800cc62 <__ascii_mbtowc+0x6>
 800cc60:	a901      	add	r1, sp, #4
 800cc62:	b142      	cbz	r2, 800cc76 <__ascii_mbtowc+0x1a>
 800cc64:	b14b      	cbz	r3, 800cc7a <__ascii_mbtowc+0x1e>
 800cc66:	7813      	ldrb	r3, [r2, #0]
 800cc68:	600b      	str	r3, [r1, #0]
 800cc6a:	7812      	ldrb	r2, [r2, #0]
 800cc6c:	1e10      	subs	r0, r2, #0
 800cc6e:	bf18      	it	ne
 800cc70:	2001      	movne	r0, #1
 800cc72:	b002      	add	sp, #8
 800cc74:	4770      	bx	lr
 800cc76:	4610      	mov	r0, r2
 800cc78:	e7fb      	b.n	800cc72 <__ascii_mbtowc+0x16>
 800cc7a:	f06f 0001 	mvn.w	r0, #1
 800cc7e:	e7f8      	b.n	800cc72 <__ascii_mbtowc+0x16>

0800cc80 <_Balloc>:
 800cc80:	b570      	push	{r4, r5, r6, lr}
 800cc82:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cc84:	4604      	mov	r4, r0
 800cc86:	460d      	mov	r5, r1
 800cc88:	b976      	cbnz	r6, 800cca8 <_Balloc+0x28>
 800cc8a:	2010      	movs	r0, #16
 800cc8c:	f7ff ffde 	bl	800cc4c <malloc>
 800cc90:	4602      	mov	r2, r0
 800cc92:	6260      	str	r0, [r4, #36]	; 0x24
 800cc94:	b920      	cbnz	r0, 800cca0 <_Balloc+0x20>
 800cc96:	4b18      	ldr	r3, [pc, #96]	; (800ccf8 <_Balloc+0x78>)
 800cc98:	4818      	ldr	r0, [pc, #96]	; (800ccfc <_Balloc+0x7c>)
 800cc9a:	2166      	movs	r1, #102	; 0x66
 800cc9c:	f000 ff94 	bl	800dbc8 <__assert_func>
 800cca0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cca4:	6006      	str	r6, [r0, #0]
 800cca6:	60c6      	str	r6, [r0, #12]
 800cca8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ccaa:	68f3      	ldr	r3, [r6, #12]
 800ccac:	b183      	cbz	r3, 800ccd0 <_Balloc+0x50>
 800ccae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ccb0:	68db      	ldr	r3, [r3, #12]
 800ccb2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ccb6:	b9b8      	cbnz	r0, 800cce8 <_Balloc+0x68>
 800ccb8:	2101      	movs	r1, #1
 800ccba:	fa01 f605 	lsl.w	r6, r1, r5
 800ccbe:	1d72      	adds	r2, r6, #5
 800ccc0:	0092      	lsls	r2, r2, #2
 800ccc2:	4620      	mov	r0, r4
 800ccc4:	f000 fc97 	bl	800d5f6 <_calloc_r>
 800ccc8:	b160      	cbz	r0, 800cce4 <_Balloc+0x64>
 800ccca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ccce:	e00e      	b.n	800ccee <_Balloc+0x6e>
 800ccd0:	2221      	movs	r2, #33	; 0x21
 800ccd2:	2104      	movs	r1, #4
 800ccd4:	4620      	mov	r0, r4
 800ccd6:	f000 fc8e 	bl	800d5f6 <_calloc_r>
 800ccda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ccdc:	60f0      	str	r0, [r6, #12]
 800ccde:	68db      	ldr	r3, [r3, #12]
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d1e4      	bne.n	800ccae <_Balloc+0x2e>
 800cce4:	2000      	movs	r0, #0
 800cce6:	bd70      	pop	{r4, r5, r6, pc}
 800cce8:	6802      	ldr	r2, [r0, #0]
 800ccea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ccee:	2300      	movs	r3, #0
 800ccf0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ccf4:	e7f7      	b.n	800cce6 <_Balloc+0x66>
 800ccf6:	bf00      	nop
 800ccf8:	0800f996 	.word	0x0800f996
 800ccfc:	0800fb00 	.word	0x0800fb00

0800cd00 <_Bfree>:
 800cd00:	b570      	push	{r4, r5, r6, lr}
 800cd02:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cd04:	4605      	mov	r5, r0
 800cd06:	460c      	mov	r4, r1
 800cd08:	b976      	cbnz	r6, 800cd28 <_Bfree+0x28>
 800cd0a:	2010      	movs	r0, #16
 800cd0c:	f7ff ff9e 	bl	800cc4c <malloc>
 800cd10:	4602      	mov	r2, r0
 800cd12:	6268      	str	r0, [r5, #36]	; 0x24
 800cd14:	b920      	cbnz	r0, 800cd20 <_Bfree+0x20>
 800cd16:	4b09      	ldr	r3, [pc, #36]	; (800cd3c <_Bfree+0x3c>)
 800cd18:	4809      	ldr	r0, [pc, #36]	; (800cd40 <_Bfree+0x40>)
 800cd1a:	218a      	movs	r1, #138	; 0x8a
 800cd1c:	f000 ff54 	bl	800dbc8 <__assert_func>
 800cd20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cd24:	6006      	str	r6, [r0, #0]
 800cd26:	60c6      	str	r6, [r0, #12]
 800cd28:	b13c      	cbz	r4, 800cd3a <_Bfree+0x3a>
 800cd2a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800cd2c:	6862      	ldr	r2, [r4, #4]
 800cd2e:	68db      	ldr	r3, [r3, #12]
 800cd30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cd34:	6021      	str	r1, [r4, #0]
 800cd36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cd3a:	bd70      	pop	{r4, r5, r6, pc}
 800cd3c:	0800f996 	.word	0x0800f996
 800cd40:	0800fb00 	.word	0x0800fb00

0800cd44 <__multadd>:
 800cd44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd48:	690e      	ldr	r6, [r1, #16]
 800cd4a:	4607      	mov	r7, r0
 800cd4c:	4698      	mov	r8, r3
 800cd4e:	460c      	mov	r4, r1
 800cd50:	f101 0014 	add.w	r0, r1, #20
 800cd54:	2300      	movs	r3, #0
 800cd56:	6805      	ldr	r5, [r0, #0]
 800cd58:	b2a9      	uxth	r1, r5
 800cd5a:	fb02 8101 	mla	r1, r2, r1, r8
 800cd5e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800cd62:	0c2d      	lsrs	r5, r5, #16
 800cd64:	fb02 c505 	mla	r5, r2, r5, ip
 800cd68:	b289      	uxth	r1, r1
 800cd6a:	3301      	adds	r3, #1
 800cd6c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800cd70:	429e      	cmp	r6, r3
 800cd72:	f840 1b04 	str.w	r1, [r0], #4
 800cd76:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800cd7a:	dcec      	bgt.n	800cd56 <__multadd+0x12>
 800cd7c:	f1b8 0f00 	cmp.w	r8, #0
 800cd80:	d022      	beq.n	800cdc8 <__multadd+0x84>
 800cd82:	68a3      	ldr	r3, [r4, #8]
 800cd84:	42b3      	cmp	r3, r6
 800cd86:	dc19      	bgt.n	800cdbc <__multadd+0x78>
 800cd88:	6861      	ldr	r1, [r4, #4]
 800cd8a:	4638      	mov	r0, r7
 800cd8c:	3101      	adds	r1, #1
 800cd8e:	f7ff ff77 	bl	800cc80 <_Balloc>
 800cd92:	4605      	mov	r5, r0
 800cd94:	b928      	cbnz	r0, 800cda2 <__multadd+0x5e>
 800cd96:	4602      	mov	r2, r0
 800cd98:	4b0d      	ldr	r3, [pc, #52]	; (800cdd0 <__multadd+0x8c>)
 800cd9a:	480e      	ldr	r0, [pc, #56]	; (800cdd4 <__multadd+0x90>)
 800cd9c:	21b5      	movs	r1, #181	; 0xb5
 800cd9e:	f000 ff13 	bl	800dbc8 <__assert_func>
 800cda2:	6922      	ldr	r2, [r4, #16]
 800cda4:	3202      	adds	r2, #2
 800cda6:	f104 010c 	add.w	r1, r4, #12
 800cdaa:	0092      	lsls	r2, r2, #2
 800cdac:	300c      	adds	r0, #12
 800cdae:	f7fc fe85 	bl	8009abc <memcpy>
 800cdb2:	4621      	mov	r1, r4
 800cdb4:	4638      	mov	r0, r7
 800cdb6:	f7ff ffa3 	bl	800cd00 <_Bfree>
 800cdba:	462c      	mov	r4, r5
 800cdbc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800cdc0:	3601      	adds	r6, #1
 800cdc2:	f8c3 8014 	str.w	r8, [r3, #20]
 800cdc6:	6126      	str	r6, [r4, #16]
 800cdc8:	4620      	mov	r0, r4
 800cdca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdce:	bf00      	nop
 800cdd0:	0800fa0c 	.word	0x0800fa0c
 800cdd4:	0800fb00 	.word	0x0800fb00

0800cdd8 <__s2b>:
 800cdd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cddc:	460c      	mov	r4, r1
 800cdde:	4615      	mov	r5, r2
 800cde0:	461f      	mov	r7, r3
 800cde2:	2209      	movs	r2, #9
 800cde4:	3308      	adds	r3, #8
 800cde6:	4606      	mov	r6, r0
 800cde8:	fb93 f3f2 	sdiv	r3, r3, r2
 800cdec:	2100      	movs	r1, #0
 800cdee:	2201      	movs	r2, #1
 800cdf0:	429a      	cmp	r2, r3
 800cdf2:	db09      	blt.n	800ce08 <__s2b+0x30>
 800cdf4:	4630      	mov	r0, r6
 800cdf6:	f7ff ff43 	bl	800cc80 <_Balloc>
 800cdfa:	b940      	cbnz	r0, 800ce0e <__s2b+0x36>
 800cdfc:	4602      	mov	r2, r0
 800cdfe:	4b19      	ldr	r3, [pc, #100]	; (800ce64 <__s2b+0x8c>)
 800ce00:	4819      	ldr	r0, [pc, #100]	; (800ce68 <__s2b+0x90>)
 800ce02:	21ce      	movs	r1, #206	; 0xce
 800ce04:	f000 fee0 	bl	800dbc8 <__assert_func>
 800ce08:	0052      	lsls	r2, r2, #1
 800ce0a:	3101      	adds	r1, #1
 800ce0c:	e7f0      	b.n	800cdf0 <__s2b+0x18>
 800ce0e:	9b08      	ldr	r3, [sp, #32]
 800ce10:	6143      	str	r3, [r0, #20]
 800ce12:	2d09      	cmp	r5, #9
 800ce14:	f04f 0301 	mov.w	r3, #1
 800ce18:	6103      	str	r3, [r0, #16]
 800ce1a:	dd16      	ble.n	800ce4a <__s2b+0x72>
 800ce1c:	f104 0909 	add.w	r9, r4, #9
 800ce20:	46c8      	mov	r8, r9
 800ce22:	442c      	add	r4, r5
 800ce24:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ce28:	4601      	mov	r1, r0
 800ce2a:	3b30      	subs	r3, #48	; 0x30
 800ce2c:	220a      	movs	r2, #10
 800ce2e:	4630      	mov	r0, r6
 800ce30:	f7ff ff88 	bl	800cd44 <__multadd>
 800ce34:	45a0      	cmp	r8, r4
 800ce36:	d1f5      	bne.n	800ce24 <__s2b+0x4c>
 800ce38:	f1a5 0408 	sub.w	r4, r5, #8
 800ce3c:	444c      	add	r4, r9
 800ce3e:	1b2d      	subs	r5, r5, r4
 800ce40:	1963      	adds	r3, r4, r5
 800ce42:	42bb      	cmp	r3, r7
 800ce44:	db04      	blt.n	800ce50 <__s2b+0x78>
 800ce46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce4a:	340a      	adds	r4, #10
 800ce4c:	2509      	movs	r5, #9
 800ce4e:	e7f6      	b.n	800ce3e <__s2b+0x66>
 800ce50:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ce54:	4601      	mov	r1, r0
 800ce56:	3b30      	subs	r3, #48	; 0x30
 800ce58:	220a      	movs	r2, #10
 800ce5a:	4630      	mov	r0, r6
 800ce5c:	f7ff ff72 	bl	800cd44 <__multadd>
 800ce60:	e7ee      	b.n	800ce40 <__s2b+0x68>
 800ce62:	bf00      	nop
 800ce64:	0800fa0c 	.word	0x0800fa0c
 800ce68:	0800fb00 	.word	0x0800fb00

0800ce6c <__hi0bits>:
 800ce6c:	0c03      	lsrs	r3, r0, #16
 800ce6e:	041b      	lsls	r3, r3, #16
 800ce70:	b9d3      	cbnz	r3, 800cea8 <__hi0bits+0x3c>
 800ce72:	0400      	lsls	r0, r0, #16
 800ce74:	2310      	movs	r3, #16
 800ce76:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ce7a:	bf04      	itt	eq
 800ce7c:	0200      	lsleq	r0, r0, #8
 800ce7e:	3308      	addeq	r3, #8
 800ce80:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ce84:	bf04      	itt	eq
 800ce86:	0100      	lsleq	r0, r0, #4
 800ce88:	3304      	addeq	r3, #4
 800ce8a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ce8e:	bf04      	itt	eq
 800ce90:	0080      	lsleq	r0, r0, #2
 800ce92:	3302      	addeq	r3, #2
 800ce94:	2800      	cmp	r0, #0
 800ce96:	db05      	blt.n	800cea4 <__hi0bits+0x38>
 800ce98:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ce9c:	f103 0301 	add.w	r3, r3, #1
 800cea0:	bf08      	it	eq
 800cea2:	2320      	moveq	r3, #32
 800cea4:	4618      	mov	r0, r3
 800cea6:	4770      	bx	lr
 800cea8:	2300      	movs	r3, #0
 800ceaa:	e7e4      	b.n	800ce76 <__hi0bits+0xa>

0800ceac <__lo0bits>:
 800ceac:	6803      	ldr	r3, [r0, #0]
 800ceae:	f013 0207 	ands.w	r2, r3, #7
 800ceb2:	4601      	mov	r1, r0
 800ceb4:	d00b      	beq.n	800cece <__lo0bits+0x22>
 800ceb6:	07da      	lsls	r2, r3, #31
 800ceb8:	d424      	bmi.n	800cf04 <__lo0bits+0x58>
 800ceba:	0798      	lsls	r0, r3, #30
 800cebc:	bf49      	itett	mi
 800cebe:	085b      	lsrmi	r3, r3, #1
 800cec0:	089b      	lsrpl	r3, r3, #2
 800cec2:	2001      	movmi	r0, #1
 800cec4:	600b      	strmi	r3, [r1, #0]
 800cec6:	bf5c      	itt	pl
 800cec8:	600b      	strpl	r3, [r1, #0]
 800ceca:	2002      	movpl	r0, #2
 800cecc:	4770      	bx	lr
 800cece:	b298      	uxth	r0, r3
 800ced0:	b9b0      	cbnz	r0, 800cf00 <__lo0bits+0x54>
 800ced2:	0c1b      	lsrs	r3, r3, #16
 800ced4:	2010      	movs	r0, #16
 800ced6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ceda:	bf04      	itt	eq
 800cedc:	0a1b      	lsreq	r3, r3, #8
 800cede:	3008      	addeq	r0, #8
 800cee0:	071a      	lsls	r2, r3, #28
 800cee2:	bf04      	itt	eq
 800cee4:	091b      	lsreq	r3, r3, #4
 800cee6:	3004      	addeq	r0, #4
 800cee8:	079a      	lsls	r2, r3, #30
 800ceea:	bf04      	itt	eq
 800ceec:	089b      	lsreq	r3, r3, #2
 800ceee:	3002      	addeq	r0, #2
 800cef0:	07da      	lsls	r2, r3, #31
 800cef2:	d403      	bmi.n	800cefc <__lo0bits+0x50>
 800cef4:	085b      	lsrs	r3, r3, #1
 800cef6:	f100 0001 	add.w	r0, r0, #1
 800cefa:	d005      	beq.n	800cf08 <__lo0bits+0x5c>
 800cefc:	600b      	str	r3, [r1, #0]
 800cefe:	4770      	bx	lr
 800cf00:	4610      	mov	r0, r2
 800cf02:	e7e8      	b.n	800ced6 <__lo0bits+0x2a>
 800cf04:	2000      	movs	r0, #0
 800cf06:	4770      	bx	lr
 800cf08:	2020      	movs	r0, #32
 800cf0a:	4770      	bx	lr

0800cf0c <__i2b>:
 800cf0c:	b510      	push	{r4, lr}
 800cf0e:	460c      	mov	r4, r1
 800cf10:	2101      	movs	r1, #1
 800cf12:	f7ff feb5 	bl	800cc80 <_Balloc>
 800cf16:	4602      	mov	r2, r0
 800cf18:	b928      	cbnz	r0, 800cf26 <__i2b+0x1a>
 800cf1a:	4b05      	ldr	r3, [pc, #20]	; (800cf30 <__i2b+0x24>)
 800cf1c:	4805      	ldr	r0, [pc, #20]	; (800cf34 <__i2b+0x28>)
 800cf1e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800cf22:	f000 fe51 	bl	800dbc8 <__assert_func>
 800cf26:	2301      	movs	r3, #1
 800cf28:	6144      	str	r4, [r0, #20]
 800cf2a:	6103      	str	r3, [r0, #16]
 800cf2c:	bd10      	pop	{r4, pc}
 800cf2e:	bf00      	nop
 800cf30:	0800fa0c 	.word	0x0800fa0c
 800cf34:	0800fb00 	.word	0x0800fb00

0800cf38 <__multiply>:
 800cf38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf3c:	4614      	mov	r4, r2
 800cf3e:	690a      	ldr	r2, [r1, #16]
 800cf40:	6923      	ldr	r3, [r4, #16]
 800cf42:	429a      	cmp	r2, r3
 800cf44:	bfb8      	it	lt
 800cf46:	460b      	movlt	r3, r1
 800cf48:	460d      	mov	r5, r1
 800cf4a:	bfbc      	itt	lt
 800cf4c:	4625      	movlt	r5, r4
 800cf4e:	461c      	movlt	r4, r3
 800cf50:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800cf54:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800cf58:	68ab      	ldr	r3, [r5, #8]
 800cf5a:	6869      	ldr	r1, [r5, #4]
 800cf5c:	eb0a 0709 	add.w	r7, sl, r9
 800cf60:	42bb      	cmp	r3, r7
 800cf62:	b085      	sub	sp, #20
 800cf64:	bfb8      	it	lt
 800cf66:	3101      	addlt	r1, #1
 800cf68:	f7ff fe8a 	bl	800cc80 <_Balloc>
 800cf6c:	b930      	cbnz	r0, 800cf7c <__multiply+0x44>
 800cf6e:	4602      	mov	r2, r0
 800cf70:	4b42      	ldr	r3, [pc, #264]	; (800d07c <__multiply+0x144>)
 800cf72:	4843      	ldr	r0, [pc, #268]	; (800d080 <__multiply+0x148>)
 800cf74:	f240 115d 	movw	r1, #349	; 0x15d
 800cf78:	f000 fe26 	bl	800dbc8 <__assert_func>
 800cf7c:	f100 0614 	add.w	r6, r0, #20
 800cf80:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800cf84:	4633      	mov	r3, r6
 800cf86:	2200      	movs	r2, #0
 800cf88:	4543      	cmp	r3, r8
 800cf8a:	d31e      	bcc.n	800cfca <__multiply+0x92>
 800cf8c:	f105 0c14 	add.w	ip, r5, #20
 800cf90:	f104 0314 	add.w	r3, r4, #20
 800cf94:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800cf98:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800cf9c:	9202      	str	r2, [sp, #8]
 800cf9e:	ebac 0205 	sub.w	r2, ip, r5
 800cfa2:	3a15      	subs	r2, #21
 800cfa4:	f022 0203 	bic.w	r2, r2, #3
 800cfa8:	3204      	adds	r2, #4
 800cfaa:	f105 0115 	add.w	r1, r5, #21
 800cfae:	458c      	cmp	ip, r1
 800cfb0:	bf38      	it	cc
 800cfb2:	2204      	movcc	r2, #4
 800cfb4:	9201      	str	r2, [sp, #4]
 800cfb6:	9a02      	ldr	r2, [sp, #8]
 800cfb8:	9303      	str	r3, [sp, #12]
 800cfba:	429a      	cmp	r2, r3
 800cfbc:	d808      	bhi.n	800cfd0 <__multiply+0x98>
 800cfbe:	2f00      	cmp	r7, #0
 800cfc0:	dc55      	bgt.n	800d06e <__multiply+0x136>
 800cfc2:	6107      	str	r7, [r0, #16]
 800cfc4:	b005      	add	sp, #20
 800cfc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfca:	f843 2b04 	str.w	r2, [r3], #4
 800cfce:	e7db      	b.n	800cf88 <__multiply+0x50>
 800cfd0:	f8b3 a000 	ldrh.w	sl, [r3]
 800cfd4:	f1ba 0f00 	cmp.w	sl, #0
 800cfd8:	d020      	beq.n	800d01c <__multiply+0xe4>
 800cfda:	f105 0e14 	add.w	lr, r5, #20
 800cfde:	46b1      	mov	r9, r6
 800cfe0:	2200      	movs	r2, #0
 800cfe2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800cfe6:	f8d9 b000 	ldr.w	fp, [r9]
 800cfea:	b2a1      	uxth	r1, r4
 800cfec:	fa1f fb8b 	uxth.w	fp, fp
 800cff0:	fb0a b101 	mla	r1, sl, r1, fp
 800cff4:	4411      	add	r1, r2
 800cff6:	f8d9 2000 	ldr.w	r2, [r9]
 800cffa:	0c24      	lsrs	r4, r4, #16
 800cffc:	0c12      	lsrs	r2, r2, #16
 800cffe:	fb0a 2404 	mla	r4, sl, r4, r2
 800d002:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d006:	b289      	uxth	r1, r1
 800d008:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d00c:	45f4      	cmp	ip, lr
 800d00e:	f849 1b04 	str.w	r1, [r9], #4
 800d012:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d016:	d8e4      	bhi.n	800cfe2 <__multiply+0xaa>
 800d018:	9901      	ldr	r1, [sp, #4]
 800d01a:	5072      	str	r2, [r6, r1]
 800d01c:	9a03      	ldr	r2, [sp, #12]
 800d01e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d022:	3304      	adds	r3, #4
 800d024:	f1b9 0f00 	cmp.w	r9, #0
 800d028:	d01f      	beq.n	800d06a <__multiply+0x132>
 800d02a:	6834      	ldr	r4, [r6, #0]
 800d02c:	f105 0114 	add.w	r1, r5, #20
 800d030:	46b6      	mov	lr, r6
 800d032:	f04f 0a00 	mov.w	sl, #0
 800d036:	880a      	ldrh	r2, [r1, #0]
 800d038:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d03c:	fb09 b202 	mla	r2, r9, r2, fp
 800d040:	4492      	add	sl, r2
 800d042:	b2a4      	uxth	r4, r4
 800d044:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d048:	f84e 4b04 	str.w	r4, [lr], #4
 800d04c:	f851 4b04 	ldr.w	r4, [r1], #4
 800d050:	f8be 2000 	ldrh.w	r2, [lr]
 800d054:	0c24      	lsrs	r4, r4, #16
 800d056:	fb09 2404 	mla	r4, r9, r4, r2
 800d05a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800d05e:	458c      	cmp	ip, r1
 800d060:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d064:	d8e7      	bhi.n	800d036 <__multiply+0xfe>
 800d066:	9a01      	ldr	r2, [sp, #4]
 800d068:	50b4      	str	r4, [r6, r2]
 800d06a:	3604      	adds	r6, #4
 800d06c:	e7a3      	b.n	800cfb6 <__multiply+0x7e>
 800d06e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d072:	2b00      	cmp	r3, #0
 800d074:	d1a5      	bne.n	800cfc2 <__multiply+0x8a>
 800d076:	3f01      	subs	r7, #1
 800d078:	e7a1      	b.n	800cfbe <__multiply+0x86>
 800d07a:	bf00      	nop
 800d07c:	0800fa0c 	.word	0x0800fa0c
 800d080:	0800fb00 	.word	0x0800fb00

0800d084 <__pow5mult>:
 800d084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d088:	4615      	mov	r5, r2
 800d08a:	f012 0203 	ands.w	r2, r2, #3
 800d08e:	4606      	mov	r6, r0
 800d090:	460f      	mov	r7, r1
 800d092:	d007      	beq.n	800d0a4 <__pow5mult+0x20>
 800d094:	4c25      	ldr	r4, [pc, #148]	; (800d12c <__pow5mult+0xa8>)
 800d096:	3a01      	subs	r2, #1
 800d098:	2300      	movs	r3, #0
 800d09a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d09e:	f7ff fe51 	bl	800cd44 <__multadd>
 800d0a2:	4607      	mov	r7, r0
 800d0a4:	10ad      	asrs	r5, r5, #2
 800d0a6:	d03d      	beq.n	800d124 <__pow5mult+0xa0>
 800d0a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d0aa:	b97c      	cbnz	r4, 800d0cc <__pow5mult+0x48>
 800d0ac:	2010      	movs	r0, #16
 800d0ae:	f7ff fdcd 	bl	800cc4c <malloc>
 800d0b2:	4602      	mov	r2, r0
 800d0b4:	6270      	str	r0, [r6, #36]	; 0x24
 800d0b6:	b928      	cbnz	r0, 800d0c4 <__pow5mult+0x40>
 800d0b8:	4b1d      	ldr	r3, [pc, #116]	; (800d130 <__pow5mult+0xac>)
 800d0ba:	481e      	ldr	r0, [pc, #120]	; (800d134 <__pow5mult+0xb0>)
 800d0bc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d0c0:	f000 fd82 	bl	800dbc8 <__assert_func>
 800d0c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d0c8:	6004      	str	r4, [r0, #0]
 800d0ca:	60c4      	str	r4, [r0, #12]
 800d0cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d0d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d0d4:	b94c      	cbnz	r4, 800d0ea <__pow5mult+0x66>
 800d0d6:	f240 2171 	movw	r1, #625	; 0x271
 800d0da:	4630      	mov	r0, r6
 800d0dc:	f7ff ff16 	bl	800cf0c <__i2b>
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	f8c8 0008 	str.w	r0, [r8, #8]
 800d0e6:	4604      	mov	r4, r0
 800d0e8:	6003      	str	r3, [r0, #0]
 800d0ea:	f04f 0900 	mov.w	r9, #0
 800d0ee:	07eb      	lsls	r3, r5, #31
 800d0f0:	d50a      	bpl.n	800d108 <__pow5mult+0x84>
 800d0f2:	4639      	mov	r1, r7
 800d0f4:	4622      	mov	r2, r4
 800d0f6:	4630      	mov	r0, r6
 800d0f8:	f7ff ff1e 	bl	800cf38 <__multiply>
 800d0fc:	4639      	mov	r1, r7
 800d0fe:	4680      	mov	r8, r0
 800d100:	4630      	mov	r0, r6
 800d102:	f7ff fdfd 	bl	800cd00 <_Bfree>
 800d106:	4647      	mov	r7, r8
 800d108:	106d      	asrs	r5, r5, #1
 800d10a:	d00b      	beq.n	800d124 <__pow5mult+0xa0>
 800d10c:	6820      	ldr	r0, [r4, #0]
 800d10e:	b938      	cbnz	r0, 800d120 <__pow5mult+0x9c>
 800d110:	4622      	mov	r2, r4
 800d112:	4621      	mov	r1, r4
 800d114:	4630      	mov	r0, r6
 800d116:	f7ff ff0f 	bl	800cf38 <__multiply>
 800d11a:	6020      	str	r0, [r4, #0]
 800d11c:	f8c0 9000 	str.w	r9, [r0]
 800d120:	4604      	mov	r4, r0
 800d122:	e7e4      	b.n	800d0ee <__pow5mult+0x6a>
 800d124:	4638      	mov	r0, r7
 800d126:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d12a:	bf00      	nop
 800d12c:	0800fc50 	.word	0x0800fc50
 800d130:	0800f996 	.word	0x0800f996
 800d134:	0800fb00 	.word	0x0800fb00

0800d138 <__lshift>:
 800d138:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d13c:	460c      	mov	r4, r1
 800d13e:	6849      	ldr	r1, [r1, #4]
 800d140:	6923      	ldr	r3, [r4, #16]
 800d142:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d146:	68a3      	ldr	r3, [r4, #8]
 800d148:	4607      	mov	r7, r0
 800d14a:	4691      	mov	r9, r2
 800d14c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d150:	f108 0601 	add.w	r6, r8, #1
 800d154:	42b3      	cmp	r3, r6
 800d156:	db0b      	blt.n	800d170 <__lshift+0x38>
 800d158:	4638      	mov	r0, r7
 800d15a:	f7ff fd91 	bl	800cc80 <_Balloc>
 800d15e:	4605      	mov	r5, r0
 800d160:	b948      	cbnz	r0, 800d176 <__lshift+0x3e>
 800d162:	4602      	mov	r2, r0
 800d164:	4b28      	ldr	r3, [pc, #160]	; (800d208 <__lshift+0xd0>)
 800d166:	4829      	ldr	r0, [pc, #164]	; (800d20c <__lshift+0xd4>)
 800d168:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d16c:	f000 fd2c 	bl	800dbc8 <__assert_func>
 800d170:	3101      	adds	r1, #1
 800d172:	005b      	lsls	r3, r3, #1
 800d174:	e7ee      	b.n	800d154 <__lshift+0x1c>
 800d176:	2300      	movs	r3, #0
 800d178:	f100 0114 	add.w	r1, r0, #20
 800d17c:	f100 0210 	add.w	r2, r0, #16
 800d180:	4618      	mov	r0, r3
 800d182:	4553      	cmp	r3, sl
 800d184:	db33      	blt.n	800d1ee <__lshift+0xb6>
 800d186:	6920      	ldr	r0, [r4, #16]
 800d188:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d18c:	f104 0314 	add.w	r3, r4, #20
 800d190:	f019 091f 	ands.w	r9, r9, #31
 800d194:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d198:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d19c:	d02b      	beq.n	800d1f6 <__lshift+0xbe>
 800d19e:	f1c9 0e20 	rsb	lr, r9, #32
 800d1a2:	468a      	mov	sl, r1
 800d1a4:	2200      	movs	r2, #0
 800d1a6:	6818      	ldr	r0, [r3, #0]
 800d1a8:	fa00 f009 	lsl.w	r0, r0, r9
 800d1ac:	4302      	orrs	r2, r0
 800d1ae:	f84a 2b04 	str.w	r2, [sl], #4
 800d1b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1b6:	459c      	cmp	ip, r3
 800d1b8:	fa22 f20e 	lsr.w	r2, r2, lr
 800d1bc:	d8f3      	bhi.n	800d1a6 <__lshift+0x6e>
 800d1be:	ebac 0304 	sub.w	r3, ip, r4
 800d1c2:	3b15      	subs	r3, #21
 800d1c4:	f023 0303 	bic.w	r3, r3, #3
 800d1c8:	3304      	adds	r3, #4
 800d1ca:	f104 0015 	add.w	r0, r4, #21
 800d1ce:	4584      	cmp	ip, r0
 800d1d0:	bf38      	it	cc
 800d1d2:	2304      	movcc	r3, #4
 800d1d4:	50ca      	str	r2, [r1, r3]
 800d1d6:	b10a      	cbz	r2, 800d1dc <__lshift+0xa4>
 800d1d8:	f108 0602 	add.w	r6, r8, #2
 800d1dc:	3e01      	subs	r6, #1
 800d1de:	4638      	mov	r0, r7
 800d1e0:	612e      	str	r6, [r5, #16]
 800d1e2:	4621      	mov	r1, r4
 800d1e4:	f7ff fd8c 	bl	800cd00 <_Bfree>
 800d1e8:	4628      	mov	r0, r5
 800d1ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1ee:	f842 0f04 	str.w	r0, [r2, #4]!
 800d1f2:	3301      	adds	r3, #1
 800d1f4:	e7c5      	b.n	800d182 <__lshift+0x4a>
 800d1f6:	3904      	subs	r1, #4
 800d1f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1fc:	f841 2f04 	str.w	r2, [r1, #4]!
 800d200:	459c      	cmp	ip, r3
 800d202:	d8f9      	bhi.n	800d1f8 <__lshift+0xc0>
 800d204:	e7ea      	b.n	800d1dc <__lshift+0xa4>
 800d206:	bf00      	nop
 800d208:	0800fa0c 	.word	0x0800fa0c
 800d20c:	0800fb00 	.word	0x0800fb00

0800d210 <__mcmp>:
 800d210:	b530      	push	{r4, r5, lr}
 800d212:	6902      	ldr	r2, [r0, #16]
 800d214:	690c      	ldr	r4, [r1, #16]
 800d216:	1b12      	subs	r2, r2, r4
 800d218:	d10e      	bne.n	800d238 <__mcmp+0x28>
 800d21a:	f100 0314 	add.w	r3, r0, #20
 800d21e:	3114      	adds	r1, #20
 800d220:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d224:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d228:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d22c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d230:	42a5      	cmp	r5, r4
 800d232:	d003      	beq.n	800d23c <__mcmp+0x2c>
 800d234:	d305      	bcc.n	800d242 <__mcmp+0x32>
 800d236:	2201      	movs	r2, #1
 800d238:	4610      	mov	r0, r2
 800d23a:	bd30      	pop	{r4, r5, pc}
 800d23c:	4283      	cmp	r3, r0
 800d23e:	d3f3      	bcc.n	800d228 <__mcmp+0x18>
 800d240:	e7fa      	b.n	800d238 <__mcmp+0x28>
 800d242:	f04f 32ff 	mov.w	r2, #4294967295
 800d246:	e7f7      	b.n	800d238 <__mcmp+0x28>

0800d248 <__mdiff>:
 800d248:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d24c:	460c      	mov	r4, r1
 800d24e:	4606      	mov	r6, r0
 800d250:	4611      	mov	r1, r2
 800d252:	4620      	mov	r0, r4
 800d254:	4617      	mov	r7, r2
 800d256:	f7ff ffdb 	bl	800d210 <__mcmp>
 800d25a:	1e05      	subs	r5, r0, #0
 800d25c:	d110      	bne.n	800d280 <__mdiff+0x38>
 800d25e:	4629      	mov	r1, r5
 800d260:	4630      	mov	r0, r6
 800d262:	f7ff fd0d 	bl	800cc80 <_Balloc>
 800d266:	b930      	cbnz	r0, 800d276 <__mdiff+0x2e>
 800d268:	4b39      	ldr	r3, [pc, #228]	; (800d350 <__mdiff+0x108>)
 800d26a:	4602      	mov	r2, r0
 800d26c:	f240 2132 	movw	r1, #562	; 0x232
 800d270:	4838      	ldr	r0, [pc, #224]	; (800d354 <__mdiff+0x10c>)
 800d272:	f000 fca9 	bl	800dbc8 <__assert_func>
 800d276:	2301      	movs	r3, #1
 800d278:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d27c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d280:	bfa4      	itt	ge
 800d282:	463b      	movge	r3, r7
 800d284:	4627      	movge	r7, r4
 800d286:	4630      	mov	r0, r6
 800d288:	6879      	ldr	r1, [r7, #4]
 800d28a:	bfa6      	itte	ge
 800d28c:	461c      	movge	r4, r3
 800d28e:	2500      	movge	r5, #0
 800d290:	2501      	movlt	r5, #1
 800d292:	f7ff fcf5 	bl	800cc80 <_Balloc>
 800d296:	b920      	cbnz	r0, 800d2a2 <__mdiff+0x5a>
 800d298:	4b2d      	ldr	r3, [pc, #180]	; (800d350 <__mdiff+0x108>)
 800d29a:	4602      	mov	r2, r0
 800d29c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d2a0:	e7e6      	b.n	800d270 <__mdiff+0x28>
 800d2a2:	693e      	ldr	r6, [r7, #16]
 800d2a4:	60c5      	str	r5, [r0, #12]
 800d2a6:	6925      	ldr	r5, [r4, #16]
 800d2a8:	f107 0114 	add.w	r1, r7, #20
 800d2ac:	f104 0914 	add.w	r9, r4, #20
 800d2b0:	f100 0e14 	add.w	lr, r0, #20
 800d2b4:	f107 0210 	add.w	r2, r7, #16
 800d2b8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800d2bc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800d2c0:	46f2      	mov	sl, lr
 800d2c2:	2700      	movs	r7, #0
 800d2c4:	f859 3b04 	ldr.w	r3, [r9], #4
 800d2c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d2cc:	fa1f f883 	uxth.w	r8, r3
 800d2d0:	fa17 f78b 	uxtah	r7, r7, fp
 800d2d4:	0c1b      	lsrs	r3, r3, #16
 800d2d6:	eba7 0808 	sub.w	r8, r7, r8
 800d2da:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d2de:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d2e2:	fa1f f888 	uxth.w	r8, r8
 800d2e6:	141f      	asrs	r7, r3, #16
 800d2e8:	454d      	cmp	r5, r9
 800d2ea:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d2ee:	f84a 3b04 	str.w	r3, [sl], #4
 800d2f2:	d8e7      	bhi.n	800d2c4 <__mdiff+0x7c>
 800d2f4:	1b2b      	subs	r3, r5, r4
 800d2f6:	3b15      	subs	r3, #21
 800d2f8:	f023 0303 	bic.w	r3, r3, #3
 800d2fc:	3304      	adds	r3, #4
 800d2fe:	3415      	adds	r4, #21
 800d300:	42a5      	cmp	r5, r4
 800d302:	bf38      	it	cc
 800d304:	2304      	movcc	r3, #4
 800d306:	4419      	add	r1, r3
 800d308:	4473      	add	r3, lr
 800d30a:	469e      	mov	lr, r3
 800d30c:	460d      	mov	r5, r1
 800d30e:	4565      	cmp	r5, ip
 800d310:	d30e      	bcc.n	800d330 <__mdiff+0xe8>
 800d312:	f10c 0203 	add.w	r2, ip, #3
 800d316:	1a52      	subs	r2, r2, r1
 800d318:	f022 0203 	bic.w	r2, r2, #3
 800d31c:	3903      	subs	r1, #3
 800d31e:	458c      	cmp	ip, r1
 800d320:	bf38      	it	cc
 800d322:	2200      	movcc	r2, #0
 800d324:	441a      	add	r2, r3
 800d326:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d32a:	b17b      	cbz	r3, 800d34c <__mdiff+0x104>
 800d32c:	6106      	str	r6, [r0, #16]
 800d32e:	e7a5      	b.n	800d27c <__mdiff+0x34>
 800d330:	f855 8b04 	ldr.w	r8, [r5], #4
 800d334:	fa17 f488 	uxtah	r4, r7, r8
 800d338:	1422      	asrs	r2, r4, #16
 800d33a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800d33e:	b2a4      	uxth	r4, r4
 800d340:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800d344:	f84e 4b04 	str.w	r4, [lr], #4
 800d348:	1417      	asrs	r7, r2, #16
 800d34a:	e7e0      	b.n	800d30e <__mdiff+0xc6>
 800d34c:	3e01      	subs	r6, #1
 800d34e:	e7ea      	b.n	800d326 <__mdiff+0xde>
 800d350:	0800fa0c 	.word	0x0800fa0c
 800d354:	0800fb00 	.word	0x0800fb00

0800d358 <__ulp>:
 800d358:	b082      	sub	sp, #8
 800d35a:	ed8d 0b00 	vstr	d0, [sp]
 800d35e:	9b01      	ldr	r3, [sp, #4]
 800d360:	4912      	ldr	r1, [pc, #72]	; (800d3ac <__ulp+0x54>)
 800d362:	4019      	ands	r1, r3
 800d364:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800d368:	2900      	cmp	r1, #0
 800d36a:	dd05      	ble.n	800d378 <__ulp+0x20>
 800d36c:	2200      	movs	r2, #0
 800d36e:	460b      	mov	r3, r1
 800d370:	ec43 2b10 	vmov	d0, r2, r3
 800d374:	b002      	add	sp, #8
 800d376:	4770      	bx	lr
 800d378:	4249      	negs	r1, r1
 800d37a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800d37e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800d382:	f04f 0200 	mov.w	r2, #0
 800d386:	f04f 0300 	mov.w	r3, #0
 800d38a:	da04      	bge.n	800d396 <__ulp+0x3e>
 800d38c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800d390:	fa41 f300 	asr.w	r3, r1, r0
 800d394:	e7ec      	b.n	800d370 <__ulp+0x18>
 800d396:	f1a0 0114 	sub.w	r1, r0, #20
 800d39a:	291e      	cmp	r1, #30
 800d39c:	bfda      	itte	le
 800d39e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800d3a2:	fa20 f101 	lsrle.w	r1, r0, r1
 800d3a6:	2101      	movgt	r1, #1
 800d3a8:	460a      	mov	r2, r1
 800d3aa:	e7e1      	b.n	800d370 <__ulp+0x18>
 800d3ac:	7ff00000 	.word	0x7ff00000

0800d3b0 <__b2d>:
 800d3b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3b2:	6905      	ldr	r5, [r0, #16]
 800d3b4:	f100 0714 	add.w	r7, r0, #20
 800d3b8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800d3bc:	1f2e      	subs	r6, r5, #4
 800d3be:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d3c2:	4620      	mov	r0, r4
 800d3c4:	f7ff fd52 	bl	800ce6c <__hi0bits>
 800d3c8:	f1c0 0320 	rsb	r3, r0, #32
 800d3cc:	280a      	cmp	r0, #10
 800d3ce:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800d44c <__b2d+0x9c>
 800d3d2:	600b      	str	r3, [r1, #0]
 800d3d4:	dc14      	bgt.n	800d400 <__b2d+0x50>
 800d3d6:	f1c0 0e0b 	rsb	lr, r0, #11
 800d3da:	fa24 f10e 	lsr.w	r1, r4, lr
 800d3de:	42b7      	cmp	r7, r6
 800d3e0:	ea41 030c 	orr.w	r3, r1, ip
 800d3e4:	bf34      	ite	cc
 800d3e6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d3ea:	2100      	movcs	r1, #0
 800d3ec:	3015      	adds	r0, #21
 800d3ee:	fa04 f000 	lsl.w	r0, r4, r0
 800d3f2:	fa21 f10e 	lsr.w	r1, r1, lr
 800d3f6:	ea40 0201 	orr.w	r2, r0, r1
 800d3fa:	ec43 2b10 	vmov	d0, r2, r3
 800d3fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d400:	42b7      	cmp	r7, r6
 800d402:	bf3a      	itte	cc
 800d404:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d408:	f1a5 0608 	subcc.w	r6, r5, #8
 800d40c:	2100      	movcs	r1, #0
 800d40e:	380b      	subs	r0, #11
 800d410:	d017      	beq.n	800d442 <__b2d+0x92>
 800d412:	f1c0 0c20 	rsb	ip, r0, #32
 800d416:	fa04 f500 	lsl.w	r5, r4, r0
 800d41a:	42be      	cmp	r6, r7
 800d41c:	fa21 f40c 	lsr.w	r4, r1, ip
 800d420:	ea45 0504 	orr.w	r5, r5, r4
 800d424:	bf8c      	ite	hi
 800d426:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800d42a:	2400      	movls	r4, #0
 800d42c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800d430:	fa01 f000 	lsl.w	r0, r1, r0
 800d434:	fa24 f40c 	lsr.w	r4, r4, ip
 800d438:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d43c:	ea40 0204 	orr.w	r2, r0, r4
 800d440:	e7db      	b.n	800d3fa <__b2d+0x4a>
 800d442:	ea44 030c 	orr.w	r3, r4, ip
 800d446:	460a      	mov	r2, r1
 800d448:	e7d7      	b.n	800d3fa <__b2d+0x4a>
 800d44a:	bf00      	nop
 800d44c:	3ff00000 	.word	0x3ff00000

0800d450 <__d2b>:
 800d450:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d454:	4689      	mov	r9, r1
 800d456:	2101      	movs	r1, #1
 800d458:	ec57 6b10 	vmov	r6, r7, d0
 800d45c:	4690      	mov	r8, r2
 800d45e:	f7ff fc0f 	bl	800cc80 <_Balloc>
 800d462:	4604      	mov	r4, r0
 800d464:	b930      	cbnz	r0, 800d474 <__d2b+0x24>
 800d466:	4602      	mov	r2, r0
 800d468:	4b25      	ldr	r3, [pc, #148]	; (800d500 <__d2b+0xb0>)
 800d46a:	4826      	ldr	r0, [pc, #152]	; (800d504 <__d2b+0xb4>)
 800d46c:	f240 310a 	movw	r1, #778	; 0x30a
 800d470:	f000 fbaa 	bl	800dbc8 <__assert_func>
 800d474:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d478:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d47c:	bb35      	cbnz	r5, 800d4cc <__d2b+0x7c>
 800d47e:	2e00      	cmp	r6, #0
 800d480:	9301      	str	r3, [sp, #4]
 800d482:	d028      	beq.n	800d4d6 <__d2b+0x86>
 800d484:	4668      	mov	r0, sp
 800d486:	9600      	str	r6, [sp, #0]
 800d488:	f7ff fd10 	bl	800ceac <__lo0bits>
 800d48c:	9900      	ldr	r1, [sp, #0]
 800d48e:	b300      	cbz	r0, 800d4d2 <__d2b+0x82>
 800d490:	9a01      	ldr	r2, [sp, #4]
 800d492:	f1c0 0320 	rsb	r3, r0, #32
 800d496:	fa02 f303 	lsl.w	r3, r2, r3
 800d49a:	430b      	orrs	r3, r1
 800d49c:	40c2      	lsrs	r2, r0
 800d49e:	6163      	str	r3, [r4, #20]
 800d4a0:	9201      	str	r2, [sp, #4]
 800d4a2:	9b01      	ldr	r3, [sp, #4]
 800d4a4:	61a3      	str	r3, [r4, #24]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	bf14      	ite	ne
 800d4aa:	2202      	movne	r2, #2
 800d4ac:	2201      	moveq	r2, #1
 800d4ae:	6122      	str	r2, [r4, #16]
 800d4b0:	b1d5      	cbz	r5, 800d4e8 <__d2b+0x98>
 800d4b2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d4b6:	4405      	add	r5, r0
 800d4b8:	f8c9 5000 	str.w	r5, [r9]
 800d4bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d4c0:	f8c8 0000 	str.w	r0, [r8]
 800d4c4:	4620      	mov	r0, r4
 800d4c6:	b003      	add	sp, #12
 800d4c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d4cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d4d0:	e7d5      	b.n	800d47e <__d2b+0x2e>
 800d4d2:	6161      	str	r1, [r4, #20]
 800d4d4:	e7e5      	b.n	800d4a2 <__d2b+0x52>
 800d4d6:	a801      	add	r0, sp, #4
 800d4d8:	f7ff fce8 	bl	800ceac <__lo0bits>
 800d4dc:	9b01      	ldr	r3, [sp, #4]
 800d4de:	6163      	str	r3, [r4, #20]
 800d4e0:	2201      	movs	r2, #1
 800d4e2:	6122      	str	r2, [r4, #16]
 800d4e4:	3020      	adds	r0, #32
 800d4e6:	e7e3      	b.n	800d4b0 <__d2b+0x60>
 800d4e8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d4ec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d4f0:	f8c9 0000 	str.w	r0, [r9]
 800d4f4:	6918      	ldr	r0, [r3, #16]
 800d4f6:	f7ff fcb9 	bl	800ce6c <__hi0bits>
 800d4fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d4fe:	e7df      	b.n	800d4c0 <__d2b+0x70>
 800d500:	0800fa0c 	.word	0x0800fa0c
 800d504:	0800fb00 	.word	0x0800fb00

0800d508 <__ratio>:
 800d508:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d50c:	4688      	mov	r8, r1
 800d50e:	4669      	mov	r1, sp
 800d510:	4681      	mov	r9, r0
 800d512:	f7ff ff4d 	bl	800d3b0 <__b2d>
 800d516:	a901      	add	r1, sp, #4
 800d518:	4640      	mov	r0, r8
 800d51a:	ec55 4b10 	vmov	r4, r5, d0
 800d51e:	f7ff ff47 	bl	800d3b0 <__b2d>
 800d522:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d526:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d52a:	eba3 0c02 	sub.w	ip, r3, r2
 800d52e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d532:	1a9b      	subs	r3, r3, r2
 800d534:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d538:	ec51 0b10 	vmov	r0, r1, d0
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	bfd6      	itet	le
 800d540:	460a      	movle	r2, r1
 800d542:	462a      	movgt	r2, r5
 800d544:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d548:	468b      	mov	fp, r1
 800d54a:	462f      	mov	r7, r5
 800d54c:	bfd4      	ite	le
 800d54e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d552:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d556:	4620      	mov	r0, r4
 800d558:	ee10 2a10 	vmov	r2, s0
 800d55c:	465b      	mov	r3, fp
 800d55e:	4639      	mov	r1, r7
 800d560:	f7f3 f99c 	bl	800089c <__aeabi_ddiv>
 800d564:	ec41 0b10 	vmov	d0, r0, r1
 800d568:	b003      	add	sp, #12
 800d56a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d56e <__copybits>:
 800d56e:	3901      	subs	r1, #1
 800d570:	b570      	push	{r4, r5, r6, lr}
 800d572:	1149      	asrs	r1, r1, #5
 800d574:	6914      	ldr	r4, [r2, #16]
 800d576:	3101      	adds	r1, #1
 800d578:	f102 0314 	add.w	r3, r2, #20
 800d57c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d580:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d584:	1f05      	subs	r5, r0, #4
 800d586:	42a3      	cmp	r3, r4
 800d588:	d30c      	bcc.n	800d5a4 <__copybits+0x36>
 800d58a:	1aa3      	subs	r3, r4, r2
 800d58c:	3b11      	subs	r3, #17
 800d58e:	f023 0303 	bic.w	r3, r3, #3
 800d592:	3211      	adds	r2, #17
 800d594:	42a2      	cmp	r2, r4
 800d596:	bf88      	it	hi
 800d598:	2300      	movhi	r3, #0
 800d59a:	4418      	add	r0, r3
 800d59c:	2300      	movs	r3, #0
 800d59e:	4288      	cmp	r0, r1
 800d5a0:	d305      	bcc.n	800d5ae <__copybits+0x40>
 800d5a2:	bd70      	pop	{r4, r5, r6, pc}
 800d5a4:	f853 6b04 	ldr.w	r6, [r3], #4
 800d5a8:	f845 6f04 	str.w	r6, [r5, #4]!
 800d5ac:	e7eb      	b.n	800d586 <__copybits+0x18>
 800d5ae:	f840 3b04 	str.w	r3, [r0], #4
 800d5b2:	e7f4      	b.n	800d59e <__copybits+0x30>

0800d5b4 <__any_on>:
 800d5b4:	f100 0214 	add.w	r2, r0, #20
 800d5b8:	6900      	ldr	r0, [r0, #16]
 800d5ba:	114b      	asrs	r3, r1, #5
 800d5bc:	4298      	cmp	r0, r3
 800d5be:	b510      	push	{r4, lr}
 800d5c0:	db11      	blt.n	800d5e6 <__any_on+0x32>
 800d5c2:	dd0a      	ble.n	800d5da <__any_on+0x26>
 800d5c4:	f011 011f 	ands.w	r1, r1, #31
 800d5c8:	d007      	beq.n	800d5da <__any_on+0x26>
 800d5ca:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d5ce:	fa24 f001 	lsr.w	r0, r4, r1
 800d5d2:	fa00 f101 	lsl.w	r1, r0, r1
 800d5d6:	428c      	cmp	r4, r1
 800d5d8:	d10b      	bne.n	800d5f2 <__any_on+0x3e>
 800d5da:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d5de:	4293      	cmp	r3, r2
 800d5e0:	d803      	bhi.n	800d5ea <__any_on+0x36>
 800d5e2:	2000      	movs	r0, #0
 800d5e4:	bd10      	pop	{r4, pc}
 800d5e6:	4603      	mov	r3, r0
 800d5e8:	e7f7      	b.n	800d5da <__any_on+0x26>
 800d5ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d5ee:	2900      	cmp	r1, #0
 800d5f0:	d0f5      	beq.n	800d5de <__any_on+0x2a>
 800d5f2:	2001      	movs	r0, #1
 800d5f4:	e7f6      	b.n	800d5e4 <__any_on+0x30>

0800d5f6 <_calloc_r>:
 800d5f6:	b513      	push	{r0, r1, r4, lr}
 800d5f8:	434a      	muls	r2, r1
 800d5fa:	4611      	mov	r1, r2
 800d5fc:	9201      	str	r2, [sp, #4]
 800d5fe:	f000 f859 	bl	800d6b4 <_malloc_r>
 800d602:	4604      	mov	r4, r0
 800d604:	b118      	cbz	r0, 800d60e <_calloc_r+0x18>
 800d606:	9a01      	ldr	r2, [sp, #4]
 800d608:	2100      	movs	r1, #0
 800d60a:	f7fc fa7f 	bl	8009b0c <memset>
 800d60e:	4620      	mov	r0, r4
 800d610:	b002      	add	sp, #8
 800d612:	bd10      	pop	{r4, pc}

0800d614 <_free_r>:
 800d614:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d616:	2900      	cmp	r1, #0
 800d618:	d048      	beq.n	800d6ac <_free_r+0x98>
 800d61a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d61e:	9001      	str	r0, [sp, #4]
 800d620:	2b00      	cmp	r3, #0
 800d622:	f1a1 0404 	sub.w	r4, r1, #4
 800d626:	bfb8      	it	lt
 800d628:	18e4      	addlt	r4, r4, r3
 800d62a:	f000 fb41 	bl	800dcb0 <__malloc_lock>
 800d62e:	4a20      	ldr	r2, [pc, #128]	; (800d6b0 <_free_r+0x9c>)
 800d630:	9801      	ldr	r0, [sp, #4]
 800d632:	6813      	ldr	r3, [r2, #0]
 800d634:	4615      	mov	r5, r2
 800d636:	b933      	cbnz	r3, 800d646 <_free_r+0x32>
 800d638:	6063      	str	r3, [r4, #4]
 800d63a:	6014      	str	r4, [r2, #0]
 800d63c:	b003      	add	sp, #12
 800d63e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d642:	f000 bb3b 	b.w	800dcbc <__malloc_unlock>
 800d646:	42a3      	cmp	r3, r4
 800d648:	d90b      	bls.n	800d662 <_free_r+0x4e>
 800d64a:	6821      	ldr	r1, [r4, #0]
 800d64c:	1862      	adds	r2, r4, r1
 800d64e:	4293      	cmp	r3, r2
 800d650:	bf04      	itt	eq
 800d652:	681a      	ldreq	r2, [r3, #0]
 800d654:	685b      	ldreq	r3, [r3, #4]
 800d656:	6063      	str	r3, [r4, #4]
 800d658:	bf04      	itt	eq
 800d65a:	1852      	addeq	r2, r2, r1
 800d65c:	6022      	streq	r2, [r4, #0]
 800d65e:	602c      	str	r4, [r5, #0]
 800d660:	e7ec      	b.n	800d63c <_free_r+0x28>
 800d662:	461a      	mov	r2, r3
 800d664:	685b      	ldr	r3, [r3, #4]
 800d666:	b10b      	cbz	r3, 800d66c <_free_r+0x58>
 800d668:	42a3      	cmp	r3, r4
 800d66a:	d9fa      	bls.n	800d662 <_free_r+0x4e>
 800d66c:	6811      	ldr	r1, [r2, #0]
 800d66e:	1855      	adds	r5, r2, r1
 800d670:	42a5      	cmp	r5, r4
 800d672:	d10b      	bne.n	800d68c <_free_r+0x78>
 800d674:	6824      	ldr	r4, [r4, #0]
 800d676:	4421      	add	r1, r4
 800d678:	1854      	adds	r4, r2, r1
 800d67a:	42a3      	cmp	r3, r4
 800d67c:	6011      	str	r1, [r2, #0]
 800d67e:	d1dd      	bne.n	800d63c <_free_r+0x28>
 800d680:	681c      	ldr	r4, [r3, #0]
 800d682:	685b      	ldr	r3, [r3, #4]
 800d684:	6053      	str	r3, [r2, #4]
 800d686:	4421      	add	r1, r4
 800d688:	6011      	str	r1, [r2, #0]
 800d68a:	e7d7      	b.n	800d63c <_free_r+0x28>
 800d68c:	d902      	bls.n	800d694 <_free_r+0x80>
 800d68e:	230c      	movs	r3, #12
 800d690:	6003      	str	r3, [r0, #0]
 800d692:	e7d3      	b.n	800d63c <_free_r+0x28>
 800d694:	6825      	ldr	r5, [r4, #0]
 800d696:	1961      	adds	r1, r4, r5
 800d698:	428b      	cmp	r3, r1
 800d69a:	bf04      	itt	eq
 800d69c:	6819      	ldreq	r1, [r3, #0]
 800d69e:	685b      	ldreq	r3, [r3, #4]
 800d6a0:	6063      	str	r3, [r4, #4]
 800d6a2:	bf04      	itt	eq
 800d6a4:	1949      	addeq	r1, r1, r5
 800d6a6:	6021      	streq	r1, [r4, #0]
 800d6a8:	6054      	str	r4, [r2, #4]
 800d6aa:	e7c7      	b.n	800d63c <_free_r+0x28>
 800d6ac:	b003      	add	sp, #12
 800d6ae:	bd30      	pop	{r4, r5, pc}
 800d6b0:	2000022c 	.word	0x2000022c

0800d6b4 <_malloc_r>:
 800d6b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6b6:	1ccd      	adds	r5, r1, #3
 800d6b8:	f025 0503 	bic.w	r5, r5, #3
 800d6bc:	3508      	adds	r5, #8
 800d6be:	2d0c      	cmp	r5, #12
 800d6c0:	bf38      	it	cc
 800d6c2:	250c      	movcc	r5, #12
 800d6c4:	2d00      	cmp	r5, #0
 800d6c6:	4606      	mov	r6, r0
 800d6c8:	db01      	blt.n	800d6ce <_malloc_r+0x1a>
 800d6ca:	42a9      	cmp	r1, r5
 800d6cc:	d903      	bls.n	800d6d6 <_malloc_r+0x22>
 800d6ce:	230c      	movs	r3, #12
 800d6d0:	6033      	str	r3, [r6, #0]
 800d6d2:	2000      	movs	r0, #0
 800d6d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6d6:	f000 faeb 	bl	800dcb0 <__malloc_lock>
 800d6da:	4921      	ldr	r1, [pc, #132]	; (800d760 <_malloc_r+0xac>)
 800d6dc:	680a      	ldr	r2, [r1, #0]
 800d6de:	4614      	mov	r4, r2
 800d6e0:	b99c      	cbnz	r4, 800d70a <_malloc_r+0x56>
 800d6e2:	4f20      	ldr	r7, [pc, #128]	; (800d764 <_malloc_r+0xb0>)
 800d6e4:	683b      	ldr	r3, [r7, #0]
 800d6e6:	b923      	cbnz	r3, 800d6f2 <_malloc_r+0x3e>
 800d6e8:	4621      	mov	r1, r4
 800d6ea:	4630      	mov	r0, r6
 800d6ec:	f000 f9e8 	bl	800dac0 <_sbrk_r>
 800d6f0:	6038      	str	r0, [r7, #0]
 800d6f2:	4629      	mov	r1, r5
 800d6f4:	4630      	mov	r0, r6
 800d6f6:	f000 f9e3 	bl	800dac0 <_sbrk_r>
 800d6fa:	1c43      	adds	r3, r0, #1
 800d6fc:	d123      	bne.n	800d746 <_malloc_r+0x92>
 800d6fe:	230c      	movs	r3, #12
 800d700:	6033      	str	r3, [r6, #0]
 800d702:	4630      	mov	r0, r6
 800d704:	f000 fada 	bl	800dcbc <__malloc_unlock>
 800d708:	e7e3      	b.n	800d6d2 <_malloc_r+0x1e>
 800d70a:	6823      	ldr	r3, [r4, #0]
 800d70c:	1b5b      	subs	r3, r3, r5
 800d70e:	d417      	bmi.n	800d740 <_malloc_r+0x8c>
 800d710:	2b0b      	cmp	r3, #11
 800d712:	d903      	bls.n	800d71c <_malloc_r+0x68>
 800d714:	6023      	str	r3, [r4, #0]
 800d716:	441c      	add	r4, r3
 800d718:	6025      	str	r5, [r4, #0]
 800d71a:	e004      	b.n	800d726 <_malloc_r+0x72>
 800d71c:	6863      	ldr	r3, [r4, #4]
 800d71e:	42a2      	cmp	r2, r4
 800d720:	bf0c      	ite	eq
 800d722:	600b      	streq	r3, [r1, #0]
 800d724:	6053      	strne	r3, [r2, #4]
 800d726:	4630      	mov	r0, r6
 800d728:	f000 fac8 	bl	800dcbc <__malloc_unlock>
 800d72c:	f104 000b 	add.w	r0, r4, #11
 800d730:	1d23      	adds	r3, r4, #4
 800d732:	f020 0007 	bic.w	r0, r0, #7
 800d736:	1ac2      	subs	r2, r0, r3
 800d738:	d0cc      	beq.n	800d6d4 <_malloc_r+0x20>
 800d73a:	1a1b      	subs	r3, r3, r0
 800d73c:	50a3      	str	r3, [r4, r2]
 800d73e:	e7c9      	b.n	800d6d4 <_malloc_r+0x20>
 800d740:	4622      	mov	r2, r4
 800d742:	6864      	ldr	r4, [r4, #4]
 800d744:	e7cc      	b.n	800d6e0 <_malloc_r+0x2c>
 800d746:	1cc4      	adds	r4, r0, #3
 800d748:	f024 0403 	bic.w	r4, r4, #3
 800d74c:	42a0      	cmp	r0, r4
 800d74e:	d0e3      	beq.n	800d718 <_malloc_r+0x64>
 800d750:	1a21      	subs	r1, r4, r0
 800d752:	4630      	mov	r0, r6
 800d754:	f000 f9b4 	bl	800dac0 <_sbrk_r>
 800d758:	3001      	adds	r0, #1
 800d75a:	d1dd      	bne.n	800d718 <_malloc_r+0x64>
 800d75c:	e7cf      	b.n	800d6fe <_malloc_r+0x4a>
 800d75e:	bf00      	nop
 800d760:	2000022c 	.word	0x2000022c
 800d764:	20000230 	.word	0x20000230

0800d768 <__sfputc_r>:
 800d768:	6893      	ldr	r3, [r2, #8]
 800d76a:	3b01      	subs	r3, #1
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	b410      	push	{r4}
 800d770:	6093      	str	r3, [r2, #8]
 800d772:	da08      	bge.n	800d786 <__sfputc_r+0x1e>
 800d774:	6994      	ldr	r4, [r2, #24]
 800d776:	42a3      	cmp	r3, r4
 800d778:	db01      	blt.n	800d77e <__sfputc_r+0x16>
 800d77a:	290a      	cmp	r1, #10
 800d77c:	d103      	bne.n	800d786 <__sfputc_r+0x1e>
 800d77e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d782:	f7fd bd99 	b.w	800b2b8 <__swbuf_r>
 800d786:	6813      	ldr	r3, [r2, #0]
 800d788:	1c58      	adds	r0, r3, #1
 800d78a:	6010      	str	r0, [r2, #0]
 800d78c:	7019      	strb	r1, [r3, #0]
 800d78e:	4608      	mov	r0, r1
 800d790:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d794:	4770      	bx	lr

0800d796 <__sfputs_r>:
 800d796:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d798:	4606      	mov	r6, r0
 800d79a:	460f      	mov	r7, r1
 800d79c:	4614      	mov	r4, r2
 800d79e:	18d5      	adds	r5, r2, r3
 800d7a0:	42ac      	cmp	r4, r5
 800d7a2:	d101      	bne.n	800d7a8 <__sfputs_r+0x12>
 800d7a4:	2000      	movs	r0, #0
 800d7a6:	e007      	b.n	800d7b8 <__sfputs_r+0x22>
 800d7a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7ac:	463a      	mov	r2, r7
 800d7ae:	4630      	mov	r0, r6
 800d7b0:	f7ff ffda 	bl	800d768 <__sfputc_r>
 800d7b4:	1c43      	adds	r3, r0, #1
 800d7b6:	d1f3      	bne.n	800d7a0 <__sfputs_r+0xa>
 800d7b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d7bc <_vfiprintf_r>:
 800d7bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7c0:	460d      	mov	r5, r1
 800d7c2:	b09d      	sub	sp, #116	; 0x74
 800d7c4:	4614      	mov	r4, r2
 800d7c6:	4698      	mov	r8, r3
 800d7c8:	4606      	mov	r6, r0
 800d7ca:	b118      	cbz	r0, 800d7d4 <_vfiprintf_r+0x18>
 800d7cc:	6983      	ldr	r3, [r0, #24]
 800d7ce:	b90b      	cbnz	r3, 800d7d4 <_vfiprintf_r+0x18>
 800d7d0:	f7fe fdc4 	bl	800c35c <__sinit>
 800d7d4:	4b89      	ldr	r3, [pc, #548]	; (800d9fc <_vfiprintf_r+0x240>)
 800d7d6:	429d      	cmp	r5, r3
 800d7d8:	d11b      	bne.n	800d812 <_vfiprintf_r+0x56>
 800d7da:	6875      	ldr	r5, [r6, #4]
 800d7dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d7de:	07d9      	lsls	r1, r3, #31
 800d7e0:	d405      	bmi.n	800d7ee <_vfiprintf_r+0x32>
 800d7e2:	89ab      	ldrh	r3, [r5, #12]
 800d7e4:	059a      	lsls	r2, r3, #22
 800d7e6:	d402      	bmi.n	800d7ee <_vfiprintf_r+0x32>
 800d7e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d7ea:	f7ff f9c8 	bl	800cb7e <__retarget_lock_acquire_recursive>
 800d7ee:	89ab      	ldrh	r3, [r5, #12]
 800d7f0:	071b      	lsls	r3, r3, #28
 800d7f2:	d501      	bpl.n	800d7f8 <_vfiprintf_r+0x3c>
 800d7f4:	692b      	ldr	r3, [r5, #16]
 800d7f6:	b9eb      	cbnz	r3, 800d834 <_vfiprintf_r+0x78>
 800d7f8:	4629      	mov	r1, r5
 800d7fa:	4630      	mov	r0, r6
 800d7fc:	f7fd fdae 	bl	800b35c <__swsetup_r>
 800d800:	b1c0      	cbz	r0, 800d834 <_vfiprintf_r+0x78>
 800d802:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d804:	07dc      	lsls	r4, r3, #31
 800d806:	d50e      	bpl.n	800d826 <_vfiprintf_r+0x6a>
 800d808:	f04f 30ff 	mov.w	r0, #4294967295
 800d80c:	b01d      	add	sp, #116	; 0x74
 800d80e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d812:	4b7b      	ldr	r3, [pc, #492]	; (800da00 <_vfiprintf_r+0x244>)
 800d814:	429d      	cmp	r5, r3
 800d816:	d101      	bne.n	800d81c <_vfiprintf_r+0x60>
 800d818:	68b5      	ldr	r5, [r6, #8]
 800d81a:	e7df      	b.n	800d7dc <_vfiprintf_r+0x20>
 800d81c:	4b79      	ldr	r3, [pc, #484]	; (800da04 <_vfiprintf_r+0x248>)
 800d81e:	429d      	cmp	r5, r3
 800d820:	bf08      	it	eq
 800d822:	68f5      	ldreq	r5, [r6, #12]
 800d824:	e7da      	b.n	800d7dc <_vfiprintf_r+0x20>
 800d826:	89ab      	ldrh	r3, [r5, #12]
 800d828:	0598      	lsls	r0, r3, #22
 800d82a:	d4ed      	bmi.n	800d808 <_vfiprintf_r+0x4c>
 800d82c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d82e:	f7ff f9a7 	bl	800cb80 <__retarget_lock_release_recursive>
 800d832:	e7e9      	b.n	800d808 <_vfiprintf_r+0x4c>
 800d834:	2300      	movs	r3, #0
 800d836:	9309      	str	r3, [sp, #36]	; 0x24
 800d838:	2320      	movs	r3, #32
 800d83a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d83e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d842:	2330      	movs	r3, #48	; 0x30
 800d844:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800da08 <_vfiprintf_r+0x24c>
 800d848:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d84c:	f04f 0901 	mov.w	r9, #1
 800d850:	4623      	mov	r3, r4
 800d852:	469a      	mov	sl, r3
 800d854:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d858:	b10a      	cbz	r2, 800d85e <_vfiprintf_r+0xa2>
 800d85a:	2a25      	cmp	r2, #37	; 0x25
 800d85c:	d1f9      	bne.n	800d852 <_vfiprintf_r+0x96>
 800d85e:	ebba 0b04 	subs.w	fp, sl, r4
 800d862:	d00b      	beq.n	800d87c <_vfiprintf_r+0xc0>
 800d864:	465b      	mov	r3, fp
 800d866:	4622      	mov	r2, r4
 800d868:	4629      	mov	r1, r5
 800d86a:	4630      	mov	r0, r6
 800d86c:	f7ff ff93 	bl	800d796 <__sfputs_r>
 800d870:	3001      	adds	r0, #1
 800d872:	f000 80aa 	beq.w	800d9ca <_vfiprintf_r+0x20e>
 800d876:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d878:	445a      	add	r2, fp
 800d87a:	9209      	str	r2, [sp, #36]	; 0x24
 800d87c:	f89a 3000 	ldrb.w	r3, [sl]
 800d880:	2b00      	cmp	r3, #0
 800d882:	f000 80a2 	beq.w	800d9ca <_vfiprintf_r+0x20e>
 800d886:	2300      	movs	r3, #0
 800d888:	f04f 32ff 	mov.w	r2, #4294967295
 800d88c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d890:	f10a 0a01 	add.w	sl, sl, #1
 800d894:	9304      	str	r3, [sp, #16]
 800d896:	9307      	str	r3, [sp, #28]
 800d898:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d89c:	931a      	str	r3, [sp, #104]	; 0x68
 800d89e:	4654      	mov	r4, sl
 800d8a0:	2205      	movs	r2, #5
 800d8a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8a6:	4858      	ldr	r0, [pc, #352]	; (800da08 <_vfiprintf_r+0x24c>)
 800d8a8:	f7f2 fcc2 	bl	8000230 <memchr>
 800d8ac:	9a04      	ldr	r2, [sp, #16]
 800d8ae:	b9d8      	cbnz	r0, 800d8e8 <_vfiprintf_r+0x12c>
 800d8b0:	06d1      	lsls	r1, r2, #27
 800d8b2:	bf44      	itt	mi
 800d8b4:	2320      	movmi	r3, #32
 800d8b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d8ba:	0713      	lsls	r3, r2, #28
 800d8bc:	bf44      	itt	mi
 800d8be:	232b      	movmi	r3, #43	; 0x2b
 800d8c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d8c4:	f89a 3000 	ldrb.w	r3, [sl]
 800d8c8:	2b2a      	cmp	r3, #42	; 0x2a
 800d8ca:	d015      	beq.n	800d8f8 <_vfiprintf_r+0x13c>
 800d8cc:	9a07      	ldr	r2, [sp, #28]
 800d8ce:	4654      	mov	r4, sl
 800d8d0:	2000      	movs	r0, #0
 800d8d2:	f04f 0c0a 	mov.w	ip, #10
 800d8d6:	4621      	mov	r1, r4
 800d8d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d8dc:	3b30      	subs	r3, #48	; 0x30
 800d8de:	2b09      	cmp	r3, #9
 800d8e0:	d94e      	bls.n	800d980 <_vfiprintf_r+0x1c4>
 800d8e2:	b1b0      	cbz	r0, 800d912 <_vfiprintf_r+0x156>
 800d8e4:	9207      	str	r2, [sp, #28]
 800d8e6:	e014      	b.n	800d912 <_vfiprintf_r+0x156>
 800d8e8:	eba0 0308 	sub.w	r3, r0, r8
 800d8ec:	fa09 f303 	lsl.w	r3, r9, r3
 800d8f0:	4313      	orrs	r3, r2
 800d8f2:	9304      	str	r3, [sp, #16]
 800d8f4:	46a2      	mov	sl, r4
 800d8f6:	e7d2      	b.n	800d89e <_vfiprintf_r+0xe2>
 800d8f8:	9b03      	ldr	r3, [sp, #12]
 800d8fa:	1d19      	adds	r1, r3, #4
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	9103      	str	r1, [sp, #12]
 800d900:	2b00      	cmp	r3, #0
 800d902:	bfbb      	ittet	lt
 800d904:	425b      	neglt	r3, r3
 800d906:	f042 0202 	orrlt.w	r2, r2, #2
 800d90a:	9307      	strge	r3, [sp, #28]
 800d90c:	9307      	strlt	r3, [sp, #28]
 800d90e:	bfb8      	it	lt
 800d910:	9204      	strlt	r2, [sp, #16]
 800d912:	7823      	ldrb	r3, [r4, #0]
 800d914:	2b2e      	cmp	r3, #46	; 0x2e
 800d916:	d10c      	bne.n	800d932 <_vfiprintf_r+0x176>
 800d918:	7863      	ldrb	r3, [r4, #1]
 800d91a:	2b2a      	cmp	r3, #42	; 0x2a
 800d91c:	d135      	bne.n	800d98a <_vfiprintf_r+0x1ce>
 800d91e:	9b03      	ldr	r3, [sp, #12]
 800d920:	1d1a      	adds	r2, r3, #4
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	9203      	str	r2, [sp, #12]
 800d926:	2b00      	cmp	r3, #0
 800d928:	bfb8      	it	lt
 800d92a:	f04f 33ff 	movlt.w	r3, #4294967295
 800d92e:	3402      	adds	r4, #2
 800d930:	9305      	str	r3, [sp, #20]
 800d932:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800da18 <_vfiprintf_r+0x25c>
 800d936:	7821      	ldrb	r1, [r4, #0]
 800d938:	2203      	movs	r2, #3
 800d93a:	4650      	mov	r0, sl
 800d93c:	f7f2 fc78 	bl	8000230 <memchr>
 800d940:	b140      	cbz	r0, 800d954 <_vfiprintf_r+0x198>
 800d942:	2340      	movs	r3, #64	; 0x40
 800d944:	eba0 000a 	sub.w	r0, r0, sl
 800d948:	fa03 f000 	lsl.w	r0, r3, r0
 800d94c:	9b04      	ldr	r3, [sp, #16]
 800d94e:	4303      	orrs	r3, r0
 800d950:	3401      	adds	r4, #1
 800d952:	9304      	str	r3, [sp, #16]
 800d954:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d958:	482c      	ldr	r0, [pc, #176]	; (800da0c <_vfiprintf_r+0x250>)
 800d95a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d95e:	2206      	movs	r2, #6
 800d960:	f7f2 fc66 	bl	8000230 <memchr>
 800d964:	2800      	cmp	r0, #0
 800d966:	d03f      	beq.n	800d9e8 <_vfiprintf_r+0x22c>
 800d968:	4b29      	ldr	r3, [pc, #164]	; (800da10 <_vfiprintf_r+0x254>)
 800d96a:	bb1b      	cbnz	r3, 800d9b4 <_vfiprintf_r+0x1f8>
 800d96c:	9b03      	ldr	r3, [sp, #12]
 800d96e:	3307      	adds	r3, #7
 800d970:	f023 0307 	bic.w	r3, r3, #7
 800d974:	3308      	adds	r3, #8
 800d976:	9303      	str	r3, [sp, #12]
 800d978:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d97a:	443b      	add	r3, r7
 800d97c:	9309      	str	r3, [sp, #36]	; 0x24
 800d97e:	e767      	b.n	800d850 <_vfiprintf_r+0x94>
 800d980:	fb0c 3202 	mla	r2, ip, r2, r3
 800d984:	460c      	mov	r4, r1
 800d986:	2001      	movs	r0, #1
 800d988:	e7a5      	b.n	800d8d6 <_vfiprintf_r+0x11a>
 800d98a:	2300      	movs	r3, #0
 800d98c:	3401      	adds	r4, #1
 800d98e:	9305      	str	r3, [sp, #20]
 800d990:	4619      	mov	r1, r3
 800d992:	f04f 0c0a 	mov.w	ip, #10
 800d996:	4620      	mov	r0, r4
 800d998:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d99c:	3a30      	subs	r2, #48	; 0x30
 800d99e:	2a09      	cmp	r2, #9
 800d9a0:	d903      	bls.n	800d9aa <_vfiprintf_r+0x1ee>
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d0c5      	beq.n	800d932 <_vfiprintf_r+0x176>
 800d9a6:	9105      	str	r1, [sp, #20]
 800d9a8:	e7c3      	b.n	800d932 <_vfiprintf_r+0x176>
 800d9aa:	fb0c 2101 	mla	r1, ip, r1, r2
 800d9ae:	4604      	mov	r4, r0
 800d9b0:	2301      	movs	r3, #1
 800d9b2:	e7f0      	b.n	800d996 <_vfiprintf_r+0x1da>
 800d9b4:	ab03      	add	r3, sp, #12
 800d9b6:	9300      	str	r3, [sp, #0]
 800d9b8:	462a      	mov	r2, r5
 800d9ba:	4b16      	ldr	r3, [pc, #88]	; (800da14 <_vfiprintf_r+0x258>)
 800d9bc:	a904      	add	r1, sp, #16
 800d9be:	4630      	mov	r0, r6
 800d9c0:	f7fc f94c 	bl	8009c5c <_printf_float>
 800d9c4:	4607      	mov	r7, r0
 800d9c6:	1c78      	adds	r0, r7, #1
 800d9c8:	d1d6      	bne.n	800d978 <_vfiprintf_r+0x1bc>
 800d9ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d9cc:	07d9      	lsls	r1, r3, #31
 800d9ce:	d405      	bmi.n	800d9dc <_vfiprintf_r+0x220>
 800d9d0:	89ab      	ldrh	r3, [r5, #12]
 800d9d2:	059a      	lsls	r2, r3, #22
 800d9d4:	d402      	bmi.n	800d9dc <_vfiprintf_r+0x220>
 800d9d6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d9d8:	f7ff f8d2 	bl	800cb80 <__retarget_lock_release_recursive>
 800d9dc:	89ab      	ldrh	r3, [r5, #12]
 800d9de:	065b      	lsls	r3, r3, #25
 800d9e0:	f53f af12 	bmi.w	800d808 <_vfiprintf_r+0x4c>
 800d9e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d9e6:	e711      	b.n	800d80c <_vfiprintf_r+0x50>
 800d9e8:	ab03      	add	r3, sp, #12
 800d9ea:	9300      	str	r3, [sp, #0]
 800d9ec:	462a      	mov	r2, r5
 800d9ee:	4b09      	ldr	r3, [pc, #36]	; (800da14 <_vfiprintf_r+0x258>)
 800d9f0:	a904      	add	r1, sp, #16
 800d9f2:	4630      	mov	r0, r6
 800d9f4:	f7fc fbd6 	bl	800a1a4 <_printf_i>
 800d9f8:	e7e4      	b.n	800d9c4 <_vfiprintf_r+0x208>
 800d9fa:	bf00      	nop
 800d9fc:	0800fa40 	.word	0x0800fa40
 800da00:	0800fa60 	.word	0x0800fa60
 800da04:	0800fa20 	.word	0x0800fa20
 800da08:	0800fc5c 	.word	0x0800fc5c
 800da0c:	0800fc66 	.word	0x0800fc66
 800da10:	08009c5d 	.word	0x08009c5d
 800da14:	0800d797 	.word	0x0800d797
 800da18:	0800fc62 	.word	0x0800fc62

0800da1c <_putc_r>:
 800da1c:	b570      	push	{r4, r5, r6, lr}
 800da1e:	460d      	mov	r5, r1
 800da20:	4614      	mov	r4, r2
 800da22:	4606      	mov	r6, r0
 800da24:	b118      	cbz	r0, 800da2e <_putc_r+0x12>
 800da26:	6983      	ldr	r3, [r0, #24]
 800da28:	b90b      	cbnz	r3, 800da2e <_putc_r+0x12>
 800da2a:	f7fe fc97 	bl	800c35c <__sinit>
 800da2e:	4b1c      	ldr	r3, [pc, #112]	; (800daa0 <_putc_r+0x84>)
 800da30:	429c      	cmp	r4, r3
 800da32:	d124      	bne.n	800da7e <_putc_r+0x62>
 800da34:	6874      	ldr	r4, [r6, #4]
 800da36:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800da38:	07d8      	lsls	r0, r3, #31
 800da3a:	d405      	bmi.n	800da48 <_putc_r+0x2c>
 800da3c:	89a3      	ldrh	r3, [r4, #12]
 800da3e:	0599      	lsls	r1, r3, #22
 800da40:	d402      	bmi.n	800da48 <_putc_r+0x2c>
 800da42:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da44:	f7ff f89b 	bl	800cb7e <__retarget_lock_acquire_recursive>
 800da48:	68a3      	ldr	r3, [r4, #8]
 800da4a:	3b01      	subs	r3, #1
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	60a3      	str	r3, [r4, #8]
 800da50:	da05      	bge.n	800da5e <_putc_r+0x42>
 800da52:	69a2      	ldr	r2, [r4, #24]
 800da54:	4293      	cmp	r3, r2
 800da56:	db1c      	blt.n	800da92 <_putc_r+0x76>
 800da58:	b2eb      	uxtb	r3, r5
 800da5a:	2b0a      	cmp	r3, #10
 800da5c:	d019      	beq.n	800da92 <_putc_r+0x76>
 800da5e:	6823      	ldr	r3, [r4, #0]
 800da60:	1c5a      	adds	r2, r3, #1
 800da62:	6022      	str	r2, [r4, #0]
 800da64:	701d      	strb	r5, [r3, #0]
 800da66:	b2ed      	uxtb	r5, r5
 800da68:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800da6a:	07da      	lsls	r2, r3, #31
 800da6c:	d405      	bmi.n	800da7a <_putc_r+0x5e>
 800da6e:	89a3      	ldrh	r3, [r4, #12]
 800da70:	059b      	lsls	r3, r3, #22
 800da72:	d402      	bmi.n	800da7a <_putc_r+0x5e>
 800da74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da76:	f7ff f883 	bl	800cb80 <__retarget_lock_release_recursive>
 800da7a:	4628      	mov	r0, r5
 800da7c:	bd70      	pop	{r4, r5, r6, pc}
 800da7e:	4b09      	ldr	r3, [pc, #36]	; (800daa4 <_putc_r+0x88>)
 800da80:	429c      	cmp	r4, r3
 800da82:	d101      	bne.n	800da88 <_putc_r+0x6c>
 800da84:	68b4      	ldr	r4, [r6, #8]
 800da86:	e7d6      	b.n	800da36 <_putc_r+0x1a>
 800da88:	4b07      	ldr	r3, [pc, #28]	; (800daa8 <_putc_r+0x8c>)
 800da8a:	429c      	cmp	r4, r3
 800da8c:	bf08      	it	eq
 800da8e:	68f4      	ldreq	r4, [r6, #12]
 800da90:	e7d1      	b.n	800da36 <_putc_r+0x1a>
 800da92:	4629      	mov	r1, r5
 800da94:	4622      	mov	r2, r4
 800da96:	4630      	mov	r0, r6
 800da98:	f7fd fc0e 	bl	800b2b8 <__swbuf_r>
 800da9c:	4605      	mov	r5, r0
 800da9e:	e7e3      	b.n	800da68 <_putc_r+0x4c>
 800daa0:	0800fa40 	.word	0x0800fa40
 800daa4:	0800fa60 	.word	0x0800fa60
 800daa8:	0800fa20 	.word	0x0800fa20
 800daac:	00000000 	.word	0x00000000

0800dab0 <nan>:
 800dab0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800dab8 <nan+0x8>
 800dab4:	4770      	bx	lr
 800dab6:	bf00      	nop
 800dab8:	00000000 	.word	0x00000000
 800dabc:	7ff80000 	.word	0x7ff80000

0800dac0 <_sbrk_r>:
 800dac0:	b538      	push	{r3, r4, r5, lr}
 800dac2:	4d06      	ldr	r5, [pc, #24]	; (800dadc <_sbrk_r+0x1c>)
 800dac4:	2300      	movs	r3, #0
 800dac6:	4604      	mov	r4, r0
 800dac8:	4608      	mov	r0, r1
 800daca:	602b      	str	r3, [r5, #0]
 800dacc:	f7f6 fda0 	bl	8004610 <_sbrk>
 800dad0:	1c43      	adds	r3, r0, #1
 800dad2:	d102      	bne.n	800dada <_sbrk_r+0x1a>
 800dad4:	682b      	ldr	r3, [r5, #0]
 800dad6:	b103      	cbz	r3, 800dada <_sbrk_r+0x1a>
 800dad8:	6023      	str	r3, [r4, #0]
 800dada:	bd38      	pop	{r3, r4, r5, pc}
 800dadc:	2000959c 	.word	0x2000959c

0800dae0 <__sread>:
 800dae0:	b510      	push	{r4, lr}
 800dae2:	460c      	mov	r4, r1
 800dae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dae8:	f000 f8ee 	bl	800dcc8 <_read_r>
 800daec:	2800      	cmp	r0, #0
 800daee:	bfab      	itete	ge
 800daf0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800daf2:	89a3      	ldrhlt	r3, [r4, #12]
 800daf4:	181b      	addge	r3, r3, r0
 800daf6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800dafa:	bfac      	ite	ge
 800dafc:	6563      	strge	r3, [r4, #84]	; 0x54
 800dafe:	81a3      	strhlt	r3, [r4, #12]
 800db00:	bd10      	pop	{r4, pc}

0800db02 <__swrite>:
 800db02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db06:	461f      	mov	r7, r3
 800db08:	898b      	ldrh	r3, [r1, #12]
 800db0a:	05db      	lsls	r3, r3, #23
 800db0c:	4605      	mov	r5, r0
 800db0e:	460c      	mov	r4, r1
 800db10:	4616      	mov	r6, r2
 800db12:	d505      	bpl.n	800db20 <__swrite+0x1e>
 800db14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db18:	2302      	movs	r3, #2
 800db1a:	2200      	movs	r2, #0
 800db1c:	f000 f8b6 	bl	800dc8c <_lseek_r>
 800db20:	89a3      	ldrh	r3, [r4, #12]
 800db22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800db2a:	81a3      	strh	r3, [r4, #12]
 800db2c:	4632      	mov	r2, r6
 800db2e:	463b      	mov	r3, r7
 800db30:	4628      	mov	r0, r5
 800db32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db36:	f000 b835 	b.w	800dba4 <_write_r>

0800db3a <__sseek>:
 800db3a:	b510      	push	{r4, lr}
 800db3c:	460c      	mov	r4, r1
 800db3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db42:	f000 f8a3 	bl	800dc8c <_lseek_r>
 800db46:	1c43      	adds	r3, r0, #1
 800db48:	89a3      	ldrh	r3, [r4, #12]
 800db4a:	bf15      	itete	ne
 800db4c:	6560      	strne	r0, [r4, #84]	; 0x54
 800db4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800db52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800db56:	81a3      	strheq	r3, [r4, #12]
 800db58:	bf18      	it	ne
 800db5a:	81a3      	strhne	r3, [r4, #12]
 800db5c:	bd10      	pop	{r4, pc}

0800db5e <__sclose>:
 800db5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db62:	f000 b84f 	b.w	800dc04 <_close_r>

0800db66 <strncmp>:
 800db66:	b510      	push	{r4, lr}
 800db68:	b16a      	cbz	r2, 800db86 <strncmp+0x20>
 800db6a:	3901      	subs	r1, #1
 800db6c:	1884      	adds	r4, r0, r2
 800db6e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800db72:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800db76:	4293      	cmp	r3, r2
 800db78:	d103      	bne.n	800db82 <strncmp+0x1c>
 800db7a:	42a0      	cmp	r0, r4
 800db7c:	d001      	beq.n	800db82 <strncmp+0x1c>
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d1f5      	bne.n	800db6e <strncmp+0x8>
 800db82:	1a98      	subs	r0, r3, r2
 800db84:	bd10      	pop	{r4, pc}
 800db86:	4610      	mov	r0, r2
 800db88:	e7fc      	b.n	800db84 <strncmp+0x1e>

0800db8a <__ascii_wctomb>:
 800db8a:	b149      	cbz	r1, 800dba0 <__ascii_wctomb+0x16>
 800db8c:	2aff      	cmp	r2, #255	; 0xff
 800db8e:	bf85      	ittet	hi
 800db90:	238a      	movhi	r3, #138	; 0x8a
 800db92:	6003      	strhi	r3, [r0, #0]
 800db94:	700a      	strbls	r2, [r1, #0]
 800db96:	f04f 30ff 	movhi.w	r0, #4294967295
 800db9a:	bf98      	it	ls
 800db9c:	2001      	movls	r0, #1
 800db9e:	4770      	bx	lr
 800dba0:	4608      	mov	r0, r1
 800dba2:	4770      	bx	lr

0800dba4 <_write_r>:
 800dba4:	b538      	push	{r3, r4, r5, lr}
 800dba6:	4d07      	ldr	r5, [pc, #28]	; (800dbc4 <_write_r+0x20>)
 800dba8:	4604      	mov	r4, r0
 800dbaa:	4608      	mov	r0, r1
 800dbac:	4611      	mov	r1, r2
 800dbae:	2200      	movs	r2, #0
 800dbb0:	602a      	str	r2, [r5, #0]
 800dbb2:	461a      	mov	r2, r3
 800dbb4:	f7f6 fd10 	bl	80045d8 <_write>
 800dbb8:	1c43      	adds	r3, r0, #1
 800dbba:	d102      	bne.n	800dbc2 <_write_r+0x1e>
 800dbbc:	682b      	ldr	r3, [r5, #0]
 800dbbe:	b103      	cbz	r3, 800dbc2 <_write_r+0x1e>
 800dbc0:	6023      	str	r3, [r4, #0]
 800dbc2:	bd38      	pop	{r3, r4, r5, pc}
 800dbc4:	2000959c 	.word	0x2000959c

0800dbc8 <__assert_func>:
 800dbc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dbca:	4614      	mov	r4, r2
 800dbcc:	461a      	mov	r2, r3
 800dbce:	4b09      	ldr	r3, [pc, #36]	; (800dbf4 <__assert_func+0x2c>)
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	4605      	mov	r5, r0
 800dbd4:	68d8      	ldr	r0, [r3, #12]
 800dbd6:	b14c      	cbz	r4, 800dbec <__assert_func+0x24>
 800dbd8:	4b07      	ldr	r3, [pc, #28]	; (800dbf8 <__assert_func+0x30>)
 800dbda:	9100      	str	r1, [sp, #0]
 800dbdc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dbe0:	4906      	ldr	r1, [pc, #24]	; (800dbfc <__assert_func+0x34>)
 800dbe2:	462b      	mov	r3, r5
 800dbe4:	f000 f81e 	bl	800dc24 <fiprintf>
 800dbe8:	f000 f880 	bl	800dcec <abort>
 800dbec:	4b04      	ldr	r3, [pc, #16]	; (800dc00 <__assert_func+0x38>)
 800dbee:	461c      	mov	r4, r3
 800dbf0:	e7f3      	b.n	800dbda <__assert_func+0x12>
 800dbf2:	bf00      	nop
 800dbf4:	2000002c 	.word	0x2000002c
 800dbf8:	0800fc6d 	.word	0x0800fc6d
 800dbfc:	0800fc7a 	.word	0x0800fc7a
 800dc00:	0800fca8 	.word	0x0800fca8

0800dc04 <_close_r>:
 800dc04:	b538      	push	{r3, r4, r5, lr}
 800dc06:	4d06      	ldr	r5, [pc, #24]	; (800dc20 <_close_r+0x1c>)
 800dc08:	2300      	movs	r3, #0
 800dc0a:	4604      	mov	r4, r0
 800dc0c:	4608      	mov	r0, r1
 800dc0e:	602b      	str	r3, [r5, #0]
 800dc10:	f7f6 fcf0 	bl	80045f4 <_close>
 800dc14:	1c43      	adds	r3, r0, #1
 800dc16:	d102      	bne.n	800dc1e <_close_r+0x1a>
 800dc18:	682b      	ldr	r3, [r5, #0]
 800dc1a:	b103      	cbz	r3, 800dc1e <_close_r+0x1a>
 800dc1c:	6023      	str	r3, [r4, #0]
 800dc1e:	bd38      	pop	{r3, r4, r5, pc}
 800dc20:	2000959c 	.word	0x2000959c

0800dc24 <fiprintf>:
 800dc24:	b40e      	push	{r1, r2, r3}
 800dc26:	b503      	push	{r0, r1, lr}
 800dc28:	4601      	mov	r1, r0
 800dc2a:	ab03      	add	r3, sp, #12
 800dc2c:	4805      	ldr	r0, [pc, #20]	; (800dc44 <fiprintf+0x20>)
 800dc2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc32:	6800      	ldr	r0, [r0, #0]
 800dc34:	9301      	str	r3, [sp, #4]
 800dc36:	f7ff fdc1 	bl	800d7bc <_vfiprintf_r>
 800dc3a:	b002      	add	sp, #8
 800dc3c:	f85d eb04 	ldr.w	lr, [sp], #4
 800dc40:	b003      	add	sp, #12
 800dc42:	4770      	bx	lr
 800dc44:	2000002c 	.word	0x2000002c

0800dc48 <_fstat_r>:
 800dc48:	b538      	push	{r3, r4, r5, lr}
 800dc4a:	4d07      	ldr	r5, [pc, #28]	; (800dc68 <_fstat_r+0x20>)
 800dc4c:	2300      	movs	r3, #0
 800dc4e:	4604      	mov	r4, r0
 800dc50:	4608      	mov	r0, r1
 800dc52:	4611      	mov	r1, r2
 800dc54:	602b      	str	r3, [r5, #0]
 800dc56:	f7f6 fcd1 	bl	80045fc <_fstat>
 800dc5a:	1c43      	adds	r3, r0, #1
 800dc5c:	d102      	bne.n	800dc64 <_fstat_r+0x1c>
 800dc5e:	682b      	ldr	r3, [r5, #0]
 800dc60:	b103      	cbz	r3, 800dc64 <_fstat_r+0x1c>
 800dc62:	6023      	str	r3, [r4, #0]
 800dc64:	bd38      	pop	{r3, r4, r5, pc}
 800dc66:	bf00      	nop
 800dc68:	2000959c 	.word	0x2000959c

0800dc6c <_isatty_r>:
 800dc6c:	b538      	push	{r3, r4, r5, lr}
 800dc6e:	4d06      	ldr	r5, [pc, #24]	; (800dc88 <_isatty_r+0x1c>)
 800dc70:	2300      	movs	r3, #0
 800dc72:	4604      	mov	r4, r0
 800dc74:	4608      	mov	r0, r1
 800dc76:	602b      	str	r3, [r5, #0]
 800dc78:	f7f6 fcc6 	bl	8004608 <_isatty>
 800dc7c:	1c43      	adds	r3, r0, #1
 800dc7e:	d102      	bne.n	800dc86 <_isatty_r+0x1a>
 800dc80:	682b      	ldr	r3, [r5, #0]
 800dc82:	b103      	cbz	r3, 800dc86 <_isatty_r+0x1a>
 800dc84:	6023      	str	r3, [r4, #0]
 800dc86:	bd38      	pop	{r3, r4, r5, pc}
 800dc88:	2000959c 	.word	0x2000959c

0800dc8c <_lseek_r>:
 800dc8c:	b538      	push	{r3, r4, r5, lr}
 800dc8e:	4d07      	ldr	r5, [pc, #28]	; (800dcac <_lseek_r+0x20>)
 800dc90:	4604      	mov	r4, r0
 800dc92:	4608      	mov	r0, r1
 800dc94:	4611      	mov	r1, r2
 800dc96:	2200      	movs	r2, #0
 800dc98:	602a      	str	r2, [r5, #0]
 800dc9a:	461a      	mov	r2, r3
 800dc9c:	f7f6 fcb6 	bl	800460c <_lseek>
 800dca0:	1c43      	adds	r3, r0, #1
 800dca2:	d102      	bne.n	800dcaa <_lseek_r+0x1e>
 800dca4:	682b      	ldr	r3, [r5, #0]
 800dca6:	b103      	cbz	r3, 800dcaa <_lseek_r+0x1e>
 800dca8:	6023      	str	r3, [r4, #0]
 800dcaa:	bd38      	pop	{r3, r4, r5, pc}
 800dcac:	2000959c 	.word	0x2000959c

0800dcb0 <__malloc_lock>:
 800dcb0:	4801      	ldr	r0, [pc, #4]	; (800dcb8 <__malloc_lock+0x8>)
 800dcb2:	f7fe bf64 	b.w	800cb7e <__retarget_lock_acquire_recursive>
 800dcb6:	bf00      	nop
 800dcb8:	20009594 	.word	0x20009594

0800dcbc <__malloc_unlock>:
 800dcbc:	4801      	ldr	r0, [pc, #4]	; (800dcc4 <__malloc_unlock+0x8>)
 800dcbe:	f7fe bf5f 	b.w	800cb80 <__retarget_lock_release_recursive>
 800dcc2:	bf00      	nop
 800dcc4:	20009594 	.word	0x20009594

0800dcc8 <_read_r>:
 800dcc8:	b538      	push	{r3, r4, r5, lr}
 800dcca:	4d07      	ldr	r5, [pc, #28]	; (800dce8 <_read_r+0x20>)
 800dccc:	4604      	mov	r4, r0
 800dcce:	4608      	mov	r0, r1
 800dcd0:	4611      	mov	r1, r2
 800dcd2:	2200      	movs	r2, #0
 800dcd4:	602a      	str	r2, [r5, #0]
 800dcd6:	461a      	mov	r2, r3
 800dcd8:	f7f6 fc70 	bl	80045bc <_read>
 800dcdc:	1c43      	adds	r3, r0, #1
 800dcde:	d102      	bne.n	800dce6 <_read_r+0x1e>
 800dce0:	682b      	ldr	r3, [r5, #0]
 800dce2:	b103      	cbz	r3, 800dce6 <_read_r+0x1e>
 800dce4:	6023      	str	r3, [r4, #0]
 800dce6:	bd38      	pop	{r3, r4, r5, pc}
 800dce8:	2000959c 	.word	0x2000959c

0800dcec <abort>:
 800dcec:	b508      	push	{r3, lr}
 800dcee:	2006      	movs	r0, #6
 800dcf0:	f000 f82c 	bl	800dd4c <raise>
 800dcf4:	2001      	movs	r0, #1
 800dcf6:	f7f6 fc5b 	bl	80045b0 <_exit>

0800dcfa <_raise_r>:
 800dcfa:	291f      	cmp	r1, #31
 800dcfc:	b538      	push	{r3, r4, r5, lr}
 800dcfe:	4604      	mov	r4, r0
 800dd00:	460d      	mov	r5, r1
 800dd02:	d904      	bls.n	800dd0e <_raise_r+0x14>
 800dd04:	2316      	movs	r3, #22
 800dd06:	6003      	str	r3, [r0, #0]
 800dd08:	f04f 30ff 	mov.w	r0, #4294967295
 800dd0c:	bd38      	pop	{r3, r4, r5, pc}
 800dd0e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800dd10:	b112      	cbz	r2, 800dd18 <_raise_r+0x1e>
 800dd12:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dd16:	b94b      	cbnz	r3, 800dd2c <_raise_r+0x32>
 800dd18:	4620      	mov	r0, r4
 800dd1a:	f000 f831 	bl	800dd80 <_getpid_r>
 800dd1e:	462a      	mov	r2, r5
 800dd20:	4601      	mov	r1, r0
 800dd22:	4620      	mov	r0, r4
 800dd24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd28:	f000 b818 	b.w	800dd5c <_kill_r>
 800dd2c:	2b01      	cmp	r3, #1
 800dd2e:	d00a      	beq.n	800dd46 <_raise_r+0x4c>
 800dd30:	1c59      	adds	r1, r3, #1
 800dd32:	d103      	bne.n	800dd3c <_raise_r+0x42>
 800dd34:	2316      	movs	r3, #22
 800dd36:	6003      	str	r3, [r0, #0]
 800dd38:	2001      	movs	r0, #1
 800dd3a:	e7e7      	b.n	800dd0c <_raise_r+0x12>
 800dd3c:	2400      	movs	r4, #0
 800dd3e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dd42:	4628      	mov	r0, r5
 800dd44:	4798      	blx	r3
 800dd46:	2000      	movs	r0, #0
 800dd48:	e7e0      	b.n	800dd0c <_raise_r+0x12>
	...

0800dd4c <raise>:
 800dd4c:	4b02      	ldr	r3, [pc, #8]	; (800dd58 <raise+0xc>)
 800dd4e:	4601      	mov	r1, r0
 800dd50:	6818      	ldr	r0, [r3, #0]
 800dd52:	f7ff bfd2 	b.w	800dcfa <_raise_r>
 800dd56:	bf00      	nop
 800dd58:	2000002c 	.word	0x2000002c

0800dd5c <_kill_r>:
 800dd5c:	b538      	push	{r3, r4, r5, lr}
 800dd5e:	4d07      	ldr	r5, [pc, #28]	; (800dd7c <_kill_r+0x20>)
 800dd60:	2300      	movs	r3, #0
 800dd62:	4604      	mov	r4, r0
 800dd64:	4608      	mov	r0, r1
 800dd66:	4611      	mov	r1, r2
 800dd68:	602b      	str	r3, [r5, #0]
 800dd6a:	f7f6 fc19 	bl	80045a0 <_kill>
 800dd6e:	1c43      	adds	r3, r0, #1
 800dd70:	d102      	bne.n	800dd78 <_kill_r+0x1c>
 800dd72:	682b      	ldr	r3, [r5, #0]
 800dd74:	b103      	cbz	r3, 800dd78 <_kill_r+0x1c>
 800dd76:	6023      	str	r3, [r4, #0]
 800dd78:	bd38      	pop	{r3, r4, r5, pc}
 800dd7a:	bf00      	nop
 800dd7c:	2000959c 	.word	0x2000959c

0800dd80 <_getpid_r>:
 800dd80:	f7f6 bc0c 	b.w	800459c <_getpid>

0800dd84 <round>:
 800dd84:	ec51 0b10 	vmov	r0, r1, d0
 800dd88:	b570      	push	{r4, r5, r6, lr}
 800dd8a:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800dd8e:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800dd92:	2c13      	cmp	r4, #19
 800dd94:	ee10 2a10 	vmov	r2, s0
 800dd98:	460b      	mov	r3, r1
 800dd9a:	dc19      	bgt.n	800ddd0 <round+0x4c>
 800dd9c:	2c00      	cmp	r4, #0
 800dd9e:	da09      	bge.n	800ddb4 <round+0x30>
 800dda0:	3401      	adds	r4, #1
 800dda2:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800dda6:	d103      	bne.n	800ddb0 <round+0x2c>
 800dda8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ddac:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ddb0:	2100      	movs	r1, #0
 800ddb2:	e028      	b.n	800de06 <round+0x82>
 800ddb4:	4d15      	ldr	r5, [pc, #84]	; (800de0c <round+0x88>)
 800ddb6:	4125      	asrs	r5, r4
 800ddb8:	ea01 0605 	and.w	r6, r1, r5
 800ddbc:	4332      	orrs	r2, r6
 800ddbe:	d00e      	beq.n	800ddde <round+0x5a>
 800ddc0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800ddc4:	fa42 f404 	asr.w	r4, r2, r4
 800ddc8:	4423      	add	r3, r4
 800ddca:	ea23 0305 	bic.w	r3, r3, r5
 800ddce:	e7ef      	b.n	800ddb0 <round+0x2c>
 800ddd0:	2c33      	cmp	r4, #51	; 0x33
 800ddd2:	dd07      	ble.n	800dde4 <round+0x60>
 800ddd4:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800ddd8:	d101      	bne.n	800ddde <round+0x5a>
 800ddda:	f7f2 fa7f 	bl	80002dc <__adddf3>
 800ddde:	ec41 0b10 	vmov	d0, r0, r1
 800dde2:	bd70      	pop	{r4, r5, r6, pc}
 800dde4:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800dde8:	f04f 35ff 	mov.w	r5, #4294967295
 800ddec:	40f5      	lsrs	r5, r6
 800ddee:	4228      	tst	r0, r5
 800ddf0:	d0f5      	beq.n	800ddde <round+0x5a>
 800ddf2:	2101      	movs	r1, #1
 800ddf4:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800ddf8:	fa01 f404 	lsl.w	r4, r1, r4
 800ddfc:	1912      	adds	r2, r2, r4
 800ddfe:	bf28      	it	cs
 800de00:	185b      	addcs	r3, r3, r1
 800de02:	ea22 0105 	bic.w	r1, r2, r5
 800de06:	4608      	mov	r0, r1
 800de08:	4619      	mov	r1, r3
 800de0a:	e7e8      	b.n	800ddde <round+0x5a>
 800de0c:	000fffff 	.word	0x000fffff

0800de10 <exp>:
 800de10:	b538      	push	{r3, r4, r5, lr}
 800de12:	ed2d 8b02 	vpush	{d8}
 800de16:	ec55 4b10 	vmov	r4, r5, d0
 800de1a:	f000 f875 	bl	800df08 <__ieee754_exp>
 800de1e:	4b22      	ldr	r3, [pc, #136]	; (800dea8 <exp+0x98>)
 800de20:	eeb0 8a40 	vmov.f32	s16, s0
 800de24:	eef0 8a60 	vmov.f32	s17, s1
 800de28:	f993 3000 	ldrsb.w	r3, [r3]
 800de2c:	3301      	adds	r3, #1
 800de2e:	d012      	beq.n	800de56 <exp+0x46>
 800de30:	ec45 4b10 	vmov	d0, r4, r5
 800de34:	f000 fa64 	bl	800e300 <finite>
 800de38:	b168      	cbz	r0, 800de56 <exp+0x46>
 800de3a:	a313      	add	r3, pc, #76	; (adr r3, 800de88 <exp+0x78>)
 800de3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de40:	4620      	mov	r0, r4
 800de42:	4629      	mov	r1, r5
 800de44:	f7f2 fe90 	bl	8000b68 <__aeabi_dcmpgt>
 800de48:	b160      	cbz	r0, 800de64 <exp+0x54>
 800de4a:	f7fb fe0d 	bl	8009a68 <__errno>
 800de4e:	ed9f 8b10 	vldr	d8, [pc, #64]	; 800de90 <exp+0x80>
 800de52:	2322      	movs	r3, #34	; 0x22
 800de54:	6003      	str	r3, [r0, #0]
 800de56:	eeb0 0a48 	vmov.f32	s0, s16
 800de5a:	eef0 0a68 	vmov.f32	s1, s17
 800de5e:	ecbd 8b02 	vpop	{d8}
 800de62:	bd38      	pop	{r3, r4, r5, pc}
 800de64:	a30c      	add	r3, pc, #48	; (adr r3, 800de98 <exp+0x88>)
 800de66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de6a:	4620      	mov	r0, r4
 800de6c:	4629      	mov	r1, r5
 800de6e:	f7f2 fe5d 	bl	8000b2c <__aeabi_dcmplt>
 800de72:	2800      	cmp	r0, #0
 800de74:	d0ef      	beq.n	800de56 <exp+0x46>
 800de76:	f7fb fdf7 	bl	8009a68 <__errno>
 800de7a:	2322      	movs	r3, #34	; 0x22
 800de7c:	ed9f 8b08 	vldr	d8, [pc, #32]	; 800dea0 <exp+0x90>
 800de80:	6003      	str	r3, [r0, #0]
 800de82:	e7e8      	b.n	800de56 <exp+0x46>
 800de84:	f3af 8000 	nop.w
 800de88:	fefa39ef 	.word	0xfefa39ef
 800de8c:	40862e42 	.word	0x40862e42
 800de90:	00000000 	.word	0x00000000
 800de94:	7ff00000 	.word	0x7ff00000
 800de98:	d52d3051 	.word	0xd52d3051
 800de9c:	c0874910 	.word	0xc0874910
	...
 800dea8:	20000200 	.word	0x20000200

0800deac <fmodf>:
 800deac:	b508      	push	{r3, lr}
 800deae:	ed2d 8b02 	vpush	{d8}
 800deb2:	eef0 8a40 	vmov.f32	s17, s0
 800deb6:	eeb0 8a60 	vmov.f32	s16, s1
 800deba:	f000 f99f 	bl	800e1fc <__ieee754_fmodf>
 800debe:	4b0f      	ldr	r3, [pc, #60]	; (800defc <fmodf+0x50>)
 800dec0:	f993 3000 	ldrsb.w	r3, [r3]
 800dec4:	3301      	adds	r3, #1
 800dec6:	d016      	beq.n	800def6 <fmodf+0x4a>
 800dec8:	eeb4 8a48 	vcmp.f32	s16, s16
 800decc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ded0:	d611      	bvs.n	800def6 <fmodf+0x4a>
 800ded2:	eef4 8a68 	vcmp.f32	s17, s17
 800ded6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800deda:	d60c      	bvs.n	800def6 <fmodf+0x4a>
 800dedc:	eddf 8a08 	vldr	s17, [pc, #32]	; 800df00 <fmodf+0x54>
 800dee0:	eeb4 8a68 	vcmp.f32	s16, s17
 800dee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dee8:	d105      	bne.n	800def6 <fmodf+0x4a>
 800deea:	f7fb fdbd 	bl	8009a68 <__errno>
 800deee:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800def2:	2321      	movs	r3, #33	; 0x21
 800def4:	6003      	str	r3, [r0, #0]
 800def6:	ecbd 8b02 	vpop	{d8}
 800defa:	bd08      	pop	{r3, pc}
 800defc:	20000200 	.word	0x20000200
	...

0800df08 <__ieee754_exp>:
 800df08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df0c:	ec55 4b10 	vmov	r4, r5, d0
 800df10:	49b1      	ldr	r1, [pc, #708]	; (800e1d8 <__ieee754_exp+0x2d0>)
 800df12:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800df16:	428b      	cmp	r3, r1
 800df18:	ed2d 8b04 	vpush	{d8-d9}
 800df1c:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800df20:	d937      	bls.n	800df92 <__ieee754_exp+0x8a>
 800df22:	49ae      	ldr	r1, [pc, #696]	; (800e1dc <__ieee754_exp+0x2d4>)
 800df24:	428b      	cmp	r3, r1
 800df26:	d916      	bls.n	800df56 <__ieee754_exp+0x4e>
 800df28:	ee10 3a10 	vmov	r3, s0
 800df2c:	f3c5 0213 	ubfx	r2, r5, #0, #20
 800df30:	4313      	orrs	r3, r2
 800df32:	d009      	beq.n	800df48 <__ieee754_exp+0x40>
 800df34:	ee10 2a10 	vmov	r2, s0
 800df38:	462b      	mov	r3, r5
 800df3a:	4620      	mov	r0, r4
 800df3c:	4629      	mov	r1, r5
 800df3e:	f7f2 f9cd 	bl	80002dc <__adddf3>
 800df42:	4604      	mov	r4, r0
 800df44:	460d      	mov	r5, r1
 800df46:	e000      	b.n	800df4a <__ieee754_exp+0x42>
 800df48:	bb06      	cbnz	r6, 800df8c <__ieee754_exp+0x84>
 800df4a:	ecbd 8b04 	vpop	{d8-d9}
 800df4e:	ec45 4b10 	vmov	d0, r4, r5
 800df52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df56:	a38a      	add	r3, pc, #552	; (adr r3, 800e180 <__ieee754_exp+0x278>)
 800df58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df5c:	ee10 0a10 	vmov	r0, s0
 800df60:	4629      	mov	r1, r5
 800df62:	f7f2 fe01 	bl	8000b68 <__aeabi_dcmpgt>
 800df66:	b138      	cbz	r0, 800df78 <__ieee754_exp+0x70>
 800df68:	a387      	add	r3, pc, #540	; (adr r3, 800e188 <__ieee754_exp+0x280>)
 800df6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df6e:	4610      	mov	r0, r2
 800df70:	4619      	mov	r1, r3
 800df72:	f7f2 fb69 	bl	8000648 <__aeabi_dmul>
 800df76:	e7e4      	b.n	800df42 <__ieee754_exp+0x3a>
 800df78:	a385      	add	r3, pc, #532	; (adr r3, 800e190 <__ieee754_exp+0x288>)
 800df7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df7e:	4620      	mov	r0, r4
 800df80:	4629      	mov	r1, r5
 800df82:	f7f2 fdd3 	bl	8000b2c <__aeabi_dcmplt>
 800df86:	2800      	cmp	r0, #0
 800df88:	f000 8087 	beq.w	800e09a <__ieee754_exp+0x192>
 800df8c:	2400      	movs	r4, #0
 800df8e:	2500      	movs	r5, #0
 800df90:	e7db      	b.n	800df4a <__ieee754_exp+0x42>
 800df92:	4a93      	ldr	r2, [pc, #588]	; (800e1e0 <__ieee754_exp+0x2d8>)
 800df94:	4293      	cmp	r3, r2
 800df96:	f240 80ac 	bls.w	800e0f2 <__ieee754_exp+0x1ea>
 800df9a:	4a92      	ldr	r2, [pc, #584]	; (800e1e4 <__ieee754_exp+0x2dc>)
 800df9c:	4293      	cmp	r3, r2
 800df9e:	d87c      	bhi.n	800e09a <__ieee754_exp+0x192>
 800dfa0:	4b91      	ldr	r3, [pc, #580]	; (800e1e8 <__ieee754_exp+0x2e0>)
 800dfa2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800dfa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfaa:	ee10 0a10 	vmov	r0, s0
 800dfae:	4629      	mov	r1, r5
 800dfb0:	f7f2 f992 	bl	80002d8 <__aeabi_dsub>
 800dfb4:	4b8d      	ldr	r3, [pc, #564]	; (800e1ec <__ieee754_exp+0x2e4>)
 800dfb6:	00f7      	lsls	r7, r6, #3
 800dfb8:	443b      	add	r3, r7
 800dfba:	ed93 7b00 	vldr	d7, [r3]
 800dfbe:	f1c6 0a01 	rsb	sl, r6, #1
 800dfc2:	4680      	mov	r8, r0
 800dfc4:	4689      	mov	r9, r1
 800dfc6:	ebaa 0a06 	sub.w	sl, sl, r6
 800dfca:	eeb0 8a47 	vmov.f32	s16, s14
 800dfce:	eef0 8a67 	vmov.f32	s17, s15
 800dfd2:	ec53 2b18 	vmov	r2, r3, d8
 800dfd6:	4640      	mov	r0, r8
 800dfd8:	4649      	mov	r1, r9
 800dfda:	f7f2 f97d 	bl	80002d8 <__aeabi_dsub>
 800dfde:	4604      	mov	r4, r0
 800dfe0:	460d      	mov	r5, r1
 800dfe2:	4622      	mov	r2, r4
 800dfe4:	462b      	mov	r3, r5
 800dfe6:	4620      	mov	r0, r4
 800dfe8:	4629      	mov	r1, r5
 800dfea:	f7f2 fb2d 	bl	8000648 <__aeabi_dmul>
 800dfee:	a36a      	add	r3, pc, #424	; (adr r3, 800e198 <__ieee754_exp+0x290>)
 800dff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dff4:	4606      	mov	r6, r0
 800dff6:	460f      	mov	r7, r1
 800dff8:	f7f2 fb26 	bl	8000648 <__aeabi_dmul>
 800dffc:	a368      	add	r3, pc, #416	; (adr r3, 800e1a0 <__ieee754_exp+0x298>)
 800dffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e002:	f7f2 f969 	bl	80002d8 <__aeabi_dsub>
 800e006:	4632      	mov	r2, r6
 800e008:	463b      	mov	r3, r7
 800e00a:	f7f2 fb1d 	bl	8000648 <__aeabi_dmul>
 800e00e:	a366      	add	r3, pc, #408	; (adr r3, 800e1a8 <__ieee754_exp+0x2a0>)
 800e010:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e014:	f7f2 f962 	bl	80002dc <__adddf3>
 800e018:	4632      	mov	r2, r6
 800e01a:	463b      	mov	r3, r7
 800e01c:	f7f2 fb14 	bl	8000648 <__aeabi_dmul>
 800e020:	a363      	add	r3, pc, #396	; (adr r3, 800e1b0 <__ieee754_exp+0x2a8>)
 800e022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e026:	f7f2 f957 	bl	80002d8 <__aeabi_dsub>
 800e02a:	4632      	mov	r2, r6
 800e02c:	463b      	mov	r3, r7
 800e02e:	f7f2 fb0b 	bl	8000648 <__aeabi_dmul>
 800e032:	a361      	add	r3, pc, #388	; (adr r3, 800e1b8 <__ieee754_exp+0x2b0>)
 800e034:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e038:	f7f2 f950 	bl	80002dc <__adddf3>
 800e03c:	4632      	mov	r2, r6
 800e03e:	463b      	mov	r3, r7
 800e040:	f7f2 fb02 	bl	8000648 <__aeabi_dmul>
 800e044:	4602      	mov	r2, r0
 800e046:	460b      	mov	r3, r1
 800e048:	4620      	mov	r0, r4
 800e04a:	4629      	mov	r1, r5
 800e04c:	f7f2 f944 	bl	80002d8 <__aeabi_dsub>
 800e050:	4602      	mov	r2, r0
 800e052:	460b      	mov	r3, r1
 800e054:	4606      	mov	r6, r0
 800e056:	460f      	mov	r7, r1
 800e058:	4620      	mov	r0, r4
 800e05a:	4629      	mov	r1, r5
 800e05c:	f7f2 faf4 	bl	8000648 <__aeabi_dmul>
 800e060:	ec41 0b19 	vmov	d9, r0, r1
 800e064:	f1ba 0f00 	cmp.w	sl, #0
 800e068:	d15d      	bne.n	800e126 <__ieee754_exp+0x21e>
 800e06a:	2200      	movs	r2, #0
 800e06c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e070:	4630      	mov	r0, r6
 800e072:	4639      	mov	r1, r7
 800e074:	f7f2 f930 	bl	80002d8 <__aeabi_dsub>
 800e078:	4602      	mov	r2, r0
 800e07a:	460b      	mov	r3, r1
 800e07c:	ec51 0b19 	vmov	r0, r1, d9
 800e080:	f7f2 fc0c 	bl	800089c <__aeabi_ddiv>
 800e084:	4622      	mov	r2, r4
 800e086:	462b      	mov	r3, r5
 800e088:	f7f2 f926 	bl	80002d8 <__aeabi_dsub>
 800e08c:	4602      	mov	r2, r0
 800e08e:	460b      	mov	r3, r1
 800e090:	2000      	movs	r0, #0
 800e092:	4957      	ldr	r1, [pc, #348]	; (800e1f0 <__ieee754_exp+0x2e8>)
 800e094:	f7f2 f920 	bl	80002d8 <__aeabi_dsub>
 800e098:	e753      	b.n	800df42 <__ieee754_exp+0x3a>
 800e09a:	4856      	ldr	r0, [pc, #344]	; (800e1f4 <__ieee754_exp+0x2ec>)
 800e09c:	a348      	add	r3, pc, #288	; (adr r3, 800e1c0 <__ieee754_exp+0x2b8>)
 800e09e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0a2:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800e0a6:	4629      	mov	r1, r5
 800e0a8:	4620      	mov	r0, r4
 800e0aa:	f7f2 facd 	bl	8000648 <__aeabi_dmul>
 800e0ae:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e0b2:	f7f2 f913 	bl	80002dc <__adddf3>
 800e0b6:	f7f2 fd77 	bl	8000ba8 <__aeabi_d2iz>
 800e0ba:	4682      	mov	sl, r0
 800e0bc:	f7f2 fa5a 	bl	8000574 <__aeabi_i2d>
 800e0c0:	a341      	add	r3, pc, #260	; (adr r3, 800e1c8 <__ieee754_exp+0x2c0>)
 800e0c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0c6:	4606      	mov	r6, r0
 800e0c8:	460f      	mov	r7, r1
 800e0ca:	f7f2 fabd 	bl	8000648 <__aeabi_dmul>
 800e0ce:	4602      	mov	r2, r0
 800e0d0:	460b      	mov	r3, r1
 800e0d2:	4620      	mov	r0, r4
 800e0d4:	4629      	mov	r1, r5
 800e0d6:	f7f2 f8ff 	bl	80002d8 <__aeabi_dsub>
 800e0da:	a33d      	add	r3, pc, #244	; (adr r3, 800e1d0 <__ieee754_exp+0x2c8>)
 800e0dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0e0:	4680      	mov	r8, r0
 800e0e2:	4689      	mov	r9, r1
 800e0e4:	4630      	mov	r0, r6
 800e0e6:	4639      	mov	r1, r7
 800e0e8:	f7f2 faae 	bl	8000648 <__aeabi_dmul>
 800e0ec:	ec41 0b18 	vmov	d8, r0, r1
 800e0f0:	e76f      	b.n	800dfd2 <__ieee754_exp+0xca>
 800e0f2:	4a41      	ldr	r2, [pc, #260]	; (800e1f8 <__ieee754_exp+0x2f0>)
 800e0f4:	4293      	cmp	r3, r2
 800e0f6:	d811      	bhi.n	800e11c <__ieee754_exp+0x214>
 800e0f8:	a323      	add	r3, pc, #140	; (adr r3, 800e188 <__ieee754_exp+0x280>)
 800e0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0fe:	ee10 0a10 	vmov	r0, s0
 800e102:	4629      	mov	r1, r5
 800e104:	f7f2 f8ea 	bl	80002dc <__adddf3>
 800e108:	4b39      	ldr	r3, [pc, #228]	; (800e1f0 <__ieee754_exp+0x2e8>)
 800e10a:	2200      	movs	r2, #0
 800e10c:	f7f2 fd2c 	bl	8000b68 <__aeabi_dcmpgt>
 800e110:	b138      	cbz	r0, 800e122 <__ieee754_exp+0x21a>
 800e112:	4b37      	ldr	r3, [pc, #220]	; (800e1f0 <__ieee754_exp+0x2e8>)
 800e114:	2200      	movs	r2, #0
 800e116:	4620      	mov	r0, r4
 800e118:	4629      	mov	r1, r5
 800e11a:	e710      	b.n	800df3e <__ieee754_exp+0x36>
 800e11c:	f04f 0a00 	mov.w	sl, #0
 800e120:	e75f      	b.n	800dfe2 <__ieee754_exp+0xda>
 800e122:	4682      	mov	sl, r0
 800e124:	e75d      	b.n	800dfe2 <__ieee754_exp+0xda>
 800e126:	4632      	mov	r2, r6
 800e128:	463b      	mov	r3, r7
 800e12a:	2000      	movs	r0, #0
 800e12c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800e130:	f7f2 f8d2 	bl	80002d8 <__aeabi_dsub>
 800e134:	4602      	mov	r2, r0
 800e136:	460b      	mov	r3, r1
 800e138:	ec51 0b19 	vmov	r0, r1, d9
 800e13c:	f7f2 fbae 	bl	800089c <__aeabi_ddiv>
 800e140:	4602      	mov	r2, r0
 800e142:	460b      	mov	r3, r1
 800e144:	ec51 0b18 	vmov	r0, r1, d8
 800e148:	f7f2 f8c6 	bl	80002d8 <__aeabi_dsub>
 800e14c:	4642      	mov	r2, r8
 800e14e:	464b      	mov	r3, r9
 800e150:	f7f2 f8c2 	bl	80002d8 <__aeabi_dsub>
 800e154:	4602      	mov	r2, r0
 800e156:	460b      	mov	r3, r1
 800e158:	2000      	movs	r0, #0
 800e15a:	4925      	ldr	r1, [pc, #148]	; (800e1f0 <__ieee754_exp+0x2e8>)
 800e15c:	f7f2 f8bc 	bl	80002d8 <__aeabi_dsub>
 800e160:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 800e164:	4592      	cmp	sl, r2
 800e166:	db02      	blt.n	800e16e <__ieee754_exp+0x266>
 800e168:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800e16c:	e6e9      	b.n	800df42 <__ieee754_exp+0x3a>
 800e16e:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 800e172:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800e176:	2200      	movs	r2, #0
 800e178:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800e17c:	e6f9      	b.n	800df72 <__ieee754_exp+0x6a>
 800e17e:	bf00      	nop
 800e180:	fefa39ef 	.word	0xfefa39ef
 800e184:	40862e42 	.word	0x40862e42
 800e188:	8800759c 	.word	0x8800759c
 800e18c:	7e37e43c 	.word	0x7e37e43c
 800e190:	d52d3051 	.word	0xd52d3051
 800e194:	c0874910 	.word	0xc0874910
 800e198:	72bea4d0 	.word	0x72bea4d0
 800e19c:	3e663769 	.word	0x3e663769
 800e1a0:	c5d26bf1 	.word	0xc5d26bf1
 800e1a4:	3ebbbd41 	.word	0x3ebbbd41
 800e1a8:	af25de2c 	.word	0xaf25de2c
 800e1ac:	3f11566a 	.word	0x3f11566a
 800e1b0:	16bebd93 	.word	0x16bebd93
 800e1b4:	3f66c16c 	.word	0x3f66c16c
 800e1b8:	5555553e 	.word	0x5555553e
 800e1bc:	3fc55555 	.word	0x3fc55555
 800e1c0:	652b82fe 	.word	0x652b82fe
 800e1c4:	3ff71547 	.word	0x3ff71547
 800e1c8:	fee00000 	.word	0xfee00000
 800e1cc:	3fe62e42 	.word	0x3fe62e42
 800e1d0:	35793c76 	.word	0x35793c76
 800e1d4:	3dea39ef 	.word	0x3dea39ef
 800e1d8:	40862e41 	.word	0x40862e41
 800e1dc:	7fefffff 	.word	0x7fefffff
 800e1e0:	3fd62e42 	.word	0x3fd62e42
 800e1e4:	3ff0a2b1 	.word	0x3ff0a2b1
 800e1e8:	0800fcc0 	.word	0x0800fcc0
 800e1ec:	0800fcd0 	.word	0x0800fcd0
 800e1f0:	3ff00000 	.word	0x3ff00000
 800e1f4:	0800fcb0 	.word	0x0800fcb0
 800e1f8:	3e2fffff 	.word	0x3e2fffff

0800e1fc <__ieee754_fmodf>:
 800e1fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e1fe:	ee10 6a90 	vmov	r6, s1
 800e202:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 800e206:	d009      	beq.n	800e21c <__ieee754_fmodf+0x20>
 800e208:	ee10 2a10 	vmov	r2, s0
 800e20c:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800e210:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800e214:	da02      	bge.n	800e21c <__ieee754_fmodf+0x20>
 800e216:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800e21a:	dd04      	ble.n	800e226 <__ieee754_fmodf+0x2a>
 800e21c:	ee60 0a20 	vmul.f32	s1, s0, s1
 800e220:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800e224:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e226:	42ab      	cmp	r3, r5
 800e228:	dbfc      	blt.n	800e224 <__ieee754_fmodf+0x28>
 800e22a:	f002 4400 	and.w	r4, r2, #2147483648	; 0x80000000
 800e22e:	d106      	bne.n	800e23e <__ieee754_fmodf+0x42>
 800e230:	4a32      	ldr	r2, [pc, #200]	; (800e2fc <__ieee754_fmodf+0x100>)
 800e232:	0fe3      	lsrs	r3, r4, #31
 800e234:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e238:	ed93 0a00 	vldr	s0, [r3]
 800e23c:	e7f2      	b.n	800e224 <__ieee754_fmodf+0x28>
 800e23e:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 800e242:	d13f      	bne.n	800e2c4 <__ieee754_fmodf+0xc8>
 800e244:	0219      	lsls	r1, r3, #8
 800e246:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 800e24a:	2900      	cmp	r1, #0
 800e24c:	dc37      	bgt.n	800e2be <__ieee754_fmodf+0xc2>
 800e24e:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 800e252:	d13d      	bne.n	800e2d0 <__ieee754_fmodf+0xd4>
 800e254:	022f      	lsls	r7, r5, #8
 800e256:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 800e25a:	2f00      	cmp	r7, #0
 800e25c:	da35      	bge.n	800e2ca <__ieee754_fmodf+0xce>
 800e25e:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 800e262:	bfbb      	ittet	lt
 800e264:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800e268:	1a12      	sublt	r2, r2, r0
 800e26a:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 800e26e:	4093      	lsllt	r3, r2
 800e270:	bfa8      	it	ge
 800e272:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800e276:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800e27a:	bfb5      	itete	lt
 800e27c:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800e280:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 800e284:	1a52      	sublt	r2, r2, r1
 800e286:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 800e28a:	bfb8      	it	lt
 800e28c:	4095      	lsllt	r5, r2
 800e28e:	1a40      	subs	r0, r0, r1
 800e290:	1b5a      	subs	r2, r3, r5
 800e292:	bb00      	cbnz	r0, 800e2d6 <__ieee754_fmodf+0xda>
 800e294:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 800e298:	bf38      	it	cc
 800e29a:	4613      	movcc	r3, r2
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d0c7      	beq.n	800e230 <__ieee754_fmodf+0x34>
 800e2a0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e2a4:	db1f      	blt.n	800e2e6 <__ieee754_fmodf+0xea>
 800e2a6:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800e2aa:	db1f      	blt.n	800e2ec <__ieee754_fmodf+0xf0>
 800e2ac:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800e2b0:	317f      	adds	r1, #127	; 0x7f
 800e2b2:	4323      	orrs	r3, r4
 800e2b4:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 800e2b8:	ee00 3a10 	vmov	s0, r3
 800e2bc:	e7b2      	b.n	800e224 <__ieee754_fmodf+0x28>
 800e2be:	3801      	subs	r0, #1
 800e2c0:	0049      	lsls	r1, r1, #1
 800e2c2:	e7c2      	b.n	800e24a <__ieee754_fmodf+0x4e>
 800e2c4:	15d8      	asrs	r0, r3, #23
 800e2c6:	387f      	subs	r0, #127	; 0x7f
 800e2c8:	e7c1      	b.n	800e24e <__ieee754_fmodf+0x52>
 800e2ca:	3901      	subs	r1, #1
 800e2cc:	007f      	lsls	r7, r7, #1
 800e2ce:	e7c4      	b.n	800e25a <__ieee754_fmodf+0x5e>
 800e2d0:	15e9      	asrs	r1, r5, #23
 800e2d2:	397f      	subs	r1, #127	; 0x7f
 800e2d4:	e7c3      	b.n	800e25e <__ieee754_fmodf+0x62>
 800e2d6:	2a00      	cmp	r2, #0
 800e2d8:	da02      	bge.n	800e2e0 <__ieee754_fmodf+0xe4>
 800e2da:	005b      	lsls	r3, r3, #1
 800e2dc:	3801      	subs	r0, #1
 800e2de:	e7d7      	b.n	800e290 <__ieee754_fmodf+0x94>
 800e2e0:	d0a6      	beq.n	800e230 <__ieee754_fmodf+0x34>
 800e2e2:	0053      	lsls	r3, r2, #1
 800e2e4:	e7fa      	b.n	800e2dc <__ieee754_fmodf+0xe0>
 800e2e6:	005b      	lsls	r3, r3, #1
 800e2e8:	3901      	subs	r1, #1
 800e2ea:	e7d9      	b.n	800e2a0 <__ieee754_fmodf+0xa4>
 800e2ec:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 800e2f0:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 800e2f4:	3182      	adds	r1, #130	; 0x82
 800e2f6:	410b      	asrs	r3, r1
 800e2f8:	4323      	orrs	r3, r4
 800e2fa:	e7dd      	b.n	800e2b8 <__ieee754_fmodf+0xbc>
 800e2fc:	0800fce0 	.word	0x0800fce0

0800e300 <finite>:
 800e300:	b082      	sub	sp, #8
 800e302:	ed8d 0b00 	vstr	d0, [sp]
 800e306:	9801      	ldr	r0, [sp, #4]
 800e308:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800e30c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800e310:	0fc0      	lsrs	r0, r0, #31
 800e312:	b002      	add	sp, #8
 800e314:	4770      	bx	lr
	...

0800e318 <_init>:
 800e318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e31a:	bf00      	nop
 800e31c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e31e:	bc08      	pop	{r3}
 800e320:	469e      	mov	lr, r3
 800e322:	4770      	bx	lr

0800e324 <_fini>:
 800e324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e326:	bf00      	nop
 800e328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e32a:	bc08      	pop	{r3}
 800e32c:	469e      	mov	lr, r3
 800e32e:	4770      	bx	lr
