$comment
	File created using the following command:
		vcd file mejia_addsubtractor_Nov8.msim.vcd -direction
$end
$date
	Sun Nov 08 23:02:24 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mejia_addsubtractor_nov8_vhd_vec_tst $end
$var wire 1 ! A [31] $end
$var wire 1 " A [30] $end
$var wire 1 # A [29] $end
$var wire 1 $ A [28] $end
$var wire 1 % A [27] $end
$var wire 1 & A [26] $end
$var wire 1 ' A [25] $end
$var wire 1 ( A [24] $end
$var wire 1 ) A [23] $end
$var wire 1 * A [22] $end
$var wire 1 + A [21] $end
$var wire 1 , A [20] $end
$var wire 1 - A [19] $end
$var wire 1 . A [18] $end
$var wire 1 / A [17] $end
$var wire 1 0 A [16] $end
$var wire 1 1 A [15] $end
$var wire 1 2 A [14] $end
$var wire 1 3 A [13] $end
$var wire 1 4 A [12] $end
$var wire 1 5 A [11] $end
$var wire 1 6 A [10] $end
$var wire 1 7 A [9] $end
$var wire 1 8 A [8] $end
$var wire 1 9 A [7] $end
$var wire 1 : A [6] $end
$var wire 1 ; A [5] $end
$var wire 1 < A [4] $end
$var wire 1 = A [3] $end
$var wire 1 > A [2] $end
$var wire 1 ? A [1] $end
$var wire 1 @ A [0] $end
$var wire 1 A AddSub $end
$var wire 1 B B [31] $end
$var wire 1 C B [30] $end
$var wire 1 D B [29] $end
$var wire 1 E B [28] $end
$var wire 1 F B [27] $end
$var wire 1 G B [26] $end
$var wire 1 H B [25] $end
$var wire 1 I B [24] $end
$var wire 1 J B [23] $end
$var wire 1 K B [22] $end
$var wire 1 L B [21] $end
$var wire 1 M B [20] $end
$var wire 1 N B [19] $end
$var wire 1 O B [18] $end
$var wire 1 P B [17] $end
$var wire 1 Q B [16] $end
$var wire 1 R B [15] $end
$var wire 1 S B [14] $end
$var wire 1 T B [13] $end
$var wire 1 U B [12] $end
$var wire 1 V B [11] $end
$var wire 1 W B [10] $end
$var wire 1 X B [9] $end
$var wire 1 Y B [8] $end
$var wire 1 Z B [7] $end
$var wire 1 [ B [6] $end
$var wire 1 \ B [5] $end
$var wire 1 ] B [4] $end
$var wire 1 ^ B [3] $end
$var wire 1 _ B [2] $end
$var wire 1 ` B [1] $end
$var wire 1 a B [0] $end
$var wire 1 b Clock $end
$var wire 1 c neg $end
$var wire 1 d Overflow $end
$var wire 1 e Reset $end
$var wire 1 f Sel $end
$var wire 1 g Z [31] $end
$var wire 1 h Z [30] $end
$var wire 1 i Z [29] $end
$var wire 1 j Z [28] $end
$var wire 1 k Z [27] $end
$var wire 1 l Z [26] $end
$var wire 1 m Z [25] $end
$var wire 1 n Z [24] $end
$var wire 1 o Z [23] $end
$var wire 1 p Z [22] $end
$var wire 1 q Z [21] $end
$var wire 1 r Z [20] $end
$var wire 1 s Z [19] $end
$var wire 1 t Z [18] $end
$var wire 1 u Z [17] $end
$var wire 1 v Z [16] $end
$var wire 1 w Z [15] $end
$var wire 1 x Z [14] $end
$var wire 1 y Z [13] $end
$var wire 1 z Z [12] $end
$var wire 1 { Z [11] $end
$var wire 1 | Z [10] $end
$var wire 1 } Z [9] $end
$var wire 1 ~ Z [8] $end
$var wire 1 !! Z [7] $end
$var wire 1 "! Z [6] $end
$var wire 1 #! Z [5] $end
$var wire 1 $! Z [4] $end
$var wire 1 %! Z [3] $end
$var wire 1 &! Z [2] $end
$var wire 1 '! Z [1] $end
$var wire 1 (! Z [0] $end
$var wire 1 )! zero $end

$scope module i1 $end
$var wire 1 *! gnd $end
$var wire 1 +! vcc $end
$var wire 1 ,! unknown $end
$var wire 1 -! devoe $end
$var wire 1 .! devclrn $end
$var wire 1 /! devpor $end
$var wire 1 0! ww_devoe $end
$var wire 1 1! ww_devclrn $end
$var wire 1 2! ww_devpor $end
$var wire 1 3! ww_A [31] $end
$var wire 1 4! ww_A [30] $end
$var wire 1 5! ww_A [29] $end
$var wire 1 6! ww_A [28] $end
$var wire 1 7! ww_A [27] $end
$var wire 1 8! ww_A [26] $end
$var wire 1 9! ww_A [25] $end
$var wire 1 :! ww_A [24] $end
$var wire 1 ;! ww_A [23] $end
$var wire 1 <! ww_A [22] $end
$var wire 1 =! ww_A [21] $end
$var wire 1 >! ww_A [20] $end
$var wire 1 ?! ww_A [19] $end
$var wire 1 @! ww_A [18] $end
$var wire 1 A! ww_A [17] $end
$var wire 1 B! ww_A [16] $end
$var wire 1 C! ww_A [15] $end
$var wire 1 D! ww_A [14] $end
$var wire 1 E! ww_A [13] $end
$var wire 1 F! ww_A [12] $end
$var wire 1 G! ww_A [11] $end
$var wire 1 H! ww_A [10] $end
$var wire 1 I! ww_A [9] $end
$var wire 1 J! ww_A [8] $end
$var wire 1 K! ww_A [7] $end
$var wire 1 L! ww_A [6] $end
$var wire 1 M! ww_A [5] $end
$var wire 1 N! ww_A [4] $end
$var wire 1 O! ww_A [3] $end
$var wire 1 P! ww_A [2] $end
$var wire 1 Q! ww_A [1] $end
$var wire 1 R! ww_A [0] $end
$var wire 1 S! ww_B [31] $end
$var wire 1 T! ww_B [30] $end
$var wire 1 U! ww_B [29] $end
$var wire 1 V! ww_B [28] $end
$var wire 1 W! ww_B [27] $end
$var wire 1 X! ww_B [26] $end
$var wire 1 Y! ww_B [25] $end
$var wire 1 Z! ww_B [24] $end
$var wire 1 [! ww_B [23] $end
$var wire 1 \! ww_B [22] $end
$var wire 1 ]! ww_B [21] $end
$var wire 1 ^! ww_B [20] $end
$var wire 1 _! ww_B [19] $end
$var wire 1 `! ww_B [18] $end
$var wire 1 a! ww_B [17] $end
$var wire 1 b! ww_B [16] $end
$var wire 1 c! ww_B [15] $end
$var wire 1 d! ww_B [14] $end
$var wire 1 e! ww_B [13] $end
$var wire 1 f! ww_B [12] $end
$var wire 1 g! ww_B [11] $end
$var wire 1 h! ww_B [10] $end
$var wire 1 i! ww_B [9] $end
$var wire 1 j! ww_B [8] $end
$var wire 1 k! ww_B [7] $end
$var wire 1 l! ww_B [6] $end
$var wire 1 m! ww_B [5] $end
$var wire 1 n! ww_B [4] $end
$var wire 1 o! ww_B [3] $end
$var wire 1 p! ww_B [2] $end
$var wire 1 q! ww_B [1] $end
$var wire 1 r! ww_B [0] $end
$var wire 1 s! ww_Clock $end
$var wire 1 t! ww_Reset $end
$var wire 1 u! ww_Sel $end
$var wire 1 v! ww_AddSub $end
$var wire 1 w! ww_Z [31] $end
$var wire 1 x! ww_Z [30] $end
$var wire 1 y! ww_Z [29] $end
$var wire 1 z! ww_Z [28] $end
$var wire 1 {! ww_Z [27] $end
$var wire 1 |! ww_Z [26] $end
$var wire 1 }! ww_Z [25] $end
$var wire 1 ~! ww_Z [24] $end
$var wire 1 !" ww_Z [23] $end
$var wire 1 "" ww_Z [22] $end
$var wire 1 #" ww_Z [21] $end
$var wire 1 $" ww_Z [20] $end
$var wire 1 %" ww_Z [19] $end
$var wire 1 &" ww_Z [18] $end
$var wire 1 '" ww_Z [17] $end
$var wire 1 (" ww_Z [16] $end
$var wire 1 )" ww_Z [15] $end
$var wire 1 *" ww_Z [14] $end
$var wire 1 +" ww_Z [13] $end
$var wire 1 ," ww_Z [12] $end
$var wire 1 -" ww_Z [11] $end
$var wire 1 ." ww_Z [10] $end
$var wire 1 /" ww_Z [9] $end
$var wire 1 0" ww_Z [8] $end
$var wire 1 1" ww_Z [7] $end
$var wire 1 2" ww_Z [6] $end
$var wire 1 3" ww_Z [5] $end
$var wire 1 4" ww_Z [4] $end
$var wire 1 5" ww_Z [3] $end
$var wire 1 6" ww_Z [2] $end
$var wire 1 7" ww_Z [1] $end
$var wire 1 8" ww_Z [0] $end
$var wire 1 9" ww_Overflow $end
$var wire 1 :" ww_zero $end
$var wire 1 ;" ww_neg $end
$var wire 1 <" \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 =" \Clock~input_o\ $end
$var wire 1 >" \Clock~inputCLKENA0_outclk\ $end
$var wire 1 ?" \B[0]~input_o\ $end
$var wire 1 @" \Reset~input_o\ $end
$var wire 1 A" \A[0]~input_o\ $end
$var wire 1 B" \Sel~input_o\ $end
$var wire 1 C" \SelR~q\ $end
$var wire 1 D" \multiplexer|F[0]~1_combout\ $end
$var wire 1 E" \AddSub~input_o\ $end
$var wire 1 F" \AddSubR~q\ $end
$var wire 1 G" \A[1]~input_o\ $end
$var wire 1 H" \multiplexer|F[1]~2_combout\ $end
$var wire 1 I" \B[1]~input_o\ $end
$var wire 1 J" \nbit_adder|_~1\ $end
$var wire 1 K" \nbit_adder|_~2\ $end
$var wire 1 L" \B[2]~input_o\ $end
$var wire 1 M" \A[2]~input_o\ $end
$var wire 1 N" \multiplexer|F[2]~3_combout\ $end
$var wire 1 O" \nbit_adder|_~4\ $end
$var wire 1 P" \nbit_adder|_~5\ $end
$var wire 1 Q" \Zreg[2]~DUPLICATE_q\ $end
$var wire 1 R" \B[3]~input_o\ $end
$var wire 1 S" \A[3]~input_o\ $end
$var wire 1 T" \multiplexer|F[3]~4_combout\ $end
$var wire 1 U" \nbit_adder|_~7\ $end
$var wire 1 V" \nbit_adder|_~8\ $end
$var wire 1 W" \A[4]~input_o\ $end
$var wire 1 X" \multiplexer|F[4]~5_combout\ $end
$var wire 1 Y" \B[4]~input_o\ $end
$var wire 1 Z" \nbit_adder|_~10\ $end
$var wire 1 [" \nbit_adder|_~11\ $end
$var wire 1 \" \B[5]~input_o\ $end
$var wire 1 ]" \A[5]~input_o\ $end
$var wire 1 ^" \multiplexer|F[5]~6_combout\ $end
$var wire 1 _" \nbit_adder|_~13\ $end
$var wire 1 `" \nbit_adder|_~14\ $end
$var wire 1 a" \Zreg[5]~feeder_combout\ $end
$var wire 1 b" \B[6]~input_o\ $end
$var wire 1 c" \Breg[6]~feeder_combout\ $end
$var wire 1 d" \A[6]~input_o\ $end
$var wire 1 e" \multiplexer|F[6]~7_combout\ $end
$var wire 1 f" \nbit_adder|_~16\ $end
$var wire 1 g" \nbit_adder|_~17\ $end
$var wire 1 h" \Zreg[6]~feeder_combout\ $end
$var wire 1 i" \B[7]~input_o\ $end
$var wire 1 j" \A[7]~input_o\ $end
$var wire 1 k" \multiplexer|F[7]~8_combout\ $end
$var wire 1 l" \nbit_adder|_~19\ $end
$var wire 1 m" \nbit_adder|_~20\ $end
$var wire 1 n" \A[8]~input_o\ $end
$var wire 1 o" \multiplexer|F[8]~9_combout\ $end
$var wire 1 p" \B[8]~input_o\ $end
$var wire 1 q" \nbit_adder|_~22\ $end
$var wire 1 r" \nbit_adder|_~23\ $end
$var wire 1 s" \B[9]~input_o\ $end
$var wire 1 t" \A[9]~input_o\ $end
$var wire 1 u" \Areg[9]~feeder_combout\ $end
$var wire 1 v" \multiplexer|F[9]~10_combout\ $end
$var wire 1 w" \nbit_adder|_~25\ $end
$var wire 1 x" \nbit_adder|_~26\ $end
$var wire 1 y" \Zreg[9]~DUPLICATE_q\ $end
$var wire 1 z" \B[10]~input_o\ $end
$var wire 1 {" \A[10]~input_o\ $end
$var wire 1 |" \multiplexer|F[10]~11_combout\ $end
$var wire 1 }" \nbit_adder|_~28\ $end
$var wire 1 ~" \nbit_adder|_~29\ $end
$var wire 1 !# \Zreg[10]~feeder_combout\ $end
$var wire 1 "# \B[11]~input_o\ $end
$var wire 1 ## \A[11]~input_o\ $end
$var wire 1 $# \multiplexer|F[11]~12_combout\ $end
$var wire 1 %# \nbit_adder|_~31\ $end
$var wire 1 &# \nbit_adder|_~32\ $end
$var wire 1 '# \Zreg[11]~DUPLICATE_q\ $end
$var wire 1 (# \B[12]~input_o\ $end
$var wire 1 )# \Breg[12]~feeder_combout\ $end
$var wire 1 *# \A[12]~input_o\ $end
$var wire 1 +# \multiplexer|F[12]~13_combout\ $end
$var wire 1 ,# \nbit_adder|_~34\ $end
$var wire 1 -# \nbit_adder|_~35\ $end
$var wire 1 .# \A[13]~input_o\ $end
$var wire 1 /# \multiplexer|F[13]~14_combout\ $end
$var wire 1 0# \B[13]~input_o\ $end
$var wire 1 1# \nbit_adder|_~37\ $end
$var wire 1 2# \nbit_adder|_~38\ $end
$var wire 1 3# \Zreg[13]~feeder_combout\ $end
$var wire 1 4# \B[14]~input_o\ $end
$var wire 1 5# \Breg[14]~feeder_combout\ $end
$var wire 1 6# \A[14]~input_o\ $end
$var wire 1 7# \multiplexer|F[14]~15_combout\ $end
$var wire 1 8# \nbit_adder|_~40\ $end
$var wire 1 9# \nbit_adder|_~41\ $end
$var wire 1 :# \B[15]~input_o\ $end
$var wire 1 ;# \Breg[15]~feeder_combout\ $end
$var wire 1 <# \A[15]~input_o\ $end
$var wire 1 =# \multiplexer|F[15]~16_combout\ $end
$var wire 1 ># \nbit_adder|_~43\ $end
$var wire 1 ?# \nbit_adder|_~44\ $end
$var wire 1 @# \Zreg[15]~feeder_combout\ $end
$var wire 1 A# \A[16]~input_o\ $end
$var wire 1 B# \multiplexer|F[16]~17_combout\ $end
$var wire 1 C# \B[16]~input_o\ $end
$var wire 1 D# \Breg[16]~feeder_combout\ $end
$var wire 1 E# \nbit_adder|_~46\ $end
$var wire 1 F# \nbit_adder|_~47\ $end
$var wire 1 G# \B[17]~input_o\ $end
$var wire 1 H# \A[17]~input_o\ $end
$var wire 1 I# \Zreg[17]~DUPLICATE_q\ $end
$var wire 1 J# \multiplexer|F[17]~18_combout\ $end
$var wire 1 K# \nbit_adder|_~49\ $end
$var wire 1 L# \nbit_adder|_~50\ $end
$var wire 1 M# \B[18]~input_o\ $end
$var wire 1 N# \Breg[18]~feeder_combout\ $end
$var wire 1 O# \A[18]~input_o\ $end
$var wire 1 P# \multiplexer|F[18]~19_combout\ $end
$var wire 1 Q# \nbit_adder|_~52\ $end
$var wire 1 R# \nbit_adder|_~53\ $end
$var wire 1 S# \Zreg[18]~feeder_combout\ $end
$var wire 1 T# \B[19]~input_o\ $end
$var wire 1 U# \A[19]~input_o\ $end
$var wire 1 V# \Areg[19]~feeder_combout\ $end
$var wire 1 W# \multiplexer|F[19]~20_combout\ $end
$var wire 1 X# \nbit_adder|_~55\ $end
$var wire 1 Y# \nbit_adder|_~56\ $end
$var wire 1 Z# \Zreg[19]~feeder_combout\ $end
$var wire 1 [# \Zreg[19]~DUPLICATE_q\ $end
$var wire 1 \# \A[20]~input_o\ $end
$var wire 1 ]# \multiplexer|F[20]~21_combout\ $end
$var wire 1 ^# \B[20]~input_o\ $end
$var wire 1 _# \Breg[20]~feeder_combout\ $end
$var wire 1 `# \nbit_adder|_~58\ $end
$var wire 1 a# \nbit_adder|_~59\ $end
$var wire 1 b# \A[21]~input_o\ $end
$var wire 1 c# \multiplexer|F[21]~22_combout\ $end
$var wire 1 d# \B[21]~input_o\ $end
$var wire 1 e# \Breg[21]~feeder_combout\ $end
$var wire 1 f# \nbit_adder|_~61\ $end
$var wire 1 g# \nbit_adder|_~62\ $end
$var wire 1 h# \A[22]~input_o\ $end
$var wire 1 i# \multiplexer|F[22]~23_combout\ $end
$var wire 1 j# \B[22]~input_o\ $end
$var wire 1 k# \Breg[22]~feeder_combout\ $end
$var wire 1 l# \nbit_adder|_~64\ $end
$var wire 1 m# \nbit_adder|_~65\ $end
$var wire 1 n# \B[23]~input_o\ $end
$var wire 1 o# \Breg[23]~feeder_combout\ $end
$var wire 1 p# \A[23]~input_o\ $end
$var wire 1 q# \multiplexer|F[23]~24_combout\ $end
$var wire 1 r# \nbit_adder|_~67\ $end
$var wire 1 s# \nbit_adder|_~68\ $end
$var wire 1 t# \B[24]~input_o\ $end
$var wire 1 u# \Breg[24]~feeder_combout\ $end
$var wire 1 v# \A[24]~input_o\ $end
$var wire 1 w# \multiplexer|F[24]~25_combout\ $end
$var wire 1 x# \nbit_adder|_~70\ $end
$var wire 1 y# \nbit_adder|_~71\ $end
$var wire 1 z# \A[25]~input_o\ $end
$var wire 1 {# \Areg[25]~feeder_combout\ $end
$var wire 1 |# \multiplexer|F[25]~26_combout\ $end
$var wire 1 }# \B[25]~input_o\ $end
$var wire 1 ~# \nbit_adder|_~73\ $end
$var wire 1 !$ \nbit_adder|_~74\ $end
$var wire 1 "$ \A[26]~input_o\ $end
$var wire 1 #$ \Areg[26]~feeder_combout\ $end
$var wire 1 $$ \multiplexer|F[26]~27_combout\ $end
$var wire 1 %$ \B[26]~input_o\ $end
$var wire 1 &$ \nbit_adder|_~76\ $end
$var wire 1 '$ \nbit_adder|_~77\ $end
$var wire 1 ($ \A[27]~input_o\ $end
$var wire 1 )$ \multiplexer|F[27]~28_combout\ $end
$var wire 1 *$ \B[27]~input_o\ $end
$var wire 1 +$ \nbit_adder|_~79\ $end
$var wire 1 ,$ \nbit_adder|_~80\ $end
$var wire 1 -$ \A[28]~input_o\ $end
$var wire 1 .$ \Areg[28]~feeder_combout\ $end
$var wire 1 /$ \multiplexer|F[28]~29_combout\ $end
$var wire 1 0$ \B[28]~input_o\ $end
$var wire 1 1$ \Breg[28]~feeder_combout\ $end
$var wire 1 2$ \nbit_adder|_~82\ $end
$var wire 1 3$ \nbit_adder|_~83\ $end
$var wire 1 4$ \A[29]~input_o\ $end
$var wire 1 5$ \multiplexer|F[29]~30_combout\ $end
$var wire 1 6$ \B[29]~input_o\ $end
$var wire 1 7$ \nbit_adder|_~85\ $end
$var wire 1 8$ \nbit_adder|_~86\ $end
$var wire 1 9$ \A[30]~input_o\ $end
$var wire 1 :$ \multiplexer|F[30]~31_combout\ $end
$var wire 1 ;$ \B[30]~input_o\ $end
$var wire 1 <$ \nbit_adder|_~88\ $end
$var wire 1 =$ \nbit_adder|_~89\ $end
$var wire 1 >$ \B[31]~input_o\ $end
$var wire 1 ?$ \A[31]~input_o\ $end
$var wire 1 @$ \multiplexer|F[31]~0_combout\ $end
$var wire 1 A$ \nbit_adder|_~91\ $end
$var wire 1 B$ \nbit_adder|_~92\ $end
$var wire 1 C$ \nbit_adder|_~94\ $end
$var wire 1 D$ \nbit_adder|_~95\ $end
$var wire 1 E$ \nbit_adder|carryout~sumout\ $end
$var wire 1 F$ \over_flow~combout\ $end
$var wire 1 G$ \Overflow~reg0_q\ $end
$var wire 1 H$ \Equal0~3_combout\ $end
$var wire 1 I$ \Equal0~4_combout\ $end
$var wire 1 J$ \Equal0~5_combout\ $end
$var wire 1 K$ \Equal0~0_combout\ $end
$var wire 1 L$ \Equal0~1_combout\ $end
$var wire 1 M$ \Equal0~2_combout\ $end
$var wire 1 N$ \Equal0~6_combout\ $end
$var wire 1 O$ \zero~reg0_q\ $end
$var wire 1 P$ \neg~reg0_q\ $end
$var wire 1 Q$ \nbit_adder|S\ [31] $end
$var wire 1 R$ \nbit_adder|S\ [30] $end
$var wire 1 S$ \nbit_adder|S\ [29] $end
$var wire 1 T$ \nbit_adder|S\ [28] $end
$var wire 1 U$ \nbit_adder|S\ [27] $end
$var wire 1 V$ \nbit_adder|S\ [26] $end
$var wire 1 W$ \nbit_adder|S\ [25] $end
$var wire 1 X$ \nbit_adder|S\ [24] $end
$var wire 1 Y$ \nbit_adder|S\ [23] $end
$var wire 1 Z$ \nbit_adder|S\ [22] $end
$var wire 1 [$ \nbit_adder|S\ [21] $end
$var wire 1 \$ \nbit_adder|S\ [20] $end
$var wire 1 ]$ \nbit_adder|S\ [19] $end
$var wire 1 ^$ \nbit_adder|S\ [18] $end
$var wire 1 _$ \nbit_adder|S\ [17] $end
$var wire 1 `$ \nbit_adder|S\ [16] $end
$var wire 1 a$ \nbit_adder|S\ [15] $end
$var wire 1 b$ \nbit_adder|S\ [14] $end
$var wire 1 c$ \nbit_adder|S\ [13] $end
$var wire 1 d$ \nbit_adder|S\ [12] $end
$var wire 1 e$ \nbit_adder|S\ [11] $end
$var wire 1 f$ \nbit_adder|S\ [10] $end
$var wire 1 g$ \nbit_adder|S\ [9] $end
$var wire 1 h$ \nbit_adder|S\ [8] $end
$var wire 1 i$ \nbit_adder|S\ [7] $end
$var wire 1 j$ \nbit_adder|S\ [6] $end
$var wire 1 k$ \nbit_adder|S\ [5] $end
$var wire 1 l$ \nbit_adder|S\ [4] $end
$var wire 1 m$ \nbit_adder|S\ [3] $end
$var wire 1 n$ \nbit_adder|S\ [2] $end
$var wire 1 o$ \nbit_adder|S\ [1] $end
$var wire 1 p$ \nbit_adder|S\ [0] $end
$var wire 1 q$ Zreg [31] $end
$var wire 1 r$ Zreg [30] $end
$var wire 1 s$ Zreg [29] $end
$var wire 1 t$ Zreg [28] $end
$var wire 1 u$ Zreg [27] $end
$var wire 1 v$ Zreg [26] $end
$var wire 1 w$ Zreg [25] $end
$var wire 1 x$ Zreg [24] $end
$var wire 1 y$ Zreg [23] $end
$var wire 1 z$ Zreg [22] $end
$var wire 1 {$ Zreg [21] $end
$var wire 1 |$ Zreg [20] $end
$var wire 1 }$ Zreg [19] $end
$var wire 1 ~$ Zreg [18] $end
$var wire 1 !% Zreg [17] $end
$var wire 1 "% Zreg [16] $end
$var wire 1 #% Zreg [15] $end
$var wire 1 $% Zreg [14] $end
$var wire 1 %% Zreg [13] $end
$var wire 1 &% Zreg [12] $end
$var wire 1 '% Zreg [11] $end
$var wire 1 (% Zreg [10] $end
$var wire 1 )% Zreg [9] $end
$var wire 1 *% Zreg [8] $end
$var wire 1 +% Zreg [7] $end
$var wire 1 ,% Zreg [6] $end
$var wire 1 -% Zreg [5] $end
$var wire 1 .% Zreg [4] $end
$var wire 1 /% Zreg [3] $end
$var wire 1 0% Zreg [2] $end
$var wire 1 1% Zreg [1] $end
$var wire 1 2% Zreg [0] $end
$var wire 1 3% Areg [31] $end
$var wire 1 4% Areg [30] $end
$var wire 1 5% Areg [29] $end
$var wire 1 6% Areg [28] $end
$var wire 1 7% Areg [27] $end
$var wire 1 8% Areg [26] $end
$var wire 1 9% Areg [25] $end
$var wire 1 :% Areg [24] $end
$var wire 1 ;% Areg [23] $end
$var wire 1 <% Areg [22] $end
$var wire 1 =% Areg [21] $end
$var wire 1 >% Areg [20] $end
$var wire 1 ?% Areg [19] $end
$var wire 1 @% Areg [18] $end
$var wire 1 A% Areg [17] $end
$var wire 1 B% Areg [16] $end
$var wire 1 C% Areg [15] $end
$var wire 1 D% Areg [14] $end
$var wire 1 E% Areg [13] $end
$var wire 1 F% Areg [12] $end
$var wire 1 G% Areg [11] $end
$var wire 1 H% Areg [10] $end
$var wire 1 I% Areg [9] $end
$var wire 1 J% Areg [8] $end
$var wire 1 K% Areg [7] $end
$var wire 1 L% Areg [6] $end
$var wire 1 M% Areg [5] $end
$var wire 1 N% Areg [4] $end
$var wire 1 O% Areg [3] $end
$var wire 1 P% Areg [2] $end
$var wire 1 Q% Areg [1] $end
$var wire 1 R% Areg [0] $end
$var wire 1 S% Breg [31] $end
$var wire 1 T% Breg [30] $end
$var wire 1 U% Breg [29] $end
$var wire 1 V% Breg [28] $end
$var wire 1 W% Breg [27] $end
$var wire 1 X% Breg [26] $end
$var wire 1 Y% Breg [25] $end
$var wire 1 Z% Breg [24] $end
$var wire 1 [% Breg [23] $end
$var wire 1 \% Breg [22] $end
$var wire 1 ]% Breg [21] $end
$var wire 1 ^% Breg [20] $end
$var wire 1 _% Breg [19] $end
$var wire 1 `% Breg [18] $end
$var wire 1 a% Breg [17] $end
$var wire 1 b% Breg [16] $end
$var wire 1 c% Breg [15] $end
$var wire 1 d% Breg [14] $end
$var wire 1 e% Breg [13] $end
$var wire 1 f% Breg [12] $end
$var wire 1 g% Breg [11] $end
$var wire 1 h% Breg [10] $end
$var wire 1 i% Breg [9] $end
$var wire 1 j% Breg [8] $end
$var wire 1 k% Breg [7] $end
$var wire 1 l% Breg [6] $end
$var wire 1 m% Breg [5] $end
$var wire 1 n% Breg [4] $end
$var wire 1 o% Breg [3] $end
$var wire 1 p% Breg [2] $end
$var wire 1 q% Breg [1] $end
$var wire 1 r% Breg [0] $end
$var wire 1 s% \ALT_INV_Zreg[17]~DUPLICATE_q\ $end
$var wire 1 t% \ALT_INV_B[28]~input_o\ $end
$var wire 1 u% \ALT_INV_A[28]~input_o\ $end
$var wire 1 v% \ALT_INV_A[26]~input_o\ $end
$var wire 1 w% \ALT_INV_A[25]~input_o\ $end
$var wire 1 x% \ALT_INV_B[24]~input_o\ $end
$var wire 1 y% \ALT_INV_B[23]~input_o\ $end
$var wire 1 z% \ALT_INV_B[22]~input_o\ $end
$var wire 1 {% \ALT_INV_B[21]~input_o\ $end
$var wire 1 |% \ALT_INV_B[20]~input_o\ $end
$var wire 1 }% \ALT_INV_A[19]~input_o\ $end
$var wire 1 ~% \ALT_INV_B[18]~input_o\ $end
$var wire 1 !& \ALT_INV_B[16]~input_o\ $end
$var wire 1 "& \ALT_INV_B[15]~input_o\ $end
$var wire 1 #& \ALT_INV_B[14]~input_o\ $end
$var wire 1 $& \ALT_INV_B[12]~input_o\ $end
$var wire 1 %& \ALT_INV_A[9]~input_o\ $end
$var wire 1 && \ALT_INV_B[6]~input_o\ $end
$var wire 1 '& \ALT_INV_Reset~input_o\ $end
$var wire 1 (& ALT_INV_Breg [31] $end
$var wire 1 )& ALT_INV_Breg [30] $end
$var wire 1 *& ALT_INV_Breg [29] $end
$var wire 1 +& ALT_INV_Breg [28] $end
$var wire 1 ,& ALT_INV_Breg [27] $end
$var wire 1 -& ALT_INV_Breg [26] $end
$var wire 1 .& ALT_INV_Breg [25] $end
$var wire 1 /& ALT_INV_Breg [24] $end
$var wire 1 0& ALT_INV_Breg [23] $end
$var wire 1 1& ALT_INV_Breg [22] $end
$var wire 1 2& ALT_INV_Breg [21] $end
$var wire 1 3& ALT_INV_Breg [20] $end
$var wire 1 4& ALT_INV_Breg [19] $end
$var wire 1 5& ALT_INV_Breg [18] $end
$var wire 1 6& ALT_INV_Breg [17] $end
$var wire 1 7& ALT_INV_Breg [16] $end
$var wire 1 8& ALT_INV_Breg [15] $end
$var wire 1 9& ALT_INV_Breg [14] $end
$var wire 1 :& ALT_INV_Breg [13] $end
$var wire 1 ;& ALT_INV_Breg [12] $end
$var wire 1 <& ALT_INV_Breg [11] $end
$var wire 1 =& ALT_INV_Breg [10] $end
$var wire 1 >& ALT_INV_Breg [9] $end
$var wire 1 ?& ALT_INV_Breg [8] $end
$var wire 1 @& ALT_INV_Breg [7] $end
$var wire 1 A& ALT_INV_Breg [6] $end
$var wire 1 B& ALT_INV_Breg [5] $end
$var wire 1 C& ALT_INV_Breg [4] $end
$var wire 1 D& ALT_INV_Breg [3] $end
$var wire 1 E& ALT_INV_Breg [2] $end
$var wire 1 F& ALT_INV_Breg [1] $end
$var wire 1 G& ALT_INV_Breg [0] $end
$var wire 1 H& \multiplexer|ALT_INV_F[30]~31_combout\ $end
$var wire 1 I& ALT_INV_Areg [31] $end
$var wire 1 J& ALT_INV_Areg [30] $end
$var wire 1 K& ALT_INV_Areg [29] $end
$var wire 1 L& ALT_INV_Areg [28] $end
$var wire 1 M& ALT_INV_Areg [27] $end
$var wire 1 N& ALT_INV_Areg [26] $end
$var wire 1 O& ALT_INV_Areg [25] $end
$var wire 1 P& ALT_INV_Areg [24] $end
$var wire 1 Q& ALT_INV_Areg [23] $end
$var wire 1 R& ALT_INV_Areg [22] $end
$var wire 1 S& ALT_INV_Areg [21] $end
$var wire 1 T& ALT_INV_Areg [20] $end
$var wire 1 U& ALT_INV_Areg [19] $end
$var wire 1 V& ALT_INV_Areg [18] $end
$var wire 1 W& ALT_INV_Areg [17] $end
$var wire 1 X& ALT_INV_Areg [16] $end
$var wire 1 Y& ALT_INV_Areg [15] $end
$var wire 1 Z& ALT_INV_Areg [14] $end
$var wire 1 [& ALT_INV_Areg [13] $end
$var wire 1 \& ALT_INV_Areg [12] $end
$var wire 1 ]& ALT_INV_Areg [11] $end
$var wire 1 ^& ALT_INV_Areg [10] $end
$var wire 1 _& ALT_INV_Areg [9] $end
$var wire 1 `& ALT_INV_Areg [8] $end
$var wire 1 a& ALT_INV_Areg [7] $end
$var wire 1 b& ALT_INV_Areg [6] $end
$var wire 1 c& ALT_INV_Areg [5] $end
$var wire 1 d& ALT_INV_Areg [4] $end
$var wire 1 e& ALT_INV_Areg [3] $end
$var wire 1 f& ALT_INV_Areg [2] $end
$var wire 1 g& ALT_INV_Areg [1] $end
$var wire 1 h& ALT_INV_Areg [0] $end
$var wire 1 i& \multiplexer|ALT_INV_F[29]~30_combout\ $end
$var wire 1 j& \multiplexer|ALT_INV_F[28]~29_combout\ $end
$var wire 1 k& \multiplexer|ALT_INV_F[27]~28_combout\ $end
$var wire 1 l& \multiplexer|ALT_INV_F[26]~27_combout\ $end
$var wire 1 m& \multiplexer|ALT_INV_F[25]~26_combout\ $end
$var wire 1 n& \multiplexer|ALT_INV_F[24]~25_combout\ $end
$var wire 1 o& \multiplexer|ALT_INV_F[23]~24_combout\ $end
$var wire 1 p& \multiplexer|ALT_INV_F[22]~23_combout\ $end
$var wire 1 q& \multiplexer|ALT_INV_F[21]~22_combout\ $end
$var wire 1 r& \multiplexer|ALT_INV_F[20]~21_combout\ $end
$var wire 1 s& \multiplexer|ALT_INV_F[19]~20_combout\ $end
$var wire 1 t& \multiplexer|ALT_INV_F[18]~19_combout\ $end
$var wire 1 u& \multiplexer|ALT_INV_F[17]~18_combout\ $end
$var wire 1 v& \multiplexer|ALT_INV_F[16]~17_combout\ $end
$var wire 1 w& \multiplexer|ALT_INV_F[15]~16_combout\ $end
$var wire 1 x& \multiplexer|ALT_INV_F[14]~15_combout\ $end
$var wire 1 y& \multiplexer|ALT_INV_F[13]~14_combout\ $end
$var wire 1 z& \multiplexer|ALT_INV_F[12]~13_combout\ $end
$var wire 1 {& \multiplexer|ALT_INV_F[11]~12_combout\ $end
$var wire 1 |& \multiplexer|ALT_INV_F[10]~11_combout\ $end
$var wire 1 }& \multiplexer|ALT_INV_F[9]~10_combout\ $end
$var wire 1 ~& \multiplexer|ALT_INV_F[8]~9_combout\ $end
$var wire 1 !' \multiplexer|ALT_INV_F[7]~8_combout\ $end
$var wire 1 "' \multiplexer|ALT_INV_F[6]~7_combout\ $end
$var wire 1 #' \multiplexer|ALT_INV_F[5]~6_combout\ $end
$var wire 1 $' \multiplexer|ALT_INV_F[4]~5_combout\ $end
$var wire 1 %' \multiplexer|ALT_INV_F[3]~4_combout\ $end
$var wire 1 &' \multiplexer|ALT_INV_F[2]~3_combout\ $end
$var wire 1 '' \multiplexer|ALT_INV_F[1]~2_combout\ $end
$var wire 1 (' \multiplexer|ALT_INV_F[0]~1_combout\ $end
$var wire 1 )' \ALT_INV_Equal0~5_combout\ $end
$var wire 1 *' \ALT_INV_Equal0~4_combout\ $end
$var wire 1 +' \ALT_INV_Equal0~3_combout\ $end
$var wire 1 ,' \ALT_INV_Equal0~2_combout\ $end
$var wire 1 -' \ALT_INV_Equal0~1_combout\ $end
$var wire 1 .' \ALT_INV_Equal0~0_combout\ $end
$var wire 1 /' \multiplexer|ALT_INV_F[31]~0_combout\ $end
$var wire 1 0' \ALT_INV_SelR~q\ $end
$var wire 1 1' \ALT_INV_AddSubR~q\ $end
$var wire 1 2' ALT_INV_Zreg [31] $end
$var wire 1 3' ALT_INV_Zreg [30] $end
$var wire 1 4' ALT_INV_Zreg [29] $end
$var wire 1 5' ALT_INV_Zreg [28] $end
$var wire 1 6' ALT_INV_Zreg [27] $end
$var wire 1 7' ALT_INV_Zreg [26] $end
$var wire 1 8' ALT_INV_Zreg [25] $end
$var wire 1 9' ALT_INV_Zreg [24] $end
$var wire 1 :' ALT_INV_Zreg [23] $end
$var wire 1 ;' ALT_INV_Zreg [22] $end
$var wire 1 <' ALT_INV_Zreg [21] $end
$var wire 1 =' ALT_INV_Zreg [20] $end
$var wire 1 >' ALT_INV_Zreg [19] $end
$var wire 1 ?' ALT_INV_Zreg [18] $end
$var wire 1 @' ALT_INV_Zreg [17] $end
$var wire 1 A' ALT_INV_Zreg [16] $end
$var wire 1 B' ALT_INV_Zreg [15] $end
$var wire 1 C' ALT_INV_Zreg [14] $end
$var wire 1 D' ALT_INV_Zreg [13] $end
$var wire 1 E' ALT_INV_Zreg [12] $end
$var wire 1 F' ALT_INV_Zreg [11] $end
$var wire 1 G' ALT_INV_Zreg [10] $end
$var wire 1 H' ALT_INV_Zreg [9] $end
$var wire 1 I' ALT_INV_Zreg [8] $end
$var wire 1 J' ALT_INV_Zreg [7] $end
$var wire 1 K' ALT_INV_Zreg [6] $end
$var wire 1 L' ALT_INV_Zreg [5] $end
$var wire 1 M' ALT_INV_Zreg [4] $end
$var wire 1 N' ALT_INV_Zreg [3] $end
$var wire 1 O' ALT_INV_Zreg [2] $end
$var wire 1 P' ALT_INV_Zreg [1] $end
$var wire 1 Q' ALT_INV_Zreg [0] $end
$var wire 1 R' \nbit_adder|ALT_INV_carryout~sumout\ $end
$var wire 1 S' \nbit_adder|ALT_INV_S\ [31] $end
$var wire 1 T' \nbit_adder|ALT_INV_S\ [30] $end
$var wire 1 U' \nbit_adder|ALT_INV_S\ [29] $end
$var wire 1 V' \nbit_adder|ALT_INV_S\ [28] $end
$var wire 1 W' \nbit_adder|ALT_INV_S\ [27] $end
$var wire 1 X' \nbit_adder|ALT_INV_S\ [26] $end
$var wire 1 Y' \nbit_adder|ALT_INV_S\ [25] $end
$var wire 1 Z' \nbit_adder|ALT_INV_S\ [24] $end
$var wire 1 [' \nbit_adder|ALT_INV_S\ [23] $end
$var wire 1 \' \nbit_adder|ALT_INV_S\ [22] $end
$var wire 1 ]' \nbit_adder|ALT_INV_S\ [21] $end
$var wire 1 ^' \nbit_adder|ALT_INV_S\ [20] $end
$var wire 1 _' \nbit_adder|ALT_INV_S\ [19] $end
$var wire 1 `' \nbit_adder|ALT_INV_S\ [18] $end
$var wire 1 a' \nbit_adder|ALT_INV_S\ [17] $end
$var wire 1 b' \nbit_adder|ALT_INV_S\ [16] $end
$var wire 1 c' \nbit_adder|ALT_INV_S\ [15] $end
$var wire 1 d' \nbit_adder|ALT_INV_S\ [14] $end
$var wire 1 e' \nbit_adder|ALT_INV_S\ [13] $end
$var wire 1 f' \nbit_adder|ALT_INV_S\ [12] $end
$var wire 1 g' \nbit_adder|ALT_INV_S\ [11] $end
$var wire 1 h' \nbit_adder|ALT_INV_S\ [10] $end
$var wire 1 i' \nbit_adder|ALT_INV_S\ [9] $end
$var wire 1 j' \nbit_adder|ALT_INV_S\ [8] $end
$var wire 1 k' \nbit_adder|ALT_INV_S\ [7] $end
$var wire 1 l' \nbit_adder|ALT_INV_S\ [6] $end
$var wire 1 m' \nbit_adder|ALT_INV_S\ [5] $end
$var wire 1 n' \nbit_adder|ALT_INV_S\ [4] $end
$var wire 1 o' \nbit_adder|ALT_INV_S\ [3] $end
$var wire 1 p' \nbit_adder|ALT_INV_S\ [2] $end
$var wire 1 q' \nbit_adder|ALT_INV_S\ [1] $end
$var wire 1 r' \nbit_adder|ALT_INV_S\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0A
0b
0c
0d
0e
0f
0)!
0*!
1+!
x,!
1-!
1.!
1/!
10!
11!
12!
0s!
0t!
0u!
0v!
09"
0:"
0;"
x<"
0="
0>"
1?"
0@"
1A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
1W"
0X"
1Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
1n"
0o"
1p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
1(#
1)#
1*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
0O$
0P$
1s%
1t%
1u%
1v%
1w%
1x%
1y%
1z%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
0$&
1%&
1&&
1'&
1H&
1i&
1j&
1k&
1l&
1m&
1n&
1o&
1p&
1q&
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1y&
1z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
1$'
1%'
1&'
1''
1('
0)'
0*'
0+'
0,'
0-'
0.'
1/'
10'
11'
1R'
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
14
05
06
07
18
09
0:
0;
1<
0=
0>
0?
1@
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
1U
0V
0W
0X
1Y
0Z
0[
0\
1]
0^
0_
0`
1a
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
1J!
0K!
0L!
0M!
1N!
0O!
0P!
0Q!
1R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
1f!
0g!
0h!
0i!
1j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
1r!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
1(&
1)&
1*&
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
1@&
1A&
1B&
1C&
1D&
1E&
1F&
1G&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
1Y&
1Z&
1[&
1\&
1]&
1^&
1_&
1`&
1a&
1b&
1c&
1d&
1e&
1f&
1g&
1h&
12'
13'
14'
15'
16'
17'
18'
19'
1:'
1;'
1<'
1='
1>'
1?'
x@'
1A'
1B'
1C'
1D'
1E'
1F'
1G'
1H'
1I'
1J'
1K'
1L'
1M'
1N'
1O'
1P'
1Q'
1S'
1T'
1U'
1V'
1W'
1X'
1Y'
1Z'
1['
1\'
1]'
1^'
1_'
1`'
1a'
1b'
1c'
1d'
1e'
1f'
1g'
1h'
1i'
1j'
1k'
1l'
1m'
1n'
1o'
1p'
1q'
1r'
$end
#5000
1b
1s!
1="
1>"
1r%
1R%
1N%
1n%
1J%
1j%
1f%
1F%
1O$
0\&
0;&
0?&
0`&
0C&
0d&
0h&
0G&
1p$
1D"
1X"
1l$
1o"
1h$
1d$
1+#
0z&
0f'
0j'
0~&
0n'
0$'
0('
0r'
1:"
0p$
1K"
0l$
1`"
0K$
0h$
1x"
0I$
0L$
0d$
12#
1)!
1f'
1-'
1*'
1j'
1.'
1n'
1r'
1c$
1g$
1k$
1o$
1K$
1I$
0J$
0M$
0q'
0m'
0i'
0e'
1,'
1)'
0*'
0.'
13#
0I$
1a"
0K$
1J$
0N$
1.'
1*'
0)'
0J$
1)'
#10000
0b
1!
1#
1$
1%
1&
1'
1(
1)
1*
1+
1,
1-
1.
1/
10
11
12
13
15
16
17
19
1:
1;
1=
1>
1?
1B
1C
0U
0Y
0]
0a
0s!
1Q!
1P!
1O!
1M!
1L!
1K!
1I!
1H!
1G!
1E!
1D!
1C!
1B!
1A!
1@!
1?!
1>!
1=!
1<!
1;!
1:!
19!
18!
17!
16!
15!
13!
0r!
0n!
0j!
0f!
1T!
1S!
1>$
1;$
0(#
0p"
0Y"
0?"
1?$
14$
1-$
1($
1"$
1z#
1v#
1p#
1h#
1b#
1\#
1U#
1O#
1H#
1A#
1<#
16#
1.#
1##
1{"
1t"
1j"
1d"
1]"
1S"
1M"
1G"
0="
0>"
0%&
0}%
0w%
0v%
0u%
1$&
0)#
1.$
1#$
1{#
1V#
1u"
#15000
1b
1s!
1="
1>"
0r%
1Q%
11%
1P%
1O%
0n%
1M%
1-%
1L%
1K%
0j%
1I%
1)%
1y"
1H%
1G%
0f%
1E%
1%%
1D%
1C%
1B%
1A%
1@%
1?%
1>%
1=%
1<%
1;%
1:%
19%
18%
17%
16%
15%
1T%
1S%
13%
0O$
0I&
0(&
0)&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0D'
0[&
1;&
0]&
0^&
0H'
0_&
1?&
0a&
0b&
0L'
0c&
1C&
0e&
0f&
0P'
0g&
1G&
1p$
0K"
1H"
1N"
1T"
1l$
0`"
1^"
1e"
1k"
1h$
0x"
1v"
1|"
1$#
1d$
02#
1/#
17#
1=#
1B#
1J#
1P#
1W#
1]#
1c#
1i#
1q#
1w#
1|#
1$$
1)$
1/$
15$
1R$
1Q$
1F$
1@$
0/'
0S'
0T'
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0f'
0{&
0|&
0}&
0j'
0!'
0"'
0#'
0n'
0%'
0&'
0''
0r'
0:"
1+"
1/"
13"
17"
0c$
0g$
0k$
0o$
1o$
1n$
1m$
1k$
1j$
1i$
1g$
1f$
1e$
1c$
1b$
1a$
1`$
1_$
1^$
1]$
1\$
1[$
1Z$
1Y$
1X$
1W$
1V$
1U$
1T$
1S$
0Q$
1D$
1q'
1m'
1i'
1e'
0)!
1'!
1#!
1}
1y
1S'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0g'
0h'
0i'
0k'
0l'
0m'
0o'
0p'
0q'
03#
0a"
1E$
1a"
1h"
0H$
1!#
13#
1@#
1S#
1Z#
0F$
0R'
1+'
1F$
#20000
0b
0!
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
09
0:
0;
0=
0>
0?
0B
0C
1U
1Y
1A
0<
0@
1R
1S
1T
1V
1W
1X
0s!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
03!
1j!
1i!
1h!
1g!
1f!
1e!
1d!
1c!
0T!
0S!
1v!
1E"
0>$
0;$
1:#
14#
10#
1(#
1"#
1z"
1s"
1p"
0?$
04$
0-$
0($
0"$
0z#
0v#
0p#
0h#
0b#
0\#
0U#
0O#
0H#
0A#
0j"
0d"
0]"
0W"
0S"
0M"
0G"
0A"
0="
0>"
1}%
1w%
1v%
1u%
0$&
0#&
0"&
1;#
15#
1)#
0.$
0#$
0{#
0V#
#25000
1b
1s!
1="
1>"
0R%
1F"
12%
0Q%
10%
0P%
1Q"
0O%
1/%
0N%
1.%
0M%
0L%
1,%
0K%
1+%
1j%
1*%
1i%
1h%
1(%
1g%
1'%
1'#
1f%
1&%
1e%
1d%
1$%
1c%
1#%
0B%
1"%
0A%
1I#
1!%
0@%
1~$
0?%
1}$
1[#
0>%
1|$
0=%
1{$
0<%
1z$
0;%
1y$
0:%
1x$
09%
1w$
08%
1v$
07%
1u$
06%
1t$
05%
1s$
0T%
1r$
0S%
03%
1G$
1I&
1(&
03'
1)&
04'
1K&
05'
1L&
06'
1M&
07'
1N&
08'
1O&
09'
1P&
0:'
1Q&
0;'
1R&
0<'
1S&
0='
1T&
0>'
1U&
0?'
1V&
0s%
1W&
0A'
1X&
0B'
08&
0C'
09&
0:&
0E'
0;&
0F'
0<&
0G'
0=&
0>&
0I'
0?&
0J'
1a&
0K'
1b&
1c&
0M'
1d&
0N'
1e&
1f&
0O'
1g&
0Q'
01'
1h&
1K"
0o$
1P"
0n$
1V"
0m$
1["
0l$
1`"
0k$
1g"
0j$
1m"
0i$
1r"
0`$
1L#
0_$
1R#
0^$
1Y#
0]$
1a#
0\$
1g#
0[$
1m#
0Z$
1s#
0Y$
1y#
0X$
1!$
0W$
1'$
0V$
1,$
0U$
13$
0T$
18$
0S$
1=$
0D"
0H"
0N"
0T"
0X"
0^"
0e"
0k"
0B#
0J#
0P#
0W#
0]#
0c#
0i#
0q#
0w#
0|#
0$$
0)$
0/$
05$
0@$
1/'
1i&
1j&
1k&
1l&
1m&
1n&
1o&
1p&
1q&
1r&
1s&
1t&
1u&
1v&
1!'
1"'
1#'
1$'
1%'
1&'
1''
1('
1U'
1V'
1W'
1X'
1Y'
1Z'
1['
1\'
1]'
1^'
1_'
1`'
1a'
1b'
1k'
1l'
1m'
1n'
1o'
1p'
1q'
19"
1x!
1y!
1z!
1{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
1("
1)"
1*"
1,"
1-"
1."
10"
11"
12"
14"
15"
16"
18"
0R$
1A$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
0h$
1w"
1i$
1j$
1k$
1l$
1m$
1n$
1o$
0a"
0h"
1H$
0S#
0Z#
0p$
0o$
1O"
0P"
0n$
1U"
0V"
0m$
1Z"
0["
0l$
1_"
0`"
0k$
1f"
0g"
0j$
1l"
0m"
0i$
1q"
0r"
1`$
0L#
0_$
1Q#
0R#
0^$
1X#
0Y#
0]$
1`#
0a#
0\$
1f#
0g#
0[$
1l#
0m#
0Z$
1r#
0s#
0Y$
1x#
0y#
0X$
1~#
0!$
0W$
1&$
0'$
0V$
1+$
0,$
0U$
12$
03$
0T$
17$
08$
0S$
1<$
0=$
1Q$
0D$
0F$
0q'
0p'
0o'
0n'
0m'
0l'
0k'
1j'
0a'
0`'
0_'
0^'
0]'
0\'
0['
0Z'
0Y'
0X'
0W'
0V'
0U'
1T'
1d
1(!
1&!
1%!
1$!
1"!
1!!
1~
1|
1{
1z
1x
1w
1v
1u
1t
1s
1r
1q
1p
1o
1n
1m
1l
1k
1j
1i
1h
0g$
1}"
0Q$
1C$
0S'
1U'
1V'
1W'
1X'
1Y'
1Z'
1['
1\'
1]'
1^'
1_'
1`'
1a'
0b'
1k'
1l'
1m'
1n'
1o'
1p'
1q'
1r'
0+'
1Z#
1S#
1h"
0H$
1a"
0E$
1_$
0Q#
1S'
1i'
0a"
1K$
0h"
1H$
0S#
0Z#
1F$
1E$
0f$
1%#
0a'
1R'
1+'
0F$
1^$
0X#
1h'
0R'
0+'
0.'
1F$
0e$
1,#
0`'
0F$
0!#
1]$
0`#
1g'
1S#
0d$
11#
0_'
1\$
0f#
1f'
1Z#
0c$
18#
0^'
1[$
0l#
1e'
0b$
1>#
0]'
03#
1Z$
0r#
1d'
0a$
1E#
0\'
1Y$
0x#
1c'
0`$
1K#
0['
0@#
1X$
0~#
1b'
0_$
1Q#
0Z'
1L$
1W$
0&$
1a'
0^$
1X#
0Y'
0-'
1I$
1V$
0+$
1`'
0]$
1`#
0X'
0*'
0S#
1U$
02$
1_'
0\$
1f#
0W'
0Z#
1T$
07$
1^'
0[$
1l#
0V'
1S$
0<$
1]'
0Z$
1r#
0U'
1R$
0A$
1\'
0Y$
1x#
0T'
1Q$
0C$
1['
0X$
1~#
0S'
0E$
1Z'
1F$
0W$
1&$
1R'
1Y'
0F$
0V$
1+$
1X'
0U$
12$
1M$
1W'
0T$
17$
0,'
1J$
1V'
0S$
1<$
0)'
1U'
0R$
1A$
1T'
0Q$
1C$
1S'
1E$
1F$
1N$
0R'
0F$
#30000
0b
x!
x#
x$
x%
x&
x'
x(
x)
x*
x+
x,
x-
x.
x/
x0
x9
x:
x;
x=
x>
x?
1B
1C
0U
0Y
0A
x<
x@
0R
0S
0T
0V
0W
0X
x1
x2
x3
x5
x6
x7
1f
x"
x4
x8
1D
1E
0s!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
1V!
1U!
1T!
1S!
0v!
1u!
1B"
0E"
1>$
1;$
16$
10$
0:#
04#
00#
0(#
0"#
0z"
0s"
0p"
x?$
x9$
x4$
x-$
x($
x"$
xz#
xv#
xp#
xh#
xb#
x\#
xU#
xO#
xH#
xA#
x<#
x6#
x.#
x*#
x##
x{"
xt"
xn"
xj"
xd"
x]"
xW"
xS"
xM"
xG"
xA"
0="
0>"
x%&
x}%
xw%
xv%
xu%
1$&
1#&
1"&
0t%
11$
0;#
05#
0)#
x.$
x#$
x{#
xV#
xu"
#35000
1b
1s!
1="
1>"
xR%
1C"
0F"
02%
xQ%
01%
00%
xP%
0Q"
xO%
0/%
xN%
0.%
xM%
0-%
xL%
0,%
xK%
0+%
xJ%
0j%
0*%
0i%
xI%
0)%
0y"
0h%
xH%
0(%
0g%
xG%
0'%
0'#
0f%
xF%
0&%
xE%
0e%
0%%
0d%
xD%
0$%
0c%
xC%
0#%
xB%
0"%
xA%
0I#
0!%
x@%
0~$
x?%
0}$
0[#
x>%
0|$
x=%
0{$
x<%
0z$
x;%
0y$
x:%
0x$
x9%
0w$
x8%
0v$
x7%
0u$
x6%
1V%
0t$
x5%
1U%
0s$
x4%
1T%
0r$
1S%
x3%
0G$
1O$
xI&
0(&
13'
0)&
xJ&
14'
0*&
xK&
15'
0+&
xL&
16'
xM&
17'
xN&
18'
xO&
19'
xP&
1:'
xQ&
1;'
xR&
1<'
xS&
1='
xT&
1>'
xU&
1?'
xV&
1s%
xW&
1A'
xX&
1B'
xY&
18&
1C'
xZ&
19&
1D'
1:&
x[&
1E'
x\&
1;&
1F'
x]&
1<&
1G'
x^&
1=&
1H'
x_&
1>&
1I'
1?&
x`&
1J'
xa&
1K'
xb&
1L'
xc&
1M'
xd&
1N'
xe&
xf&
1O'
1P'
xg&
1Q'
11'
00'
xh&
0K"
1o$
0O"
1n$
0U"
1m$
0Z"
1l$
0_"
1k$
0f"
1j$
0l"
1i$
0q"
1`$
0K#
1_$
0Q#
1^$
0X#
1]$
0`#
1\$
0f#
1[$
0l#
1Z$
0r#
1Y$
0x#
1X$
0~#
1W$
0&$
1V$
0+$
1U$
02$
0o"
0v"
0|"
0$#
0+#
0/#
07#
0=#
1w&
1x&
1y&
1z&
1{&
1|&
1}&
1~&
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
1:"
09"
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
1T$
07$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
1h$
0w"
0i$
0j$
0k$
0l$
0m$
0n$
0o$
1a"
0K$
1h"
0H$
0L$
0I$
1S#
1Z#
0M$
0J$
0h$
1g$
0}"
1f$
0%#
1e$
0,#
1d$
01#
1c$
08#
1b$
0>#
1a$
0E#
1q'
1p'
1o'
1n'
1m'
1l'
1k'
0j'
1a'
1`'
1_'
1^'
1]'
1\'
1['
1Z'
1Y'
1X'
1W'
0V'
1)!
0d
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g$
1S$
0<$
0c'
0d'
0e'
0f'
0g'
0h'
0i'
1j'
1)'
1,'
1*'
1-'
1+'
1.'
0N$
1M$
0Z#
0S#
1J$
0h"
1H$
0a"
1K$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0U'
1i'
0M$
0J$
1!#
13#
1@#
1R$
0A$
1h'
1g'
1f'
1e'
1d'
1c'
1b'
0.'
0+'
0)'
0,'
0T'
1)'
1,'
0@#
03#
1L$
0!#
1I$
1Q$
0C$
0S'
0*'
0-'
0E$
1M$
1J$
1F$
1R'
0)'
0,'
0F$
#40000
0b
1!
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
19
1:
1;
1=
1>
1?
0B
0C
1U
1Y
1A
1<
1@
1R
1S
1T
1V
1W
1X
11
12
13
15
16
17
0f
0"
14
18
0D
0E
1]
1a
1Z
1[
1\
1^
1_
1`
0s!
1R!
1Q!
1P!
1O!
1N!
1M!
1L!
1K!
1J!
1I!
1H!
1G!
1F!
1E!
1D!
1C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
13!
1r!
1q!
1p!
1o!
1n!
1m!
1l!
1k!
1j!
1i!
1h!
1g!
1f!
1e!
1d!
1c!
0V!
0U!
0T!
0S!
1v!
0u!
0B"
1E"
0>$
0;$
06$
00$
1:#
14#
10#
1(#
1"#
1z"
1s"
1p"
1i"
1b"
1\"
1Y"
1R"
1L"
1I"
1?"
1?$
09$
04$
0-$
0($
0"$
0z#
0v#
0p#
0h#
0b#
0\#
0U#
0O#
0H#
0A#
1<#
16#
1.#
1*#
1##
1{"
1t"
1n"
1j"
1d"
1]"
1W"
1S"
1M"
1G"
1A"
0="
0>"
0%&
1}%
1w%
1v%
1u%
0&&
0$&
0#&
0"&
1t%
01$
1;#
15#
1)#
1c"
0.$
0#$
0{#
0V#
1u"
#45000
1b
1s!
1="
1>"
1r%
1R%
0C"
1F"
1Q%
1q%
1p%
1P%
1o%
1O%
1N%
1n%
1m%
1M%
1l%
1L%
1k%
1K%
1J%
1j%
1i%
1I%
1h%
1H%
1g%
1G%
1f%
1F%
1E%
1e%
1d%
1D%
1c%
1C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
0V%
1t$
05%
0U%
1s$
04%
0T%
1r$
0S%
13%
1q$
0O$
1P$
02'
0I&
1(&
03'
1)&
1J&
04'
1*&
1K&
05'
1+&
1L&
1M&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
0Y&
08&
0Z&
09&
0:&
0[&
0\&
0;&
0]&
0<&
0^&
0=&
0_&
0>&
0?&
0`&
0a&
0@&
0b&
0A&
0c&
0B&
0C&
0d&
0e&
0D&
0f&
0E&
0F&
0g&
01'
10'
0h&
0G&
1D"
1p$
1`$
1_$
1^$
1]$
1\$
1[$
1Z$
1Y$
1X$
1W$
1V$
1U$
1H"
1N"
1T"
1X"
1^"
1e"
1k"
1o"
1v"
1|"
1$#
1+#
1/#
17#
1=#
1@$
0/'
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0r'
0('
1;"
0:"
1w!
1x!
1y!
1z!
0p$
1K"
0K$
0L$
0I$
1S#
1Z#
0M$
0J$
1o$
1n$
1m$
1l$
1k$
1j$
1i$
1h$
1g$
1f$
1e$
1d$
1c$
1b$
1a$
0Q$
1D$
1F$
1c
0)!
1j
1i
1h
1g
1S'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
1)'
1,'
1*'
1-'
1.'
1r'
1E$
0o$
1O"
1a"
1h"
0H$
1!#
13#
1@#
0F$
1q'
0R'
0n$
1U"
1+'
1F$
1p'
0m$
1Z"
1o'
0l$
1_"
1n'
0k$
1f"
1m'
0j$
1l"
0a"
1K$
1l'
0i$
1q"
0.'
0h"
1k'
0h$
1w"
1H$
1j'
0g$
1}"
0+'
1i'
0f$
1%#
1h'
0e$
1,#
0!#
1g'
0d$
11#
1f'
0c$
18#
1e'
0b$
1>#
03#
1d'
0a$
1E#
1c'
0`$
1K#
0@#
1b'
0_$
1Q#
1L$
1a'
0^$
1X#
0-'
1I$
1`'
0]$
1`#
0*'
0S#
1_'
0\$
1f#
0Z#
1^'
0[$
1l#
1]'
0Z$
1r#
1\'
0Y$
1x#
1['
0X$
1~#
1Z'
0W$
1&$
1Y'
0V$
1+$
1X'
0U$
12$
1M$
1W'
0T$
17$
0,'
1J$
1V'
0S$
1<$
0)'
1U'
0R$
1A$
1T'
1Q$
1N$
0S'
0F$
0N$
#50000
0b
x!
x#
x$
x%
x&
x'
x(
x)
x*
x+
x,
x-
x.
x/
x0
x9
x:
x;
x=
x>
x?
xB
xC
xU
xY
0A
x<
x@
xR
xS
xT
xV
xW
xX
x1
x2
x3
x5
x6
x7
x"
x4
x8
xD
xE
x]
xa
xZ
x[
x\
x^
x_
x`
xF
xG
xH
xI
xJ
xK
xL
xM
xN
xO
xP
xQ
0s!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
xS!
0v!
0E"
x>$
x;$
x6$
x0$
x*$
x%$
x}#
xt#
xn#
xj#
xd#
x^#
xT#
xM#
xG#
xC#
x:#
x4#
x0#
x(#
x"#
xz"
xs"
xp"
xi"
xb"
x\"
xY"
xR"
xL"
xI"
x?"
x?$
x9$
x4$
x-$
x($
x"$
xz#
xv#
xp#
xh#
xb#
x\#
xU#
xO#
xH#
xA#
x<#
x6#
x.#
x*#
x##
x{"
xt"
xn"
xj"
xd"
x]"
xW"
xS"
xM"
xG"
xA"
0="
0>"
x%&
x}%
xw%
xv%
xu%
x&&
x$&
x#&
x"&
x!&
x~%
x|%
x{%
xz%
xy%
xx%
xt%
x1$
xu#
xo#
xk#
xe#
x_#
xN#
xD#
x;#
x5#
x)#
xc"
x.$
x#$
x{#
xV#
xu"
#55000
1b
1s!
1="
1>"
xr%
xR%
0F"
xQ%
xq%
xp%
xP%
xo%
xO%
xN%
xn%
xm%
xM%
xl%
xL%
xk%
xK%
xJ%
xj%
xi%
xI%
xh%
xH%
xg%
xG%
xf%
xF%
xE%
xe%
xd%
xD%
xc%
xC%
xB%
xb%
xa%
xA%
x`%
x@%
x_%
x?%
x>%
x^%
x=%
x]%
x<%
x\%
x[%
x;%
xZ%
x:%
x9%
xY%
x8%
xX%
x7%
xW%
x6%
xV%
0t$
x5%
xU%
0s$
x4%
xT%
0r$
xS%
x3%
xI&
x(&
13'
x)&
xJ&
14'
x*&
xK&
15'
x+&
xL&
x,&
xM&
x-&
xN&
x.&
xO&
xP&
x/&
xQ&
x0&
x1&
xR&
x2&
xS&
x3&
xT&
xU&
x4&
xV&
x5&
xW&
x6&
x7&
xX&
xY&
x8&
xZ&
x9&
x:&
x[&
x\&
x;&
x]&
x<&
x^&
x=&
x_&
x>&
x?&
x`&
xa&
x@&
xb&
xA&
xc&
xB&
xC&
xd&
xe&
xD&
xf&
xE&
xF&
xg&
11'
xh&
xG&
xD"
xp$
xK"
xH"
xo$
xO"
xP"
xn$
xU"
xV"
xN"
xm$
xZ"
x["
xT"
xX"
xl$
x_"
x`"
xk$
xf"
xg"
x^"
xj$
xl"
xm"
xe"
xi$
xq"
xr"
xk"
xo"
xh$
xw"
xx"
xg$
x}"
x~"
xv"
xf$
x%#
x&#
x|"
xe$
x,#
x-#
x$#
xd$
x1#
x2#
x+#
x/#
xc$
x8#
x9#
xb$
x>#
x?#
x7#
xa$
xE#
xF#
x=#
xB#
x`$
xK#
x_$
xQ#
xJ#
x^$
xX#
xP#
x]$
x`#
xW#
x]#
x\$
xf#
xc#
x[$
xl#
xi#
xZ$
xr#
xY$
xx#
xq#
xX$
x~#
xw#
x|#
xW$
x&$
x$$
xV$
x+$
x)$
xU$
x2$
xT$
x7$
x/$
xS$
x<$
x5$
xR$
xA$
x:$
xQ$
xC$
xD$
xF$
x@$
x/'
xS'
xH&
xT'
xi&
xU'
xj&
xV'
xW'
xk&
xX'
xl&
xY'
xm&
xn&
xZ'
xo&
x['
x\'
xp&
x]'
xq&
x^'
xr&
xs&
x_'
xt&
x`'
xu&
xa'
xb'
xv&
xw&
xc'
xx&
xd'
xe'
xy&
xz&
xf'
x{&
xg'
x|&
xh'
x}&
xi'
xj'
x~&
x!'
xk'
x"'
xl'
x#'
xm'
xn'
x$'
x%'
xo'
x&'
xp'
xq'
x''
xr'
x('
0x!
0y!
0z!
xE$
xa"
xK$
xh"
xH$
x!#
x3#
x@#
xL#
xL$
xI$
xR#
xS#
xY#
xZ#
xa#
xg#
xm#
xs#
xy#
x!$
x'$
x,$
xM$
x3$
xJ$
x8$
x=$
xB$
xN$
xR'
0j
0i
0h
x)'
x,'
x*'
x-'
x+'
x.'
#60000
0b
0s!
0="
0>"
#65000
1b
1s!
1="
1>"
x2%
x1%
x0%
xQ"
x/%
x.%
x-%
x,%
x+%
x*%
x)%
xy"
x(%
x'%
x'#
x&%
x%%
x$%
x#%
x"%
xI#
x!%
x~$
x}$
x[#
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xG$
xO$
xP$
x2'
x3'
x4'
x5'
x6'
x7'
x8'
x9'
x:'
x;'
x<'
x='
x>'
x?'
xs%
xA'
xB'
xC'
xD'
xE'
xF'
xG'
xH'
xI'
xJ'
xK'
xL'
xM'
xN'
xO'
xP'
xQ'
x;"
x:"
x9"
xw!
xx!
xy!
xz!
x{!
x|!
x}!
x~!
x!"
x""
x#"
x$"
x%"
x&"
x'"
x("
x)"
x*"
x+"
x,"
x-"
x."
x/"
x0"
x1"
x2"
x3"
x4"
x5"
x6"
x7"
x8"
xc
x)!
xd
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
#70000
0b
0s!
0="
0>"
#75000
1b
1s!
1="
1>"
#80000
0b
0s!
0="
0>"
#85000
1b
1s!
1="
1>"
#90000
0b
0s!
0="
0>"
#95000
1b
1s!
1="
1>"
#100000
0b
0s!
0="
0>"
#105000
1b
1s!
1="
1>"
#110000
0b
0s!
0="
0>"
#115000
1b
1s!
1="
1>"
#120000
0b
0s!
0="
0>"
#125000
1b
1s!
1="
1>"
#130000
0b
0s!
0="
0>"
#135000
1b
1s!
1="
1>"
#140000
0b
0s!
0="
0>"
#145000
1b
1s!
1="
1>"
#150000
0b
0s!
0="
0>"
#155000
1b
1s!
1="
1>"
#160000
0b
0s!
0="
0>"
#165000
1b
1s!
1="
1>"
#170000
0b
0s!
0="
0>"
#175000
1b
1s!
1="
1>"
#180000
