-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_operator_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    this_p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    b_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    b_1_ce0 : OUT STD_LOGIC;
    b_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    b_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    b_1_ce1 : OUT STD_LOGIC;
    b_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    this_1_offset : IN STD_LOGIC_VECTOR (4 downto 0);
    b_p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    b_1_offset : IN STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1967_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1967_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1967_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1967_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1967_p_ce : OUT STD_LOGIC );
end;


architecture behav of main_operator_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal b_1_addr16_reg_318 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln60_fu_162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_328 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_16_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_16_reg_332 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_17_fu_192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_17_reg_337 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_reg_342 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln60_6_fu_208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_6_reg_346 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_18_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_18_reg_350 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_19_fu_237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_19_reg_355 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_5_fu_247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_5_reg_360 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal trunc_ln136_fu_257_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln136_reg_364 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln142_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln142_reg_369 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_280_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_373 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln147_fu_288_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln147_reg_377 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_sum_fu_88_ap_start : STD_LOGIC;
    signal grp_p_sum_fu_88_ap_done : STD_LOGIC;
    signal grp_p_sum_fu_88_ap_idle : STD_LOGIC;
    signal grp_p_sum_fu_88_ap_ready : STD_LOGIC;
    signal grp_p_sum_fu_88_b_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_p_sum_fu_88_b_1_ce0 : STD_LOGIC;
    signal grp_p_sum_fu_88_b_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_p_sum_fu_88_b_1_ce1 : STD_LOGIC;
    signal grp_p_sum_fu_88_a_1_offset : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_p_sum_fu_88_b_1_offset : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_p_sum_fu_88_diff_p : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_sum_fu_88_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal zext_ln131_1_fu_130_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln60_5_fu_157_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln131_fu_112_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_47_cast_fu_116_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln131_fu_108_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln131_fu_124_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln60_fu_139_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_48_cast_fu_143_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln60_fu_135_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln60_fu_151_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln60_fu_168_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_172_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln60_8_fu_182_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln60_fu_198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln60_4_fu_213_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_42_fu_217_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln60_9_fu_227_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln60_4_fu_243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal diff_p_fu_253_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln139_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op62_call_state6 : BOOLEAN;
    signal ap_predicate_op64_call_state6 : BOOLEAN;
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_condition_167 : BOOLEAN;
    signal ap_condition_176 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component main_p_sum IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        b_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        b_1_ce0 : OUT STD_LOGIC;
        b_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        b_1_ce1 : OUT STD_LOGIC;
        b_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_1_offset : IN STD_LOGIC_VECTOR (4 downto 0);
        b_1_offset : IN STD_LOGIC_VECTOR (4 downto 0);
        diff_p : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component main_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_p_sum_fu_88 : component main_p_sum
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_p_sum_fu_88_ap_start,
        ap_done => grp_p_sum_fu_88_ap_done,
        ap_idle => grp_p_sum_fu_88_ap_idle,
        ap_ready => grp_p_sum_fu_88_ap_ready,
        b_1_address0 => grp_p_sum_fu_88_b_1_address0,
        b_1_ce0 => grp_p_sum_fu_88_b_1_ce0,
        b_1_q0 => b_1_q0,
        b_1_address1 => grp_p_sum_fu_88_b_1_address1,
        b_1_ce1 => grp_p_sum_fu_88_b_1_ce1,
        b_1_q1 => b_1_q1,
        a_1_offset => grp_p_sum_fu_88_a_1_offset,
        b_1_offset => grp_p_sum_fu_88_b_1_offset,
        diff_p => grp_p_sum_fu_88_diff_p);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_p_sum_fu_88_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_sum_fu_88_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (((icmp_ln60_6_reg_346 = ap_const_lv1_0) and (tmp_25_fu_280_p3 = ap_const_lv1_0) and (or_ln142_fu_274_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln60_5_fu_247_p2) and (tmp_25_fu_280_p3 = ap_const_lv1_0) and (or_ln142_fu_274_p2 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (((icmp_ln60_6_reg_346 = ap_const_lv1_0) and (tmp_25_fu_280_p3 = ap_const_lv1_1) and (or_ln142_fu_274_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln60_5_fu_247_p2) and (tmp_25_fu_280_p3 = ap_const_lv1_1) and (or_ln142_fu_274_p2 = ap_const_lv1_0)))))) then 
                    grp_p_sum_fu_88_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_sum_fu_88_ap_ready = ap_const_logic_1)) then 
                    grp_p_sum_fu_88_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln60_6_reg_346 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                and_ln60_5_reg_360 <= and_ln60_5_fu_247_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln60_reg_328 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                and_ln60_reg_342 <= and_ln60_fu_202_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                b_1_addr16_reg_318 <= zext_ln131_1_fu_130_p1(6 - 1 downto 0);
                icmp_ln60_reg_328 <= icmp_ln60_fu_162_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln60_16_reg_332 <= icmp_ln60_16_fu_186_p2;
                icmp_ln60_17_reg_337 <= icmp_ln60_17_fu_192_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                icmp_ln60_18_reg_350 <= icmp_ln60_18_fu_231_p2;
                icmp_ln60_19_reg_355 <= icmp_ln60_19_fu_237_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and ((ap_const_lv1_0 = and_ln60_fu_202_p2) or (icmp_ln60_reg_328 = ap_const_lv1_0)))) then
                icmp_ln60_6_reg_346 <= icmp_ln60_6_fu_208_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((ap_const_lv1_0 = and_ln60_5_fu_247_p2) or (icmp_ln60_6_reg_346 = ap_const_lv1_0)))) then
                or_ln142_reg_369 <= or_ln142_fu_274_p2;
                trunc_ln136_reg_364 <= trunc_ln136_fu_257_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (((icmp_ln60_6_reg_346 = ap_const_lv1_0) and (tmp_25_fu_280_p3 = ap_const_lv1_1) and (or_ln142_fu_274_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln60_5_fu_247_p2) and (tmp_25_fu_280_p3 = ap_const_lv1_1) and (or_ln142_fu_274_p2 = ap_const_lv1_0))))) then
                sub_ln147_reg_377 <= sub_ln147_fu_288_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (((icmp_ln60_6_reg_346 = ap_const_lv1_0) and (or_ln142_fu_274_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln60_5_fu_247_p2) and (or_ln142_fu_274_p2 = ap_const_lv1_0))))) then
                tmp_25_reg_373 <= diff_p_fu_253_p2(31 downto 31);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln60_fu_162_p2, icmp_ln60_reg_328, and_ln60_fu_202_p2, ap_CS_fsm_state3, icmp_ln60_6_fu_208_p2, ap_CS_fsm_state6, ap_block_state6_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((icmp_ln60_fu_162_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((icmp_ln60_fu_162_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (((ap_const_lv1_0 = and_ln60_fu_202_p2) and (icmp_ln60_6_fu_208_p2 = ap_const_lv1_0)) or ((icmp_ln60_6_fu_208_p2 = ap_const_lv1_0) and (icmp_ln60_reg_328 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (((ap_const_lv1_0 = and_ln60_fu_202_p2) and (icmp_ln60_6_fu_208_p2 = ap_const_lv1_1)) or ((icmp_ln60_6_fu_208_p2 = ap_const_lv1_1) and (icmp_ln60_reg_328 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    and_ln60_5_fu_247_p2 <= (or_ln60_4_fu_243_p2 and grp_fu_1967_p_dout0);
    and_ln60_fu_202_p2 <= (or_ln60_fu_198_p2 and grp_fu_1967_p_dout0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state6_on_subcall_done)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state6_on_subcall_done_assign_proc : process(grp_p_sum_fu_88_ap_done, ap_predicate_op62_call_state6, ap_predicate_op64_call_state6)
    begin
                ap_block_state6_on_subcall_done <= (((ap_predicate_op64_call_state6 = ap_const_boolean_1) and (grp_p_sum_fu_88_ap_done = ap_const_logic_0)) or ((ap_predicate_op62_call_state6 = ap_const_boolean_1) and (grp_p_sum_fu_88_ap_done = ap_const_logic_0)));
    end process;


    ap_condition_167_assign_proc : process(icmp_ln60_reg_328, and_ln60_reg_342, icmp_ln60_6_reg_346, and_ln60_5_reg_360, or_ln142_reg_369, tmp_25_reg_373)
    begin
                ap_condition_167 <= (((((ap_const_lv1_0 = and_ln60_5_reg_360) and (ap_const_lv1_0 = and_ln60_reg_342) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln60_reg_342) and (icmp_ln60_6_reg_346 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln60_5_reg_360) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((icmp_ln60_6_reg_346 = ap_const_lv1_0) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0)));
    end process;


    ap_condition_176_assign_proc : process(icmp_ln60_reg_328, and_ln60_reg_342, icmp_ln60_6_reg_346, and_ln60_5_reg_360, or_ln142_reg_369, tmp_25_reg_373)
    begin
                ap_condition_176 <= (((((ap_const_lv1_0 = and_ln60_5_reg_360) and (ap_const_lv1_0 = and_ln60_reg_342) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln60_reg_342) and (icmp_ln60_6_reg_346 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln60_5_reg_360) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((icmp_ln60_6_reg_346 = ap_const_lv1_0) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0)));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_block_state6_on_subcall_done)
    begin
        if ((((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op62_call_state6_assign_proc : process(icmp_ln60_reg_328, and_ln60_reg_342, icmp_ln60_6_reg_346, and_ln60_5_reg_360, or_ln142_reg_369, tmp_25_reg_373)
    begin
                ap_predicate_op62_call_state6 <= (((((ap_const_lv1_0 = and_ln60_5_reg_360) and (ap_const_lv1_0 = and_ln60_reg_342) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln60_reg_342) and (icmp_ln60_6_reg_346 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln60_5_reg_360) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((icmp_ln60_6_reg_346 = ap_const_lv1_0) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0)));
    end process;


    ap_predicate_op64_call_state6_assign_proc : process(icmp_ln60_reg_328, and_ln60_reg_342, icmp_ln60_6_reg_346, and_ln60_5_reg_360, or_ln142_reg_369, tmp_25_reg_373)
    begin
                ap_predicate_op64_call_state6 <= (((((ap_const_lv1_0 = and_ln60_5_reg_360) and (ap_const_lv1_0 = and_ln60_reg_342) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln60_reg_342) and (icmp_ln60_6_reg_346 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln60_5_reg_360) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((icmp_ln60_6_reg_346 = ap_const_lv1_0) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0)));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6, ap_block_state6_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    b_1_address0_assign_proc : process(ap_CS_fsm_state1, b_1_addr16_reg_318, icmp_ln60_reg_328, and_ln60_reg_342, ap_CS_fsm_state3, icmp_ln60_6_reg_346, and_ln60_5_reg_360, or_ln142_reg_369, tmp_25_reg_373, grp_p_sum_fu_88_b_1_address0, ap_CS_fsm_state6, zext_ln60_5_fu_157_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            b_1_address0 <= b_1_addr16_reg_318;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            b_1_address0 <= zext_ln60_5_fu_157_p1(6 - 1 downto 0);
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state6) and (((((ap_const_lv1_0 = and_ln60_5_reg_360) and (ap_const_lv1_0 = and_ln60_reg_342) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln60_reg_342) and (icmp_ln60_6_reg_346 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln60_5_reg_360) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((icmp_ln60_6_reg_346 = ap_const_lv1_0) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (((((ap_const_lv1_0 = and_ln60_5_reg_360) and (ap_const_lv1_0 = and_ln60_reg_342) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln60_reg_342) and (icmp_ln60_6_reg_346 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln60_5_reg_360) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((icmp_ln60_6_reg_346 = ap_const_lv1_0) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0)))))) then 
            b_1_address0 <= grp_p_sum_fu_88_b_1_address0;
        else 
            b_1_address0 <= "XXXXXX";
        end if; 
    end process;

    b_1_address1 <= grp_p_sum_fu_88_b_1_address1;

    b_1_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, icmp_ln60_reg_328, and_ln60_reg_342, ap_CS_fsm_state3, icmp_ln60_6_reg_346, and_ln60_5_reg_360, or_ln142_reg_369, tmp_25_reg_373, grp_p_sum_fu_88_b_1_ce0, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            b_1_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state6) and (((((ap_const_lv1_0 = and_ln60_5_reg_360) and (ap_const_lv1_0 = and_ln60_reg_342) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln60_reg_342) and (icmp_ln60_6_reg_346 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln60_5_reg_360) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((icmp_ln60_6_reg_346 = ap_const_lv1_0) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (((((ap_const_lv1_0 = and_ln60_5_reg_360) and (ap_const_lv1_0 = and_ln60_reg_342) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln60_reg_342) and (icmp_ln60_6_reg_346 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln60_5_reg_360) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((icmp_ln60_6_reg_346 = ap_const_lv1_0) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0)))))) then 
            b_1_ce0 <= grp_p_sum_fu_88_b_1_ce0;
        else 
            b_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    b_1_ce1_assign_proc : process(icmp_ln60_reg_328, and_ln60_reg_342, icmp_ln60_6_reg_346, and_ln60_5_reg_360, or_ln142_reg_369, tmp_25_reg_373, grp_p_sum_fu_88_b_1_ce1, ap_CS_fsm_state6)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state6) and (((((ap_const_lv1_0 = and_ln60_5_reg_360) and (ap_const_lv1_0 = and_ln60_reg_342) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln60_reg_342) and (icmp_ln60_6_reg_346 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln60_5_reg_360) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((icmp_ln60_6_reg_346 = ap_const_lv1_0) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_1) and (or_ln142_reg_369 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (((((ap_const_lv1_0 = and_ln60_5_reg_360) and (ap_const_lv1_0 = and_ln60_reg_342) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln60_reg_342) and (icmp_ln60_6_reg_346 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln60_5_reg_360) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0))) or ((icmp_ln60_6_reg_346 = ap_const_lv1_0) and (icmp_ln60_reg_328 = ap_const_lv1_0) and (tmp_25_reg_373 = ap_const_lv1_0) and (or_ln142_reg_369 = ap_const_lv1_0)))))) then 
            b_1_ce1 <= grp_p_sum_fu_88_b_1_ce1;
        else 
            b_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln60_4_fu_213_p1 <= b_1_q0;
    bitcast_ln60_fu_168_p1 <= b_1_q0;
    diff_p_fu_253_p2 <= std_logic_vector(unsigned(this_p_read) - unsigned(b_p_read));
    grp_fu_1967_p_ce <= ap_const_logic_1;
    grp_fu_1967_p_din0 <= b_1_q0;
    grp_fu_1967_p_din1 <= ap_const_lv32_0;
    grp_fu_1967_p_opcode <= ap_const_lv5_1;

    grp_p_sum_fu_88_a_1_offset_assign_proc : process(this_1_offset, b_1_offset, ap_CS_fsm_state6, ap_condition_167, ap_condition_176)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
            if ((ap_const_boolean_1 = ap_condition_176)) then 
                grp_p_sum_fu_88_a_1_offset <= b_1_offset;
            elsif ((ap_const_boolean_1 = ap_condition_167)) then 
                grp_p_sum_fu_88_a_1_offset <= this_1_offset;
            else 
                grp_p_sum_fu_88_a_1_offset <= "XXXXX";
            end if;
        else 
            grp_p_sum_fu_88_a_1_offset <= "XXXXX";
        end if; 
    end process;

    grp_p_sum_fu_88_ap_start <= grp_p_sum_fu_88_ap_start_reg;

    grp_p_sum_fu_88_b_1_offset_assign_proc : process(this_1_offset, b_1_offset, ap_CS_fsm_state6, ap_condition_167, ap_condition_176)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
            if ((ap_const_boolean_1 = ap_condition_176)) then 
                grp_p_sum_fu_88_b_1_offset <= this_1_offset;
            elsif ((ap_const_boolean_1 = ap_condition_167)) then 
                grp_p_sum_fu_88_b_1_offset <= b_1_offset;
            else 
                grp_p_sum_fu_88_b_1_offset <= "XXXXX";
            end if;
        else 
            grp_p_sum_fu_88_b_1_offset <= "XXXXX";
        end if; 
    end process;


    grp_p_sum_fu_88_diff_p_assign_proc : process(trunc_ln136_reg_364, sub_ln147_reg_377, ap_CS_fsm_state6, ap_condition_167, ap_condition_176)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
            if ((ap_const_boolean_1 = ap_condition_176)) then 
                grp_p_sum_fu_88_diff_p <= sub_ln147_reg_377;
            elsif ((ap_const_boolean_1 = ap_condition_167)) then 
                grp_p_sum_fu_88_diff_p <= trunc_ln136_reg_364;
            else 
                grp_p_sum_fu_88_diff_p <= "XX";
            end if;
        else 
            grp_p_sum_fu_88_diff_p <= "XX";
        end if; 
    end process;

    icmp_ln139_fu_262_p2 <= "1" when (signed(diff_p_fu_253_p2) > signed(ap_const_lv32_2)) else "0";
    icmp_ln142_fu_268_p2 <= "1" when (signed(diff_p_fu_253_p2) < signed(ap_const_lv32_FFFFFFFE)) else "0";
    icmp_ln60_16_fu_186_p2 <= "0" when (tmp_fu_172_p4 = ap_const_lv8_FF) else "1";
    icmp_ln60_17_fu_192_p2 <= "1" when (trunc_ln60_8_fu_182_p1 = ap_const_lv23_0) else "0";
    icmp_ln60_18_fu_231_p2 <= "0" when (tmp_42_fu_217_p4 = ap_const_lv8_FF) else "1";
    icmp_ln60_19_fu_237_p2 <= "1" when (trunc_ln60_9_fu_227_p1 = ap_const_lv23_0) else "0";
    icmp_ln60_6_fu_208_p2 <= "1" when (b_p_read = ap_const_lv32_0) else "0";
    icmp_ln60_fu_162_p2 <= "1" when (this_p_read = ap_const_lv32_0) else "0";
    or_ln142_fu_274_p2 <= (icmp_ln142_fu_268_p2 or icmp_ln139_fu_262_p2);
    or_ln60_4_fu_243_p2 <= (icmp_ln60_19_reg_355 or icmp_ln60_18_reg_350);
    or_ln60_fu_198_p2 <= (icmp_ln60_17_reg_337 or icmp_ln60_16_reg_332);
    sub_ln131_fu_124_p2 <= std_logic_vector(unsigned(tmp_47_cast_fu_116_p3) - unsigned(zext_ln131_fu_108_p1));
    sub_ln147_fu_288_p2 <= std_logic_vector(unsigned(ap_const_lv2_0) - unsigned(trunc_ln136_fu_257_p1));
    sub_ln60_fu_151_p2 <= std_logic_vector(unsigned(tmp_48_cast_fu_143_p3) - unsigned(zext_ln60_fu_135_p1));
    tmp_25_fu_280_p3 <= diff_p_fu_253_p2(31 downto 31);
    tmp_42_fu_217_p4 <= bitcast_ln60_4_fu_213_p1(30 downto 23);
    tmp_47_cast_fu_116_p3 <= (trunc_ln131_fu_112_p1 & ap_const_lv2_0);
    tmp_48_cast_fu_143_p3 <= (trunc_ln60_fu_139_p1 & ap_const_lv2_0);
    tmp_fu_172_p4 <= bitcast_ln60_fu_168_p1(30 downto 23);
    trunc_ln131_fu_112_p1 <= b_1_offset(4 - 1 downto 0);
    trunc_ln136_fu_257_p1 <= diff_p_fu_253_p2(2 - 1 downto 0);
    trunc_ln60_8_fu_182_p1 <= bitcast_ln60_fu_168_p1(23 - 1 downto 0);
    trunc_ln60_9_fu_227_p1 <= bitcast_ln60_4_fu_213_p1(23 - 1 downto 0);
    trunc_ln60_fu_139_p1 <= this_1_offset(4 - 1 downto 0);
    zext_ln131_1_fu_130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln131_fu_124_p2),64));
    zext_ln131_fu_108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_1_offset),6));
    zext_ln60_5_fu_157_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln60_fu_151_p2),64));
    zext_ln60_fu_135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_1_offset),6));
end behav;
