0.6
2018.3
Dec  7 2018
00:33:28
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sim_1/new/tb_Loongarch_Lite_FullSyS.sv,1768270128,systemVerilog,,,,tb_Loongarch32_Lite_FullSyS,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/ip/clkdiv/clkdiv.v,1767537746,verilog,,,,clkdiv,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v,1767537746,verilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/ip/clkdiv/clkdiv.v,,clkdiv_clk_wiz,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/ip/data_ram/sim/data_ram.v,1768188055,verilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,,data_ram,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,1768278189,verilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v,,inst_rom,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/Loongarch32_Lite.sv,1767720042,systemVerilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/Loongarch32_Lite_FullSyS.sv,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,Loongarch32_Lite,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/Loongarch32_Lite_FullSyS.sv,1768269876,systemVerilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/ctrl.sv,,Loongarch32_Lite_FullSyS,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/ctrl.sv,1767664302,systemVerilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/exe_stage.sv,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,ctrl,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,1767663661,verilog,,,,,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/exe_stage.sv,1768269757,systemVerilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/exemem_reg.sv,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,exe_stage,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/exemem_reg.sv,1767664451,systemVerilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/forwarding_unit.sv,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,exemem_reg,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/forwarding_unit.sv,1767672112,systemVerilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/id_stage.sv,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,forwarding_unit,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/id_stage.sv,1767715648,systemVerilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/idexe_reg.sv,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,id_stage,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/idexe_reg.sv,1767717261,systemVerilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/if_stage.sv,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,idexe_reg,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/if_stage.sv,1767664323,systemVerilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/ifid_reg.sv,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,if_stage,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/ifid_reg.sv,1767674105,systemVerilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/mem_stage.sv,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,ifid_reg,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/mem_stage.sv,1767619163,systemVerilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/memwb_reg.sv,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,mem_stage,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/memwb_reg.sv,1767664453,systemVerilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/regfile.sv,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,memwb_reg,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/regfile.sv,1767718886,systemVerilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/wb_stage.sv,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,regfile,,,,,,,,
D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/wb_stage.sv,1767619164,systemVerilog,,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sim_1/new/tb_Loongarch_Lite_FullSyS.sv,D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,wb_stage,,,,,,,,
