Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:19:37 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer/post_route_timing.rpt
| Design       : attention
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
qk_acc/ff19_reg[1]/C           qk_acc/data_out_reg[15]/D      2.772         
qk_acc/ff19_reg[1]/C           qk_acc/data_out_reg[13]/D      2.786         
soft/mode4_adder_tree/outp_reg[0]/C
                               fxout2_reg_reg_i_6/D           2.798         
qk_acc/ff19_reg[1]/C           qk_acc/data_out_reg[14]/D      2.829         
qk_acc/ff19_reg[1]/C           qk_acc/data_out_reg[12]/D      2.852         
soft/mode4_adder_tree/outp_reg[0]/C
                               fxout2_reg_reg_i_4/D           2.870         
soft/mode4_adder_tree/outp_reg[0]/C
                               fxout2_reg_reg_i_2/D           2.885         
soft/mode4_adder_tree/outp_reg[0]/C
                               fxout2_reg_reg_i_5/D           2.892         
soft/mode4_adder_tree/outp_reg[0]/C
                               fxout2_reg_reg_i_3/D           2.909         
qk_acc/ff19_reg[1]/C           qk_acc/data_out_reg[11]/D      2.930         
soft/mode4_adder_tree/outp_reg[0]/C
                               fxout2_reg_reg_i_1/D           2.947         
soft/mode4_adder_tree/outp_reg[0]/C
                               soft/mode5_ln/ln/fpin_f_reg_reg[10]/D
                                                              2.949         
soft/mode4_adder_tree/outp_reg[0]/C
                               soft/mode5_ln/ln/fpin_f_reg_reg[11]/D
                                                              2.973         
qk_acc/ff19_reg[1]/C           qk_acc/data_out_reg[10]/D      2.979         
soft/mode4_adder_tree/outp_reg[0]/C
                               soft/mode5_ln/ln/fpin_f_reg_reg[14]/D
                                                              3.040         
soft/mode4_adder_tree/outp_reg[0]/C
                               soft/mode5_ln/ln/fpin_f_reg_reg[12]/D
                                                              3.041         
soft/mode4_adder_tree/outp_reg[0]/C
                               soft/mode5_ln/ln/fpin_f_reg_reg[13]/D
                                                              3.062         
qk_acc/ff19_reg[0]/C           qk_acc/data_out_reg[9]/D       3.098         
in_buffer12/ram_reg_1/CLKARDCLK
                               soft/mode1_max/cmp1_out_stage2_reg_reg[15]/D
                                                              3.132         
in_buffer12/ram_reg_0/CLKARDCLK
                               soft/mode1_max/cmp0_out_stage2_reg_reg[15]/D
                                                              3.137         
qk_acc/ff19_reg[0]/C           qk_acc/data_out_reg[8]/D       3.164         
qk_acc/ff19_reg[0]/C           qk_acc/data_out_reg[7]/D       3.242         
in_buffer12/ram_reg_0/CLKARDCLK
                               soft/mode1_max/cmp0_out_stage2_reg_reg[10]/D
                                                              3.245         
qk_acc/ff19_reg[0]/C           qk_acc/data_out_reg[6]/D       3.291         
in_buffer12/ram_reg_0/CLKARDCLK
                               soft/mode1_max/cmp0_out_stage2_reg_reg[12]/D
                                                              3.369         
in_buffer12/ram_reg_0/CLKARDCLK
                               soft/mode1_max/cmp0_out_stage2_reg_reg[1]/D
                                                              3.430         
in_buffer12/ram_reg_0/CLKARDCLK
                               soft/mode1_max/cmp0_out_stage2_reg_reg[6]/D
                                                              3.436         
in_buffer12/ram_reg_1/CLKARDCLK
                               soft/mode1_max/cmp1_out_stage2_reg_reg[9]/D
                                                              3.441         
qk_acc/ff19_reg[0]/C           qk_acc/data_out_reg[5]/D       3.442         
in_buffer12/ram_reg_0/CLKARDCLK
                               soft/mode1_max/cmp0_out_stage2_reg_reg[3]/D
                                                              3.448         
in_buffer12/ram_reg_0/CLKARDCLK
                               soft/mode1_max/cmp0_out_stage2_reg_reg[2]/D
                                                              3.451         
in_buffer12/ram_reg_0/CLKARDCLK
                               soft/mode1_max/cmp0_out_stage2_reg_reg[5]/D
                                                              3.455         
in_buffer12/ram_reg_1/CLKARDCLK
                               soft/mode1_max/cmp1_out_stage2_reg_reg[14]/D
                                                              3.474         
in_buffer12/ram_reg_1/CLKARDCLK
                               soft/mode1_max/cmp1_out_stage2_reg_reg[6]/D
                                                              3.489         
in_buffer12/ram_reg_1/CLKARDCLK
                               soft/mode1_max/cmp1_out_stage2_reg_reg[0]/D
                                                              3.492         
in_buffer12/ram_reg_1/CLKARDCLK
                               soft/mode1_max/cmp1_out_stage2_reg_reg[4]/D
                                                              3.496         
in_buffer12/ram_reg_1/CLKARDCLK
                               soft/mode1_max/cmp1_out_stage2_reg_reg[2]/D
                                                              3.498         
in_buffer12/ram_reg_0/CLKARDCLK
                               soft/mode1_max/cmp0_out_stage2_reg_reg[0]/D
                                                              3.533         
in_buffer12/ram_reg_0/CLKARDCLK
                               soft/mode1_max/cmp0_out_stage2_reg_reg[11]/D
                                                              3.537         
qk_acc/ff29_reg[0]/C           qk_acc/data_out_reg[4]/D       3.541         
in_buffer12/ram_reg_0/CLKARDCLK
                               soft/mode1_max/cmp0_out_stage2_reg_reg[4]/D
                                                              3.543         
in_buffer12/ram_reg_0/CLKARDCLK
                               soft/mode1_max/cmp0_out_stage2_reg_reg[13]/D
                                                              3.574         
in_buffer12/ram_reg_1/CLKARDCLK
                               soft/mode1_max/cmp1_out_stage2_reg_reg[8]/D
                                                              3.584         
in_buffer12/ram_reg_1/CLKARDCLK
                               soft/mode1_max/cmp1_out_stage2_reg_reg[13]/D
                                                              3.585         
in_buffer12/ram_reg_1/CLKARDCLK
                               soft/mode1_max/cmp1_out_stage2_reg_reg[5]/D
                                                              3.588         
soft/mode4_adder_tree/outp_reg[0]/C
                               fxout2_reg_reg_i_7/D           3.588         
in_buffer12/ram_reg_1/CLKARDCLK
                               soft/mode1_max/cmp1_out_stage2_reg_reg[7]/D
                                                              3.589         
in_buffer12/ram_reg_1/CLKARDCLK
                               soft/mode1_max/cmp1_out_stage2_reg_reg[3]/D
                                                              3.604         
in_buffer12/ram_reg_1/CLKARDCLK
                               soft/mode1_max/cmp1_out_stage2_reg_reg[12]/D
                                                              3.606         
soft/mode4_adder_tree/outp_reg[0]/C
                               fxout2_reg_reg_i_8/D           3.606         
in_buffer12/ram_reg_1/CLKARDCLK
                               soft/mode1_max/cmp1_out_stage2_reg_reg[1]/D
                                                              3.609         
in_buffer12/ram_reg_1/CLKARDCLK
                               soft/mode1_max/cmp1_out_stage2_reg_reg[10]/D
                                                              3.646         
in_buffer12/ram_reg_1/CLKARDCLK
                               soft/mode1_max/cmp1_out_stage2_reg_reg[11]/D
                                                              3.652         
in_buffer12/ram_reg_0/CLKARDCLK
                               soft/mode1_max/cmp0_out_stage2_reg_reg[14]/D
                                                              3.659         
rv_mul/mult_u6/result_ff_reg/CLK
                               rv_acc/ff3_reg[15]/D           3.698         
rv_mul/mult_u6/result_ff_reg/CLK
                               rv_acc/ff3_reg[13]/D           3.702         
qk_acc/ff29_reg[0]/C           qk_acc/data_out_reg[3]/D       3.718         
soft/mode2_outp_sub3_reg_reg[4]_inv/C
                               soft/mode3_exp/exp3/Mult_out_reg_reg/B[7]
                                                              3.723         
in_buffer12/ram_reg_0/CLKARDCLK
                               soft/mode1_max/cmp0_out_stage2_reg_reg[7]/D
                                                              3.744         
rv_mul/mult_u6/result_ff_reg/CLK
                               rv_acc/ff3_reg[14]/D           3.751         
rv_mul/mult_u6/result_ff_reg/CLK
                               rv_acc/ff3_reg[12]/D           3.773         
in_buffer12/ram_reg_0/CLKARDCLK
                               soft/mode1_max/cmp0_out_stage2_reg_reg[9]/D
                                                              3.777         
in_buffer12/ram_reg_0/CLKARDCLK
                               soft/mode1_max/cmp0_out_stage2_reg_reg[8]/D
                                                              3.780         
V/ram_reg_7/CLKARDCLK          rv_mul/mult_u15/result_ff_reg/B[13]
                                                              3.817         
V/ram_reg_7/CLKARDCLK          rv_mul/mult_u15/result_ff_reg/B[14]
                                                              3.836         
V/ram_reg_13/CLKARDCLK         rv_mul/mult_u29/result_ff_reg/B[15]
                                                              3.865         
V/ram_reg_7/CLKARDCLK          rv_mul/mult_u15/result_ff_reg/B[11]
                                                              3.866         
rv_mul/mult_u6/result_ff_reg/CLK
                               rv_acc/ff3_reg[11]/D           3.886         
V/ram_reg_7/CLKARDCLK          rv_mul/mult_u15/result_ff_reg/B[12]
                                                              3.886         
rv_mul/mult_u6/result_ff_reg/CLK
                               rv_acc/ff3_reg[9]/D            3.890         
soft/mode2_outp_sub3_reg_reg[4]_inv/C
                               soft/mode3_exp/exp3/Mult_out_reg_reg/B[0]
                                                              3.893         
soft/mode2_outp_sub3_reg_reg[4]_inv/C
                               soft/mode3_exp/exp3/Mult_out_reg_reg/B[2]
                                                              3.903         
V/ram_reg_7/CLKARDCLK          rv_mul/mult_u15/result_ff_reg/B[9]
                                                              3.909         
V/ram_reg_13/CLKARDCLK         rv_mul/mult_u29/result_ff_reg/B[13]
                                                              3.923         
V/ram_reg_7/CLKARDCLK          rv_mul/mult_u15/result_ff_reg/B[10]
                                                              3.928         
qk_mul/mult_u16/result_ff_reg/CLK
                               qk_acc/ff9_reg[15]/D           3.935         
V/ram_reg_13/CLKARDCLK         rv_mul/mult_u29/result_ff_reg/B[12]
                                                              3.936         
V/ram_reg_7/CLKARDCLK          rv_mul/mult_u15/result_ff_reg/B[15]
                                                              3.936         
V/ram_reg_13/CLKARDCLK         rv_mul/mult_u29/result_ff_reg/B[14]
                                                              3.938         
rv_mul/mult_u6/result_ff_reg/CLK
                               rv_acc/ff3_reg[10]/D           3.939         
qk_mul/mult_u16/result_ff_reg/CLK
                               qk_acc/ff9_reg[13]/D           3.939         
V/ram_reg_7/CLKARDCLK          rv_mul/mult_u15/result_ff_reg/B[7]
                                                              3.958         
rv_mul/mult_u6/result_ff_reg/CLK
                               rv_acc/ff3_reg[8]/D            3.961         
V/ram_reg_7/CLKARDCLK          rv_mul/mult_u15/result_ff_reg/B[8]
                                                              3.961         
qk_mul/mult_u16/result_ff_reg/CLK
                               qk_acc/ff9_reg[14]/D           3.988         
V/ram_reg_7/CLKARDCLK          rv_mul/mult_u15/result_ff_reg/B[5]
                                                              4.001         
qk_mul/mult_u16/result_ff_reg/CLK
                               qk_acc/ff9_reg[12]/D           4.010         
V/ram_reg_7/CLKARDCLK          rv_mul/mult_u15/result_ff_reg/B[6]
                                                              4.037         
V/ram_reg_13/CLKARDCLK         rv_mul/mult_u29/result_ff_reg/B[11]
                                                              4.041         
V/ram_reg_13/CLKARDCLK         rv_mul/mult_u29/result_ff_reg/B[9]
                                                              4.046         
V/ram_reg_7/CLKARDCLK          rv_mul/mult_u15/result_ff_reg/B[4]
                                                              4.053         
soft/mode2_outp_sub3_reg_reg[4]_inv/C
                               soft/mode3_exp/exp3/Mult_out_reg_reg/B[1]
                                                              4.065         
soft/mode2_outp_sub3_reg_reg[4]_inv/C
                               soft/mode3_exp/exp3/Mult_out_reg_reg/B[8]
                                                              4.069         
V/ram_reg_13/CLKARDCLK         rv_mul/mult_u29/result_ff_reg/B[7]
                                                              4.074         
V/ram_reg_13/CLKARDCLK         rv_mul/mult_u29/result_ff_reg/B[5]
                                                              4.083         
V/ram_reg_13/CLKARDCLK         rv_mul/mult_u29/result_ff_reg/B[10]
                                                              4.085         
soft/mode2_outp_sub3_reg_reg[4]_inv/C
                               soft/mode3_exp/exp3/Mult_out_reg_reg/B[5]
                                                              4.095         
V/ram_reg_7/CLKARDCLK          rv_mul/mult_u15/result_ff_reg/B[3]
                                                              4.137         
rv_mul/mult_u25/result_ff_reg/CLK
                               rv_acc/ff13_reg[15]/D          4.138         
V/ram_reg_3/CLKARDCLK          rv_mul/mult_u8/result_ff_reg/B[11]
                                                              4.141         



