// Seed: 1713281187
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  wire [1 : 1] id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd90,
    parameter id_4 = 32'd41
) (
    input  wire id_0,
    output wire id_1,
    input  wand _id_2
);
  wire _id_4;
  wire [id_4 : id_2] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  logic [7:0]["" : id_2] id_6;
  assign id_6[1] = "" + 1 - -1;
endmodule
