Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 11 15:06:21 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_stopwatch_top_timing_summary_routed.rpt -pb my_stopwatch_top_timing_summary_routed.pb -rpx my_stopwatch_top_timing_summary_routed.rpx -warn_on_violation
| Design       : my_stopwatch_top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (112)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut3/TICK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (112)
--------------------------------------------------
 There are 112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  120          inf        0.000                      0                  120           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.840ns  (logic 4.292ns (48.550%)  route 4.548ns (51.450%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE                         0.000     0.000 r  uut1/cnt_reg[3]/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut1/cnt_reg[3]/Q
                         net (fo=8, routed)           0.893     1.411    uut1/cnt[3]
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124     1.535 f  uut1/AN_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.994     2.529    uut1/uut2/digit__3[3]
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  uut1/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.661     5.314    AN_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.526     8.840 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.840    AN[4]
    V16                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.838ns  (logic 4.297ns (48.618%)  route 4.541ns (51.382%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE                         0.000     0.000 r  uut1/cnt_reg[3]/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut1/cnt_reg[3]/Q
                         net (fo=8, routed)           0.893     1.411    uut1/cnt[3]
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124     1.535 r  uut1/AN_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.996     2.531    uut1/uut2/digit__3[3]
    SLICE_X43Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  uut1/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.652     5.307    AN_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.531     8.838 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.838    AN[5]
    W16                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut2/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.188ns  (logic 4.386ns (53.566%)  route 3.802ns (46.434%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  uut2/CA_reg/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut2/CA_reg/Q
                         net (fo=12, routed)          1.062     1.580    uut1/CA_OBUF
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     1.704 f  uut1/AN_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.738     2.442    uut1/uut2/digit__3[1]
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  uut1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.002     4.568    AN_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.620     8.188 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.188    AN[2]
    T11                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.142ns  (logic 4.404ns (54.082%)  route 3.739ns (45.918%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE                         0.000     0.000 r  uut1/cnt_reg[3]/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut1/cnt_reg[3]/Q
                         net (fo=8, routed)           0.893     1.411    uut1/cnt[3]
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124     1.535 r  uut1/AN_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.994     2.529    uut1/uut2/digit__3[3]
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.124     2.653 r  uut1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.852     4.505    AN_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638     8.142 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.142    AN[0]
    W14                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut2/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.046ns  (logic 4.378ns (54.412%)  route 3.668ns (45.588%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  uut2/CA_reg/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut2/CA_reg/Q
                         net (fo=12, routed)          1.062     1.580    uut1/CA_OBUF
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     1.704 r  uut1/AN_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.743     2.447    uut1/uut2/digit__3[1]
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.571 r  uut1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.863     4.434    AN_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     8.046 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.046    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.022ns  (logic 4.406ns (54.926%)  route 3.616ns (45.074%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE                         0.000     0.000 r  uut1/cnt_reg[3]/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut1/cnt_reg[3]/Q
                         net (fo=8, routed)           0.893     1.411    uut1/cnt[3]
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124     1.535 f  uut1/AN_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.993     2.528    uut1/uut2/digit__3[3]
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.652 r  uut1/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.730     4.382    AN_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     8.022 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.022    AN[1]
    Y14                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut2/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.887ns  (logic 4.353ns (55.201%)  route 3.533ns (44.799%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  uut2/CA_reg/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut2/CA_reg/Q
                         net (fo=12, routed)          1.062     1.580    uut1/CA_OBUF
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     1.704 r  uut1/AN_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.668     2.371    uut1/uut2/digit__3[1]
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124     2.495 r  uut1/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.804     4.299    AN_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.587     7.887 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.887    AN[6]
    V12                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut2/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.813ns  (logic 4.112ns (70.741%)  route 1.701ns (29.259%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  uut2/CA_reg/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut2/CA_reg/Q
                         net (fo=12, routed)          1.701     2.219    CA_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.594     5.813 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     5.813    CA
    W13                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            uut1/cnt_clr_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.369ns  (logic 1.601ns (29.820%)  route 3.768ns (70.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTN1_IBUF_inst/O
                         net (fo=1, routed)           2.347     3.824    uut1/BTN1_IBUF
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.948 r  uut1/cnt_clr[8]_i_1/O
                         net (fo=9, routed)           1.421     5.369    uut1/cnt_clr
    SLICE_X40Y42         FDRE                                         r  uut1/cnt_clr_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            uut1/cnt_clr_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.369ns  (logic 1.601ns (29.820%)  route 3.768ns (70.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTN1_IBUF_inst/O
                         net (fo=1, routed)           2.347     3.824    uut1/BTN1_IBUF
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.948 r  uut1/cnt_clr[8]_i_1/O
                         net (fo=9, routed)           1.421     5.369    uut1/cnt_clr
    SLICE_X40Y42         FDRE                                         r  uut1/cnt_clr_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut3/TICK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/cnt_clr_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.123%)  route 0.152ns (51.877%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  uut3/TICK_reg/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut3/TICK_reg/Q
                         net (fo=12, routed)          0.152     0.293    uut1/E[0]
    SLICE_X40Y42         FDRE                                         r  uut1/cnt_clr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/TICK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/cnt_clr_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.123%)  route 0.152ns (51.877%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  uut3/TICK_reg/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut3/TICK_reg/Q
                         net (fo=12, routed)          0.152     0.293    uut1/E[0]
    SLICE_X40Y42         FDRE                                         r  uut1/cnt_clr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/TICK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/cnt_clr_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.123%)  route 0.152ns (51.877%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  uut3/TICK_reg/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut3/TICK_reg/Q
                         net (fo=12, routed)          0.152     0.293    uut1/E[0]
    SLICE_X40Y42         FDRE                                         r  uut1/cnt_clr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/TICK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/cnt_clr_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.123%)  route 0.152ns (51.877%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  uut3/TICK_reg/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut3/TICK_reg/Q
                         net (fo=12, routed)          0.152     0.293    uut1/E[0]
    SLICE_X40Y42         FDRE                                         r  uut1/cnt_clr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/TICK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/cnt_clr_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.123%)  route 0.152ns (51.877%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  uut3/TICK_reg/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut3/TICK_reg/Q
                         net (fo=12, routed)          0.152     0.293    uut1/E[0]
    SLICE_X40Y42         FDRE                                         r  uut1/cnt_clr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/tick_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/tick_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE                         0.000     0.000 r  uut1/tick_cnt_reg[4]/C
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uut1/tick_cnt_reg[4]/Q
                         net (fo=4, routed)           0.096     0.224    uut1/tick_cnt[4]
    SLICE_X41Y42         LUT6 (Prop_lut6_I2_O)        0.099     0.323 r  uut1/tick_cnt[6]_i_3/O
                         net (fo=1, routed)           0.000     0.323    uut1/data0[6]
    SLICE_X41Y42         FDRE                                         r  uut1/tick_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/cnt_clr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/cnt_clr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.844%)  route 0.141ns (43.156%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  uut1/cnt_clr_reg[0]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut1/cnt_clr_reg[0]/Q
                         net (fo=8, routed)           0.141     0.282    uut1/cnt_clr_reg[0]
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.327 r  uut1/cnt_clr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.327    uut1/p_0_in[5]
    SLICE_X40Y41         FDRE                                         r  uut1/cnt_clr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/TICK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/cnt_clr_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (41.970%)  route 0.195ns (58.030%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  uut3/TICK_reg/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut3/TICK_reg/Q
                         net (fo=12, routed)          0.195     0.336    uut1/E[0]
    SLICE_X40Y41         FDRE                                         r  uut1/cnt_clr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/TICK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/cnt_clr_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (41.970%)  route 0.195ns (58.030%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  uut3/TICK_reg/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut3/TICK_reg/Q
                         net (fo=12, routed)          0.195     0.336    uut1/E[0]
    SLICE_X40Y41         FDRE                                         r  uut1/cnt_clr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/TICK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/cnt_clr_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (41.970%)  route 0.195ns (58.030%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  uut3/TICK_reg/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut3/TICK_reg/Q
                         net (fo=12, routed)          0.195     0.336    uut1/E[0]
    SLICE_X40Y41         FDRE                                         r  uut1/cnt_clr_reg[4]/CE
  -------------------------------------------------------------------    -------------------





