// ========================================================================== //
// Copyright (c) 2022 - 2024 NVIDIA Corporation & Affiliates.                 //
// All rights reserved.                                                       //
//                                                                            //
// This source code and the accompanying materials are made available under   //
// the terms of the Apache License 2.0 which accompanies this distribution.   //
// ========================================================================== //

// RUN: cudaq-opt %s --canonicalize --add-dealloc | cudaq-translate --convert-to=qir | FileCheck %s
module {
// CHECK:    %[[VAL_0:.*]] = zext i32
// CHECK-SAME:    %[[VAL_1:.*]] to i64
// CHECK:         %[[VAL_2:.*]] = tail call %[[VAL_3:.*]]* @__quantum__rt__qubit_allocate_array(i64 %[[VAL_0]])
// CHECK:         %[[VAL_4:.*]] = tail call i8* @__quantum__rt__array_get_element_ptr_1d(%[[VAL_3]]* %[[VAL_2]], i64 0)
// CHECK:         %[[VAL_5:.*]] = bitcast i8* %[[VAL_4]] to %[[VAL_6:.*]]**
// CHECK:         %[[VAL_7:.*]] = load %[[VAL_6]]*, %[[VAL_6]]** %[[VAL_5]], align 8
// CHECK:         tail call void @__quantum__qis__h(%[[VAL_6]]* %[[VAL_7]])
// CHECK:         %[[VAL_8:.*]] = add i32 %[[VAL_1]], -1
// CHECK:         %[[VAL_9:.*]] = icmp eq i32 %[[VAL_8]], 0
// CHECK:         br i1 %[[VAL_9]], label %[[VAL_10:.*]], label %[[VAL_11:.*]]
// CHECK:       .lr.ph.preheader:
// CHECK-SAME:  ; preds = %[[VAL_12:.*]]
// CHECK:         %[[VAL_13:.*]] = zext i32 %[[VAL_8]] to i64
// CHECK:         br label %[[VAL_14:.*]]
// CHECK:       .lr.ph:
// CHECK-SAME:  ; preds = %[[VAL_11]], %[[VAL_14]]
// CHECK:         %[[VAL_15:.*]] = phi i64 [ 0, %[[VAL_11]] ], [ %[[VAL_16:.*]], %[[VAL_14]] ]
// CHECK:         %[[VAL_17:.*]] = tail call i8* @__quantum__rt__array_get_element_ptr_1d(%[[VAL_3]]* %[[VAL_2]], i64 %[[VAL_15]])
// CHECK:         %[[VAL_18:.*]] = bitcast i8* %[[VAL_17]] to %[[VAL_6]]**
// CHECK:         %[[VAL_19:.*]] = load %[[VAL_6]]*, %[[VAL_6]]** %[[VAL_18]], align 8
// CHECK:         %[[VAL_16]] = add nuw nsw i64 %[[VAL_15]], 1
// CHECK:         %[[VAL_20:.*]] = tail call i8* @__quantum__rt__array_get_element_ptr_1d(%[[VAL_3]]* %[[VAL_2]], i64 %[[VAL_16]])
// CHECK:         %[[VAL_21:.*]] = bitcast i8* %[[VAL_20]] to %[[VAL_6]]**
// CHECK:         %[[VAL_22:.*]] = load %[[VAL_6]]*, %[[VAL_6]]** %[[VAL_21]], align 8
// CHECK:         tail call void (i64, void (%[[VAL_3]]*, %[[VAL_6]]*)*, ...) @invokeWithControlQubits(i64 1, void (%[[VAL_3]]*, %[[VAL_6]]*)* nonnull @__quantum__qis__x__ctl, %[[VAL_6]]* %[[VAL_19]], %[[VAL_6]]* %[[VAL_22]])
// CHECK:         %[[VAL_23:.*]] = icmp eq i64 %[[VAL_16]], %[[VAL_13]]
// CHECK:         br i1 %[[VAL_23]], label %[[VAL_10]], label %[[VAL_14]]
// CHECK:       ._crit_edge:
// CHECK-SAME:  ; preds = %[[VAL_14]], %[[VAL_12]]
// CHECK:         tail call void @__quantum__rt__qubit_release_array(%[[VAL_3]]* %[[VAL_2]])
// CHECK:         ret void

  func.func @ghz(%arg0: i32){
    %c1_i32 = arith.constant 1 : i32
    %c0_i32 = arith.constant 0 : i32
    %0 = quake.alloca !quake.veq<?>[%arg0 : i32]
    %1 = quake.extract_ref %0[0] : (!quake.veq<?>) -> !quake.ref
    quake.h %1 : (!quake.ref) -> ()
    %2 = cc.loop while ((%arg1 = %c0_i32) -> (i32)) {
      %4 = arith.subi %arg0, %c1_i32 : i32
      %5 = arith.cmpi ult, %arg1, %4 : i32
      cc.condition %5(%arg1 : i32)
    } do {
    ^bb0(%arg1: i32):
      %4 = quake.extract_ref %0[%arg1] : (!quake.veq<?>, i32) -> !quake.ref
      %5 = arith.addi %arg1, %c1_i32 : i32
      %6 = quake.extract_ref %0[%5] : (!quake.veq<?>, i32) -> !quake.ref
      quake.x [%4] %6 : (!quake.ref, !quake.ref) -> ()
      cc.continue %arg1 : i32
    } step {
    ^bb0(%arg1: i32):
      %3 = arith.addi %arg1, %c1_i32 : i32
      cc.continue %3 : i32
    }
    return
  }
}
