###############################################################
#  Generated by:      Cadence Innovus 21.16-s078_1
#  OS:                Linux x86_64(Host ID cadpc24)
#  Generated on:      Mon May  6 23:59:49 2024
#  Design:            ibex_top
#  Command:           verifyProcessAntenna
###############################################################
clk_i (4)
  core_busy_q_reg_0_  (DFFRXLTS) CK
[1]        M3:  Area: 43.5600  S.Area:161.9120  G.Area:  0.2352  D.Area:  0.0000
                Fact:  1.0000     PAR:185.2041   Ratio:148.0000       (Area)
  core_clock_gate_i/en_latch_reg  (TLATNXLTS) GN
[1]        M3:  Area: 43.5600  S.Area:161.9120  G.Area:  0.2352  D.Area:  0.0000
                Fact:  1.0000     PAR:185.2041   Ratio:148.0000       (Area)
  core_clock_gate_i/U2  (CLKAND2X2TS) B
[1]        M3:  Area: 43.5600  S.Area:161.9120  G.Area:  0.2352  D.Area:  0.0000
                Fact:  1.0000     PAR:185.2041   Ratio:148.0000       (Area)
u_ibex_core/csr_mtval[13] (2)
  u_ibex_core/cs_registers_i/U1238  (AO22XLTS) B1
[1]        M2:  Area: 12.7600  S.Area: 49.4320  G.Area:  0.0672  D.Area:  0.0000
                Fact:  1.0000     PAR:189.8810   Ratio:148.0000       (Area)

Total number of process antenna violations: 4
   Number of pins violated: 4
   Number of nets violated: 2
