Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  9 13:40:49 2021
| Host         : Gebruiker-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ClockDivider_timing_summary_routed.rpt -pb ClockDivider_timing_summary_routed.pb -rpx ClockDivider_timing_summary_routed.rpx -warn_on_violation
| Design       : ClockDivider
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.390        0.000                      0                   57        0.339        0.000                      0                   57        3.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.390        0.000                      0                   57        0.339        0.000                      0                   57        3.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 cCounter/Counter.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.701ns (33.448%)  route 3.384ns (66.552%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cIBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=29, routed)          1.737     5.371    cCounter/soBUFG
    SLICE_X40Y24         FDRE                                         r  cCounter/Counter.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  cCounter/Counter.cnt_reg[0]/Q
                         net (fo=3, routed)           0.647     6.474    cCounter/Counter.cnt_reg[0]
    SLICE_X41Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.054 r  cCounter/Counter.cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.063    cCounter/Counter.cnt_reg[0]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.302 f  cCounter/Counter.cnt_reg[0]_i_15/O[2]
                         net (fo=1, routed)           1.107     8.409    cCounter/p_0_in[7]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.711 r  cCounter/Counter.cnt[0]_i_7/O
                         net (fo=2, routed)           0.948     9.659    cCounter/Counter.cnt[0]_i_7_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.124     9.783 r  cCounter/Counter.cnt[0]_i_1/O
                         net (fo=28, routed)          0.674    10.457    cCounter/clear
    SLICE_X40Y25         FDRE                                         r  cCounter/Counter.cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cIBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=29, routed)          1.562    12.920    cCounter/soBUFG
    SLICE_X40Y25         FDRE                                         r  cCounter/Counter.cnt_reg[4]/C
                         clock pessimism              0.391    13.311    
                         clock uncertainty           -0.035    13.276    
    SLICE_X40Y25         FDRE (Setup_fdre_C_R)       -0.429    12.847    cCounter/Counter.cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 cCounter/Counter.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.701ns (33.448%)  route 3.384ns (66.552%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cIBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=29, routed)          1.737     5.371    cCounter/soBUFG
    SLICE_X40Y24         FDRE                                         r  cCounter/Counter.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  cCounter/Counter.cnt_reg[0]/Q
                         net (fo=3, routed)           0.647     6.474    cCounter/Counter.cnt_reg[0]
    SLICE_X41Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.054 r  cCounter/Counter.cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.063    cCounter/Counter.cnt_reg[0]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.302 f  cCounter/Counter.cnt_reg[0]_i_15/O[2]
                         net (fo=1, routed)           1.107     8.409    cCounter/p_0_in[7]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.711 r  cCounter/Counter.cnt[0]_i_7/O
                         net (fo=2, routed)           0.948     9.659    cCounter/Counter.cnt[0]_i_7_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.124     9.783 r  cCounter/Counter.cnt[0]_i_1/O
                         net (fo=28, routed)          0.674    10.457    cCounter/clear
    SLICE_X40Y25         FDRE                                         r  cCounter/Counter.cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cIBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=29, routed)          1.562    12.920    cCounter/soBUFG
    SLICE_X40Y25         FDRE                                         r  cCounter/Counter.cnt_reg[5]/C
                         clock pessimism              0.391    13.311    
                         clock uncertainty           -0.035    13.276    
    SLICE_X40Y25         FDRE (Setup_fdre_C_R)       -0.429    12.847    cCounter/Counter.cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 cCounter/Counter.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.701ns (33.448%)  route 3.384ns (66.552%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cIBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=29, routed)          1.737     5.371    cCounter/soBUFG
    SLICE_X40Y24         FDRE                                         r  cCounter/Counter.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  cCounter/Counter.cnt_reg[0]/Q
                         net (fo=3, routed)           0.647     6.474    cCounter/Counter.cnt_reg[0]
    SLICE_X41Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.054 r  cCounter/Counter.cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.063    cCounter/Counter.cnt_reg[0]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.302 f  cCounter/Counter.cnt_reg[0]_i_15/O[2]
                         net (fo=1, routed)           1.107     8.409    cCounter/p_0_in[7]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.711 r  cCounter/Counter.cnt[0]_i_7/O
                         net (fo=2, routed)           0.948     9.659    cCounter/Counter.cnt[0]_i_7_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.124     9.783 r  cCounter/Counter.cnt[0]_i_1/O
                         net (fo=28, routed)          0.674    10.457    cCounter/clear
    SLICE_X40Y25         FDRE                                         r  cCounter/Counter.cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cIBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=29, routed)          1.562    12.920    cCounter/soBUFG
    SLICE_X40Y25         FDRE                                         r  cCounter/Counter.cnt_reg[6]/C
                         clock pessimism              0.391    13.311    
                         clock uncertainty           -0.035    13.276    
    SLICE_X40Y25         FDRE (Setup_fdre_C_R)       -0.429    12.847    cCounter/Counter.cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 cCounter/Counter.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.701ns (33.448%)  route 3.384ns (66.552%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cIBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=29, routed)          1.737     5.371    cCounter/soBUFG
    SLICE_X40Y24         FDRE                                         r  cCounter/Counter.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  cCounter/Counter.cnt_reg[0]/Q
                         net (fo=3, routed)           0.647     6.474    cCounter/Counter.cnt_reg[0]
    SLICE_X41Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.054 r  cCounter/Counter.cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.063    cCounter/Counter.cnt_reg[0]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.302 f  cCounter/Counter.cnt_reg[0]_i_15/O[2]
                         net (fo=1, routed)           1.107     8.409    cCounter/p_0_in[7]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.711 r  cCounter/Counter.cnt[0]_i_7/O
                         net (fo=2, routed)           0.948     9.659    cCounter/Counter.cnt[0]_i_7_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.124     9.783 r  cCounter/Counter.cnt[0]_i_1/O
                         net (fo=28, routed)          0.674    10.457    cCounter/clear
    SLICE_X40Y25         FDRE                                         r  cCounter/Counter.cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cIBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=29, routed)          1.562    12.920    cCounter/soBUFG
    SLICE_X40Y25         FDRE                                         r  cCounter/Counter.cnt_reg[7]/C
                         clock pessimism              0.391    13.311    
                         clock uncertainty           -0.035    13.276    
    SLICE_X40Y25         FDRE (Setup_fdre_C_R)       -0.429    12.847    cCounter/Counter.cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 cCounter/Counter.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 1.701ns (33.428%)  route 3.388ns (66.572%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cIBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=29, routed)          1.737     5.371    cCounter/soBUFG
    SLICE_X40Y24         FDRE                                         r  cCounter/Counter.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  cCounter/Counter.cnt_reg[0]/Q
                         net (fo=3, routed)           0.647     6.474    cCounter/Counter.cnt_reg[0]
    SLICE_X41Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.054 r  cCounter/Counter.cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.063    cCounter/Counter.cnt_reg[0]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.302 f  cCounter/Counter.cnt_reg[0]_i_15/O[2]
                         net (fo=1, routed)           1.107     8.409    cCounter/p_0_in[7]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.711 r  cCounter/Counter.cnt[0]_i_7/O
                         net (fo=2, routed)           0.948     9.659    cCounter/Counter.cnt[0]_i_7_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.124     9.783 r  cCounter/Counter.cnt[0]_i_1/O
                         net (fo=28, routed)          0.677    10.460    cCounter/clear
    SLICE_X40Y30         FDRE                                         r  cCounter/Counter.cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cIBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=29, routed)          1.568    12.926    cCounter/soBUFG
    SLICE_X40Y30         FDRE                                         r  cCounter/Counter.cnt_reg[24]/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X40Y30         FDRE (Setup_fdre_C_R)       -0.429    12.853    cCounter/Counter.cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 cCounter/Counter.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 1.701ns (33.428%)  route 3.388ns (66.572%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cIBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=29, routed)          1.737     5.371    cCounter/soBUFG
    SLICE_X40Y24         FDRE                                         r  cCounter/Counter.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  cCounter/Counter.cnt_reg[0]/Q
                         net (fo=3, routed)           0.647     6.474    cCounter/Counter.cnt_reg[0]
    SLICE_X41Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.054 r  cCounter/Counter.cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.063    cCounter/Counter.cnt_reg[0]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.302 f  cCounter/Counter.cnt_reg[0]_i_15/O[2]
                         net (fo=1, routed)           1.107     8.409    cCounter/p_0_in[7]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.711 r  cCounter/Counter.cnt[0]_i_7/O
                         net (fo=2, routed)           0.948     9.659    cCounter/Counter.cnt[0]_i_7_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.124     9.783 r  cCounter/Counter.cnt[0]_i_1/O
                         net (fo=28, routed)          0.677    10.460    cCounter/clear
    SLICE_X40Y30         FDRE                                         r  cCounter/Counter.cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cIBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=29, routed)          1.568    12.926    cCounter/soBUFG
    SLICE_X40Y30         FDRE                                         r  cCounter/Counter.cnt_reg[25]/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X40Y30         FDRE (Setup_fdre_C_R)       -0.429    12.853    cCounter/Counter.cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 cCounter/Counter.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 1.701ns (33.428%)  route 3.388ns (66.572%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cIBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=29, routed)          1.737     5.371    cCounter/soBUFG
    SLICE_X40Y24         FDRE                                         r  cCounter/Counter.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  cCounter/Counter.cnt_reg[0]/Q
                         net (fo=3, routed)           0.647     6.474    cCounter/Counter.cnt_reg[0]
    SLICE_X41Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.054 r  cCounter/Counter.cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.063    cCounter/Counter.cnt_reg[0]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.302 f  cCounter/Counter.cnt_reg[0]_i_15/O[2]
                         net (fo=1, routed)           1.107     8.409    cCounter/p_0_in[7]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.711 r  cCounter/Counter.cnt[0]_i_7/O
                         net (fo=2, routed)           0.948     9.659    cCounter/Counter.cnt[0]_i_7_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.124     9.783 r  cCounter/Counter.cnt[0]_i_1/O
                         net (fo=28, routed)          0.677    10.460    cCounter/clear
    SLICE_X40Y30         FDRE                                         r  cCounter/Counter.cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cIBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=29, routed)          1.568    12.926    cCounter/soBUFG
    SLICE_X40Y30         FDRE                                         r  cCounter/Counter.cnt_reg[26]/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X40Y30         FDRE (Setup_fdre_C_R)       -0.429    12.853    cCounter/Counter.cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 cCounter/Counter.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 1.701ns (33.428%)  route 3.388ns (66.572%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cIBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=29, routed)          1.737     5.371    cCounter/soBUFG
    SLICE_X40Y24         FDRE                                         r  cCounter/Counter.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  cCounter/Counter.cnt_reg[0]/Q
                         net (fo=3, routed)           0.647     6.474    cCounter/Counter.cnt_reg[0]
    SLICE_X41Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.054 r  cCounter/Counter.cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.063    cCounter/Counter.cnt_reg[0]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.302 f  cCounter/Counter.cnt_reg[0]_i_15/O[2]
                         net (fo=1, routed)           1.107     8.409    cCounter/p_0_in[7]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.711 r  cCounter/Counter.cnt[0]_i_7/O
                         net (fo=2, routed)           0.948     9.659    cCounter/Counter.cnt[0]_i_7_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.124     9.783 r  cCounter/Counter.cnt[0]_i_1/O
                         net (fo=28, routed)          0.677    10.460    cCounter/clear
    SLICE_X40Y30         FDRE                                         r  cCounter/Counter.cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cIBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=29, routed)          1.568    12.926    cCounter/soBUFG
    SLICE_X40Y30         FDRE                                         r  cCounter/Counter.cnt_reg[27]/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X40Y30         FDRE (Setup_fdre_C_R)       -0.429    12.853    cCounter/Counter.cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 cCounter/Counter.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.701ns (33.442%)  route 3.385ns (66.558%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cIBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=29, routed)          1.737     5.371    cCounter/soBUFG
    SLICE_X40Y24         FDRE                                         r  cCounter/Counter.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  cCounter/Counter.cnt_reg[0]/Q
                         net (fo=3, routed)           0.647     6.474    cCounter/Counter.cnt_reg[0]
    SLICE_X41Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.054 r  cCounter/Counter.cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.063    cCounter/Counter.cnt_reg[0]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.302 f  cCounter/Counter.cnt_reg[0]_i_15/O[2]
                         net (fo=1, routed)           1.107     8.409    cCounter/p_0_in[7]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.711 r  cCounter/Counter.cnt[0]_i_7/O
                         net (fo=2, routed)           0.948     9.659    cCounter/Counter.cnt[0]_i_7_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.124     9.783 r  cCounter/Counter.cnt[0]_i_1/O
                         net (fo=28, routed)          0.675    10.458    cCounter/clear
    SLICE_X40Y29         FDRE                                         r  cCounter/Counter.cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cIBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=29, routed)          1.568    12.926    cCounter/soBUFG
    SLICE_X40Y29         FDRE                                         r  cCounter/Counter.cnt_reg[20]/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X40Y29         FDRE (Setup_fdre_C_R)       -0.429    12.853    cCounter/Counter.cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 cCounter/Counter.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.701ns (33.442%)  route 3.385ns (66.558%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cIBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=29, routed)          1.737     5.371    cCounter/soBUFG
    SLICE_X40Y24         FDRE                                         r  cCounter/Counter.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  cCounter/Counter.cnt_reg[0]/Q
                         net (fo=3, routed)           0.647     6.474    cCounter/Counter.cnt_reg[0]
    SLICE_X41Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.054 r  cCounter/Counter.cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.063    cCounter/Counter.cnt_reg[0]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.302 f  cCounter/Counter.cnt_reg[0]_i_15/O[2]
                         net (fo=1, routed)           1.107     8.409    cCounter/p_0_in[7]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.711 r  cCounter/Counter.cnt[0]_i_7/O
                         net (fo=2, routed)           0.948     9.659    cCounter/Counter.cnt[0]_i_7_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.124     9.783 r  cCounter/Counter.cnt[0]_i_1/O
                         net (fo=28, routed)          0.675    10.458    cCounter/clear
    SLICE_X40Y29         FDRE                                         r  cCounter/Counter.cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cIBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=29, routed)          1.568    12.926    cCounter/soBUFG
    SLICE_X40Y29         FDRE                                         r  cCounter/Counter.cnt_reg[21]/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X40Y29         FDRE (Setup_fdre_C_R)       -0.429    12.853    cCounter/Counter.cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  2.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 cCounter/Counter.cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cIBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=29, routed)          0.582     1.460    cCounter/soBUFG
    SLICE_X40Y26         FDRE                                         r  cCounter/Counter.cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  cCounter/Counter.cnt_reg[11]/Q
                         net (fo=2, routed)           0.195     1.796    cCounter/Counter.cnt_reg[11]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  cCounter/Counter.cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    cCounter/Counter.cnt_reg[8]_i_1_n_4
    SLICE_X40Y26         FDRE                                         r  cCounter/Counter.cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cIBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=29, routed)          0.848     1.973    cCounter/soBUFG
    SLICE_X40Y26         FDRE                                         r  cCounter/Counter.cnt_reg[11]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.105     1.565    cCounter/Counter.cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 cCounter/Counter.cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cIBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=29, routed)          0.581     1.459    cCounter/soBUFG
    SLICE_X40Y24         FDRE                                         r  cCounter/Counter.cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  cCounter/Counter.cnt_reg[3]/Q
                         net (fo=2, routed)           0.195     1.795    cCounter/Counter.cnt_reg[3]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  cCounter/Counter.cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.903    cCounter/Counter.cnt_reg[0]_i_2_n_4
    SLICE_X40Y24         FDRE                                         r  cCounter/Counter.cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cIBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=29, routed)          0.847     1.972    cCounter/soBUFG
    SLICE_X40Y24         FDRE                                         r  cCounter/Counter.cnt_reg[3]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105     1.564    cCounter/Counter.cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 cCounter/Counter.cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cIBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=29, routed)          0.585     1.463    cCounter/soBUFG
    SLICE_X40Y29         FDRE                                         r  cCounter/Counter.cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  cCounter/Counter.cnt_reg[20]/Q
                         net (fo=2, routed)           0.189     1.793    cCounter/Counter.cnt_reg[20]
    SLICE_X40Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.908 r  cCounter/Counter.cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    cCounter/Counter.cnt_reg[20]_i_1_n_7
    SLICE_X40Y29         FDRE                                         r  cCounter/Counter.cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cIBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=29, routed)          0.852     1.977    cCounter/soBUFG
    SLICE_X40Y29         FDRE                                         r  cCounter/Counter.cnt_reg[20]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.105     1.568    cCounter/Counter.cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 cCounter/Counter.cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cIBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=29, routed)          0.586     1.464    cCounter/soBUFG
    SLICE_X40Y30         FDRE                                         r  cCounter/Counter.cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  cCounter/Counter.cnt_reg[24]/Q
                         net (fo=2, routed)           0.189     1.794    cCounter/Counter.cnt_reg[24]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.909 r  cCounter/Counter.cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.909    cCounter/Counter.cnt_reg[24]_i_1_n_7
    SLICE_X40Y30         FDRE                                         r  cCounter/Counter.cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cIBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=29, routed)          0.853     1.978    cCounter/soBUFG
    SLICE_X40Y30         FDRE                                         r  cCounter/Counter.cnt_reg[24]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.105     1.569    cCounter/Counter.cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 cCounter/Counter.cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cIBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=29, routed)          0.581     1.459    cCounter/soBUFG
    SLICE_X40Y25         FDRE                                         r  cCounter/Counter.cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  cCounter/Counter.cnt_reg[4]/Q
                         net (fo=2, routed)           0.189     1.789    cCounter/Counter.cnt_reg[4]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.904 r  cCounter/Counter.cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.904    cCounter/Counter.cnt_reg[4]_i_1_n_7
    SLICE_X40Y25         FDRE                                         r  cCounter/Counter.cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cIBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=29, routed)          0.847     1.972    cCounter/soBUFG
    SLICE_X40Y25         FDRE                                         r  cCounter/Counter.cnt_reg[4]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.105     1.564    cCounter/Counter.cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 cCounter/Counter.cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cIBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=29, routed)          0.584     1.462    cCounter/soBUFG
    SLICE_X40Y28         FDRE                                         r  cCounter/Counter.cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  cCounter/Counter.cnt_reg[16]/Q
                         net (fo=2, routed)           0.189     1.792    cCounter/Counter.cnt_reg[16]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  cCounter/Counter.cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    cCounter/Counter.cnt_reg[16]_i_1_n_7
    SLICE_X40Y28         FDRE                                         r  cCounter/Counter.cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cIBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=29, routed)          0.851     1.976    cCounter/soBUFG
    SLICE_X40Y28         FDRE                                         r  cCounter/Counter.cnt_reg[16]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.105     1.567    cCounter/Counter.cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 cCounter/Counter.cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cIBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=29, routed)          0.584     1.462    cCounter/soBUFG
    SLICE_X40Y27         FDRE                                         r  cCounter/Counter.cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  cCounter/Counter.cnt_reg[12]/Q
                         net (fo=2, routed)           0.189     1.792    cCounter/Counter.cnt_reg[12]
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  cCounter/Counter.cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    cCounter/Counter.cnt_reg[12]_i_1_n_7
    SLICE_X40Y27         FDRE                                         r  cCounter/Counter.cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cIBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=29, routed)          0.850     1.975    cCounter/soBUFG
    SLICE_X40Y27         FDRE                                         r  cCounter/Counter.cnt_reg[12]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.105     1.567    cCounter/Counter.cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 cCounter/Counter.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.256ns (56.244%)  route 0.199ns (43.756%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cIBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=29, routed)          0.581     1.459    cCounter/soBUFG
    SLICE_X40Y24         FDRE                                         r  cCounter/Counter.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  cCounter/Counter.cnt_reg[0]/Q
                         net (fo=3, routed)           0.199     1.799    cCounter/Counter.cnt_reg[0]
    SLICE_X40Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.844 r  cCounter/Counter.cnt[0]_i_8/O
                         net (fo=1, routed)           0.000     1.844    cCounter/p_0_in[0]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.914 r  cCounter/Counter.cnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.914    cCounter/Counter.cnt_reg[0]_i_2_n_7
    SLICE_X40Y24         FDRE                                         r  cCounter/Counter.cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cIBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=29, routed)          0.847     1.972    cCounter/soBUFG
    SLICE_X40Y24         FDRE                                         r  cCounter/Counter.cnt_reg[0]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105     1.564    cCounter/Counter.cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 cCounter/Counter.cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.752%)  route 0.189ns (39.248%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cIBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=29, routed)          0.585     1.463    cCounter/soBUFG
    SLICE_X40Y29         FDRE                                         r  cCounter/Counter.cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  cCounter/Counter.cnt_reg[20]/Q
                         net (fo=2, routed)           0.189     1.793    cCounter/Counter.cnt_reg[20]
    SLICE_X40Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.944 r  cCounter/Counter.cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.944    cCounter/Counter.cnt_reg[20]_i_1_n_6
    SLICE_X40Y29         FDRE                                         r  cCounter/Counter.cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cIBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=29, routed)          0.852     1.977    cCounter/soBUFG
    SLICE_X40Y29         FDRE                                         r  cCounter/Counter.cnt_reg[21]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.105     1.568    cCounter/Counter.cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 cCounter/Counter.cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCounter/Counter.cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.752%)  route 0.189ns (39.248%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cIBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=29, routed)          0.586     1.464    cCounter/soBUFG
    SLICE_X40Y30         FDRE                                         r  cCounter/Counter.cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  cCounter/Counter.cnt_reg[24]/Q
                         net (fo=2, routed)           0.189     1.794    cCounter/Counter.cnt_reg[24]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.945 r  cCounter/Counter.cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.945    cCounter/Counter.cnt_reg[24]_i_1_n_6
    SLICE_X40Y30         FDRE                                         r  cCounter/Counter.cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cIBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=29, routed)          0.853     1.978    cCounter/soBUFG
    SLICE_X40Y30         FDRE                                         r  cCounter/Counter.cnt_reg[25]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.105     1.569    cCounter/Counter.cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  cBUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y24    cCounter/Counter.cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y26    cCounter/Counter.cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y26    cCounter/Counter.cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y27    cCounter/Counter.cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y27    cCounter/Counter.cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y27    cCounter/Counter.cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y27    cCounter/Counter.cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y28    cCounter/Counter.cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y28    cCounter/Counter.cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y24    cCounter/Counter.cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y26    cCounter/Counter.cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y26    cCounter/Counter.cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y27    cCounter/Counter.cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y27    cCounter/Counter.cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y27    cCounter/Counter.cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y27    cCounter/Counter.cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y24    cCounter/Counter.cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    cCounter/Counter.cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    cCounter/Counter.cnt_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y26    cCounter/Counter.cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y26    cCounter/Counter.cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    cCounter/Counter.cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    cCounter/Counter.cnt_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    cCounter/Counter.cnt_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    cCounter/Counter.cnt_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y30    cCounter/Counter.cnt_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y30    cCounter/Counter.cnt_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y30    cCounter/Counter.cnt_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y30    cCounter/Counter.cnt_reg[27]/C



