$date
	Tue Jan 14 15:19:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module rca2bit_tb $end
$var wire 2 ! S [1:0] $end
$var wire 1 " Cout $end
$var wire 1 # Cin $end
$var wire 2 $ B [1:0] $end
$var wire 2 % A [1:0] $end
$var integer 32 & i [31:0] $end
$scope module rca2bit $end
$var wire 2 ' A [1:0] $end
$var wire 2 ( B [1:0] $end
$var wire 1 # Cin $end
$var wire 2 ) S [1:0] $end
$var wire 1 " Cout $end
$var wire 1 * C0 $end
$scope module S0result $end
$var wire 1 + in1 $end
$var wire 1 , in2 $end
$var wire 1 # in3 $end
$var wire 1 - out1 $end
$var wire 1 * out2 $end
$var wire 1 . w1 $end
$var wire 1 / w2 $end
$var wire 1 0 w3 $end
$upscope $end
$scope module S1result $end
$var wire 1 1 in1 $end
$var wire 1 2 in2 $end
$var wire 1 * in3 $end
$var wire 1 3 out1 $end
$var wire 1 " out2 $end
$var wire 1 4 w1 $end
$var wire 1 5 w2 $end
$var wire 1 6 w3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
0#
0"
b0 !
$end
#200
b1 !
b1 )
1-
1,
b1 $
b1 (
b1 &
#400
0-
b10 !
b10 )
13
0,
12
b10 $
b10 (
b10 &
#600
b11 !
b11 )
1-
1,
b11 $
b11 (
b11 &
#800
b1 !
b1 )
03
0,
02
1+
b0 $
b0 (
b1 %
b1 '
b100 &
#1000
13
1*
b10 !
b10 )
0-
1.
1,
b1 $
b1 (
b101 &
#1200
0*
0"
1-
0.
b11 !
b11 )
13
06
0,
12
b10 $
b10 (
b110 &
#1400
1"
03
16
1*
b0 !
b0 )
0-
1.
1,
b11 $
b11 (
b111 &
#1600
0"
b10 !
b10 )
13
0*
06
0.
05
0,
02
0+
11
b0 $
b0 (
b10 %
b10 '
b1000 &
#1800
b11 !
b11 )
1-
1,
b1 $
b1 (
b1001 &
#2000
1"
0-
b0 !
b0 )
03
14
0,
12
b10 $
b10 (
b1010 &
#2200
b1 !
b1 )
1-
1,
b11 $
b11 (
b1011 &
#2400
0"
b11 !
b11 )
13
04
0,
02
1+
b0 $
b0 (
b11 %
b11 '
b1100 &
#2600
1"
03
15
1*
b0 !
b0 )
0-
1.
1,
b1 $
b1 (
b1101 &
#2800
05
0*
1-
0.
b1 !
b1 )
03
14
06
0,
12
b10 $
b10 (
b1110 &
#3000
13
15
16
1*
b10 !
b10 )
0-
1.
1,
b11 $
b11 (
b1111 &
#3200
03
0*
0"
06
0.
04
05
0,
02
0+
01
b1 !
b1 )
1-
0/
00
b0 $
b0 (
b0 %
b0 '
1#
b10000 &
#3400
13
1*
b10 !
b10 )
0-
10
1,
b1 $
b1 (
b10001 &
#3600
0*
0"
1-
00
b11 !
b11 )
13
06
0,
12
b10 $
b10 (
b10010 &
#3800
1"
03
16
1*
b0 !
b0 )
0-
10
1,
b11 $
b11 (
b10011 &
#4000
0"
00
b10 !
b10 )
13
06
1/
0,
02
1+
b0 $
b0 (
b1 %
b1 '
b10100 &
#4200
b11 !
b11 )
1-
1.
10
1,
b1 $
b1 (
b10101 &
#4400
1"
0-
0.
00
b0 !
b0 )
03
16
0,
12
b10 $
b10 (
b10110 &
#4600
b1 !
b1 )
1-
1.
10
1,
b11 $
b11 (
b10111 &
#4800
0"
b11 !
b11 )
13
0*
00
06
0.
0/
05
0,
02
0+
11
b0 $
b0 (
b10 %
b10 '
b11000 &
#5000
1"
03
15
1*
b0 !
b0 )
0-
10
1,
b1 $
b1 (
b11001 &
#5200
05
0*
1-
00
b1 !
b1 )
03
14
06
0,
12
b10 $
b10 (
b11010 &
#5400
13
15
16
1*
b10 !
b10 )
0-
10
1,
b11 $
b11 (
b11011 &
#5600
00
b0 !
b0 )
03
04
06
1/
0,
02
1+
b0 $
b0 (
b11 %
b11 '
b11100 &
#5800
b1 !
b1 )
1-
1.
10
1,
b1 $
b1 (
b11101 &
#6000
0-
0.
00
b10 !
b10 )
13
14
16
0,
12
b10 $
b10 (
b11110 &
#6200
b11 !
b11 )
1-
1.
10
1,
b11 $
b11 (
b11111 &
#6400
03
0*
0"
06
0.
04
05
0,
02
0+
01
b0 !
b0 )
0-
0/
00
b0 $
b0 (
b0 %
b0 '
0#
b100000 &
