/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [15:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [36:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [15:0] celloutsig_0_47z;
  wire [4:0] celloutsig_0_49z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [16:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = celloutsig_0_33z | ~(celloutsig_0_11z);
  assign celloutsig_0_46z = celloutsig_0_43z[5] | ~(celloutsig_0_1z);
  assign celloutsig_1_4z = celloutsig_1_3z[2] | ~(celloutsig_1_0z[3]);
  assign celloutsig_1_5z = in_data[136] | ~(in_data[98]);
  assign celloutsig_1_7z = celloutsig_1_0z[1] | ~(celloutsig_1_1z);
  assign celloutsig_0_9z = celloutsig_0_2z[3] | ~(celloutsig_0_8z);
  assign celloutsig_0_1z = in_data[22] | ~(in_data[11]);
  assign celloutsig_0_3z = celloutsig_0_2z[0] | ~(celloutsig_0_1z);
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 7'h00;
    else _00_ <= { in_data[80:79], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 16'h0000;
    else _01_ <= { celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_32z = { celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_20z } / { 1'h1, celloutsig_0_13z[3:2] };
  assign celloutsig_0_49z = { celloutsig_0_47z[7:6], celloutsig_0_32z } / { 1'h1, celloutsig_0_43z[4:1] };
  assign celloutsig_0_35z = _01_[15:11] <= { _01_[12:9], celloutsig_0_10z };
  assign celloutsig_0_36z = { celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_1z } <= { celloutsig_0_16z[3], celloutsig_0_1z, celloutsig_0_33z, celloutsig_0_19z };
  assign celloutsig_0_50z = celloutsig_0_2z[5:3] <= { celloutsig_0_35z, celloutsig_0_33z, celloutsig_0_36z };
  assign celloutsig_1_18z = { in_data[163:161], celloutsig_1_13z } <= celloutsig_1_8z[12:9];
  assign celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_8z } <= { celloutsig_0_2z[4], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_25z = { in_data[23], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_20z } <= { in_data[30:23], celloutsig_0_3z };
  assign celloutsig_0_26z = { in_data[24:21], celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_11z } <= { celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[158:154] % { 1'h1, in_data[153:150] };
  assign celloutsig_1_15z = { in_data[124:116], celloutsig_1_7z, celloutsig_1_12z } % { 1'h1, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_47z = celloutsig_0_38z ? { _01_[13:3], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_23z } : { _01_[14:0], celloutsig_0_46z };
  assign celloutsig_1_3z = celloutsig_1_0z[4] ? { in_data[173:158], celloutsig_1_2z } : { in_data[171:160], 1'h0, celloutsig_1_0z[3:0] };
  assign celloutsig_1_8z = celloutsig_1_2z ? { celloutsig_1_3z[13:1], celloutsig_1_5z } : { celloutsig_1_0z, celloutsig_1_7z, 1'h0, celloutsig_1_7z, celloutsig_1_5z, 1'h0, celloutsig_1_4z, 1'h0, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_12z = celloutsig_1_3z[16] ? { celloutsig_1_9z[3:0], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_5z } : celloutsig_1_8z[11:5];
  assign celloutsig_0_14z = celloutsig_0_5z ? celloutsig_0_13z[5:3] : { celloutsig_0_13z[3:2], celloutsig_0_3z };
  assign celloutsig_0_16z = celloutsig_0_8z ? { celloutsig_0_13z[3:2], celloutsig_0_12z, celloutsig_0_10z } : { _00_[0], celloutsig_0_9z, 1'h0, celloutsig_0_7z };
  assign celloutsig_0_0z = & in_data[21:18];
  assign celloutsig_0_33z = & celloutsig_0_22z[9:6];
  assign celloutsig_0_5z = & { celloutsig_0_3z, in_data[69:56] };
  assign celloutsig_1_6z = & { celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_13z = & { celloutsig_1_4z, celloutsig_1_3z[12:2] };
  assign celloutsig_0_18z = & { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_3z, in_data[21:18] };
  assign celloutsig_0_23z = & { celloutsig_0_15z, celloutsig_0_2z[4:1] };
  assign celloutsig_1_1z = celloutsig_1_0z[1] & in_data[166];
  assign celloutsig_0_10z = celloutsig_0_5z & celloutsig_0_6z;
  assign celloutsig_0_12z = celloutsig_0_7z & celloutsig_0_10z;
  assign celloutsig_0_19z = celloutsig_0_2z[2] & celloutsig_0_16z[0];
  assign celloutsig_0_21z = celloutsig_0_16z[3] & celloutsig_0_0z;
  assign celloutsig_0_24z = celloutsig_0_0z & celloutsig_0_9z;
  assign celloutsig_0_6z = ^ _00_[6:1];
  assign celloutsig_1_19z = ^ { celloutsig_1_12z[5:3], celloutsig_1_16z };
  assign celloutsig_0_11z = ^ { in_data[80:73], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_1_9z = in_data[143:134] >>> { celloutsig_1_3z[15:11], celloutsig_1_0z };
  assign celloutsig_0_22z = { in_data[26:13], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_12z } >>> { in_data[29:12], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_19z, _00_, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_20z };
  assign celloutsig_0_43z = { _01_[4:0], celloutsig_0_15z } - celloutsig_0_13z[6:1];
  assign celloutsig_1_16z = celloutsig_1_3z[6:4] - celloutsig_1_15z[15:13];
  assign celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_10z } - _00_;
  assign celloutsig_0_2z = in_data[15:10] - { in_data[92:90], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[147]) | in_data[147]);
  assign celloutsig_0_7z = ~((celloutsig_0_2z[0] & celloutsig_0_6z) | celloutsig_0_0z);
  assign celloutsig_0_8z = ~((celloutsig_0_2z[1] & in_data[76]) | celloutsig_0_1z);
  assign celloutsig_0_17z = ~((celloutsig_0_9z & celloutsig_0_11z) | celloutsig_0_1z);
  assign celloutsig_0_20z = ~((celloutsig_0_2z[3] & celloutsig_0_18z) | celloutsig_0_15z);
  assign celloutsig_0_28z = ~((celloutsig_0_12z & celloutsig_0_2z[1]) | in_data[28]);
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
