#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb 23 11:47:00 2022
# Process ID: 28584
# Current directory: C:/GitHub/ESDII-Lab4/blink
# Command line: vivado.exe -notrace -mode batch -source project.tcl
# Log file: C:/GitHub/ESDII-Lab4/blink/vivado.log
# Journal file: C:/GitHub/ESDII-Lab4/blink\vivado.jou
#-----------------------------------------------------------
source project.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ESDII-Lab4/blink/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-927] Following properties on pin /blink_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\GitHub\ESDII-Lab4\blink\src\design_1.bd> 
VHDL Output written to : C:/GitHub/ESDII-Lab4/blink/src/synth/design_1.vhd
VHDL Output written to : C:/GitHub/ESDII-Lab4/blink/src/sim/design_1.vhd
VHDL Output written to : C:/GitHub/ESDII-Lab4/blink/src/hdl/design_1_wrapper.vhd
INFO: [Common 17-206] Exiting Vivado at Wed Feb 23 11:47:09 2022...
