# serial_receiver_fsm
Designed and tested a simple serial communication protocol receiver with odd parity checking in SytemVerilog.
