{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521552811032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521552811034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 09:33:30 2018 " "Processing started: Tue Mar 20 09:33:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521552811034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552811034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552811034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521552811471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823249 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552823249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine_Example-SM " "Found design unit 1: State_Machine_Example-SM" {  } { { "State_Machine_Example.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/State_Machine_Example.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823575 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine_Example " "Found entity 1: State_Machine_Example" {  } { { "State_Machine_Example.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/State_Machine_Example.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552823575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealystatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealystatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MealyStatemachine-behaviour " "Found design unit 1: MealyStatemachine-behaviour" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823580 ""} { "Info" "ISGN_ENTITY_NAME" "1 MealyStatemachine " "Found entity 1: MealyStatemachine" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552823580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823587 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552823587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823593 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552823593 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "compx4.vhd " "Can't analyze file -- file compx4.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521552823597 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "compx1.vhd " "Can't analyze file -- file compx1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521552823600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-SM " "Found design unit 1: Extender-SM" {  } { { "Extender.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/Extender.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823604 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/Extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552823604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxsingle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxsingle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxSingle-mux_logic " "Found design unit 1: muxSingle-mux_logic" {  } { { "muxSingle.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/muxSingle.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823608 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxSingle " "Found entity 1: muxSingle" {  } { { "muxSingle.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/muxSingle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552823608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flashcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flashcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlashCounter-one " "Found design unit 1: FlashCounter-one" {  } { { "FlashCounter.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/FlashCounter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823612 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlashCounter " "Found entity 1: FlashCounter" {  } { { "FlashCounter.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/FlashCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552823612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521552823708 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552823715 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST1XTARGET " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST1XTARGET\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1XTARGET" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521552823717 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1521552823741 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.vhd 2 1 " "Using design file mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_logic " "Found design unit 1: mux-mux_logic" {  } { { "mux.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823741 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521552823741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:INST13MUX_X " "Elaborating entity \"mux\" for hierarchy \"mux:INST13MUX_X\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13MUX_X" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521552823741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlashCounter FlashCounter:INST19FLASH " "Elaborating entity \"FlashCounter\" for hierarchy \"FlashCounter:INST19FLASH\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST19FLASH" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521552823750 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter FlashCounter.vhd(37) " "VHDL Process Statement warning at FlashCounter.vhd(37): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FlashCounter.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/FlashCounter.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521552823757 "|LogicalStep_Lab4_top|FlashCounter:INST19FLASH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST3 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST3\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST3" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521552823760 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bin_counter4bit.vhd 2 1 " "Using design file bin_counter4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin_Counter4bit-one " "Found design unit 1: Bin_Counter4bit-one" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bin_counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823783 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin_Counter4bit " "Found entity 1: Bin_Counter4bit" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bin_counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823783 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521552823783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin_Counter4bit Bin_Counter4bit:INST4X " "Elaborating entity \"Bin_Counter4bit\" for hierarchy \"Bin_Counter4bit:INST4X\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST4X" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521552823784 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter bin_counter4bit.vhd(36) " "VHDL Process Statement warning at bin_counter4bit.vhd(36): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bin_counter4bit.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521552823788 "|LogicalStep_Lab4_top|Bin_Counter4bit:INST4X"}
{ "Warning" "WSGN_SEARCH_FILE" "fourbitcomparator.vhd 2 1 " "Using design file fourbitcomparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FOurBitComparator-Behavioural " "Found design unit 1: FOurBitComparator-Behavioural" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823800 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitComparator " "Found entity 1: FourBitComparator" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521552823800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitComparator FourBitComparator:INST6X " "Elaborating entity \"FourBitComparator\" for hierarchy \"FourBitComparator:INST6X\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6X" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521552823801 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A3LTB3 fourbitcomparator.vhd(31) " "Verilog HDL or VHDL warning at fourbitcomparator.vhd(31): object \"A3LTB3\" assigned a value but never read" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521552823806 "|LogicalStep_Lab4_top|FourBitComparator:INST6X"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A2LTB2 fourbitcomparator.vhd(31) " "Verilog HDL or VHDL warning at fourbitcomparator.vhd(31): object \"A2LTB2\" assigned a value but never read" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521552823806 "|LogicalStep_Lab4_top|FourBitComparator:INST6X"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A1LTB1 fourbitcomparator.vhd(31) " "Verilog HDL or VHDL warning at fourbitcomparator.vhd(31): object \"A1LTB1\" assigned a value but never read" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521552823806 "|LogicalStep_Lab4_top|FourBitComparator:INST6X"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A0LTB0 fourbitcomparator.vhd(31) " "Verilog HDL or VHDL warning at fourbitcomparator.vhd(31): object \"A0LTB0\" assigned a value but never read" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521552823806 "|LogicalStep_Lab4_top|FourBitComparator:INST6X"}
{ "Warning" "WSGN_SEARCH_FILE" "singlebitcomparator.vhd 2 1 " "Using design file singlebitcomparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SingleBitComparator-Behavioural " "Found design unit 1: SingleBitComparator-Behavioural" {  } { { "singlebitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/singlebitcomparator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823824 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleBitComparator " "Found entity 1: SingleBitComparator" {  } { { "singlebitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/singlebitcomparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823824 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521552823824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleBitComparator FourBitComparator:INST6X\|SingleBitComparator:INST1 " "Elaborating entity \"SingleBitComparator\" for hierarchy \"FourBitComparator:INST6X\|SingleBitComparator:INST1\"" {  } { { "fourbitcomparator.vhd" "INST1" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521552823825 ""}
{ "Warning" "WSGN_SEARCH_FILE" "grappler.vhd 2 1 " "Using design file grappler.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Grappler-STATEMACHINE " "Found design unit 1: Grappler-STATEMACHINE" {  } { { "grappler.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/grappler.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823851 ""} { "Info" "ISGN_ENTITY_NAME" "1 Grappler " "Found entity 1: Grappler" {  } { { "grappler.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/grappler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823851 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521552823851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Grappler Grappler:INST8GrapplerSM " "Elaborating entity \"Grappler\" for hierarchy \"Grappler:INST8GrapplerSM\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8GrapplerSM" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521552823851 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bidir_shift_reg.vhd 2 1 " "Using design file bidir_shift_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bidir_shift_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823867 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bidir_shift_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521552823867 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521552823867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST9 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521552823868 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg bidir_shift_reg.vhd(36) " "VHDL Process Statement warning at bidir_shift_reg.vhd(36): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bidir_shift_reg.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521552823873 "|LogicalStep_Lab4_top|Bidir_shift_reg:INST9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:INST10 " "Elaborating entity \"Extender\" for hierarchy \"Extender:INST10\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST10" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521552823873 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bitShiftDirection Extender.vhd(99) " "VHDL Process Statement warning at Extender.vhd(99): inferring latch(es) for signal or variable \"bitShiftDirection\", which holds its previous value in one or more paths through the process" {  } { { "Extender.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/Extender.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521552823877 "|LogicalStep_Lab4_top|Extender:INST10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bitShiftDirection Extender.vhd(99) " "Inferred latch for \"bitShiftDirection\" at Extender.vhd(99)" {  } { { "Extender.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/Extender.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552823878 "|LogicalStep_Lab4_top|Extender:INST10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MealyStatemachine MealyStatemachine:INSTMEALY " "Elaborating entity \"MealyStatemachine\" for hierarchy \"MealyStatemachine:INSTMEALY\"" {  } { { "LogicalStep_Lab4_top.vhd" "INSTMEALY" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521552823879 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "X_Clk_en MealyStatemachine.vhd(174) " "VHDL Process Statement warning at MealyStatemachine.vhd(174): inferring latch(es) for signal or variable \"X_Clk_en\", which holds its previous value in one or more paths through the process" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521552823885 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y_Clk_en MealyStatemachine.vhd(174) " "VHDL Process Statement warning at MealyStatemachine.vhd(174): inferring latch(es) for signal or variable \"Y_Clk_en\", which holds its previous value in one or more paths through the process" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521552823885 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isError MealyStatemachine.vhd(174) " "VHDL Process Statement warning at MealyStatemachine.vhd(174): inferring latch(es) for signal or variable \"isError\", which holds its previous value in one or more paths through the process" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521552823885 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ExtenderEnable MealyStatemachine.vhd(174) " "VHDL Process Statement warning at MealyStatemachine.vhd(174): inferring latch(es) for signal or variable \"ExtenderEnable\", which holds its previous value in one or more paths through the process" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521552823885 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "X_UPorDOWN MealyStatemachine.vhd(174) " "VHDL Process Statement warning at MealyStatemachine.vhd(174): inferring latch(es) for signal or variable \"X_UPorDOWN\", which holds its previous value in one or more paths through the process" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521552823886 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y_UPorDOWN MealyStatemachine.vhd(174) " "VHDL Process Statement warning at MealyStatemachine.vhd(174): inferring latch(es) for signal or variable \"Y_UPorDOWN\", which holds its previous value in one or more paths through the process" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521552823886 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_UPorDOWN MealyStatemachine.vhd(174) " "Inferred latch for \"Y_UPorDOWN\" at MealyStatemachine.vhd(174)" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552823886 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_UPorDOWN MealyStatemachine.vhd(174) " "Inferred latch for \"X_UPorDOWN\" at MealyStatemachine.vhd(174)" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552823886 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtenderEnable MealyStatemachine.vhd(174) " "Inferred latch for \"ExtenderEnable\" at MealyStatemachine.vhd(174)" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552823886 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isError MealyStatemachine.vhd(174) " "Inferred latch for \"isError\" at MealyStatemachine.vhd(174)" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552823886 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Clk_en MealyStatemachine.vhd(174) " "Inferred latch for \"Y_Clk_en\" at MealyStatemachine.vhd(174)" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552823886 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Clk_en MealyStatemachine.vhd(174) " "Inferred latch for \"X_Clk_en\" at MealyStatemachine.vhd(174)" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552823886 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MealyStatemachine:INSTMEALY\|isError " "Latch MealyStatemachine:INSTMEALY\|isError has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MealyStatemachine:INSTMEALY\|current_state.ERROR " "Ports D and ENA on the latch are fed by the same signal MealyStatemachine:INSTMEALY\|current_state.ERROR" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521552824441 ""}  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521552824441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Extender:INST10\|bitShiftDirection " "Latch Extender:INST10\|bitShiftDirection has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Extender:INST10\|current_state.FULLYEXTENDED " "Ports D and ENA on the latch are fed by the same signal Extender:INST10\|current_state.FULLYEXTENDED" {  } { { "Extender.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/Extender.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521552824443 ""}  } { { "Extender.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/Extender.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521552824443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MealyStatemachine:INSTMEALY\|X_UPorDOWN " "Latch MealyStatemachine:INSTMEALY\|X_UPorDOWN has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FourBitComparator:INST6X\|AGTB " "Ports D and ENA on the latch are fed by the same signal FourBitComparator:INST6X\|AGTB" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521552824443 ""}  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521552824443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MealyStatemachine:INSTMEALY\|Y_UPorDOWN " "Latch MealyStatemachine:INSTMEALY\|Y_UPorDOWN has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FourBitComparator:INST7Y\|AGTB " "Ports D and ENA on the latch are fed by the same signal FourBitComparator:INST7Y\|AGTB" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521552824443 ""}  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521552824443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MealyStatemachine:INSTMEALY\|ExtenderEnable " "Latch MealyStatemachine:INSTMEALY\|ExtenderEnable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MealyStatemachine:INSTMEALY\|current_state.ERROR " "Ports D and ENA on the latch are fed by the same signal MealyStatemachine:INSTMEALY\|current_state.ERROR" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521552824443 ""}  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521552824443 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521552824541 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521552824541 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521552824541 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521552824590 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521552824891 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521552825183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521552825183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521552825363 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521552825363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521552825363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521552825363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "861 " "Peak virtual memory: 861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521552825426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 09:33:45 2018 " "Processing ended: Tue Mar 20 09:33:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521552825426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521552825426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521552825426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521552825426 ""}
