# aclk {FREQ_HZ 299997000 CLK_DOMAIN design_1_clk_wiz_0_0_clk_ctrl PHASE 0.0}
# Clock Domain: design_1_clk_wiz_0_0_clk_ctrl
create_clock -name aclk -period 3.333 [get_ports aclk]
# Generated clocks
