Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Fri Oct 23 05:24:12 2020
| Host         : shebalin-XPS running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_methodology -file QpixProtoTop_methodology_drc_routed.rpt -pb QpixProtoTop_methodology_drc_routed.pb -rpx QpixProtoTop_methodology_drc_routed.rpx
| Design       : QpixProtoTop
| Device       : xc7z007sclg225-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 40
+-----------+----------+-----------------------------------------+------------+
| Rule      | Severity | Description                             | Violations |
+-----------+----------+-----------------------------------------+------------+
| SYNTH-4   | Warning  | Shallow depth for a dedicated block RAM | 36         |
| TIMING-18 | Warning  | Missing input or output delay           | 4          |
+-----------+----------+-----------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-4#1 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#2 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#3 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#4 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#5 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#6 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#7 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#8 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#9 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#10 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#11 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#12 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#13 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#14 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#15 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#16 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#17 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#18 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#19 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#20 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#21 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#22 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#23 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#24 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#25 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#26 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#27 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#28 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#29 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#30 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#31 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#32 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#33 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#34 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#35 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#36 Warning
Shallow depth for a dedicated block RAM  
The instance QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) clk_fpga_0
Related violations: <none>


