
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.46

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency counter_reg[2]$_SDFFE_PP0P_/CK ^
  -0.06 target latency counter_reg[6]$_SDFFE_PP0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.80    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.37    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    5.94    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ counter_reg[0]$_SDFFE_PP0P_/CK (DFF_X2)
     5   10.77    0.01    0.10    0.16 v counter_reg[0]$_SDFFE_PP0P_/Q (DFF_X2)
                                         net1 (net)
                  0.01    0.00    0.16 v _51_/A1 (NAND2_X1)
     1    1.76    0.01    0.02    0.17 ^ _51_/ZN (NAND2_X1)
                                         _11_ (net)
                  0.01    0.00    0.17 ^ _60_/A2 (OAI22_X1)
     1    1.19    0.01    0.01    0.18 v _60_/ZN (OAI22_X1)
                                         _00_ (net)
                  0.01    0.00    0.18 v counter_reg[0]$_SDFFE_PP0P_/D (DFF_X2)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.80    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.37    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    5.94    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ counter_reg[0]$_SDFFE_PP0P_/CK (DFF_X2)
                          0.00    0.06   clock reconvergence pessimism
                          0.00    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.80    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.37    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    5.94    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ counter_reg[0]$_SDFFE_PP0P_/CK (DFF_X2)
     5   11.37    0.02    0.12    0.18 ^ counter_reg[0]$_SDFFE_PP0P_/Q (DFF_X2)
                                         net1 (net)
                  0.02    0.00    0.18 ^ _87_/A (HA_X1)
     4    8.92    0.02    0.05    0.23 ^ _87_/CO (HA_X1)
                                         _46_ (net)
                  0.02    0.00    0.23 ^ _57_/A2 (NAND2_X1)
     1    1.66    0.01    0.02    0.25 v _57_/ZN (NAND2_X1)
                                         _17_ (net)
                  0.01    0.00    0.25 v _58_/A3 (NOR3_X1)
     2    3.71    0.04    0.06    0.31 ^ _58_/ZN (NOR3_X1)
                                         net9 (net)
                  0.04    0.00    0.31 ^ output9/A (BUF_X1)
     1    0.24    0.01    0.03    0.34 ^ output9/Z (BUF_X1)
                                         tc (net)
                  0.01    0.00    0.34 ^ tc (out)
                                  0.34   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.80    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.37    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    5.94    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ counter_reg[0]$_SDFFE_PP0P_/CK (DFF_X2)
     5   11.37    0.02    0.12    0.18 ^ counter_reg[0]$_SDFFE_PP0P_/Q (DFF_X2)
                                         net1 (net)
                  0.02    0.00    0.18 ^ _87_/A (HA_X1)
     4    8.92    0.02    0.05    0.23 ^ _87_/CO (HA_X1)
                                         _46_ (net)
                  0.02    0.00    0.23 ^ _57_/A2 (NAND2_X1)
     1    1.66    0.01    0.02    0.25 v _57_/ZN (NAND2_X1)
                                         _17_ (net)
                  0.01    0.00    0.25 v _58_/A3 (NOR3_X1)
     2    3.71    0.04    0.06    0.31 ^ _58_/ZN (NOR3_X1)
                                         net9 (net)
                  0.04    0.00    0.31 ^ output9/A (BUF_X1)
     1    0.24    0.01    0.03    0.34 ^ output9/Z (BUF_X1)
                                         tc (net)
                  0.01    0.00    0.34 ^ tc (out)
                                  0.34   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.15843923389911652

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7980

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
12.316061019897461

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7687

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ counter_reg[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.12    0.18 ^ counter_reg[0]$_SDFFE_PP0P_/Q (DFF_X2)
   0.05    0.23 ^ _87_/CO (HA_X1)
   0.03    0.27 v _67_/ZN (NAND3_X2)
   0.08    0.35 v _81_/ZN (OR3_X1)
   0.03    0.38 ^ _82_/ZN (AOI21_X1)
   0.00    0.38 ^ counter_reg[6]$_SDFFE_PP0P_/D (DFF_X2)
           0.38   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ counter_reg[6]$_SDFFE_PP0P_/CK (DFF_X2)
   0.00    1.06   clock reconvergence pessimism
  -0.03    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.38   data arrival time
---------------------------------------------------------
           0.64   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ counter_reg[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.10    0.16 v counter_reg[0]$_SDFFE_PP0P_/Q (DFF_X2)
   0.02    0.17 ^ _51_/ZN (NAND2_X1)
   0.01    0.18 v _60_/ZN (OAI22_X1)
   0.00    0.18 v counter_reg[0]$_SDFFE_PP0P_/D (DFF_X2)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ counter_reg[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.00    0.06   clock reconvergence pessimism
   0.00    0.06   library hold time
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0565

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0573

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.3402

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.4598

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
135.155791

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.64e-05   2.01e-06   7.50e-07   5.91e-05  50.0%
Combinational          5.07e-06   4.13e-06   1.41e-06   1.06e-05   9.0%
Clock                  2.96e-05   1.89e-05   9.17e-08   4.85e-05  41.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.10e-05   2.50e-05   2.25e-06   1.18e-04 100.0%
                          76.9%      21.2%       1.9%
