
TestingMotorsWithPWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a78c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  0800a970  0800a970  0000b970  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ade4  0800ade4  0000c1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ade4  0800ade4  0000bde4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800adec  0800adec  0000c1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800adec  0800adec  0000bdec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800adf0  0800adf0  0000bdf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800adf4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e0  200001f0  0800afe0  0000c1f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200005d0  0800afe0  0000c5d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015422  00000000  00000000  0000c21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e36  00000000  00000000  0002163e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001180  00000000  00000000  00024478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d88  00000000  00000000  000255f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002800d  00000000  00000000  00026380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015b08  00000000  00000000  0004e38d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe568  00000000  00000000  00063e95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001623fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005da0  00000000  00000000  00162440  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  001681e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f0 	.word	0x200001f0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a954 	.word	0x0800a954

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f4 	.word	0x200001f4
 800021c:	0800a954 	.word	0x0800a954

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <Encoder_Init>:
 */

#include "Encoder.h"

void Encoder_Init(Encoder_t *Encoder, TIM_HandleTypeDef *Tim, uint16_t PulsesPerRevolution, float SampleTime)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	60b9      	str	r1, [r7, #8]
 800107a:	4613      	mov	r3, r2
 800107c:	ed87 0a00 	vstr	s0, [r7]
 8001080:	80fb      	strh	r3, [r7, #6]
	Encoder->Tim = Tim;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	68ba      	ldr	r2, [r7, #8]
 8001086:	601a      	str	r2, [r3, #0]
	Encoder->PulsesPerRevolution = PulsesPerRevolution;
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	88fa      	ldrh	r2, [r7, #6]
 800108c:	809a      	strh	r2, [r3, #4]
	Encoder->SampleTime = SampleTime;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	683a      	ldr	r2, [r7, #0]
 8001092:	609a      	str	r2, [r3, #8]

	Encoder->LastCounterValue = 0;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	2200      	movs	r2, #0
 8001098:	60da      	str	r2, [r3, #12]

	Encoder->TotalPulses = 0;
 800109a:	68f9      	ldr	r1, [r7, #12]
 800109c:	f04f 0200 	mov.w	r2, #0
 80010a0:	f04f 0300 	mov.w	r3, #0
 80010a4:	e9c1 2304 	strd	r2, r3, [r1, #16]
	Encoder->AngularVelocity = 0.0;
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	f04f 0200 	mov.w	r2, #0
 80010ae:	619a      	str	r2, [r3, #24]
	Encoder->Angle = 0.0;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	f04f 0200 	mov.w	r2, #0
 80010b6:	61da      	str	r2, [r3, #28]

	__HAL_TIM_SET_COUNTER(Encoder->Tim, 0);		//reset counter value
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2200      	movs	r2, #0
 80010c0:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Encoder_Start(Encoder->Tim, TIM_CHANNEL_ALL);
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	213c      	movs	r1, #60	@ 0x3c
 80010c8:	4618      	mov	r0, r3
 80010ca:	f002 ff29 	bl	8003f20 <HAL_TIM_Encoder_Start>
}
 80010ce:	bf00      	nop
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <Encoder_Update>:

void Encoder_Update(Encoder_t *Encoder)
{
 80010d8:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80010dc:	b087      	sub	sp, #28
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
	//get current value from counter
	int32_t CurrentCounterValue = (int32_t)__HAL_TIM_GetCounter(Encoder->Tim);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ea:	617b      	str	r3, [r7, #20]

	int32_t Delta = (int32_t)CurrentCounterValue - Encoder->LastCounterValue;
 80010ec:	697a      	ldr	r2, [r7, #20]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	68db      	ldr	r3, [r3, #12]
 80010f2:	1ad3      	subs	r3, r2, r3
 80010f4:	613b      	str	r3, [r7, #16]

	Encoder->TotalPulses += Delta;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80010fc:	6939      	ldr	r1, [r7, #16]
 80010fe:	17c8      	asrs	r0, r1, #31
 8001100:	460c      	mov	r4, r1
 8001102:	4605      	mov	r5, r0
 8001104:	eb12 0804 	adds.w	r8, r2, r4
 8001108:	eb43 0905 	adc.w	r9, r3, r5
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	e9c3 8904 	strd	r8, r9, [r3, #16]

	//(Impulses / ImpulsesPerRevolution) / Time * 60s
	float InstantVelocity = ((float)Delta / (float)Encoder->PulsesPerRevolution) / Encoder->SampleTime * 60.0f;
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	ee07 3a90 	vmov	s15, r3
 8001118:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	889b      	ldrh	r3, [r3, #4]
 8001120:	ee07 3a90 	vmov	s15, r3
 8001124:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001128:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001132:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001136:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001184 <Encoder_Update+0xac>
 800113a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800113e:	edc7 7a03 	vstr	s15, [r7, #12]

	//Low pass filter
	float a = 0.7f;
 8001142:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <Encoder_Update+0xb0>)
 8001144:	60bb      	str	r3, [r7, #8]
	Encoder->AngularVelocity = (Encoder->AngularVelocity * a) + (InstantVelocity * (1 - a));
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	ed93 7a06 	vldr	s14, [r3, #24]
 800114c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001150:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001154:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001158:	edd7 7a02 	vldr	s15, [r7, #8]
 800115c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001160:	edd7 7a03 	vldr	s15, [r7, #12]
 8001164:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001168:	ee77 7a27 	vadd.f32	s15, s14, s15
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	edc3 7a06 	vstr	s15, [r3, #24]

	Encoder->LastCounterValue = CurrentCounterValue;
 8001172:	697a      	ldr	r2, [r7, #20]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	60da      	str	r2, [r3, #12]
}
 8001178:	bf00      	nop
 800117a:	371c      	adds	r7, #28
 800117c:	46bd      	mov	sp, r7
 800117e:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8001182:	4770      	bx	lr
 8001184:	42700000 	.word	0x42700000
 8001188:	3f333333 	.word	0x3f333333

0800118c <PID_Init>:
 * Author: jakub
 */
#include "PID.h"

void PID_Init(PID_t *Pid, float P, float I, float D, float SampleTime, float MaxValue, float MinValue)
{
 800118c:	b480      	push	{r7}
 800118e:	b089      	sub	sp, #36	@ 0x24
 8001190:	af00      	add	r7, sp, #0
 8001192:	61f8      	str	r0, [r7, #28]
 8001194:	ed87 0a06 	vstr	s0, [r7, #24]
 8001198:	edc7 0a05 	vstr	s1, [r7, #20]
 800119c:	ed87 1a04 	vstr	s2, [r7, #16]
 80011a0:	edc7 1a03 	vstr	s3, [r7, #12]
 80011a4:	ed87 2a02 	vstr	s4, [r7, #8]
 80011a8:	edc7 2a01 	vstr	s5, [r7, #4]
	Pid->P = P;
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	69ba      	ldr	r2, [r7, #24]
 80011b0:	601a      	str	r2, [r3, #0]
	Pid->I = I;
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	697a      	ldr	r2, [r7, #20]
 80011b6:	605a      	str	r2, [r3, #4]
	Pid->D = D;
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	609a      	str	r2, [r3, #8]

	Pid->SampleTime = SampleTime;
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	68fa      	ldr	r2, [r7, #12]
 80011c2:	60da      	str	r2, [r3, #12]
	Pid->MaxValue = MaxValue;
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	68ba      	ldr	r2, [r7, #8]
 80011c8:	615a      	str	r2, [r3, #20]
	Pid->MinValue = MinValue;
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	619a      	str	r2, [r3, #24]

	Pid->Integrator = 0;
 80011d0:	69fb      	ldr	r3, [r7, #28]
 80011d2:	f04f 0200 	mov.w	r2, #0
 80011d6:	611a      	str	r2, [r3, #16]
	Pid->LastError = 0.0;
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	f04f 0200 	mov.w	r2, #0
 80011de:	61da      	str	r2, [r3, #28]

	Pid->LastMeasurement = 0.0;
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	f04f 0200 	mov.w	r2, #0
 80011e6:	621a      	str	r2, [r3, #32]

	Pid->Clamp = 0;
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	2200      	movs	r2, #0
 80011ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 80011f0:	bf00      	nop
 80011f2:	3724      	adds	r7, #36	@ 0x24
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr

080011fc <PID_Compute>:

float PID_Compute(PID_t *Pid, float MeasuredValue, float SetValue)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08a      	sub	sp, #40	@ 0x28
 8001200:	af00      	add	r7, sp, #0
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	ed87 0a02 	vstr	s0, [r7, #8]
 8001208:	edc7 0a01 	vstr	s1, [r7, #4]
	float Error = SetValue - MeasuredValue;
 800120c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001210:	edd7 7a02 	vldr	s15, [r7, #8]
 8001214:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001218:	edc7 7a07 	vstr	s15, [r7, #28]

	 //proportional value
	float P = Pid->P * Error;
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	edd3 7a00 	vldr	s15, [r3]
 8001222:	ed97 7a07 	vldr	s14, [r7, #28]
 8001226:	ee67 7a27 	vmul.f32	s15, s14, s15
 800122a:	edc7 7a06 	vstr	s15, [r7, #24]

	 //Integrator value
	if(Pid->Clamp == 0)
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001234:	2b00      	cmp	r3, #0
 8001236:	d113      	bne.n	8001260 <PID_Compute+0x64>
	{
	    Pid->Integrator += Pid->SampleTime * Pid->I * Error;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	ed93 7a04 	vldr	s14, [r3, #16]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	edd3 6a03 	vldr	s13, [r3, #12]
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	edd3 7a01 	vldr	s15, [r3, #4]
 800124a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800124e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001252:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001256:	ee77 7a27 	vadd.f32	s15, s14, s15
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	edc3 7a04 	vstr	s15, [r3, #16]
	}

	 //Deriative value
	float D = 0.0f;
 8001260:	f04f 0300 	mov.w	r3, #0
 8001264:	627b      	str	r3, [r7, #36]	@ 0x24
	if (Pid->SampleTime > 0)
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	edd3 7a03 	vldr	s15, [r3, #12]
 800126c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001274:	dd14      	ble.n	80012a0 <PID_Compute+0xa4>
	{
        // Tu jest OK: liczysz zmian pomiaru
		D = -1.0f * ((MeasuredValue - Pid->LastMeasurement) / Pid->SampleTime) * Pid->D;
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	edd3 7a08 	vldr	s15, [r3, #32]
 800127c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001280:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	ed93 7a03 	vldr	s14, [r3, #12]
 800128a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800128e:	eeb1 7a67 	vneg.f32	s14, s15
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	edd3 7a02 	vldr	s15, [r3, #8]
 8001298:	ee67 7a27 	vmul.f32	s15, s14, s15
 800129c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	}

	float Output = P + Pid->Integrator + D;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	ed93 7a04 	vldr	s14, [r3, #16]
 80012a6:	edd7 7a06 	vldr	s15, [r7, #24]
 80012aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ae:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80012b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012b6:	edc7 7a08 	vstr	s15, [r7, #32]
	float OutputLast = Output;
 80012ba:	6a3b      	ldr	r3, [r7, #32]
 80012bc:	617b      	str	r3, [r7, #20]

	//Saturation limits
	if (Output > Pid->MaxValue)
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	edd3 7a05 	vldr	s15, [r3, #20]
 80012c4:	ed97 7a08 	vldr	s14, [r7, #32]
 80012c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d0:	dd03      	ble.n	80012da <PID_Compute+0xde>
	{
		Output = Pid->MaxValue;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	695b      	ldr	r3, [r3, #20]
 80012d6:	623b      	str	r3, [r7, #32]
 80012d8:	e00c      	b.n	80012f4 <PID_Compute+0xf8>
	}
	else if (Output < Pid->MinValue)
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	edd3 7a06 	vldr	s15, [r3, #24]
 80012e0:	ed97 7a08 	vldr	s14, [r7, #32]
 80012e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ec:	d502      	bpl.n	80012f4 <PID_Compute+0xf8>
	{
		Output = Pid->MinValue;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	699b      	ldr	r3, [r3, #24]
 80012f2:	623b      	str	r3, [r7, #32]
	}

	//Antiwindup
	uint8_t ClampigSaturationCheck = (Output != OutputLast) ? 1 : 0; // Uwaga: porwnywanie floatw != bywa ryzykowne, ale tutaj moe zadziaa
 80012f4:	ed97 7a08 	vldr	s14, [r7, #32]
 80012f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80012fc:	eeb4 7a67 	vcmp.f32	s14, s15
 8001300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001304:	bf14      	ite	ne
 8001306:	2301      	movne	r3, #1
 8001308:	2300      	moveq	r3, #0
 800130a:	b2db      	uxtb	r3, r3
 800130c:	74fb      	strb	r3, [r7, #19]

	int8_t ErrorSign = Signum(Error);
 800130e:	ed97 0a07 	vldr	s0, [r7, #28]
 8001312:	f000 f828 	bl	8001366 <Signum>
 8001316:	4603      	mov	r3, r0
 8001318:	74bb      	strb	r3, [r7, #18]
	int8_t OutputSign = Signum(Output);
 800131a:	ed97 0a08 	vldr	s0, [r7, #32]
 800131e:	f000 f822 	bl	8001366 <Signum>
 8001322:	4603      	mov	r3, r0
 8001324:	747b      	strb	r3, [r7, #17]

	if ((ErrorSign == OutputSign) && (ClampigSaturationCheck == 1))
 8001326:	f997 2012 	ldrsb.w	r2, [r7, #18]
 800132a:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800132e:	429a      	cmp	r2, r3
 8001330:	d107      	bne.n	8001342 <PID_Compute+0x146>
 8001332:	7cfb      	ldrb	r3, [r7, #19]
 8001334:	2b01      	cmp	r3, #1
 8001336:	d104      	bne.n	8001342 <PID_Compute+0x146>
	{
		Pid->Clamp = 1;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	2201      	movs	r2, #1
 800133c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8001340:	e003      	b.n	800134a <PID_Compute+0x14e>
	}
	else
	{
		Pid->Clamp = 0;
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	2200      	movs	r2, #0
 8001346:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	}

	Pid->LastError = Error;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	69fa      	ldr	r2, [r7, #28]
 800134e:	61da      	str	r2, [r3, #28]

    Pid->LastMeasurement = MeasuredValue;
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	68ba      	ldr	r2, [r7, #8]
 8001354:	621a      	str	r2, [r3, #32]

	return Output;
 8001356:	6a3b      	ldr	r3, [r7, #32]
 8001358:	ee07 3a90 	vmov	s15, r3
}
 800135c:	eeb0 0a67 	vmov.f32	s0, s15
 8001360:	3728      	adds	r7, #40	@ 0x28
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <Signum>:

int8_t Signum(float Value)
{
 8001366:	b480      	push	{r7}
 8001368:	b083      	sub	sp, #12
 800136a:	af00      	add	r7, sp, #0
 800136c:	ed87 0a01 	vstr	s0, [r7, #4]
	if (Value > 0.0f) return 1;
 8001370:	edd7 7a01 	vldr	s15, [r7, #4]
 8001374:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800137c:	dd01      	ble.n	8001382 <Signum+0x1c>
 800137e:	2301      	movs	r3, #1
 8001380:	e00a      	b.n	8001398 <Signum+0x32>
	if (Value < 0.0f) return -1;
 8001382:	edd7 7a01 	vldr	s15, [r7, #4]
 8001386:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800138a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800138e:	d502      	bpl.n	8001396 <Signum+0x30>
 8001390:	f04f 33ff 	mov.w	r3, #4294967295
 8001394:	e000      	b.n	8001398 <Signum+0x32>
	return 0;
 8001396:	2300      	movs	r3, #0
}
 8001398:	4618      	mov	r0, r3
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr

080013a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08a      	sub	sp, #40	@ 0x28
 80013a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013aa:	f107 0314 	add.w	r3, r7, #20
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]
 80013b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ba:	4b3b      	ldr	r3, [pc, #236]	@ (80014a8 <MX_GPIO_Init+0x104>)
 80013bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013be:	4a3a      	ldr	r2, [pc, #232]	@ (80014a8 <MX_GPIO_Init+0x104>)
 80013c0:	f043 0304 	orr.w	r3, r3, #4
 80013c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013c6:	4b38      	ldr	r3, [pc, #224]	@ (80014a8 <MX_GPIO_Init+0x104>)
 80013c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ca:	f003 0304 	and.w	r3, r3, #4
 80013ce:	613b      	str	r3, [r7, #16]
 80013d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013d2:	4b35      	ldr	r3, [pc, #212]	@ (80014a8 <MX_GPIO_Init+0x104>)
 80013d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013d6:	4a34      	ldr	r2, [pc, #208]	@ (80014a8 <MX_GPIO_Init+0x104>)
 80013d8:	f043 0320 	orr.w	r3, r3, #32
 80013dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013de:	4b32      	ldr	r3, [pc, #200]	@ (80014a8 <MX_GPIO_Init+0x104>)
 80013e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013e2:	f003 0320 	and.w	r3, r3, #32
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ea:	4b2f      	ldr	r3, [pc, #188]	@ (80014a8 <MX_GPIO_Init+0x104>)
 80013ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ee:	4a2e      	ldr	r2, [pc, #184]	@ (80014a8 <MX_GPIO_Init+0x104>)
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013f6:	4b2c      	ldr	r3, [pc, #176]	@ (80014a8 <MX_GPIO_Init+0x104>)
 80013f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013fa:	f003 0301 	and.w	r3, r3, #1
 80013fe:	60bb      	str	r3, [r7, #8]
 8001400:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001402:	4b29      	ldr	r3, [pc, #164]	@ (80014a8 <MX_GPIO_Init+0x104>)
 8001404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001406:	4a28      	ldr	r2, [pc, #160]	@ (80014a8 <MX_GPIO_Init+0x104>)
 8001408:	f043 0302 	orr.w	r3, r3, #2
 800140c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800140e:	4b26      	ldr	r3, [pc, #152]	@ (80014a8 <MX_GPIO_Init+0x104>)
 8001410:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	607b      	str	r3, [r7, #4]
 8001418:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Motor1DirA_Pin, GPIO_PIN_RESET);
 800141a:	2200      	movs	r2, #0
 800141c:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8001420:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001424:	f001 f9c6 	bl	80027b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Motor1DirB_GPIO_Port, Motor1DirB_Pin, GPIO_PIN_RESET);
 8001428:	2200      	movs	r2, #0
 800142a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800142e:	481f      	ldr	r0, [pc, #124]	@ (80014ac <MX_GPIO_Init+0x108>)
 8001430:	f001 f9c0 	bl	80027b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001434:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001438:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800143a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800143e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001444:	f107 0314 	add.w	r3, r7, #20
 8001448:	4619      	mov	r1, r3
 800144a:	4819      	ldr	r0, [pc, #100]	@ (80014b0 <MX_GPIO_Init+0x10c>)
 800144c:	f001 f830 	bl	80024b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Motor1DirA_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Motor1DirA_Pin;
 8001450:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8001454:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001456:	2301      	movs	r3, #1
 8001458:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145e:	2300      	movs	r3, #0
 8001460:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001462:	f107 0314 	add.w	r3, r7, #20
 8001466:	4619      	mov	r1, r3
 8001468:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800146c:	f001 f820 	bl	80024b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Motor1DirB_Pin */
  GPIO_InitStruct.Pin = Motor1DirB_Pin;
 8001470:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001474:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001476:	2301      	movs	r3, #1
 8001478:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147e:	2300      	movs	r3, #0
 8001480:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Motor1DirB_GPIO_Port, &GPIO_InitStruct);
 8001482:	f107 0314 	add.w	r3, r7, #20
 8001486:	4619      	mov	r1, r3
 8001488:	4808      	ldr	r0, [pc, #32]	@ (80014ac <MX_GPIO_Init+0x108>)
 800148a:	f001 f811 	bl	80024b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800148e:	2200      	movs	r2, #0
 8001490:	2100      	movs	r1, #0
 8001492:	2028      	movs	r0, #40	@ 0x28
 8001494:	f000 ffd7 	bl	8002446 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001498:	2028      	movs	r0, #40	@ 0x28
 800149a:	f000 ffee 	bl	800247a <HAL_NVIC_EnableIRQ>

}
 800149e:	bf00      	nop
 80014a0:	3728      	adds	r7, #40	@ 0x28
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40021000 	.word	0x40021000
 80014ac:	48000400 	.word	0x48000400
 80014b0:	48000800 	.word	0x48000800

080014b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014ba:	f000 fe78 	bl	80021ae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014be:	f000 f899 	bl	80015f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014c2:	f7ff ff6f 	bl	80013a4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80014c6:	f000 fda7 	bl	8002018 <MX_LPUART1_UART_Init>
  MX_TIM4_Init();
 80014ca:	f000 fc81 	bl	8001dd0 <MX_TIM4_Init>
  MX_TIM2_Init();
 80014ce:	f000 fc2b 	bl	8001d28 <MX_TIM2_Init>
  MX_TIM1_Init();
 80014d2:	f000 fb7b 	bl	8001bcc <MX_TIM1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80014d6:	f000 f8d8 	bl	800168a <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 80014da:	4832      	ldr	r0, [pc, #200]	@ (80015a4 <main+0xf0>)
 80014dc:	f002 fa2e 	bl	800393c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80014e0:	213c      	movs	r1, #60	@ 0x3c
 80014e2:	4831      	ldr	r0, [pc, #196]	@ (80015a8 <main+0xf4>)
 80014e4:	f002 fd1c 	bl	8003f20 <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80014e8:	2100      	movs	r1, #0
 80014ea:	4830      	ldr	r0, [pc, #192]	@ (80015ac <main+0xf8>)
 80014ec:	f002 fb60 	bl	8003bb0 <HAL_TIM_PWM_Start>

  Motor_Init(&Motor, &htim4, TIM_CHANNEL_1, PWM, Motor1DirA_GPIO_Port, Motor1DirA_Pin, Motor1DirB_GPIO_Port, Motor1DirB_Pin);
 80014f0:	4b2f      	ldr	r3, [pc, #188]	@ (80015b0 <main+0xfc>)
 80014f2:	881b      	ldrh	r3, [r3, #0]
 80014f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014f8:	9203      	str	r2, [sp, #12]
 80014fa:	4a2e      	ldr	r2, [pc, #184]	@ (80015b4 <main+0x100>)
 80014fc:	9202      	str	r2, [sp, #8]
 80014fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001502:	9201      	str	r2, [sp, #4]
 8001504:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001508:	9200      	str	r2, [sp, #0]
 800150a:	2200      	movs	r2, #0
 800150c:	4927      	ldr	r1, [pc, #156]	@ (80015ac <main+0xf8>)
 800150e:	482a      	ldr	r0, [pc, #168]	@ (80015b8 <main+0x104>)
 8001510:	f000 f9fa 	bl	8001908 <Motor_Init>
  Encoder_Init(&EncoderRight, &htim2, PULSES_PER_REV, ENCODER_DT);
 8001514:	ed9f 0a29 	vldr	s0, [pc, #164]	@ 80015bc <main+0x108>
 8001518:	f44f 62a5 	mov.w	r2, #1320	@ 0x528
 800151c:	4922      	ldr	r1, [pc, #136]	@ (80015a8 <main+0xf4>)
 800151e:	4828      	ldr	r0, [pc, #160]	@ (80015c0 <main+0x10c>)
 8001520:	f7ff fda6 	bl	8001070 <Encoder_Init>
  PID_Init(&EncoderPid, EncoderP, EncoderI, EncoderD, EncoderSampleTime, EncoderMaxValue, EncoderMinValue);
 8001524:	4b27      	ldr	r3, [pc, #156]	@ (80015c4 <main+0x110>)
 8001526:	edd3 7a00 	vldr	s15, [r3]
 800152a:	4b27      	ldr	r3, [pc, #156]	@ (80015c8 <main+0x114>)
 800152c:	ed93 7a00 	vldr	s14, [r3]
 8001530:	4b26      	ldr	r3, [pc, #152]	@ (80015cc <main+0x118>)
 8001532:	edd3 6a00 	vldr	s13, [r3]
 8001536:	4b26      	ldr	r3, [pc, #152]	@ (80015d0 <main+0x11c>)
 8001538:	ed93 6a00 	vldr	s12, [r3]
 800153c:	4b25      	ldr	r3, [pc, #148]	@ (80015d4 <main+0x120>)
 800153e:	edd3 5a00 	vldr	s11, [r3]
 8001542:	4b25      	ldr	r3, [pc, #148]	@ (80015d8 <main+0x124>)
 8001544:	ed93 5a00 	vldr	s10, [r3]
 8001548:	eef0 2a45 	vmov.f32	s5, s10
 800154c:	eeb0 2a65 	vmov.f32	s4, s11
 8001550:	eef0 1a46 	vmov.f32	s3, s12
 8001554:	eeb0 1a66 	vmov.f32	s2, s13
 8001558:	eef0 0a47 	vmov.f32	s1, s14
 800155c:	eeb0 0a67 	vmov.f32	s0, s15
 8001560:	481e      	ldr	r0, [pc, #120]	@ (80015dc <main+0x128>)
 8001562:	f7ff fe13 	bl	800118c <PID_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(EncoderCallbackFlag)
 8001566:	4b1e      	ldr	r3, [pc, #120]	@ (80015e0 <main+0x12c>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	b2db      	uxtb	r3, r3
 800156c:	2b00      	cmp	r3, #0
 800156e:	d0fa      	beq.n	8001566 <main+0xb2>
	  {
		  EncoderCallbackFlag = 0;
 8001570:	4b1b      	ldr	r3, [pc, #108]	@ (80015e0 <main+0x12c>)
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]

		  sprintf(Message, "%.3f\n", EncoderRightSpeed);
 8001576:	4b1b      	ldr	r3, [pc, #108]	@ (80015e4 <main+0x130>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4618      	mov	r0, r3
 800157c:	f7ff f80c 	bl	8000598 <__aeabi_f2d>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	4918      	ldr	r1, [pc, #96]	@ (80015e8 <main+0x134>)
 8001586:	4819      	ldr	r0, [pc, #100]	@ (80015ec <main+0x138>)
 8001588:	f005 fda6 	bl	80070d8 <siprintf>
		  HAL_UART_Transmit(&hlpuart1,(uint8_t*) Message, strlen(Message), HAL_MAX_DELAY);
 800158c:	4817      	ldr	r0, [pc, #92]	@ (80015ec <main+0x138>)
 800158e:	f7fe fe97 	bl	80002c0 <strlen>
 8001592:	4603      	mov	r3, r0
 8001594:	b29a      	uxth	r2, r3
 8001596:	f04f 33ff 	mov.w	r3, #4294967295
 800159a:	4914      	ldr	r1, [pc, #80]	@ (80015ec <main+0x138>)
 800159c:	4814      	ldr	r0, [pc, #80]	@ (80015f0 <main+0x13c>)
 800159e:	f003 ffc9 	bl	8005534 <HAL_UART_Transmit>
	  if(EncoderCallbackFlag)
 80015a2:	e7e0      	b.n	8001566 <main+0xb2>
 80015a4:	20000308 	.word	0x20000308
 80015a8:	20000354 	.word	0x20000354
 80015ac:	200003a0 	.word	0x200003a0
 80015b0:	20000224 	.word	0x20000224
 80015b4:	48000400 	.word	0x48000400
 80015b8:	2000020c 	.word	0x2000020c
 80015bc:	3c23d70a 	.word	0x3c23d70a
 80015c0:	20000228 	.word	0x20000228
 80015c4:	20000000 	.word	0x20000000
 80015c8:	20000004 	.word	0x20000004
 80015cc:	20000274 	.word	0x20000274
 80015d0:	20000008 	.word	0x20000008
 80015d4:	2000000c 	.word	0x2000000c
 80015d8:	20000010 	.word	0x20000010
 80015dc:	2000024c 	.word	0x2000024c
 80015e0:	20000280 	.word	0x20000280
 80015e4:	20000248 	.word	0x20000248
 80015e8:	0800a970 	.word	0x0800a970
 80015ec:	20000284 	.word	0x20000284
 80015f0:	200003ec 	.word	0x200003ec

080015f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b094      	sub	sp, #80	@ 0x50
 80015f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015fa:	f107 0318 	add.w	r3, r7, #24
 80015fe:	2238      	movs	r2, #56	@ 0x38
 8001600:	2100      	movs	r1, #0
 8001602:	4618      	mov	r0, r3
 8001604:	f005 fdcd 	bl	80071a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001608:	1d3b      	adds	r3, r7, #4
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	605a      	str	r2, [r3, #4]
 8001610:	609a      	str	r2, [r3, #8]
 8001612:	60da      	str	r2, [r3, #12]
 8001614:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001616:	2000      	movs	r0, #0
 8001618:	f001 f908 	bl	800282c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800161c:	2302      	movs	r3, #2
 800161e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001620:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001624:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001626:	2340      	movs	r3, #64	@ 0x40
 8001628:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800162a:	2302      	movs	r3, #2
 800162c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800162e:	2302      	movs	r3, #2
 8001630:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001632:	2304      	movs	r3, #4
 8001634:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001636:	2355      	movs	r3, #85	@ 0x55
 8001638:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800163a:	2302      	movs	r3, #2
 800163c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800163e:	2302      	movs	r3, #2
 8001640:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001642:	2302      	movs	r3, #2
 8001644:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001646:	f107 0318 	add.w	r3, r7, #24
 800164a:	4618      	mov	r0, r3
 800164c:	f001 f9a2 	bl	8002994 <HAL_RCC_OscConfig>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001656:	f000 f8c7 	bl	80017e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800165a:	230f      	movs	r3, #15
 800165c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800165e:	2303      	movs	r3, #3
 8001660:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001662:	2300      	movs	r3, #0
 8001664:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001666:	2300      	movs	r3, #0
 8001668:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800166a:	2300      	movs	r3, #0
 800166c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800166e:	1d3b      	adds	r3, r7, #4
 8001670:	2104      	movs	r1, #4
 8001672:	4618      	mov	r0, r3
 8001674:	f001 fca0 	bl	8002fb8 <HAL_RCC_ClockConfig>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800167e:	f000 f8b3 	bl	80017e8 <Error_Handler>
  }
}
 8001682:	bf00      	nop
 8001684:	3750      	adds	r7, #80	@ 0x50
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	af00      	add	r7, sp, #0
  /* TIM1_UP_TIM16_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800168e:	2200      	movs	r2, #0
 8001690:	2100      	movs	r1, #0
 8001692:	2019      	movs	r0, #25
 8001694:	f000 fed7 	bl	8002446 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001698:	2019      	movs	r0, #25
 800169a:	f000 feee 	bl	800247a <HAL_NVIC_EnableIRQ>
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
	...

080016a4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a2c      	ldr	r2, [pc, #176]	@ (8001764 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d152      	bne.n	800175c <HAL_TIM_PeriodElapsedCallback+0xb8>
	{
		Encoder_Update(&EncoderRight);
 80016b6:	482c      	ldr	r0, [pc, #176]	@ (8001768 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80016b8:	f7ff fd0e 	bl	80010d8 <Encoder_Update>
		EncoderRightSpeed = EncoderRight.AngularVelocity;
 80016bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001768 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	4a2a      	ldr	r2, [pc, #168]	@ (800176c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80016c2:	6013      	str	r3, [r2, #0]

		//calculating pid values
		EncoderRightPidValue = PID_Compute(&EncoderPid, EncoderRightSpeed, SetVelocity);
 80016c4:	4b29      	ldr	r3, [pc, #164]	@ (800176c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80016c6:	edd3 7a00 	vldr	s15, [r3]
 80016ca:	4b29      	ldr	r3, [pc, #164]	@ (8001770 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80016cc:	ed93 7a00 	vldr	s14, [r3]
 80016d0:	eef0 0a47 	vmov.f32	s1, s14
 80016d4:	eeb0 0a67 	vmov.f32	s0, s15
 80016d8:	4826      	ldr	r0, [pc, #152]	@ (8001774 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80016da:	f7ff fd8f 	bl	80011fc <PID_Compute>
 80016de:	eef0 7a40 	vmov.f32	s15, s0
 80016e2:	4b25      	ldr	r3, [pc, #148]	@ (8001778 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80016e4:	edc3 7a00 	vstr	s15, [r3]

		uint8_t direction;

		//checking sign of pid value
		if (EncoderRightPidValue >= 0)
 80016e8:	4b23      	ldr	r3, [pc, #140]	@ (8001778 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80016ea:	edd3 7a00 	vldr	s15, [r3]
 80016ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f6:	db06      	blt.n	8001706 <HAL_TIM_PeriodElapsedCallback+0x62>
		{
			direction = 1; //Forward
 80016f8:	2301      	movs	r3, #1
 80016fa:	73fb      	strb	r3, [r7, #15]
			pwmInput = EncoderRightPidValue;
 80016fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001778 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a1e      	ldr	r2, [pc, #120]	@ (800177c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001702:	6013      	str	r3, [r2, #0]
 8001704:	e009      	b.n	800171a <HAL_TIM_PeriodElapsedCallback+0x76>
		}
		else
		{
			direction = 0; //Backwards
 8001706:	2300      	movs	r3, #0
 8001708:	73fb      	strb	r3, [r7, #15]
			pwmInput = -EncoderRightPidValue;
 800170a:	4b1b      	ldr	r3, [pc, #108]	@ (8001778 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 800170c:	edd3 7a00 	vldr	s15, [r3]
 8001710:	eef1 7a67 	vneg.f32	s15, s15
 8001714:	4b19      	ldr	r3, [pc, #100]	@ (800177c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001716:	edc3 7a00 	vstr	s15, [r3]
		}

		//RMP to pwm percent
		float PidValueForMotorPercent = MapValues(EncoderMaxValue, EncoderRightPidValue);
 800171a:	4b19      	ldr	r3, [pc, #100]	@ (8001780 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 800171c:	edd3 7a00 	vldr	s15, [r3]
 8001720:	4b15      	ldr	r3, [pc, #84]	@ (8001778 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001722:	ed93 7a00 	vldr	s14, [r3]
 8001726:	eef0 0a47 	vmov.f32	s1, s14
 800172a:	eeb0 0a67 	vmov.f32	s0, s15
 800172e:	f000 f82d 	bl	800178c <MapValues>
 8001732:	ed87 0a02 	vstr	s0, [r7, #8]

		Motor_SetRideParameters(&Motor, PidValueForMotorPercent, direction);
 8001736:	edd7 7a02 	vldr	s15, [r7, #8]
 800173a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800173e:	edc7 7a00 	vstr	s15, [r7]
 8001742:	783b      	ldrb	r3, [r7, #0]
 8001744:	b2db      	uxtb	r3, r3
 8001746:	7bfa      	ldrb	r2, [r7, #15]
 8001748:	4619      	mov	r1, r3
 800174a:	480e      	ldr	r0, [pc, #56]	@ (8001784 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 800174c:	f000 f852 	bl	80017f4 <Motor_SetRideParameters>
		Motor_Ride(&Motor);
 8001750:	480c      	ldr	r0, [pc, #48]	@ (8001784 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001752:	f000 f88d 	bl	8001870 <Motor_Ride>

		EncoderCallbackFlag = 1;
 8001756:	4b0c      	ldr	r3, [pc, #48]	@ (8001788 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001758:	2201      	movs	r2, #1
 800175a:	701a      	strb	r2, [r3, #0]
	}
}
 800175c:	bf00      	nop
 800175e:	3710      	adds	r7, #16
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	40012c00 	.word	0x40012c00
 8001768:	20000228 	.word	0x20000228
 800176c:	20000248 	.word	0x20000248
 8001770:	20000014 	.word	0x20000014
 8001774:	2000024c 	.word	0x2000024c
 8001778:	2000027c 	.word	0x2000027c
 800177c:	20000278 	.word	0x20000278
 8001780:	2000000c 	.word	0x2000000c
 8001784:	2000020c 	.word	0x2000020c
 8001788:	20000280 	.word	0x20000280

0800178c <MapValues>:
float MapValues(float MaxValue, float InputValue)
{
 800178c:	b480      	push	{r7}
 800178e:	b085      	sub	sp, #20
 8001790:	af00      	add	r7, sp, #0
 8001792:	ed87 0a01 	vstr	s0, [r7, #4]
 8001796:	edc7 0a00 	vstr	s1, [r7]
    // Obliczamy procent mocy (warto bezwzgldna, bo PWM jest zawsze dodatni)
    float pwmPercent = (fabsf(InputValue) * 100.0f) / MaxValue;
 800179a:	edd7 7a00 	vldr	s15, [r7]
 800179e:	eef0 7ae7 	vabs.f32	s15, s15
 80017a2:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80017e0 <MapValues+0x54>
 80017a6:	ee67 6a87 	vmul.f32	s13, s15, s14
 80017aa:	ed97 7a01 	vldr	s14, [r7, #4]
 80017ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017b2:	edc7 7a03 	vstr	s15, [r7, #12]

    // Zabezpieczenie przed przekroczeniem 100%
    if(pwmPercent > 100.0f) return 100.0f;
 80017b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80017ba:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80017e0 <MapValues+0x54>
 80017be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c6:	dd01      	ble.n	80017cc <MapValues+0x40>
 80017c8:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <MapValues+0x58>)
 80017ca:	e000      	b.n	80017ce <MapValues+0x42>
    return pwmPercent;
 80017cc:	68fb      	ldr	r3, [r7, #12]
}
 80017ce:	ee07 3a90 	vmov	s15, r3
 80017d2:	eeb0 0a67 	vmov.f32	s0, s15
 80017d6:	3714      	adds	r7, #20
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	42c80000 	.word	0x42c80000
 80017e4:	42c80000 	.word	0x42c80000

080017e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017ec:	b672      	cpsid	i
}
 80017ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017f0:	bf00      	nop
 80017f2:	e7fd      	b.n	80017f0 <Error_Handler+0x8>

080017f4 <Motor_SetRideParameters>:




MotorStatus_t Motor_SetRideParameters(Motor_t *Motor, uint8_t PWM, uint8_t Dir)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	460b      	mov	r3, r1
 80017fe:	70fb      	strb	r3, [r7, #3]
 8001800:	4613      	mov	r3, r2
 8001802:	70bb      	strb	r3, [r7, #2]
	//making sure PWM is in range from 0 to 100

	if (PWM > 100)
 8001804:	78fb      	ldrb	r3, [r7, #3]
 8001806:	2b64      	cmp	r3, #100	@ 0x64
 8001808:	d903      	bls.n	8001812 <Motor_SetRideParameters+0x1e>
	{
		Motor->MotorPWM = 100;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2264      	movs	r2, #100	@ 0x64
 800180e:	759a      	strb	r2, [r3, #22]
 8001810:	e002      	b.n	8001818 <Motor_SetRideParameters+0x24>
	}
	else
	{
	Motor->MotorPWM = PWM;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	78fa      	ldrb	r2, [r7, #3]
 8001816:	759a      	strb	r2, [r3, #22]
	}

	//setting direction
	if (Dir == 1) 	// Przd
 8001818:	78bb      	ldrb	r3, [r7, #2]
 800181a:	2b01      	cmp	r3, #1
 800181c:	d110      	bne.n	8001840 <Motor_SetRideParameters+0x4c>
	{
		HAL_GPIO_WritePin(Motor->MotorDir1Port, Motor->MotorDir1Pin, GPIO_PIN_SET);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6898      	ldr	r0, [r3, #8]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	899b      	ldrh	r3, [r3, #12]
 8001826:	2201      	movs	r2, #1
 8001828:	4619      	mov	r1, r3
 800182a:	f000 ffc3 	bl	80027b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->MotorDir2Port, Motor->MotorDir2Pin, GPIO_PIN_RESET);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6918      	ldr	r0, [r3, #16]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	8a9b      	ldrh	r3, [r3, #20]
 8001836:	2200      	movs	r2, #0
 8001838:	4619      	mov	r1, r3
 800183a:	f000 ffbb 	bl	80027b4 <HAL_GPIO_WritePin>
 800183e:	e00f      	b.n	8001860 <Motor_SetRideParameters+0x6c>
	}
	else 			// Ty
	{
		HAL_GPIO_WritePin(Motor->MotorDir1Port, Motor->MotorDir1Pin, GPIO_PIN_RESET);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6898      	ldr	r0, [r3, #8]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	899b      	ldrh	r3, [r3, #12]
 8001848:	2200      	movs	r2, #0
 800184a:	4619      	mov	r1, r3
 800184c:	f000 ffb2 	bl	80027b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->MotorDir2Port, Motor->MotorDir2Pin, GPIO_PIN_SET);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6918      	ldr	r0, [r3, #16]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	8a9b      	ldrh	r3, [r3, #20]
 8001858:	2201      	movs	r2, #1
 800185a:	4619      	mov	r1, r3
 800185c:	f000 ffaa 	bl	80027b4 <HAL_GPIO_WritePin>
	}
	Motor->Direction = Dir;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	78ba      	ldrb	r2, [r7, #2]
 8001864:	75da      	strb	r2, [r3, #23]


	//setting PWM
	//__HAL_TIM_SET_COMPARE(Motor->htim, Motor->Channel, Motor->MotorPWM);

	return MOTOR_OK;
 8001866:	2300      	movs	r3, #0
}
 8001868:	4618      	mov	r0, r3
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <Motor_Ride>:

void Motor_Ride(Motor_t *Motor)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
	//setting PWM
	__HAL_TIM_SET_COMPARE(Motor->htim, Motor->Channel, Motor->MotorPWM);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d106      	bne.n	800188e <Motor_Ride+0x1e>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	7d9a      	ldrb	r2, [r3, #22]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800188c:	e036      	b.n	80018fc <Motor_Ride+0x8c>
	__HAL_TIM_SET_COMPARE(Motor->htim, Motor->Channel, Motor->MotorPWM);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	2b04      	cmp	r3, #4
 8001894:	d107      	bne.n	80018a6 <Motor_Ride+0x36>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	7d99      	ldrb	r1, [r3, #22]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	460b      	mov	r3, r1
 80018a2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80018a4:	e02a      	b.n	80018fc <Motor_Ride+0x8c>
	__HAL_TIM_SET_COMPARE(Motor->htim, Motor->Channel, Motor->MotorPWM);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b08      	cmp	r3, #8
 80018ac:	d107      	bne.n	80018be <Motor_Ride+0x4e>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	7d99      	ldrb	r1, [r3, #22]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	460b      	mov	r3, r1
 80018ba:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80018bc:	e01e      	b.n	80018fc <Motor_Ride+0x8c>
	__HAL_TIM_SET_COMPARE(Motor->htim, Motor->Channel, Motor->MotorPWM);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	2b0c      	cmp	r3, #12
 80018c4:	d107      	bne.n	80018d6 <Motor_Ride+0x66>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	7d99      	ldrb	r1, [r3, #22]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	460b      	mov	r3, r1
 80018d2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80018d4:	e012      	b.n	80018fc <Motor_Ride+0x8c>
	__HAL_TIM_SET_COMPARE(Motor->htim, Motor->Channel, Motor->MotorPWM);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	2b10      	cmp	r3, #16
 80018dc:	d107      	bne.n	80018ee <Motor_Ride+0x7e>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	7d99      	ldrb	r1, [r3, #22]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	460b      	mov	r3, r1
 80018ea:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80018ec:	e006      	b.n	80018fc <Motor_Ride+0x8c>
	__HAL_TIM_SET_COMPARE(Motor->htim, Motor->Channel, Motor->MotorPWM);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	7d99      	ldrb	r1, [r3, #22]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	460b      	mov	r3, r1
 80018fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80018fc:	bf00      	nop
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <Motor_Init>:


MotorStatus_t Motor_Init(Motor_t *Motor, TIM_HandleTypeDef *Timer, uint32_t TimerChannel, uint16_t PWM, GPIO_TypeDef *Dir1Port, uint16_t Dir1Pin, GPIO_TypeDef *Dir2Port, uint16_t Dir2Pin)
{
 8001908:	b480      	push	{r7}
 800190a:	b085      	sub	sp, #20
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
 8001914:	807b      	strh	r3, [r7, #2]
	Motor->htim = Timer;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	68ba      	ldr	r2, [r7, #8]
 800191a:	601a      	str	r2, [r3, #0]
	Motor->Channel = TimerChannel;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	605a      	str	r2, [r3, #4]

	Motor->MotorPWM = PWM;
 8001922:	887b      	ldrh	r3, [r7, #2]
 8001924:	b2da      	uxtb	r2, r3
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	759a      	strb	r2, [r3, #22]

	Motor->MotorDir1Port = Dir1Port;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	69ba      	ldr	r2, [r7, #24]
 800192e:	609a      	str	r2, [r3, #8]
	Motor->MotorDir1Pin = Dir1Pin;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	8bba      	ldrh	r2, [r7, #28]
 8001934:	819a      	strh	r2, [r3, #12]
	Motor->MotorDir2Port = Dir2Port;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	6a3a      	ldr	r2, [r7, #32]
 800193a:	611a      	str	r2, [r3, #16]
	Motor->MotorDir2Pin = Dir2Pin;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001940:	829a      	strh	r2, [r3, #20]

	return MOTOR_OK;
 8001942:	2300      	movs	r3, #0
}
 8001944:	4618      	mov	r0, r3
 8001946:	3714      	adds	r7, #20
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr

08001950 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001956:	4b0f      	ldr	r3, [pc, #60]	@ (8001994 <HAL_MspInit+0x44>)
 8001958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800195a:	4a0e      	ldr	r2, [pc, #56]	@ (8001994 <HAL_MspInit+0x44>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6613      	str	r3, [r2, #96]	@ 0x60
 8001962:	4b0c      	ldr	r3, [pc, #48]	@ (8001994 <HAL_MspInit+0x44>)
 8001964:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	607b      	str	r3, [r7, #4]
 800196c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800196e:	4b09      	ldr	r3, [pc, #36]	@ (8001994 <HAL_MspInit+0x44>)
 8001970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001972:	4a08      	ldr	r2, [pc, #32]	@ (8001994 <HAL_MspInit+0x44>)
 8001974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001978:	6593      	str	r3, [r2, #88]	@ 0x58
 800197a:	4b06      	ldr	r3, [pc, #24]	@ (8001994 <HAL_MspInit+0x44>)
 800197c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800197e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001982:	603b      	str	r3, [r7, #0]
 8001984:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001986:	f000 fff5 	bl	8002974 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800198a:	bf00      	nop
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	40021000 	.word	0x40021000

08001998 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800199c:	bf00      	nop
 800199e:	e7fd      	b.n	800199c <NMI_Handler+0x4>

080019a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019a4:	bf00      	nop
 80019a6:	e7fd      	b.n	80019a4 <HardFault_Handler+0x4>

080019a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019ac:	bf00      	nop
 80019ae:	e7fd      	b.n	80019ac <MemManage_Handler+0x4>

080019b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019b4:	bf00      	nop
 80019b6:	e7fd      	b.n	80019b4 <BusFault_Handler+0x4>

080019b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019bc:	bf00      	nop
 80019be:	e7fd      	b.n	80019bc <UsageFault_Handler+0x4>

080019c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019ce:	b480      	push	{r7}
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr

080019dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019e0:	bf00      	nop
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr

080019ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019ee:	f000 fc31 	bl	8002254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
	...

080019f8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019fc:	4802      	ldr	r0, [pc, #8]	@ (8001a08 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80019fe:	f002 fb1d 	bl	800403c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001a02:	bf00      	nop
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	20000308 	.word	0x20000308

08001a0c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001a10:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001a14:	f000 fee6 	bl	80027e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a18:	bf00      	nop
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  return 1;
 8001a20:	2301      	movs	r3, #1
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <_kill>:

int _kill(int pid, int sig)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a36:	f005 fc07 	bl	8007248 <__errno>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2216      	movs	r2, #22
 8001a3e:	601a      	str	r2, [r3, #0]
  return -1;
 8001a40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3708      	adds	r7, #8
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <_exit>:

void _exit (int status)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a54:	f04f 31ff 	mov.w	r1, #4294967295
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f7ff ffe7 	bl	8001a2c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a5e:	bf00      	nop
 8001a60:	e7fd      	b.n	8001a5e <_exit+0x12>

08001a62 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b086      	sub	sp, #24
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	60f8      	str	r0, [r7, #12]
 8001a6a:	60b9      	str	r1, [r7, #8]
 8001a6c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6e:	2300      	movs	r3, #0
 8001a70:	617b      	str	r3, [r7, #20]
 8001a72:	e00a      	b.n	8001a8a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a74:	f3af 8000 	nop.w
 8001a78:	4601      	mov	r1, r0
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	1c5a      	adds	r2, r3, #1
 8001a7e:	60ba      	str	r2, [r7, #8]
 8001a80:	b2ca      	uxtb	r2, r1
 8001a82:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	3301      	adds	r3, #1
 8001a88:	617b      	str	r3, [r7, #20]
 8001a8a:	697a      	ldr	r2, [r7, #20]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	dbf0      	blt.n	8001a74 <_read+0x12>
  }

  return len;
 8001a92:	687b      	ldr	r3, [r7, #4]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3718      	adds	r7, #24
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
 8001aac:	e009      	b.n	8001ac2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	1c5a      	adds	r2, r3, #1
 8001ab2:	60ba      	str	r2, [r7, #8]
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	617b      	str	r3, [r7, #20]
 8001ac2:	697a      	ldr	r2, [r7, #20]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	dbf1      	blt.n	8001aae <_write+0x12>
  }
  return len;
 8001aca:	687b      	ldr	r3, [r7, #4]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3718      	adds	r7, #24
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <_close>:

int _close(int file)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001adc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001afc:	605a      	str	r2, [r3, #4]
  return 0;
 8001afe:	2300      	movs	r3, #0
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <_isatty>:

int _isatty(int file)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b14:	2301      	movs	r3, #1
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b22:	b480      	push	{r7}
 8001b24:	b085      	sub	sp, #20
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	60f8      	str	r0, [r7, #12]
 8001b2a:	60b9      	str	r1, [r7, #8]
 8001b2c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b44:	4a14      	ldr	r2, [pc, #80]	@ (8001b98 <_sbrk+0x5c>)
 8001b46:	4b15      	ldr	r3, [pc, #84]	@ (8001b9c <_sbrk+0x60>)
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b50:	4b13      	ldr	r3, [pc, #76]	@ (8001ba0 <_sbrk+0x64>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d102      	bne.n	8001b5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b58:	4b11      	ldr	r3, [pc, #68]	@ (8001ba0 <_sbrk+0x64>)
 8001b5a:	4a12      	ldr	r2, [pc, #72]	@ (8001ba4 <_sbrk+0x68>)
 8001b5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b5e:	4b10      	ldr	r3, [pc, #64]	@ (8001ba0 <_sbrk+0x64>)
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4413      	add	r3, r2
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d207      	bcs.n	8001b7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b6c:	f005 fb6c 	bl	8007248 <__errno>
 8001b70:	4603      	mov	r3, r0
 8001b72:	220c      	movs	r2, #12
 8001b74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b76:	f04f 33ff 	mov.w	r3, #4294967295
 8001b7a:	e009      	b.n	8001b90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b7c:	4b08      	ldr	r3, [pc, #32]	@ (8001ba0 <_sbrk+0x64>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b82:	4b07      	ldr	r3, [pc, #28]	@ (8001ba0 <_sbrk+0x64>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4413      	add	r3, r2
 8001b8a:	4a05      	ldr	r2, [pc, #20]	@ (8001ba0 <_sbrk+0x64>)
 8001b8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20020000 	.word	0x20020000
 8001b9c:	00000400 	.word	0x00000400
 8001ba0:	20000304 	.word	0x20000304
 8001ba4:	200005d0 	.word	0x200005d0

08001ba8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001bac:	4b06      	ldr	r3, [pc, #24]	@ (8001bc8 <SystemInit+0x20>)
 8001bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bb2:	4a05      	ldr	r2, [pc, #20]	@ (8001bc8 <SystemInit+0x20>)
 8001bb4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bb8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bbc:	bf00      	nop
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	e000ed00 	.word	0xe000ed00

08001bcc <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b09c      	sub	sp, #112	@ 0x70
 8001bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bd2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	601a      	str	r2, [r3, #0]
 8001bda:	605a      	str	r2, [r3, #4]
 8001bdc:	609a      	str	r2, [r3, #8]
 8001bde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001be0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	605a      	str	r2, [r3, #4]
 8001bea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bec:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
 8001bf6:	609a      	str	r2, [r3, #8]
 8001bf8:	60da      	str	r2, [r3, #12]
 8001bfa:	611a      	str	r2, [r3, #16]
 8001bfc:	615a      	str	r2, [r3, #20]
 8001bfe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c00:	1d3b      	adds	r3, r7, #4
 8001c02:	2234      	movs	r2, #52	@ 0x34
 8001c04:	2100      	movs	r1, #0
 8001c06:	4618      	mov	r0, r3
 8001c08:	f005 facb 	bl	80071a2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c0c:	4b44      	ldr	r3, [pc, #272]	@ (8001d20 <MX_TIM1_Init+0x154>)
 8001c0e:	4a45      	ldr	r2, [pc, #276]	@ (8001d24 <MX_TIM1_Init+0x158>)
 8001c10:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16999;
 8001c12:	4b43      	ldr	r3, [pc, #268]	@ (8001d20 <MX_TIM1_Init+0x154>)
 8001c14:	f244 2267 	movw	r2, #16999	@ 0x4267
 8001c18:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c1a:	4b41      	ldr	r3, [pc, #260]	@ (8001d20 <MX_TIM1_Init+0x154>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8001c20:	4b3f      	ldr	r3, [pc, #252]	@ (8001d20 <MX_TIM1_Init+0x154>)
 8001c22:	2263      	movs	r2, #99	@ 0x63
 8001c24:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c26:	4b3e      	ldr	r3, [pc, #248]	@ (8001d20 <MX_TIM1_Init+0x154>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c2c:	4b3c      	ldr	r3, [pc, #240]	@ (8001d20 <MX_TIM1_Init+0x154>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c32:	4b3b      	ldr	r3, [pc, #236]	@ (8001d20 <MX_TIM1_Init+0x154>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c38:	4839      	ldr	r0, [pc, #228]	@ (8001d20 <MX_TIM1_Init+0x154>)
 8001c3a:	f001 fe27 	bl	800388c <HAL_TIM_Base_Init>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001c44:	f7ff fdd0 	bl	80017e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c4c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c4e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001c52:	4619      	mov	r1, r3
 8001c54:	4832      	ldr	r0, [pc, #200]	@ (8001d20 <MX_TIM1_Init+0x154>)
 8001c56:	f002 fccf 	bl	80045f8 <HAL_TIM_ConfigClockSource>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001c60:	f7ff fdc2 	bl	80017e8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001c64:	482e      	ldr	r0, [pc, #184]	@ (8001d20 <MX_TIM1_Init+0x154>)
 8001c66:	f001 fee1 	bl	8003a2c <HAL_TIM_OC_Init>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001c70:	f7ff fdba 	bl	80017e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c74:	2300      	movs	r3, #0
 8001c76:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c80:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c84:	4619      	mov	r1, r3
 8001c86:	4826      	ldr	r0, [pc, #152]	@ (8001d20 <MX_TIM1_Init+0x154>)
 8001c88:	f003 fa94 	bl	80051b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001c92:	f7ff fda9 	bl	80017e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001c96:	2300      	movs	r3, #0
 8001c98:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001caa:	2300      	movs	r3, #0
 8001cac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cb2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4819      	ldr	r0, [pc, #100]	@ (8001d20 <MX_TIM1_Init+0x154>)
 8001cbc:	f002 fb0e 	bl	80042dc <HAL_TIM_OC_ConfigChannel>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001cc6:	f7ff fd8f 	bl	80017e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cde:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ce2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001cec:	2300      	movs	r3, #0
 8001cee:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001cf0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d02:	1d3b      	adds	r3, r7, #4
 8001d04:	4619      	mov	r1, r3
 8001d06:	4806      	ldr	r0, [pc, #24]	@ (8001d20 <MX_TIM1_Init+0x154>)
 8001d08:	f003 faea 	bl	80052e0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 8001d12:	f7ff fd69 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001d16:	bf00      	nop
 8001d18:	3770      	adds	r7, #112	@ 0x70
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20000308 	.word	0x20000308
 8001d24:	40012c00 	.word	0x40012c00

08001d28 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b08c      	sub	sp, #48	@ 0x30
 8001d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d2e:	f107 030c 	add.w	r3, r7, #12
 8001d32:	2224      	movs	r2, #36	@ 0x24
 8001d34:	2100      	movs	r1, #0
 8001d36:	4618      	mov	r0, r3
 8001d38:	f005 fa33 	bl	80071a2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d3c:	463b      	mov	r3, r7
 8001d3e:	2200      	movs	r2, #0
 8001d40:	601a      	str	r2, [r3, #0]
 8001d42:	605a      	str	r2, [r3, #4]
 8001d44:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d46:	4b21      	ldr	r3, [pc, #132]	@ (8001dcc <MX_TIM2_Init+0xa4>)
 8001d48:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d4c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001d4e:	4b1f      	ldr	r3, [pc, #124]	@ (8001dcc <MX_TIM2_Init+0xa4>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d54:	4b1d      	ldr	r3, [pc, #116]	@ (8001dcc <MX_TIM2_Init+0xa4>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001d5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001dcc <MX_TIM2_Init+0xa4>)
 8001d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d60:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d62:	4b1a      	ldr	r3, [pc, #104]	@ (8001dcc <MX_TIM2_Init+0xa4>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d68:	4b18      	ldr	r3, [pc, #96]	@ (8001dcc <MX_TIM2_Init+0xa4>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d72:	2300      	movs	r3, #0
 8001d74:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d76:	2301      	movs	r3, #1
 8001d78:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d82:	2300      	movs	r3, #0
 8001d84:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d86:	2301      	movs	r3, #1
 8001d88:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8001d8e:	230a      	movs	r3, #10
 8001d90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001d92:	f107 030c 	add.w	r3, r7, #12
 8001d96:	4619      	mov	r1, r3
 8001d98:	480c      	ldr	r0, [pc, #48]	@ (8001dcc <MX_TIM2_Init+0xa4>)
 8001d9a:	f002 f81b 	bl	8003dd4 <HAL_TIM_Encoder_Init>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001da4:	f7ff fd20 	bl	80017e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001da8:	2300      	movs	r3, #0
 8001daa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dac:	2300      	movs	r3, #0
 8001dae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001db0:	463b      	mov	r3, r7
 8001db2:	4619      	mov	r1, r3
 8001db4:	4805      	ldr	r0, [pc, #20]	@ (8001dcc <MX_TIM2_Init+0xa4>)
 8001db6:	f003 f9fd 	bl	80051b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001dc0:	f7ff fd12 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001dc4:	bf00      	nop
 8001dc6:	3730      	adds	r7, #48	@ 0x30
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	20000354 	.word	0x20000354

08001dd0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08e      	sub	sp, #56	@ 0x38
 8001dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dd6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	605a      	str	r2, [r3, #4]
 8001de0:	609a      	str	r2, [r3, #8]
 8001de2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001de4:	f107 031c 	add.w	r3, r7, #28
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001df0:	463b      	mov	r3, r7
 8001df2:	2200      	movs	r2, #0
 8001df4:	601a      	str	r2, [r3, #0]
 8001df6:	605a      	str	r2, [r3, #4]
 8001df8:	609a      	str	r2, [r3, #8]
 8001dfa:	60da      	str	r2, [r3, #12]
 8001dfc:	611a      	str	r2, [r3, #16]
 8001dfe:	615a      	str	r2, [r3, #20]
 8001e00:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e02:	4b2d      	ldr	r3, [pc, #180]	@ (8001eb8 <MX_TIM4_Init+0xe8>)
 8001e04:	4a2d      	ldr	r2, [pc, #180]	@ (8001ebc <MX_TIM4_Init+0xec>)
 8001e06:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16999;
 8001e08:	4b2b      	ldr	r3, [pc, #172]	@ (8001eb8 <MX_TIM4_Init+0xe8>)
 8001e0a:	f244 2267 	movw	r2, #16999	@ 0x4267
 8001e0e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e10:	4b29      	ldr	r3, [pc, #164]	@ (8001eb8 <MX_TIM4_Init+0xe8>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8001e16:	4b28      	ldr	r3, [pc, #160]	@ (8001eb8 <MX_TIM4_Init+0xe8>)
 8001e18:	2263      	movs	r2, #99	@ 0x63
 8001e1a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e1c:	4b26      	ldr	r3, [pc, #152]	@ (8001eb8 <MX_TIM4_Init+0xe8>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e22:	4b25      	ldr	r3, [pc, #148]	@ (8001eb8 <MX_TIM4_Init+0xe8>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001e28:	4823      	ldr	r0, [pc, #140]	@ (8001eb8 <MX_TIM4_Init+0xe8>)
 8001e2a:	f001 fd2f 	bl	800388c <HAL_TIM_Base_Init>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001e34:	f7ff fcd8 	bl	80017e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e3e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e42:	4619      	mov	r1, r3
 8001e44:	481c      	ldr	r0, [pc, #112]	@ (8001eb8 <MX_TIM4_Init+0xe8>)
 8001e46:	f002 fbd7 	bl	80045f8 <HAL_TIM_ConfigClockSource>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001e50:	f7ff fcca 	bl	80017e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001e54:	4818      	ldr	r0, [pc, #96]	@ (8001eb8 <MX_TIM4_Init+0xe8>)
 8001e56:	f001 fe4a 	bl	8003aee <HAL_TIM_PWM_Init>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001e60:	f7ff fcc2 	bl	80017e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e64:	2300      	movs	r3, #0
 8001e66:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e6c:	f107 031c 	add.w	r3, r7, #28
 8001e70:	4619      	mov	r1, r3
 8001e72:	4811      	ldr	r0, [pc, #68]	@ (8001eb8 <MX_TIM4_Init+0xe8>)
 8001e74:	f003 f99e 	bl	80051b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001e7e:	f7ff fcb3 	bl	80017e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e82:	2360      	movs	r3, #96	@ 0x60
 8001e84:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001e86:	2300      	movs	r3, #0
 8001e88:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e92:	463b      	mov	r3, r7
 8001e94:	2200      	movs	r2, #0
 8001e96:	4619      	mov	r1, r3
 8001e98:	4807      	ldr	r0, [pc, #28]	@ (8001eb8 <MX_TIM4_Init+0xe8>)
 8001e9a:	f002 fa99 	bl	80043d0 <HAL_TIM_PWM_ConfigChannel>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001ea4:	f7ff fca0 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001ea8:	4803      	ldr	r0, [pc, #12]	@ (8001eb8 <MX_TIM4_Init+0xe8>)
 8001eaa:	f000 f87d 	bl	8001fa8 <HAL_TIM_MspPostInit>

}
 8001eae:	bf00      	nop
 8001eb0:	3738      	adds	r7, #56	@ 0x38
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	200003a0 	.word	0x200003a0
 8001ebc:	40000800 	.word	0x40000800

08001ec0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a13      	ldr	r2, [pc, #76]	@ (8001f1c <HAL_TIM_Base_MspInit+0x5c>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d10c      	bne.n	8001eec <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ed2:	4b13      	ldr	r3, [pc, #76]	@ (8001f20 <HAL_TIM_Base_MspInit+0x60>)
 8001ed4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ed6:	4a12      	ldr	r2, [pc, #72]	@ (8001f20 <HAL_TIM_Base_MspInit+0x60>)
 8001ed8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001edc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ede:	4b10      	ldr	r3, [pc, #64]	@ (8001f20 <HAL_TIM_Base_MspInit+0x60>)
 8001ee0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ee2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001eea:	e010      	b.n	8001f0e <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM4)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a0c      	ldr	r2, [pc, #48]	@ (8001f24 <HAL_TIM_Base_MspInit+0x64>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d10b      	bne.n	8001f0e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f20 <HAL_TIM_Base_MspInit+0x60>)
 8001ef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001efa:	4a09      	ldr	r2, [pc, #36]	@ (8001f20 <HAL_TIM_Base_MspInit+0x60>)
 8001efc:	f043 0304 	orr.w	r3, r3, #4
 8001f00:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f02:	4b07      	ldr	r3, [pc, #28]	@ (8001f20 <HAL_TIM_Base_MspInit+0x60>)
 8001f04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f06:	f003 0304 	and.w	r3, r3, #4
 8001f0a:	60bb      	str	r3, [r7, #8]
 8001f0c:	68bb      	ldr	r3, [r7, #8]
}
 8001f0e:	bf00      	nop
 8001f10:	3714      	adds	r7, #20
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	40012c00 	.word	0x40012c00
 8001f20:	40021000 	.word	0x40021000
 8001f24:	40000800 	.word	0x40000800

08001f28 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b08a      	sub	sp, #40	@ 0x28
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f30:	f107 0314 	add.w	r3, r7, #20
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	605a      	str	r2, [r3, #4]
 8001f3a:	609a      	str	r2, [r3, #8]
 8001f3c:	60da      	str	r2, [r3, #12]
 8001f3e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f48:	d128      	bne.n	8001f9c <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f4a:	4b16      	ldr	r3, [pc, #88]	@ (8001fa4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f4e:	4a15      	ldr	r2, [pc, #84]	@ (8001fa4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001f50:	f043 0301 	orr.w	r3, r3, #1
 8001f54:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f56:	4b13      	ldr	r3, [pc, #76]	@ (8001fa4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	613b      	str	r3, [r7, #16]
 8001f60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f62:	4b10      	ldr	r3, [pc, #64]	@ (8001fa4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f66:	4a0f      	ldr	r2, [pc, #60]	@ (8001fa4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001f68:	f043 0301 	orr.w	r3, r3, #1
 8001f6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	60fb      	str	r3, [r7, #12]
 8001f78:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f7e:	2302      	movs	r3, #2
 8001f80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f82:	2300      	movs	r3, #0
 8001f84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f86:	2300      	movs	r3, #0
 8001f88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f8e:	f107 0314 	add.w	r3, r7, #20
 8001f92:	4619      	mov	r1, r3
 8001f94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f98:	f000 fa8a 	bl	80024b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001f9c:	bf00      	nop
 8001f9e:	3728      	adds	r7, #40	@ 0x28
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40021000 	.word	0x40021000

08001fa8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b088      	sub	sp, #32
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb0:	f107 030c 	add.w	r3, r7, #12
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	609a      	str	r2, [r3, #8]
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a11      	ldr	r2, [pc, #68]	@ (800200c <HAL_TIM_MspPostInit+0x64>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d11b      	bne.n	8002002 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fca:	4b11      	ldr	r3, [pc, #68]	@ (8002010 <HAL_TIM_MspPostInit+0x68>)
 8001fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fce:	4a10      	ldr	r2, [pc, #64]	@ (8002010 <HAL_TIM_MspPostInit+0x68>)
 8001fd0:	f043 0302 	orr.w	r3, r3, #2
 8001fd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002010 <HAL_TIM_MspPostInit+0x68>)
 8001fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	60bb      	str	r3, [r7, #8]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001fe2:	2340      	movs	r3, #64	@ 0x40
 8001fe4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ff6:	f107 030c 	add.w	r3, r7, #12
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4805      	ldr	r0, [pc, #20]	@ (8002014 <HAL_TIM_MspPostInit+0x6c>)
 8001ffe:	f000 fa57 	bl	80024b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002002:	bf00      	nop
 8002004:	3720      	adds	r7, #32
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	40000800 	.word	0x40000800
 8002010:	40021000 	.word	0x40021000
 8002014:	48000400 	.word	0x48000400

08002018 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800201c:	4b21      	ldr	r3, [pc, #132]	@ (80020a4 <MX_LPUART1_UART_Init+0x8c>)
 800201e:	4a22      	ldr	r2, [pc, #136]	@ (80020a8 <MX_LPUART1_UART_Init+0x90>)
 8002020:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002022:	4b20      	ldr	r3, [pc, #128]	@ (80020a4 <MX_LPUART1_UART_Init+0x8c>)
 8002024:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002028:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800202a:	4b1e      	ldr	r3, [pc, #120]	@ (80020a4 <MX_LPUART1_UART_Init+0x8c>)
 800202c:	2200      	movs	r2, #0
 800202e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002030:	4b1c      	ldr	r3, [pc, #112]	@ (80020a4 <MX_LPUART1_UART_Init+0x8c>)
 8002032:	2200      	movs	r2, #0
 8002034:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002036:	4b1b      	ldr	r3, [pc, #108]	@ (80020a4 <MX_LPUART1_UART_Init+0x8c>)
 8002038:	2200      	movs	r2, #0
 800203a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800203c:	4b19      	ldr	r3, [pc, #100]	@ (80020a4 <MX_LPUART1_UART_Init+0x8c>)
 800203e:	220c      	movs	r2, #12
 8002040:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002042:	4b18      	ldr	r3, [pc, #96]	@ (80020a4 <MX_LPUART1_UART_Init+0x8c>)
 8002044:	2200      	movs	r2, #0
 8002046:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002048:	4b16      	ldr	r3, [pc, #88]	@ (80020a4 <MX_LPUART1_UART_Init+0x8c>)
 800204a:	2200      	movs	r2, #0
 800204c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800204e:	4b15      	ldr	r3, [pc, #84]	@ (80020a4 <MX_LPUART1_UART_Init+0x8c>)
 8002050:	2200      	movs	r2, #0
 8002052:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002054:	4b13      	ldr	r3, [pc, #76]	@ (80020a4 <MX_LPUART1_UART_Init+0x8c>)
 8002056:	2200      	movs	r2, #0
 8002058:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800205a:	4812      	ldr	r0, [pc, #72]	@ (80020a4 <MX_LPUART1_UART_Init+0x8c>)
 800205c:	f003 fa1a 	bl	8005494 <HAL_UART_Init>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8002066:	f7ff fbbf 	bl	80017e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800206a:	2100      	movs	r1, #0
 800206c:	480d      	ldr	r0, [pc, #52]	@ (80020a4 <MX_LPUART1_UART_Init+0x8c>)
 800206e:	f004 f843 	bl	80060f8 <HAL_UARTEx_SetTxFifoThreshold>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8002078:	f7ff fbb6 	bl	80017e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800207c:	2100      	movs	r1, #0
 800207e:	4809      	ldr	r0, [pc, #36]	@ (80020a4 <MX_LPUART1_UART_Init+0x8c>)
 8002080:	f004 f878 	bl	8006174 <HAL_UARTEx_SetRxFifoThreshold>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800208a:	f7ff fbad 	bl	80017e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800208e:	4805      	ldr	r0, [pc, #20]	@ (80020a4 <MX_LPUART1_UART_Init+0x8c>)
 8002090:	f003 fff9 	bl	8006086 <HAL_UARTEx_DisableFifoMode>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800209a:	f7ff fba5 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800209e:	bf00      	nop
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	200003ec 	.word	0x200003ec
 80020a8:	40008000 	.word	0x40008000

080020ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b09e      	sub	sp, #120	@ 0x78
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80020b8:	2200      	movs	r2, #0
 80020ba:	601a      	str	r2, [r3, #0]
 80020bc:	605a      	str	r2, [r3, #4]
 80020be:	609a      	str	r2, [r3, #8]
 80020c0:	60da      	str	r2, [r3, #12]
 80020c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020c4:	f107 0310 	add.w	r3, r7, #16
 80020c8:	2254      	movs	r2, #84	@ 0x54
 80020ca:	2100      	movs	r1, #0
 80020cc:	4618      	mov	r0, r3
 80020ce:	f005 f868 	bl	80071a2 <memset>
  if(uartHandle->Instance==LPUART1)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a1f      	ldr	r2, [pc, #124]	@ (8002154 <HAL_UART_MspInit+0xa8>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d136      	bne.n	800214a <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80020dc:	2320      	movs	r3, #32
 80020de:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80020e0:	2300      	movs	r3, #0
 80020e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020e4:	f107 0310 	add.w	r3, r7, #16
 80020e8:	4618      	mov	r0, r3
 80020ea:	f001 f981 	bl	80033f0 <HAL_RCCEx_PeriphCLKConfig>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80020f4:	f7ff fb78 	bl	80017e8 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80020f8:	4b17      	ldr	r3, [pc, #92]	@ (8002158 <HAL_UART_MspInit+0xac>)
 80020fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020fc:	4a16      	ldr	r2, [pc, #88]	@ (8002158 <HAL_UART_MspInit+0xac>)
 80020fe:	f043 0301 	orr.w	r3, r3, #1
 8002102:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002104:	4b14      	ldr	r3, [pc, #80]	@ (8002158 <HAL_UART_MspInit+0xac>)
 8002106:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002108:	f003 0301 	and.w	r3, r3, #1
 800210c:	60fb      	str	r3, [r7, #12]
 800210e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002110:	4b11      	ldr	r3, [pc, #68]	@ (8002158 <HAL_UART_MspInit+0xac>)
 8002112:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002114:	4a10      	ldr	r2, [pc, #64]	@ (8002158 <HAL_UART_MspInit+0xac>)
 8002116:	f043 0301 	orr.w	r3, r3, #1
 800211a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800211c:	4b0e      	ldr	r3, [pc, #56]	@ (8002158 <HAL_UART_MspInit+0xac>)
 800211e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	60bb      	str	r3, [r7, #8]
 8002126:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8002128:	230c      	movs	r3, #12
 800212a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800212c:	2302      	movs	r3, #2
 800212e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002130:	2300      	movs	r3, #0
 8002132:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002134:	2300      	movs	r3, #0
 8002136:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002138:	230c      	movs	r3, #12
 800213a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800213c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002140:	4619      	mov	r1, r3
 8002142:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002146:	f000 f9b3 	bl	80024b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 800214a:	bf00      	nop
 800214c:	3778      	adds	r7, #120	@ 0x78
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	40008000 	.word	0x40008000
 8002158:	40021000 	.word	0x40021000

0800215c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800215c:	480d      	ldr	r0, [pc, #52]	@ (8002194 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800215e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002160:	f7ff fd22 	bl	8001ba8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002164:	480c      	ldr	r0, [pc, #48]	@ (8002198 <LoopForever+0x6>)
  ldr r1, =_edata
 8002166:	490d      	ldr	r1, [pc, #52]	@ (800219c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002168:	4a0d      	ldr	r2, [pc, #52]	@ (80021a0 <LoopForever+0xe>)
  movs r3, #0
 800216a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800216c:	e002      	b.n	8002174 <LoopCopyDataInit>

0800216e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800216e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002170:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002172:	3304      	adds	r3, #4

08002174 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002174:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002176:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002178:	d3f9      	bcc.n	800216e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800217a:	4a0a      	ldr	r2, [pc, #40]	@ (80021a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800217c:	4c0a      	ldr	r4, [pc, #40]	@ (80021a8 <LoopForever+0x16>)
  movs r3, #0
 800217e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002180:	e001      	b.n	8002186 <LoopFillZerobss>

08002182 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002182:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002184:	3204      	adds	r2, #4

08002186 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002186:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002188:	d3fb      	bcc.n	8002182 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800218a:	f005 f863 	bl	8007254 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800218e:	f7ff f991 	bl	80014b4 <main>

08002192 <LoopForever>:

LoopForever:
    b LoopForever
 8002192:	e7fe      	b.n	8002192 <LoopForever>
  ldr   r0, =_estack
 8002194:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002198:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800219c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80021a0:	0800adf4 	.word	0x0800adf4
  ldr r2, =_sbss
 80021a4:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 80021a8:	200005d0 	.word	0x200005d0

080021ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021ac:	e7fe      	b.n	80021ac <ADC1_2_IRQHandler>

080021ae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b082      	sub	sp, #8
 80021b2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80021b4:	2300      	movs	r3, #0
 80021b6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021b8:	2003      	movs	r0, #3
 80021ba:	f000 f939 	bl	8002430 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021be:	2000      	movs	r0, #0
 80021c0:	f000 f80e 	bl	80021e0 <HAL_InitTick>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d002      	beq.n	80021d0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	71fb      	strb	r3, [r7, #7]
 80021ce:	e001      	b.n	80021d4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021d0:	f7ff fbbe 	bl	8001950 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021d4:	79fb      	ldrb	r3, [r7, #7]

}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
	...

080021e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021e8:	2300      	movs	r3, #0
 80021ea:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80021ec:	4b16      	ldr	r3, [pc, #88]	@ (8002248 <HAL_InitTick+0x68>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d022      	beq.n	800223a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80021f4:	4b15      	ldr	r3, [pc, #84]	@ (800224c <HAL_InitTick+0x6c>)
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	4b13      	ldr	r3, [pc, #76]	@ (8002248 <HAL_InitTick+0x68>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002200:	fbb1 f3f3 	udiv	r3, r1, r3
 8002204:	fbb2 f3f3 	udiv	r3, r2, r3
 8002208:	4618      	mov	r0, r3
 800220a:	f000 f944 	bl	8002496 <HAL_SYSTICK_Config>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d10f      	bne.n	8002234 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2b0f      	cmp	r3, #15
 8002218:	d809      	bhi.n	800222e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800221a:	2200      	movs	r2, #0
 800221c:	6879      	ldr	r1, [r7, #4]
 800221e:	f04f 30ff 	mov.w	r0, #4294967295
 8002222:	f000 f910 	bl	8002446 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002226:	4a0a      	ldr	r2, [pc, #40]	@ (8002250 <HAL_InitTick+0x70>)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6013      	str	r3, [r2, #0]
 800222c:	e007      	b.n	800223e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	73fb      	strb	r3, [r7, #15]
 8002232:	e004      	b.n	800223e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	73fb      	strb	r3, [r7, #15]
 8002238:	e001      	b.n	800223e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800223e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002240:	4618      	mov	r0, r3
 8002242:	3710      	adds	r7, #16
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	20000020 	.word	0x20000020
 800224c:	20000018 	.word	0x20000018
 8002250:	2000001c 	.word	0x2000001c

08002254 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002258:	4b05      	ldr	r3, [pc, #20]	@ (8002270 <HAL_IncTick+0x1c>)
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	4b05      	ldr	r3, [pc, #20]	@ (8002274 <HAL_IncTick+0x20>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4413      	add	r3, r2
 8002262:	4a03      	ldr	r2, [pc, #12]	@ (8002270 <HAL_IncTick+0x1c>)
 8002264:	6013      	str	r3, [r2, #0]
}
 8002266:	bf00      	nop
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr
 8002270:	20000480 	.word	0x20000480
 8002274:	20000020 	.word	0x20000020

08002278 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  return uwTick;
 800227c:	4b03      	ldr	r3, [pc, #12]	@ (800228c <HAL_GetTick+0x14>)
 800227e:	681b      	ldr	r3, [r3, #0]
}
 8002280:	4618      	mov	r0, r3
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	20000480 	.word	0x20000480

08002290 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	f003 0307 	and.w	r3, r3, #7
 800229e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022a0:	4b0c      	ldr	r3, [pc, #48]	@ (80022d4 <__NVIC_SetPriorityGrouping+0x44>)
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022a6:	68ba      	ldr	r2, [r7, #8]
 80022a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022ac:	4013      	ands	r3, r2
 80022ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022c2:	4a04      	ldr	r2, [pc, #16]	@ (80022d4 <__NVIC_SetPriorityGrouping+0x44>)
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	60d3      	str	r3, [r2, #12]
}
 80022c8:	bf00      	nop
 80022ca:	3714      	adds	r7, #20
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr
 80022d4:	e000ed00 	.word	0xe000ed00

080022d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022dc:	4b04      	ldr	r3, [pc, #16]	@ (80022f0 <__NVIC_GetPriorityGrouping+0x18>)
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	0a1b      	lsrs	r3, r3, #8
 80022e2:	f003 0307 	and.w	r3, r3, #7
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr
 80022f0:	e000ed00 	.word	0xe000ed00

080022f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	4603      	mov	r3, r0
 80022fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002302:	2b00      	cmp	r3, #0
 8002304:	db0b      	blt.n	800231e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002306:	79fb      	ldrb	r3, [r7, #7]
 8002308:	f003 021f 	and.w	r2, r3, #31
 800230c:	4907      	ldr	r1, [pc, #28]	@ (800232c <__NVIC_EnableIRQ+0x38>)
 800230e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002312:	095b      	lsrs	r3, r3, #5
 8002314:	2001      	movs	r0, #1
 8002316:	fa00 f202 	lsl.w	r2, r0, r2
 800231a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800231e:	bf00      	nop
 8002320:	370c      	adds	r7, #12
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	e000e100 	.word	0xe000e100

08002330 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	4603      	mov	r3, r0
 8002338:	6039      	str	r1, [r7, #0]
 800233a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800233c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002340:	2b00      	cmp	r3, #0
 8002342:	db0a      	blt.n	800235a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	b2da      	uxtb	r2, r3
 8002348:	490c      	ldr	r1, [pc, #48]	@ (800237c <__NVIC_SetPriority+0x4c>)
 800234a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234e:	0112      	lsls	r2, r2, #4
 8002350:	b2d2      	uxtb	r2, r2
 8002352:	440b      	add	r3, r1
 8002354:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002358:	e00a      	b.n	8002370 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	b2da      	uxtb	r2, r3
 800235e:	4908      	ldr	r1, [pc, #32]	@ (8002380 <__NVIC_SetPriority+0x50>)
 8002360:	79fb      	ldrb	r3, [r7, #7]
 8002362:	f003 030f 	and.w	r3, r3, #15
 8002366:	3b04      	subs	r3, #4
 8002368:	0112      	lsls	r2, r2, #4
 800236a:	b2d2      	uxtb	r2, r2
 800236c:	440b      	add	r3, r1
 800236e:	761a      	strb	r2, [r3, #24]
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr
 800237c:	e000e100 	.word	0xe000e100
 8002380:	e000ed00 	.word	0xe000ed00

08002384 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002384:	b480      	push	{r7}
 8002386:	b089      	sub	sp, #36	@ 0x24
 8002388:	af00      	add	r7, sp, #0
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	60b9      	str	r1, [r7, #8]
 800238e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f003 0307 	and.w	r3, r3, #7
 8002396:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	f1c3 0307 	rsb	r3, r3, #7
 800239e:	2b04      	cmp	r3, #4
 80023a0:	bf28      	it	cs
 80023a2:	2304      	movcs	r3, #4
 80023a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	3304      	adds	r3, #4
 80023aa:	2b06      	cmp	r3, #6
 80023ac:	d902      	bls.n	80023b4 <NVIC_EncodePriority+0x30>
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	3b03      	subs	r3, #3
 80023b2:	e000      	b.n	80023b6 <NVIC_EncodePriority+0x32>
 80023b4:	2300      	movs	r3, #0
 80023b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023b8:	f04f 32ff 	mov.w	r2, #4294967295
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	fa02 f303 	lsl.w	r3, r2, r3
 80023c2:	43da      	mvns	r2, r3
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	401a      	ands	r2, r3
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023cc:	f04f 31ff 	mov.w	r1, #4294967295
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	fa01 f303 	lsl.w	r3, r1, r3
 80023d6:	43d9      	mvns	r1, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023dc:	4313      	orrs	r3, r2
         );
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3724      	adds	r7, #36	@ 0x24
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
	...

080023ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	3b01      	subs	r3, #1
 80023f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023fc:	d301      	bcc.n	8002402 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023fe:	2301      	movs	r3, #1
 8002400:	e00f      	b.n	8002422 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002402:	4a0a      	ldr	r2, [pc, #40]	@ (800242c <SysTick_Config+0x40>)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	3b01      	subs	r3, #1
 8002408:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800240a:	210f      	movs	r1, #15
 800240c:	f04f 30ff 	mov.w	r0, #4294967295
 8002410:	f7ff ff8e 	bl	8002330 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002414:	4b05      	ldr	r3, [pc, #20]	@ (800242c <SysTick_Config+0x40>)
 8002416:	2200      	movs	r2, #0
 8002418:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800241a:	4b04      	ldr	r3, [pc, #16]	@ (800242c <SysTick_Config+0x40>)
 800241c:	2207      	movs	r2, #7
 800241e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	e000e010 	.word	0xe000e010

08002430 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f7ff ff29 	bl	8002290 <__NVIC_SetPriorityGrouping>
}
 800243e:	bf00      	nop
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b086      	sub	sp, #24
 800244a:	af00      	add	r7, sp, #0
 800244c:	4603      	mov	r3, r0
 800244e:	60b9      	str	r1, [r7, #8]
 8002450:	607a      	str	r2, [r7, #4]
 8002452:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002454:	f7ff ff40 	bl	80022d8 <__NVIC_GetPriorityGrouping>
 8002458:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	68b9      	ldr	r1, [r7, #8]
 800245e:	6978      	ldr	r0, [r7, #20]
 8002460:	f7ff ff90 	bl	8002384 <NVIC_EncodePriority>
 8002464:	4602      	mov	r2, r0
 8002466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800246a:	4611      	mov	r1, r2
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff ff5f 	bl	8002330 <__NVIC_SetPriority>
}
 8002472:	bf00      	nop
 8002474:	3718      	adds	r7, #24
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}

0800247a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800247a:	b580      	push	{r7, lr}
 800247c:	b082      	sub	sp, #8
 800247e:	af00      	add	r7, sp, #0
 8002480:	4603      	mov	r3, r0
 8002482:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff ff33 	bl	80022f4 <__NVIC_EnableIRQ>
}
 800248e:	bf00      	nop
 8002490:	3708      	adds	r7, #8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	b082      	sub	sp, #8
 800249a:	af00      	add	r7, sp, #0
 800249c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f7ff ffa4 	bl	80023ec <SysTick_Config>
 80024a4:	4603      	mov	r3, r0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3708      	adds	r7, #8
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
	...

080024b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b087      	sub	sp, #28
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80024ba:	2300      	movs	r3, #0
 80024bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80024be:	e15a      	b.n	8002776 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	2101      	movs	r1, #1
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	fa01 f303 	lsl.w	r3, r1, r3
 80024cc:	4013      	ands	r3, r2
 80024ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	f000 814c 	beq.w	8002770 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f003 0303 	and.w	r3, r3, #3
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d005      	beq.n	80024f0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d130      	bne.n	8002552 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	2203      	movs	r2, #3
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	43db      	mvns	r3, r3
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	4013      	ands	r3, r2
 8002506:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	68da      	ldr	r2, [r3, #12]
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	693a      	ldr	r2, [r7, #16]
 8002516:	4313      	orrs	r3, r2
 8002518:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002526:	2201      	movs	r2, #1
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43db      	mvns	r3, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4013      	ands	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	091b      	lsrs	r3, r3, #4
 800253c:	f003 0201 	and.w	r2, r3, #1
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	4313      	orrs	r3, r2
 800254a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	693a      	ldr	r2, [r7, #16]
 8002550:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f003 0303 	and.w	r3, r3, #3
 800255a:	2b03      	cmp	r3, #3
 800255c:	d017      	beq.n	800258e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	2203      	movs	r2, #3
 800256a:	fa02 f303 	lsl.w	r3, r2, r3
 800256e:	43db      	mvns	r3, r3
 8002570:	693a      	ldr	r2, [r7, #16]
 8002572:	4013      	ands	r3, r2
 8002574:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	689a      	ldr	r2, [r3, #8]
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	fa02 f303 	lsl.w	r3, r2, r3
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	4313      	orrs	r3, r2
 8002586:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f003 0303 	and.w	r3, r3, #3
 8002596:	2b02      	cmp	r3, #2
 8002598:	d123      	bne.n	80025e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	08da      	lsrs	r2, r3, #3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	3208      	adds	r2, #8
 80025a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	f003 0307 	and.w	r3, r3, #7
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	220f      	movs	r2, #15
 80025b2:	fa02 f303 	lsl.w	r3, r2, r3
 80025b6:	43db      	mvns	r3, r3
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	4013      	ands	r3, r2
 80025bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	691a      	ldr	r2, [r3, #16]
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	f003 0307 	and.w	r3, r3, #7
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	fa02 f303 	lsl.w	r3, r2, r3
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	08da      	lsrs	r2, r3, #3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	3208      	adds	r2, #8
 80025dc:	6939      	ldr	r1, [r7, #16]
 80025de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	005b      	lsls	r3, r3, #1
 80025ec:	2203      	movs	r2, #3
 80025ee:	fa02 f303 	lsl.w	r3, r2, r3
 80025f2:	43db      	mvns	r3, r3
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	4013      	ands	r3, r2
 80025f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f003 0203 	and.w	r2, r3, #3
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	fa02 f303 	lsl.w	r3, r2, r3
 800260a:	693a      	ldr	r2, [r7, #16]
 800260c:	4313      	orrs	r3, r2
 800260e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800261e:	2b00      	cmp	r3, #0
 8002620:	f000 80a6 	beq.w	8002770 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002624:	4b5b      	ldr	r3, [pc, #364]	@ (8002794 <HAL_GPIO_Init+0x2e4>)
 8002626:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002628:	4a5a      	ldr	r2, [pc, #360]	@ (8002794 <HAL_GPIO_Init+0x2e4>)
 800262a:	f043 0301 	orr.w	r3, r3, #1
 800262e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002630:	4b58      	ldr	r3, [pc, #352]	@ (8002794 <HAL_GPIO_Init+0x2e4>)
 8002632:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002634:	f003 0301 	and.w	r3, r3, #1
 8002638:	60bb      	str	r3, [r7, #8]
 800263a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800263c:	4a56      	ldr	r2, [pc, #344]	@ (8002798 <HAL_GPIO_Init+0x2e8>)
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	089b      	lsrs	r3, r3, #2
 8002642:	3302      	adds	r3, #2
 8002644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002648:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	f003 0303 	and.w	r3, r3, #3
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	220f      	movs	r2, #15
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	43db      	mvns	r3, r3
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	4013      	ands	r3, r2
 800265e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002666:	d01f      	beq.n	80026a8 <HAL_GPIO_Init+0x1f8>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a4c      	ldr	r2, [pc, #304]	@ (800279c <HAL_GPIO_Init+0x2ec>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d019      	beq.n	80026a4 <HAL_GPIO_Init+0x1f4>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4a4b      	ldr	r2, [pc, #300]	@ (80027a0 <HAL_GPIO_Init+0x2f0>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d013      	beq.n	80026a0 <HAL_GPIO_Init+0x1f0>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a4a      	ldr	r2, [pc, #296]	@ (80027a4 <HAL_GPIO_Init+0x2f4>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d00d      	beq.n	800269c <HAL_GPIO_Init+0x1ec>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4a49      	ldr	r2, [pc, #292]	@ (80027a8 <HAL_GPIO_Init+0x2f8>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d007      	beq.n	8002698 <HAL_GPIO_Init+0x1e8>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4a48      	ldr	r2, [pc, #288]	@ (80027ac <HAL_GPIO_Init+0x2fc>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d101      	bne.n	8002694 <HAL_GPIO_Init+0x1e4>
 8002690:	2305      	movs	r3, #5
 8002692:	e00a      	b.n	80026aa <HAL_GPIO_Init+0x1fa>
 8002694:	2306      	movs	r3, #6
 8002696:	e008      	b.n	80026aa <HAL_GPIO_Init+0x1fa>
 8002698:	2304      	movs	r3, #4
 800269a:	e006      	b.n	80026aa <HAL_GPIO_Init+0x1fa>
 800269c:	2303      	movs	r3, #3
 800269e:	e004      	b.n	80026aa <HAL_GPIO_Init+0x1fa>
 80026a0:	2302      	movs	r3, #2
 80026a2:	e002      	b.n	80026aa <HAL_GPIO_Init+0x1fa>
 80026a4:	2301      	movs	r3, #1
 80026a6:	e000      	b.n	80026aa <HAL_GPIO_Init+0x1fa>
 80026a8:	2300      	movs	r3, #0
 80026aa:	697a      	ldr	r2, [r7, #20]
 80026ac:	f002 0203 	and.w	r2, r2, #3
 80026b0:	0092      	lsls	r2, r2, #2
 80026b2:	4093      	lsls	r3, r2
 80026b4:	693a      	ldr	r2, [r7, #16]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026ba:	4937      	ldr	r1, [pc, #220]	@ (8002798 <HAL_GPIO_Init+0x2e8>)
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	089b      	lsrs	r3, r3, #2
 80026c0:	3302      	adds	r3, #2
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026c8:	4b39      	ldr	r3, [pc, #228]	@ (80027b0 <HAL_GPIO_Init+0x300>)
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	43db      	mvns	r3, r3
 80026d2:	693a      	ldr	r2, [r7, #16]
 80026d4:	4013      	ands	r3, r2
 80026d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d003      	beq.n	80026ec <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80026e4:	693a      	ldr	r2, [r7, #16]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026ec:	4a30      	ldr	r2, [pc, #192]	@ (80027b0 <HAL_GPIO_Init+0x300>)
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80026f2:	4b2f      	ldr	r3, [pc, #188]	@ (80027b0 <HAL_GPIO_Init+0x300>)
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	43db      	mvns	r3, r3
 80026fc:	693a      	ldr	r2, [r7, #16]
 80026fe:	4013      	ands	r3, r2
 8002700:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d003      	beq.n	8002716 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800270e:	693a      	ldr	r2, [r7, #16]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	4313      	orrs	r3, r2
 8002714:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002716:	4a26      	ldr	r2, [pc, #152]	@ (80027b0 <HAL_GPIO_Init+0x300>)
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800271c:	4b24      	ldr	r3, [pc, #144]	@ (80027b0 <HAL_GPIO_Init+0x300>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	43db      	mvns	r3, r3
 8002726:	693a      	ldr	r2, [r7, #16]
 8002728:	4013      	ands	r3, r2
 800272a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002734:	2b00      	cmp	r3, #0
 8002736:	d003      	beq.n	8002740 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	4313      	orrs	r3, r2
 800273e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002740:	4a1b      	ldr	r2, [pc, #108]	@ (80027b0 <HAL_GPIO_Init+0x300>)
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002746:	4b1a      	ldr	r3, [pc, #104]	@ (80027b0 <HAL_GPIO_Init+0x300>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	43db      	mvns	r3, r3
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	4013      	ands	r3, r2
 8002754:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d003      	beq.n	800276a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002762:	693a      	ldr	r2, [r7, #16]
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	4313      	orrs	r3, r2
 8002768:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800276a:	4a11      	ldr	r2, [pc, #68]	@ (80027b0 <HAL_GPIO_Init+0x300>)
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	3301      	adds	r3, #1
 8002774:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	fa22 f303 	lsr.w	r3, r2, r3
 8002780:	2b00      	cmp	r3, #0
 8002782:	f47f ae9d 	bne.w	80024c0 <HAL_GPIO_Init+0x10>
  }
}
 8002786:	bf00      	nop
 8002788:	bf00      	nop
 800278a:	371c      	adds	r7, #28
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr
 8002794:	40021000 	.word	0x40021000
 8002798:	40010000 	.word	0x40010000
 800279c:	48000400 	.word	0x48000400
 80027a0:	48000800 	.word	0x48000800
 80027a4:	48000c00 	.word	0x48000c00
 80027a8:	48001000 	.word	0x48001000
 80027ac:	48001400 	.word	0x48001400
 80027b0:	40010400 	.word	0x40010400

080027b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	460b      	mov	r3, r1
 80027be:	807b      	strh	r3, [r7, #2]
 80027c0:	4613      	mov	r3, r2
 80027c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027c4:	787b      	ldrb	r3, [r7, #1]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d003      	beq.n	80027d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80027ca:	887a      	ldrh	r2, [r7, #2]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80027d0:	e002      	b.n	80027d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80027d2:	887a      	ldrh	r2, [r7, #2]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	4603      	mov	r3, r0
 80027ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80027ee:	4b08      	ldr	r3, [pc, #32]	@ (8002810 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027f0:	695a      	ldr	r2, [r3, #20]
 80027f2:	88fb      	ldrh	r3, [r7, #6]
 80027f4:	4013      	ands	r3, r2
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d006      	beq.n	8002808 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80027fa:	4a05      	ldr	r2, [pc, #20]	@ (8002810 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027fc:	88fb      	ldrh	r3, [r7, #6]
 80027fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002800:	88fb      	ldrh	r3, [r7, #6]
 8002802:	4618      	mov	r0, r3
 8002804:	f000 f806 	bl	8002814 <HAL_GPIO_EXTI_Callback>
  }
}
 8002808:	bf00      	nop
 800280a:	3708      	adds	r7, #8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	40010400 	.word	0x40010400

08002814 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	4603      	mov	r3, r0
 800281c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
	...

0800282c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800282c:	b480      	push	{r7}
 800282e:	b085      	sub	sp, #20
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d141      	bne.n	80028be <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800283a:	4b4b      	ldr	r3, [pc, #300]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002842:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002846:	d131      	bne.n	80028ac <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002848:	4b47      	ldr	r3, [pc, #284]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800284a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800284e:	4a46      	ldr	r2, [pc, #280]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002850:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002854:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002858:	4b43      	ldr	r3, [pc, #268]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002860:	4a41      	ldr	r2, [pc, #260]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002862:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002866:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002868:	4b40      	ldr	r3, [pc, #256]	@ (800296c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2232      	movs	r2, #50	@ 0x32
 800286e:	fb02 f303 	mul.w	r3, r2, r3
 8002872:	4a3f      	ldr	r2, [pc, #252]	@ (8002970 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002874:	fba2 2303 	umull	r2, r3, r2, r3
 8002878:	0c9b      	lsrs	r3, r3, #18
 800287a:	3301      	adds	r3, #1
 800287c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800287e:	e002      	b.n	8002886 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	3b01      	subs	r3, #1
 8002884:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002886:	4b38      	ldr	r3, [pc, #224]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002888:	695b      	ldr	r3, [r3, #20]
 800288a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800288e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002892:	d102      	bne.n	800289a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d1f2      	bne.n	8002880 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800289a:	4b33      	ldr	r3, [pc, #204]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028a6:	d158      	bne.n	800295a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e057      	b.n	800295c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028ac:	4b2e      	ldr	r3, [pc, #184]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028b2:	4a2d      	ldr	r2, [pc, #180]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80028bc:	e04d      	b.n	800295a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028c4:	d141      	bne.n	800294a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80028c6:	4b28      	ldr	r3, [pc, #160]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028d2:	d131      	bne.n	8002938 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028d4:	4b24      	ldr	r3, [pc, #144]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028da:	4a23      	ldr	r2, [pc, #140]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80028e4:	4b20      	ldr	r3, [pc, #128]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028ec:	4a1e      	ldr	r2, [pc, #120]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028f2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80028f4:	4b1d      	ldr	r3, [pc, #116]	@ (800296c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2232      	movs	r2, #50	@ 0x32
 80028fa:	fb02 f303 	mul.w	r3, r2, r3
 80028fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002970 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002900:	fba2 2303 	umull	r2, r3, r2, r3
 8002904:	0c9b      	lsrs	r3, r3, #18
 8002906:	3301      	adds	r3, #1
 8002908:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800290a:	e002      	b.n	8002912 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	3b01      	subs	r3, #1
 8002910:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002912:	4b15      	ldr	r3, [pc, #84]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002914:	695b      	ldr	r3, [r3, #20]
 8002916:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800291a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800291e:	d102      	bne.n	8002926 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1f2      	bne.n	800290c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002926:	4b10      	ldr	r3, [pc, #64]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002928:	695b      	ldr	r3, [r3, #20]
 800292a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800292e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002932:	d112      	bne.n	800295a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e011      	b.n	800295c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002938:	4b0b      	ldr	r3, [pc, #44]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800293a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800293e:	4a0a      	ldr	r2, [pc, #40]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002940:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002944:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002948:	e007      	b.n	800295a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800294a:	4b07      	ldr	r3, [pc, #28]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002952:	4a05      	ldr	r2, [pc, #20]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002954:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002958:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800295a:	2300      	movs	r3, #0
}
 800295c:	4618      	mov	r0, r3
 800295e:	3714      	adds	r7, #20
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr
 8002968:	40007000 	.word	0x40007000
 800296c:	20000018 	.word	0x20000018
 8002970:	431bde83 	.word	0x431bde83

08002974 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002978:	4b05      	ldr	r3, [pc, #20]	@ (8002990 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	4a04      	ldr	r2, [pc, #16]	@ (8002990 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800297e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002982:	6093      	str	r3, [r2, #8]
}
 8002984:	bf00      	nop
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	40007000 	.word	0x40007000

08002994 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b088      	sub	sp, #32
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d101      	bne.n	80029a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e2fe      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d075      	beq.n	8002a9e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029b2:	4b97      	ldr	r3, [pc, #604]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f003 030c 	and.w	r3, r3, #12
 80029ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029bc:	4b94      	ldr	r3, [pc, #592]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	f003 0303 	and.w	r3, r3, #3
 80029c4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	2b0c      	cmp	r3, #12
 80029ca:	d102      	bne.n	80029d2 <HAL_RCC_OscConfig+0x3e>
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	2b03      	cmp	r3, #3
 80029d0:	d002      	beq.n	80029d8 <HAL_RCC_OscConfig+0x44>
 80029d2:	69bb      	ldr	r3, [r7, #24]
 80029d4:	2b08      	cmp	r3, #8
 80029d6:	d10b      	bne.n	80029f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029d8:	4b8d      	ldr	r3, [pc, #564]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d05b      	beq.n	8002a9c <HAL_RCC_OscConfig+0x108>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d157      	bne.n	8002a9c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e2d9      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029f8:	d106      	bne.n	8002a08 <HAL_RCC_OscConfig+0x74>
 80029fa:	4b85      	ldr	r3, [pc, #532]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a84      	ldr	r2, [pc, #528]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002a00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a04:	6013      	str	r3, [r2, #0]
 8002a06:	e01d      	b.n	8002a44 <HAL_RCC_OscConfig+0xb0>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a10:	d10c      	bne.n	8002a2c <HAL_RCC_OscConfig+0x98>
 8002a12:	4b7f      	ldr	r3, [pc, #508]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a7e      	ldr	r2, [pc, #504]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002a18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a1c:	6013      	str	r3, [r2, #0]
 8002a1e:	4b7c      	ldr	r3, [pc, #496]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a7b      	ldr	r2, [pc, #492]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002a24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a28:	6013      	str	r3, [r2, #0]
 8002a2a:	e00b      	b.n	8002a44 <HAL_RCC_OscConfig+0xb0>
 8002a2c:	4b78      	ldr	r3, [pc, #480]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a77      	ldr	r2, [pc, #476]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002a32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a36:	6013      	str	r3, [r2, #0]
 8002a38:	4b75      	ldr	r3, [pc, #468]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a74      	ldr	r2, [pc, #464]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002a3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d013      	beq.n	8002a74 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a4c:	f7ff fc14 	bl	8002278 <HAL_GetTick>
 8002a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a54:	f7ff fc10 	bl	8002278 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b64      	cmp	r3, #100	@ 0x64
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e29e      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a66:	4b6a      	ldr	r3, [pc, #424]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d0f0      	beq.n	8002a54 <HAL_RCC_OscConfig+0xc0>
 8002a72:	e014      	b.n	8002a9e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a74:	f7ff fc00 	bl	8002278 <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a7a:	e008      	b.n	8002a8e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a7c:	f7ff fbfc 	bl	8002278 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b64      	cmp	r3, #100	@ 0x64
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e28a      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a8e:	4b60      	ldr	r3, [pc, #384]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1f0      	bne.n	8002a7c <HAL_RCC_OscConfig+0xe8>
 8002a9a:	e000      	b.n	8002a9e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0302 	and.w	r3, r3, #2
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d075      	beq.n	8002b96 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002aaa:	4b59      	ldr	r3, [pc, #356]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f003 030c 	and.w	r3, r3, #12
 8002ab2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ab4:	4b56      	ldr	r3, [pc, #344]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	f003 0303 	and.w	r3, r3, #3
 8002abc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002abe:	69bb      	ldr	r3, [r7, #24]
 8002ac0:	2b0c      	cmp	r3, #12
 8002ac2:	d102      	bne.n	8002aca <HAL_RCC_OscConfig+0x136>
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d002      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x13c>
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	2b04      	cmp	r3, #4
 8002ace:	d11f      	bne.n	8002b10 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ad0:	4b4f      	ldr	r3, [pc, #316]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d005      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x154>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d101      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e25d      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ae8:	4b49      	ldr	r3, [pc, #292]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	061b      	lsls	r3, r3, #24
 8002af6:	4946      	ldr	r1, [pc, #280]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002af8:	4313      	orrs	r3, r2
 8002afa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002afc:	4b45      	ldr	r3, [pc, #276]	@ (8002c14 <HAL_RCC_OscConfig+0x280>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff fb6d 	bl	80021e0 <HAL_InitTick>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d043      	beq.n	8002b94 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e249      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d023      	beq.n	8002b60 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b18:	4b3d      	ldr	r3, [pc, #244]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a3c      	ldr	r2, [pc, #240]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002b1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b24:	f7ff fba8 	bl	8002278 <HAL_GetTick>
 8002b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b2a:	e008      	b.n	8002b3e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b2c:	f7ff fba4 	bl	8002278 <HAL_GetTick>
 8002b30:	4602      	mov	r2, r0
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	2b02      	cmp	r3, #2
 8002b38:	d901      	bls.n	8002b3e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e232      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b3e:	4b34      	ldr	r3, [pc, #208]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d0f0      	beq.n	8002b2c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b4a:	4b31      	ldr	r3, [pc, #196]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	691b      	ldr	r3, [r3, #16]
 8002b56:	061b      	lsls	r3, r3, #24
 8002b58:	492d      	ldr	r1, [pc, #180]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	604b      	str	r3, [r1, #4]
 8002b5e:	e01a      	b.n	8002b96 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b60:	4b2b      	ldr	r3, [pc, #172]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a2a      	ldr	r2, [pc, #168]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002b66:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b6c:	f7ff fb84 	bl	8002278 <HAL_GetTick>
 8002b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b72:	e008      	b.n	8002b86 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b74:	f7ff fb80 	bl	8002278 <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e20e      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b86:	4b22      	ldr	r3, [pc, #136]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d1f0      	bne.n	8002b74 <HAL_RCC_OscConfig+0x1e0>
 8002b92:	e000      	b.n	8002b96 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b94:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0308 	and.w	r3, r3, #8
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d041      	beq.n	8002c26 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	695b      	ldr	r3, [r3, #20]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d01c      	beq.n	8002be4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002baa:	4b19      	ldr	r3, [pc, #100]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002bac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bb0:	4a17      	ldr	r2, [pc, #92]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002bb2:	f043 0301 	orr.w	r3, r3, #1
 8002bb6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bba:	f7ff fb5d 	bl	8002278 <HAL_GetTick>
 8002bbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bc0:	e008      	b.n	8002bd4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bc2:	f7ff fb59 	bl	8002278 <HAL_GetTick>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d901      	bls.n	8002bd4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e1e7      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bd4:	4b0e      	ldr	r3, [pc, #56]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002bd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bda:	f003 0302 	and.w	r3, r3, #2
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d0ef      	beq.n	8002bc2 <HAL_RCC_OscConfig+0x22e>
 8002be2:	e020      	b.n	8002c26 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002be4:	4b0a      	ldr	r3, [pc, #40]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002be6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bea:	4a09      	ldr	r2, [pc, #36]	@ (8002c10 <HAL_RCC_OscConfig+0x27c>)
 8002bec:	f023 0301 	bic.w	r3, r3, #1
 8002bf0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf4:	f7ff fb40 	bl	8002278 <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bfa:	e00d      	b.n	8002c18 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bfc:	f7ff fb3c 	bl	8002278 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d906      	bls.n	8002c18 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e1ca      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
 8002c0e:	bf00      	nop
 8002c10:	40021000 	.word	0x40021000
 8002c14:	2000001c 	.word	0x2000001c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c18:	4b8c      	ldr	r3, [pc, #560]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002c1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1ea      	bne.n	8002bfc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0304 	and.w	r3, r3, #4
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	f000 80a6 	beq.w	8002d80 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c34:	2300      	movs	r3, #0
 8002c36:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c38:	4b84      	ldr	r3, [pc, #528]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d101      	bne.n	8002c48 <HAL_RCC_OscConfig+0x2b4>
 8002c44:	2301      	movs	r3, #1
 8002c46:	e000      	b.n	8002c4a <HAL_RCC_OscConfig+0x2b6>
 8002c48:	2300      	movs	r3, #0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00d      	beq.n	8002c6a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c4e:	4b7f      	ldr	r3, [pc, #508]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c52:	4a7e      	ldr	r2, [pc, #504]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002c54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c58:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c5a:	4b7c      	ldr	r3, [pc, #496]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c62:	60fb      	str	r3, [r7, #12]
 8002c64:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002c66:	2301      	movs	r3, #1
 8002c68:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c6a:	4b79      	ldr	r3, [pc, #484]	@ (8002e50 <HAL_RCC_OscConfig+0x4bc>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d118      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c76:	4b76      	ldr	r3, [pc, #472]	@ (8002e50 <HAL_RCC_OscConfig+0x4bc>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a75      	ldr	r2, [pc, #468]	@ (8002e50 <HAL_RCC_OscConfig+0x4bc>)
 8002c7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c82:	f7ff faf9 	bl	8002278 <HAL_GetTick>
 8002c86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c88:	e008      	b.n	8002c9c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c8a:	f7ff faf5 	bl	8002278 <HAL_GetTick>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d901      	bls.n	8002c9c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e183      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c9c:	4b6c      	ldr	r3, [pc, #432]	@ (8002e50 <HAL_RCC_OscConfig+0x4bc>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d0f0      	beq.n	8002c8a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d108      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x32e>
 8002cb0:	4b66      	ldr	r3, [pc, #408]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cb6:	4a65      	ldr	r2, [pc, #404]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002cb8:	f043 0301 	orr.w	r3, r3, #1
 8002cbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cc0:	e024      	b.n	8002d0c <HAL_RCC_OscConfig+0x378>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	2b05      	cmp	r3, #5
 8002cc8:	d110      	bne.n	8002cec <HAL_RCC_OscConfig+0x358>
 8002cca:	4b60      	ldr	r3, [pc, #384]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cd0:	4a5e      	ldr	r2, [pc, #376]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002cd2:	f043 0304 	orr.w	r3, r3, #4
 8002cd6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cda:	4b5c      	ldr	r3, [pc, #368]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ce0:	4a5a      	ldr	r2, [pc, #360]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002ce2:	f043 0301 	orr.w	r3, r3, #1
 8002ce6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cea:	e00f      	b.n	8002d0c <HAL_RCC_OscConfig+0x378>
 8002cec:	4b57      	ldr	r3, [pc, #348]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cf2:	4a56      	ldr	r2, [pc, #344]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002cf4:	f023 0301 	bic.w	r3, r3, #1
 8002cf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cfc:	4b53      	ldr	r3, [pc, #332]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d02:	4a52      	ldr	r2, [pc, #328]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002d04:	f023 0304 	bic.w	r3, r3, #4
 8002d08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d016      	beq.n	8002d42 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d14:	f7ff fab0 	bl	8002278 <HAL_GetTick>
 8002d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d1a:	e00a      	b.n	8002d32 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d1c:	f7ff faac 	bl	8002278 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d901      	bls.n	8002d32 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e138      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d32:	4b46      	ldr	r3, [pc, #280]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d0ed      	beq.n	8002d1c <HAL_RCC_OscConfig+0x388>
 8002d40:	e015      	b.n	8002d6e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d42:	f7ff fa99 	bl	8002278 <HAL_GetTick>
 8002d46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d48:	e00a      	b.n	8002d60 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d4a:	f7ff fa95 	bl	8002278 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e121      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d60:	4b3a      	ldr	r3, [pc, #232]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d66:	f003 0302 	and.w	r3, r3, #2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d1ed      	bne.n	8002d4a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d6e:	7ffb      	ldrb	r3, [r7, #31]
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d105      	bne.n	8002d80 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d74:	4b35      	ldr	r3, [pc, #212]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002d76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d78:	4a34      	ldr	r2, [pc, #208]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002d7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d7e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0320 	and.w	r3, r3, #32
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d03c      	beq.n	8002e06 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	699b      	ldr	r3, [r3, #24]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d01c      	beq.n	8002dce <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d94:	4b2d      	ldr	r3, [pc, #180]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002d96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d9a:	4a2c      	ldr	r2, [pc, #176]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002da4:	f7ff fa68 	bl	8002278 <HAL_GetTick>
 8002da8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002daa:	e008      	b.n	8002dbe <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002dac:	f7ff fa64 	bl	8002278 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d901      	bls.n	8002dbe <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e0f2      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002dbe:	4b23      	ldr	r3, [pc, #140]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002dc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002dc4:	f003 0302 	and.w	r3, r3, #2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d0ef      	beq.n	8002dac <HAL_RCC_OscConfig+0x418>
 8002dcc:	e01b      	b.n	8002e06 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002dce:	4b1f      	ldr	r3, [pc, #124]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002dd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002dd4:	4a1d      	ldr	r2, [pc, #116]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002dd6:	f023 0301 	bic.w	r3, r3, #1
 8002dda:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dde:	f7ff fa4b 	bl	8002278 <HAL_GetTick>
 8002de2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002de4:	e008      	b.n	8002df8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002de6:	f7ff fa47 	bl	8002278 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d901      	bls.n	8002df8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e0d5      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002df8:	4b14      	ldr	r3, [pc, #80]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002dfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002dfe:	f003 0302 	and.w	r3, r3, #2
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d1ef      	bne.n	8002de6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	69db      	ldr	r3, [r3, #28]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	f000 80c9 	beq.w	8002fa2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e10:	4b0e      	ldr	r3, [pc, #56]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	f003 030c 	and.w	r3, r3, #12
 8002e18:	2b0c      	cmp	r3, #12
 8002e1a:	f000 8083 	beq.w	8002f24 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	69db      	ldr	r3, [r3, #28]
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d15e      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e26:	4b09      	ldr	r3, [pc, #36]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a08      	ldr	r2, [pc, #32]	@ (8002e4c <HAL_RCC_OscConfig+0x4b8>)
 8002e2c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e32:	f7ff fa21 	bl	8002278 <HAL_GetTick>
 8002e36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e38:	e00c      	b.n	8002e54 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e3a:	f7ff fa1d 	bl	8002278 <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d905      	bls.n	8002e54 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e0ab      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
 8002e4c:	40021000 	.word	0x40021000
 8002e50:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e54:	4b55      	ldr	r3, [pc, #340]	@ (8002fac <HAL_RCC_OscConfig+0x618>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d1ec      	bne.n	8002e3a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e60:	4b52      	ldr	r3, [pc, #328]	@ (8002fac <HAL_RCC_OscConfig+0x618>)
 8002e62:	68da      	ldr	r2, [r3, #12]
 8002e64:	4b52      	ldr	r3, [pc, #328]	@ (8002fb0 <HAL_RCC_OscConfig+0x61c>)
 8002e66:	4013      	ands	r3, r2
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	6a11      	ldr	r1, [r2, #32]
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e70:	3a01      	subs	r2, #1
 8002e72:	0112      	lsls	r2, r2, #4
 8002e74:	4311      	orrs	r1, r2
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002e7a:	0212      	lsls	r2, r2, #8
 8002e7c:	4311      	orrs	r1, r2
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002e82:	0852      	lsrs	r2, r2, #1
 8002e84:	3a01      	subs	r2, #1
 8002e86:	0552      	lsls	r2, r2, #21
 8002e88:	4311      	orrs	r1, r2
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002e8e:	0852      	lsrs	r2, r2, #1
 8002e90:	3a01      	subs	r2, #1
 8002e92:	0652      	lsls	r2, r2, #25
 8002e94:	4311      	orrs	r1, r2
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002e9a:	06d2      	lsls	r2, r2, #27
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	4943      	ldr	r1, [pc, #268]	@ (8002fac <HAL_RCC_OscConfig+0x618>)
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ea4:	4b41      	ldr	r3, [pc, #260]	@ (8002fac <HAL_RCC_OscConfig+0x618>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a40      	ldr	r2, [pc, #256]	@ (8002fac <HAL_RCC_OscConfig+0x618>)
 8002eaa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002eae:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002eb0:	4b3e      	ldr	r3, [pc, #248]	@ (8002fac <HAL_RCC_OscConfig+0x618>)
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	4a3d      	ldr	r2, [pc, #244]	@ (8002fac <HAL_RCC_OscConfig+0x618>)
 8002eb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002eba:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ebc:	f7ff f9dc 	bl	8002278 <HAL_GetTick>
 8002ec0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ec2:	e008      	b.n	8002ed6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec4:	f7ff f9d8 	bl	8002278 <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d901      	bls.n	8002ed6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	e066      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ed6:	4b35      	ldr	r3, [pc, #212]	@ (8002fac <HAL_RCC_OscConfig+0x618>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d0f0      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x530>
 8002ee2:	e05e      	b.n	8002fa2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ee4:	4b31      	ldr	r3, [pc, #196]	@ (8002fac <HAL_RCC_OscConfig+0x618>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a30      	ldr	r2, [pc, #192]	@ (8002fac <HAL_RCC_OscConfig+0x618>)
 8002eea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002eee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef0:	f7ff f9c2 	bl	8002278 <HAL_GetTick>
 8002ef4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ef6:	e008      	b.n	8002f0a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ef8:	f7ff f9be 	bl	8002278 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d901      	bls.n	8002f0a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	e04c      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f0a:	4b28      	ldr	r3, [pc, #160]	@ (8002fac <HAL_RCC_OscConfig+0x618>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d1f0      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002f16:	4b25      	ldr	r3, [pc, #148]	@ (8002fac <HAL_RCC_OscConfig+0x618>)
 8002f18:	68da      	ldr	r2, [r3, #12]
 8002f1a:	4924      	ldr	r1, [pc, #144]	@ (8002fac <HAL_RCC_OscConfig+0x618>)
 8002f1c:	4b25      	ldr	r3, [pc, #148]	@ (8002fb4 <HAL_RCC_OscConfig+0x620>)
 8002f1e:	4013      	ands	r3, r2
 8002f20:	60cb      	str	r3, [r1, #12]
 8002f22:	e03e      	b.n	8002fa2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	69db      	ldr	r3, [r3, #28]
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d101      	bne.n	8002f30 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e039      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002f30:	4b1e      	ldr	r3, [pc, #120]	@ (8002fac <HAL_RCC_OscConfig+0x618>)
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	f003 0203 	and.w	r2, r3, #3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a1b      	ldr	r3, [r3, #32]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d12c      	bne.n	8002f9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d123      	bne.n	8002f9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f60:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d11b      	bne.n	8002f9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f70:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d113      	bne.n	8002f9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f80:	085b      	lsrs	r3, r3, #1
 8002f82:	3b01      	subs	r3, #1
 8002f84:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d109      	bne.n	8002f9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f94:	085b      	lsrs	r3, r3, #1
 8002f96:	3b01      	subs	r3, #1
 8002f98:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d001      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e000      	b.n	8002fa4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002fa2:	2300      	movs	r3, #0
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3720      	adds	r7, #32
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	019f800c 	.word	0x019f800c
 8002fb4:	feeefffc 	.word	0xfeeefffc

08002fb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b086      	sub	sp, #24
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d101      	bne.n	8002fd0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e11e      	b.n	800320e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fd0:	4b91      	ldr	r3, [pc, #580]	@ (8003218 <HAL_RCC_ClockConfig+0x260>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 030f 	and.w	r3, r3, #15
 8002fd8:	683a      	ldr	r2, [r7, #0]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d910      	bls.n	8003000 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fde:	4b8e      	ldr	r3, [pc, #568]	@ (8003218 <HAL_RCC_ClockConfig+0x260>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f023 020f 	bic.w	r2, r3, #15
 8002fe6:	498c      	ldr	r1, [pc, #560]	@ (8003218 <HAL_RCC_ClockConfig+0x260>)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fee:	4b8a      	ldr	r3, [pc, #552]	@ (8003218 <HAL_RCC_ClockConfig+0x260>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 030f 	and.w	r3, r3, #15
 8002ff6:	683a      	ldr	r2, [r7, #0]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d001      	beq.n	8003000 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e106      	b.n	800320e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0301 	and.w	r3, r3, #1
 8003008:	2b00      	cmp	r3, #0
 800300a:	d073      	beq.n	80030f4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	2b03      	cmp	r3, #3
 8003012:	d129      	bne.n	8003068 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003014:	4b81      	ldr	r3, [pc, #516]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d101      	bne.n	8003024 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e0f4      	b.n	800320e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003024:	f000 f99e 	bl	8003364 <RCC_GetSysClockFreqFromPLLSource>
 8003028:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	4a7c      	ldr	r2, [pc, #496]	@ (8003220 <HAL_RCC_ClockConfig+0x268>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d93f      	bls.n	80030b2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003032:	4b7a      	ldr	r3, [pc, #488]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d009      	beq.n	8003052 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003046:	2b00      	cmp	r3, #0
 8003048:	d033      	beq.n	80030b2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800304e:	2b00      	cmp	r3, #0
 8003050:	d12f      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003052:	4b72      	ldr	r3, [pc, #456]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800305a:	4a70      	ldr	r2, [pc, #448]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 800305c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003060:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003062:	2380      	movs	r3, #128	@ 0x80
 8003064:	617b      	str	r3, [r7, #20]
 8003066:	e024      	b.n	80030b2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	2b02      	cmp	r3, #2
 800306e:	d107      	bne.n	8003080 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003070:	4b6a      	ldr	r3, [pc, #424]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d109      	bne.n	8003090 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e0c6      	b.n	800320e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003080:	4b66      	ldr	r3, [pc, #408]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003088:	2b00      	cmp	r3, #0
 800308a:	d101      	bne.n	8003090 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	e0be      	b.n	800320e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003090:	f000 f8ce 	bl	8003230 <HAL_RCC_GetSysClockFreq>
 8003094:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	4a61      	ldr	r2, [pc, #388]	@ (8003220 <HAL_RCC_ClockConfig+0x268>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d909      	bls.n	80030b2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800309e:	4b5f      	ldr	r3, [pc, #380]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80030a6:	4a5d      	ldr	r2, [pc, #372]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 80030a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80030ac:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80030ae:	2380      	movs	r3, #128	@ 0x80
 80030b0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80030b2:	4b5a      	ldr	r3, [pc, #360]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f023 0203 	bic.w	r2, r3, #3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	4957      	ldr	r1, [pc, #348]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030c4:	f7ff f8d8 	bl	8002278 <HAL_GetTick>
 80030c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ca:	e00a      	b.n	80030e2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030cc:	f7ff f8d4 	bl	8002278 <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030da:	4293      	cmp	r3, r2
 80030dc:	d901      	bls.n	80030e2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e095      	b.n	800320e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030e2:	4b4e      	ldr	r3, [pc, #312]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	f003 020c 	and.w	r2, r3, #12
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d1eb      	bne.n	80030cc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0302 	and.w	r3, r3, #2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d023      	beq.n	8003148 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0304 	and.w	r3, r3, #4
 8003108:	2b00      	cmp	r3, #0
 800310a:	d005      	beq.n	8003118 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800310c:	4b43      	ldr	r3, [pc, #268]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	4a42      	ldr	r2, [pc, #264]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 8003112:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003116:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0308 	and.w	r3, r3, #8
 8003120:	2b00      	cmp	r3, #0
 8003122:	d007      	beq.n	8003134 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003124:	4b3d      	ldr	r3, [pc, #244]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800312c:	4a3b      	ldr	r2, [pc, #236]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 800312e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003132:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003134:	4b39      	ldr	r3, [pc, #228]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	4936      	ldr	r1, [pc, #216]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 8003142:	4313      	orrs	r3, r2
 8003144:	608b      	str	r3, [r1, #8]
 8003146:	e008      	b.n	800315a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	2b80      	cmp	r3, #128	@ 0x80
 800314c:	d105      	bne.n	800315a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800314e:	4b33      	ldr	r3, [pc, #204]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	4a32      	ldr	r2, [pc, #200]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 8003154:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003158:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800315a:	4b2f      	ldr	r3, [pc, #188]	@ (8003218 <HAL_RCC_ClockConfig+0x260>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 030f 	and.w	r3, r3, #15
 8003162:	683a      	ldr	r2, [r7, #0]
 8003164:	429a      	cmp	r2, r3
 8003166:	d21d      	bcs.n	80031a4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003168:	4b2b      	ldr	r3, [pc, #172]	@ (8003218 <HAL_RCC_ClockConfig+0x260>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f023 020f 	bic.w	r2, r3, #15
 8003170:	4929      	ldr	r1, [pc, #164]	@ (8003218 <HAL_RCC_ClockConfig+0x260>)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	4313      	orrs	r3, r2
 8003176:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003178:	f7ff f87e 	bl	8002278 <HAL_GetTick>
 800317c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800317e:	e00a      	b.n	8003196 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003180:	f7ff f87a 	bl	8002278 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800318e:	4293      	cmp	r3, r2
 8003190:	d901      	bls.n	8003196 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e03b      	b.n	800320e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003196:	4b20      	ldr	r3, [pc, #128]	@ (8003218 <HAL_RCC_ClockConfig+0x260>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 030f 	and.w	r3, r3, #15
 800319e:	683a      	ldr	r2, [r7, #0]
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d1ed      	bne.n	8003180 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0304 	and.w	r3, r3, #4
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d008      	beq.n	80031c2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031b0:	4b1a      	ldr	r3, [pc, #104]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	4917      	ldr	r1, [pc, #92]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 80031be:	4313      	orrs	r3, r2
 80031c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0308 	and.w	r3, r3, #8
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d009      	beq.n	80031e2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031ce:	4b13      	ldr	r3, [pc, #76]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	691b      	ldr	r3, [r3, #16]
 80031da:	00db      	lsls	r3, r3, #3
 80031dc:	490f      	ldr	r1, [pc, #60]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 80031de:	4313      	orrs	r3, r2
 80031e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031e2:	f000 f825 	bl	8003230 <HAL_RCC_GetSysClockFreq>
 80031e6:	4602      	mov	r2, r0
 80031e8:	4b0c      	ldr	r3, [pc, #48]	@ (800321c <HAL_RCC_ClockConfig+0x264>)
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	091b      	lsrs	r3, r3, #4
 80031ee:	f003 030f 	and.w	r3, r3, #15
 80031f2:	490c      	ldr	r1, [pc, #48]	@ (8003224 <HAL_RCC_ClockConfig+0x26c>)
 80031f4:	5ccb      	ldrb	r3, [r1, r3]
 80031f6:	f003 031f 	and.w	r3, r3, #31
 80031fa:	fa22 f303 	lsr.w	r3, r2, r3
 80031fe:	4a0a      	ldr	r2, [pc, #40]	@ (8003228 <HAL_RCC_ClockConfig+0x270>)
 8003200:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003202:	4b0a      	ldr	r3, [pc, #40]	@ (800322c <HAL_RCC_ClockConfig+0x274>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4618      	mov	r0, r3
 8003208:	f7fe ffea 	bl	80021e0 <HAL_InitTick>
 800320c:	4603      	mov	r3, r0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3718      	adds	r7, #24
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40022000 	.word	0x40022000
 800321c:	40021000 	.word	0x40021000
 8003220:	04c4b400 	.word	0x04c4b400
 8003224:	0800a978 	.word	0x0800a978
 8003228:	20000018 	.word	0x20000018
 800322c:	2000001c 	.word	0x2000001c

08003230 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003230:	b480      	push	{r7}
 8003232:	b087      	sub	sp, #28
 8003234:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003236:	4b2c      	ldr	r3, [pc, #176]	@ (80032e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	f003 030c 	and.w	r3, r3, #12
 800323e:	2b04      	cmp	r3, #4
 8003240:	d102      	bne.n	8003248 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003242:	4b2a      	ldr	r3, [pc, #168]	@ (80032ec <HAL_RCC_GetSysClockFreq+0xbc>)
 8003244:	613b      	str	r3, [r7, #16]
 8003246:	e047      	b.n	80032d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003248:	4b27      	ldr	r3, [pc, #156]	@ (80032e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f003 030c 	and.w	r3, r3, #12
 8003250:	2b08      	cmp	r3, #8
 8003252:	d102      	bne.n	800325a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003254:	4b26      	ldr	r3, [pc, #152]	@ (80032f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003256:	613b      	str	r3, [r7, #16]
 8003258:	e03e      	b.n	80032d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800325a:	4b23      	ldr	r3, [pc, #140]	@ (80032e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f003 030c 	and.w	r3, r3, #12
 8003262:	2b0c      	cmp	r3, #12
 8003264:	d136      	bne.n	80032d4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003266:	4b20      	ldr	r3, [pc, #128]	@ (80032e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	f003 0303 	and.w	r3, r3, #3
 800326e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003270:	4b1d      	ldr	r3, [pc, #116]	@ (80032e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	091b      	lsrs	r3, r3, #4
 8003276:	f003 030f 	and.w	r3, r3, #15
 800327a:	3301      	adds	r3, #1
 800327c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2b03      	cmp	r3, #3
 8003282:	d10c      	bne.n	800329e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003284:	4a1a      	ldr	r2, [pc, #104]	@ (80032f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	fbb2 f3f3 	udiv	r3, r2, r3
 800328c:	4a16      	ldr	r2, [pc, #88]	@ (80032e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800328e:	68d2      	ldr	r2, [r2, #12]
 8003290:	0a12      	lsrs	r2, r2, #8
 8003292:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003296:	fb02 f303 	mul.w	r3, r2, r3
 800329a:	617b      	str	r3, [r7, #20]
      break;
 800329c:	e00c      	b.n	80032b8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800329e:	4a13      	ldr	r2, [pc, #76]	@ (80032ec <HAL_RCC_GetSysClockFreq+0xbc>)
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a6:	4a10      	ldr	r2, [pc, #64]	@ (80032e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80032a8:	68d2      	ldr	r2, [r2, #12]
 80032aa:	0a12      	lsrs	r2, r2, #8
 80032ac:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80032b0:	fb02 f303 	mul.w	r3, r2, r3
 80032b4:	617b      	str	r3, [r7, #20]
      break;
 80032b6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032b8:	4b0b      	ldr	r3, [pc, #44]	@ (80032e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	0e5b      	lsrs	r3, r3, #25
 80032be:	f003 0303 	and.w	r3, r3, #3
 80032c2:	3301      	adds	r3, #1
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80032c8:	697a      	ldr	r2, [r7, #20]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d0:	613b      	str	r3, [r7, #16]
 80032d2:	e001      	b.n	80032d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80032d4:	2300      	movs	r3, #0
 80032d6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80032d8:	693b      	ldr	r3, [r7, #16]
}
 80032da:	4618      	mov	r0, r3
 80032dc:	371c      	adds	r7, #28
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	40021000 	.word	0x40021000
 80032ec:	00f42400 	.word	0x00f42400
 80032f0:	016e3600 	.word	0x016e3600

080032f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032f4:	b480      	push	{r7}
 80032f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032f8:	4b03      	ldr	r3, [pc, #12]	@ (8003308 <HAL_RCC_GetHCLKFreq+0x14>)
 80032fa:	681b      	ldr	r3, [r3, #0]
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	20000018 	.word	0x20000018

0800330c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003310:	f7ff fff0 	bl	80032f4 <HAL_RCC_GetHCLKFreq>
 8003314:	4602      	mov	r2, r0
 8003316:	4b06      	ldr	r3, [pc, #24]	@ (8003330 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	0a1b      	lsrs	r3, r3, #8
 800331c:	f003 0307 	and.w	r3, r3, #7
 8003320:	4904      	ldr	r1, [pc, #16]	@ (8003334 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003322:	5ccb      	ldrb	r3, [r1, r3]
 8003324:	f003 031f 	and.w	r3, r3, #31
 8003328:	fa22 f303 	lsr.w	r3, r2, r3
}
 800332c:	4618      	mov	r0, r3
 800332e:	bd80      	pop	{r7, pc}
 8003330:	40021000 	.word	0x40021000
 8003334:	0800a988 	.word	0x0800a988

08003338 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800333c:	f7ff ffda 	bl	80032f4 <HAL_RCC_GetHCLKFreq>
 8003340:	4602      	mov	r2, r0
 8003342:	4b06      	ldr	r3, [pc, #24]	@ (800335c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	0adb      	lsrs	r3, r3, #11
 8003348:	f003 0307 	and.w	r3, r3, #7
 800334c:	4904      	ldr	r1, [pc, #16]	@ (8003360 <HAL_RCC_GetPCLK2Freq+0x28>)
 800334e:	5ccb      	ldrb	r3, [r1, r3]
 8003350:	f003 031f 	and.w	r3, r3, #31
 8003354:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003358:	4618      	mov	r0, r3
 800335a:	bd80      	pop	{r7, pc}
 800335c:	40021000 	.word	0x40021000
 8003360:	0800a988 	.word	0x0800a988

08003364 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003364:	b480      	push	{r7}
 8003366:	b087      	sub	sp, #28
 8003368:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800336a:	4b1e      	ldr	r3, [pc, #120]	@ (80033e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	f003 0303 	and.w	r3, r3, #3
 8003372:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003374:	4b1b      	ldr	r3, [pc, #108]	@ (80033e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	091b      	lsrs	r3, r3, #4
 800337a:	f003 030f 	and.w	r3, r3, #15
 800337e:	3301      	adds	r3, #1
 8003380:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	2b03      	cmp	r3, #3
 8003386:	d10c      	bne.n	80033a2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003388:	4a17      	ldr	r2, [pc, #92]	@ (80033e8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003390:	4a14      	ldr	r2, [pc, #80]	@ (80033e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003392:	68d2      	ldr	r2, [r2, #12]
 8003394:	0a12      	lsrs	r2, r2, #8
 8003396:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800339a:	fb02 f303 	mul.w	r3, r2, r3
 800339e:	617b      	str	r3, [r7, #20]
    break;
 80033a0:	e00c      	b.n	80033bc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80033a2:	4a12      	ldr	r2, [pc, #72]	@ (80033ec <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033aa:	4a0e      	ldr	r2, [pc, #56]	@ (80033e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80033ac:	68d2      	ldr	r2, [r2, #12]
 80033ae:	0a12      	lsrs	r2, r2, #8
 80033b0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80033b4:	fb02 f303 	mul.w	r3, r2, r3
 80033b8:	617b      	str	r3, [r7, #20]
    break;
 80033ba:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033bc:	4b09      	ldr	r3, [pc, #36]	@ (80033e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	0e5b      	lsrs	r3, r3, #25
 80033c2:	f003 0303 	and.w	r3, r3, #3
 80033c6:	3301      	adds	r3, #1
 80033c8:	005b      	lsls	r3, r3, #1
 80033ca:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80033cc:	697a      	ldr	r2, [r7, #20]
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80033d6:	687b      	ldr	r3, [r7, #4]
}
 80033d8:	4618      	mov	r0, r3
 80033da:	371c      	adds	r7, #28
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr
 80033e4:	40021000 	.word	0x40021000
 80033e8:	016e3600 	.word	0x016e3600
 80033ec:	00f42400 	.word	0x00f42400

080033f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b086      	sub	sp, #24
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80033f8:	2300      	movs	r3, #0
 80033fa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80033fc:	2300      	movs	r3, #0
 80033fe:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003408:	2b00      	cmp	r3, #0
 800340a:	f000 8098 	beq.w	800353e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800340e:	2300      	movs	r3, #0
 8003410:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003412:	4b43      	ldr	r3, [pc, #268]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003414:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003416:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d10d      	bne.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800341e:	4b40      	ldr	r3, [pc, #256]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003420:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003422:	4a3f      	ldr	r2, [pc, #252]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003424:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003428:	6593      	str	r3, [r2, #88]	@ 0x58
 800342a:	4b3d      	ldr	r3, [pc, #244]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800342c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800342e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003432:	60bb      	str	r3, [r7, #8]
 8003434:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003436:	2301      	movs	r3, #1
 8003438:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800343a:	4b3a      	ldr	r3, [pc, #232]	@ (8003524 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a39      	ldr	r2, [pc, #228]	@ (8003524 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003440:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003444:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003446:	f7fe ff17 	bl	8002278 <HAL_GetTick>
 800344a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800344c:	e009      	b.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800344e:	f7fe ff13 	bl	8002278 <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b02      	cmp	r3, #2
 800345a:	d902      	bls.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	74fb      	strb	r3, [r7, #19]
        break;
 8003460:	e005      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003462:	4b30      	ldr	r3, [pc, #192]	@ (8003524 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800346a:	2b00      	cmp	r3, #0
 800346c:	d0ef      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800346e:	7cfb      	ldrb	r3, [r7, #19]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d159      	bne.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003474:	4b2a      	ldr	r3, [pc, #168]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800347a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800347e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d01e      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	429a      	cmp	r2, r3
 800348e:	d019      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003490:	4b23      	ldr	r3, [pc, #140]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003492:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003496:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800349a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800349c:	4b20      	ldr	r3, [pc, #128]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800349e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034a2:	4a1f      	ldr	r2, [pc, #124]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80034ac:	4b1c      	ldr	r3, [pc, #112]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034b2:	4a1b      	ldr	r2, [pc, #108]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80034bc:	4a18      	ldr	r2, [pc, #96]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	f003 0301 	and.w	r3, r3, #1
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d016      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ce:	f7fe fed3 	bl	8002278 <HAL_GetTick>
 80034d2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034d4:	e00b      	b.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034d6:	f7fe fecf 	bl	8002278 <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d902      	bls.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	74fb      	strb	r3, [r7, #19]
            break;
 80034ec:	e006      	b.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034ee:	4b0c      	ldr	r3, [pc, #48]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034f4:	f003 0302 	and.w	r3, r3, #2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d0ec      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80034fc:	7cfb      	ldrb	r3, [r7, #19]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d10b      	bne.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003502:	4b07      	ldr	r3, [pc, #28]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003504:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003508:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003510:	4903      	ldr	r1, [pc, #12]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003512:	4313      	orrs	r3, r2
 8003514:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003518:	e008      	b.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800351a:	7cfb      	ldrb	r3, [r7, #19]
 800351c:	74bb      	strb	r3, [r7, #18]
 800351e:	e005      	b.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003520:	40021000 	.word	0x40021000
 8003524:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003528:	7cfb      	ldrb	r3, [r7, #19]
 800352a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800352c:	7c7b      	ldrb	r3, [r7, #17]
 800352e:	2b01      	cmp	r3, #1
 8003530:	d105      	bne.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003532:	4ba7      	ldr	r3, [pc, #668]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003536:	4aa6      	ldr	r2, [pc, #664]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003538:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800353c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00a      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800354a:	4ba1      	ldr	r3, [pc, #644]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800354c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003550:	f023 0203 	bic.w	r2, r3, #3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	499d      	ldr	r1, [pc, #628]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800355a:	4313      	orrs	r3, r2
 800355c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0302 	and.w	r3, r3, #2
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00a      	beq.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800356c:	4b98      	ldr	r3, [pc, #608]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800356e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003572:	f023 020c 	bic.w	r2, r3, #12
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	4995      	ldr	r1, [pc, #596]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800357c:	4313      	orrs	r3, r2
 800357e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0304 	and.w	r3, r3, #4
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00a      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800358e:	4b90      	ldr	r3, [pc, #576]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003590:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003594:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	498c      	ldr	r1, [pc, #560]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0308 	and.w	r3, r3, #8
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d00a      	beq.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035b0:	4b87      	ldr	r3, [pc, #540]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	691b      	ldr	r3, [r3, #16]
 80035be:	4984      	ldr	r1, [pc, #528]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035c0:	4313      	orrs	r3, r2
 80035c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0310 	and.w	r3, r3, #16
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00a      	beq.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80035d2:	4b7f      	ldr	r3, [pc, #508]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	695b      	ldr	r3, [r3, #20]
 80035e0:	497b      	ldr	r1, [pc, #492]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0320 	and.w	r3, r3, #32
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d00a      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035f4:	4b76      	ldr	r3, [pc, #472]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035fa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	4973      	ldr	r1, [pc, #460]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003604:	4313      	orrs	r3, r2
 8003606:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00a      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003616:	4b6e      	ldr	r3, [pc, #440]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800361c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	69db      	ldr	r3, [r3, #28]
 8003624:	496a      	ldr	r1, [pc, #424]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003626:	4313      	orrs	r3, r2
 8003628:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003634:	2b00      	cmp	r3, #0
 8003636:	d00a      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003638:	4b65      	ldr	r3, [pc, #404]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800363a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800363e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a1b      	ldr	r3, [r3, #32]
 8003646:	4962      	ldr	r1, [pc, #392]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003648:	4313      	orrs	r3, r2
 800364a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00a      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800365a:	4b5d      	ldr	r3, [pc, #372]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800365c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003660:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003668:	4959      	ldr	r1, [pc, #356]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800366a:	4313      	orrs	r3, r2
 800366c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00a      	beq.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800367c:	4b54      	ldr	r3, [pc, #336]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800367e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003682:	f023 0203 	bic.w	r2, r3, #3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800368a:	4951      	ldr	r1, [pc, #324]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800368c:	4313      	orrs	r3, r2
 800368e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00a      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800369e:	4b4c      	ldr	r3, [pc, #304]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ac:	4948      	ldr	r1, [pc, #288]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ae:	4313      	orrs	r3, r2
 80036b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d015      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80036c0:	4b43      	ldr	r3, [pc, #268]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ce:	4940      	ldr	r1, [pc, #256]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036d0:	4313      	orrs	r3, r2
 80036d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036de:	d105      	bne.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036e0:	4b3b      	ldr	r3, [pc, #236]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	4a3a      	ldr	r2, [pc, #232]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036ea:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d015      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80036f8:	4b35      	ldr	r3, [pc, #212]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036fe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003706:	4932      	ldr	r1, [pc, #200]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003708:	4313      	orrs	r3, r2
 800370a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003712:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003716:	d105      	bne.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003718:	4b2d      	ldr	r3, [pc, #180]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	4a2c      	ldr	r2, [pc, #176]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800371e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003722:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d015      	beq.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003730:	4b27      	ldr	r3, [pc, #156]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003736:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800373e:	4924      	ldr	r1, [pc, #144]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003740:	4313      	orrs	r3, r2
 8003742:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800374a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800374e:	d105      	bne.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003750:	4b1f      	ldr	r3, [pc, #124]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	4a1e      	ldr	r2, [pc, #120]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003756:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800375a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d015      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003768:	4b19      	ldr	r3, [pc, #100]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800376a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800376e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003776:	4916      	ldr	r1, [pc, #88]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003778:	4313      	orrs	r3, r2
 800377a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003782:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003786:	d105      	bne.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003788:	4b11      	ldr	r3, [pc, #68]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	4a10      	ldr	r2, [pc, #64]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800378e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003792:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d019      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80037a0:	4b0b      	ldr	r3, [pc, #44]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ae:	4908      	ldr	r1, [pc, #32]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037b0:	4313      	orrs	r3, r2
 80037b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037be:	d109      	bne.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037c0:	4b03      	ldr	r3, [pc, #12]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	4a02      	ldr	r2, [pc, #8]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037ca:	60d3      	str	r3, [r2, #12]
 80037cc:	e002      	b.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80037ce:	bf00      	nop
 80037d0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d015      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80037e0:	4b29      	ldr	r3, [pc, #164]	@ (8003888 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ee:	4926      	ldr	r1, [pc, #152]	@ (8003888 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037fe:	d105      	bne.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003800:	4b21      	ldr	r3, [pc, #132]	@ (8003888 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	4a20      	ldr	r2, [pc, #128]	@ (8003888 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003806:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800380a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d015      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003818:	4b1b      	ldr	r3, [pc, #108]	@ (8003888 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800381a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800381e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003826:	4918      	ldr	r1, [pc, #96]	@ (8003888 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003828:	4313      	orrs	r3, r2
 800382a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003832:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003836:	d105      	bne.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003838:	4b13      	ldr	r3, [pc, #76]	@ (8003888 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	4a12      	ldr	r2, [pc, #72]	@ (8003888 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800383e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003842:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d015      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003850:	4b0d      	ldr	r3, [pc, #52]	@ (8003888 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003852:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003856:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800385e:	490a      	ldr	r1, [pc, #40]	@ (8003888 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003860:	4313      	orrs	r3, r2
 8003862:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800386a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800386e:	d105      	bne.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003870:	4b05      	ldr	r3, [pc, #20]	@ (8003888 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	4a04      	ldr	r2, [pc, #16]	@ (8003888 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003876:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800387a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800387c:	7cbb      	ldrb	r3, [r7, #18]
}
 800387e:	4618      	mov	r0, r3
 8003880:	3718      	adds	r7, #24
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	40021000 	.word	0x40021000

0800388c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d101      	bne.n	800389e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e049      	b.n	8003932 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d106      	bne.n	80038b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f7fe fb04 	bl	8001ec0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2202      	movs	r2, #2
 80038bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	3304      	adds	r3, #4
 80038c8:	4619      	mov	r1, r3
 80038ca:	4610      	mov	r0, r2
 80038cc:	f000 ffd2 	bl	8004874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2201      	movs	r2, #1
 80038dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003930:	2300      	movs	r3, #0
}
 8003932:	4618      	mov	r0, r3
 8003934:	3708      	adds	r7, #8
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
	...

0800393c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800393c:	b480      	push	{r7}
 800393e:	b085      	sub	sp, #20
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800394a:	b2db      	uxtb	r3, r3
 800394c:	2b01      	cmp	r3, #1
 800394e:	d001      	beq.n	8003954 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	e054      	b.n	80039fe <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2202      	movs	r2, #2
 8003958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68da      	ldr	r2, [r3, #12]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f042 0201 	orr.w	r2, r2, #1
 800396a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a26      	ldr	r2, [pc, #152]	@ (8003a0c <HAL_TIM_Base_Start_IT+0xd0>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d022      	beq.n	80039bc <HAL_TIM_Base_Start_IT+0x80>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800397e:	d01d      	beq.n	80039bc <HAL_TIM_Base_Start_IT+0x80>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a22      	ldr	r2, [pc, #136]	@ (8003a10 <HAL_TIM_Base_Start_IT+0xd4>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d018      	beq.n	80039bc <HAL_TIM_Base_Start_IT+0x80>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a21      	ldr	r2, [pc, #132]	@ (8003a14 <HAL_TIM_Base_Start_IT+0xd8>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d013      	beq.n	80039bc <HAL_TIM_Base_Start_IT+0x80>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a1f      	ldr	r2, [pc, #124]	@ (8003a18 <HAL_TIM_Base_Start_IT+0xdc>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d00e      	beq.n	80039bc <HAL_TIM_Base_Start_IT+0x80>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a1e      	ldr	r2, [pc, #120]	@ (8003a1c <HAL_TIM_Base_Start_IT+0xe0>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d009      	beq.n	80039bc <HAL_TIM_Base_Start_IT+0x80>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a1c      	ldr	r2, [pc, #112]	@ (8003a20 <HAL_TIM_Base_Start_IT+0xe4>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d004      	beq.n	80039bc <HAL_TIM_Base_Start_IT+0x80>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a1b      	ldr	r2, [pc, #108]	@ (8003a24 <HAL_TIM_Base_Start_IT+0xe8>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d115      	bne.n	80039e8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	689a      	ldr	r2, [r3, #8]
 80039c2:	4b19      	ldr	r3, [pc, #100]	@ (8003a28 <HAL_TIM_Base_Start_IT+0xec>)
 80039c4:	4013      	ands	r3, r2
 80039c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2b06      	cmp	r3, #6
 80039cc:	d015      	beq.n	80039fa <HAL_TIM_Base_Start_IT+0xbe>
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039d4:	d011      	beq.n	80039fa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f042 0201 	orr.w	r2, r2, #1
 80039e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039e6:	e008      	b.n	80039fa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f042 0201 	orr.w	r2, r2, #1
 80039f6:	601a      	str	r2, [r3, #0]
 80039f8:	e000      	b.n	80039fc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039fa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80039fc:	2300      	movs	r3, #0
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3714      	adds	r7, #20
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	40012c00 	.word	0x40012c00
 8003a10:	40000400 	.word	0x40000400
 8003a14:	40000800 	.word	0x40000800
 8003a18:	40000c00 	.word	0x40000c00
 8003a1c:	40013400 	.word	0x40013400
 8003a20:	40014000 	.word	0x40014000
 8003a24:	40015000 	.word	0x40015000
 8003a28:	00010007 	.word	0x00010007

08003a2c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e049      	b.n	8003ad2 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d106      	bne.n	8003a58 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f000 f841 	bl	8003ada <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2202      	movs	r2, #2
 8003a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	3304      	adds	r3, #4
 8003a68:	4619      	mov	r1, r3
 8003a6a:	4610      	mov	r0, r2
 8003a6c:	f000 ff02 	bl	8004874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ad0:	2300      	movs	r3, #0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3708      	adds	r7, #8
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003ada:	b480      	push	{r7}
 8003adc:	b083      	sub	sp, #12
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003ae2:	bf00      	nop
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr

08003aee <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b082      	sub	sp, #8
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d101      	bne.n	8003b00 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e049      	b.n	8003b94 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d106      	bne.n	8003b1a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 f841 	bl	8003b9c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2202      	movs	r2, #2
 8003b1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	3304      	adds	r3, #4
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	4610      	mov	r0, r2
 8003b2e:	f000 fea1 	bl	8004874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2201      	movs	r2, #1
 8003b36:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2201      	movs	r2, #1
 8003b46:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2201      	movs	r2, #1
 8003b56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2201      	movs	r2, #1
 8003b66:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2201      	movs	r2, #1
 8003b76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2201      	movs	r2, #1
 8003b86:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b92:	2300      	movs	r3, #0
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3708      	adds	r7, #8
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b083      	sub	sp, #12
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003ba4:	bf00      	nop
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d109      	bne.n	8003bd4 <HAL_TIM_PWM_Start+0x24>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	bf14      	ite	ne
 8003bcc:	2301      	movne	r3, #1
 8003bce:	2300      	moveq	r3, #0
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	e03c      	b.n	8003c4e <HAL_TIM_PWM_Start+0x9e>
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	2b04      	cmp	r3, #4
 8003bd8:	d109      	bne.n	8003bee <HAL_TIM_PWM_Start+0x3e>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	bf14      	ite	ne
 8003be6:	2301      	movne	r3, #1
 8003be8:	2300      	moveq	r3, #0
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	e02f      	b.n	8003c4e <HAL_TIM_PWM_Start+0x9e>
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	2b08      	cmp	r3, #8
 8003bf2:	d109      	bne.n	8003c08 <HAL_TIM_PWM_Start+0x58>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	bf14      	ite	ne
 8003c00:	2301      	movne	r3, #1
 8003c02:	2300      	moveq	r3, #0
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	e022      	b.n	8003c4e <HAL_TIM_PWM_Start+0x9e>
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	2b0c      	cmp	r3, #12
 8003c0c:	d109      	bne.n	8003c22 <HAL_TIM_PWM_Start+0x72>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	bf14      	ite	ne
 8003c1a:	2301      	movne	r3, #1
 8003c1c:	2300      	moveq	r3, #0
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	e015      	b.n	8003c4e <HAL_TIM_PWM_Start+0x9e>
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	2b10      	cmp	r3, #16
 8003c26:	d109      	bne.n	8003c3c <HAL_TIM_PWM_Start+0x8c>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	bf14      	ite	ne
 8003c34:	2301      	movne	r3, #1
 8003c36:	2300      	moveq	r3, #0
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	e008      	b.n	8003c4e <HAL_TIM_PWM_Start+0x9e>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	bf14      	ite	ne
 8003c48:	2301      	movne	r3, #1
 8003c4a:	2300      	moveq	r3, #0
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d001      	beq.n	8003c56 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e0a6      	b.n	8003da4 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d104      	bne.n	8003c66 <HAL_TIM_PWM_Start+0xb6>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2202      	movs	r2, #2
 8003c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c64:	e023      	b.n	8003cae <HAL_TIM_PWM_Start+0xfe>
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	2b04      	cmp	r3, #4
 8003c6a:	d104      	bne.n	8003c76 <HAL_TIM_PWM_Start+0xc6>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2202      	movs	r2, #2
 8003c70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c74:	e01b      	b.n	8003cae <HAL_TIM_PWM_Start+0xfe>
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	2b08      	cmp	r3, #8
 8003c7a:	d104      	bne.n	8003c86 <HAL_TIM_PWM_Start+0xd6>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2202      	movs	r2, #2
 8003c80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c84:	e013      	b.n	8003cae <HAL_TIM_PWM_Start+0xfe>
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	2b0c      	cmp	r3, #12
 8003c8a:	d104      	bne.n	8003c96 <HAL_TIM_PWM_Start+0xe6>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2202      	movs	r2, #2
 8003c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003c94:	e00b      	b.n	8003cae <HAL_TIM_PWM_Start+0xfe>
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	2b10      	cmp	r3, #16
 8003c9a:	d104      	bne.n	8003ca6 <HAL_TIM_PWM_Start+0xf6>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2202      	movs	r2, #2
 8003ca0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ca4:	e003      	b.n	8003cae <HAL_TIM_PWM_Start+0xfe>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2202      	movs	r2, #2
 8003caa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	6839      	ldr	r1, [r7, #0]
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f001 fa56 	bl	8005168 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a3a      	ldr	r2, [pc, #232]	@ (8003dac <HAL_TIM_PWM_Start+0x1fc>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d018      	beq.n	8003cf8 <HAL_TIM_PWM_Start+0x148>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a39      	ldr	r2, [pc, #228]	@ (8003db0 <HAL_TIM_PWM_Start+0x200>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d013      	beq.n	8003cf8 <HAL_TIM_PWM_Start+0x148>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a37      	ldr	r2, [pc, #220]	@ (8003db4 <HAL_TIM_PWM_Start+0x204>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d00e      	beq.n	8003cf8 <HAL_TIM_PWM_Start+0x148>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a36      	ldr	r2, [pc, #216]	@ (8003db8 <HAL_TIM_PWM_Start+0x208>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d009      	beq.n	8003cf8 <HAL_TIM_PWM_Start+0x148>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a34      	ldr	r2, [pc, #208]	@ (8003dbc <HAL_TIM_PWM_Start+0x20c>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d004      	beq.n	8003cf8 <HAL_TIM_PWM_Start+0x148>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a33      	ldr	r2, [pc, #204]	@ (8003dc0 <HAL_TIM_PWM_Start+0x210>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d101      	bne.n	8003cfc <HAL_TIM_PWM_Start+0x14c>
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e000      	b.n	8003cfe <HAL_TIM_PWM_Start+0x14e>
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d007      	beq.n	8003d12 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d10:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a25      	ldr	r2, [pc, #148]	@ (8003dac <HAL_TIM_PWM_Start+0x1fc>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d022      	beq.n	8003d62 <HAL_TIM_PWM_Start+0x1b2>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d24:	d01d      	beq.n	8003d62 <HAL_TIM_PWM_Start+0x1b2>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a26      	ldr	r2, [pc, #152]	@ (8003dc4 <HAL_TIM_PWM_Start+0x214>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d018      	beq.n	8003d62 <HAL_TIM_PWM_Start+0x1b2>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a24      	ldr	r2, [pc, #144]	@ (8003dc8 <HAL_TIM_PWM_Start+0x218>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d013      	beq.n	8003d62 <HAL_TIM_PWM_Start+0x1b2>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a23      	ldr	r2, [pc, #140]	@ (8003dcc <HAL_TIM_PWM_Start+0x21c>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d00e      	beq.n	8003d62 <HAL_TIM_PWM_Start+0x1b2>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a19      	ldr	r2, [pc, #100]	@ (8003db0 <HAL_TIM_PWM_Start+0x200>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d009      	beq.n	8003d62 <HAL_TIM_PWM_Start+0x1b2>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a18      	ldr	r2, [pc, #96]	@ (8003db4 <HAL_TIM_PWM_Start+0x204>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d004      	beq.n	8003d62 <HAL_TIM_PWM_Start+0x1b2>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a18      	ldr	r2, [pc, #96]	@ (8003dc0 <HAL_TIM_PWM_Start+0x210>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d115      	bne.n	8003d8e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	689a      	ldr	r2, [r3, #8]
 8003d68:	4b19      	ldr	r3, [pc, #100]	@ (8003dd0 <HAL_TIM_PWM_Start+0x220>)
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2b06      	cmp	r3, #6
 8003d72:	d015      	beq.n	8003da0 <HAL_TIM_PWM_Start+0x1f0>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d7a:	d011      	beq.n	8003da0 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f042 0201 	orr.w	r2, r2, #1
 8003d8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d8c:	e008      	b.n	8003da0 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f042 0201 	orr.w	r2, r2, #1
 8003d9c:	601a      	str	r2, [r3, #0]
 8003d9e:	e000      	b.n	8003da2 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003da0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003da2:	2300      	movs	r3, #0
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3710      	adds	r7, #16
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	40012c00 	.word	0x40012c00
 8003db0:	40013400 	.word	0x40013400
 8003db4:	40014000 	.word	0x40014000
 8003db8:	40014400 	.word	0x40014400
 8003dbc:	40014800 	.word	0x40014800
 8003dc0:	40015000 	.word	0x40015000
 8003dc4:	40000400 	.word	0x40000400
 8003dc8:	40000800 	.word	0x40000800
 8003dcc:	40000c00 	.word	0x40000c00
 8003dd0:	00010007 	.word	0x00010007

08003dd4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b086      	sub	sp, #24
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d101      	bne.n	8003de8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e097      	b.n	8003f18 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d106      	bne.n	8003e02 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f7fe f893 	bl	8001f28 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2202      	movs	r2, #2
 8003e06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	6812      	ldr	r2, [r2, #0]
 8003e14:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8003e18:	f023 0307 	bic.w	r3, r3, #7
 8003e1c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	3304      	adds	r3, #4
 8003e26:	4619      	mov	r1, r3
 8003e28:	4610      	mov	r0, r2
 8003e2a:	f000 fd23 	bl	8004874 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	699b      	ldr	r3, [r3, #24]
 8003e3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	6a1b      	ldr	r3, [r3, #32]
 8003e44:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	697a      	ldr	r2, [r7, #20]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e56:	f023 0303 	bic.w	r3, r3, #3
 8003e5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	689a      	ldr	r2, [r3, #8]
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	699b      	ldr	r3, [r3, #24]
 8003e64:	021b      	lsls	r3, r3, #8
 8003e66:	4313      	orrs	r3, r2
 8003e68:	693a      	ldr	r2, [r7, #16]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003e74:	f023 030c 	bic.w	r3, r3, #12
 8003e78:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e80:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	68da      	ldr	r2, [r3, #12]
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	69db      	ldr	r3, [r3, #28]
 8003e8e:	021b      	lsls	r3, r3, #8
 8003e90:	4313      	orrs	r3, r2
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	011a      	lsls	r2, r3, #4
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
 8003ea2:	031b      	lsls	r3, r3, #12
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003eb2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003eba:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685a      	ldr	r2, [r3, #4]
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	695b      	ldr	r3, [r3, #20]
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	68fa      	ldr	r2, [r7, #12]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	697a      	ldr	r2, [r7, #20]
 8003ed4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	693a      	ldr	r2, [r7, #16]
 8003edc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	68fa      	ldr	r2, [r7, #12]
 8003ee4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2201      	movs	r2, #1
 8003efa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2201      	movs	r2, #1
 8003f02:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f16:	2300      	movs	r3, #0
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3718      	adds	r7, #24
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}

08003f20 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f30:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003f38:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003f40:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003f48:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d110      	bne.n	8003f72 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f50:	7bfb      	ldrb	r3, [r7, #15]
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d102      	bne.n	8003f5c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f56:	7b7b      	ldrb	r3, [r7, #13]
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d001      	beq.n	8003f60 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e069      	b.n	8004034 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2202      	movs	r2, #2
 8003f64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2202      	movs	r2, #2
 8003f6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f70:	e031      	b.n	8003fd6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	2b04      	cmp	r3, #4
 8003f76:	d110      	bne.n	8003f9a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f78:	7bbb      	ldrb	r3, [r7, #14]
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d102      	bne.n	8003f84 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f7e:	7b3b      	ldrb	r3, [r7, #12]
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d001      	beq.n	8003f88 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e055      	b.n	8004034 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2202      	movs	r2, #2
 8003f8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2202      	movs	r2, #2
 8003f94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f98:	e01d      	b.n	8003fd6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f9a:	7bfb      	ldrb	r3, [r7, #15]
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d108      	bne.n	8003fb2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003fa0:	7bbb      	ldrb	r3, [r7, #14]
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d105      	bne.n	8003fb2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003fa6:	7b7b      	ldrb	r3, [r7, #13]
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d102      	bne.n	8003fb2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003fac:	7b3b      	ldrb	r3, [r7, #12]
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d001      	beq.n	8003fb6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e03e      	b.n	8004034 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2202      	movs	r2, #2
 8003fba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2202      	movs	r2, #2
 8003fc2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2202      	movs	r2, #2
 8003fca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2202      	movs	r2, #2
 8003fd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d003      	beq.n	8003fe4 <HAL_TIM_Encoder_Start+0xc4>
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	2b04      	cmp	r3, #4
 8003fe0:	d008      	beq.n	8003ff4 <HAL_TIM_Encoder_Start+0xd4>
 8003fe2:	e00f      	b.n	8004004 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	2100      	movs	r1, #0
 8003fec:	4618      	mov	r0, r3
 8003fee:	f001 f8bb 	bl	8005168 <TIM_CCxChannelCmd>
      break;
 8003ff2:	e016      	b.n	8004022 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	2104      	movs	r1, #4
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f001 f8b3 	bl	8005168 <TIM_CCxChannelCmd>
      break;
 8004002:	e00e      	b.n	8004022 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2201      	movs	r2, #1
 800400a:	2100      	movs	r1, #0
 800400c:	4618      	mov	r0, r3
 800400e:	f001 f8ab 	bl	8005168 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2201      	movs	r2, #1
 8004018:	2104      	movs	r1, #4
 800401a:	4618      	mov	r0, r3
 800401c:	f001 f8a4 	bl	8005168 <TIM_CCxChannelCmd>
      break;
 8004020:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f042 0201 	orr.w	r2, r2, #1
 8004030:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004032:	2300      	movs	r3, #0
}
 8004034:	4618      	mov	r0, r3
 8004036:	3710      	adds	r7, #16
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	f003 0302 	and.w	r3, r3, #2
 800405a:	2b00      	cmp	r3, #0
 800405c:	d020      	beq.n	80040a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d01b      	beq.n	80040a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f06f 0202 	mvn.w	r2, #2
 8004070:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2201      	movs	r2, #1
 8004076:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	f003 0303 	and.w	r3, r3, #3
 8004082:	2b00      	cmp	r3, #0
 8004084:	d003      	beq.n	800408e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 fbd6 	bl	8004838 <HAL_TIM_IC_CaptureCallback>
 800408c:	e005      	b.n	800409a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 fbc8 	bl	8004824 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f000 fbd9 	bl	800484c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	f003 0304 	and.w	r3, r3, #4
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d020      	beq.n	80040ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f003 0304 	and.w	r3, r3, #4
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d01b      	beq.n	80040ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f06f 0204 	mvn.w	r2, #4
 80040bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2202      	movs	r2, #2
 80040c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	699b      	ldr	r3, [r3, #24]
 80040ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d003      	beq.n	80040da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 fbb0 	bl	8004838 <HAL_TIM_IC_CaptureCallback>
 80040d8:	e005      	b.n	80040e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 fba2 	bl	8004824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f000 fbb3 	bl	800484c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	f003 0308 	and.w	r3, r3, #8
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d020      	beq.n	8004138 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f003 0308 	and.w	r3, r3, #8
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d01b      	beq.n	8004138 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f06f 0208 	mvn.w	r2, #8
 8004108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2204      	movs	r2, #4
 800410e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	69db      	ldr	r3, [r3, #28]
 8004116:	f003 0303 	and.w	r3, r3, #3
 800411a:	2b00      	cmp	r3, #0
 800411c:	d003      	beq.n	8004126 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 fb8a 	bl	8004838 <HAL_TIM_IC_CaptureCallback>
 8004124:	e005      	b.n	8004132 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 fb7c 	bl	8004824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f000 fb8d 	bl	800484c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	f003 0310 	and.w	r3, r3, #16
 800413e:	2b00      	cmp	r3, #0
 8004140:	d020      	beq.n	8004184 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	f003 0310 	and.w	r3, r3, #16
 8004148:	2b00      	cmp	r3, #0
 800414a:	d01b      	beq.n	8004184 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f06f 0210 	mvn.w	r2, #16
 8004154:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2208      	movs	r2, #8
 800415a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	69db      	ldr	r3, [r3, #28]
 8004162:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004166:	2b00      	cmp	r3, #0
 8004168:	d003      	beq.n	8004172 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f000 fb64 	bl	8004838 <HAL_TIM_IC_CaptureCallback>
 8004170:	e005      	b.n	800417e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f000 fb56 	bl	8004824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f000 fb67 	bl	800484c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	2b00      	cmp	r3, #0
 800418c:	d00c      	beq.n	80041a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	f003 0301 	and.w	r3, r3, #1
 8004194:	2b00      	cmp	r3, #0
 8004196:	d007      	beq.n	80041a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f06f 0201 	mvn.w	r2, #1
 80041a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f7fd fa7e 	bl	80016a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d104      	bne.n	80041bc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d00c      	beq.n	80041d6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d007      	beq.n	80041d6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80041ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f001 f923 	bl	800541c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d00c      	beq.n	80041fa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d007      	beq.n	80041fa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80041f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f001 f91b 	bl	8005430 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004200:	2b00      	cmp	r3, #0
 8004202:	d00c      	beq.n	800421e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800420a:	2b00      	cmp	r3, #0
 800420c:	d007      	beq.n	800421e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004216:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f000 fb21 	bl	8004860 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	f003 0320 	and.w	r3, r3, #32
 8004224:	2b00      	cmp	r3, #0
 8004226:	d00c      	beq.n	8004242 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f003 0320 	and.w	r3, r3, #32
 800422e:	2b00      	cmp	r3, #0
 8004230:	d007      	beq.n	8004242 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f06f 0220 	mvn.w	r2, #32
 800423a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f001 f8e3 	bl	8005408 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d00c      	beq.n	8004266 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d007      	beq.n	8004266 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800425e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f001 f8ef 	bl	8005444 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800426c:	2b00      	cmp	r3, #0
 800426e:	d00c      	beq.n	800428a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d007      	beq.n	800428a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004282:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f001 f8e7 	bl	8005458 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d00c      	beq.n	80042ae <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d007      	beq.n	80042ae <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80042a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f001 f8df 	bl	800546c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d00c      	beq.n	80042d2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d007      	beq.n	80042d2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80042ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	f001 f8d7 	bl	8005480 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042d2:	bf00      	nop
 80042d4:	3710      	adds	r7, #16
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
	...

080042dc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b086      	sub	sp, #24
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	60b9      	str	r1, [r7, #8]
 80042e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042e8:	2300      	movs	r3, #0
 80042ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d101      	bne.n	80042fa <HAL_TIM_OC_ConfigChannel+0x1e>
 80042f6:	2302      	movs	r3, #2
 80042f8:	e066      	b.n	80043c8 <HAL_TIM_OC_ConfigChannel+0xec>
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2201      	movs	r2, #1
 80042fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2b14      	cmp	r3, #20
 8004306:	d857      	bhi.n	80043b8 <HAL_TIM_OC_ConfigChannel+0xdc>
 8004308:	a201      	add	r2, pc, #4	@ (adr r2, 8004310 <HAL_TIM_OC_ConfigChannel+0x34>)
 800430a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430e:	bf00      	nop
 8004310:	08004365 	.word	0x08004365
 8004314:	080043b9 	.word	0x080043b9
 8004318:	080043b9 	.word	0x080043b9
 800431c:	080043b9 	.word	0x080043b9
 8004320:	08004373 	.word	0x08004373
 8004324:	080043b9 	.word	0x080043b9
 8004328:	080043b9 	.word	0x080043b9
 800432c:	080043b9 	.word	0x080043b9
 8004330:	08004381 	.word	0x08004381
 8004334:	080043b9 	.word	0x080043b9
 8004338:	080043b9 	.word	0x080043b9
 800433c:	080043b9 	.word	0x080043b9
 8004340:	0800438f 	.word	0x0800438f
 8004344:	080043b9 	.word	0x080043b9
 8004348:	080043b9 	.word	0x080043b9
 800434c:	080043b9 	.word	0x080043b9
 8004350:	0800439d 	.word	0x0800439d
 8004354:	080043b9 	.word	0x080043b9
 8004358:	080043b9 	.word	0x080043b9
 800435c:	080043b9 	.word	0x080043b9
 8004360:	080043ab 	.word	0x080043ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	68b9      	ldr	r1, [r7, #8]
 800436a:	4618      	mov	r0, r3
 800436c:	f000 fb36 	bl	80049dc <TIM_OC1_SetConfig>
      break;
 8004370:	e025      	b.n	80043be <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	68b9      	ldr	r1, [r7, #8]
 8004378:	4618      	mov	r0, r3
 800437a:	f000 fbc9 	bl	8004b10 <TIM_OC2_SetConfig>
      break;
 800437e:	e01e      	b.n	80043be <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68b9      	ldr	r1, [r7, #8]
 8004386:	4618      	mov	r0, r3
 8004388:	f000 fc56 	bl	8004c38 <TIM_OC3_SetConfig>
      break;
 800438c:	e017      	b.n	80043be <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68b9      	ldr	r1, [r7, #8]
 8004394:	4618      	mov	r0, r3
 8004396:	f000 fce1 	bl	8004d5c <TIM_OC4_SetConfig>
      break;
 800439a:	e010      	b.n	80043be <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68b9      	ldr	r1, [r7, #8]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f000 fd6e 	bl	8004e84 <TIM_OC5_SetConfig>
      break;
 80043a8:	e009      	b.n	80043be <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68b9      	ldr	r1, [r7, #8]
 80043b0:	4618      	mov	r0, r3
 80043b2:	f000 fdd1 	bl	8004f58 <TIM_OC6_SetConfig>
      break;
 80043b6:	e002      	b.n	80043be <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	75fb      	strb	r3, [r7, #23]
      break;
 80043bc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80043c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3718      	adds	r7, #24
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}

080043d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b086      	sub	sp, #24
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043dc:	2300      	movs	r3, #0
 80043de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d101      	bne.n	80043ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80043ea:	2302      	movs	r3, #2
 80043ec:	e0ff      	b.n	80045ee <HAL_TIM_PWM_ConfigChannel+0x21e>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2201      	movs	r2, #1
 80043f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2b14      	cmp	r3, #20
 80043fa:	f200 80f0 	bhi.w	80045de <HAL_TIM_PWM_ConfigChannel+0x20e>
 80043fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004404 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004404:	08004459 	.word	0x08004459
 8004408:	080045df 	.word	0x080045df
 800440c:	080045df 	.word	0x080045df
 8004410:	080045df 	.word	0x080045df
 8004414:	08004499 	.word	0x08004499
 8004418:	080045df 	.word	0x080045df
 800441c:	080045df 	.word	0x080045df
 8004420:	080045df 	.word	0x080045df
 8004424:	080044db 	.word	0x080044db
 8004428:	080045df 	.word	0x080045df
 800442c:	080045df 	.word	0x080045df
 8004430:	080045df 	.word	0x080045df
 8004434:	0800451b 	.word	0x0800451b
 8004438:	080045df 	.word	0x080045df
 800443c:	080045df 	.word	0x080045df
 8004440:	080045df 	.word	0x080045df
 8004444:	0800455d 	.word	0x0800455d
 8004448:	080045df 	.word	0x080045df
 800444c:	080045df 	.word	0x080045df
 8004450:	080045df 	.word	0x080045df
 8004454:	0800459d 	.word	0x0800459d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68b9      	ldr	r1, [r7, #8]
 800445e:	4618      	mov	r0, r3
 8004460:	f000 fabc 	bl	80049dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	699a      	ldr	r2, [r3, #24]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f042 0208 	orr.w	r2, r2, #8
 8004472:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	699a      	ldr	r2, [r3, #24]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f022 0204 	bic.w	r2, r2, #4
 8004482:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	6999      	ldr	r1, [r3, #24]
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	691a      	ldr	r2, [r3, #16]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	430a      	orrs	r2, r1
 8004494:	619a      	str	r2, [r3, #24]
      break;
 8004496:	e0a5      	b.n	80045e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68b9      	ldr	r1, [r7, #8]
 800449e:	4618      	mov	r0, r3
 80044a0:	f000 fb36 	bl	8004b10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	699a      	ldr	r2, [r3, #24]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	699a      	ldr	r2, [r3, #24]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	6999      	ldr	r1, [r3, #24]
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	021a      	lsls	r2, r3, #8
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	430a      	orrs	r2, r1
 80044d6:	619a      	str	r2, [r3, #24]
      break;
 80044d8:	e084      	b.n	80045e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	68b9      	ldr	r1, [r7, #8]
 80044e0:	4618      	mov	r0, r3
 80044e2:	f000 fba9 	bl	8004c38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	69da      	ldr	r2, [r3, #28]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f042 0208 	orr.w	r2, r2, #8
 80044f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	69da      	ldr	r2, [r3, #28]
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f022 0204 	bic.w	r2, r2, #4
 8004504:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	69d9      	ldr	r1, [r3, #28]
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	691a      	ldr	r2, [r3, #16]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	430a      	orrs	r2, r1
 8004516:	61da      	str	r2, [r3, #28]
      break;
 8004518:	e064      	b.n	80045e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68b9      	ldr	r1, [r7, #8]
 8004520:	4618      	mov	r0, r3
 8004522:	f000 fc1b 	bl	8004d5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	69da      	ldr	r2, [r3, #28]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004534:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	69da      	ldr	r2, [r3, #28]
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004544:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	69d9      	ldr	r1, [r3, #28]
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	691b      	ldr	r3, [r3, #16]
 8004550:	021a      	lsls	r2, r3, #8
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	430a      	orrs	r2, r1
 8004558:	61da      	str	r2, [r3, #28]
      break;
 800455a:	e043      	b.n	80045e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	68b9      	ldr	r1, [r7, #8]
 8004562:	4618      	mov	r0, r3
 8004564:	f000 fc8e 	bl	8004e84 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f042 0208 	orr.w	r2, r2, #8
 8004576:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f022 0204 	bic.w	r2, r2, #4
 8004586:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	691a      	ldr	r2, [r3, #16]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	430a      	orrs	r2, r1
 8004598:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800459a:	e023      	b.n	80045e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	68b9      	ldr	r1, [r7, #8]
 80045a2:	4618      	mov	r0, r3
 80045a4:	f000 fcd8 	bl	8004f58 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045b6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045c6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	691b      	ldr	r3, [r3, #16]
 80045d2:	021a      	lsls	r2, r3, #8
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	430a      	orrs	r2, r1
 80045da:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80045dc:	e002      	b.n	80045e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	75fb      	strb	r3, [r7, #23]
      break;
 80045e2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80045ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3718      	adds	r7, #24
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	bf00      	nop

080045f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004602:	2300      	movs	r3, #0
 8004604:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800460c:	2b01      	cmp	r3, #1
 800460e:	d101      	bne.n	8004614 <HAL_TIM_ConfigClockSource+0x1c>
 8004610:	2302      	movs	r3, #2
 8004612:	e0f6      	b.n	8004802 <HAL_TIM_ConfigClockSource+0x20a>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2202      	movs	r2, #2
 8004620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004632:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004636:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800463e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68ba      	ldr	r2, [r7, #8]
 8004646:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a6f      	ldr	r2, [pc, #444]	@ (800480c <HAL_TIM_ConfigClockSource+0x214>)
 800464e:	4293      	cmp	r3, r2
 8004650:	f000 80c1 	beq.w	80047d6 <HAL_TIM_ConfigClockSource+0x1de>
 8004654:	4a6d      	ldr	r2, [pc, #436]	@ (800480c <HAL_TIM_ConfigClockSource+0x214>)
 8004656:	4293      	cmp	r3, r2
 8004658:	f200 80c6 	bhi.w	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800465c:	4a6c      	ldr	r2, [pc, #432]	@ (8004810 <HAL_TIM_ConfigClockSource+0x218>)
 800465e:	4293      	cmp	r3, r2
 8004660:	f000 80b9 	beq.w	80047d6 <HAL_TIM_ConfigClockSource+0x1de>
 8004664:	4a6a      	ldr	r2, [pc, #424]	@ (8004810 <HAL_TIM_ConfigClockSource+0x218>)
 8004666:	4293      	cmp	r3, r2
 8004668:	f200 80be 	bhi.w	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800466c:	4a69      	ldr	r2, [pc, #420]	@ (8004814 <HAL_TIM_ConfigClockSource+0x21c>)
 800466e:	4293      	cmp	r3, r2
 8004670:	f000 80b1 	beq.w	80047d6 <HAL_TIM_ConfigClockSource+0x1de>
 8004674:	4a67      	ldr	r2, [pc, #412]	@ (8004814 <HAL_TIM_ConfigClockSource+0x21c>)
 8004676:	4293      	cmp	r3, r2
 8004678:	f200 80b6 	bhi.w	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800467c:	4a66      	ldr	r2, [pc, #408]	@ (8004818 <HAL_TIM_ConfigClockSource+0x220>)
 800467e:	4293      	cmp	r3, r2
 8004680:	f000 80a9 	beq.w	80047d6 <HAL_TIM_ConfigClockSource+0x1de>
 8004684:	4a64      	ldr	r2, [pc, #400]	@ (8004818 <HAL_TIM_ConfigClockSource+0x220>)
 8004686:	4293      	cmp	r3, r2
 8004688:	f200 80ae 	bhi.w	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800468c:	4a63      	ldr	r2, [pc, #396]	@ (800481c <HAL_TIM_ConfigClockSource+0x224>)
 800468e:	4293      	cmp	r3, r2
 8004690:	f000 80a1 	beq.w	80047d6 <HAL_TIM_ConfigClockSource+0x1de>
 8004694:	4a61      	ldr	r2, [pc, #388]	@ (800481c <HAL_TIM_ConfigClockSource+0x224>)
 8004696:	4293      	cmp	r3, r2
 8004698:	f200 80a6 	bhi.w	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800469c:	4a60      	ldr	r2, [pc, #384]	@ (8004820 <HAL_TIM_ConfigClockSource+0x228>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	f000 8099 	beq.w	80047d6 <HAL_TIM_ConfigClockSource+0x1de>
 80046a4:	4a5e      	ldr	r2, [pc, #376]	@ (8004820 <HAL_TIM_ConfigClockSource+0x228>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	f200 809e 	bhi.w	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80046ac:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80046b0:	f000 8091 	beq.w	80047d6 <HAL_TIM_ConfigClockSource+0x1de>
 80046b4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80046b8:	f200 8096 	bhi.w	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80046bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046c0:	f000 8089 	beq.w	80047d6 <HAL_TIM_ConfigClockSource+0x1de>
 80046c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046c8:	f200 808e 	bhi.w	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80046cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046d0:	d03e      	beq.n	8004750 <HAL_TIM_ConfigClockSource+0x158>
 80046d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046d6:	f200 8087 	bhi.w	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80046da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046de:	f000 8086 	beq.w	80047ee <HAL_TIM_ConfigClockSource+0x1f6>
 80046e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046e6:	d87f      	bhi.n	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80046e8:	2b70      	cmp	r3, #112	@ 0x70
 80046ea:	d01a      	beq.n	8004722 <HAL_TIM_ConfigClockSource+0x12a>
 80046ec:	2b70      	cmp	r3, #112	@ 0x70
 80046ee:	d87b      	bhi.n	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80046f0:	2b60      	cmp	r3, #96	@ 0x60
 80046f2:	d050      	beq.n	8004796 <HAL_TIM_ConfigClockSource+0x19e>
 80046f4:	2b60      	cmp	r3, #96	@ 0x60
 80046f6:	d877      	bhi.n	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80046f8:	2b50      	cmp	r3, #80	@ 0x50
 80046fa:	d03c      	beq.n	8004776 <HAL_TIM_ConfigClockSource+0x17e>
 80046fc:	2b50      	cmp	r3, #80	@ 0x50
 80046fe:	d873      	bhi.n	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
 8004700:	2b40      	cmp	r3, #64	@ 0x40
 8004702:	d058      	beq.n	80047b6 <HAL_TIM_ConfigClockSource+0x1be>
 8004704:	2b40      	cmp	r3, #64	@ 0x40
 8004706:	d86f      	bhi.n	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
 8004708:	2b30      	cmp	r3, #48	@ 0x30
 800470a:	d064      	beq.n	80047d6 <HAL_TIM_ConfigClockSource+0x1de>
 800470c:	2b30      	cmp	r3, #48	@ 0x30
 800470e:	d86b      	bhi.n	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
 8004710:	2b20      	cmp	r3, #32
 8004712:	d060      	beq.n	80047d6 <HAL_TIM_ConfigClockSource+0x1de>
 8004714:	2b20      	cmp	r3, #32
 8004716:	d867      	bhi.n	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
 8004718:	2b00      	cmp	r3, #0
 800471a:	d05c      	beq.n	80047d6 <HAL_TIM_ConfigClockSource+0x1de>
 800471c:	2b10      	cmp	r3, #16
 800471e:	d05a      	beq.n	80047d6 <HAL_TIM_ConfigClockSource+0x1de>
 8004720:	e062      	b.n	80047e8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004732:	f000 fcf9 	bl	8005128 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004744:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68ba      	ldr	r2, [r7, #8]
 800474c:	609a      	str	r2, [r3, #8]
      break;
 800474e:	e04f      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004760:	f000 fce2 	bl	8005128 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	689a      	ldr	r2, [r3, #8]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004772:	609a      	str	r2, [r3, #8]
      break;
 8004774:	e03c      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004782:	461a      	mov	r2, r3
 8004784:	f000 fc54 	bl	8005030 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	2150      	movs	r1, #80	@ 0x50
 800478e:	4618      	mov	r0, r3
 8004790:	f000 fcad 	bl	80050ee <TIM_ITRx_SetConfig>
      break;
 8004794:	e02c      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047a2:	461a      	mov	r2, r3
 80047a4:	f000 fc73 	bl	800508e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2160      	movs	r1, #96	@ 0x60
 80047ae:	4618      	mov	r0, r3
 80047b0:	f000 fc9d 	bl	80050ee <TIM_ITRx_SetConfig>
      break;
 80047b4:	e01c      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047c2:	461a      	mov	r2, r3
 80047c4:	f000 fc34 	bl	8005030 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2140      	movs	r1, #64	@ 0x40
 80047ce:	4618      	mov	r0, r3
 80047d0:	f000 fc8d 	bl	80050ee <TIM_ITRx_SetConfig>
      break;
 80047d4:	e00c      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4619      	mov	r1, r3
 80047e0:	4610      	mov	r0, r2
 80047e2:	f000 fc84 	bl	80050ee <TIM_ITRx_SetConfig>
      break;
 80047e6:	e003      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	73fb      	strb	r3, [r7, #15]
      break;
 80047ec:	e000      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80047ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004800:	7bfb      	ldrb	r3, [r7, #15]
}
 8004802:	4618      	mov	r0, r3
 8004804:	3710      	adds	r7, #16
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}
 800480a:	bf00      	nop
 800480c:	00100070 	.word	0x00100070
 8004810:	00100060 	.word	0x00100060
 8004814:	00100050 	.word	0x00100050
 8004818:	00100040 	.word	0x00100040
 800481c:	00100030 	.word	0x00100030
 8004820:	00100020 	.word	0x00100020

08004824 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800482c:	bf00      	nop
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004840:	bf00      	nop
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004854:	bf00      	nop
 8004856:	370c      	adds	r7, #12
 8004858:	46bd      	mov	sp, r7
 800485a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485e:	4770      	bx	lr

08004860 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004868:	bf00      	nop
 800486a:	370c      	adds	r7, #12
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr

08004874 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004874:	b480      	push	{r7}
 8004876:	b085      	sub	sp, #20
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a4c      	ldr	r2, [pc, #304]	@ (80049b8 <TIM_Base_SetConfig+0x144>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d017      	beq.n	80048bc <TIM_Base_SetConfig+0x48>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004892:	d013      	beq.n	80048bc <TIM_Base_SetConfig+0x48>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a49      	ldr	r2, [pc, #292]	@ (80049bc <TIM_Base_SetConfig+0x148>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d00f      	beq.n	80048bc <TIM_Base_SetConfig+0x48>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a48      	ldr	r2, [pc, #288]	@ (80049c0 <TIM_Base_SetConfig+0x14c>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d00b      	beq.n	80048bc <TIM_Base_SetConfig+0x48>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a47      	ldr	r2, [pc, #284]	@ (80049c4 <TIM_Base_SetConfig+0x150>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d007      	beq.n	80048bc <TIM_Base_SetConfig+0x48>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a46      	ldr	r2, [pc, #280]	@ (80049c8 <TIM_Base_SetConfig+0x154>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d003      	beq.n	80048bc <TIM_Base_SetConfig+0x48>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a45      	ldr	r2, [pc, #276]	@ (80049cc <TIM_Base_SetConfig+0x158>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d108      	bne.n	80048ce <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a39      	ldr	r2, [pc, #228]	@ (80049b8 <TIM_Base_SetConfig+0x144>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d023      	beq.n	800491e <TIM_Base_SetConfig+0xaa>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048dc:	d01f      	beq.n	800491e <TIM_Base_SetConfig+0xaa>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a36      	ldr	r2, [pc, #216]	@ (80049bc <TIM_Base_SetConfig+0x148>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d01b      	beq.n	800491e <TIM_Base_SetConfig+0xaa>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a35      	ldr	r2, [pc, #212]	@ (80049c0 <TIM_Base_SetConfig+0x14c>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d017      	beq.n	800491e <TIM_Base_SetConfig+0xaa>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a34      	ldr	r2, [pc, #208]	@ (80049c4 <TIM_Base_SetConfig+0x150>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d013      	beq.n	800491e <TIM_Base_SetConfig+0xaa>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a33      	ldr	r2, [pc, #204]	@ (80049c8 <TIM_Base_SetConfig+0x154>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d00f      	beq.n	800491e <TIM_Base_SetConfig+0xaa>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a33      	ldr	r2, [pc, #204]	@ (80049d0 <TIM_Base_SetConfig+0x15c>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d00b      	beq.n	800491e <TIM_Base_SetConfig+0xaa>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a32      	ldr	r2, [pc, #200]	@ (80049d4 <TIM_Base_SetConfig+0x160>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d007      	beq.n	800491e <TIM_Base_SetConfig+0xaa>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a31      	ldr	r2, [pc, #196]	@ (80049d8 <TIM_Base_SetConfig+0x164>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d003      	beq.n	800491e <TIM_Base_SetConfig+0xaa>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a2c      	ldr	r2, [pc, #176]	@ (80049cc <TIM_Base_SetConfig+0x158>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d108      	bne.n	8004930 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004924:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	68fa      	ldr	r2, [r7, #12]
 800492c:	4313      	orrs	r3, r2
 800492e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	695b      	ldr	r3, [r3, #20]
 800493a:	4313      	orrs	r3, r2
 800493c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	68fa      	ldr	r2, [r7, #12]
 8004942:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	689a      	ldr	r2, [r3, #8]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	4a18      	ldr	r2, [pc, #96]	@ (80049b8 <TIM_Base_SetConfig+0x144>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d013      	beq.n	8004984 <TIM_Base_SetConfig+0x110>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a1a      	ldr	r2, [pc, #104]	@ (80049c8 <TIM_Base_SetConfig+0x154>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d00f      	beq.n	8004984 <TIM_Base_SetConfig+0x110>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a1a      	ldr	r2, [pc, #104]	@ (80049d0 <TIM_Base_SetConfig+0x15c>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d00b      	beq.n	8004984 <TIM_Base_SetConfig+0x110>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a19      	ldr	r2, [pc, #100]	@ (80049d4 <TIM_Base_SetConfig+0x160>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d007      	beq.n	8004984 <TIM_Base_SetConfig+0x110>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a18      	ldr	r2, [pc, #96]	@ (80049d8 <TIM_Base_SetConfig+0x164>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d003      	beq.n	8004984 <TIM_Base_SetConfig+0x110>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a13      	ldr	r2, [pc, #76]	@ (80049cc <TIM_Base_SetConfig+0x158>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d103      	bne.n	800498c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	691a      	ldr	r2, [r3, #16]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	f003 0301 	and.w	r3, r3, #1
 800499a:	2b01      	cmp	r3, #1
 800499c:	d105      	bne.n	80049aa <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	691b      	ldr	r3, [r3, #16]
 80049a2:	f023 0201 	bic.w	r2, r3, #1
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	611a      	str	r2, [r3, #16]
  }
}
 80049aa:	bf00      	nop
 80049ac:	3714      	adds	r7, #20
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	40012c00 	.word	0x40012c00
 80049bc:	40000400 	.word	0x40000400
 80049c0:	40000800 	.word	0x40000800
 80049c4:	40000c00 	.word	0x40000c00
 80049c8:	40013400 	.word	0x40013400
 80049cc:	40015000 	.word	0x40015000
 80049d0:	40014000 	.word	0x40014000
 80049d4:	40014400 	.word	0x40014400
 80049d8:	40014800 	.word	0x40014800

080049dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049dc:	b480      	push	{r7}
 80049de:	b087      	sub	sp, #28
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a1b      	ldr	r3, [r3, #32]
 80049ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6a1b      	ldr	r3, [r3, #32]
 80049f0:	f023 0201 	bic.w	r2, r3, #1
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	699b      	ldr	r3, [r3, #24]
 8004a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f023 0303 	bic.w	r3, r3, #3
 8004a16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68fa      	ldr	r2, [r7, #12]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	f023 0302 	bic.w	r3, r3, #2
 8004a28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	697a      	ldr	r2, [r7, #20]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	4a30      	ldr	r2, [pc, #192]	@ (8004af8 <TIM_OC1_SetConfig+0x11c>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d013      	beq.n	8004a64 <TIM_OC1_SetConfig+0x88>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	4a2f      	ldr	r2, [pc, #188]	@ (8004afc <TIM_OC1_SetConfig+0x120>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d00f      	beq.n	8004a64 <TIM_OC1_SetConfig+0x88>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	4a2e      	ldr	r2, [pc, #184]	@ (8004b00 <TIM_OC1_SetConfig+0x124>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d00b      	beq.n	8004a64 <TIM_OC1_SetConfig+0x88>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	4a2d      	ldr	r2, [pc, #180]	@ (8004b04 <TIM_OC1_SetConfig+0x128>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d007      	beq.n	8004a64 <TIM_OC1_SetConfig+0x88>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4a2c      	ldr	r2, [pc, #176]	@ (8004b08 <TIM_OC1_SetConfig+0x12c>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d003      	beq.n	8004a64 <TIM_OC1_SetConfig+0x88>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a2b      	ldr	r2, [pc, #172]	@ (8004b0c <TIM_OC1_SetConfig+0x130>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d10c      	bne.n	8004a7e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	f023 0308 	bic.w	r3, r3, #8
 8004a6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	697a      	ldr	r2, [r7, #20]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	f023 0304 	bic.w	r3, r3, #4
 8004a7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4a1d      	ldr	r2, [pc, #116]	@ (8004af8 <TIM_OC1_SetConfig+0x11c>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d013      	beq.n	8004aae <TIM_OC1_SetConfig+0xd2>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a1c      	ldr	r2, [pc, #112]	@ (8004afc <TIM_OC1_SetConfig+0x120>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d00f      	beq.n	8004aae <TIM_OC1_SetConfig+0xd2>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a1b      	ldr	r2, [pc, #108]	@ (8004b00 <TIM_OC1_SetConfig+0x124>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d00b      	beq.n	8004aae <TIM_OC1_SetConfig+0xd2>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	4a1a      	ldr	r2, [pc, #104]	@ (8004b04 <TIM_OC1_SetConfig+0x128>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d007      	beq.n	8004aae <TIM_OC1_SetConfig+0xd2>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	4a19      	ldr	r2, [pc, #100]	@ (8004b08 <TIM_OC1_SetConfig+0x12c>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d003      	beq.n	8004aae <TIM_OC1_SetConfig+0xd2>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a18      	ldr	r2, [pc, #96]	@ (8004b0c <TIM_OC1_SetConfig+0x130>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d111      	bne.n	8004ad2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ab4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004abc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	695b      	ldr	r3, [r3, #20]
 8004ac2:	693a      	ldr	r2, [r7, #16]
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	693a      	ldr	r2, [r7, #16]
 8004ad6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	68fa      	ldr	r2, [r7, #12]
 8004adc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	685a      	ldr	r2, [r3, #4]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	697a      	ldr	r2, [r7, #20]
 8004aea:	621a      	str	r2, [r3, #32]
}
 8004aec:	bf00      	nop
 8004aee:	371c      	adds	r7, #28
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr
 8004af8:	40012c00 	.word	0x40012c00
 8004afc:	40013400 	.word	0x40013400
 8004b00:	40014000 	.word	0x40014000
 8004b04:	40014400 	.word	0x40014400
 8004b08:	40014800 	.word	0x40014800
 8004b0c:	40015000 	.word	0x40015000

08004b10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b087      	sub	sp, #28
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a1b      	ldr	r3, [r3, #32]
 8004b1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6a1b      	ldr	r3, [r3, #32]
 8004b24:	f023 0210 	bic.w	r2, r3, #16
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	699b      	ldr	r3, [r3, #24]
 8004b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	021b      	lsls	r3, r3, #8
 8004b52:	68fa      	ldr	r2, [r7, #12]
 8004b54:	4313      	orrs	r3, r2
 8004b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	f023 0320 	bic.w	r3, r3, #32
 8004b5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	011b      	lsls	r3, r3, #4
 8004b66:	697a      	ldr	r2, [r7, #20]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a2c      	ldr	r2, [pc, #176]	@ (8004c20 <TIM_OC2_SetConfig+0x110>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d007      	beq.n	8004b84 <TIM_OC2_SetConfig+0x74>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a2b      	ldr	r2, [pc, #172]	@ (8004c24 <TIM_OC2_SetConfig+0x114>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d003      	beq.n	8004b84 <TIM_OC2_SetConfig+0x74>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4a2a      	ldr	r2, [pc, #168]	@ (8004c28 <TIM_OC2_SetConfig+0x118>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d10d      	bne.n	8004ba0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	011b      	lsls	r3, r3, #4
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b9e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a1f      	ldr	r2, [pc, #124]	@ (8004c20 <TIM_OC2_SetConfig+0x110>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d013      	beq.n	8004bd0 <TIM_OC2_SetConfig+0xc0>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a1e      	ldr	r2, [pc, #120]	@ (8004c24 <TIM_OC2_SetConfig+0x114>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d00f      	beq.n	8004bd0 <TIM_OC2_SetConfig+0xc0>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a1e      	ldr	r2, [pc, #120]	@ (8004c2c <TIM_OC2_SetConfig+0x11c>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d00b      	beq.n	8004bd0 <TIM_OC2_SetConfig+0xc0>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a1d      	ldr	r2, [pc, #116]	@ (8004c30 <TIM_OC2_SetConfig+0x120>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d007      	beq.n	8004bd0 <TIM_OC2_SetConfig+0xc0>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a1c      	ldr	r2, [pc, #112]	@ (8004c34 <TIM_OC2_SetConfig+0x124>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d003      	beq.n	8004bd0 <TIM_OC2_SetConfig+0xc0>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a17      	ldr	r2, [pc, #92]	@ (8004c28 <TIM_OC2_SetConfig+0x118>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d113      	bne.n	8004bf8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004bd6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bde:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	695b      	ldr	r3, [r3, #20]
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	693a      	ldr	r2, [r7, #16]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	699b      	ldr	r3, [r3, #24]
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	693a      	ldr	r2, [r7, #16]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	68fa      	ldr	r2, [r7, #12]
 8004c02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	685a      	ldr	r2, [r3, #4]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	697a      	ldr	r2, [r7, #20]
 8004c10:	621a      	str	r2, [r3, #32]
}
 8004c12:	bf00      	nop
 8004c14:	371c      	adds	r7, #28
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr
 8004c1e:	bf00      	nop
 8004c20:	40012c00 	.word	0x40012c00
 8004c24:	40013400 	.word	0x40013400
 8004c28:	40015000 	.word	0x40015000
 8004c2c:	40014000 	.word	0x40014000
 8004c30:	40014400 	.word	0x40014400
 8004c34:	40014800 	.word	0x40014800

08004c38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b087      	sub	sp, #28
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a1b      	ldr	r3, [r3, #32]
 8004c46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6a1b      	ldr	r3, [r3, #32]
 8004c4c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	69db      	ldr	r3, [r3, #28]
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f023 0303 	bic.w	r3, r3, #3
 8004c72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	68fa      	ldr	r2, [r7, #12]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	021b      	lsls	r3, r3, #8
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a2b      	ldr	r2, [pc, #172]	@ (8004d44 <TIM_OC3_SetConfig+0x10c>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d007      	beq.n	8004caa <TIM_OC3_SetConfig+0x72>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4a2a      	ldr	r2, [pc, #168]	@ (8004d48 <TIM_OC3_SetConfig+0x110>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d003      	beq.n	8004caa <TIM_OC3_SetConfig+0x72>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	4a29      	ldr	r2, [pc, #164]	@ (8004d4c <TIM_OC3_SetConfig+0x114>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d10d      	bne.n	8004cc6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004cb0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	021b      	lsls	r3, r3, #8
 8004cb8:	697a      	ldr	r2, [r7, #20]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004cc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a1e      	ldr	r2, [pc, #120]	@ (8004d44 <TIM_OC3_SetConfig+0x10c>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d013      	beq.n	8004cf6 <TIM_OC3_SetConfig+0xbe>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a1d      	ldr	r2, [pc, #116]	@ (8004d48 <TIM_OC3_SetConfig+0x110>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d00f      	beq.n	8004cf6 <TIM_OC3_SetConfig+0xbe>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4a1d      	ldr	r2, [pc, #116]	@ (8004d50 <TIM_OC3_SetConfig+0x118>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d00b      	beq.n	8004cf6 <TIM_OC3_SetConfig+0xbe>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a1c      	ldr	r2, [pc, #112]	@ (8004d54 <TIM_OC3_SetConfig+0x11c>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d007      	beq.n	8004cf6 <TIM_OC3_SetConfig+0xbe>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	4a1b      	ldr	r2, [pc, #108]	@ (8004d58 <TIM_OC3_SetConfig+0x120>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d003      	beq.n	8004cf6 <TIM_OC3_SetConfig+0xbe>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	4a16      	ldr	r2, [pc, #88]	@ (8004d4c <TIM_OC3_SetConfig+0x114>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d113      	bne.n	8004d1e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004cfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	011b      	lsls	r3, r3, #4
 8004d0c:	693a      	ldr	r2, [r7, #16]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	699b      	ldr	r3, [r3, #24]
 8004d16:	011b      	lsls	r3, r3, #4
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	693a      	ldr	r2, [r7, #16]
 8004d22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	68fa      	ldr	r2, [r7, #12]
 8004d28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	685a      	ldr	r2, [r3, #4]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	697a      	ldr	r2, [r7, #20]
 8004d36:	621a      	str	r2, [r3, #32]
}
 8004d38:	bf00      	nop
 8004d3a:	371c      	adds	r7, #28
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d42:	4770      	bx	lr
 8004d44:	40012c00 	.word	0x40012c00
 8004d48:	40013400 	.word	0x40013400
 8004d4c:	40015000 	.word	0x40015000
 8004d50:	40014000 	.word	0x40014000
 8004d54:	40014400 	.word	0x40014400
 8004d58:	40014800 	.word	0x40014800

08004d5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b087      	sub	sp, #28
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a1b      	ldr	r3, [r3, #32]
 8004d6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a1b      	ldr	r3, [r3, #32]
 8004d70:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	69db      	ldr	r3, [r3, #28]
 8004d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	021b      	lsls	r3, r3, #8
 8004d9e:	68fa      	ldr	r2, [r7, #12]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004daa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	031b      	lsls	r3, r3, #12
 8004db2:	697a      	ldr	r2, [r7, #20]
 8004db4:	4313      	orrs	r3, r2
 8004db6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a2c      	ldr	r2, [pc, #176]	@ (8004e6c <TIM_OC4_SetConfig+0x110>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d007      	beq.n	8004dd0 <TIM_OC4_SetConfig+0x74>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a2b      	ldr	r2, [pc, #172]	@ (8004e70 <TIM_OC4_SetConfig+0x114>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d003      	beq.n	8004dd0 <TIM_OC4_SetConfig+0x74>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a2a      	ldr	r2, [pc, #168]	@ (8004e74 <TIM_OC4_SetConfig+0x118>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d10d      	bne.n	8004dec <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004dd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	031b      	lsls	r3, r3, #12
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004dea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a1f      	ldr	r2, [pc, #124]	@ (8004e6c <TIM_OC4_SetConfig+0x110>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d013      	beq.n	8004e1c <TIM_OC4_SetConfig+0xc0>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	4a1e      	ldr	r2, [pc, #120]	@ (8004e70 <TIM_OC4_SetConfig+0x114>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d00f      	beq.n	8004e1c <TIM_OC4_SetConfig+0xc0>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a1e      	ldr	r2, [pc, #120]	@ (8004e78 <TIM_OC4_SetConfig+0x11c>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d00b      	beq.n	8004e1c <TIM_OC4_SetConfig+0xc0>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	4a1d      	ldr	r2, [pc, #116]	@ (8004e7c <TIM_OC4_SetConfig+0x120>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d007      	beq.n	8004e1c <TIM_OC4_SetConfig+0xc0>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4a1c      	ldr	r2, [pc, #112]	@ (8004e80 <TIM_OC4_SetConfig+0x124>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d003      	beq.n	8004e1c <TIM_OC4_SetConfig+0xc0>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	4a17      	ldr	r2, [pc, #92]	@ (8004e74 <TIM_OC4_SetConfig+0x118>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d113      	bne.n	8004e44 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e22:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004e2a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	695b      	ldr	r3, [r3, #20]
 8004e30:	019b      	lsls	r3, r3, #6
 8004e32:	693a      	ldr	r2, [r7, #16]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	699b      	ldr	r3, [r3, #24]
 8004e3c:	019b      	lsls	r3, r3, #6
 8004e3e:	693a      	ldr	r2, [r7, #16]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	693a      	ldr	r2, [r7, #16]
 8004e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	68fa      	ldr	r2, [r7, #12]
 8004e4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	685a      	ldr	r2, [r3, #4]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	621a      	str	r2, [r3, #32]
}
 8004e5e:	bf00      	nop
 8004e60:	371c      	adds	r7, #28
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop
 8004e6c:	40012c00 	.word	0x40012c00
 8004e70:	40013400 	.word	0x40013400
 8004e74:	40015000 	.word	0x40015000
 8004e78:	40014000 	.word	0x40014000
 8004e7c:	40014400 	.word	0x40014400
 8004e80:	40014800 	.word	0x40014800

08004e84 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b087      	sub	sp, #28
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a1b      	ldr	r3, [r3, #32]
 8004e92:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a1b      	ldr	r3, [r3, #32]
 8004e98:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004eb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	68fa      	ldr	r2, [r7, #12]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004ec8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	041b      	lsls	r3, r3, #16
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a19      	ldr	r2, [pc, #100]	@ (8004f40 <TIM_OC5_SetConfig+0xbc>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d013      	beq.n	8004f06 <TIM_OC5_SetConfig+0x82>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a18      	ldr	r2, [pc, #96]	@ (8004f44 <TIM_OC5_SetConfig+0xc0>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d00f      	beq.n	8004f06 <TIM_OC5_SetConfig+0x82>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a17      	ldr	r2, [pc, #92]	@ (8004f48 <TIM_OC5_SetConfig+0xc4>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d00b      	beq.n	8004f06 <TIM_OC5_SetConfig+0x82>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a16      	ldr	r2, [pc, #88]	@ (8004f4c <TIM_OC5_SetConfig+0xc8>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d007      	beq.n	8004f06 <TIM_OC5_SetConfig+0x82>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a15      	ldr	r2, [pc, #84]	@ (8004f50 <TIM_OC5_SetConfig+0xcc>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d003      	beq.n	8004f06 <TIM_OC5_SetConfig+0x82>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a14      	ldr	r2, [pc, #80]	@ (8004f54 <TIM_OC5_SetConfig+0xd0>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d109      	bne.n	8004f1a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f0c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	695b      	ldr	r3, [r3, #20]
 8004f12:	021b      	lsls	r3, r3, #8
 8004f14:	697a      	ldr	r2, [r7, #20]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	697a      	ldr	r2, [r7, #20]
 8004f1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	685a      	ldr	r2, [r3, #4]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	693a      	ldr	r2, [r7, #16]
 8004f32:	621a      	str	r2, [r3, #32]
}
 8004f34:	bf00      	nop
 8004f36:	371c      	adds	r7, #28
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr
 8004f40:	40012c00 	.word	0x40012c00
 8004f44:	40013400 	.word	0x40013400
 8004f48:	40014000 	.word	0x40014000
 8004f4c:	40014400 	.word	0x40014400
 8004f50:	40014800 	.word	0x40014800
 8004f54:	40015000 	.word	0x40015000

08004f58 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b087      	sub	sp, #28
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a1b      	ldr	r3, [r3, #32]
 8004f66:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6a1b      	ldr	r3, [r3, #32]
 8004f6c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	021b      	lsls	r3, r3, #8
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004f9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	051b      	lsls	r3, r3, #20
 8004fa6:	693a      	ldr	r2, [r7, #16]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a1a      	ldr	r2, [pc, #104]	@ (8005018 <TIM_OC6_SetConfig+0xc0>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d013      	beq.n	8004fdc <TIM_OC6_SetConfig+0x84>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a19      	ldr	r2, [pc, #100]	@ (800501c <TIM_OC6_SetConfig+0xc4>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d00f      	beq.n	8004fdc <TIM_OC6_SetConfig+0x84>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a18      	ldr	r2, [pc, #96]	@ (8005020 <TIM_OC6_SetConfig+0xc8>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d00b      	beq.n	8004fdc <TIM_OC6_SetConfig+0x84>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a17      	ldr	r2, [pc, #92]	@ (8005024 <TIM_OC6_SetConfig+0xcc>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d007      	beq.n	8004fdc <TIM_OC6_SetConfig+0x84>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a16      	ldr	r2, [pc, #88]	@ (8005028 <TIM_OC6_SetConfig+0xd0>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d003      	beq.n	8004fdc <TIM_OC6_SetConfig+0x84>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4a15      	ldr	r2, [pc, #84]	@ (800502c <TIM_OC6_SetConfig+0xd4>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d109      	bne.n	8004ff0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fe2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	695b      	ldr	r3, [r3, #20]
 8004fe8:	029b      	lsls	r3, r3, #10
 8004fea:	697a      	ldr	r2, [r7, #20]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	697a      	ldr	r2, [r7, #20]
 8004ff4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	68fa      	ldr	r2, [r7, #12]
 8004ffa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	685a      	ldr	r2, [r3, #4]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	693a      	ldr	r2, [r7, #16]
 8005008:	621a      	str	r2, [r3, #32]
}
 800500a:	bf00      	nop
 800500c:	371c      	adds	r7, #28
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr
 8005016:	bf00      	nop
 8005018:	40012c00 	.word	0x40012c00
 800501c:	40013400 	.word	0x40013400
 8005020:	40014000 	.word	0x40014000
 8005024:	40014400 	.word	0x40014400
 8005028:	40014800 	.word	0x40014800
 800502c:	40015000 	.word	0x40015000

08005030 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005030:	b480      	push	{r7}
 8005032:	b087      	sub	sp, #28
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6a1b      	ldr	r3, [r3, #32]
 8005040:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6a1b      	ldr	r3, [r3, #32]
 8005046:	f023 0201 	bic.w	r2, r3, #1
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800505a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	011b      	lsls	r3, r3, #4
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	4313      	orrs	r3, r2
 8005064:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	f023 030a 	bic.w	r3, r3, #10
 800506c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800506e:	697a      	ldr	r2, [r7, #20]
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	4313      	orrs	r3, r2
 8005074:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	693a      	ldr	r2, [r7, #16]
 800507a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	697a      	ldr	r2, [r7, #20]
 8005080:	621a      	str	r2, [r3, #32]
}
 8005082:	bf00      	nop
 8005084:	371c      	adds	r7, #28
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr

0800508e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800508e:	b480      	push	{r7}
 8005090:	b087      	sub	sp, #28
 8005092:	af00      	add	r7, sp, #0
 8005094:	60f8      	str	r0, [r7, #12]
 8005096:	60b9      	str	r1, [r7, #8]
 8005098:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	6a1b      	ldr	r3, [r3, #32]
 800509e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6a1b      	ldr	r3, [r3, #32]
 80050a4:	f023 0210 	bic.w	r2, r3, #16
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	699b      	ldr	r3, [r3, #24]
 80050b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80050b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	031b      	lsls	r3, r3, #12
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80050ca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	011b      	lsls	r3, r3, #4
 80050d0:	697a      	ldr	r2, [r7, #20]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	693a      	ldr	r2, [r7, #16]
 80050da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	697a      	ldr	r2, [r7, #20]
 80050e0:	621a      	str	r2, [r3, #32]
}
 80050e2:	bf00      	nop
 80050e4:	371c      	adds	r7, #28
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr

080050ee <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80050ee:	b480      	push	{r7}
 80050f0:	b085      	sub	sp, #20
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
 80050f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005104:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005108:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800510a:	683a      	ldr	r2, [r7, #0]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	4313      	orrs	r3, r2
 8005110:	f043 0307 	orr.w	r3, r3, #7
 8005114:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	609a      	str	r2, [r3, #8]
}
 800511c:	bf00      	nop
 800511e:	3714      	adds	r7, #20
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005128:	b480      	push	{r7}
 800512a:	b087      	sub	sp, #28
 800512c:	af00      	add	r7, sp, #0
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	607a      	str	r2, [r7, #4]
 8005134:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005142:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	021a      	lsls	r2, r3, #8
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	431a      	orrs	r2, r3
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	4313      	orrs	r3, r2
 8005150:	697a      	ldr	r2, [r7, #20]
 8005152:	4313      	orrs	r3, r2
 8005154:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	697a      	ldr	r2, [r7, #20]
 800515a:	609a      	str	r2, [r3, #8]
}
 800515c:	bf00      	nop
 800515e:	371c      	adds	r7, #28
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr

08005168 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005168:	b480      	push	{r7}
 800516a:	b087      	sub	sp, #28
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	f003 031f 	and.w	r3, r3, #31
 800517a:	2201      	movs	r2, #1
 800517c:	fa02 f303 	lsl.w	r3, r2, r3
 8005180:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6a1a      	ldr	r2, [r3, #32]
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	43db      	mvns	r3, r3
 800518a:	401a      	ands	r2, r3
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6a1a      	ldr	r2, [r3, #32]
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	f003 031f 	and.w	r3, r3, #31
 800519a:	6879      	ldr	r1, [r7, #4]
 800519c:	fa01 f303 	lsl.w	r3, r1, r3
 80051a0:	431a      	orrs	r2, r3
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	621a      	str	r2, [r3, #32]
}
 80051a6:	bf00      	nop
 80051a8:	371c      	adds	r7, #28
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
	...

080051b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d101      	bne.n	80051cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051c8:	2302      	movs	r3, #2
 80051ca:	e074      	b.n	80052b6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2202      	movs	r2, #2
 80051d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a34      	ldr	r2, [pc, #208]	@ (80052c4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d009      	beq.n	800520a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a33      	ldr	r2, [pc, #204]	@ (80052c8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d004      	beq.n	800520a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a31      	ldr	r2, [pc, #196]	@ (80052cc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d108      	bne.n	800521c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005210:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	68fa      	ldr	r2, [r7, #12]
 8005218:	4313      	orrs	r3, r2
 800521a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005226:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	4313      	orrs	r3, r2
 8005230:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68fa      	ldr	r2, [r7, #12]
 8005238:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a21      	ldr	r2, [pc, #132]	@ (80052c4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d022      	beq.n	800528a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800524c:	d01d      	beq.n	800528a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a1f      	ldr	r2, [pc, #124]	@ (80052d0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d018      	beq.n	800528a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a1d      	ldr	r2, [pc, #116]	@ (80052d4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d013      	beq.n	800528a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a1c      	ldr	r2, [pc, #112]	@ (80052d8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d00e      	beq.n	800528a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a15      	ldr	r2, [pc, #84]	@ (80052c8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d009      	beq.n	800528a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a18      	ldr	r2, [pc, #96]	@ (80052dc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d004      	beq.n	800528a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a11      	ldr	r2, [pc, #68]	@ (80052cc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d10c      	bne.n	80052a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005290:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	68ba      	ldr	r2, [r7, #8]
 8005298:	4313      	orrs	r3, r2
 800529a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	68ba      	ldr	r2, [r7, #8]
 80052a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80052b4:	2300      	movs	r3, #0
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3714      	adds	r7, #20
 80052ba:	46bd      	mov	sp, r7
 80052bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c0:	4770      	bx	lr
 80052c2:	bf00      	nop
 80052c4:	40012c00 	.word	0x40012c00
 80052c8:	40013400 	.word	0x40013400
 80052cc:	40015000 	.word	0x40015000
 80052d0:	40000400 	.word	0x40000400
 80052d4:	40000800 	.word	0x40000800
 80052d8:	40000c00 	.word	0x40000c00
 80052dc:	40014000 	.word	0x40014000

080052e0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b085      	sub	sp, #20
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80052ea:	2300      	movs	r3, #0
 80052ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d101      	bne.n	80052fc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80052f8:	2302      	movs	r3, #2
 80052fa:	e078      	b.n	80053ee <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2201      	movs	r2, #1
 8005300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	4313      	orrs	r3, r2
 8005310:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	4313      	orrs	r3, r2
 800531e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	4313      	orrs	r3, r2
 800532c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4313      	orrs	r3, r2
 800533a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	4313      	orrs	r3, r2
 8005348:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	695b      	ldr	r3, [r3, #20]
 8005354:	4313      	orrs	r3, r2
 8005356:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005362:	4313      	orrs	r3, r2
 8005364:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	699b      	ldr	r3, [r3, #24]
 8005370:	041b      	lsls	r3, r3, #16
 8005372:	4313      	orrs	r3, r2
 8005374:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	69db      	ldr	r3, [r3, #28]
 8005380:	4313      	orrs	r3, r2
 8005382:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a1c      	ldr	r2, [pc, #112]	@ (80053fc <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d009      	beq.n	80053a2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a1b      	ldr	r2, [pc, #108]	@ (8005400 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d004      	beq.n	80053a2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a19      	ldr	r2, [pc, #100]	@ (8005404 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d11c      	bne.n	80053dc <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ac:	051b      	lsls	r3, r3, #20
 80053ae:	4313      	orrs	r3, r2
 80053b0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	6a1b      	ldr	r3, [r3, #32]
 80053bc:	4313      	orrs	r3, r2
 80053be:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ca:	4313      	orrs	r3, r2
 80053cc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d8:	4313      	orrs	r3, r2
 80053da:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	68fa      	ldr	r2, [r7, #12]
 80053e2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80053ec:	2300      	movs	r3, #0
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3714      	adds	r7, #20
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr
 80053fa:	bf00      	nop
 80053fc:	40012c00 	.word	0x40012c00
 8005400:	40013400 	.word	0x40013400
 8005404:	40015000 	.word	0x40015000

08005408 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005410:	bf00      	nop
 8005412:	370c      	adds	r7, #12
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005424:	bf00      	nop
 8005426:	370c      	adds	r7, #12
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005438:	bf00      	nop
 800543a:	370c      	adds	r7, #12
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr

08005444 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005444:	b480      	push	{r7}
 8005446:	b083      	sub	sp, #12
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800544c:	bf00      	nop
 800544e:	370c      	adds	r7, #12
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr

08005458 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005460:	bf00      	nop
 8005462:	370c      	adds	r7, #12
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr

0800546c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005474:	bf00      	nop
 8005476:	370c      	adds	r7, #12
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr

08005480 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005480:	b480      	push	{r7}
 8005482:	b083      	sub	sp, #12
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005488:	bf00      	nop
 800548a:	370c      	adds	r7, #12
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr

08005494 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b082      	sub	sp, #8
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d101      	bne.n	80054a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e042      	b.n	800552c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d106      	bne.n	80054be <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f7fc fdf7 	bl	80020ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2224      	movs	r2, #36	@ 0x24
 80054c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f022 0201 	bic.w	r2, r2, #1
 80054d4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d002      	beq.n	80054e4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 fbb2 	bl	8005c48 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80054e4:	6878      	ldr	r0, [r7, #4]
 80054e6:	f000 f8b3 	bl	8005650 <UART_SetConfig>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d101      	bne.n	80054f4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	e01b      	b.n	800552c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	685a      	ldr	r2, [r3, #4]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005502:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	689a      	ldr	r2, [r3, #8]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005512:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f042 0201 	orr.w	r2, r2, #1
 8005522:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f000 fc31 	bl	8005d8c <UART_CheckIdleState>
 800552a:	4603      	mov	r3, r0
}
 800552c:	4618      	mov	r0, r3
 800552e:	3708      	adds	r7, #8
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}

08005534 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b08a      	sub	sp, #40	@ 0x28
 8005538:	af02      	add	r7, sp, #8
 800553a:	60f8      	str	r0, [r7, #12]
 800553c:	60b9      	str	r1, [r7, #8]
 800553e:	603b      	str	r3, [r7, #0]
 8005540:	4613      	mov	r3, r2
 8005542:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800554a:	2b20      	cmp	r3, #32
 800554c:	d17b      	bne.n	8005646 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d002      	beq.n	800555a <HAL_UART_Transmit+0x26>
 8005554:	88fb      	ldrh	r3, [r7, #6]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d101      	bne.n	800555e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e074      	b.n	8005648 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2200      	movs	r2, #0
 8005562:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2221      	movs	r2, #33	@ 0x21
 800556a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800556e:	f7fc fe83 	bl	8002278 <HAL_GetTick>
 8005572:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	88fa      	ldrh	r2, [r7, #6]
 8005578:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	88fa      	ldrh	r2, [r7, #6]
 8005580:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800558c:	d108      	bne.n	80055a0 <HAL_UART_Transmit+0x6c>
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d104      	bne.n	80055a0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005596:	2300      	movs	r3, #0
 8005598:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	61bb      	str	r3, [r7, #24]
 800559e:	e003      	b.n	80055a8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80055a4:	2300      	movs	r3, #0
 80055a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80055a8:	e030      	b.n	800560c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	9300      	str	r3, [sp, #0]
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	2200      	movs	r2, #0
 80055b2:	2180      	movs	r1, #128	@ 0x80
 80055b4:	68f8      	ldr	r0, [r7, #12]
 80055b6:	f000 fc93 	bl	8005ee0 <UART_WaitOnFlagUntilTimeout>
 80055ba:	4603      	mov	r3, r0
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d005      	beq.n	80055cc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2220      	movs	r2, #32
 80055c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80055c8:	2303      	movs	r3, #3
 80055ca:	e03d      	b.n	8005648 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80055cc:	69fb      	ldr	r3, [r7, #28]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d10b      	bne.n	80055ea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	881b      	ldrh	r3, [r3, #0]
 80055d6:	461a      	mov	r2, r3
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80055e0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	3302      	adds	r3, #2
 80055e6:	61bb      	str	r3, [r7, #24]
 80055e8:	e007      	b.n	80055fa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	781a      	ldrb	r2, [r3, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80055f4:	69fb      	ldr	r3, [r7, #28]
 80055f6:	3301      	adds	r3, #1
 80055f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005600:	b29b      	uxth	r3, r3
 8005602:	3b01      	subs	r3, #1
 8005604:	b29a      	uxth	r2, r3
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005612:	b29b      	uxth	r3, r3
 8005614:	2b00      	cmp	r3, #0
 8005616:	d1c8      	bne.n	80055aa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	9300      	str	r3, [sp, #0]
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	2200      	movs	r2, #0
 8005620:	2140      	movs	r1, #64	@ 0x40
 8005622:	68f8      	ldr	r0, [r7, #12]
 8005624:	f000 fc5c 	bl	8005ee0 <UART_WaitOnFlagUntilTimeout>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d005      	beq.n	800563a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2220      	movs	r2, #32
 8005632:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005636:	2303      	movs	r3, #3
 8005638:	e006      	b.n	8005648 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2220      	movs	r2, #32
 800563e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005642:	2300      	movs	r3, #0
 8005644:	e000      	b.n	8005648 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005646:	2302      	movs	r3, #2
  }
}
 8005648:	4618      	mov	r0, r3
 800564a:	3720      	adds	r7, #32
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005654:	b08c      	sub	sp, #48	@ 0x30
 8005656:	af00      	add	r7, sp, #0
 8005658:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800565a:	2300      	movs	r3, #0
 800565c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	689a      	ldr	r2, [r3, #8]
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	691b      	ldr	r3, [r3, #16]
 8005668:	431a      	orrs	r2, r3
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	695b      	ldr	r3, [r3, #20]
 800566e:	431a      	orrs	r2, r3
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	69db      	ldr	r3, [r3, #28]
 8005674:	4313      	orrs	r3, r2
 8005676:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	4baa      	ldr	r3, [pc, #680]	@ (8005928 <UART_SetConfig+0x2d8>)
 8005680:	4013      	ands	r3, r2
 8005682:	697a      	ldr	r2, [r7, #20]
 8005684:	6812      	ldr	r2, [r2, #0]
 8005686:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005688:	430b      	orrs	r3, r1
 800568a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	68da      	ldr	r2, [r3, #12]
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	430a      	orrs	r2, r1
 80056a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	699b      	ldr	r3, [r3, #24]
 80056a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a9f      	ldr	r2, [pc, #636]	@ (800592c <UART_SetConfig+0x2dc>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d004      	beq.n	80056bc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	6a1b      	ldr	r3, [r3, #32]
 80056b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056b8:	4313      	orrs	r3, r2
 80056ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80056c6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80056ca:	697a      	ldr	r2, [r7, #20]
 80056cc:	6812      	ldr	r2, [r2, #0]
 80056ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056d0:	430b      	orrs	r3, r1
 80056d2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056da:	f023 010f 	bic.w	r1, r3, #15
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	430a      	orrs	r2, r1
 80056e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a90      	ldr	r2, [pc, #576]	@ (8005930 <UART_SetConfig+0x2e0>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d125      	bne.n	8005740 <UART_SetConfig+0xf0>
 80056f4:	4b8f      	ldr	r3, [pc, #572]	@ (8005934 <UART_SetConfig+0x2e4>)
 80056f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056fa:	f003 0303 	and.w	r3, r3, #3
 80056fe:	2b03      	cmp	r3, #3
 8005700:	d81a      	bhi.n	8005738 <UART_SetConfig+0xe8>
 8005702:	a201      	add	r2, pc, #4	@ (adr r2, 8005708 <UART_SetConfig+0xb8>)
 8005704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005708:	08005719 	.word	0x08005719
 800570c:	08005729 	.word	0x08005729
 8005710:	08005721 	.word	0x08005721
 8005714:	08005731 	.word	0x08005731
 8005718:	2301      	movs	r3, #1
 800571a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800571e:	e116      	b.n	800594e <UART_SetConfig+0x2fe>
 8005720:	2302      	movs	r3, #2
 8005722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005726:	e112      	b.n	800594e <UART_SetConfig+0x2fe>
 8005728:	2304      	movs	r3, #4
 800572a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800572e:	e10e      	b.n	800594e <UART_SetConfig+0x2fe>
 8005730:	2308      	movs	r3, #8
 8005732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005736:	e10a      	b.n	800594e <UART_SetConfig+0x2fe>
 8005738:	2310      	movs	r3, #16
 800573a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800573e:	e106      	b.n	800594e <UART_SetConfig+0x2fe>
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a7c      	ldr	r2, [pc, #496]	@ (8005938 <UART_SetConfig+0x2e8>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d138      	bne.n	80057bc <UART_SetConfig+0x16c>
 800574a:	4b7a      	ldr	r3, [pc, #488]	@ (8005934 <UART_SetConfig+0x2e4>)
 800574c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005750:	f003 030c 	and.w	r3, r3, #12
 8005754:	2b0c      	cmp	r3, #12
 8005756:	d82d      	bhi.n	80057b4 <UART_SetConfig+0x164>
 8005758:	a201      	add	r2, pc, #4	@ (adr r2, 8005760 <UART_SetConfig+0x110>)
 800575a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800575e:	bf00      	nop
 8005760:	08005795 	.word	0x08005795
 8005764:	080057b5 	.word	0x080057b5
 8005768:	080057b5 	.word	0x080057b5
 800576c:	080057b5 	.word	0x080057b5
 8005770:	080057a5 	.word	0x080057a5
 8005774:	080057b5 	.word	0x080057b5
 8005778:	080057b5 	.word	0x080057b5
 800577c:	080057b5 	.word	0x080057b5
 8005780:	0800579d 	.word	0x0800579d
 8005784:	080057b5 	.word	0x080057b5
 8005788:	080057b5 	.word	0x080057b5
 800578c:	080057b5 	.word	0x080057b5
 8005790:	080057ad 	.word	0x080057ad
 8005794:	2300      	movs	r3, #0
 8005796:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800579a:	e0d8      	b.n	800594e <UART_SetConfig+0x2fe>
 800579c:	2302      	movs	r3, #2
 800579e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057a2:	e0d4      	b.n	800594e <UART_SetConfig+0x2fe>
 80057a4:	2304      	movs	r3, #4
 80057a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057aa:	e0d0      	b.n	800594e <UART_SetConfig+0x2fe>
 80057ac:	2308      	movs	r3, #8
 80057ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057b2:	e0cc      	b.n	800594e <UART_SetConfig+0x2fe>
 80057b4:	2310      	movs	r3, #16
 80057b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057ba:	e0c8      	b.n	800594e <UART_SetConfig+0x2fe>
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a5e      	ldr	r2, [pc, #376]	@ (800593c <UART_SetConfig+0x2ec>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d125      	bne.n	8005812 <UART_SetConfig+0x1c2>
 80057c6:	4b5b      	ldr	r3, [pc, #364]	@ (8005934 <UART_SetConfig+0x2e4>)
 80057c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057cc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80057d0:	2b30      	cmp	r3, #48	@ 0x30
 80057d2:	d016      	beq.n	8005802 <UART_SetConfig+0x1b2>
 80057d4:	2b30      	cmp	r3, #48	@ 0x30
 80057d6:	d818      	bhi.n	800580a <UART_SetConfig+0x1ba>
 80057d8:	2b20      	cmp	r3, #32
 80057da:	d00a      	beq.n	80057f2 <UART_SetConfig+0x1a2>
 80057dc:	2b20      	cmp	r3, #32
 80057de:	d814      	bhi.n	800580a <UART_SetConfig+0x1ba>
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d002      	beq.n	80057ea <UART_SetConfig+0x19a>
 80057e4:	2b10      	cmp	r3, #16
 80057e6:	d008      	beq.n	80057fa <UART_SetConfig+0x1aa>
 80057e8:	e00f      	b.n	800580a <UART_SetConfig+0x1ba>
 80057ea:	2300      	movs	r3, #0
 80057ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057f0:	e0ad      	b.n	800594e <UART_SetConfig+0x2fe>
 80057f2:	2302      	movs	r3, #2
 80057f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057f8:	e0a9      	b.n	800594e <UART_SetConfig+0x2fe>
 80057fa:	2304      	movs	r3, #4
 80057fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005800:	e0a5      	b.n	800594e <UART_SetConfig+0x2fe>
 8005802:	2308      	movs	r3, #8
 8005804:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005808:	e0a1      	b.n	800594e <UART_SetConfig+0x2fe>
 800580a:	2310      	movs	r3, #16
 800580c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005810:	e09d      	b.n	800594e <UART_SetConfig+0x2fe>
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a4a      	ldr	r2, [pc, #296]	@ (8005940 <UART_SetConfig+0x2f0>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d125      	bne.n	8005868 <UART_SetConfig+0x218>
 800581c:	4b45      	ldr	r3, [pc, #276]	@ (8005934 <UART_SetConfig+0x2e4>)
 800581e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005822:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005826:	2bc0      	cmp	r3, #192	@ 0xc0
 8005828:	d016      	beq.n	8005858 <UART_SetConfig+0x208>
 800582a:	2bc0      	cmp	r3, #192	@ 0xc0
 800582c:	d818      	bhi.n	8005860 <UART_SetConfig+0x210>
 800582e:	2b80      	cmp	r3, #128	@ 0x80
 8005830:	d00a      	beq.n	8005848 <UART_SetConfig+0x1f8>
 8005832:	2b80      	cmp	r3, #128	@ 0x80
 8005834:	d814      	bhi.n	8005860 <UART_SetConfig+0x210>
 8005836:	2b00      	cmp	r3, #0
 8005838:	d002      	beq.n	8005840 <UART_SetConfig+0x1f0>
 800583a:	2b40      	cmp	r3, #64	@ 0x40
 800583c:	d008      	beq.n	8005850 <UART_SetConfig+0x200>
 800583e:	e00f      	b.n	8005860 <UART_SetConfig+0x210>
 8005840:	2300      	movs	r3, #0
 8005842:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005846:	e082      	b.n	800594e <UART_SetConfig+0x2fe>
 8005848:	2302      	movs	r3, #2
 800584a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800584e:	e07e      	b.n	800594e <UART_SetConfig+0x2fe>
 8005850:	2304      	movs	r3, #4
 8005852:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005856:	e07a      	b.n	800594e <UART_SetConfig+0x2fe>
 8005858:	2308      	movs	r3, #8
 800585a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800585e:	e076      	b.n	800594e <UART_SetConfig+0x2fe>
 8005860:	2310      	movs	r3, #16
 8005862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005866:	e072      	b.n	800594e <UART_SetConfig+0x2fe>
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a35      	ldr	r2, [pc, #212]	@ (8005944 <UART_SetConfig+0x2f4>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d12a      	bne.n	80058c8 <UART_SetConfig+0x278>
 8005872:	4b30      	ldr	r3, [pc, #192]	@ (8005934 <UART_SetConfig+0x2e4>)
 8005874:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005878:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800587c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005880:	d01a      	beq.n	80058b8 <UART_SetConfig+0x268>
 8005882:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005886:	d81b      	bhi.n	80058c0 <UART_SetConfig+0x270>
 8005888:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800588c:	d00c      	beq.n	80058a8 <UART_SetConfig+0x258>
 800588e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005892:	d815      	bhi.n	80058c0 <UART_SetConfig+0x270>
 8005894:	2b00      	cmp	r3, #0
 8005896:	d003      	beq.n	80058a0 <UART_SetConfig+0x250>
 8005898:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800589c:	d008      	beq.n	80058b0 <UART_SetConfig+0x260>
 800589e:	e00f      	b.n	80058c0 <UART_SetConfig+0x270>
 80058a0:	2300      	movs	r3, #0
 80058a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058a6:	e052      	b.n	800594e <UART_SetConfig+0x2fe>
 80058a8:	2302      	movs	r3, #2
 80058aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058ae:	e04e      	b.n	800594e <UART_SetConfig+0x2fe>
 80058b0:	2304      	movs	r3, #4
 80058b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058b6:	e04a      	b.n	800594e <UART_SetConfig+0x2fe>
 80058b8:	2308      	movs	r3, #8
 80058ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058be:	e046      	b.n	800594e <UART_SetConfig+0x2fe>
 80058c0:	2310      	movs	r3, #16
 80058c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058c6:	e042      	b.n	800594e <UART_SetConfig+0x2fe>
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a17      	ldr	r2, [pc, #92]	@ (800592c <UART_SetConfig+0x2dc>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d13a      	bne.n	8005948 <UART_SetConfig+0x2f8>
 80058d2:	4b18      	ldr	r3, [pc, #96]	@ (8005934 <UART_SetConfig+0x2e4>)
 80058d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058d8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80058dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80058e0:	d01a      	beq.n	8005918 <UART_SetConfig+0x2c8>
 80058e2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80058e6:	d81b      	bhi.n	8005920 <UART_SetConfig+0x2d0>
 80058e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058ec:	d00c      	beq.n	8005908 <UART_SetConfig+0x2b8>
 80058ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058f2:	d815      	bhi.n	8005920 <UART_SetConfig+0x2d0>
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d003      	beq.n	8005900 <UART_SetConfig+0x2b0>
 80058f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058fc:	d008      	beq.n	8005910 <UART_SetConfig+0x2c0>
 80058fe:	e00f      	b.n	8005920 <UART_SetConfig+0x2d0>
 8005900:	2300      	movs	r3, #0
 8005902:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005906:	e022      	b.n	800594e <UART_SetConfig+0x2fe>
 8005908:	2302      	movs	r3, #2
 800590a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800590e:	e01e      	b.n	800594e <UART_SetConfig+0x2fe>
 8005910:	2304      	movs	r3, #4
 8005912:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005916:	e01a      	b.n	800594e <UART_SetConfig+0x2fe>
 8005918:	2308      	movs	r3, #8
 800591a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800591e:	e016      	b.n	800594e <UART_SetConfig+0x2fe>
 8005920:	2310      	movs	r3, #16
 8005922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005926:	e012      	b.n	800594e <UART_SetConfig+0x2fe>
 8005928:	cfff69f3 	.word	0xcfff69f3
 800592c:	40008000 	.word	0x40008000
 8005930:	40013800 	.word	0x40013800
 8005934:	40021000 	.word	0x40021000
 8005938:	40004400 	.word	0x40004400
 800593c:	40004800 	.word	0x40004800
 8005940:	40004c00 	.word	0x40004c00
 8005944:	40005000 	.word	0x40005000
 8005948:	2310      	movs	r3, #16
 800594a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4aae      	ldr	r2, [pc, #696]	@ (8005c0c <UART_SetConfig+0x5bc>)
 8005954:	4293      	cmp	r3, r2
 8005956:	f040 8097 	bne.w	8005a88 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800595a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800595e:	2b08      	cmp	r3, #8
 8005960:	d823      	bhi.n	80059aa <UART_SetConfig+0x35a>
 8005962:	a201      	add	r2, pc, #4	@ (adr r2, 8005968 <UART_SetConfig+0x318>)
 8005964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005968:	0800598d 	.word	0x0800598d
 800596c:	080059ab 	.word	0x080059ab
 8005970:	08005995 	.word	0x08005995
 8005974:	080059ab 	.word	0x080059ab
 8005978:	0800599b 	.word	0x0800599b
 800597c:	080059ab 	.word	0x080059ab
 8005980:	080059ab 	.word	0x080059ab
 8005984:	080059ab 	.word	0x080059ab
 8005988:	080059a3 	.word	0x080059a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800598c:	f7fd fcbe 	bl	800330c <HAL_RCC_GetPCLK1Freq>
 8005990:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005992:	e010      	b.n	80059b6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005994:	4b9e      	ldr	r3, [pc, #632]	@ (8005c10 <UART_SetConfig+0x5c0>)
 8005996:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005998:	e00d      	b.n	80059b6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800599a:	f7fd fc49 	bl	8003230 <HAL_RCC_GetSysClockFreq>
 800599e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80059a0:	e009      	b.n	80059b6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80059a8:	e005      	b.n	80059b6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80059aa:	2300      	movs	r3, #0
 80059ac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80059b4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80059b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f000 8130 	beq.w	8005c1e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c2:	4a94      	ldr	r2, [pc, #592]	@ (8005c14 <UART_SetConfig+0x5c4>)
 80059c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80059c8:	461a      	mov	r2, r3
 80059ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80059d0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	685a      	ldr	r2, [r3, #4]
 80059d6:	4613      	mov	r3, r2
 80059d8:	005b      	lsls	r3, r3, #1
 80059da:	4413      	add	r3, r2
 80059dc:	69ba      	ldr	r2, [r7, #24]
 80059de:	429a      	cmp	r2, r3
 80059e0:	d305      	bcc.n	80059ee <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80059e8:	69ba      	ldr	r2, [r7, #24]
 80059ea:	429a      	cmp	r2, r3
 80059ec:	d903      	bls.n	80059f6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80059f4:	e113      	b.n	8005c1e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f8:	2200      	movs	r2, #0
 80059fa:	60bb      	str	r3, [r7, #8]
 80059fc:	60fa      	str	r2, [r7, #12]
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a02:	4a84      	ldr	r2, [pc, #528]	@ (8005c14 <UART_SetConfig+0x5c4>)
 8005a04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	603b      	str	r3, [r7, #0]
 8005a0e:	607a      	str	r2, [r7, #4]
 8005a10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a14:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005a18:	f7fb f95e 	bl	8000cd8 <__aeabi_uldivmod>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	460b      	mov	r3, r1
 8005a20:	4610      	mov	r0, r2
 8005a22:	4619      	mov	r1, r3
 8005a24:	f04f 0200 	mov.w	r2, #0
 8005a28:	f04f 0300 	mov.w	r3, #0
 8005a2c:	020b      	lsls	r3, r1, #8
 8005a2e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005a32:	0202      	lsls	r2, r0, #8
 8005a34:	6979      	ldr	r1, [r7, #20]
 8005a36:	6849      	ldr	r1, [r1, #4]
 8005a38:	0849      	lsrs	r1, r1, #1
 8005a3a:	2000      	movs	r0, #0
 8005a3c:	460c      	mov	r4, r1
 8005a3e:	4605      	mov	r5, r0
 8005a40:	eb12 0804 	adds.w	r8, r2, r4
 8005a44:	eb43 0905 	adc.w	r9, r3, r5
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	469a      	mov	sl, r3
 8005a50:	4693      	mov	fp, r2
 8005a52:	4652      	mov	r2, sl
 8005a54:	465b      	mov	r3, fp
 8005a56:	4640      	mov	r0, r8
 8005a58:	4649      	mov	r1, r9
 8005a5a:	f7fb f93d 	bl	8000cd8 <__aeabi_uldivmod>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	460b      	mov	r3, r1
 8005a62:	4613      	mov	r3, r2
 8005a64:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005a66:	6a3b      	ldr	r3, [r7, #32]
 8005a68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a6c:	d308      	bcc.n	8005a80 <UART_SetConfig+0x430>
 8005a6e:	6a3b      	ldr	r3, [r7, #32]
 8005a70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a74:	d204      	bcs.n	8005a80 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	6a3a      	ldr	r2, [r7, #32]
 8005a7c:	60da      	str	r2, [r3, #12]
 8005a7e:	e0ce      	b.n	8005c1e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005a86:	e0ca      	b.n	8005c1e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	69db      	ldr	r3, [r3, #28]
 8005a8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a90:	d166      	bne.n	8005b60 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005a92:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005a96:	2b08      	cmp	r3, #8
 8005a98:	d827      	bhi.n	8005aea <UART_SetConfig+0x49a>
 8005a9a:	a201      	add	r2, pc, #4	@ (adr r2, 8005aa0 <UART_SetConfig+0x450>)
 8005a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aa0:	08005ac5 	.word	0x08005ac5
 8005aa4:	08005acd 	.word	0x08005acd
 8005aa8:	08005ad5 	.word	0x08005ad5
 8005aac:	08005aeb 	.word	0x08005aeb
 8005ab0:	08005adb 	.word	0x08005adb
 8005ab4:	08005aeb 	.word	0x08005aeb
 8005ab8:	08005aeb 	.word	0x08005aeb
 8005abc:	08005aeb 	.word	0x08005aeb
 8005ac0:	08005ae3 	.word	0x08005ae3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ac4:	f7fd fc22 	bl	800330c <HAL_RCC_GetPCLK1Freq>
 8005ac8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005aca:	e014      	b.n	8005af6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005acc:	f7fd fc34 	bl	8003338 <HAL_RCC_GetPCLK2Freq>
 8005ad0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ad2:	e010      	b.n	8005af6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ad4:	4b4e      	ldr	r3, [pc, #312]	@ (8005c10 <UART_SetConfig+0x5c0>)
 8005ad6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ad8:	e00d      	b.n	8005af6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ada:	f7fd fba9 	bl	8003230 <HAL_RCC_GetSysClockFreq>
 8005ade:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ae0:	e009      	b.n	8005af6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ae2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ae6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ae8:	e005      	b.n	8005af6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005aea:	2300      	movs	r3, #0
 8005aec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005af4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	f000 8090 	beq.w	8005c1e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b02:	4a44      	ldr	r2, [pc, #272]	@ (8005c14 <UART_SetConfig+0x5c4>)
 8005b04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b08:	461a      	mov	r2, r3
 8005b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b10:	005a      	lsls	r2, r3, #1
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	085b      	lsrs	r3, r3, #1
 8005b18:	441a      	add	r2, r3
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b22:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b24:	6a3b      	ldr	r3, [r7, #32]
 8005b26:	2b0f      	cmp	r3, #15
 8005b28:	d916      	bls.n	8005b58 <UART_SetConfig+0x508>
 8005b2a:	6a3b      	ldr	r3, [r7, #32]
 8005b2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b30:	d212      	bcs.n	8005b58 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b32:	6a3b      	ldr	r3, [r7, #32]
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	f023 030f 	bic.w	r3, r3, #15
 8005b3a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b3c:	6a3b      	ldr	r3, [r7, #32]
 8005b3e:	085b      	lsrs	r3, r3, #1
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	f003 0307 	and.w	r3, r3, #7
 8005b46:	b29a      	uxth	r2, r3
 8005b48:	8bfb      	ldrh	r3, [r7, #30]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	8bfa      	ldrh	r2, [r7, #30]
 8005b54:	60da      	str	r2, [r3, #12]
 8005b56:	e062      	b.n	8005c1e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005b5e:	e05e      	b.n	8005c1e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b60:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005b64:	2b08      	cmp	r3, #8
 8005b66:	d828      	bhi.n	8005bba <UART_SetConfig+0x56a>
 8005b68:	a201      	add	r2, pc, #4	@ (adr r2, 8005b70 <UART_SetConfig+0x520>)
 8005b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b6e:	bf00      	nop
 8005b70:	08005b95 	.word	0x08005b95
 8005b74:	08005b9d 	.word	0x08005b9d
 8005b78:	08005ba5 	.word	0x08005ba5
 8005b7c:	08005bbb 	.word	0x08005bbb
 8005b80:	08005bab 	.word	0x08005bab
 8005b84:	08005bbb 	.word	0x08005bbb
 8005b88:	08005bbb 	.word	0x08005bbb
 8005b8c:	08005bbb 	.word	0x08005bbb
 8005b90:	08005bb3 	.word	0x08005bb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b94:	f7fd fbba 	bl	800330c <HAL_RCC_GetPCLK1Freq>
 8005b98:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005b9a:	e014      	b.n	8005bc6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b9c:	f7fd fbcc 	bl	8003338 <HAL_RCC_GetPCLK2Freq>
 8005ba0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ba2:	e010      	b.n	8005bc6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ba4:	4b1a      	ldr	r3, [pc, #104]	@ (8005c10 <UART_SetConfig+0x5c0>)
 8005ba6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ba8:	e00d      	b.n	8005bc6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005baa:	f7fd fb41 	bl	8003230 <HAL_RCC_GetSysClockFreq>
 8005bae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005bb0:	e009      	b.n	8005bc6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bb6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005bb8:	e005      	b.n	8005bc6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005bc4:	bf00      	nop
    }

    if (pclk != 0U)
 8005bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d028      	beq.n	8005c1e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd0:	4a10      	ldr	r2, [pc, #64]	@ (8005c14 <UART_SetConfig+0x5c4>)
 8005bd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bda:	fbb3 f2f2 	udiv	r2, r3, r2
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	085b      	lsrs	r3, r3, #1
 8005be4:	441a      	add	r2, r3
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005bf0:	6a3b      	ldr	r3, [r7, #32]
 8005bf2:	2b0f      	cmp	r3, #15
 8005bf4:	d910      	bls.n	8005c18 <UART_SetConfig+0x5c8>
 8005bf6:	6a3b      	ldr	r3, [r7, #32]
 8005bf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bfc:	d20c      	bcs.n	8005c18 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005bfe:	6a3b      	ldr	r3, [r7, #32]
 8005c00:	b29a      	uxth	r2, r3
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	60da      	str	r2, [r3, #12]
 8005c08:	e009      	b.n	8005c1e <UART_SetConfig+0x5ce>
 8005c0a:	bf00      	nop
 8005c0c:	40008000 	.word	0x40008000
 8005c10:	00f42400 	.word	0x00f42400
 8005c14:	0800a990 	.word	0x0800a990
      }
      else
      {
        ret = HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	2201      	movs	r2, #1
 8005c22:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	2200      	movs	r2, #0
 8005c32:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	2200      	movs	r2, #0
 8005c38:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005c3a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3730      	adds	r7, #48	@ 0x30
 8005c42:	46bd      	mov	sp, r7
 8005c44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005c48 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c54:	f003 0308 	and.w	r3, r3, #8
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d00a      	beq.n	8005c72 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	430a      	orrs	r2, r1
 8005c70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c76:	f003 0301 	and.w	r3, r3, #1
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00a      	beq.n	8005c94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	430a      	orrs	r2, r1
 8005c92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c98:	f003 0302 	and.w	r3, r3, #2
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d00a      	beq.n	8005cb6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	430a      	orrs	r2, r1
 8005cb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cba:	f003 0304 	and.w	r3, r3, #4
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d00a      	beq.n	8005cd8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cdc:	f003 0310 	and.w	r3, r3, #16
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d00a      	beq.n	8005cfa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	430a      	orrs	r2, r1
 8005cf8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cfe:	f003 0320 	and.w	r3, r3, #32
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d00a      	beq.n	8005d1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	430a      	orrs	r2, r1
 8005d1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d01a      	beq.n	8005d5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	430a      	orrs	r2, r1
 8005d3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d46:	d10a      	bne.n	8005d5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	430a      	orrs	r2, r1
 8005d5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d00a      	beq.n	8005d80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	430a      	orrs	r2, r1
 8005d7e:	605a      	str	r2, [r3, #4]
  }
}
 8005d80:	bf00      	nop
 8005d82:	370c      	adds	r7, #12
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr

08005d8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b098      	sub	sp, #96	@ 0x60
 8005d90:	af02      	add	r7, sp, #8
 8005d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2200      	movs	r2, #0
 8005d98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d9c:	f7fc fa6c 	bl	8002278 <HAL_GetTick>
 8005da0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 0308 	and.w	r3, r3, #8
 8005dac:	2b08      	cmp	r3, #8
 8005dae:	d12f      	bne.n	8005e10 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005db0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005db4:	9300      	str	r3, [sp, #0]
 8005db6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005db8:	2200      	movs	r2, #0
 8005dba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f000 f88e 	bl	8005ee0 <UART_WaitOnFlagUntilTimeout>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d022      	beq.n	8005e10 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dd2:	e853 3f00 	ldrex	r3, [r3]
 8005dd6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005dde:	653b      	str	r3, [r7, #80]	@ 0x50
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	461a      	mov	r2, r3
 8005de6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005de8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005dea:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005dee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005df0:	e841 2300 	strex	r3, r2, [r1]
 8005df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d1e6      	bne.n	8005dca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2220      	movs	r2, #32
 8005e00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e0c:	2303      	movs	r3, #3
 8005e0e:	e063      	b.n	8005ed8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0304 	and.w	r3, r3, #4
 8005e1a:	2b04      	cmp	r3, #4
 8005e1c:	d149      	bne.n	8005eb2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e1e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005e22:	9300      	str	r3, [sp, #0]
 8005e24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e26:	2200      	movs	r2, #0
 8005e28:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f000 f857 	bl	8005ee0 <UART_WaitOnFlagUntilTimeout>
 8005e32:	4603      	mov	r3, r0
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d03c      	beq.n	8005eb2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e40:	e853 3f00 	ldrex	r3, [r3]
 8005e44:	623b      	str	r3, [r7, #32]
   return(result);
 8005e46:	6a3b      	ldr	r3, [r7, #32]
 8005e48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	461a      	mov	r2, r3
 8005e54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e56:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e58:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e5e:	e841 2300 	strex	r3, r2, [r1]
 8005e62:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d1e6      	bne.n	8005e38 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	3308      	adds	r3, #8
 8005e70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	e853 3f00 	ldrex	r3, [r3]
 8005e78:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f023 0301 	bic.w	r3, r3, #1
 8005e80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	3308      	adds	r3, #8
 8005e88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e8a:	61fa      	str	r2, [r7, #28]
 8005e8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e8e:	69b9      	ldr	r1, [r7, #24]
 8005e90:	69fa      	ldr	r2, [r7, #28]
 8005e92:	e841 2300 	strex	r3, r2, [r1]
 8005e96:	617b      	str	r3, [r7, #20]
   return(result);
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1e5      	bne.n	8005e6a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2220      	movs	r2, #32
 8005ea2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	e012      	b.n	8005ed8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2220      	movs	r2, #32
 8005eb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2220      	movs	r2, #32
 8005ebe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ed6:	2300      	movs	r3, #0
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3758      	adds	r7, #88	@ 0x58
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b084      	sub	sp, #16
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	603b      	str	r3, [r7, #0]
 8005eec:	4613      	mov	r3, r2
 8005eee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ef0:	e04f      	b.n	8005f92 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ef2:	69bb      	ldr	r3, [r7, #24]
 8005ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ef8:	d04b      	beq.n	8005f92 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005efa:	f7fc f9bd 	bl	8002278 <HAL_GetTick>
 8005efe:	4602      	mov	r2, r0
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	1ad3      	subs	r3, r2, r3
 8005f04:	69ba      	ldr	r2, [r7, #24]
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d302      	bcc.n	8005f10 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d101      	bne.n	8005f14 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f10:	2303      	movs	r3, #3
 8005f12:	e04e      	b.n	8005fb2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 0304 	and.w	r3, r3, #4
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d037      	beq.n	8005f92 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	2b80      	cmp	r3, #128	@ 0x80
 8005f26:	d034      	beq.n	8005f92 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	2b40      	cmp	r3, #64	@ 0x40
 8005f2c:	d031      	beq.n	8005f92 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	69db      	ldr	r3, [r3, #28]
 8005f34:	f003 0308 	and.w	r3, r3, #8
 8005f38:	2b08      	cmp	r3, #8
 8005f3a:	d110      	bne.n	8005f5e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	2208      	movs	r2, #8
 8005f42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f44:	68f8      	ldr	r0, [r7, #12]
 8005f46:	f000 f838 	bl	8005fba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2208      	movs	r2, #8
 8005f4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2200      	movs	r2, #0
 8005f56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e029      	b.n	8005fb2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	69db      	ldr	r3, [r3, #28]
 8005f64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f6c:	d111      	bne.n	8005f92 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f78:	68f8      	ldr	r0, [r7, #12]
 8005f7a:	f000 f81e 	bl	8005fba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2220      	movs	r2, #32
 8005f82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005f8e:	2303      	movs	r3, #3
 8005f90:	e00f      	b.n	8005fb2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	69da      	ldr	r2, [r3, #28]
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	68ba      	ldr	r2, [r7, #8]
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	bf0c      	ite	eq
 8005fa2:	2301      	moveq	r3, #1
 8005fa4:	2300      	movne	r3, #0
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	461a      	mov	r2, r3
 8005faa:	79fb      	ldrb	r3, [r7, #7]
 8005fac:	429a      	cmp	r2, r3
 8005fae:	d0a0      	beq.n	8005ef2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fb0:	2300      	movs	r3, #0
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	3710      	adds	r7, #16
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}

08005fba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fba:	b480      	push	{r7}
 8005fbc:	b095      	sub	sp, #84	@ 0x54
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fca:	e853 3f00 	ldrex	r3, [r3]
 8005fce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	461a      	mov	r2, r3
 8005fde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fe0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005fe2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005fe6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005fe8:	e841 2300 	strex	r3, r2, [r1]
 8005fec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d1e6      	bne.n	8005fc2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	3308      	adds	r3, #8
 8005ffa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ffc:	6a3b      	ldr	r3, [r7, #32]
 8005ffe:	e853 3f00 	ldrex	r3, [r3]
 8006002:	61fb      	str	r3, [r7, #28]
   return(result);
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800600a:	f023 0301 	bic.w	r3, r3, #1
 800600e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	3308      	adds	r3, #8
 8006016:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006018:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800601a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800601c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800601e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006020:	e841 2300 	strex	r3, r2, [r1]
 8006024:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1e3      	bne.n	8005ff4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006030:	2b01      	cmp	r3, #1
 8006032:	d118      	bne.n	8006066 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	e853 3f00 	ldrex	r3, [r3]
 8006040:	60bb      	str	r3, [r7, #8]
   return(result);
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	f023 0310 	bic.w	r3, r3, #16
 8006048:	647b      	str	r3, [r7, #68]	@ 0x44
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	461a      	mov	r2, r3
 8006050:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006052:	61bb      	str	r3, [r7, #24]
 8006054:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006056:	6979      	ldr	r1, [r7, #20]
 8006058:	69ba      	ldr	r2, [r7, #24]
 800605a:	e841 2300 	strex	r3, r2, [r1]
 800605e:	613b      	str	r3, [r7, #16]
   return(result);
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d1e6      	bne.n	8006034 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2220      	movs	r2, #32
 800606a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2200      	movs	r2, #0
 8006072:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800607a:	bf00      	nop
 800607c:	3754      	adds	r7, #84	@ 0x54
 800607e:	46bd      	mov	sp, r7
 8006080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006084:	4770      	bx	lr

08006086 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006086:	b480      	push	{r7}
 8006088:	b085      	sub	sp, #20
 800608a:	af00      	add	r7, sp, #0
 800608c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006094:	2b01      	cmp	r3, #1
 8006096:	d101      	bne.n	800609c <HAL_UARTEx_DisableFifoMode+0x16>
 8006098:	2302      	movs	r3, #2
 800609a:	e027      	b.n	80060ec <HAL_UARTEx_DisableFifoMode+0x66>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2224      	movs	r2, #36	@ 0x24
 80060a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f022 0201 	bic.w	r2, r2, #1
 80060c2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80060ca:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2220      	movs	r2, #32
 80060de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3714      	adds	r7, #20
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr

080060f8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006108:	2b01      	cmp	r3, #1
 800610a:	d101      	bne.n	8006110 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800610c:	2302      	movs	r3, #2
 800610e:	e02d      	b.n	800616c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2224      	movs	r2, #36	@ 0x24
 800611c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f022 0201 	bic.w	r2, r2, #1
 8006136:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	683a      	ldr	r2, [r7, #0]
 8006148:	430a      	orrs	r2, r1
 800614a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f000 f84f 	bl	80061f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	68fa      	ldr	r2, [r7, #12]
 8006158:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2220      	movs	r2, #32
 800615e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800616a:	2300      	movs	r3, #0
}
 800616c:	4618      	mov	r0, r3
 800616e:	3710      	adds	r7, #16
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}

08006174 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b084      	sub	sp, #16
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006184:	2b01      	cmp	r3, #1
 8006186:	d101      	bne.n	800618c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006188:	2302      	movs	r3, #2
 800618a:	e02d      	b.n	80061e8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2201      	movs	r2, #1
 8006190:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2224      	movs	r2, #36	@ 0x24
 8006198:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f022 0201 	bic.w	r2, r2, #1
 80061b2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	683a      	ldr	r2, [r7, #0]
 80061c4:	430a      	orrs	r2, r1
 80061c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f000 f811 	bl	80061f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	68fa      	ldr	r2, [r7, #12]
 80061d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2220      	movs	r2, #32
 80061da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3710      	adds	r7, #16
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b085      	sub	sp, #20
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d108      	bne.n	8006212 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006210:	e031      	b.n	8006276 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006212:	2308      	movs	r3, #8
 8006214:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006216:	2308      	movs	r3, #8
 8006218:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	689b      	ldr	r3, [r3, #8]
 8006220:	0e5b      	lsrs	r3, r3, #25
 8006222:	b2db      	uxtb	r3, r3
 8006224:	f003 0307 	and.w	r3, r3, #7
 8006228:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	0f5b      	lsrs	r3, r3, #29
 8006232:	b2db      	uxtb	r3, r3
 8006234:	f003 0307 	and.w	r3, r3, #7
 8006238:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800623a:	7bbb      	ldrb	r3, [r7, #14]
 800623c:	7b3a      	ldrb	r2, [r7, #12]
 800623e:	4911      	ldr	r1, [pc, #68]	@ (8006284 <UARTEx_SetNbDataToProcess+0x94>)
 8006240:	5c8a      	ldrb	r2, [r1, r2]
 8006242:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006246:	7b3a      	ldrb	r2, [r7, #12]
 8006248:	490f      	ldr	r1, [pc, #60]	@ (8006288 <UARTEx_SetNbDataToProcess+0x98>)
 800624a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800624c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006250:	b29a      	uxth	r2, r3
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006258:	7bfb      	ldrb	r3, [r7, #15]
 800625a:	7b7a      	ldrb	r2, [r7, #13]
 800625c:	4909      	ldr	r1, [pc, #36]	@ (8006284 <UARTEx_SetNbDataToProcess+0x94>)
 800625e:	5c8a      	ldrb	r2, [r1, r2]
 8006260:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006264:	7b7a      	ldrb	r2, [r7, #13]
 8006266:	4908      	ldr	r1, [pc, #32]	@ (8006288 <UARTEx_SetNbDataToProcess+0x98>)
 8006268:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800626a:	fb93 f3f2 	sdiv	r3, r3, r2
 800626e:	b29a      	uxth	r2, r3
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006276:	bf00      	nop
 8006278:	3714      	adds	r7, #20
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr
 8006282:	bf00      	nop
 8006284:	0800a9a8 	.word	0x0800a9a8
 8006288:	0800a9b0 	.word	0x0800a9b0

0800628c <__cvt>:
 800628c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006290:	ec57 6b10 	vmov	r6, r7, d0
 8006294:	2f00      	cmp	r7, #0
 8006296:	460c      	mov	r4, r1
 8006298:	4619      	mov	r1, r3
 800629a:	463b      	mov	r3, r7
 800629c:	bfbb      	ittet	lt
 800629e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80062a2:	461f      	movlt	r7, r3
 80062a4:	2300      	movge	r3, #0
 80062a6:	232d      	movlt	r3, #45	@ 0x2d
 80062a8:	700b      	strb	r3, [r1, #0]
 80062aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062ac:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80062b0:	4691      	mov	r9, r2
 80062b2:	f023 0820 	bic.w	r8, r3, #32
 80062b6:	bfbc      	itt	lt
 80062b8:	4632      	movlt	r2, r6
 80062ba:	4616      	movlt	r6, r2
 80062bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80062c0:	d005      	beq.n	80062ce <__cvt+0x42>
 80062c2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80062c6:	d100      	bne.n	80062ca <__cvt+0x3e>
 80062c8:	3401      	adds	r4, #1
 80062ca:	2102      	movs	r1, #2
 80062cc:	e000      	b.n	80062d0 <__cvt+0x44>
 80062ce:	2103      	movs	r1, #3
 80062d0:	ab03      	add	r3, sp, #12
 80062d2:	9301      	str	r3, [sp, #4]
 80062d4:	ab02      	add	r3, sp, #8
 80062d6:	9300      	str	r3, [sp, #0]
 80062d8:	ec47 6b10 	vmov	d0, r6, r7
 80062dc:	4653      	mov	r3, sl
 80062de:	4622      	mov	r2, r4
 80062e0:	f001 f86e 	bl	80073c0 <_dtoa_r>
 80062e4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80062e8:	4605      	mov	r5, r0
 80062ea:	d119      	bne.n	8006320 <__cvt+0x94>
 80062ec:	f019 0f01 	tst.w	r9, #1
 80062f0:	d00e      	beq.n	8006310 <__cvt+0x84>
 80062f2:	eb00 0904 	add.w	r9, r0, r4
 80062f6:	2200      	movs	r2, #0
 80062f8:	2300      	movs	r3, #0
 80062fa:	4630      	mov	r0, r6
 80062fc:	4639      	mov	r1, r7
 80062fe:	f7fa fc0b 	bl	8000b18 <__aeabi_dcmpeq>
 8006302:	b108      	cbz	r0, 8006308 <__cvt+0x7c>
 8006304:	f8cd 900c 	str.w	r9, [sp, #12]
 8006308:	2230      	movs	r2, #48	@ 0x30
 800630a:	9b03      	ldr	r3, [sp, #12]
 800630c:	454b      	cmp	r3, r9
 800630e:	d31e      	bcc.n	800634e <__cvt+0xc2>
 8006310:	9b03      	ldr	r3, [sp, #12]
 8006312:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006314:	1b5b      	subs	r3, r3, r5
 8006316:	4628      	mov	r0, r5
 8006318:	6013      	str	r3, [r2, #0]
 800631a:	b004      	add	sp, #16
 800631c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006320:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006324:	eb00 0904 	add.w	r9, r0, r4
 8006328:	d1e5      	bne.n	80062f6 <__cvt+0x6a>
 800632a:	7803      	ldrb	r3, [r0, #0]
 800632c:	2b30      	cmp	r3, #48	@ 0x30
 800632e:	d10a      	bne.n	8006346 <__cvt+0xba>
 8006330:	2200      	movs	r2, #0
 8006332:	2300      	movs	r3, #0
 8006334:	4630      	mov	r0, r6
 8006336:	4639      	mov	r1, r7
 8006338:	f7fa fbee 	bl	8000b18 <__aeabi_dcmpeq>
 800633c:	b918      	cbnz	r0, 8006346 <__cvt+0xba>
 800633e:	f1c4 0401 	rsb	r4, r4, #1
 8006342:	f8ca 4000 	str.w	r4, [sl]
 8006346:	f8da 3000 	ldr.w	r3, [sl]
 800634a:	4499      	add	r9, r3
 800634c:	e7d3      	b.n	80062f6 <__cvt+0x6a>
 800634e:	1c59      	adds	r1, r3, #1
 8006350:	9103      	str	r1, [sp, #12]
 8006352:	701a      	strb	r2, [r3, #0]
 8006354:	e7d9      	b.n	800630a <__cvt+0x7e>

08006356 <__exponent>:
 8006356:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006358:	2900      	cmp	r1, #0
 800635a:	bfba      	itte	lt
 800635c:	4249      	neglt	r1, r1
 800635e:	232d      	movlt	r3, #45	@ 0x2d
 8006360:	232b      	movge	r3, #43	@ 0x2b
 8006362:	2909      	cmp	r1, #9
 8006364:	7002      	strb	r2, [r0, #0]
 8006366:	7043      	strb	r3, [r0, #1]
 8006368:	dd29      	ble.n	80063be <__exponent+0x68>
 800636a:	f10d 0307 	add.w	r3, sp, #7
 800636e:	461d      	mov	r5, r3
 8006370:	270a      	movs	r7, #10
 8006372:	461a      	mov	r2, r3
 8006374:	fbb1 f6f7 	udiv	r6, r1, r7
 8006378:	fb07 1416 	mls	r4, r7, r6, r1
 800637c:	3430      	adds	r4, #48	@ 0x30
 800637e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006382:	460c      	mov	r4, r1
 8006384:	2c63      	cmp	r4, #99	@ 0x63
 8006386:	f103 33ff 	add.w	r3, r3, #4294967295
 800638a:	4631      	mov	r1, r6
 800638c:	dcf1      	bgt.n	8006372 <__exponent+0x1c>
 800638e:	3130      	adds	r1, #48	@ 0x30
 8006390:	1e94      	subs	r4, r2, #2
 8006392:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006396:	1c41      	adds	r1, r0, #1
 8006398:	4623      	mov	r3, r4
 800639a:	42ab      	cmp	r3, r5
 800639c:	d30a      	bcc.n	80063b4 <__exponent+0x5e>
 800639e:	f10d 0309 	add.w	r3, sp, #9
 80063a2:	1a9b      	subs	r3, r3, r2
 80063a4:	42ac      	cmp	r4, r5
 80063a6:	bf88      	it	hi
 80063a8:	2300      	movhi	r3, #0
 80063aa:	3302      	adds	r3, #2
 80063ac:	4403      	add	r3, r0
 80063ae:	1a18      	subs	r0, r3, r0
 80063b0:	b003      	add	sp, #12
 80063b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063b4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80063b8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80063bc:	e7ed      	b.n	800639a <__exponent+0x44>
 80063be:	2330      	movs	r3, #48	@ 0x30
 80063c0:	3130      	adds	r1, #48	@ 0x30
 80063c2:	7083      	strb	r3, [r0, #2]
 80063c4:	70c1      	strb	r1, [r0, #3]
 80063c6:	1d03      	adds	r3, r0, #4
 80063c8:	e7f1      	b.n	80063ae <__exponent+0x58>
	...

080063cc <_printf_float>:
 80063cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063d0:	b08d      	sub	sp, #52	@ 0x34
 80063d2:	460c      	mov	r4, r1
 80063d4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80063d8:	4616      	mov	r6, r2
 80063da:	461f      	mov	r7, r3
 80063dc:	4605      	mov	r5, r0
 80063de:	f000 fee9 	bl	80071b4 <_localeconv_r>
 80063e2:	6803      	ldr	r3, [r0, #0]
 80063e4:	9304      	str	r3, [sp, #16]
 80063e6:	4618      	mov	r0, r3
 80063e8:	f7f9 ff6a 	bl	80002c0 <strlen>
 80063ec:	2300      	movs	r3, #0
 80063ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80063f0:	f8d8 3000 	ldr.w	r3, [r8]
 80063f4:	9005      	str	r0, [sp, #20]
 80063f6:	3307      	adds	r3, #7
 80063f8:	f023 0307 	bic.w	r3, r3, #7
 80063fc:	f103 0208 	add.w	r2, r3, #8
 8006400:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006404:	f8d4 b000 	ldr.w	fp, [r4]
 8006408:	f8c8 2000 	str.w	r2, [r8]
 800640c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006410:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006414:	9307      	str	r3, [sp, #28]
 8006416:	f8cd 8018 	str.w	r8, [sp, #24]
 800641a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800641e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006422:	4b9c      	ldr	r3, [pc, #624]	@ (8006694 <_printf_float+0x2c8>)
 8006424:	f04f 32ff 	mov.w	r2, #4294967295
 8006428:	f7fa fba8 	bl	8000b7c <__aeabi_dcmpun>
 800642c:	bb70      	cbnz	r0, 800648c <_printf_float+0xc0>
 800642e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006432:	4b98      	ldr	r3, [pc, #608]	@ (8006694 <_printf_float+0x2c8>)
 8006434:	f04f 32ff 	mov.w	r2, #4294967295
 8006438:	f7fa fb82 	bl	8000b40 <__aeabi_dcmple>
 800643c:	bb30      	cbnz	r0, 800648c <_printf_float+0xc0>
 800643e:	2200      	movs	r2, #0
 8006440:	2300      	movs	r3, #0
 8006442:	4640      	mov	r0, r8
 8006444:	4649      	mov	r1, r9
 8006446:	f7fa fb71 	bl	8000b2c <__aeabi_dcmplt>
 800644a:	b110      	cbz	r0, 8006452 <_printf_float+0x86>
 800644c:	232d      	movs	r3, #45	@ 0x2d
 800644e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006452:	4a91      	ldr	r2, [pc, #580]	@ (8006698 <_printf_float+0x2cc>)
 8006454:	4b91      	ldr	r3, [pc, #580]	@ (800669c <_printf_float+0x2d0>)
 8006456:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800645a:	bf8c      	ite	hi
 800645c:	4690      	movhi	r8, r2
 800645e:	4698      	movls	r8, r3
 8006460:	2303      	movs	r3, #3
 8006462:	6123      	str	r3, [r4, #16]
 8006464:	f02b 0304 	bic.w	r3, fp, #4
 8006468:	6023      	str	r3, [r4, #0]
 800646a:	f04f 0900 	mov.w	r9, #0
 800646e:	9700      	str	r7, [sp, #0]
 8006470:	4633      	mov	r3, r6
 8006472:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006474:	4621      	mov	r1, r4
 8006476:	4628      	mov	r0, r5
 8006478:	f000 f9d2 	bl	8006820 <_printf_common>
 800647c:	3001      	adds	r0, #1
 800647e:	f040 808d 	bne.w	800659c <_printf_float+0x1d0>
 8006482:	f04f 30ff 	mov.w	r0, #4294967295
 8006486:	b00d      	add	sp, #52	@ 0x34
 8006488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800648c:	4642      	mov	r2, r8
 800648e:	464b      	mov	r3, r9
 8006490:	4640      	mov	r0, r8
 8006492:	4649      	mov	r1, r9
 8006494:	f7fa fb72 	bl	8000b7c <__aeabi_dcmpun>
 8006498:	b140      	cbz	r0, 80064ac <_printf_float+0xe0>
 800649a:	464b      	mov	r3, r9
 800649c:	2b00      	cmp	r3, #0
 800649e:	bfbc      	itt	lt
 80064a0:	232d      	movlt	r3, #45	@ 0x2d
 80064a2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80064a6:	4a7e      	ldr	r2, [pc, #504]	@ (80066a0 <_printf_float+0x2d4>)
 80064a8:	4b7e      	ldr	r3, [pc, #504]	@ (80066a4 <_printf_float+0x2d8>)
 80064aa:	e7d4      	b.n	8006456 <_printf_float+0x8a>
 80064ac:	6863      	ldr	r3, [r4, #4]
 80064ae:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80064b2:	9206      	str	r2, [sp, #24]
 80064b4:	1c5a      	adds	r2, r3, #1
 80064b6:	d13b      	bne.n	8006530 <_printf_float+0x164>
 80064b8:	2306      	movs	r3, #6
 80064ba:	6063      	str	r3, [r4, #4]
 80064bc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80064c0:	2300      	movs	r3, #0
 80064c2:	6022      	str	r2, [r4, #0]
 80064c4:	9303      	str	r3, [sp, #12]
 80064c6:	ab0a      	add	r3, sp, #40	@ 0x28
 80064c8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80064cc:	ab09      	add	r3, sp, #36	@ 0x24
 80064ce:	9300      	str	r3, [sp, #0]
 80064d0:	6861      	ldr	r1, [r4, #4]
 80064d2:	ec49 8b10 	vmov	d0, r8, r9
 80064d6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80064da:	4628      	mov	r0, r5
 80064dc:	f7ff fed6 	bl	800628c <__cvt>
 80064e0:	9b06      	ldr	r3, [sp, #24]
 80064e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80064e4:	2b47      	cmp	r3, #71	@ 0x47
 80064e6:	4680      	mov	r8, r0
 80064e8:	d129      	bne.n	800653e <_printf_float+0x172>
 80064ea:	1cc8      	adds	r0, r1, #3
 80064ec:	db02      	blt.n	80064f4 <_printf_float+0x128>
 80064ee:	6863      	ldr	r3, [r4, #4]
 80064f0:	4299      	cmp	r1, r3
 80064f2:	dd41      	ble.n	8006578 <_printf_float+0x1ac>
 80064f4:	f1aa 0a02 	sub.w	sl, sl, #2
 80064f8:	fa5f fa8a 	uxtb.w	sl, sl
 80064fc:	3901      	subs	r1, #1
 80064fe:	4652      	mov	r2, sl
 8006500:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006504:	9109      	str	r1, [sp, #36]	@ 0x24
 8006506:	f7ff ff26 	bl	8006356 <__exponent>
 800650a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800650c:	1813      	adds	r3, r2, r0
 800650e:	2a01      	cmp	r2, #1
 8006510:	4681      	mov	r9, r0
 8006512:	6123      	str	r3, [r4, #16]
 8006514:	dc02      	bgt.n	800651c <_printf_float+0x150>
 8006516:	6822      	ldr	r2, [r4, #0]
 8006518:	07d2      	lsls	r2, r2, #31
 800651a:	d501      	bpl.n	8006520 <_printf_float+0x154>
 800651c:	3301      	adds	r3, #1
 800651e:	6123      	str	r3, [r4, #16]
 8006520:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006524:	2b00      	cmp	r3, #0
 8006526:	d0a2      	beq.n	800646e <_printf_float+0xa2>
 8006528:	232d      	movs	r3, #45	@ 0x2d
 800652a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800652e:	e79e      	b.n	800646e <_printf_float+0xa2>
 8006530:	9a06      	ldr	r2, [sp, #24]
 8006532:	2a47      	cmp	r2, #71	@ 0x47
 8006534:	d1c2      	bne.n	80064bc <_printf_float+0xf0>
 8006536:	2b00      	cmp	r3, #0
 8006538:	d1c0      	bne.n	80064bc <_printf_float+0xf0>
 800653a:	2301      	movs	r3, #1
 800653c:	e7bd      	b.n	80064ba <_printf_float+0xee>
 800653e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006542:	d9db      	bls.n	80064fc <_printf_float+0x130>
 8006544:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006548:	d118      	bne.n	800657c <_printf_float+0x1b0>
 800654a:	2900      	cmp	r1, #0
 800654c:	6863      	ldr	r3, [r4, #4]
 800654e:	dd0b      	ble.n	8006568 <_printf_float+0x19c>
 8006550:	6121      	str	r1, [r4, #16]
 8006552:	b913      	cbnz	r3, 800655a <_printf_float+0x18e>
 8006554:	6822      	ldr	r2, [r4, #0]
 8006556:	07d0      	lsls	r0, r2, #31
 8006558:	d502      	bpl.n	8006560 <_printf_float+0x194>
 800655a:	3301      	adds	r3, #1
 800655c:	440b      	add	r3, r1
 800655e:	6123      	str	r3, [r4, #16]
 8006560:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006562:	f04f 0900 	mov.w	r9, #0
 8006566:	e7db      	b.n	8006520 <_printf_float+0x154>
 8006568:	b913      	cbnz	r3, 8006570 <_printf_float+0x1a4>
 800656a:	6822      	ldr	r2, [r4, #0]
 800656c:	07d2      	lsls	r2, r2, #31
 800656e:	d501      	bpl.n	8006574 <_printf_float+0x1a8>
 8006570:	3302      	adds	r3, #2
 8006572:	e7f4      	b.n	800655e <_printf_float+0x192>
 8006574:	2301      	movs	r3, #1
 8006576:	e7f2      	b.n	800655e <_printf_float+0x192>
 8006578:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800657c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800657e:	4299      	cmp	r1, r3
 8006580:	db05      	blt.n	800658e <_printf_float+0x1c2>
 8006582:	6823      	ldr	r3, [r4, #0]
 8006584:	6121      	str	r1, [r4, #16]
 8006586:	07d8      	lsls	r0, r3, #31
 8006588:	d5ea      	bpl.n	8006560 <_printf_float+0x194>
 800658a:	1c4b      	adds	r3, r1, #1
 800658c:	e7e7      	b.n	800655e <_printf_float+0x192>
 800658e:	2900      	cmp	r1, #0
 8006590:	bfd4      	ite	le
 8006592:	f1c1 0202 	rsble	r2, r1, #2
 8006596:	2201      	movgt	r2, #1
 8006598:	4413      	add	r3, r2
 800659a:	e7e0      	b.n	800655e <_printf_float+0x192>
 800659c:	6823      	ldr	r3, [r4, #0]
 800659e:	055a      	lsls	r2, r3, #21
 80065a0:	d407      	bmi.n	80065b2 <_printf_float+0x1e6>
 80065a2:	6923      	ldr	r3, [r4, #16]
 80065a4:	4642      	mov	r2, r8
 80065a6:	4631      	mov	r1, r6
 80065a8:	4628      	mov	r0, r5
 80065aa:	47b8      	blx	r7
 80065ac:	3001      	adds	r0, #1
 80065ae:	d12b      	bne.n	8006608 <_printf_float+0x23c>
 80065b0:	e767      	b.n	8006482 <_printf_float+0xb6>
 80065b2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80065b6:	f240 80dd 	bls.w	8006774 <_printf_float+0x3a8>
 80065ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80065be:	2200      	movs	r2, #0
 80065c0:	2300      	movs	r3, #0
 80065c2:	f7fa faa9 	bl	8000b18 <__aeabi_dcmpeq>
 80065c6:	2800      	cmp	r0, #0
 80065c8:	d033      	beq.n	8006632 <_printf_float+0x266>
 80065ca:	4a37      	ldr	r2, [pc, #220]	@ (80066a8 <_printf_float+0x2dc>)
 80065cc:	2301      	movs	r3, #1
 80065ce:	4631      	mov	r1, r6
 80065d0:	4628      	mov	r0, r5
 80065d2:	47b8      	blx	r7
 80065d4:	3001      	adds	r0, #1
 80065d6:	f43f af54 	beq.w	8006482 <_printf_float+0xb6>
 80065da:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80065de:	4543      	cmp	r3, r8
 80065e0:	db02      	blt.n	80065e8 <_printf_float+0x21c>
 80065e2:	6823      	ldr	r3, [r4, #0]
 80065e4:	07d8      	lsls	r0, r3, #31
 80065e6:	d50f      	bpl.n	8006608 <_printf_float+0x23c>
 80065e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065ec:	4631      	mov	r1, r6
 80065ee:	4628      	mov	r0, r5
 80065f0:	47b8      	blx	r7
 80065f2:	3001      	adds	r0, #1
 80065f4:	f43f af45 	beq.w	8006482 <_printf_float+0xb6>
 80065f8:	f04f 0900 	mov.w	r9, #0
 80065fc:	f108 38ff 	add.w	r8, r8, #4294967295
 8006600:	f104 0a1a 	add.w	sl, r4, #26
 8006604:	45c8      	cmp	r8, r9
 8006606:	dc09      	bgt.n	800661c <_printf_float+0x250>
 8006608:	6823      	ldr	r3, [r4, #0]
 800660a:	079b      	lsls	r3, r3, #30
 800660c:	f100 8103 	bmi.w	8006816 <_printf_float+0x44a>
 8006610:	68e0      	ldr	r0, [r4, #12]
 8006612:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006614:	4298      	cmp	r0, r3
 8006616:	bfb8      	it	lt
 8006618:	4618      	movlt	r0, r3
 800661a:	e734      	b.n	8006486 <_printf_float+0xba>
 800661c:	2301      	movs	r3, #1
 800661e:	4652      	mov	r2, sl
 8006620:	4631      	mov	r1, r6
 8006622:	4628      	mov	r0, r5
 8006624:	47b8      	blx	r7
 8006626:	3001      	adds	r0, #1
 8006628:	f43f af2b 	beq.w	8006482 <_printf_float+0xb6>
 800662c:	f109 0901 	add.w	r9, r9, #1
 8006630:	e7e8      	b.n	8006604 <_printf_float+0x238>
 8006632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006634:	2b00      	cmp	r3, #0
 8006636:	dc39      	bgt.n	80066ac <_printf_float+0x2e0>
 8006638:	4a1b      	ldr	r2, [pc, #108]	@ (80066a8 <_printf_float+0x2dc>)
 800663a:	2301      	movs	r3, #1
 800663c:	4631      	mov	r1, r6
 800663e:	4628      	mov	r0, r5
 8006640:	47b8      	blx	r7
 8006642:	3001      	adds	r0, #1
 8006644:	f43f af1d 	beq.w	8006482 <_printf_float+0xb6>
 8006648:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800664c:	ea59 0303 	orrs.w	r3, r9, r3
 8006650:	d102      	bne.n	8006658 <_printf_float+0x28c>
 8006652:	6823      	ldr	r3, [r4, #0]
 8006654:	07d9      	lsls	r1, r3, #31
 8006656:	d5d7      	bpl.n	8006608 <_printf_float+0x23c>
 8006658:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800665c:	4631      	mov	r1, r6
 800665e:	4628      	mov	r0, r5
 8006660:	47b8      	blx	r7
 8006662:	3001      	adds	r0, #1
 8006664:	f43f af0d 	beq.w	8006482 <_printf_float+0xb6>
 8006668:	f04f 0a00 	mov.w	sl, #0
 800666c:	f104 0b1a 	add.w	fp, r4, #26
 8006670:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006672:	425b      	negs	r3, r3
 8006674:	4553      	cmp	r3, sl
 8006676:	dc01      	bgt.n	800667c <_printf_float+0x2b0>
 8006678:	464b      	mov	r3, r9
 800667a:	e793      	b.n	80065a4 <_printf_float+0x1d8>
 800667c:	2301      	movs	r3, #1
 800667e:	465a      	mov	r2, fp
 8006680:	4631      	mov	r1, r6
 8006682:	4628      	mov	r0, r5
 8006684:	47b8      	blx	r7
 8006686:	3001      	adds	r0, #1
 8006688:	f43f aefb 	beq.w	8006482 <_printf_float+0xb6>
 800668c:	f10a 0a01 	add.w	sl, sl, #1
 8006690:	e7ee      	b.n	8006670 <_printf_float+0x2a4>
 8006692:	bf00      	nop
 8006694:	7fefffff 	.word	0x7fefffff
 8006698:	0800a9bc 	.word	0x0800a9bc
 800669c:	0800a9b8 	.word	0x0800a9b8
 80066a0:	0800a9c4 	.word	0x0800a9c4
 80066a4:	0800a9c0 	.word	0x0800a9c0
 80066a8:	0800a9c8 	.word	0x0800a9c8
 80066ac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80066ae:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80066b2:	4553      	cmp	r3, sl
 80066b4:	bfa8      	it	ge
 80066b6:	4653      	movge	r3, sl
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	4699      	mov	r9, r3
 80066bc:	dc36      	bgt.n	800672c <_printf_float+0x360>
 80066be:	f04f 0b00 	mov.w	fp, #0
 80066c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066c6:	f104 021a 	add.w	r2, r4, #26
 80066ca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80066cc:	9306      	str	r3, [sp, #24]
 80066ce:	eba3 0309 	sub.w	r3, r3, r9
 80066d2:	455b      	cmp	r3, fp
 80066d4:	dc31      	bgt.n	800673a <_printf_float+0x36e>
 80066d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066d8:	459a      	cmp	sl, r3
 80066da:	dc3a      	bgt.n	8006752 <_printf_float+0x386>
 80066dc:	6823      	ldr	r3, [r4, #0]
 80066de:	07da      	lsls	r2, r3, #31
 80066e0:	d437      	bmi.n	8006752 <_printf_float+0x386>
 80066e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066e4:	ebaa 0903 	sub.w	r9, sl, r3
 80066e8:	9b06      	ldr	r3, [sp, #24]
 80066ea:	ebaa 0303 	sub.w	r3, sl, r3
 80066ee:	4599      	cmp	r9, r3
 80066f0:	bfa8      	it	ge
 80066f2:	4699      	movge	r9, r3
 80066f4:	f1b9 0f00 	cmp.w	r9, #0
 80066f8:	dc33      	bgt.n	8006762 <_printf_float+0x396>
 80066fa:	f04f 0800 	mov.w	r8, #0
 80066fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006702:	f104 0b1a 	add.w	fp, r4, #26
 8006706:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006708:	ebaa 0303 	sub.w	r3, sl, r3
 800670c:	eba3 0309 	sub.w	r3, r3, r9
 8006710:	4543      	cmp	r3, r8
 8006712:	f77f af79 	ble.w	8006608 <_printf_float+0x23c>
 8006716:	2301      	movs	r3, #1
 8006718:	465a      	mov	r2, fp
 800671a:	4631      	mov	r1, r6
 800671c:	4628      	mov	r0, r5
 800671e:	47b8      	blx	r7
 8006720:	3001      	adds	r0, #1
 8006722:	f43f aeae 	beq.w	8006482 <_printf_float+0xb6>
 8006726:	f108 0801 	add.w	r8, r8, #1
 800672a:	e7ec      	b.n	8006706 <_printf_float+0x33a>
 800672c:	4642      	mov	r2, r8
 800672e:	4631      	mov	r1, r6
 8006730:	4628      	mov	r0, r5
 8006732:	47b8      	blx	r7
 8006734:	3001      	adds	r0, #1
 8006736:	d1c2      	bne.n	80066be <_printf_float+0x2f2>
 8006738:	e6a3      	b.n	8006482 <_printf_float+0xb6>
 800673a:	2301      	movs	r3, #1
 800673c:	4631      	mov	r1, r6
 800673e:	4628      	mov	r0, r5
 8006740:	9206      	str	r2, [sp, #24]
 8006742:	47b8      	blx	r7
 8006744:	3001      	adds	r0, #1
 8006746:	f43f ae9c 	beq.w	8006482 <_printf_float+0xb6>
 800674a:	9a06      	ldr	r2, [sp, #24]
 800674c:	f10b 0b01 	add.w	fp, fp, #1
 8006750:	e7bb      	b.n	80066ca <_printf_float+0x2fe>
 8006752:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006756:	4631      	mov	r1, r6
 8006758:	4628      	mov	r0, r5
 800675a:	47b8      	blx	r7
 800675c:	3001      	adds	r0, #1
 800675e:	d1c0      	bne.n	80066e2 <_printf_float+0x316>
 8006760:	e68f      	b.n	8006482 <_printf_float+0xb6>
 8006762:	9a06      	ldr	r2, [sp, #24]
 8006764:	464b      	mov	r3, r9
 8006766:	4442      	add	r2, r8
 8006768:	4631      	mov	r1, r6
 800676a:	4628      	mov	r0, r5
 800676c:	47b8      	blx	r7
 800676e:	3001      	adds	r0, #1
 8006770:	d1c3      	bne.n	80066fa <_printf_float+0x32e>
 8006772:	e686      	b.n	8006482 <_printf_float+0xb6>
 8006774:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006778:	f1ba 0f01 	cmp.w	sl, #1
 800677c:	dc01      	bgt.n	8006782 <_printf_float+0x3b6>
 800677e:	07db      	lsls	r3, r3, #31
 8006780:	d536      	bpl.n	80067f0 <_printf_float+0x424>
 8006782:	2301      	movs	r3, #1
 8006784:	4642      	mov	r2, r8
 8006786:	4631      	mov	r1, r6
 8006788:	4628      	mov	r0, r5
 800678a:	47b8      	blx	r7
 800678c:	3001      	adds	r0, #1
 800678e:	f43f ae78 	beq.w	8006482 <_printf_float+0xb6>
 8006792:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006796:	4631      	mov	r1, r6
 8006798:	4628      	mov	r0, r5
 800679a:	47b8      	blx	r7
 800679c:	3001      	adds	r0, #1
 800679e:	f43f ae70 	beq.w	8006482 <_printf_float+0xb6>
 80067a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80067a6:	2200      	movs	r2, #0
 80067a8:	2300      	movs	r3, #0
 80067aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067ae:	f7fa f9b3 	bl	8000b18 <__aeabi_dcmpeq>
 80067b2:	b9c0      	cbnz	r0, 80067e6 <_printf_float+0x41a>
 80067b4:	4653      	mov	r3, sl
 80067b6:	f108 0201 	add.w	r2, r8, #1
 80067ba:	4631      	mov	r1, r6
 80067bc:	4628      	mov	r0, r5
 80067be:	47b8      	blx	r7
 80067c0:	3001      	adds	r0, #1
 80067c2:	d10c      	bne.n	80067de <_printf_float+0x412>
 80067c4:	e65d      	b.n	8006482 <_printf_float+0xb6>
 80067c6:	2301      	movs	r3, #1
 80067c8:	465a      	mov	r2, fp
 80067ca:	4631      	mov	r1, r6
 80067cc:	4628      	mov	r0, r5
 80067ce:	47b8      	blx	r7
 80067d0:	3001      	adds	r0, #1
 80067d2:	f43f ae56 	beq.w	8006482 <_printf_float+0xb6>
 80067d6:	f108 0801 	add.w	r8, r8, #1
 80067da:	45d0      	cmp	r8, sl
 80067dc:	dbf3      	blt.n	80067c6 <_printf_float+0x3fa>
 80067de:	464b      	mov	r3, r9
 80067e0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80067e4:	e6df      	b.n	80065a6 <_printf_float+0x1da>
 80067e6:	f04f 0800 	mov.w	r8, #0
 80067ea:	f104 0b1a 	add.w	fp, r4, #26
 80067ee:	e7f4      	b.n	80067da <_printf_float+0x40e>
 80067f0:	2301      	movs	r3, #1
 80067f2:	4642      	mov	r2, r8
 80067f4:	e7e1      	b.n	80067ba <_printf_float+0x3ee>
 80067f6:	2301      	movs	r3, #1
 80067f8:	464a      	mov	r2, r9
 80067fa:	4631      	mov	r1, r6
 80067fc:	4628      	mov	r0, r5
 80067fe:	47b8      	blx	r7
 8006800:	3001      	adds	r0, #1
 8006802:	f43f ae3e 	beq.w	8006482 <_printf_float+0xb6>
 8006806:	f108 0801 	add.w	r8, r8, #1
 800680a:	68e3      	ldr	r3, [r4, #12]
 800680c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800680e:	1a5b      	subs	r3, r3, r1
 8006810:	4543      	cmp	r3, r8
 8006812:	dcf0      	bgt.n	80067f6 <_printf_float+0x42a>
 8006814:	e6fc      	b.n	8006610 <_printf_float+0x244>
 8006816:	f04f 0800 	mov.w	r8, #0
 800681a:	f104 0919 	add.w	r9, r4, #25
 800681e:	e7f4      	b.n	800680a <_printf_float+0x43e>

08006820 <_printf_common>:
 8006820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006824:	4616      	mov	r6, r2
 8006826:	4698      	mov	r8, r3
 8006828:	688a      	ldr	r2, [r1, #8]
 800682a:	690b      	ldr	r3, [r1, #16]
 800682c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006830:	4293      	cmp	r3, r2
 8006832:	bfb8      	it	lt
 8006834:	4613      	movlt	r3, r2
 8006836:	6033      	str	r3, [r6, #0]
 8006838:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800683c:	4607      	mov	r7, r0
 800683e:	460c      	mov	r4, r1
 8006840:	b10a      	cbz	r2, 8006846 <_printf_common+0x26>
 8006842:	3301      	adds	r3, #1
 8006844:	6033      	str	r3, [r6, #0]
 8006846:	6823      	ldr	r3, [r4, #0]
 8006848:	0699      	lsls	r1, r3, #26
 800684a:	bf42      	ittt	mi
 800684c:	6833      	ldrmi	r3, [r6, #0]
 800684e:	3302      	addmi	r3, #2
 8006850:	6033      	strmi	r3, [r6, #0]
 8006852:	6825      	ldr	r5, [r4, #0]
 8006854:	f015 0506 	ands.w	r5, r5, #6
 8006858:	d106      	bne.n	8006868 <_printf_common+0x48>
 800685a:	f104 0a19 	add.w	sl, r4, #25
 800685e:	68e3      	ldr	r3, [r4, #12]
 8006860:	6832      	ldr	r2, [r6, #0]
 8006862:	1a9b      	subs	r3, r3, r2
 8006864:	42ab      	cmp	r3, r5
 8006866:	dc26      	bgt.n	80068b6 <_printf_common+0x96>
 8006868:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800686c:	6822      	ldr	r2, [r4, #0]
 800686e:	3b00      	subs	r3, #0
 8006870:	bf18      	it	ne
 8006872:	2301      	movne	r3, #1
 8006874:	0692      	lsls	r2, r2, #26
 8006876:	d42b      	bmi.n	80068d0 <_printf_common+0xb0>
 8006878:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800687c:	4641      	mov	r1, r8
 800687e:	4638      	mov	r0, r7
 8006880:	47c8      	blx	r9
 8006882:	3001      	adds	r0, #1
 8006884:	d01e      	beq.n	80068c4 <_printf_common+0xa4>
 8006886:	6823      	ldr	r3, [r4, #0]
 8006888:	6922      	ldr	r2, [r4, #16]
 800688a:	f003 0306 	and.w	r3, r3, #6
 800688e:	2b04      	cmp	r3, #4
 8006890:	bf02      	ittt	eq
 8006892:	68e5      	ldreq	r5, [r4, #12]
 8006894:	6833      	ldreq	r3, [r6, #0]
 8006896:	1aed      	subeq	r5, r5, r3
 8006898:	68a3      	ldr	r3, [r4, #8]
 800689a:	bf0c      	ite	eq
 800689c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068a0:	2500      	movne	r5, #0
 80068a2:	4293      	cmp	r3, r2
 80068a4:	bfc4      	itt	gt
 80068a6:	1a9b      	subgt	r3, r3, r2
 80068a8:	18ed      	addgt	r5, r5, r3
 80068aa:	2600      	movs	r6, #0
 80068ac:	341a      	adds	r4, #26
 80068ae:	42b5      	cmp	r5, r6
 80068b0:	d11a      	bne.n	80068e8 <_printf_common+0xc8>
 80068b2:	2000      	movs	r0, #0
 80068b4:	e008      	b.n	80068c8 <_printf_common+0xa8>
 80068b6:	2301      	movs	r3, #1
 80068b8:	4652      	mov	r2, sl
 80068ba:	4641      	mov	r1, r8
 80068bc:	4638      	mov	r0, r7
 80068be:	47c8      	blx	r9
 80068c0:	3001      	adds	r0, #1
 80068c2:	d103      	bne.n	80068cc <_printf_common+0xac>
 80068c4:	f04f 30ff 	mov.w	r0, #4294967295
 80068c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068cc:	3501      	adds	r5, #1
 80068ce:	e7c6      	b.n	800685e <_printf_common+0x3e>
 80068d0:	18e1      	adds	r1, r4, r3
 80068d2:	1c5a      	adds	r2, r3, #1
 80068d4:	2030      	movs	r0, #48	@ 0x30
 80068d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80068da:	4422      	add	r2, r4
 80068dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80068e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80068e4:	3302      	adds	r3, #2
 80068e6:	e7c7      	b.n	8006878 <_printf_common+0x58>
 80068e8:	2301      	movs	r3, #1
 80068ea:	4622      	mov	r2, r4
 80068ec:	4641      	mov	r1, r8
 80068ee:	4638      	mov	r0, r7
 80068f0:	47c8      	blx	r9
 80068f2:	3001      	adds	r0, #1
 80068f4:	d0e6      	beq.n	80068c4 <_printf_common+0xa4>
 80068f6:	3601      	adds	r6, #1
 80068f8:	e7d9      	b.n	80068ae <_printf_common+0x8e>
	...

080068fc <_printf_i>:
 80068fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006900:	7e0f      	ldrb	r7, [r1, #24]
 8006902:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006904:	2f78      	cmp	r7, #120	@ 0x78
 8006906:	4691      	mov	r9, r2
 8006908:	4680      	mov	r8, r0
 800690a:	460c      	mov	r4, r1
 800690c:	469a      	mov	sl, r3
 800690e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006912:	d807      	bhi.n	8006924 <_printf_i+0x28>
 8006914:	2f62      	cmp	r7, #98	@ 0x62
 8006916:	d80a      	bhi.n	800692e <_printf_i+0x32>
 8006918:	2f00      	cmp	r7, #0
 800691a:	f000 80d1 	beq.w	8006ac0 <_printf_i+0x1c4>
 800691e:	2f58      	cmp	r7, #88	@ 0x58
 8006920:	f000 80b8 	beq.w	8006a94 <_printf_i+0x198>
 8006924:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006928:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800692c:	e03a      	b.n	80069a4 <_printf_i+0xa8>
 800692e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006932:	2b15      	cmp	r3, #21
 8006934:	d8f6      	bhi.n	8006924 <_printf_i+0x28>
 8006936:	a101      	add	r1, pc, #4	@ (adr r1, 800693c <_printf_i+0x40>)
 8006938:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800693c:	08006995 	.word	0x08006995
 8006940:	080069a9 	.word	0x080069a9
 8006944:	08006925 	.word	0x08006925
 8006948:	08006925 	.word	0x08006925
 800694c:	08006925 	.word	0x08006925
 8006950:	08006925 	.word	0x08006925
 8006954:	080069a9 	.word	0x080069a9
 8006958:	08006925 	.word	0x08006925
 800695c:	08006925 	.word	0x08006925
 8006960:	08006925 	.word	0x08006925
 8006964:	08006925 	.word	0x08006925
 8006968:	08006aa7 	.word	0x08006aa7
 800696c:	080069d3 	.word	0x080069d3
 8006970:	08006a61 	.word	0x08006a61
 8006974:	08006925 	.word	0x08006925
 8006978:	08006925 	.word	0x08006925
 800697c:	08006ac9 	.word	0x08006ac9
 8006980:	08006925 	.word	0x08006925
 8006984:	080069d3 	.word	0x080069d3
 8006988:	08006925 	.word	0x08006925
 800698c:	08006925 	.word	0x08006925
 8006990:	08006a69 	.word	0x08006a69
 8006994:	6833      	ldr	r3, [r6, #0]
 8006996:	1d1a      	adds	r2, r3, #4
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	6032      	str	r2, [r6, #0]
 800699c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80069a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80069a4:	2301      	movs	r3, #1
 80069a6:	e09c      	b.n	8006ae2 <_printf_i+0x1e6>
 80069a8:	6833      	ldr	r3, [r6, #0]
 80069aa:	6820      	ldr	r0, [r4, #0]
 80069ac:	1d19      	adds	r1, r3, #4
 80069ae:	6031      	str	r1, [r6, #0]
 80069b0:	0606      	lsls	r6, r0, #24
 80069b2:	d501      	bpl.n	80069b8 <_printf_i+0xbc>
 80069b4:	681d      	ldr	r5, [r3, #0]
 80069b6:	e003      	b.n	80069c0 <_printf_i+0xc4>
 80069b8:	0645      	lsls	r5, r0, #25
 80069ba:	d5fb      	bpl.n	80069b4 <_printf_i+0xb8>
 80069bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80069c0:	2d00      	cmp	r5, #0
 80069c2:	da03      	bge.n	80069cc <_printf_i+0xd0>
 80069c4:	232d      	movs	r3, #45	@ 0x2d
 80069c6:	426d      	negs	r5, r5
 80069c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069cc:	4858      	ldr	r0, [pc, #352]	@ (8006b30 <_printf_i+0x234>)
 80069ce:	230a      	movs	r3, #10
 80069d0:	e011      	b.n	80069f6 <_printf_i+0xfa>
 80069d2:	6821      	ldr	r1, [r4, #0]
 80069d4:	6833      	ldr	r3, [r6, #0]
 80069d6:	0608      	lsls	r0, r1, #24
 80069d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80069dc:	d402      	bmi.n	80069e4 <_printf_i+0xe8>
 80069de:	0649      	lsls	r1, r1, #25
 80069e0:	bf48      	it	mi
 80069e2:	b2ad      	uxthmi	r5, r5
 80069e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80069e6:	4852      	ldr	r0, [pc, #328]	@ (8006b30 <_printf_i+0x234>)
 80069e8:	6033      	str	r3, [r6, #0]
 80069ea:	bf14      	ite	ne
 80069ec:	230a      	movne	r3, #10
 80069ee:	2308      	moveq	r3, #8
 80069f0:	2100      	movs	r1, #0
 80069f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80069f6:	6866      	ldr	r6, [r4, #4]
 80069f8:	60a6      	str	r6, [r4, #8]
 80069fa:	2e00      	cmp	r6, #0
 80069fc:	db05      	blt.n	8006a0a <_printf_i+0x10e>
 80069fe:	6821      	ldr	r1, [r4, #0]
 8006a00:	432e      	orrs	r6, r5
 8006a02:	f021 0104 	bic.w	r1, r1, #4
 8006a06:	6021      	str	r1, [r4, #0]
 8006a08:	d04b      	beq.n	8006aa2 <_printf_i+0x1a6>
 8006a0a:	4616      	mov	r6, r2
 8006a0c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006a10:	fb03 5711 	mls	r7, r3, r1, r5
 8006a14:	5dc7      	ldrb	r7, [r0, r7]
 8006a16:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006a1a:	462f      	mov	r7, r5
 8006a1c:	42bb      	cmp	r3, r7
 8006a1e:	460d      	mov	r5, r1
 8006a20:	d9f4      	bls.n	8006a0c <_printf_i+0x110>
 8006a22:	2b08      	cmp	r3, #8
 8006a24:	d10b      	bne.n	8006a3e <_printf_i+0x142>
 8006a26:	6823      	ldr	r3, [r4, #0]
 8006a28:	07df      	lsls	r7, r3, #31
 8006a2a:	d508      	bpl.n	8006a3e <_printf_i+0x142>
 8006a2c:	6923      	ldr	r3, [r4, #16]
 8006a2e:	6861      	ldr	r1, [r4, #4]
 8006a30:	4299      	cmp	r1, r3
 8006a32:	bfde      	ittt	le
 8006a34:	2330      	movle	r3, #48	@ 0x30
 8006a36:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a3a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006a3e:	1b92      	subs	r2, r2, r6
 8006a40:	6122      	str	r2, [r4, #16]
 8006a42:	f8cd a000 	str.w	sl, [sp]
 8006a46:	464b      	mov	r3, r9
 8006a48:	aa03      	add	r2, sp, #12
 8006a4a:	4621      	mov	r1, r4
 8006a4c:	4640      	mov	r0, r8
 8006a4e:	f7ff fee7 	bl	8006820 <_printf_common>
 8006a52:	3001      	adds	r0, #1
 8006a54:	d14a      	bne.n	8006aec <_printf_i+0x1f0>
 8006a56:	f04f 30ff 	mov.w	r0, #4294967295
 8006a5a:	b004      	add	sp, #16
 8006a5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a60:	6823      	ldr	r3, [r4, #0]
 8006a62:	f043 0320 	orr.w	r3, r3, #32
 8006a66:	6023      	str	r3, [r4, #0]
 8006a68:	4832      	ldr	r0, [pc, #200]	@ (8006b34 <_printf_i+0x238>)
 8006a6a:	2778      	movs	r7, #120	@ 0x78
 8006a6c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006a70:	6823      	ldr	r3, [r4, #0]
 8006a72:	6831      	ldr	r1, [r6, #0]
 8006a74:	061f      	lsls	r7, r3, #24
 8006a76:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a7a:	d402      	bmi.n	8006a82 <_printf_i+0x186>
 8006a7c:	065f      	lsls	r7, r3, #25
 8006a7e:	bf48      	it	mi
 8006a80:	b2ad      	uxthmi	r5, r5
 8006a82:	6031      	str	r1, [r6, #0]
 8006a84:	07d9      	lsls	r1, r3, #31
 8006a86:	bf44      	itt	mi
 8006a88:	f043 0320 	orrmi.w	r3, r3, #32
 8006a8c:	6023      	strmi	r3, [r4, #0]
 8006a8e:	b11d      	cbz	r5, 8006a98 <_printf_i+0x19c>
 8006a90:	2310      	movs	r3, #16
 8006a92:	e7ad      	b.n	80069f0 <_printf_i+0xf4>
 8006a94:	4826      	ldr	r0, [pc, #152]	@ (8006b30 <_printf_i+0x234>)
 8006a96:	e7e9      	b.n	8006a6c <_printf_i+0x170>
 8006a98:	6823      	ldr	r3, [r4, #0]
 8006a9a:	f023 0320 	bic.w	r3, r3, #32
 8006a9e:	6023      	str	r3, [r4, #0]
 8006aa0:	e7f6      	b.n	8006a90 <_printf_i+0x194>
 8006aa2:	4616      	mov	r6, r2
 8006aa4:	e7bd      	b.n	8006a22 <_printf_i+0x126>
 8006aa6:	6833      	ldr	r3, [r6, #0]
 8006aa8:	6825      	ldr	r5, [r4, #0]
 8006aaa:	6961      	ldr	r1, [r4, #20]
 8006aac:	1d18      	adds	r0, r3, #4
 8006aae:	6030      	str	r0, [r6, #0]
 8006ab0:	062e      	lsls	r6, r5, #24
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	d501      	bpl.n	8006aba <_printf_i+0x1be>
 8006ab6:	6019      	str	r1, [r3, #0]
 8006ab8:	e002      	b.n	8006ac0 <_printf_i+0x1c4>
 8006aba:	0668      	lsls	r0, r5, #25
 8006abc:	d5fb      	bpl.n	8006ab6 <_printf_i+0x1ba>
 8006abe:	8019      	strh	r1, [r3, #0]
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	6123      	str	r3, [r4, #16]
 8006ac4:	4616      	mov	r6, r2
 8006ac6:	e7bc      	b.n	8006a42 <_printf_i+0x146>
 8006ac8:	6833      	ldr	r3, [r6, #0]
 8006aca:	1d1a      	adds	r2, r3, #4
 8006acc:	6032      	str	r2, [r6, #0]
 8006ace:	681e      	ldr	r6, [r3, #0]
 8006ad0:	6862      	ldr	r2, [r4, #4]
 8006ad2:	2100      	movs	r1, #0
 8006ad4:	4630      	mov	r0, r6
 8006ad6:	f7f9 fba3 	bl	8000220 <memchr>
 8006ada:	b108      	cbz	r0, 8006ae0 <_printf_i+0x1e4>
 8006adc:	1b80      	subs	r0, r0, r6
 8006ade:	6060      	str	r0, [r4, #4]
 8006ae0:	6863      	ldr	r3, [r4, #4]
 8006ae2:	6123      	str	r3, [r4, #16]
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006aea:	e7aa      	b.n	8006a42 <_printf_i+0x146>
 8006aec:	6923      	ldr	r3, [r4, #16]
 8006aee:	4632      	mov	r2, r6
 8006af0:	4649      	mov	r1, r9
 8006af2:	4640      	mov	r0, r8
 8006af4:	47d0      	blx	sl
 8006af6:	3001      	adds	r0, #1
 8006af8:	d0ad      	beq.n	8006a56 <_printf_i+0x15a>
 8006afa:	6823      	ldr	r3, [r4, #0]
 8006afc:	079b      	lsls	r3, r3, #30
 8006afe:	d413      	bmi.n	8006b28 <_printf_i+0x22c>
 8006b00:	68e0      	ldr	r0, [r4, #12]
 8006b02:	9b03      	ldr	r3, [sp, #12]
 8006b04:	4298      	cmp	r0, r3
 8006b06:	bfb8      	it	lt
 8006b08:	4618      	movlt	r0, r3
 8006b0a:	e7a6      	b.n	8006a5a <_printf_i+0x15e>
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	4632      	mov	r2, r6
 8006b10:	4649      	mov	r1, r9
 8006b12:	4640      	mov	r0, r8
 8006b14:	47d0      	blx	sl
 8006b16:	3001      	adds	r0, #1
 8006b18:	d09d      	beq.n	8006a56 <_printf_i+0x15a>
 8006b1a:	3501      	adds	r5, #1
 8006b1c:	68e3      	ldr	r3, [r4, #12]
 8006b1e:	9903      	ldr	r1, [sp, #12]
 8006b20:	1a5b      	subs	r3, r3, r1
 8006b22:	42ab      	cmp	r3, r5
 8006b24:	dcf2      	bgt.n	8006b0c <_printf_i+0x210>
 8006b26:	e7eb      	b.n	8006b00 <_printf_i+0x204>
 8006b28:	2500      	movs	r5, #0
 8006b2a:	f104 0619 	add.w	r6, r4, #25
 8006b2e:	e7f5      	b.n	8006b1c <_printf_i+0x220>
 8006b30:	0800a9ca 	.word	0x0800a9ca
 8006b34:	0800a9db 	.word	0x0800a9db

08006b38 <_scanf_float>:
 8006b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b3c:	b087      	sub	sp, #28
 8006b3e:	4691      	mov	r9, r2
 8006b40:	9303      	str	r3, [sp, #12]
 8006b42:	688b      	ldr	r3, [r1, #8]
 8006b44:	1e5a      	subs	r2, r3, #1
 8006b46:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006b4a:	bf81      	itttt	hi
 8006b4c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006b50:	eb03 0b05 	addhi.w	fp, r3, r5
 8006b54:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006b58:	608b      	strhi	r3, [r1, #8]
 8006b5a:	680b      	ldr	r3, [r1, #0]
 8006b5c:	460a      	mov	r2, r1
 8006b5e:	f04f 0500 	mov.w	r5, #0
 8006b62:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006b66:	f842 3b1c 	str.w	r3, [r2], #28
 8006b6a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006b6e:	4680      	mov	r8, r0
 8006b70:	460c      	mov	r4, r1
 8006b72:	bf98      	it	ls
 8006b74:	f04f 0b00 	movls.w	fp, #0
 8006b78:	9201      	str	r2, [sp, #4]
 8006b7a:	4616      	mov	r6, r2
 8006b7c:	46aa      	mov	sl, r5
 8006b7e:	462f      	mov	r7, r5
 8006b80:	9502      	str	r5, [sp, #8]
 8006b82:	68a2      	ldr	r2, [r4, #8]
 8006b84:	b15a      	cbz	r2, 8006b9e <_scanf_float+0x66>
 8006b86:	f8d9 3000 	ldr.w	r3, [r9]
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	2b4e      	cmp	r3, #78	@ 0x4e
 8006b8e:	d863      	bhi.n	8006c58 <_scanf_float+0x120>
 8006b90:	2b40      	cmp	r3, #64	@ 0x40
 8006b92:	d83b      	bhi.n	8006c0c <_scanf_float+0xd4>
 8006b94:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006b98:	b2c8      	uxtb	r0, r1
 8006b9a:	280e      	cmp	r0, #14
 8006b9c:	d939      	bls.n	8006c12 <_scanf_float+0xda>
 8006b9e:	b11f      	cbz	r7, 8006ba8 <_scanf_float+0x70>
 8006ba0:	6823      	ldr	r3, [r4, #0]
 8006ba2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ba6:	6023      	str	r3, [r4, #0]
 8006ba8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006bac:	f1ba 0f01 	cmp.w	sl, #1
 8006bb0:	f200 8114 	bhi.w	8006ddc <_scanf_float+0x2a4>
 8006bb4:	9b01      	ldr	r3, [sp, #4]
 8006bb6:	429e      	cmp	r6, r3
 8006bb8:	f200 8105 	bhi.w	8006dc6 <_scanf_float+0x28e>
 8006bbc:	2001      	movs	r0, #1
 8006bbe:	b007      	add	sp, #28
 8006bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bc4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006bc8:	2a0d      	cmp	r2, #13
 8006bca:	d8e8      	bhi.n	8006b9e <_scanf_float+0x66>
 8006bcc:	a101      	add	r1, pc, #4	@ (adr r1, 8006bd4 <_scanf_float+0x9c>)
 8006bce:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006bd2:	bf00      	nop
 8006bd4:	08006d1d 	.word	0x08006d1d
 8006bd8:	08006b9f 	.word	0x08006b9f
 8006bdc:	08006b9f 	.word	0x08006b9f
 8006be0:	08006b9f 	.word	0x08006b9f
 8006be4:	08006d79 	.word	0x08006d79
 8006be8:	08006d53 	.word	0x08006d53
 8006bec:	08006b9f 	.word	0x08006b9f
 8006bf0:	08006b9f 	.word	0x08006b9f
 8006bf4:	08006d2b 	.word	0x08006d2b
 8006bf8:	08006b9f 	.word	0x08006b9f
 8006bfc:	08006b9f 	.word	0x08006b9f
 8006c00:	08006b9f 	.word	0x08006b9f
 8006c04:	08006b9f 	.word	0x08006b9f
 8006c08:	08006ce7 	.word	0x08006ce7
 8006c0c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006c10:	e7da      	b.n	8006bc8 <_scanf_float+0x90>
 8006c12:	290e      	cmp	r1, #14
 8006c14:	d8c3      	bhi.n	8006b9e <_scanf_float+0x66>
 8006c16:	a001      	add	r0, pc, #4	@ (adr r0, 8006c1c <_scanf_float+0xe4>)
 8006c18:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006c1c:	08006cd7 	.word	0x08006cd7
 8006c20:	08006b9f 	.word	0x08006b9f
 8006c24:	08006cd7 	.word	0x08006cd7
 8006c28:	08006d67 	.word	0x08006d67
 8006c2c:	08006b9f 	.word	0x08006b9f
 8006c30:	08006c79 	.word	0x08006c79
 8006c34:	08006cbd 	.word	0x08006cbd
 8006c38:	08006cbd 	.word	0x08006cbd
 8006c3c:	08006cbd 	.word	0x08006cbd
 8006c40:	08006cbd 	.word	0x08006cbd
 8006c44:	08006cbd 	.word	0x08006cbd
 8006c48:	08006cbd 	.word	0x08006cbd
 8006c4c:	08006cbd 	.word	0x08006cbd
 8006c50:	08006cbd 	.word	0x08006cbd
 8006c54:	08006cbd 	.word	0x08006cbd
 8006c58:	2b6e      	cmp	r3, #110	@ 0x6e
 8006c5a:	d809      	bhi.n	8006c70 <_scanf_float+0x138>
 8006c5c:	2b60      	cmp	r3, #96	@ 0x60
 8006c5e:	d8b1      	bhi.n	8006bc4 <_scanf_float+0x8c>
 8006c60:	2b54      	cmp	r3, #84	@ 0x54
 8006c62:	d07b      	beq.n	8006d5c <_scanf_float+0x224>
 8006c64:	2b59      	cmp	r3, #89	@ 0x59
 8006c66:	d19a      	bne.n	8006b9e <_scanf_float+0x66>
 8006c68:	2d07      	cmp	r5, #7
 8006c6a:	d198      	bne.n	8006b9e <_scanf_float+0x66>
 8006c6c:	2508      	movs	r5, #8
 8006c6e:	e02f      	b.n	8006cd0 <_scanf_float+0x198>
 8006c70:	2b74      	cmp	r3, #116	@ 0x74
 8006c72:	d073      	beq.n	8006d5c <_scanf_float+0x224>
 8006c74:	2b79      	cmp	r3, #121	@ 0x79
 8006c76:	e7f6      	b.n	8006c66 <_scanf_float+0x12e>
 8006c78:	6821      	ldr	r1, [r4, #0]
 8006c7a:	05c8      	lsls	r0, r1, #23
 8006c7c:	d51e      	bpl.n	8006cbc <_scanf_float+0x184>
 8006c7e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006c82:	6021      	str	r1, [r4, #0]
 8006c84:	3701      	adds	r7, #1
 8006c86:	f1bb 0f00 	cmp.w	fp, #0
 8006c8a:	d003      	beq.n	8006c94 <_scanf_float+0x15c>
 8006c8c:	3201      	adds	r2, #1
 8006c8e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006c92:	60a2      	str	r2, [r4, #8]
 8006c94:	68a3      	ldr	r3, [r4, #8]
 8006c96:	3b01      	subs	r3, #1
 8006c98:	60a3      	str	r3, [r4, #8]
 8006c9a:	6923      	ldr	r3, [r4, #16]
 8006c9c:	3301      	adds	r3, #1
 8006c9e:	6123      	str	r3, [r4, #16]
 8006ca0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006ca4:	3b01      	subs	r3, #1
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	f8c9 3004 	str.w	r3, [r9, #4]
 8006cac:	f340 8082 	ble.w	8006db4 <_scanf_float+0x27c>
 8006cb0:	f8d9 3000 	ldr.w	r3, [r9]
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	f8c9 3000 	str.w	r3, [r9]
 8006cba:	e762      	b.n	8006b82 <_scanf_float+0x4a>
 8006cbc:	eb1a 0105 	adds.w	r1, sl, r5
 8006cc0:	f47f af6d 	bne.w	8006b9e <_scanf_float+0x66>
 8006cc4:	6822      	ldr	r2, [r4, #0]
 8006cc6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006cca:	6022      	str	r2, [r4, #0]
 8006ccc:	460d      	mov	r5, r1
 8006cce:	468a      	mov	sl, r1
 8006cd0:	f806 3b01 	strb.w	r3, [r6], #1
 8006cd4:	e7de      	b.n	8006c94 <_scanf_float+0x15c>
 8006cd6:	6822      	ldr	r2, [r4, #0]
 8006cd8:	0610      	lsls	r0, r2, #24
 8006cda:	f57f af60 	bpl.w	8006b9e <_scanf_float+0x66>
 8006cde:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006ce2:	6022      	str	r2, [r4, #0]
 8006ce4:	e7f4      	b.n	8006cd0 <_scanf_float+0x198>
 8006ce6:	f1ba 0f00 	cmp.w	sl, #0
 8006cea:	d10c      	bne.n	8006d06 <_scanf_float+0x1ce>
 8006cec:	b977      	cbnz	r7, 8006d0c <_scanf_float+0x1d4>
 8006cee:	6822      	ldr	r2, [r4, #0]
 8006cf0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006cf4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006cf8:	d108      	bne.n	8006d0c <_scanf_float+0x1d4>
 8006cfa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006cfe:	6022      	str	r2, [r4, #0]
 8006d00:	f04f 0a01 	mov.w	sl, #1
 8006d04:	e7e4      	b.n	8006cd0 <_scanf_float+0x198>
 8006d06:	f1ba 0f02 	cmp.w	sl, #2
 8006d0a:	d050      	beq.n	8006dae <_scanf_float+0x276>
 8006d0c:	2d01      	cmp	r5, #1
 8006d0e:	d002      	beq.n	8006d16 <_scanf_float+0x1de>
 8006d10:	2d04      	cmp	r5, #4
 8006d12:	f47f af44 	bne.w	8006b9e <_scanf_float+0x66>
 8006d16:	3501      	adds	r5, #1
 8006d18:	b2ed      	uxtb	r5, r5
 8006d1a:	e7d9      	b.n	8006cd0 <_scanf_float+0x198>
 8006d1c:	f1ba 0f01 	cmp.w	sl, #1
 8006d20:	f47f af3d 	bne.w	8006b9e <_scanf_float+0x66>
 8006d24:	f04f 0a02 	mov.w	sl, #2
 8006d28:	e7d2      	b.n	8006cd0 <_scanf_float+0x198>
 8006d2a:	b975      	cbnz	r5, 8006d4a <_scanf_float+0x212>
 8006d2c:	2f00      	cmp	r7, #0
 8006d2e:	f47f af37 	bne.w	8006ba0 <_scanf_float+0x68>
 8006d32:	6822      	ldr	r2, [r4, #0]
 8006d34:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006d38:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006d3c:	f040 8103 	bne.w	8006f46 <_scanf_float+0x40e>
 8006d40:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006d44:	6022      	str	r2, [r4, #0]
 8006d46:	2501      	movs	r5, #1
 8006d48:	e7c2      	b.n	8006cd0 <_scanf_float+0x198>
 8006d4a:	2d03      	cmp	r5, #3
 8006d4c:	d0e3      	beq.n	8006d16 <_scanf_float+0x1de>
 8006d4e:	2d05      	cmp	r5, #5
 8006d50:	e7df      	b.n	8006d12 <_scanf_float+0x1da>
 8006d52:	2d02      	cmp	r5, #2
 8006d54:	f47f af23 	bne.w	8006b9e <_scanf_float+0x66>
 8006d58:	2503      	movs	r5, #3
 8006d5a:	e7b9      	b.n	8006cd0 <_scanf_float+0x198>
 8006d5c:	2d06      	cmp	r5, #6
 8006d5e:	f47f af1e 	bne.w	8006b9e <_scanf_float+0x66>
 8006d62:	2507      	movs	r5, #7
 8006d64:	e7b4      	b.n	8006cd0 <_scanf_float+0x198>
 8006d66:	6822      	ldr	r2, [r4, #0]
 8006d68:	0591      	lsls	r1, r2, #22
 8006d6a:	f57f af18 	bpl.w	8006b9e <_scanf_float+0x66>
 8006d6e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006d72:	6022      	str	r2, [r4, #0]
 8006d74:	9702      	str	r7, [sp, #8]
 8006d76:	e7ab      	b.n	8006cd0 <_scanf_float+0x198>
 8006d78:	6822      	ldr	r2, [r4, #0]
 8006d7a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006d7e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006d82:	d005      	beq.n	8006d90 <_scanf_float+0x258>
 8006d84:	0550      	lsls	r0, r2, #21
 8006d86:	f57f af0a 	bpl.w	8006b9e <_scanf_float+0x66>
 8006d8a:	2f00      	cmp	r7, #0
 8006d8c:	f000 80db 	beq.w	8006f46 <_scanf_float+0x40e>
 8006d90:	0591      	lsls	r1, r2, #22
 8006d92:	bf58      	it	pl
 8006d94:	9902      	ldrpl	r1, [sp, #8]
 8006d96:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006d9a:	bf58      	it	pl
 8006d9c:	1a79      	subpl	r1, r7, r1
 8006d9e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006da2:	bf58      	it	pl
 8006da4:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006da8:	6022      	str	r2, [r4, #0]
 8006daa:	2700      	movs	r7, #0
 8006dac:	e790      	b.n	8006cd0 <_scanf_float+0x198>
 8006dae:	f04f 0a03 	mov.w	sl, #3
 8006db2:	e78d      	b.n	8006cd0 <_scanf_float+0x198>
 8006db4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006db8:	4649      	mov	r1, r9
 8006dba:	4640      	mov	r0, r8
 8006dbc:	4798      	blx	r3
 8006dbe:	2800      	cmp	r0, #0
 8006dc0:	f43f aedf 	beq.w	8006b82 <_scanf_float+0x4a>
 8006dc4:	e6eb      	b.n	8006b9e <_scanf_float+0x66>
 8006dc6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006dca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006dce:	464a      	mov	r2, r9
 8006dd0:	4640      	mov	r0, r8
 8006dd2:	4798      	blx	r3
 8006dd4:	6923      	ldr	r3, [r4, #16]
 8006dd6:	3b01      	subs	r3, #1
 8006dd8:	6123      	str	r3, [r4, #16]
 8006dda:	e6eb      	b.n	8006bb4 <_scanf_float+0x7c>
 8006ddc:	1e6b      	subs	r3, r5, #1
 8006dde:	2b06      	cmp	r3, #6
 8006de0:	d824      	bhi.n	8006e2c <_scanf_float+0x2f4>
 8006de2:	2d02      	cmp	r5, #2
 8006de4:	d836      	bhi.n	8006e54 <_scanf_float+0x31c>
 8006de6:	9b01      	ldr	r3, [sp, #4]
 8006de8:	429e      	cmp	r6, r3
 8006dea:	f67f aee7 	bls.w	8006bbc <_scanf_float+0x84>
 8006dee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006df2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006df6:	464a      	mov	r2, r9
 8006df8:	4640      	mov	r0, r8
 8006dfa:	4798      	blx	r3
 8006dfc:	6923      	ldr	r3, [r4, #16]
 8006dfe:	3b01      	subs	r3, #1
 8006e00:	6123      	str	r3, [r4, #16]
 8006e02:	e7f0      	b.n	8006de6 <_scanf_float+0x2ae>
 8006e04:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e08:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006e0c:	464a      	mov	r2, r9
 8006e0e:	4640      	mov	r0, r8
 8006e10:	4798      	blx	r3
 8006e12:	6923      	ldr	r3, [r4, #16]
 8006e14:	3b01      	subs	r3, #1
 8006e16:	6123      	str	r3, [r4, #16]
 8006e18:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e1c:	fa5f fa8a 	uxtb.w	sl, sl
 8006e20:	f1ba 0f02 	cmp.w	sl, #2
 8006e24:	d1ee      	bne.n	8006e04 <_scanf_float+0x2cc>
 8006e26:	3d03      	subs	r5, #3
 8006e28:	b2ed      	uxtb	r5, r5
 8006e2a:	1b76      	subs	r6, r6, r5
 8006e2c:	6823      	ldr	r3, [r4, #0]
 8006e2e:	05da      	lsls	r2, r3, #23
 8006e30:	d530      	bpl.n	8006e94 <_scanf_float+0x35c>
 8006e32:	055b      	lsls	r3, r3, #21
 8006e34:	d511      	bpl.n	8006e5a <_scanf_float+0x322>
 8006e36:	9b01      	ldr	r3, [sp, #4]
 8006e38:	429e      	cmp	r6, r3
 8006e3a:	f67f aebf 	bls.w	8006bbc <_scanf_float+0x84>
 8006e3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e42:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e46:	464a      	mov	r2, r9
 8006e48:	4640      	mov	r0, r8
 8006e4a:	4798      	blx	r3
 8006e4c:	6923      	ldr	r3, [r4, #16]
 8006e4e:	3b01      	subs	r3, #1
 8006e50:	6123      	str	r3, [r4, #16]
 8006e52:	e7f0      	b.n	8006e36 <_scanf_float+0x2fe>
 8006e54:	46aa      	mov	sl, r5
 8006e56:	46b3      	mov	fp, r6
 8006e58:	e7de      	b.n	8006e18 <_scanf_float+0x2e0>
 8006e5a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006e5e:	6923      	ldr	r3, [r4, #16]
 8006e60:	2965      	cmp	r1, #101	@ 0x65
 8006e62:	f103 33ff 	add.w	r3, r3, #4294967295
 8006e66:	f106 35ff 	add.w	r5, r6, #4294967295
 8006e6a:	6123      	str	r3, [r4, #16]
 8006e6c:	d00c      	beq.n	8006e88 <_scanf_float+0x350>
 8006e6e:	2945      	cmp	r1, #69	@ 0x45
 8006e70:	d00a      	beq.n	8006e88 <_scanf_float+0x350>
 8006e72:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e76:	464a      	mov	r2, r9
 8006e78:	4640      	mov	r0, r8
 8006e7a:	4798      	blx	r3
 8006e7c:	6923      	ldr	r3, [r4, #16]
 8006e7e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006e82:	3b01      	subs	r3, #1
 8006e84:	1eb5      	subs	r5, r6, #2
 8006e86:	6123      	str	r3, [r4, #16]
 8006e88:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e8c:	464a      	mov	r2, r9
 8006e8e:	4640      	mov	r0, r8
 8006e90:	4798      	blx	r3
 8006e92:	462e      	mov	r6, r5
 8006e94:	6822      	ldr	r2, [r4, #0]
 8006e96:	f012 0210 	ands.w	r2, r2, #16
 8006e9a:	d001      	beq.n	8006ea0 <_scanf_float+0x368>
 8006e9c:	2000      	movs	r0, #0
 8006e9e:	e68e      	b.n	8006bbe <_scanf_float+0x86>
 8006ea0:	7032      	strb	r2, [r6, #0]
 8006ea2:	6823      	ldr	r3, [r4, #0]
 8006ea4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006ea8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006eac:	d125      	bne.n	8006efa <_scanf_float+0x3c2>
 8006eae:	9b02      	ldr	r3, [sp, #8]
 8006eb0:	429f      	cmp	r7, r3
 8006eb2:	d00a      	beq.n	8006eca <_scanf_float+0x392>
 8006eb4:	1bda      	subs	r2, r3, r7
 8006eb6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006eba:	429e      	cmp	r6, r3
 8006ebc:	bf28      	it	cs
 8006ebe:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006ec2:	4922      	ldr	r1, [pc, #136]	@ (8006f4c <_scanf_float+0x414>)
 8006ec4:	4630      	mov	r0, r6
 8006ec6:	f000 f907 	bl	80070d8 <siprintf>
 8006eca:	9901      	ldr	r1, [sp, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	4640      	mov	r0, r8
 8006ed0:	f002 fbf2 	bl	80096b8 <_strtod_r>
 8006ed4:	9b03      	ldr	r3, [sp, #12]
 8006ed6:	6821      	ldr	r1, [r4, #0]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f011 0f02 	tst.w	r1, #2
 8006ede:	ec57 6b10 	vmov	r6, r7, d0
 8006ee2:	f103 0204 	add.w	r2, r3, #4
 8006ee6:	d015      	beq.n	8006f14 <_scanf_float+0x3dc>
 8006ee8:	9903      	ldr	r1, [sp, #12]
 8006eea:	600a      	str	r2, [r1, #0]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	e9c3 6700 	strd	r6, r7, [r3]
 8006ef2:	68e3      	ldr	r3, [r4, #12]
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	60e3      	str	r3, [r4, #12]
 8006ef8:	e7d0      	b.n	8006e9c <_scanf_float+0x364>
 8006efa:	9b04      	ldr	r3, [sp, #16]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d0e4      	beq.n	8006eca <_scanf_float+0x392>
 8006f00:	9905      	ldr	r1, [sp, #20]
 8006f02:	230a      	movs	r3, #10
 8006f04:	3101      	adds	r1, #1
 8006f06:	4640      	mov	r0, r8
 8006f08:	f002 fc56 	bl	80097b8 <_strtol_r>
 8006f0c:	9b04      	ldr	r3, [sp, #16]
 8006f0e:	9e05      	ldr	r6, [sp, #20]
 8006f10:	1ac2      	subs	r2, r0, r3
 8006f12:	e7d0      	b.n	8006eb6 <_scanf_float+0x37e>
 8006f14:	f011 0f04 	tst.w	r1, #4
 8006f18:	9903      	ldr	r1, [sp, #12]
 8006f1a:	600a      	str	r2, [r1, #0]
 8006f1c:	d1e6      	bne.n	8006eec <_scanf_float+0x3b4>
 8006f1e:	681d      	ldr	r5, [r3, #0]
 8006f20:	4632      	mov	r2, r6
 8006f22:	463b      	mov	r3, r7
 8006f24:	4630      	mov	r0, r6
 8006f26:	4639      	mov	r1, r7
 8006f28:	f7f9 fe28 	bl	8000b7c <__aeabi_dcmpun>
 8006f2c:	b128      	cbz	r0, 8006f3a <_scanf_float+0x402>
 8006f2e:	4808      	ldr	r0, [pc, #32]	@ (8006f50 <_scanf_float+0x418>)
 8006f30:	f000 f9b8 	bl	80072a4 <nanf>
 8006f34:	ed85 0a00 	vstr	s0, [r5]
 8006f38:	e7db      	b.n	8006ef2 <_scanf_float+0x3ba>
 8006f3a:	4630      	mov	r0, r6
 8006f3c:	4639      	mov	r1, r7
 8006f3e:	f7f9 fe7b 	bl	8000c38 <__aeabi_d2f>
 8006f42:	6028      	str	r0, [r5, #0]
 8006f44:	e7d5      	b.n	8006ef2 <_scanf_float+0x3ba>
 8006f46:	2700      	movs	r7, #0
 8006f48:	e62e      	b.n	8006ba8 <_scanf_float+0x70>
 8006f4a:	bf00      	nop
 8006f4c:	0800a9ec 	.word	0x0800a9ec
 8006f50:	0800ab2d 	.word	0x0800ab2d

08006f54 <std>:
 8006f54:	2300      	movs	r3, #0
 8006f56:	b510      	push	{r4, lr}
 8006f58:	4604      	mov	r4, r0
 8006f5a:	e9c0 3300 	strd	r3, r3, [r0]
 8006f5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f62:	6083      	str	r3, [r0, #8]
 8006f64:	8181      	strh	r1, [r0, #12]
 8006f66:	6643      	str	r3, [r0, #100]	@ 0x64
 8006f68:	81c2      	strh	r2, [r0, #14]
 8006f6a:	6183      	str	r3, [r0, #24]
 8006f6c:	4619      	mov	r1, r3
 8006f6e:	2208      	movs	r2, #8
 8006f70:	305c      	adds	r0, #92	@ 0x5c
 8006f72:	f000 f916 	bl	80071a2 <memset>
 8006f76:	4b0d      	ldr	r3, [pc, #52]	@ (8006fac <std+0x58>)
 8006f78:	6263      	str	r3, [r4, #36]	@ 0x24
 8006f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8006fb0 <std+0x5c>)
 8006f7c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8006fb4 <std+0x60>)
 8006f80:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006f82:	4b0d      	ldr	r3, [pc, #52]	@ (8006fb8 <std+0x64>)
 8006f84:	6323      	str	r3, [r4, #48]	@ 0x30
 8006f86:	4b0d      	ldr	r3, [pc, #52]	@ (8006fbc <std+0x68>)
 8006f88:	6224      	str	r4, [r4, #32]
 8006f8a:	429c      	cmp	r4, r3
 8006f8c:	d006      	beq.n	8006f9c <std+0x48>
 8006f8e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006f92:	4294      	cmp	r4, r2
 8006f94:	d002      	beq.n	8006f9c <std+0x48>
 8006f96:	33d0      	adds	r3, #208	@ 0xd0
 8006f98:	429c      	cmp	r4, r3
 8006f9a:	d105      	bne.n	8006fa8 <std+0x54>
 8006f9c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006fa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fa4:	f000 b97a 	b.w	800729c <__retarget_lock_init_recursive>
 8006fa8:	bd10      	pop	{r4, pc}
 8006faa:	bf00      	nop
 8006fac:	0800711d 	.word	0x0800711d
 8006fb0:	0800713f 	.word	0x0800713f
 8006fb4:	08007177 	.word	0x08007177
 8006fb8:	0800719b 	.word	0x0800719b
 8006fbc:	20000484 	.word	0x20000484

08006fc0 <stdio_exit_handler>:
 8006fc0:	4a02      	ldr	r2, [pc, #8]	@ (8006fcc <stdio_exit_handler+0xc>)
 8006fc2:	4903      	ldr	r1, [pc, #12]	@ (8006fd0 <stdio_exit_handler+0x10>)
 8006fc4:	4803      	ldr	r0, [pc, #12]	@ (8006fd4 <stdio_exit_handler+0x14>)
 8006fc6:	f000 b869 	b.w	800709c <_fwalk_sglue>
 8006fca:	bf00      	nop
 8006fcc:	20000024 	.word	0x20000024
 8006fd0:	08009b75 	.word	0x08009b75
 8006fd4:	20000034 	.word	0x20000034

08006fd8 <cleanup_stdio>:
 8006fd8:	6841      	ldr	r1, [r0, #4]
 8006fda:	4b0c      	ldr	r3, [pc, #48]	@ (800700c <cleanup_stdio+0x34>)
 8006fdc:	4299      	cmp	r1, r3
 8006fde:	b510      	push	{r4, lr}
 8006fe0:	4604      	mov	r4, r0
 8006fe2:	d001      	beq.n	8006fe8 <cleanup_stdio+0x10>
 8006fe4:	f002 fdc6 	bl	8009b74 <_fflush_r>
 8006fe8:	68a1      	ldr	r1, [r4, #8]
 8006fea:	4b09      	ldr	r3, [pc, #36]	@ (8007010 <cleanup_stdio+0x38>)
 8006fec:	4299      	cmp	r1, r3
 8006fee:	d002      	beq.n	8006ff6 <cleanup_stdio+0x1e>
 8006ff0:	4620      	mov	r0, r4
 8006ff2:	f002 fdbf 	bl	8009b74 <_fflush_r>
 8006ff6:	68e1      	ldr	r1, [r4, #12]
 8006ff8:	4b06      	ldr	r3, [pc, #24]	@ (8007014 <cleanup_stdio+0x3c>)
 8006ffa:	4299      	cmp	r1, r3
 8006ffc:	d004      	beq.n	8007008 <cleanup_stdio+0x30>
 8006ffe:	4620      	mov	r0, r4
 8007000:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007004:	f002 bdb6 	b.w	8009b74 <_fflush_r>
 8007008:	bd10      	pop	{r4, pc}
 800700a:	bf00      	nop
 800700c:	20000484 	.word	0x20000484
 8007010:	200004ec 	.word	0x200004ec
 8007014:	20000554 	.word	0x20000554

08007018 <global_stdio_init.part.0>:
 8007018:	b510      	push	{r4, lr}
 800701a:	4b0b      	ldr	r3, [pc, #44]	@ (8007048 <global_stdio_init.part.0+0x30>)
 800701c:	4c0b      	ldr	r4, [pc, #44]	@ (800704c <global_stdio_init.part.0+0x34>)
 800701e:	4a0c      	ldr	r2, [pc, #48]	@ (8007050 <global_stdio_init.part.0+0x38>)
 8007020:	601a      	str	r2, [r3, #0]
 8007022:	4620      	mov	r0, r4
 8007024:	2200      	movs	r2, #0
 8007026:	2104      	movs	r1, #4
 8007028:	f7ff ff94 	bl	8006f54 <std>
 800702c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007030:	2201      	movs	r2, #1
 8007032:	2109      	movs	r1, #9
 8007034:	f7ff ff8e 	bl	8006f54 <std>
 8007038:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800703c:	2202      	movs	r2, #2
 800703e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007042:	2112      	movs	r1, #18
 8007044:	f7ff bf86 	b.w	8006f54 <std>
 8007048:	200005bc 	.word	0x200005bc
 800704c:	20000484 	.word	0x20000484
 8007050:	08006fc1 	.word	0x08006fc1

08007054 <__sfp_lock_acquire>:
 8007054:	4801      	ldr	r0, [pc, #4]	@ (800705c <__sfp_lock_acquire+0x8>)
 8007056:	f000 b922 	b.w	800729e <__retarget_lock_acquire_recursive>
 800705a:	bf00      	nop
 800705c:	200005c5 	.word	0x200005c5

08007060 <__sfp_lock_release>:
 8007060:	4801      	ldr	r0, [pc, #4]	@ (8007068 <__sfp_lock_release+0x8>)
 8007062:	f000 b91d 	b.w	80072a0 <__retarget_lock_release_recursive>
 8007066:	bf00      	nop
 8007068:	200005c5 	.word	0x200005c5

0800706c <__sinit>:
 800706c:	b510      	push	{r4, lr}
 800706e:	4604      	mov	r4, r0
 8007070:	f7ff fff0 	bl	8007054 <__sfp_lock_acquire>
 8007074:	6a23      	ldr	r3, [r4, #32]
 8007076:	b11b      	cbz	r3, 8007080 <__sinit+0x14>
 8007078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800707c:	f7ff bff0 	b.w	8007060 <__sfp_lock_release>
 8007080:	4b04      	ldr	r3, [pc, #16]	@ (8007094 <__sinit+0x28>)
 8007082:	6223      	str	r3, [r4, #32]
 8007084:	4b04      	ldr	r3, [pc, #16]	@ (8007098 <__sinit+0x2c>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d1f5      	bne.n	8007078 <__sinit+0xc>
 800708c:	f7ff ffc4 	bl	8007018 <global_stdio_init.part.0>
 8007090:	e7f2      	b.n	8007078 <__sinit+0xc>
 8007092:	bf00      	nop
 8007094:	08006fd9 	.word	0x08006fd9
 8007098:	200005bc 	.word	0x200005bc

0800709c <_fwalk_sglue>:
 800709c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070a0:	4607      	mov	r7, r0
 80070a2:	4688      	mov	r8, r1
 80070a4:	4614      	mov	r4, r2
 80070a6:	2600      	movs	r6, #0
 80070a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80070ac:	f1b9 0901 	subs.w	r9, r9, #1
 80070b0:	d505      	bpl.n	80070be <_fwalk_sglue+0x22>
 80070b2:	6824      	ldr	r4, [r4, #0]
 80070b4:	2c00      	cmp	r4, #0
 80070b6:	d1f7      	bne.n	80070a8 <_fwalk_sglue+0xc>
 80070b8:	4630      	mov	r0, r6
 80070ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070be:	89ab      	ldrh	r3, [r5, #12]
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d907      	bls.n	80070d4 <_fwalk_sglue+0x38>
 80070c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80070c8:	3301      	adds	r3, #1
 80070ca:	d003      	beq.n	80070d4 <_fwalk_sglue+0x38>
 80070cc:	4629      	mov	r1, r5
 80070ce:	4638      	mov	r0, r7
 80070d0:	47c0      	blx	r8
 80070d2:	4306      	orrs	r6, r0
 80070d4:	3568      	adds	r5, #104	@ 0x68
 80070d6:	e7e9      	b.n	80070ac <_fwalk_sglue+0x10>

080070d8 <siprintf>:
 80070d8:	b40e      	push	{r1, r2, r3}
 80070da:	b510      	push	{r4, lr}
 80070dc:	b09d      	sub	sp, #116	@ 0x74
 80070de:	ab1f      	add	r3, sp, #124	@ 0x7c
 80070e0:	9002      	str	r0, [sp, #8]
 80070e2:	9006      	str	r0, [sp, #24]
 80070e4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80070e8:	480a      	ldr	r0, [pc, #40]	@ (8007114 <siprintf+0x3c>)
 80070ea:	9107      	str	r1, [sp, #28]
 80070ec:	9104      	str	r1, [sp, #16]
 80070ee:	490a      	ldr	r1, [pc, #40]	@ (8007118 <siprintf+0x40>)
 80070f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80070f4:	9105      	str	r1, [sp, #20]
 80070f6:	2400      	movs	r4, #0
 80070f8:	a902      	add	r1, sp, #8
 80070fa:	6800      	ldr	r0, [r0, #0]
 80070fc:	9301      	str	r3, [sp, #4]
 80070fe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007100:	f002 fbb8 	bl	8009874 <_svfiprintf_r>
 8007104:	9b02      	ldr	r3, [sp, #8]
 8007106:	701c      	strb	r4, [r3, #0]
 8007108:	b01d      	add	sp, #116	@ 0x74
 800710a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800710e:	b003      	add	sp, #12
 8007110:	4770      	bx	lr
 8007112:	bf00      	nop
 8007114:	20000030 	.word	0x20000030
 8007118:	ffff0208 	.word	0xffff0208

0800711c <__sread>:
 800711c:	b510      	push	{r4, lr}
 800711e:	460c      	mov	r4, r1
 8007120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007124:	f000 f86c 	bl	8007200 <_read_r>
 8007128:	2800      	cmp	r0, #0
 800712a:	bfab      	itete	ge
 800712c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800712e:	89a3      	ldrhlt	r3, [r4, #12]
 8007130:	181b      	addge	r3, r3, r0
 8007132:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007136:	bfac      	ite	ge
 8007138:	6563      	strge	r3, [r4, #84]	@ 0x54
 800713a:	81a3      	strhlt	r3, [r4, #12]
 800713c:	bd10      	pop	{r4, pc}

0800713e <__swrite>:
 800713e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007142:	461f      	mov	r7, r3
 8007144:	898b      	ldrh	r3, [r1, #12]
 8007146:	05db      	lsls	r3, r3, #23
 8007148:	4605      	mov	r5, r0
 800714a:	460c      	mov	r4, r1
 800714c:	4616      	mov	r6, r2
 800714e:	d505      	bpl.n	800715c <__swrite+0x1e>
 8007150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007154:	2302      	movs	r3, #2
 8007156:	2200      	movs	r2, #0
 8007158:	f000 f840 	bl	80071dc <_lseek_r>
 800715c:	89a3      	ldrh	r3, [r4, #12]
 800715e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007162:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007166:	81a3      	strh	r3, [r4, #12]
 8007168:	4632      	mov	r2, r6
 800716a:	463b      	mov	r3, r7
 800716c:	4628      	mov	r0, r5
 800716e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007172:	f000 b857 	b.w	8007224 <_write_r>

08007176 <__sseek>:
 8007176:	b510      	push	{r4, lr}
 8007178:	460c      	mov	r4, r1
 800717a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800717e:	f000 f82d 	bl	80071dc <_lseek_r>
 8007182:	1c43      	adds	r3, r0, #1
 8007184:	89a3      	ldrh	r3, [r4, #12]
 8007186:	bf15      	itete	ne
 8007188:	6560      	strne	r0, [r4, #84]	@ 0x54
 800718a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800718e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007192:	81a3      	strheq	r3, [r4, #12]
 8007194:	bf18      	it	ne
 8007196:	81a3      	strhne	r3, [r4, #12]
 8007198:	bd10      	pop	{r4, pc}

0800719a <__sclose>:
 800719a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800719e:	f000 b80d 	b.w	80071bc <_close_r>

080071a2 <memset>:
 80071a2:	4402      	add	r2, r0
 80071a4:	4603      	mov	r3, r0
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d100      	bne.n	80071ac <memset+0xa>
 80071aa:	4770      	bx	lr
 80071ac:	f803 1b01 	strb.w	r1, [r3], #1
 80071b0:	e7f9      	b.n	80071a6 <memset+0x4>
	...

080071b4 <_localeconv_r>:
 80071b4:	4800      	ldr	r0, [pc, #0]	@ (80071b8 <_localeconv_r+0x4>)
 80071b6:	4770      	bx	lr
 80071b8:	20000170 	.word	0x20000170

080071bc <_close_r>:
 80071bc:	b538      	push	{r3, r4, r5, lr}
 80071be:	4d06      	ldr	r5, [pc, #24]	@ (80071d8 <_close_r+0x1c>)
 80071c0:	2300      	movs	r3, #0
 80071c2:	4604      	mov	r4, r0
 80071c4:	4608      	mov	r0, r1
 80071c6:	602b      	str	r3, [r5, #0]
 80071c8:	f7fa fc84 	bl	8001ad4 <_close>
 80071cc:	1c43      	adds	r3, r0, #1
 80071ce:	d102      	bne.n	80071d6 <_close_r+0x1a>
 80071d0:	682b      	ldr	r3, [r5, #0]
 80071d2:	b103      	cbz	r3, 80071d6 <_close_r+0x1a>
 80071d4:	6023      	str	r3, [r4, #0]
 80071d6:	bd38      	pop	{r3, r4, r5, pc}
 80071d8:	200005c0 	.word	0x200005c0

080071dc <_lseek_r>:
 80071dc:	b538      	push	{r3, r4, r5, lr}
 80071de:	4d07      	ldr	r5, [pc, #28]	@ (80071fc <_lseek_r+0x20>)
 80071e0:	4604      	mov	r4, r0
 80071e2:	4608      	mov	r0, r1
 80071e4:	4611      	mov	r1, r2
 80071e6:	2200      	movs	r2, #0
 80071e8:	602a      	str	r2, [r5, #0]
 80071ea:	461a      	mov	r2, r3
 80071ec:	f7fa fc99 	bl	8001b22 <_lseek>
 80071f0:	1c43      	adds	r3, r0, #1
 80071f2:	d102      	bne.n	80071fa <_lseek_r+0x1e>
 80071f4:	682b      	ldr	r3, [r5, #0]
 80071f6:	b103      	cbz	r3, 80071fa <_lseek_r+0x1e>
 80071f8:	6023      	str	r3, [r4, #0]
 80071fa:	bd38      	pop	{r3, r4, r5, pc}
 80071fc:	200005c0 	.word	0x200005c0

08007200 <_read_r>:
 8007200:	b538      	push	{r3, r4, r5, lr}
 8007202:	4d07      	ldr	r5, [pc, #28]	@ (8007220 <_read_r+0x20>)
 8007204:	4604      	mov	r4, r0
 8007206:	4608      	mov	r0, r1
 8007208:	4611      	mov	r1, r2
 800720a:	2200      	movs	r2, #0
 800720c:	602a      	str	r2, [r5, #0]
 800720e:	461a      	mov	r2, r3
 8007210:	f7fa fc27 	bl	8001a62 <_read>
 8007214:	1c43      	adds	r3, r0, #1
 8007216:	d102      	bne.n	800721e <_read_r+0x1e>
 8007218:	682b      	ldr	r3, [r5, #0]
 800721a:	b103      	cbz	r3, 800721e <_read_r+0x1e>
 800721c:	6023      	str	r3, [r4, #0]
 800721e:	bd38      	pop	{r3, r4, r5, pc}
 8007220:	200005c0 	.word	0x200005c0

08007224 <_write_r>:
 8007224:	b538      	push	{r3, r4, r5, lr}
 8007226:	4d07      	ldr	r5, [pc, #28]	@ (8007244 <_write_r+0x20>)
 8007228:	4604      	mov	r4, r0
 800722a:	4608      	mov	r0, r1
 800722c:	4611      	mov	r1, r2
 800722e:	2200      	movs	r2, #0
 8007230:	602a      	str	r2, [r5, #0]
 8007232:	461a      	mov	r2, r3
 8007234:	f7fa fc32 	bl	8001a9c <_write>
 8007238:	1c43      	adds	r3, r0, #1
 800723a:	d102      	bne.n	8007242 <_write_r+0x1e>
 800723c:	682b      	ldr	r3, [r5, #0]
 800723e:	b103      	cbz	r3, 8007242 <_write_r+0x1e>
 8007240:	6023      	str	r3, [r4, #0]
 8007242:	bd38      	pop	{r3, r4, r5, pc}
 8007244:	200005c0 	.word	0x200005c0

08007248 <__errno>:
 8007248:	4b01      	ldr	r3, [pc, #4]	@ (8007250 <__errno+0x8>)
 800724a:	6818      	ldr	r0, [r3, #0]
 800724c:	4770      	bx	lr
 800724e:	bf00      	nop
 8007250:	20000030 	.word	0x20000030

08007254 <__libc_init_array>:
 8007254:	b570      	push	{r4, r5, r6, lr}
 8007256:	4d0d      	ldr	r5, [pc, #52]	@ (800728c <__libc_init_array+0x38>)
 8007258:	4c0d      	ldr	r4, [pc, #52]	@ (8007290 <__libc_init_array+0x3c>)
 800725a:	1b64      	subs	r4, r4, r5
 800725c:	10a4      	asrs	r4, r4, #2
 800725e:	2600      	movs	r6, #0
 8007260:	42a6      	cmp	r6, r4
 8007262:	d109      	bne.n	8007278 <__libc_init_array+0x24>
 8007264:	4d0b      	ldr	r5, [pc, #44]	@ (8007294 <__libc_init_array+0x40>)
 8007266:	4c0c      	ldr	r4, [pc, #48]	@ (8007298 <__libc_init_array+0x44>)
 8007268:	f003 fb74 	bl	800a954 <_init>
 800726c:	1b64      	subs	r4, r4, r5
 800726e:	10a4      	asrs	r4, r4, #2
 8007270:	2600      	movs	r6, #0
 8007272:	42a6      	cmp	r6, r4
 8007274:	d105      	bne.n	8007282 <__libc_init_array+0x2e>
 8007276:	bd70      	pop	{r4, r5, r6, pc}
 8007278:	f855 3b04 	ldr.w	r3, [r5], #4
 800727c:	4798      	blx	r3
 800727e:	3601      	adds	r6, #1
 8007280:	e7ee      	b.n	8007260 <__libc_init_array+0xc>
 8007282:	f855 3b04 	ldr.w	r3, [r5], #4
 8007286:	4798      	blx	r3
 8007288:	3601      	adds	r6, #1
 800728a:	e7f2      	b.n	8007272 <__libc_init_array+0x1e>
 800728c:	0800adec 	.word	0x0800adec
 8007290:	0800adec 	.word	0x0800adec
 8007294:	0800adec 	.word	0x0800adec
 8007298:	0800adf0 	.word	0x0800adf0

0800729c <__retarget_lock_init_recursive>:
 800729c:	4770      	bx	lr

0800729e <__retarget_lock_acquire_recursive>:
 800729e:	4770      	bx	lr

080072a0 <__retarget_lock_release_recursive>:
 80072a0:	4770      	bx	lr
	...

080072a4 <nanf>:
 80072a4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80072ac <nanf+0x8>
 80072a8:	4770      	bx	lr
 80072aa:	bf00      	nop
 80072ac:	7fc00000 	.word	0x7fc00000

080072b0 <quorem>:
 80072b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072b4:	6903      	ldr	r3, [r0, #16]
 80072b6:	690c      	ldr	r4, [r1, #16]
 80072b8:	42a3      	cmp	r3, r4
 80072ba:	4607      	mov	r7, r0
 80072bc:	db7e      	blt.n	80073bc <quorem+0x10c>
 80072be:	3c01      	subs	r4, #1
 80072c0:	f101 0814 	add.w	r8, r1, #20
 80072c4:	00a3      	lsls	r3, r4, #2
 80072c6:	f100 0514 	add.w	r5, r0, #20
 80072ca:	9300      	str	r3, [sp, #0]
 80072cc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80072d0:	9301      	str	r3, [sp, #4]
 80072d2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80072d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80072da:	3301      	adds	r3, #1
 80072dc:	429a      	cmp	r2, r3
 80072de:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80072e2:	fbb2 f6f3 	udiv	r6, r2, r3
 80072e6:	d32e      	bcc.n	8007346 <quorem+0x96>
 80072e8:	f04f 0a00 	mov.w	sl, #0
 80072ec:	46c4      	mov	ip, r8
 80072ee:	46ae      	mov	lr, r5
 80072f0:	46d3      	mov	fp, sl
 80072f2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80072f6:	b298      	uxth	r0, r3
 80072f8:	fb06 a000 	mla	r0, r6, r0, sl
 80072fc:	0c02      	lsrs	r2, r0, #16
 80072fe:	0c1b      	lsrs	r3, r3, #16
 8007300:	fb06 2303 	mla	r3, r6, r3, r2
 8007304:	f8de 2000 	ldr.w	r2, [lr]
 8007308:	b280      	uxth	r0, r0
 800730a:	b292      	uxth	r2, r2
 800730c:	1a12      	subs	r2, r2, r0
 800730e:	445a      	add	r2, fp
 8007310:	f8de 0000 	ldr.w	r0, [lr]
 8007314:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007318:	b29b      	uxth	r3, r3
 800731a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800731e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007322:	b292      	uxth	r2, r2
 8007324:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007328:	45e1      	cmp	r9, ip
 800732a:	f84e 2b04 	str.w	r2, [lr], #4
 800732e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007332:	d2de      	bcs.n	80072f2 <quorem+0x42>
 8007334:	9b00      	ldr	r3, [sp, #0]
 8007336:	58eb      	ldr	r3, [r5, r3]
 8007338:	b92b      	cbnz	r3, 8007346 <quorem+0x96>
 800733a:	9b01      	ldr	r3, [sp, #4]
 800733c:	3b04      	subs	r3, #4
 800733e:	429d      	cmp	r5, r3
 8007340:	461a      	mov	r2, r3
 8007342:	d32f      	bcc.n	80073a4 <quorem+0xf4>
 8007344:	613c      	str	r4, [r7, #16]
 8007346:	4638      	mov	r0, r7
 8007348:	f001 f9c6 	bl	80086d8 <__mcmp>
 800734c:	2800      	cmp	r0, #0
 800734e:	db25      	blt.n	800739c <quorem+0xec>
 8007350:	4629      	mov	r1, r5
 8007352:	2000      	movs	r0, #0
 8007354:	f858 2b04 	ldr.w	r2, [r8], #4
 8007358:	f8d1 c000 	ldr.w	ip, [r1]
 800735c:	fa1f fe82 	uxth.w	lr, r2
 8007360:	fa1f f38c 	uxth.w	r3, ip
 8007364:	eba3 030e 	sub.w	r3, r3, lr
 8007368:	4403      	add	r3, r0
 800736a:	0c12      	lsrs	r2, r2, #16
 800736c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007370:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007374:	b29b      	uxth	r3, r3
 8007376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800737a:	45c1      	cmp	r9, r8
 800737c:	f841 3b04 	str.w	r3, [r1], #4
 8007380:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007384:	d2e6      	bcs.n	8007354 <quorem+0xa4>
 8007386:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800738a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800738e:	b922      	cbnz	r2, 800739a <quorem+0xea>
 8007390:	3b04      	subs	r3, #4
 8007392:	429d      	cmp	r5, r3
 8007394:	461a      	mov	r2, r3
 8007396:	d30b      	bcc.n	80073b0 <quorem+0x100>
 8007398:	613c      	str	r4, [r7, #16]
 800739a:	3601      	adds	r6, #1
 800739c:	4630      	mov	r0, r6
 800739e:	b003      	add	sp, #12
 80073a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073a4:	6812      	ldr	r2, [r2, #0]
 80073a6:	3b04      	subs	r3, #4
 80073a8:	2a00      	cmp	r2, #0
 80073aa:	d1cb      	bne.n	8007344 <quorem+0x94>
 80073ac:	3c01      	subs	r4, #1
 80073ae:	e7c6      	b.n	800733e <quorem+0x8e>
 80073b0:	6812      	ldr	r2, [r2, #0]
 80073b2:	3b04      	subs	r3, #4
 80073b4:	2a00      	cmp	r2, #0
 80073b6:	d1ef      	bne.n	8007398 <quorem+0xe8>
 80073b8:	3c01      	subs	r4, #1
 80073ba:	e7ea      	b.n	8007392 <quorem+0xe2>
 80073bc:	2000      	movs	r0, #0
 80073be:	e7ee      	b.n	800739e <quorem+0xee>

080073c0 <_dtoa_r>:
 80073c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073c4:	69c7      	ldr	r7, [r0, #28]
 80073c6:	b097      	sub	sp, #92	@ 0x5c
 80073c8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80073cc:	ec55 4b10 	vmov	r4, r5, d0
 80073d0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80073d2:	9107      	str	r1, [sp, #28]
 80073d4:	4681      	mov	r9, r0
 80073d6:	920c      	str	r2, [sp, #48]	@ 0x30
 80073d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80073da:	b97f      	cbnz	r7, 80073fc <_dtoa_r+0x3c>
 80073dc:	2010      	movs	r0, #16
 80073de:	f000 fe09 	bl	8007ff4 <malloc>
 80073e2:	4602      	mov	r2, r0
 80073e4:	f8c9 001c 	str.w	r0, [r9, #28]
 80073e8:	b920      	cbnz	r0, 80073f4 <_dtoa_r+0x34>
 80073ea:	4ba9      	ldr	r3, [pc, #676]	@ (8007690 <_dtoa_r+0x2d0>)
 80073ec:	21ef      	movs	r1, #239	@ 0xef
 80073ee:	48a9      	ldr	r0, [pc, #676]	@ (8007694 <_dtoa_r+0x2d4>)
 80073f0:	f002 fc3a 	bl	8009c68 <__assert_func>
 80073f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80073f8:	6007      	str	r7, [r0, #0]
 80073fa:	60c7      	str	r7, [r0, #12]
 80073fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007400:	6819      	ldr	r1, [r3, #0]
 8007402:	b159      	cbz	r1, 800741c <_dtoa_r+0x5c>
 8007404:	685a      	ldr	r2, [r3, #4]
 8007406:	604a      	str	r2, [r1, #4]
 8007408:	2301      	movs	r3, #1
 800740a:	4093      	lsls	r3, r2
 800740c:	608b      	str	r3, [r1, #8]
 800740e:	4648      	mov	r0, r9
 8007410:	f000 fee6 	bl	80081e0 <_Bfree>
 8007414:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007418:	2200      	movs	r2, #0
 800741a:	601a      	str	r2, [r3, #0]
 800741c:	1e2b      	subs	r3, r5, #0
 800741e:	bfb9      	ittee	lt
 8007420:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007424:	9305      	strlt	r3, [sp, #20]
 8007426:	2300      	movge	r3, #0
 8007428:	6033      	strge	r3, [r6, #0]
 800742a:	9f05      	ldr	r7, [sp, #20]
 800742c:	4b9a      	ldr	r3, [pc, #616]	@ (8007698 <_dtoa_r+0x2d8>)
 800742e:	bfbc      	itt	lt
 8007430:	2201      	movlt	r2, #1
 8007432:	6032      	strlt	r2, [r6, #0]
 8007434:	43bb      	bics	r3, r7
 8007436:	d112      	bne.n	800745e <_dtoa_r+0x9e>
 8007438:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800743a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800743e:	6013      	str	r3, [r2, #0]
 8007440:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007444:	4323      	orrs	r3, r4
 8007446:	f000 855a 	beq.w	8007efe <_dtoa_r+0xb3e>
 800744a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800744c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80076ac <_dtoa_r+0x2ec>
 8007450:	2b00      	cmp	r3, #0
 8007452:	f000 855c 	beq.w	8007f0e <_dtoa_r+0xb4e>
 8007456:	f10a 0303 	add.w	r3, sl, #3
 800745a:	f000 bd56 	b.w	8007f0a <_dtoa_r+0xb4a>
 800745e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007462:	2200      	movs	r2, #0
 8007464:	ec51 0b17 	vmov	r0, r1, d7
 8007468:	2300      	movs	r3, #0
 800746a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800746e:	f7f9 fb53 	bl	8000b18 <__aeabi_dcmpeq>
 8007472:	4680      	mov	r8, r0
 8007474:	b158      	cbz	r0, 800748e <_dtoa_r+0xce>
 8007476:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007478:	2301      	movs	r3, #1
 800747a:	6013      	str	r3, [r2, #0]
 800747c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800747e:	b113      	cbz	r3, 8007486 <_dtoa_r+0xc6>
 8007480:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007482:	4b86      	ldr	r3, [pc, #536]	@ (800769c <_dtoa_r+0x2dc>)
 8007484:	6013      	str	r3, [r2, #0]
 8007486:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80076b0 <_dtoa_r+0x2f0>
 800748a:	f000 bd40 	b.w	8007f0e <_dtoa_r+0xb4e>
 800748e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007492:	aa14      	add	r2, sp, #80	@ 0x50
 8007494:	a915      	add	r1, sp, #84	@ 0x54
 8007496:	4648      	mov	r0, r9
 8007498:	f001 fa3e 	bl	8008918 <__d2b>
 800749c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80074a0:	9002      	str	r0, [sp, #8]
 80074a2:	2e00      	cmp	r6, #0
 80074a4:	d078      	beq.n	8007598 <_dtoa_r+0x1d8>
 80074a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074a8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80074ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80074b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80074b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80074bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80074c0:	4619      	mov	r1, r3
 80074c2:	2200      	movs	r2, #0
 80074c4:	4b76      	ldr	r3, [pc, #472]	@ (80076a0 <_dtoa_r+0x2e0>)
 80074c6:	f7f8 ff07 	bl	80002d8 <__aeabi_dsub>
 80074ca:	a36b      	add	r3, pc, #428	@ (adr r3, 8007678 <_dtoa_r+0x2b8>)
 80074cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d0:	f7f9 f8ba 	bl	8000648 <__aeabi_dmul>
 80074d4:	a36a      	add	r3, pc, #424	@ (adr r3, 8007680 <_dtoa_r+0x2c0>)
 80074d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074da:	f7f8 feff 	bl	80002dc <__adddf3>
 80074de:	4604      	mov	r4, r0
 80074e0:	4630      	mov	r0, r6
 80074e2:	460d      	mov	r5, r1
 80074e4:	f7f9 f846 	bl	8000574 <__aeabi_i2d>
 80074e8:	a367      	add	r3, pc, #412	@ (adr r3, 8007688 <_dtoa_r+0x2c8>)
 80074ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ee:	f7f9 f8ab 	bl	8000648 <__aeabi_dmul>
 80074f2:	4602      	mov	r2, r0
 80074f4:	460b      	mov	r3, r1
 80074f6:	4620      	mov	r0, r4
 80074f8:	4629      	mov	r1, r5
 80074fa:	f7f8 feef 	bl	80002dc <__adddf3>
 80074fe:	4604      	mov	r4, r0
 8007500:	460d      	mov	r5, r1
 8007502:	f7f9 fb51 	bl	8000ba8 <__aeabi_d2iz>
 8007506:	2200      	movs	r2, #0
 8007508:	4607      	mov	r7, r0
 800750a:	2300      	movs	r3, #0
 800750c:	4620      	mov	r0, r4
 800750e:	4629      	mov	r1, r5
 8007510:	f7f9 fb0c 	bl	8000b2c <__aeabi_dcmplt>
 8007514:	b140      	cbz	r0, 8007528 <_dtoa_r+0x168>
 8007516:	4638      	mov	r0, r7
 8007518:	f7f9 f82c 	bl	8000574 <__aeabi_i2d>
 800751c:	4622      	mov	r2, r4
 800751e:	462b      	mov	r3, r5
 8007520:	f7f9 fafa 	bl	8000b18 <__aeabi_dcmpeq>
 8007524:	b900      	cbnz	r0, 8007528 <_dtoa_r+0x168>
 8007526:	3f01      	subs	r7, #1
 8007528:	2f16      	cmp	r7, #22
 800752a:	d852      	bhi.n	80075d2 <_dtoa_r+0x212>
 800752c:	4b5d      	ldr	r3, [pc, #372]	@ (80076a4 <_dtoa_r+0x2e4>)
 800752e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007536:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800753a:	f7f9 faf7 	bl	8000b2c <__aeabi_dcmplt>
 800753e:	2800      	cmp	r0, #0
 8007540:	d049      	beq.n	80075d6 <_dtoa_r+0x216>
 8007542:	3f01      	subs	r7, #1
 8007544:	2300      	movs	r3, #0
 8007546:	9310      	str	r3, [sp, #64]	@ 0x40
 8007548:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800754a:	1b9b      	subs	r3, r3, r6
 800754c:	1e5a      	subs	r2, r3, #1
 800754e:	bf45      	ittet	mi
 8007550:	f1c3 0301 	rsbmi	r3, r3, #1
 8007554:	9300      	strmi	r3, [sp, #0]
 8007556:	2300      	movpl	r3, #0
 8007558:	2300      	movmi	r3, #0
 800755a:	9206      	str	r2, [sp, #24]
 800755c:	bf54      	ite	pl
 800755e:	9300      	strpl	r3, [sp, #0]
 8007560:	9306      	strmi	r3, [sp, #24]
 8007562:	2f00      	cmp	r7, #0
 8007564:	db39      	blt.n	80075da <_dtoa_r+0x21a>
 8007566:	9b06      	ldr	r3, [sp, #24]
 8007568:	970d      	str	r7, [sp, #52]	@ 0x34
 800756a:	443b      	add	r3, r7
 800756c:	9306      	str	r3, [sp, #24]
 800756e:	2300      	movs	r3, #0
 8007570:	9308      	str	r3, [sp, #32]
 8007572:	9b07      	ldr	r3, [sp, #28]
 8007574:	2b09      	cmp	r3, #9
 8007576:	d863      	bhi.n	8007640 <_dtoa_r+0x280>
 8007578:	2b05      	cmp	r3, #5
 800757a:	bfc4      	itt	gt
 800757c:	3b04      	subgt	r3, #4
 800757e:	9307      	strgt	r3, [sp, #28]
 8007580:	9b07      	ldr	r3, [sp, #28]
 8007582:	f1a3 0302 	sub.w	r3, r3, #2
 8007586:	bfcc      	ite	gt
 8007588:	2400      	movgt	r4, #0
 800758a:	2401      	movle	r4, #1
 800758c:	2b03      	cmp	r3, #3
 800758e:	d863      	bhi.n	8007658 <_dtoa_r+0x298>
 8007590:	e8df f003 	tbb	[pc, r3]
 8007594:	2b375452 	.word	0x2b375452
 8007598:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800759c:	441e      	add	r6, r3
 800759e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80075a2:	2b20      	cmp	r3, #32
 80075a4:	bfc1      	itttt	gt
 80075a6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80075aa:	409f      	lslgt	r7, r3
 80075ac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80075b0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80075b4:	bfd6      	itet	le
 80075b6:	f1c3 0320 	rsble	r3, r3, #32
 80075ba:	ea47 0003 	orrgt.w	r0, r7, r3
 80075be:	fa04 f003 	lslle.w	r0, r4, r3
 80075c2:	f7f8 ffc7 	bl	8000554 <__aeabi_ui2d>
 80075c6:	2201      	movs	r2, #1
 80075c8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80075cc:	3e01      	subs	r6, #1
 80075ce:	9212      	str	r2, [sp, #72]	@ 0x48
 80075d0:	e776      	b.n	80074c0 <_dtoa_r+0x100>
 80075d2:	2301      	movs	r3, #1
 80075d4:	e7b7      	b.n	8007546 <_dtoa_r+0x186>
 80075d6:	9010      	str	r0, [sp, #64]	@ 0x40
 80075d8:	e7b6      	b.n	8007548 <_dtoa_r+0x188>
 80075da:	9b00      	ldr	r3, [sp, #0]
 80075dc:	1bdb      	subs	r3, r3, r7
 80075de:	9300      	str	r3, [sp, #0]
 80075e0:	427b      	negs	r3, r7
 80075e2:	9308      	str	r3, [sp, #32]
 80075e4:	2300      	movs	r3, #0
 80075e6:	930d      	str	r3, [sp, #52]	@ 0x34
 80075e8:	e7c3      	b.n	8007572 <_dtoa_r+0x1b2>
 80075ea:	2301      	movs	r3, #1
 80075ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80075ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075f0:	eb07 0b03 	add.w	fp, r7, r3
 80075f4:	f10b 0301 	add.w	r3, fp, #1
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	9303      	str	r3, [sp, #12]
 80075fc:	bfb8      	it	lt
 80075fe:	2301      	movlt	r3, #1
 8007600:	e006      	b.n	8007610 <_dtoa_r+0x250>
 8007602:	2301      	movs	r3, #1
 8007604:	9309      	str	r3, [sp, #36]	@ 0x24
 8007606:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007608:	2b00      	cmp	r3, #0
 800760a:	dd28      	ble.n	800765e <_dtoa_r+0x29e>
 800760c:	469b      	mov	fp, r3
 800760e:	9303      	str	r3, [sp, #12]
 8007610:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007614:	2100      	movs	r1, #0
 8007616:	2204      	movs	r2, #4
 8007618:	f102 0514 	add.w	r5, r2, #20
 800761c:	429d      	cmp	r5, r3
 800761e:	d926      	bls.n	800766e <_dtoa_r+0x2ae>
 8007620:	6041      	str	r1, [r0, #4]
 8007622:	4648      	mov	r0, r9
 8007624:	f000 fd9c 	bl	8008160 <_Balloc>
 8007628:	4682      	mov	sl, r0
 800762a:	2800      	cmp	r0, #0
 800762c:	d142      	bne.n	80076b4 <_dtoa_r+0x2f4>
 800762e:	4b1e      	ldr	r3, [pc, #120]	@ (80076a8 <_dtoa_r+0x2e8>)
 8007630:	4602      	mov	r2, r0
 8007632:	f240 11af 	movw	r1, #431	@ 0x1af
 8007636:	e6da      	b.n	80073ee <_dtoa_r+0x2e>
 8007638:	2300      	movs	r3, #0
 800763a:	e7e3      	b.n	8007604 <_dtoa_r+0x244>
 800763c:	2300      	movs	r3, #0
 800763e:	e7d5      	b.n	80075ec <_dtoa_r+0x22c>
 8007640:	2401      	movs	r4, #1
 8007642:	2300      	movs	r3, #0
 8007644:	9307      	str	r3, [sp, #28]
 8007646:	9409      	str	r4, [sp, #36]	@ 0x24
 8007648:	f04f 3bff 	mov.w	fp, #4294967295
 800764c:	2200      	movs	r2, #0
 800764e:	f8cd b00c 	str.w	fp, [sp, #12]
 8007652:	2312      	movs	r3, #18
 8007654:	920c      	str	r2, [sp, #48]	@ 0x30
 8007656:	e7db      	b.n	8007610 <_dtoa_r+0x250>
 8007658:	2301      	movs	r3, #1
 800765a:	9309      	str	r3, [sp, #36]	@ 0x24
 800765c:	e7f4      	b.n	8007648 <_dtoa_r+0x288>
 800765e:	f04f 0b01 	mov.w	fp, #1
 8007662:	f8cd b00c 	str.w	fp, [sp, #12]
 8007666:	465b      	mov	r3, fp
 8007668:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800766c:	e7d0      	b.n	8007610 <_dtoa_r+0x250>
 800766e:	3101      	adds	r1, #1
 8007670:	0052      	lsls	r2, r2, #1
 8007672:	e7d1      	b.n	8007618 <_dtoa_r+0x258>
 8007674:	f3af 8000 	nop.w
 8007678:	636f4361 	.word	0x636f4361
 800767c:	3fd287a7 	.word	0x3fd287a7
 8007680:	8b60c8b3 	.word	0x8b60c8b3
 8007684:	3fc68a28 	.word	0x3fc68a28
 8007688:	509f79fb 	.word	0x509f79fb
 800768c:	3fd34413 	.word	0x3fd34413
 8007690:	0800a9fe 	.word	0x0800a9fe
 8007694:	0800aa15 	.word	0x0800aa15
 8007698:	7ff00000 	.word	0x7ff00000
 800769c:	0800a9c9 	.word	0x0800a9c9
 80076a0:	3ff80000 	.word	0x3ff80000
 80076a4:	0800abc8 	.word	0x0800abc8
 80076a8:	0800aa6d 	.word	0x0800aa6d
 80076ac:	0800a9fa 	.word	0x0800a9fa
 80076b0:	0800a9c8 	.word	0x0800a9c8
 80076b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80076b8:	6018      	str	r0, [r3, #0]
 80076ba:	9b03      	ldr	r3, [sp, #12]
 80076bc:	2b0e      	cmp	r3, #14
 80076be:	f200 80a1 	bhi.w	8007804 <_dtoa_r+0x444>
 80076c2:	2c00      	cmp	r4, #0
 80076c4:	f000 809e 	beq.w	8007804 <_dtoa_r+0x444>
 80076c8:	2f00      	cmp	r7, #0
 80076ca:	dd33      	ble.n	8007734 <_dtoa_r+0x374>
 80076cc:	4b9c      	ldr	r3, [pc, #624]	@ (8007940 <_dtoa_r+0x580>)
 80076ce:	f007 020f 	and.w	r2, r7, #15
 80076d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076d6:	ed93 7b00 	vldr	d7, [r3]
 80076da:	05f8      	lsls	r0, r7, #23
 80076dc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80076e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80076e4:	d516      	bpl.n	8007714 <_dtoa_r+0x354>
 80076e6:	4b97      	ldr	r3, [pc, #604]	@ (8007944 <_dtoa_r+0x584>)
 80076e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80076ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80076f0:	f7f9 f8d4 	bl	800089c <__aeabi_ddiv>
 80076f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80076f8:	f004 040f 	and.w	r4, r4, #15
 80076fc:	2603      	movs	r6, #3
 80076fe:	4d91      	ldr	r5, [pc, #580]	@ (8007944 <_dtoa_r+0x584>)
 8007700:	b954      	cbnz	r4, 8007718 <_dtoa_r+0x358>
 8007702:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007706:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800770a:	f7f9 f8c7 	bl	800089c <__aeabi_ddiv>
 800770e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007712:	e028      	b.n	8007766 <_dtoa_r+0x3a6>
 8007714:	2602      	movs	r6, #2
 8007716:	e7f2      	b.n	80076fe <_dtoa_r+0x33e>
 8007718:	07e1      	lsls	r1, r4, #31
 800771a:	d508      	bpl.n	800772e <_dtoa_r+0x36e>
 800771c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007720:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007724:	f7f8 ff90 	bl	8000648 <__aeabi_dmul>
 8007728:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800772c:	3601      	adds	r6, #1
 800772e:	1064      	asrs	r4, r4, #1
 8007730:	3508      	adds	r5, #8
 8007732:	e7e5      	b.n	8007700 <_dtoa_r+0x340>
 8007734:	f000 80af 	beq.w	8007896 <_dtoa_r+0x4d6>
 8007738:	427c      	negs	r4, r7
 800773a:	4b81      	ldr	r3, [pc, #516]	@ (8007940 <_dtoa_r+0x580>)
 800773c:	4d81      	ldr	r5, [pc, #516]	@ (8007944 <_dtoa_r+0x584>)
 800773e:	f004 020f 	and.w	r2, r4, #15
 8007742:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800774a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800774e:	f7f8 ff7b 	bl	8000648 <__aeabi_dmul>
 8007752:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007756:	1124      	asrs	r4, r4, #4
 8007758:	2300      	movs	r3, #0
 800775a:	2602      	movs	r6, #2
 800775c:	2c00      	cmp	r4, #0
 800775e:	f040 808f 	bne.w	8007880 <_dtoa_r+0x4c0>
 8007762:	2b00      	cmp	r3, #0
 8007764:	d1d3      	bne.n	800770e <_dtoa_r+0x34e>
 8007766:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007768:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800776c:	2b00      	cmp	r3, #0
 800776e:	f000 8094 	beq.w	800789a <_dtoa_r+0x4da>
 8007772:	4b75      	ldr	r3, [pc, #468]	@ (8007948 <_dtoa_r+0x588>)
 8007774:	2200      	movs	r2, #0
 8007776:	4620      	mov	r0, r4
 8007778:	4629      	mov	r1, r5
 800777a:	f7f9 f9d7 	bl	8000b2c <__aeabi_dcmplt>
 800777e:	2800      	cmp	r0, #0
 8007780:	f000 808b 	beq.w	800789a <_dtoa_r+0x4da>
 8007784:	9b03      	ldr	r3, [sp, #12]
 8007786:	2b00      	cmp	r3, #0
 8007788:	f000 8087 	beq.w	800789a <_dtoa_r+0x4da>
 800778c:	f1bb 0f00 	cmp.w	fp, #0
 8007790:	dd34      	ble.n	80077fc <_dtoa_r+0x43c>
 8007792:	4620      	mov	r0, r4
 8007794:	4b6d      	ldr	r3, [pc, #436]	@ (800794c <_dtoa_r+0x58c>)
 8007796:	2200      	movs	r2, #0
 8007798:	4629      	mov	r1, r5
 800779a:	f7f8 ff55 	bl	8000648 <__aeabi_dmul>
 800779e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077a2:	f107 38ff 	add.w	r8, r7, #4294967295
 80077a6:	3601      	adds	r6, #1
 80077a8:	465c      	mov	r4, fp
 80077aa:	4630      	mov	r0, r6
 80077ac:	f7f8 fee2 	bl	8000574 <__aeabi_i2d>
 80077b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077b4:	f7f8 ff48 	bl	8000648 <__aeabi_dmul>
 80077b8:	4b65      	ldr	r3, [pc, #404]	@ (8007950 <_dtoa_r+0x590>)
 80077ba:	2200      	movs	r2, #0
 80077bc:	f7f8 fd8e 	bl	80002dc <__adddf3>
 80077c0:	4605      	mov	r5, r0
 80077c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80077c6:	2c00      	cmp	r4, #0
 80077c8:	d16a      	bne.n	80078a0 <_dtoa_r+0x4e0>
 80077ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077ce:	4b61      	ldr	r3, [pc, #388]	@ (8007954 <_dtoa_r+0x594>)
 80077d0:	2200      	movs	r2, #0
 80077d2:	f7f8 fd81 	bl	80002d8 <__aeabi_dsub>
 80077d6:	4602      	mov	r2, r0
 80077d8:	460b      	mov	r3, r1
 80077da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80077de:	462a      	mov	r2, r5
 80077e0:	4633      	mov	r3, r6
 80077e2:	f7f9 f9c1 	bl	8000b68 <__aeabi_dcmpgt>
 80077e6:	2800      	cmp	r0, #0
 80077e8:	f040 8298 	bne.w	8007d1c <_dtoa_r+0x95c>
 80077ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077f0:	462a      	mov	r2, r5
 80077f2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80077f6:	f7f9 f999 	bl	8000b2c <__aeabi_dcmplt>
 80077fa:	bb38      	cbnz	r0, 800784c <_dtoa_r+0x48c>
 80077fc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007800:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007804:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007806:	2b00      	cmp	r3, #0
 8007808:	f2c0 8157 	blt.w	8007aba <_dtoa_r+0x6fa>
 800780c:	2f0e      	cmp	r7, #14
 800780e:	f300 8154 	bgt.w	8007aba <_dtoa_r+0x6fa>
 8007812:	4b4b      	ldr	r3, [pc, #300]	@ (8007940 <_dtoa_r+0x580>)
 8007814:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007818:	ed93 7b00 	vldr	d7, [r3]
 800781c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800781e:	2b00      	cmp	r3, #0
 8007820:	ed8d 7b00 	vstr	d7, [sp]
 8007824:	f280 80e5 	bge.w	80079f2 <_dtoa_r+0x632>
 8007828:	9b03      	ldr	r3, [sp, #12]
 800782a:	2b00      	cmp	r3, #0
 800782c:	f300 80e1 	bgt.w	80079f2 <_dtoa_r+0x632>
 8007830:	d10c      	bne.n	800784c <_dtoa_r+0x48c>
 8007832:	4b48      	ldr	r3, [pc, #288]	@ (8007954 <_dtoa_r+0x594>)
 8007834:	2200      	movs	r2, #0
 8007836:	ec51 0b17 	vmov	r0, r1, d7
 800783a:	f7f8 ff05 	bl	8000648 <__aeabi_dmul>
 800783e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007842:	f7f9 f987 	bl	8000b54 <__aeabi_dcmpge>
 8007846:	2800      	cmp	r0, #0
 8007848:	f000 8266 	beq.w	8007d18 <_dtoa_r+0x958>
 800784c:	2400      	movs	r4, #0
 800784e:	4625      	mov	r5, r4
 8007850:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007852:	4656      	mov	r6, sl
 8007854:	ea6f 0803 	mvn.w	r8, r3
 8007858:	2700      	movs	r7, #0
 800785a:	4621      	mov	r1, r4
 800785c:	4648      	mov	r0, r9
 800785e:	f000 fcbf 	bl	80081e0 <_Bfree>
 8007862:	2d00      	cmp	r5, #0
 8007864:	f000 80bd 	beq.w	80079e2 <_dtoa_r+0x622>
 8007868:	b12f      	cbz	r7, 8007876 <_dtoa_r+0x4b6>
 800786a:	42af      	cmp	r7, r5
 800786c:	d003      	beq.n	8007876 <_dtoa_r+0x4b6>
 800786e:	4639      	mov	r1, r7
 8007870:	4648      	mov	r0, r9
 8007872:	f000 fcb5 	bl	80081e0 <_Bfree>
 8007876:	4629      	mov	r1, r5
 8007878:	4648      	mov	r0, r9
 800787a:	f000 fcb1 	bl	80081e0 <_Bfree>
 800787e:	e0b0      	b.n	80079e2 <_dtoa_r+0x622>
 8007880:	07e2      	lsls	r2, r4, #31
 8007882:	d505      	bpl.n	8007890 <_dtoa_r+0x4d0>
 8007884:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007888:	f7f8 fede 	bl	8000648 <__aeabi_dmul>
 800788c:	3601      	adds	r6, #1
 800788e:	2301      	movs	r3, #1
 8007890:	1064      	asrs	r4, r4, #1
 8007892:	3508      	adds	r5, #8
 8007894:	e762      	b.n	800775c <_dtoa_r+0x39c>
 8007896:	2602      	movs	r6, #2
 8007898:	e765      	b.n	8007766 <_dtoa_r+0x3a6>
 800789a:	9c03      	ldr	r4, [sp, #12]
 800789c:	46b8      	mov	r8, r7
 800789e:	e784      	b.n	80077aa <_dtoa_r+0x3ea>
 80078a0:	4b27      	ldr	r3, [pc, #156]	@ (8007940 <_dtoa_r+0x580>)
 80078a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80078a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80078a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80078ac:	4454      	add	r4, sl
 80078ae:	2900      	cmp	r1, #0
 80078b0:	d054      	beq.n	800795c <_dtoa_r+0x59c>
 80078b2:	4929      	ldr	r1, [pc, #164]	@ (8007958 <_dtoa_r+0x598>)
 80078b4:	2000      	movs	r0, #0
 80078b6:	f7f8 fff1 	bl	800089c <__aeabi_ddiv>
 80078ba:	4633      	mov	r3, r6
 80078bc:	462a      	mov	r2, r5
 80078be:	f7f8 fd0b 	bl	80002d8 <__aeabi_dsub>
 80078c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80078c6:	4656      	mov	r6, sl
 80078c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078cc:	f7f9 f96c 	bl	8000ba8 <__aeabi_d2iz>
 80078d0:	4605      	mov	r5, r0
 80078d2:	f7f8 fe4f 	bl	8000574 <__aeabi_i2d>
 80078d6:	4602      	mov	r2, r0
 80078d8:	460b      	mov	r3, r1
 80078da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078de:	f7f8 fcfb 	bl	80002d8 <__aeabi_dsub>
 80078e2:	3530      	adds	r5, #48	@ 0x30
 80078e4:	4602      	mov	r2, r0
 80078e6:	460b      	mov	r3, r1
 80078e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80078ec:	f806 5b01 	strb.w	r5, [r6], #1
 80078f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80078f4:	f7f9 f91a 	bl	8000b2c <__aeabi_dcmplt>
 80078f8:	2800      	cmp	r0, #0
 80078fa:	d172      	bne.n	80079e2 <_dtoa_r+0x622>
 80078fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007900:	4911      	ldr	r1, [pc, #68]	@ (8007948 <_dtoa_r+0x588>)
 8007902:	2000      	movs	r0, #0
 8007904:	f7f8 fce8 	bl	80002d8 <__aeabi_dsub>
 8007908:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800790c:	f7f9 f90e 	bl	8000b2c <__aeabi_dcmplt>
 8007910:	2800      	cmp	r0, #0
 8007912:	f040 80b4 	bne.w	8007a7e <_dtoa_r+0x6be>
 8007916:	42a6      	cmp	r6, r4
 8007918:	f43f af70 	beq.w	80077fc <_dtoa_r+0x43c>
 800791c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007920:	4b0a      	ldr	r3, [pc, #40]	@ (800794c <_dtoa_r+0x58c>)
 8007922:	2200      	movs	r2, #0
 8007924:	f7f8 fe90 	bl	8000648 <__aeabi_dmul>
 8007928:	4b08      	ldr	r3, [pc, #32]	@ (800794c <_dtoa_r+0x58c>)
 800792a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800792e:	2200      	movs	r2, #0
 8007930:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007934:	f7f8 fe88 	bl	8000648 <__aeabi_dmul>
 8007938:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800793c:	e7c4      	b.n	80078c8 <_dtoa_r+0x508>
 800793e:	bf00      	nop
 8007940:	0800abc8 	.word	0x0800abc8
 8007944:	0800aba0 	.word	0x0800aba0
 8007948:	3ff00000 	.word	0x3ff00000
 800794c:	40240000 	.word	0x40240000
 8007950:	401c0000 	.word	0x401c0000
 8007954:	40140000 	.word	0x40140000
 8007958:	3fe00000 	.word	0x3fe00000
 800795c:	4631      	mov	r1, r6
 800795e:	4628      	mov	r0, r5
 8007960:	f7f8 fe72 	bl	8000648 <__aeabi_dmul>
 8007964:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007968:	9413      	str	r4, [sp, #76]	@ 0x4c
 800796a:	4656      	mov	r6, sl
 800796c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007970:	f7f9 f91a 	bl	8000ba8 <__aeabi_d2iz>
 8007974:	4605      	mov	r5, r0
 8007976:	f7f8 fdfd 	bl	8000574 <__aeabi_i2d>
 800797a:	4602      	mov	r2, r0
 800797c:	460b      	mov	r3, r1
 800797e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007982:	f7f8 fca9 	bl	80002d8 <__aeabi_dsub>
 8007986:	3530      	adds	r5, #48	@ 0x30
 8007988:	f806 5b01 	strb.w	r5, [r6], #1
 800798c:	4602      	mov	r2, r0
 800798e:	460b      	mov	r3, r1
 8007990:	42a6      	cmp	r6, r4
 8007992:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007996:	f04f 0200 	mov.w	r2, #0
 800799a:	d124      	bne.n	80079e6 <_dtoa_r+0x626>
 800799c:	4baf      	ldr	r3, [pc, #700]	@ (8007c5c <_dtoa_r+0x89c>)
 800799e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80079a2:	f7f8 fc9b 	bl	80002dc <__adddf3>
 80079a6:	4602      	mov	r2, r0
 80079a8:	460b      	mov	r3, r1
 80079aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079ae:	f7f9 f8db 	bl	8000b68 <__aeabi_dcmpgt>
 80079b2:	2800      	cmp	r0, #0
 80079b4:	d163      	bne.n	8007a7e <_dtoa_r+0x6be>
 80079b6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80079ba:	49a8      	ldr	r1, [pc, #672]	@ (8007c5c <_dtoa_r+0x89c>)
 80079bc:	2000      	movs	r0, #0
 80079be:	f7f8 fc8b 	bl	80002d8 <__aeabi_dsub>
 80079c2:	4602      	mov	r2, r0
 80079c4:	460b      	mov	r3, r1
 80079c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079ca:	f7f9 f8af 	bl	8000b2c <__aeabi_dcmplt>
 80079ce:	2800      	cmp	r0, #0
 80079d0:	f43f af14 	beq.w	80077fc <_dtoa_r+0x43c>
 80079d4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80079d6:	1e73      	subs	r3, r6, #1
 80079d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80079da:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80079de:	2b30      	cmp	r3, #48	@ 0x30
 80079e0:	d0f8      	beq.n	80079d4 <_dtoa_r+0x614>
 80079e2:	4647      	mov	r7, r8
 80079e4:	e03b      	b.n	8007a5e <_dtoa_r+0x69e>
 80079e6:	4b9e      	ldr	r3, [pc, #632]	@ (8007c60 <_dtoa_r+0x8a0>)
 80079e8:	f7f8 fe2e 	bl	8000648 <__aeabi_dmul>
 80079ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079f0:	e7bc      	b.n	800796c <_dtoa_r+0x5ac>
 80079f2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80079f6:	4656      	mov	r6, sl
 80079f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079fc:	4620      	mov	r0, r4
 80079fe:	4629      	mov	r1, r5
 8007a00:	f7f8 ff4c 	bl	800089c <__aeabi_ddiv>
 8007a04:	f7f9 f8d0 	bl	8000ba8 <__aeabi_d2iz>
 8007a08:	4680      	mov	r8, r0
 8007a0a:	f7f8 fdb3 	bl	8000574 <__aeabi_i2d>
 8007a0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a12:	f7f8 fe19 	bl	8000648 <__aeabi_dmul>
 8007a16:	4602      	mov	r2, r0
 8007a18:	460b      	mov	r3, r1
 8007a1a:	4620      	mov	r0, r4
 8007a1c:	4629      	mov	r1, r5
 8007a1e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007a22:	f7f8 fc59 	bl	80002d8 <__aeabi_dsub>
 8007a26:	f806 4b01 	strb.w	r4, [r6], #1
 8007a2a:	9d03      	ldr	r5, [sp, #12]
 8007a2c:	eba6 040a 	sub.w	r4, r6, sl
 8007a30:	42a5      	cmp	r5, r4
 8007a32:	4602      	mov	r2, r0
 8007a34:	460b      	mov	r3, r1
 8007a36:	d133      	bne.n	8007aa0 <_dtoa_r+0x6e0>
 8007a38:	f7f8 fc50 	bl	80002dc <__adddf3>
 8007a3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a40:	4604      	mov	r4, r0
 8007a42:	460d      	mov	r5, r1
 8007a44:	f7f9 f890 	bl	8000b68 <__aeabi_dcmpgt>
 8007a48:	b9c0      	cbnz	r0, 8007a7c <_dtoa_r+0x6bc>
 8007a4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a4e:	4620      	mov	r0, r4
 8007a50:	4629      	mov	r1, r5
 8007a52:	f7f9 f861 	bl	8000b18 <__aeabi_dcmpeq>
 8007a56:	b110      	cbz	r0, 8007a5e <_dtoa_r+0x69e>
 8007a58:	f018 0f01 	tst.w	r8, #1
 8007a5c:	d10e      	bne.n	8007a7c <_dtoa_r+0x6bc>
 8007a5e:	9902      	ldr	r1, [sp, #8]
 8007a60:	4648      	mov	r0, r9
 8007a62:	f000 fbbd 	bl	80081e0 <_Bfree>
 8007a66:	2300      	movs	r3, #0
 8007a68:	7033      	strb	r3, [r6, #0]
 8007a6a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007a6c:	3701      	adds	r7, #1
 8007a6e:	601f      	str	r7, [r3, #0]
 8007a70:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	f000 824b 	beq.w	8007f0e <_dtoa_r+0xb4e>
 8007a78:	601e      	str	r6, [r3, #0]
 8007a7a:	e248      	b.n	8007f0e <_dtoa_r+0xb4e>
 8007a7c:	46b8      	mov	r8, r7
 8007a7e:	4633      	mov	r3, r6
 8007a80:	461e      	mov	r6, r3
 8007a82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a86:	2a39      	cmp	r2, #57	@ 0x39
 8007a88:	d106      	bne.n	8007a98 <_dtoa_r+0x6d8>
 8007a8a:	459a      	cmp	sl, r3
 8007a8c:	d1f8      	bne.n	8007a80 <_dtoa_r+0x6c0>
 8007a8e:	2230      	movs	r2, #48	@ 0x30
 8007a90:	f108 0801 	add.w	r8, r8, #1
 8007a94:	f88a 2000 	strb.w	r2, [sl]
 8007a98:	781a      	ldrb	r2, [r3, #0]
 8007a9a:	3201      	adds	r2, #1
 8007a9c:	701a      	strb	r2, [r3, #0]
 8007a9e:	e7a0      	b.n	80079e2 <_dtoa_r+0x622>
 8007aa0:	4b6f      	ldr	r3, [pc, #444]	@ (8007c60 <_dtoa_r+0x8a0>)
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f7f8 fdd0 	bl	8000648 <__aeabi_dmul>
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	2300      	movs	r3, #0
 8007aac:	4604      	mov	r4, r0
 8007aae:	460d      	mov	r5, r1
 8007ab0:	f7f9 f832 	bl	8000b18 <__aeabi_dcmpeq>
 8007ab4:	2800      	cmp	r0, #0
 8007ab6:	d09f      	beq.n	80079f8 <_dtoa_r+0x638>
 8007ab8:	e7d1      	b.n	8007a5e <_dtoa_r+0x69e>
 8007aba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007abc:	2a00      	cmp	r2, #0
 8007abe:	f000 80ea 	beq.w	8007c96 <_dtoa_r+0x8d6>
 8007ac2:	9a07      	ldr	r2, [sp, #28]
 8007ac4:	2a01      	cmp	r2, #1
 8007ac6:	f300 80cd 	bgt.w	8007c64 <_dtoa_r+0x8a4>
 8007aca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007acc:	2a00      	cmp	r2, #0
 8007ace:	f000 80c1 	beq.w	8007c54 <_dtoa_r+0x894>
 8007ad2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007ad6:	9c08      	ldr	r4, [sp, #32]
 8007ad8:	9e00      	ldr	r6, [sp, #0]
 8007ada:	9a00      	ldr	r2, [sp, #0]
 8007adc:	441a      	add	r2, r3
 8007ade:	9200      	str	r2, [sp, #0]
 8007ae0:	9a06      	ldr	r2, [sp, #24]
 8007ae2:	2101      	movs	r1, #1
 8007ae4:	441a      	add	r2, r3
 8007ae6:	4648      	mov	r0, r9
 8007ae8:	9206      	str	r2, [sp, #24]
 8007aea:	f000 fc77 	bl	80083dc <__i2b>
 8007aee:	4605      	mov	r5, r0
 8007af0:	b166      	cbz	r6, 8007b0c <_dtoa_r+0x74c>
 8007af2:	9b06      	ldr	r3, [sp, #24]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	dd09      	ble.n	8007b0c <_dtoa_r+0x74c>
 8007af8:	42b3      	cmp	r3, r6
 8007afa:	9a00      	ldr	r2, [sp, #0]
 8007afc:	bfa8      	it	ge
 8007afe:	4633      	movge	r3, r6
 8007b00:	1ad2      	subs	r2, r2, r3
 8007b02:	9200      	str	r2, [sp, #0]
 8007b04:	9a06      	ldr	r2, [sp, #24]
 8007b06:	1af6      	subs	r6, r6, r3
 8007b08:	1ad3      	subs	r3, r2, r3
 8007b0a:	9306      	str	r3, [sp, #24]
 8007b0c:	9b08      	ldr	r3, [sp, #32]
 8007b0e:	b30b      	cbz	r3, 8007b54 <_dtoa_r+0x794>
 8007b10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	f000 80c6 	beq.w	8007ca4 <_dtoa_r+0x8e4>
 8007b18:	2c00      	cmp	r4, #0
 8007b1a:	f000 80c0 	beq.w	8007c9e <_dtoa_r+0x8de>
 8007b1e:	4629      	mov	r1, r5
 8007b20:	4622      	mov	r2, r4
 8007b22:	4648      	mov	r0, r9
 8007b24:	f000 fd12 	bl	800854c <__pow5mult>
 8007b28:	9a02      	ldr	r2, [sp, #8]
 8007b2a:	4601      	mov	r1, r0
 8007b2c:	4605      	mov	r5, r0
 8007b2e:	4648      	mov	r0, r9
 8007b30:	f000 fc6a 	bl	8008408 <__multiply>
 8007b34:	9902      	ldr	r1, [sp, #8]
 8007b36:	4680      	mov	r8, r0
 8007b38:	4648      	mov	r0, r9
 8007b3a:	f000 fb51 	bl	80081e0 <_Bfree>
 8007b3e:	9b08      	ldr	r3, [sp, #32]
 8007b40:	1b1b      	subs	r3, r3, r4
 8007b42:	9308      	str	r3, [sp, #32]
 8007b44:	f000 80b1 	beq.w	8007caa <_dtoa_r+0x8ea>
 8007b48:	9a08      	ldr	r2, [sp, #32]
 8007b4a:	4641      	mov	r1, r8
 8007b4c:	4648      	mov	r0, r9
 8007b4e:	f000 fcfd 	bl	800854c <__pow5mult>
 8007b52:	9002      	str	r0, [sp, #8]
 8007b54:	2101      	movs	r1, #1
 8007b56:	4648      	mov	r0, r9
 8007b58:	f000 fc40 	bl	80083dc <__i2b>
 8007b5c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b5e:	4604      	mov	r4, r0
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	f000 81d8 	beq.w	8007f16 <_dtoa_r+0xb56>
 8007b66:	461a      	mov	r2, r3
 8007b68:	4601      	mov	r1, r0
 8007b6a:	4648      	mov	r0, r9
 8007b6c:	f000 fcee 	bl	800854c <__pow5mult>
 8007b70:	9b07      	ldr	r3, [sp, #28]
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	4604      	mov	r4, r0
 8007b76:	f300 809f 	bgt.w	8007cb8 <_dtoa_r+0x8f8>
 8007b7a:	9b04      	ldr	r3, [sp, #16]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	f040 8097 	bne.w	8007cb0 <_dtoa_r+0x8f0>
 8007b82:	9b05      	ldr	r3, [sp, #20]
 8007b84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	f040 8093 	bne.w	8007cb4 <_dtoa_r+0x8f4>
 8007b8e:	9b05      	ldr	r3, [sp, #20]
 8007b90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007b94:	0d1b      	lsrs	r3, r3, #20
 8007b96:	051b      	lsls	r3, r3, #20
 8007b98:	b133      	cbz	r3, 8007ba8 <_dtoa_r+0x7e8>
 8007b9a:	9b00      	ldr	r3, [sp, #0]
 8007b9c:	3301      	adds	r3, #1
 8007b9e:	9300      	str	r3, [sp, #0]
 8007ba0:	9b06      	ldr	r3, [sp, #24]
 8007ba2:	3301      	adds	r3, #1
 8007ba4:	9306      	str	r3, [sp, #24]
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	9308      	str	r3, [sp, #32]
 8007baa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	f000 81b8 	beq.w	8007f22 <_dtoa_r+0xb62>
 8007bb2:	6923      	ldr	r3, [r4, #16]
 8007bb4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007bb8:	6918      	ldr	r0, [r3, #16]
 8007bba:	f000 fbc3 	bl	8008344 <__hi0bits>
 8007bbe:	f1c0 0020 	rsb	r0, r0, #32
 8007bc2:	9b06      	ldr	r3, [sp, #24]
 8007bc4:	4418      	add	r0, r3
 8007bc6:	f010 001f 	ands.w	r0, r0, #31
 8007bca:	f000 8082 	beq.w	8007cd2 <_dtoa_r+0x912>
 8007bce:	f1c0 0320 	rsb	r3, r0, #32
 8007bd2:	2b04      	cmp	r3, #4
 8007bd4:	dd73      	ble.n	8007cbe <_dtoa_r+0x8fe>
 8007bd6:	9b00      	ldr	r3, [sp, #0]
 8007bd8:	f1c0 001c 	rsb	r0, r0, #28
 8007bdc:	4403      	add	r3, r0
 8007bde:	9300      	str	r3, [sp, #0]
 8007be0:	9b06      	ldr	r3, [sp, #24]
 8007be2:	4403      	add	r3, r0
 8007be4:	4406      	add	r6, r0
 8007be6:	9306      	str	r3, [sp, #24]
 8007be8:	9b00      	ldr	r3, [sp, #0]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	dd05      	ble.n	8007bfa <_dtoa_r+0x83a>
 8007bee:	9902      	ldr	r1, [sp, #8]
 8007bf0:	461a      	mov	r2, r3
 8007bf2:	4648      	mov	r0, r9
 8007bf4:	f000 fd04 	bl	8008600 <__lshift>
 8007bf8:	9002      	str	r0, [sp, #8]
 8007bfa:	9b06      	ldr	r3, [sp, #24]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	dd05      	ble.n	8007c0c <_dtoa_r+0x84c>
 8007c00:	4621      	mov	r1, r4
 8007c02:	461a      	mov	r2, r3
 8007c04:	4648      	mov	r0, r9
 8007c06:	f000 fcfb 	bl	8008600 <__lshift>
 8007c0a:	4604      	mov	r4, r0
 8007c0c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d061      	beq.n	8007cd6 <_dtoa_r+0x916>
 8007c12:	9802      	ldr	r0, [sp, #8]
 8007c14:	4621      	mov	r1, r4
 8007c16:	f000 fd5f 	bl	80086d8 <__mcmp>
 8007c1a:	2800      	cmp	r0, #0
 8007c1c:	da5b      	bge.n	8007cd6 <_dtoa_r+0x916>
 8007c1e:	2300      	movs	r3, #0
 8007c20:	9902      	ldr	r1, [sp, #8]
 8007c22:	220a      	movs	r2, #10
 8007c24:	4648      	mov	r0, r9
 8007c26:	f000 fafd 	bl	8008224 <__multadd>
 8007c2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c2c:	9002      	str	r0, [sp, #8]
 8007c2e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	f000 8177 	beq.w	8007f26 <_dtoa_r+0xb66>
 8007c38:	4629      	mov	r1, r5
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	220a      	movs	r2, #10
 8007c3e:	4648      	mov	r0, r9
 8007c40:	f000 faf0 	bl	8008224 <__multadd>
 8007c44:	f1bb 0f00 	cmp.w	fp, #0
 8007c48:	4605      	mov	r5, r0
 8007c4a:	dc6f      	bgt.n	8007d2c <_dtoa_r+0x96c>
 8007c4c:	9b07      	ldr	r3, [sp, #28]
 8007c4e:	2b02      	cmp	r3, #2
 8007c50:	dc49      	bgt.n	8007ce6 <_dtoa_r+0x926>
 8007c52:	e06b      	b.n	8007d2c <_dtoa_r+0x96c>
 8007c54:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c56:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007c5a:	e73c      	b.n	8007ad6 <_dtoa_r+0x716>
 8007c5c:	3fe00000 	.word	0x3fe00000
 8007c60:	40240000 	.word	0x40240000
 8007c64:	9b03      	ldr	r3, [sp, #12]
 8007c66:	1e5c      	subs	r4, r3, #1
 8007c68:	9b08      	ldr	r3, [sp, #32]
 8007c6a:	42a3      	cmp	r3, r4
 8007c6c:	db09      	blt.n	8007c82 <_dtoa_r+0x8c2>
 8007c6e:	1b1c      	subs	r4, r3, r4
 8007c70:	9b03      	ldr	r3, [sp, #12]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	f6bf af30 	bge.w	8007ad8 <_dtoa_r+0x718>
 8007c78:	9b00      	ldr	r3, [sp, #0]
 8007c7a:	9a03      	ldr	r2, [sp, #12]
 8007c7c:	1a9e      	subs	r6, r3, r2
 8007c7e:	2300      	movs	r3, #0
 8007c80:	e72b      	b.n	8007ada <_dtoa_r+0x71a>
 8007c82:	9b08      	ldr	r3, [sp, #32]
 8007c84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007c86:	9408      	str	r4, [sp, #32]
 8007c88:	1ae3      	subs	r3, r4, r3
 8007c8a:	441a      	add	r2, r3
 8007c8c:	9e00      	ldr	r6, [sp, #0]
 8007c8e:	9b03      	ldr	r3, [sp, #12]
 8007c90:	920d      	str	r2, [sp, #52]	@ 0x34
 8007c92:	2400      	movs	r4, #0
 8007c94:	e721      	b.n	8007ada <_dtoa_r+0x71a>
 8007c96:	9c08      	ldr	r4, [sp, #32]
 8007c98:	9e00      	ldr	r6, [sp, #0]
 8007c9a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007c9c:	e728      	b.n	8007af0 <_dtoa_r+0x730>
 8007c9e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007ca2:	e751      	b.n	8007b48 <_dtoa_r+0x788>
 8007ca4:	9a08      	ldr	r2, [sp, #32]
 8007ca6:	9902      	ldr	r1, [sp, #8]
 8007ca8:	e750      	b.n	8007b4c <_dtoa_r+0x78c>
 8007caa:	f8cd 8008 	str.w	r8, [sp, #8]
 8007cae:	e751      	b.n	8007b54 <_dtoa_r+0x794>
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	e779      	b.n	8007ba8 <_dtoa_r+0x7e8>
 8007cb4:	9b04      	ldr	r3, [sp, #16]
 8007cb6:	e777      	b.n	8007ba8 <_dtoa_r+0x7e8>
 8007cb8:	2300      	movs	r3, #0
 8007cba:	9308      	str	r3, [sp, #32]
 8007cbc:	e779      	b.n	8007bb2 <_dtoa_r+0x7f2>
 8007cbe:	d093      	beq.n	8007be8 <_dtoa_r+0x828>
 8007cc0:	9a00      	ldr	r2, [sp, #0]
 8007cc2:	331c      	adds	r3, #28
 8007cc4:	441a      	add	r2, r3
 8007cc6:	9200      	str	r2, [sp, #0]
 8007cc8:	9a06      	ldr	r2, [sp, #24]
 8007cca:	441a      	add	r2, r3
 8007ccc:	441e      	add	r6, r3
 8007cce:	9206      	str	r2, [sp, #24]
 8007cd0:	e78a      	b.n	8007be8 <_dtoa_r+0x828>
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	e7f4      	b.n	8007cc0 <_dtoa_r+0x900>
 8007cd6:	9b03      	ldr	r3, [sp, #12]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	46b8      	mov	r8, r7
 8007cdc:	dc20      	bgt.n	8007d20 <_dtoa_r+0x960>
 8007cde:	469b      	mov	fp, r3
 8007ce0:	9b07      	ldr	r3, [sp, #28]
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	dd1e      	ble.n	8007d24 <_dtoa_r+0x964>
 8007ce6:	f1bb 0f00 	cmp.w	fp, #0
 8007cea:	f47f adb1 	bne.w	8007850 <_dtoa_r+0x490>
 8007cee:	4621      	mov	r1, r4
 8007cf0:	465b      	mov	r3, fp
 8007cf2:	2205      	movs	r2, #5
 8007cf4:	4648      	mov	r0, r9
 8007cf6:	f000 fa95 	bl	8008224 <__multadd>
 8007cfa:	4601      	mov	r1, r0
 8007cfc:	4604      	mov	r4, r0
 8007cfe:	9802      	ldr	r0, [sp, #8]
 8007d00:	f000 fcea 	bl	80086d8 <__mcmp>
 8007d04:	2800      	cmp	r0, #0
 8007d06:	f77f ada3 	ble.w	8007850 <_dtoa_r+0x490>
 8007d0a:	4656      	mov	r6, sl
 8007d0c:	2331      	movs	r3, #49	@ 0x31
 8007d0e:	f806 3b01 	strb.w	r3, [r6], #1
 8007d12:	f108 0801 	add.w	r8, r8, #1
 8007d16:	e59f      	b.n	8007858 <_dtoa_r+0x498>
 8007d18:	9c03      	ldr	r4, [sp, #12]
 8007d1a:	46b8      	mov	r8, r7
 8007d1c:	4625      	mov	r5, r4
 8007d1e:	e7f4      	b.n	8007d0a <_dtoa_r+0x94a>
 8007d20:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007d24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	f000 8101 	beq.w	8007f2e <_dtoa_r+0xb6e>
 8007d2c:	2e00      	cmp	r6, #0
 8007d2e:	dd05      	ble.n	8007d3c <_dtoa_r+0x97c>
 8007d30:	4629      	mov	r1, r5
 8007d32:	4632      	mov	r2, r6
 8007d34:	4648      	mov	r0, r9
 8007d36:	f000 fc63 	bl	8008600 <__lshift>
 8007d3a:	4605      	mov	r5, r0
 8007d3c:	9b08      	ldr	r3, [sp, #32]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d05c      	beq.n	8007dfc <_dtoa_r+0xa3c>
 8007d42:	6869      	ldr	r1, [r5, #4]
 8007d44:	4648      	mov	r0, r9
 8007d46:	f000 fa0b 	bl	8008160 <_Balloc>
 8007d4a:	4606      	mov	r6, r0
 8007d4c:	b928      	cbnz	r0, 8007d5a <_dtoa_r+0x99a>
 8007d4e:	4b82      	ldr	r3, [pc, #520]	@ (8007f58 <_dtoa_r+0xb98>)
 8007d50:	4602      	mov	r2, r0
 8007d52:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007d56:	f7ff bb4a 	b.w	80073ee <_dtoa_r+0x2e>
 8007d5a:	692a      	ldr	r2, [r5, #16]
 8007d5c:	3202      	adds	r2, #2
 8007d5e:	0092      	lsls	r2, r2, #2
 8007d60:	f105 010c 	add.w	r1, r5, #12
 8007d64:	300c      	adds	r0, #12
 8007d66:	f001 ff69 	bl	8009c3c <memcpy>
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	4631      	mov	r1, r6
 8007d6e:	4648      	mov	r0, r9
 8007d70:	f000 fc46 	bl	8008600 <__lshift>
 8007d74:	f10a 0301 	add.w	r3, sl, #1
 8007d78:	9300      	str	r3, [sp, #0]
 8007d7a:	eb0a 030b 	add.w	r3, sl, fp
 8007d7e:	9308      	str	r3, [sp, #32]
 8007d80:	9b04      	ldr	r3, [sp, #16]
 8007d82:	f003 0301 	and.w	r3, r3, #1
 8007d86:	462f      	mov	r7, r5
 8007d88:	9306      	str	r3, [sp, #24]
 8007d8a:	4605      	mov	r5, r0
 8007d8c:	9b00      	ldr	r3, [sp, #0]
 8007d8e:	9802      	ldr	r0, [sp, #8]
 8007d90:	4621      	mov	r1, r4
 8007d92:	f103 3bff 	add.w	fp, r3, #4294967295
 8007d96:	f7ff fa8b 	bl	80072b0 <quorem>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	3330      	adds	r3, #48	@ 0x30
 8007d9e:	9003      	str	r0, [sp, #12]
 8007da0:	4639      	mov	r1, r7
 8007da2:	9802      	ldr	r0, [sp, #8]
 8007da4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007da6:	f000 fc97 	bl	80086d8 <__mcmp>
 8007daa:	462a      	mov	r2, r5
 8007dac:	9004      	str	r0, [sp, #16]
 8007dae:	4621      	mov	r1, r4
 8007db0:	4648      	mov	r0, r9
 8007db2:	f000 fcad 	bl	8008710 <__mdiff>
 8007db6:	68c2      	ldr	r2, [r0, #12]
 8007db8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dba:	4606      	mov	r6, r0
 8007dbc:	bb02      	cbnz	r2, 8007e00 <_dtoa_r+0xa40>
 8007dbe:	4601      	mov	r1, r0
 8007dc0:	9802      	ldr	r0, [sp, #8]
 8007dc2:	f000 fc89 	bl	80086d8 <__mcmp>
 8007dc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dc8:	4602      	mov	r2, r0
 8007dca:	4631      	mov	r1, r6
 8007dcc:	4648      	mov	r0, r9
 8007dce:	920c      	str	r2, [sp, #48]	@ 0x30
 8007dd0:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dd2:	f000 fa05 	bl	80081e0 <_Bfree>
 8007dd6:	9b07      	ldr	r3, [sp, #28]
 8007dd8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007dda:	9e00      	ldr	r6, [sp, #0]
 8007ddc:	ea42 0103 	orr.w	r1, r2, r3
 8007de0:	9b06      	ldr	r3, [sp, #24]
 8007de2:	4319      	orrs	r1, r3
 8007de4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007de6:	d10d      	bne.n	8007e04 <_dtoa_r+0xa44>
 8007de8:	2b39      	cmp	r3, #57	@ 0x39
 8007dea:	d027      	beq.n	8007e3c <_dtoa_r+0xa7c>
 8007dec:	9a04      	ldr	r2, [sp, #16]
 8007dee:	2a00      	cmp	r2, #0
 8007df0:	dd01      	ble.n	8007df6 <_dtoa_r+0xa36>
 8007df2:	9b03      	ldr	r3, [sp, #12]
 8007df4:	3331      	adds	r3, #49	@ 0x31
 8007df6:	f88b 3000 	strb.w	r3, [fp]
 8007dfa:	e52e      	b.n	800785a <_dtoa_r+0x49a>
 8007dfc:	4628      	mov	r0, r5
 8007dfe:	e7b9      	b.n	8007d74 <_dtoa_r+0x9b4>
 8007e00:	2201      	movs	r2, #1
 8007e02:	e7e2      	b.n	8007dca <_dtoa_r+0xa0a>
 8007e04:	9904      	ldr	r1, [sp, #16]
 8007e06:	2900      	cmp	r1, #0
 8007e08:	db04      	blt.n	8007e14 <_dtoa_r+0xa54>
 8007e0a:	9807      	ldr	r0, [sp, #28]
 8007e0c:	4301      	orrs	r1, r0
 8007e0e:	9806      	ldr	r0, [sp, #24]
 8007e10:	4301      	orrs	r1, r0
 8007e12:	d120      	bne.n	8007e56 <_dtoa_r+0xa96>
 8007e14:	2a00      	cmp	r2, #0
 8007e16:	ddee      	ble.n	8007df6 <_dtoa_r+0xa36>
 8007e18:	9902      	ldr	r1, [sp, #8]
 8007e1a:	9300      	str	r3, [sp, #0]
 8007e1c:	2201      	movs	r2, #1
 8007e1e:	4648      	mov	r0, r9
 8007e20:	f000 fbee 	bl	8008600 <__lshift>
 8007e24:	4621      	mov	r1, r4
 8007e26:	9002      	str	r0, [sp, #8]
 8007e28:	f000 fc56 	bl	80086d8 <__mcmp>
 8007e2c:	2800      	cmp	r0, #0
 8007e2e:	9b00      	ldr	r3, [sp, #0]
 8007e30:	dc02      	bgt.n	8007e38 <_dtoa_r+0xa78>
 8007e32:	d1e0      	bne.n	8007df6 <_dtoa_r+0xa36>
 8007e34:	07da      	lsls	r2, r3, #31
 8007e36:	d5de      	bpl.n	8007df6 <_dtoa_r+0xa36>
 8007e38:	2b39      	cmp	r3, #57	@ 0x39
 8007e3a:	d1da      	bne.n	8007df2 <_dtoa_r+0xa32>
 8007e3c:	2339      	movs	r3, #57	@ 0x39
 8007e3e:	f88b 3000 	strb.w	r3, [fp]
 8007e42:	4633      	mov	r3, r6
 8007e44:	461e      	mov	r6, r3
 8007e46:	3b01      	subs	r3, #1
 8007e48:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007e4c:	2a39      	cmp	r2, #57	@ 0x39
 8007e4e:	d04e      	beq.n	8007eee <_dtoa_r+0xb2e>
 8007e50:	3201      	adds	r2, #1
 8007e52:	701a      	strb	r2, [r3, #0]
 8007e54:	e501      	b.n	800785a <_dtoa_r+0x49a>
 8007e56:	2a00      	cmp	r2, #0
 8007e58:	dd03      	ble.n	8007e62 <_dtoa_r+0xaa2>
 8007e5a:	2b39      	cmp	r3, #57	@ 0x39
 8007e5c:	d0ee      	beq.n	8007e3c <_dtoa_r+0xa7c>
 8007e5e:	3301      	adds	r3, #1
 8007e60:	e7c9      	b.n	8007df6 <_dtoa_r+0xa36>
 8007e62:	9a00      	ldr	r2, [sp, #0]
 8007e64:	9908      	ldr	r1, [sp, #32]
 8007e66:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007e6a:	428a      	cmp	r2, r1
 8007e6c:	d028      	beq.n	8007ec0 <_dtoa_r+0xb00>
 8007e6e:	9902      	ldr	r1, [sp, #8]
 8007e70:	2300      	movs	r3, #0
 8007e72:	220a      	movs	r2, #10
 8007e74:	4648      	mov	r0, r9
 8007e76:	f000 f9d5 	bl	8008224 <__multadd>
 8007e7a:	42af      	cmp	r7, r5
 8007e7c:	9002      	str	r0, [sp, #8]
 8007e7e:	f04f 0300 	mov.w	r3, #0
 8007e82:	f04f 020a 	mov.w	r2, #10
 8007e86:	4639      	mov	r1, r7
 8007e88:	4648      	mov	r0, r9
 8007e8a:	d107      	bne.n	8007e9c <_dtoa_r+0xadc>
 8007e8c:	f000 f9ca 	bl	8008224 <__multadd>
 8007e90:	4607      	mov	r7, r0
 8007e92:	4605      	mov	r5, r0
 8007e94:	9b00      	ldr	r3, [sp, #0]
 8007e96:	3301      	adds	r3, #1
 8007e98:	9300      	str	r3, [sp, #0]
 8007e9a:	e777      	b.n	8007d8c <_dtoa_r+0x9cc>
 8007e9c:	f000 f9c2 	bl	8008224 <__multadd>
 8007ea0:	4629      	mov	r1, r5
 8007ea2:	4607      	mov	r7, r0
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	220a      	movs	r2, #10
 8007ea8:	4648      	mov	r0, r9
 8007eaa:	f000 f9bb 	bl	8008224 <__multadd>
 8007eae:	4605      	mov	r5, r0
 8007eb0:	e7f0      	b.n	8007e94 <_dtoa_r+0xad4>
 8007eb2:	f1bb 0f00 	cmp.w	fp, #0
 8007eb6:	bfcc      	ite	gt
 8007eb8:	465e      	movgt	r6, fp
 8007eba:	2601      	movle	r6, #1
 8007ebc:	4456      	add	r6, sl
 8007ebe:	2700      	movs	r7, #0
 8007ec0:	9902      	ldr	r1, [sp, #8]
 8007ec2:	9300      	str	r3, [sp, #0]
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	4648      	mov	r0, r9
 8007ec8:	f000 fb9a 	bl	8008600 <__lshift>
 8007ecc:	4621      	mov	r1, r4
 8007ece:	9002      	str	r0, [sp, #8]
 8007ed0:	f000 fc02 	bl	80086d8 <__mcmp>
 8007ed4:	2800      	cmp	r0, #0
 8007ed6:	dcb4      	bgt.n	8007e42 <_dtoa_r+0xa82>
 8007ed8:	d102      	bne.n	8007ee0 <_dtoa_r+0xb20>
 8007eda:	9b00      	ldr	r3, [sp, #0]
 8007edc:	07db      	lsls	r3, r3, #31
 8007ede:	d4b0      	bmi.n	8007e42 <_dtoa_r+0xa82>
 8007ee0:	4633      	mov	r3, r6
 8007ee2:	461e      	mov	r6, r3
 8007ee4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ee8:	2a30      	cmp	r2, #48	@ 0x30
 8007eea:	d0fa      	beq.n	8007ee2 <_dtoa_r+0xb22>
 8007eec:	e4b5      	b.n	800785a <_dtoa_r+0x49a>
 8007eee:	459a      	cmp	sl, r3
 8007ef0:	d1a8      	bne.n	8007e44 <_dtoa_r+0xa84>
 8007ef2:	2331      	movs	r3, #49	@ 0x31
 8007ef4:	f108 0801 	add.w	r8, r8, #1
 8007ef8:	f88a 3000 	strb.w	r3, [sl]
 8007efc:	e4ad      	b.n	800785a <_dtoa_r+0x49a>
 8007efe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f00:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007f5c <_dtoa_r+0xb9c>
 8007f04:	b11b      	cbz	r3, 8007f0e <_dtoa_r+0xb4e>
 8007f06:	f10a 0308 	add.w	r3, sl, #8
 8007f0a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007f0c:	6013      	str	r3, [r2, #0]
 8007f0e:	4650      	mov	r0, sl
 8007f10:	b017      	add	sp, #92	@ 0x5c
 8007f12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f16:	9b07      	ldr	r3, [sp, #28]
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	f77f ae2e 	ble.w	8007b7a <_dtoa_r+0x7ba>
 8007f1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f20:	9308      	str	r3, [sp, #32]
 8007f22:	2001      	movs	r0, #1
 8007f24:	e64d      	b.n	8007bc2 <_dtoa_r+0x802>
 8007f26:	f1bb 0f00 	cmp.w	fp, #0
 8007f2a:	f77f aed9 	ble.w	8007ce0 <_dtoa_r+0x920>
 8007f2e:	4656      	mov	r6, sl
 8007f30:	9802      	ldr	r0, [sp, #8]
 8007f32:	4621      	mov	r1, r4
 8007f34:	f7ff f9bc 	bl	80072b0 <quorem>
 8007f38:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007f3c:	f806 3b01 	strb.w	r3, [r6], #1
 8007f40:	eba6 020a 	sub.w	r2, r6, sl
 8007f44:	4593      	cmp	fp, r2
 8007f46:	ddb4      	ble.n	8007eb2 <_dtoa_r+0xaf2>
 8007f48:	9902      	ldr	r1, [sp, #8]
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	220a      	movs	r2, #10
 8007f4e:	4648      	mov	r0, r9
 8007f50:	f000 f968 	bl	8008224 <__multadd>
 8007f54:	9002      	str	r0, [sp, #8]
 8007f56:	e7eb      	b.n	8007f30 <_dtoa_r+0xb70>
 8007f58:	0800aa6d 	.word	0x0800aa6d
 8007f5c:	0800a9f1 	.word	0x0800a9f1

08007f60 <_free_r>:
 8007f60:	b538      	push	{r3, r4, r5, lr}
 8007f62:	4605      	mov	r5, r0
 8007f64:	2900      	cmp	r1, #0
 8007f66:	d041      	beq.n	8007fec <_free_r+0x8c>
 8007f68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f6c:	1f0c      	subs	r4, r1, #4
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	bfb8      	it	lt
 8007f72:	18e4      	addlt	r4, r4, r3
 8007f74:	f000 f8e8 	bl	8008148 <__malloc_lock>
 8007f78:	4a1d      	ldr	r2, [pc, #116]	@ (8007ff0 <_free_r+0x90>)
 8007f7a:	6813      	ldr	r3, [r2, #0]
 8007f7c:	b933      	cbnz	r3, 8007f8c <_free_r+0x2c>
 8007f7e:	6063      	str	r3, [r4, #4]
 8007f80:	6014      	str	r4, [r2, #0]
 8007f82:	4628      	mov	r0, r5
 8007f84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f88:	f000 b8e4 	b.w	8008154 <__malloc_unlock>
 8007f8c:	42a3      	cmp	r3, r4
 8007f8e:	d908      	bls.n	8007fa2 <_free_r+0x42>
 8007f90:	6820      	ldr	r0, [r4, #0]
 8007f92:	1821      	adds	r1, r4, r0
 8007f94:	428b      	cmp	r3, r1
 8007f96:	bf01      	itttt	eq
 8007f98:	6819      	ldreq	r1, [r3, #0]
 8007f9a:	685b      	ldreq	r3, [r3, #4]
 8007f9c:	1809      	addeq	r1, r1, r0
 8007f9e:	6021      	streq	r1, [r4, #0]
 8007fa0:	e7ed      	b.n	8007f7e <_free_r+0x1e>
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	b10b      	cbz	r3, 8007fac <_free_r+0x4c>
 8007fa8:	42a3      	cmp	r3, r4
 8007faa:	d9fa      	bls.n	8007fa2 <_free_r+0x42>
 8007fac:	6811      	ldr	r1, [r2, #0]
 8007fae:	1850      	adds	r0, r2, r1
 8007fb0:	42a0      	cmp	r0, r4
 8007fb2:	d10b      	bne.n	8007fcc <_free_r+0x6c>
 8007fb4:	6820      	ldr	r0, [r4, #0]
 8007fb6:	4401      	add	r1, r0
 8007fb8:	1850      	adds	r0, r2, r1
 8007fba:	4283      	cmp	r3, r0
 8007fbc:	6011      	str	r1, [r2, #0]
 8007fbe:	d1e0      	bne.n	8007f82 <_free_r+0x22>
 8007fc0:	6818      	ldr	r0, [r3, #0]
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	6053      	str	r3, [r2, #4]
 8007fc6:	4408      	add	r0, r1
 8007fc8:	6010      	str	r0, [r2, #0]
 8007fca:	e7da      	b.n	8007f82 <_free_r+0x22>
 8007fcc:	d902      	bls.n	8007fd4 <_free_r+0x74>
 8007fce:	230c      	movs	r3, #12
 8007fd0:	602b      	str	r3, [r5, #0]
 8007fd2:	e7d6      	b.n	8007f82 <_free_r+0x22>
 8007fd4:	6820      	ldr	r0, [r4, #0]
 8007fd6:	1821      	adds	r1, r4, r0
 8007fd8:	428b      	cmp	r3, r1
 8007fda:	bf04      	itt	eq
 8007fdc:	6819      	ldreq	r1, [r3, #0]
 8007fde:	685b      	ldreq	r3, [r3, #4]
 8007fe0:	6063      	str	r3, [r4, #4]
 8007fe2:	bf04      	itt	eq
 8007fe4:	1809      	addeq	r1, r1, r0
 8007fe6:	6021      	streq	r1, [r4, #0]
 8007fe8:	6054      	str	r4, [r2, #4]
 8007fea:	e7ca      	b.n	8007f82 <_free_r+0x22>
 8007fec:	bd38      	pop	{r3, r4, r5, pc}
 8007fee:	bf00      	nop
 8007ff0:	200005cc 	.word	0x200005cc

08007ff4 <malloc>:
 8007ff4:	4b02      	ldr	r3, [pc, #8]	@ (8008000 <malloc+0xc>)
 8007ff6:	4601      	mov	r1, r0
 8007ff8:	6818      	ldr	r0, [r3, #0]
 8007ffa:	f000 b825 	b.w	8008048 <_malloc_r>
 8007ffe:	bf00      	nop
 8008000:	20000030 	.word	0x20000030

08008004 <sbrk_aligned>:
 8008004:	b570      	push	{r4, r5, r6, lr}
 8008006:	4e0f      	ldr	r6, [pc, #60]	@ (8008044 <sbrk_aligned+0x40>)
 8008008:	460c      	mov	r4, r1
 800800a:	6831      	ldr	r1, [r6, #0]
 800800c:	4605      	mov	r5, r0
 800800e:	b911      	cbnz	r1, 8008016 <sbrk_aligned+0x12>
 8008010:	f001 fe04 	bl	8009c1c <_sbrk_r>
 8008014:	6030      	str	r0, [r6, #0]
 8008016:	4621      	mov	r1, r4
 8008018:	4628      	mov	r0, r5
 800801a:	f001 fdff 	bl	8009c1c <_sbrk_r>
 800801e:	1c43      	adds	r3, r0, #1
 8008020:	d103      	bne.n	800802a <sbrk_aligned+0x26>
 8008022:	f04f 34ff 	mov.w	r4, #4294967295
 8008026:	4620      	mov	r0, r4
 8008028:	bd70      	pop	{r4, r5, r6, pc}
 800802a:	1cc4      	adds	r4, r0, #3
 800802c:	f024 0403 	bic.w	r4, r4, #3
 8008030:	42a0      	cmp	r0, r4
 8008032:	d0f8      	beq.n	8008026 <sbrk_aligned+0x22>
 8008034:	1a21      	subs	r1, r4, r0
 8008036:	4628      	mov	r0, r5
 8008038:	f001 fdf0 	bl	8009c1c <_sbrk_r>
 800803c:	3001      	adds	r0, #1
 800803e:	d1f2      	bne.n	8008026 <sbrk_aligned+0x22>
 8008040:	e7ef      	b.n	8008022 <sbrk_aligned+0x1e>
 8008042:	bf00      	nop
 8008044:	200005c8 	.word	0x200005c8

08008048 <_malloc_r>:
 8008048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800804c:	1ccd      	adds	r5, r1, #3
 800804e:	f025 0503 	bic.w	r5, r5, #3
 8008052:	3508      	adds	r5, #8
 8008054:	2d0c      	cmp	r5, #12
 8008056:	bf38      	it	cc
 8008058:	250c      	movcc	r5, #12
 800805a:	2d00      	cmp	r5, #0
 800805c:	4606      	mov	r6, r0
 800805e:	db01      	blt.n	8008064 <_malloc_r+0x1c>
 8008060:	42a9      	cmp	r1, r5
 8008062:	d904      	bls.n	800806e <_malloc_r+0x26>
 8008064:	230c      	movs	r3, #12
 8008066:	6033      	str	r3, [r6, #0]
 8008068:	2000      	movs	r0, #0
 800806a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800806e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008144 <_malloc_r+0xfc>
 8008072:	f000 f869 	bl	8008148 <__malloc_lock>
 8008076:	f8d8 3000 	ldr.w	r3, [r8]
 800807a:	461c      	mov	r4, r3
 800807c:	bb44      	cbnz	r4, 80080d0 <_malloc_r+0x88>
 800807e:	4629      	mov	r1, r5
 8008080:	4630      	mov	r0, r6
 8008082:	f7ff ffbf 	bl	8008004 <sbrk_aligned>
 8008086:	1c43      	adds	r3, r0, #1
 8008088:	4604      	mov	r4, r0
 800808a:	d158      	bne.n	800813e <_malloc_r+0xf6>
 800808c:	f8d8 4000 	ldr.w	r4, [r8]
 8008090:	4627      	mov	r7, r4
 8008092:	2f00      	cmp	r7, #0
 8008094:	d143      	bne.n	800811e <_malloc_r+0xd6>
 8008096:	2c00      	cmp	r4, #0
 8008098:	d04b      	beq.n	8008132 <_malloc_r+0xea>
 800809a:	6823      	ldr	r3, [r4, #0]
 800809c:	4639      	mov	r1, r7
 800809e:	4630      	mov	r0, r6
 80080a0:	eb04 0903 	add.w	r9, r4, r3
 80080a4:	f001 fdba 	bl	8009c1c <_sbrk_r>
 80080a8:	4581      	cmp	r9, r0
 80080aa:	d142      	bne.n	8008132 <_malloc_r+0xea>
 80080ac:	6821      	ldr	r1, [r4, #0]
 80080ae:	1a6d      	subs	r5, r5, r1
 80080b0:	4629      	mov	r1, r5
 80080b2:	4630      	mov	r0, r6
 80080b4:	f7ff ffa6 	bl	8008004 <sbrk_aligned>
 80080b8:	3001      	adds	r0, #1
 80080ba:	d03a      	beq.n	8008132 <_malloc_r+0xea>
 80080bc:	6823      	ldr	r3, [r4, #0]
 80080be:	442b      	add	r3, r5
 80080c0:	6023      	str	r3, [r4, #0]
 80080c2:	f8d8 3000 	ldr.w	r3, [r8]
 80080c6:	685a      	ldr	r2, [r3, #4]
 80080c8:	bb62      	cbnz	r2, 8008124 <_malloc_r+0xdc>
 80080ca:	f8c8 7000 	str.w	r7, [r8]
 80080ce:	e00f      	b.n	80080f0 <_malloc_r+0xa8>
 80080d0:	6822      	ldr	r2, [r4, #0]
 80080d2:	1b52      	subs	r2, r2, r5
 80080d4:	d420      	bmi.n	8008118 <_malloc_r+0xd0>
 80080d6:	2a0b      	cmp	r2, #11
 80080d8:	d917      	bls.n	800810a <_malloc_r+0xc2>
 80080da:	1961      	adds	r1, r4, r5
 80080dc:	42a3      	cmp	r3, r4
 80080de:	6025      	str	r5, [r4, #0]
 80080e0:	bf18      	it	ne
 80080e2:	6059      	strne	r1, [r3, #4]
 80080e4:	6863      	ldr	r3, [r4, #4]
 80080e6:	bf08      	it	eq
 80080e8:	f8c8 1000 	streq.w	r1, [r8]
 80080ec:	5162      	str	r2, [r4, r5]
 80080ee:	604b      	str	r3, [r1, #4]
 80080f0:	4630      	mov	r0, r6
 80080f2:	f000 f82f 	bl	8008154 <__malloc_unlock>
 80080f6:	f104 000b 	add.w	r0, r4, #11
 80080fa:	1d23      	adds	r3, r4, #4
 80080fc:	f020 0007 	bic.w	r0, r0, #7
 8008100:	1ac2      	subs	r2, r0, r3
 8008102:	bf1c      	itt	ne
 8008104:	1a1b      	subne	r3, r3, r0
 8008106:	50a3      	strne	r3, [r4, r2]
 8008108:	e7af      	b.n	800806a <_malloc_r+0x22>
 800810a:	6862      	ldr	r2, [r4, #4]
 800810c:	42a3      	cmp	r3, r4
 800810e:	bf0c      	ite	eq
 8008110:	f8c8 2000 	streq.w	r2, [r8]
 8008114:	605a      	strne	r2, [r3, #4]
 8008116:	e7eb      	b.n	80080f0 <_malloc_r+0xa8>
 8008118:	4623      	mov	r3, r4
 800811a:	6864      	ldr	r4, [r4, #4]
 800811c:	e7ae      	b.n	800807c <_malloc_r+0x34>
 800811e:	463c      	mov	r4, r7
 8008120:	687f      	ldr	r7, [r7, #4]
 8008122:	e7b6      	b.n	8008092 <_malloc_r+0x4a>
 8008124:	461a      	mov	r2, r3
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	42a3      	cmp	r3, r4
 800812a:	d1fb      	bne.n	8008124 <_malloc_r+0xdc>
 800812c:	2300      	movs	r3, #0
 800812e:	6053      	str	r3, [r2, #4]
 8008130:	e7de      	b.n	80080f0 <_malloc_r+0xa8>
 8008132:	230c      	movs	r3, #12
 8008134:	6033      	str	r3, [r6, #0]
 8008136:	4630      	mov	r0, r6
 8008138:	f000 f80c 	bl	8008154 <__malloc_unlock>
 800813c:	e794      	b.n	8008068 <_malloc_r+0x20>
 800813e:	6005      	str	r5, [r0, #0]
 8008140:	e7d6      	b.n	80080f0 <_malloc_r+0xa8>
 8008142:	bf00      	nop
 8008144:	200005cc 	.word	0x200005cc

08008148 <__malloc_lock>:
 8008148:	4801      	ldr	r0, [pc, #4]	@ (8008150 <__malloc_lock+0x8>)
 800814a:	f7ff b8a8 	b.w	800729e <__retarget_lock_acquire_recursive>
 800814e:	bf00      	nop
 8008150:	200005c4 	.word	0x200005c4

08008154 <__malloc_unlock>:
 8008154:	4801      	ldr	r0, [pc, #4]	@ (800815c <__malloc_unlock+0x8>)
 8008156:	f7ff b8a3 	b.w	80072a0 <__retarget_lock_release_recursive>
 800815a:	bf00      	nop
 800815c:	200005c4 	.word	0x200005c4

08008160 <_Balloc>:
 8008160:	b570      	push	{r4, r5, r6, lr}
 8008162:	69c6      	ldr	r6, [r0, #28]
 8008164:	4604      	mov	r4, r0
 8008166:	460d      	mov	r5, r1
 8008168:	b976      	cbnz	r6, 8008188 <_Balloc+0x28>
 800816a:	2010      	movs	r0, #16
 800816c:	f7ff ff42 	bl	8007ff4 <malloc>
 8008170:	4602      	mov	r2, r0
 8008172:	61e0      	str	r0, [r4, #28]
 8008174:	b920      	cbnz	r0, 8008180 <_Balloc+0x20>
 8008176:	4b18      	ldr	r3, [pc, #96]	@ (80081d8 <_Balloc+0x78>)
 8008178:	4818      	ldr	r0, [pc, #96]	@ (80081dc <_Balloc+0x7c>)
 800817a:	216b      	movs	r1, #107	@ 0x6b
 800817c:	f001 fd74 	bl	8009c68 <__assert_func>
 8008180:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008184:	6006      	str	r6, [r0, #0]
 8008186:	60c6      	str	r6, [r0, #12]
 8008188:	69e6      	ldr	r6, [r4, #28]
 800818a:	68f3      	ldr	r3, [r6, #12]
 800818c:	b183      	cbz	r3, 80081b0 <_Balloc+0x50>
 800818e:	69e3      	ldr	r3, [r4, #28]
 8008190:	68db      	ldr	r3, [r3, #12]
 8008192:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008196:	b9b8      	cbnz	r0, 80081c8 <_Balloc+0x68>
 8008198:	2101      	movs	r1, #1
 800819a:	fa01 f605 	lsl.w	r6, r1, r5
 800819e:	1d72      	adds	r2, r6, #5
 80081a0:	0092      	lsls	r2, r2, #2
 80081a2:	4620      	mov	r0, r4
 80081a4:	f001 fd7e 	bl	8009ca4 <_calloc_r>
 80081a8:	b160      	cbz	r0, 80081c4 <_Balloc+0x64>
 80081aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80081ae:	e00e      	b.n	80081ce <_Balloc+0x6e>
 80081b0:	2221      	movs	r2, #33	@ 0x21
 80081b2:	2104      	movs	r1, #4
 80081b4:	4620      	mov	r0, r4
 80081b6:	f001 fd75 	bl	8009ca4 <_calloc_r>
 80081ba:	69e3      	ldr	r3, [r4, #28]
 80081bc:	60f0      	str	r0, [r6, #12]
 80081be:	68db      	ldr	r3, [r3, #12]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d1e4      	bne.n	800818e <_Balloc+0x2e>
 80081c4:	2000      	movs	r0, #0
 80081c6:	bd70      	pop	{r4, r5, r6, pc}
 80081c8:	6802      	ldr	r2, [r0, #0]
 80081ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80081ce:	2300      	movs	r3, #0
 80081d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80081d4:	e7f7      	b.n	80081c6 <_Balloc+0x66>
 80081d6:	bf00      	nop
 80081d8:	0800a9fe 	.word	0x0800a9fe
 80081dc:	0800aa7e 	.word	0x0800aa7e

080081e0 <_Bfree>:
 80081e0:	b570      	push	{r4, r5, r6, lr}
 80081e2:	69c6      	ldr	r6, [r0, #28]
 80081e4:	4605      	mov	r5, r0
 80081e6:	460c      	mov	r4, r1
 80081e8:	b976      	cbnz	r6, 8008208 <_Bfree+0x28>
 80081ea:	2010      	movs	r0, #16
 80081ec:	f7ff ff02 	bl	8007ff4 <malloc>
 80081f0:	4602      	mov	r2, r0
 80081f2:	61e8      	str	r0, [r5, #28]
 80081f4:	b920      	cbnz	r0, 8008200 <_Bfree+0x20>
 80081f6:	4b09      	ldr	r3, [pc, #36]	@ (800821c <_Bfree+0x3c>)
 80081f8:	4809      	ldr	r0, [pc, #36]	@ (8008220 <_Bfree+0x40>)
 80081fa:	218f      	movs	r1, #143	@ 0x8f
 80081fc:	f001 fd34 	bl	8009c68 <__assert_func>
 8008200:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008204:	6006      	str	r6, [r0, #0]
 8008206:	60c6      	str	r6, [r0, #12]
 8008208:	b13c      	cbz	r4, 800821a <_Bfree+0x3a>
 800820a:	69eb      	ldr	r3, [r5, #28]
 800820c:	6862      	ldr	r2, [r4, #4]
 800820e:	68db      	ldr	r3, [r3, #12]
 8008210:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008214:	6021      	str	r1, [r4, #0]
 8008216:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800821a:	bd70      	pop	{r4, r5, r6, pc}
 800821c:	0800a9fe 	.word	0x0800a9fe
 8008220:	0800aa7e 	.word	0x0800aa7e

08008224 <__multadd>:
 8008224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008228:	690d      	ldr	r5, [r1, #16]
 800822a:	4607      	mov	r7, r0
 800822c:	460c      	mov	r4, r1
 800822e:	461e      	mov	r6, r3
 8008230:	f101 0c14 	add.w	ip, r1, #20
 8008234:	2000      	movs	r0, #0
 8008236:	f8dc 3000 	ldr.w	r3, [ip]
 800823a:	b299      	uxth	r1, r3
 800823c:	fb02 6101 	mla	r1, r2, r1, r6
 8008240:	0c1e      	lsrs	r6, r3, #16
 8008242:	0c0b      	lsrs	r3, r1, #16
 8008244:	fb02 3306 	mla	r3, r2, r6, r3
 8008248:	b289      	uxth	r1, r1
 800824a:	3001      	adds	r0, #1
 800824c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008250:	4285      	cmp	r5, r0
 8008252:	f84c 1b04 	str.w	r1, [ip], #4
 8008256:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800825a:	dcec      	bgt.n	8008236 <__multadd+0x12>
 800825c:	b30e      	cbz	r6, 80082a2 <__multadd+0x7e>
 800825e:	68a3      	ldr	r3, [r4, #8]
 8008260:	42ab      	cmp	r3, r5
 8008262:	dc19      	bgt.n	8008298 <__multadd+0x74>
 8008264:	6861      	ldr	r1, [r4, #4]
 8008266:	4638      	mov	r0, r7
 8008268:	3101      	adds	r1, #1
 800826a:	f7ff ff79 	bl	8008160 <_Balloc>
 800826e:	4680      	mov	r8, r0
 8008270:	b928      	cbnz	r0, 800827e <__multadd+0x5a>
 8008272:	4602      	mov	r2, r0
 8008274:	4b0c      	ldr	r3, [pc, #48]	@ (80082a8 <__multadd+0x84>)
 8008276:	480d      	ldr	r0, [pc, #52]	@ (80082ac <__multadd+0x88>)
 8008278:	21ba      	movs	r1, #186	@ 0xba
 800827a:	f001 fcf5 	bl	8009c68 <__assert_func>
 800827e:	6922      	ldr	r2, [r4, #16]
 8008280:	3202      	adds	r2, #2
 8008282:	f104 010c 	add.w	r1, r4, #12
 8008286:	0092      	lsls	r2, r2, #2
 8008288:	300c      	adds	r0, #12
 800828a:	f001 fcd7 	bl	8009c3c <memcpy>
 800828e:	4621      	mov	r1, r4
 8008290:	4638      	mov	r0, r7
 8008292:	f7ff ffa5 	bl	80081e0 <_Bfree>
 8008296:	4644      	mov	r4, r8
 8008298:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800829c:	3501      	adds	r5, #1
 800829e:	615e      	str	r6, [r3, #20]
 80082a0:	6125      	str	r5, [r4, #16]
 80082a2:	4620      	mov	r0, r4
 80082a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082a8:	0800aa6d 	.word	0x0800aa6d
 80082ac:	0800aa7e 	.word	0x0800aa7e

080082b0 <__s2b>:
 80082b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082b4:	460c      	mov	r4, r1
 80082b6:	4615      	mov	r5, r2
 80082b8:	461f      	mov	r7, r3
 80082ba:	2209      	movs	r2, #9
 80082bc:	3308      	adds	r3, #8
 80082be:	4606      	mov	r6, r0
 80082c0:	fb93 f3f2 	sdiv	r3, r3, r2
 80082c4:	2100      	movs	r1, #0
 80082c6:	2201      	movs	r2, #1
 80082c8:	429a      	cmp	r2, r3
 80082ca:	db09      	blt.n	80082e0 <__s2b+0x30>
 80082cc:	4630      	mov	r0, r6
 80082ce:	f7ff ff47 	bl	8008160 <_Balloc>
 80082d2:	b940      	cbnz	r0, 80082e6 <__s2b+0x36>
 80082d4:	4602      	mov	r2, r0
 80082d6:	4b19      	ldr	r3, [pc, #100]	@ (800833c <__s2b+0x8c>)
 80082d8:	4819      	ldr	r0, [pc, #100]	@ (8008340 <__s2b+0x90>)
 80082da:	21d3      	movs	r1, #211	@ 0xd3
 80082dc:	f001 fcc4 	bl	8009c68 <__assert_func>
 80082e0:	0052      	lsls	r2, r2, #1
 80082e2:	3101      	adds	r1, #1
 80082e4:	e7f0      	b.n	80082c8 <__s2b+0x18>
 80082e6:	9b08      	ldr	r3, [sp, #32]
 80082e8:	6143      	str	r3, [r0, #20]
 80082ea:	2d09      	cmp	r5, #9
 80082ec:	f04f 0301 	mov.w	r3, #1
 80082f0:	6103      	str	r3, [r0, #16]
 80082f2:	dd16      	ble.n	8008322 <__s2b+0x72>
 80082f4:	f104 0909 	add.w	r9, r4, #9
 80082f8:	46c8      	mov	r8, r9
 80082fa:	442c      	add	r4, r5
 80082fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008300:	4601      	mov	r1, r0
 8008302:	3b30      	subs	r3, #48	@ 0x30
 8008304:	220a      	movs	r2, #10
 8008306:	4630      	mov	r0, r6
 8008308:	f7ff ff8c 	bl	8008224 <__multadd>
 800830c:	45a0      	cmp	r8, r4
 800830e:	d1f5      	bne.n	80082fc <__s2b+0x4c>
 8008310:	f1a5 0408 	sub.w	r4, r5, #8
 8008314:	444c      	add	r4, r9
 8008316:	1b2d      	subs	r5, r5, r4
 8008318:	1963      	adds	r3, r4, r5
 800831a:	42bb      	cmp	r3, r7
 800831c:	db04      	blt.n	8008328 <__s2b+0x78>
 800831e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008322:	340a      	adds	r4, #10
 8008324:	2509      	movs	r5, #9
 8008326:	e7f6      	b.n	8008316 <__s2b+0x66>
 8008328:	f814 3b01 	ldrb.w	r3, [r4], #1
 800832c:	4601      	mov	r1, r0
 800832e:	3b30      	subs	r3, #48	@ 0x30
 8008330:	220a      	movs	r2, #10
 8008332:	4630      	mov	r0, r6
 8008334:	f7ff ff76 	bl	8008224 <__multadd>
 8008338:	e7ee      	b.n	8008318 <__s2b+0x68>
 800833a:	bf00      	nop
 800833c:	0800aa6d 	.word	0x0800aa6d
 8008340:	0800aa7e 	.word	0x0800aa7e

08008344 <__hi0bits>:
 8008344:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008348:	4603      	mov	r3, r0
 800834a:	bf36      	itet	cc
 800834c:	0403      	lslcc	r3, r0, #16
 800834e:	2000      	movcs	r0, #0
 8008350:	2010      	movcc	r0, #16
 8008352:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008356:	bf3c      	itt	cc
 8008358:	021b      	lslcc	r3, r3, #8
 800835a:	3008      	addcc	r0, #8
 800835c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008360:	bf3c      	itt	cc
 8008362:	011b      	lslcc	r3, r3, #4
 8008364:	3004      	addcc	r0, #4
 8008366:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800836a:	bf3c      	itt	cc
 800836c:	009b      	lslcc	r3, r3, #2
 800836e:	3002      	addcc	r0, #2
 8008370:	2b00      	cmp	r3, #0
 8008372:	db05      	blt.n	8008380 <__hi0bits+0x3c>
 8008374:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008378:	f100 0001 	add.w	r0, r0, #1
 800837c:	bf08      	it	eq
 800837e:	2020      	moveq	r0, #32
 8008380:	4770      	bx	lr

08008382 <__lo0bits>:
 8008382:	6803      	ldr	r3, [r0, #0]
 8008384:	4602      	mov	r2, r0
 8008386:	f013 0007 	ands.w	r0, r3, #7
 800838a:	d00b      	beq.n	80083a4 <__lo0bits+0x22>
 800838c:	07d9      	lsls	r1, r3, #31
 800838e:	d421      	bmi.n	80083d4 <__lo0bits+0x52>
 8008390:	0798      	lsls	r0, r3, #30
 8008392:	bf49      	itett	mi
 8008394:	085b      	lsrmi	r3, r3, #1
 8008396:	089b      	lsrpl	r3, r3, #2
 8008398:	2001      	movmi	r0, #1
 800839a:	6013      	strmi	r3, [r2, #0]
 800839c:	bf5c      	itt	pl
 800839e:	6013      	strpl	r3, [r2, #0]
 80083a0:	2002      	movpl	r0, #2
 80083a2:	4770      	bx	lr
 80083a4:	b299      	uxth	r1, r3
 80083a6:	b909      	cbnz	r1, 80083ac <__lo0bits+0x2a>
 80083a8:	0c1b      	lsrs	r3, r3, #16
 80083aa:	2010      	movs	r0, #16
 80083ac:	b2d9      	uxtb	r1, r3
 80083ae:	b909      	cbnz	r1, 80083b4 <__lo0bits+0x32>
 80083b0:	3008      	adds	r0, #8
 80083b2:	0a1b      	lsrs	r3, r3, #8
 80083b4:	0719      	lsls	r1, r3, #28
 80083b6:	bf04      	itt	eq
 80083b8:	091b      	lsreq	r3, r3, #4
 80083ba:	3004      	addeq	r0, #4
 80083bc:	0799      	lsls	r1, r3, #30
 80083be:	bf04      	itt	eq
 80083c0:	089b      	lsreq	r3, r3, #2
 80083c2:	3002      	addeq	r0, #2
 80083c4:	07d9      	lsls	r1, r3, #31
 80083c6:	d403      	bmi.n	80083d0 <__lo0bits+0x4e>
 80083c8:	085b      	lsrs	r3, r3, #1
 80083ca:	f100 0001 	add.w	r0, r0, #1
 80083ce:	d003      	beq.n	80083d8 <__lo0bits+0x56>
 80083d0:	6013      	str	r3, [r2, #0]
 80083d2:	4770      	bx	lr
 80083d4:	2000      	movs	r0, #0
 80083d6:	4770      	bx	lr
 80083d8:	2020      	movs	r0, #32
 80083da:	4770      	bx	lr

080083dc <__i2b>:
 80083dc:	b510      	push	{r4, lr}
 80083de:	460c      	mov	r4, r1
 80083e0:	2101      	movs	r1, #1
 80083e2:	f7ff febd 	bl	8008160 <_Balloc>
 80083e6:	4602      	mov	r2, r0
 80083e8:	b928      	cbnz	r0, 80083f6 <__i2b+0x1a>
 80083ea:	4b05      	ldr	r3, [pc, #20]	@ (8008400 <__i2b+0x24>)
 80083ec:	4805      	ldr	r0, [pc, #20]	@ (8008404 <__i2b+0x28>)
 80083ee:	f240 1145 	movw	r1, #325	@ 0x145
 80083f2:	f001 fc39 	bl	8009c68 <__assert_func>
 80083f6:	2301      	movs	r3, #1
 80083f8:	6144      	str	r4, [r0, #20]
 80083fa:	6103      	str	r3, [r0, #16]
 80083fc:	bd10      	pop	{r4, pc}
 80083fe:	bf00      	nop
 8008400:	0800aa6d 	.word	0x0800aa6d
 8008404:	0800aa7e 	.word	0x0800aa7e

08008408 <__multiply>:
 8008408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800840c:	4617      	mov	r7, r2
 800840e:	690a      	ldr	r2, [r1, #16]
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	429a      	cmp	r2, r3
 8008414:	bfa8      	it	ge
 8008416:	463b      	movge	r3, r7
 8008418:	4689      	mov	r9, r1
 800841a:	bfa4      	itt	ge
 800841c:	460f      	movge	r7, r1
 800841e:	4699      	movge	r9, r3
 8008420:	693d      	ldr	r5, [r7, #16]
 8008422:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	6879      	ldr	r1, [r7, #4]
 800842a:	eb05 060a 	add.w	r6, r5, sl
 800842e:	42b3      	cmp	r3, r6
 8008430:	b085      	sub	sp, #20
 8008432:	bfb8      	it	lt
 8008434:	3101      	addlt	r1, #1
 8008436:	f7ff fe93 	bl	8008160 <_Balloc>
 800843a:	b930      	cbnz	r0, 800844a <__multiply+0x42>
 800843c:	4602      	mov	r2, r0
 800843e:	4b41      	ldr	r3, [pc, #260]	@ (8008544 <__multiply+0x13c>)
 8008440:	4841      	ldr	r0, [pc, #260]	@ (8008548 <__multiply+0x140>)
 8008442:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008446:	f001 fc0f 	bl	8009c68 <__assert_func>
 800844a:	f100 0414 	add.w	r4, r0, #20
 800844e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008452:	4623      	mov	r3, r4
 8008454:	2200      	movs	r2, #0
 8008456:	4573      	cmp	r3, lr
 8008458:	d320      	bcc.n	800849c <__multiply+0x94>
 800845a:	f107 0814 	add.w	r8, r7, #20
 800845e:	f109 0114 	add.w	r1, r9, #20
 8008462:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008466:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800846a:	9302      	str	r3, [sp, #8]
 800846c:	1beb      	subs	r3, r5, r7
 800846e:	3b15      	subs	r3, #21
 8008470:	f023 0303 	bic.w	r3, r3, #3
 8008474:	3304      	adds	r3, #4
 8008476:	3715      	adds	r7, #21
 8008478:	42bd      	cmp	r5, r7
 800847a:	bf38      	it	cc
 800847c:	2304      	movcc	r3, #4
 800847e:	9301      	str	r3, [sp, #4]
 8008480:	9b02      	ldr	r3, [sp, #8]
 8008482:	9103      	str	r1, [sp, #12]
 8008484:	428b      	cmp	r3, r1
 8008486:	d80c      	bhi.n	80084a2 <__multiply+0x9a>
 8008488:	2e00      	cmp	r6, #0
 800848a:	dd03      	ble.n	8008494 <__multiply+0x8c>
 800848c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008490:	2b00      	cmp	r3, #0
 8008492:	d055      	beq.n	8008540 <__multiply+0x138>
 8008494:	6106      	str	r6, [r0, #16]
 8008496:	b005      	add	sp, #20
 8008498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800849c:	f843 2b04 	str.w	r2, [r3], #4
 80084a0:	e7d9      	b.n	8008456 <__multiply+0x4e>
 80084a2:	f8b1 a000 	ldrh.w	sl, [r1]
 80084a6:	f1ba 0f00 	cmp.w	sl, #0
 80084aa:	d01f      	beq.n	80084ec <__multiply+0xe4>
 80084ac:	46c4      	mov	ip, r8
 80084ae:	46a1      	mov	r9, r4
 80084b0:	2700      	movs	r7, #0
 80084b2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80084b6:	f8d9 3000 	ldr.w	r3, [r9]
 80084ba:	fa1f fb82 	uxth.w	fp, r2
 80084be:	b29b      	uxth	r3, r3
 80084c0:	fb0a 330b 	mla	r3, sl, fp, r3
 80084c4:	443b      	add	r3, r7
 80084c6:	f8d9 7000 	ldr.w	r7, [r9]
 80084ca:	0c12      	lsrs	r2, r2, #16
 80084cc:	0c3f      	lsrs	r7, r7, #16
 80084ce:	fb0a 7202 	mla	r2, sl, r2, r7
 80084d2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80084d6:	b29b      	uxth	r3, r3
 80084d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084dc:	4565      	cmp	r5, ip
 80084de:	f849 3b04 	str.w	r3, [r9], #4
 80084e2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80084e6:	d8e4      	bhi.n	80084b2 <__multiply+0xaa>
 80084e8:	9b01      	ldr	r3, [sp, #4]
 80084ea:	50e7      	str	r7, [r4, r3]
 80084ec:	9b03      	ldr	r3, [sp, #12]
 80084ee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80084f2:	3104      	adds	r1, #4
 80084f4:	f1b9 0f00 	cmp.w	r9, #0
 80084f8:	d020      	beq.n	800853c <__multiply+0x134>
 80084fa:	6823      	ldr	r3, [r4, #0]
 80084fc:	4647      	mov	r7, r8
 80084fe:	46a4      	mov	ip, r4
 8008500:	f04f 0a00 	mov.w	sl, #0
 8008504:	f8b7 b000 	ldrh.w	fp, [r7]
 8008508:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800850c:	fb09 220b 	mla	r2, r9, fp, r2
 8008510:	4452      	add	r2, sl
 8008512:	b29b      	uxth	r3, r3
 8008514:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008518:	f84c 3b04 	str.w	r3, [ip], #4
 800851c:	f857 3b04 	ldr.w	r3, [r7], #4
 8008520:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008524:	f8bc 3000 	ldrh.w	r3, [ip]
 8008528:	fb09 330a 	mla	r3, r9, sl, r3
 800852c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008530:	42bd      	cmp	r5, r7
 8008532:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008536:	d8e5      	bhi.n	8008504 <__multiply+0xfc>
 8008538:	9a01      	ldr	r2, [sp, #4]
 800853a:	50a3      	str	r3, [r4, r2]
 800853c:	3404      	adds	r4, #4
 800853e:	e79f      	b.n	8008480 <__multiply+0x78>
 8008540:	3e01      	subs	r6, #1
 8008542:	e7a1      	b.n	8008488 <__multiply+0x80>
 8008544:	0800aa6d 	.word	0x0800aa6d
 8008548:	0800aa7e 	.word	0x0800aa7e

0800854c <__pow5mult>:
 800854c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008550:	4615      	mov	r5, r2
 8008552:	f012 0203 	ands.w	r2, r2, #3
 8008556:	4607      	mov	r7, r0
 8008558:	460e      	mov	r6, r1
 800855a:	d007      	beq.n	800856c <__pow5mult+0x20>
 800855c:	4c25      	ldr	r4, [pc, #148]	@ (80085f4 <__pow5mult+0xa8>)
 800855e:	3a01      	subs	r2, #1
 8008560:	2300      	movs	r3, #0
 8008562:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008566:	f7ff fe5d 	bl	8008224 <__multadd>
 800856a:	4606      	mov	r6, r0
 800856c:	10ad      	asrs	r5, r5, #2
 800856e:	d03d      	beq.n	80085ec <__pow5mult+0xa0>
 8008570:	69fc      	ldr	r4, [r7, #28]
 8008572:	b97c      	cbnz	r4, 8008594 <__pow5mult+0x48>
 8008574:	2010      	movs	r0, #16
 8008576:	f7ff fd3d 	bl	8007ff4 <malloc>
 800857a:	4602      	mov	r2, r0
 800857c:	61f8      	str	r0, [r7, #28]
 800857e:	b928      	cbnz	r0, 800858c <__pow5mult+0x40>
 8008580:	4b1d      	ldr	r3, [pc, #116]	@ (80085f8 <__pow5mult+0xac>)
 8008582:	481e      	ldr	r0, [pc, #120]	@ (80085fc <__pow5mult+0xb0>)
 8008584:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008588:	f001 fb6e 	bl	8009c68 <__assert_func>
 800858c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008590:	6004      	str	r4, [r0, #0]
 8008592:	60c4      	str	r4, [r0, #12]
 8008594:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008598:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800859c:	b94c      	cbnz	r4, 80085b2 <__pow5mult+0x66>
 800859e:	f240 2171 	movw	r1, #625	@ 0x271
 80085a2:	4638      	mov	r0, r7
 80085a4:	f7ff ff1a 	bl	80083dc <__i2b>
 80085a8:	2300      	movs	r3, #0
 80085aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80085ae:	4604      	mov	r4, r0
 80085b0:	6003      	str	r3, [r0, #0]
 80085b2:	f04f 0900 	mov.w	r9, #0
 80085b6:	07eb      	lsls	r3, r5, #31
 80085b8:	d50a      	bpl.n	80085d0 <__pow5mult+0x84>
 80085ba:	4631      	mov	r1, r6
 80085bc:	4622      	mov	r2, r4
 80085be:	4638      	mov	r0, r7
 80085c0:	f7ff ff22 	bl	8008408 <__multiply>
 80085c4:	4631      	mov	r1, r6
 80085c6:	4680      	mov	r8, r0
 80085c8:	4638      	mov	r0, r7
 80085ca:	f7ff fe09 	bl	80081e0 <_Bfree>
 80085ce:	4646      	mov	r6, r8
 80085d0:	106d      	asrs	r5, r5, #1
 80085d2:	d00b      	beq.n	80085ec <__pow5mult+0xa0>
 80085d4:	6820      	ldr	r0, [r4, #0]
 80085d6:	b938      	cbnz	r0, 80085e8 <__pow5mult+0x9c>
 80085d8:	4622      	mov	r2, r4
 80085da:	4621      	mov	r1, r4
 80085dc:	4638      	mov	r0, r7
 80085de:	f7ff ff13 	bl	8008408 <__multiply>
 80085e2:	6020      	str	r0, [r4, #0]
 80085e4:	f8c0 9000 	str.w	r9, [r0]
 80085e8:	4604      	mov	r4, r0
 80085ea:	e7e4      	b.n	80085b6 <__pow5mult+0x6a>
 80085ec:	4630      	mov	r0, r6
 80085ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085f2:	bf00      	nop
 80085f4:	0800ab90 	.word	0x0800ab90
 80085f8:	0800a9fe 	.word	0x0800a9fe
 80085fc:	0800aa7e 	.word	0x0800aa7e

08008600 <__lshift>:
 8008600:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008604:	460c      	mov	r4, r1
 8008606:	6849      	ldr	r1, [r1, #4]
 8008608:	6923      	ldr	r3, [r4, #16]
 800860a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800860e:	68a3      	ldr	r3, [r4, #8]
 8008610:	4607      	mov	r7, r0
 8008612:	4691      	mov	r9, r2
 8008614:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008618:	f108 0601 	add.w	r6, r8, #1
 800861c:	42b3      	cmp	r3, r6
 800861e:	db0b      	blt.n	8008638 <__lshift+0x38>
 8008620:	4638      	mov	r0, r7
 8008622:	f7ff fd9d 	bl	8008160 <_Balloc>
 8008626:	4605      	mov	r5, r0
 8008628:	b948      	cbnz	r0, 800863e <__lshift+0x3e>
 800862a:	4602      	mov	r2, r0
 800862c:	4b28      	ldr	r3, [pc, #160]	@ (80086d0 <__lshift+0xd0>)
 800862e:	4829      	ldr	r0, [pc, #164]	@ (80086d4 <__lshift+0xd4>)
 8008630:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008634:	f001 fb18 	bl	8009c68 <__assert_func>
 8008638:	3101      	adds	r1, #1
 800863a:	005b      	lsls	r3, r3, #1
 800863c:	e7ee      	b.n	800861c <__lshift+0x1c>
 800863e:	2300      	movs	r3, #0
 8008640:	f100 0114 	add.w	r1, r0, #20
 8008644:	f100 0210 	add.w	r2, r0, #16
 8008648:	4618      	mov	r0, r3
 800864a:	4553      	cmp	r3, sl
 800864c:	db33      	blt.n	80086b6 <__lshift+0xb6>
 800864e:	6920      	ldr	r0, [r4, #16]
 8008650:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008654:	f104 0314 	add.w	r3, r4, #20
 8008658:	f019 091f 	ands.w	r9, r9, #31
 800865c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008660:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008664:	d02b      	beq.n	80086be <__lshift+0xbe>
 8008666:	f1c9 0e20 	rsb	lr, r9, #32
 800866a:	468a      	mov	sl, r1
 800866c:	2200      	movs	r2, #0
 800866e:	6818      	ldr	r0, [r3, #0]
 8008670:	fa00 f009 	lsl.w	r0, r0, r9
 8008674:	4310      	orrs	r0, r2
 8008676:	f84a 0b04 	str.w	r0, [sl], #4
 800867a:	f853 2b04 	ldr.w	r2, [r3], #4
 800867e:	459c      	cmp	ip, r3
 8008680:	fa22 f20e 	lsr.w	r2, r2, lr
 8008684:	d8f3      	bhi.n	800866e <__lshift+0x6e>
 8008686:	ebac 0304 	sub.w	r3, ip, r4
 800868a:	3b15      	subs	r3, #21
 800868c:	f023 0303 	bic.w	r3, r3, #3
 8008690:	3304      	adds	r3, #4
 8008692:	f104 0015 	add.w	r0, r4, #21
 8008696:	4560      	cmp	r0, ip
 8008698:	bf88      	it	hi
 800869a:	2304      	movhi	r3, #4
 800869c:	50ca      	str	r2, [r1, r3]
 800869e:	b10a      	cbz	r2, 80086a4 <__lshift+0xa4>
 80086a0:	f108 0602 	add.w	r6, r8, #2
 80086a4:	3e01      	subs	r6, #1
 80086a6:	4638      	mov	r0, r7
 80086a8:	612e      	str	r6, [r5, #16]
 80086aa:	4621      	mov	r1, r4
 80086ac:	f7ff fd98 	bl	80081e0 <_Bfree>
 80086b0:	4628      	mov	r0, r5
 80086b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086b6:	f842 0f04 	str.w	r0, [r2, #4]!
 80086ba:	3301      	adds	r3, #1
 80086bc:	e7c5      	b.n	800864a <__lshift+0x4a>
 80086be:	3904      	subs	r1, #4
 80086c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80086c4:	f841 2f04 	str.w	r2, [r1, #4]!
 80086c8:	459c      	cmp	ip, r3
 80086ca:	d8f9      	bhi.n	80086c0 <__lshift+0xc0>
 80086cc:	e7ea      	b.n	80086a4 <__lshift+0xa4>
 80086ce:	bf00      	nop
 80086d0:	0800aa6d 	.word	0x0800aa6d
 80086d4:	0800aa7e 	.word	0x0800aa7e

080086d8 <__mcmp>:
 80086d8:	690a      	ldr	r2, [r1, #16]
 80086da:	4603      	mov	r3, r0
 80086dc:	6900      	ldr	r0, [r0, #16]
 80086de:	1a80      	subs	r0, r0, r2
 80086e0:	b530      	push	{r4, r5, lr}
 80086e2:	d10e      	bne.n	8008702 <__mcmp+0x2a>
 80086e4:	3314      	adds	r3, #20
 80086e6:	3114      	adds	r1, #20
 80086e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80086ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80086f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80086f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80086f8:	4295      	cmp	r5, r2
 80086fa:	d003      	beq.n	8008704 <__mcmp+0x2c>
 80086fc:	d205      	bcs.n	800870a <__mcmp+0x32>
 80086fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008702:	bd30      	pop	{r4, r5, pc}
 8008704:	42a3      	cmp	r3, r4
 8008706:	d3f3      	bcc.n	80086f0 <__mcmp+0x18>
 8008708:	e7fb      	b.n	8008702 <__mcmp+0x2a>
 800870a:	2001      	movs	r0, #1
 800870c:	e7f9      	b.n	8008702 <__mcmp+0x2a>
	...

08008710 <__mdiff>:
 8008710:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008714:	4689      	mov	r9, r1
 8008716:	4606      	mov	r6, r0
 8008718:	4611      	mov	r1, r2
 800871a:	4648      	mov	r0, r9
 800871c:	4614      	mov	r4, r2
 800871e:	f7ff ffdb 	bl	80086d8 <__mcmp>
 8008722:	1e05      	subs	r5, r0, #0
 8008724:	d112      	bne.n	800874c <__mdiff+0x3c>
 8008726:	4629      	mov	r1, r5
 8008728:	4630      	mov	r0, r6
 800872a:	f7ff fd19 	bl	8008160 <_Balloc>
 800872e:	4602      	mov	r2, r0
 8008730:	b928      	cbnz	r0, 800873e <__mdiff+0x2e>
 8008732:	4b3f      	ldr	r3, [pc, #252]	@ (8008830 <__mdiff+0x120>)
 8008734:	f240 2137 	movw	r1, #567	@ 0x237
 8008738:	483e      	ldr	r0, [pc, #248]	@ (8008834 <__mdiff+0x124>)
 800873a:	f001 fa95 	bl	8009c68 <__assert_func>
 800873e:	2301      	movs	r3, #1
 8008740:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008744:	4610      	mov	r0, r2
 8008746:	b003      	add	sp, #12
 8008748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800874c:	bfbc      	itt	lt
 800874e:	464b      	movlt	r3, r9
 8008750:	46a1      	movlt	r9, r4
 8008752:	4630      	mov	r0, r6
 8008754:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008758:	bfba      	itte	lt
 800875a:	461c      	movlt	r4, r3
 800875c:	2501      	movlt	r5, #1
 800875e:	2500      	movge	r5, #0
 8008760:	f7ff fcfe 	bl	8008160 <_Balloc>
 8008764:	4602      	mov	r2, r0
 8008766:	b918      	cbnz	r0, 8008770 <__mdiff+0x60>
 8008768:	4b31      	ldr	r3, [pc, #196]	@ (8008830 <__mdiff+0x120>)
 800876a:	f240 2145 	movw	r1, #581	@ 0x245
 800876e:	e7e3      	b.n	8008738 <__mdiff+0x28>
 8008770:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008774:	6926      	ldr	r6, [r4, #16]
 8008776:	60c5      	str	r5, [r0, #12]
 8008778:	f109 0310 	add.w	r3, r9, #16
 800877c:	f109 0514 	add.w	r5, r9, #20
 8008780:	f104 0e14 	add.w	lr, r4, #20
 8008784:	f100 0b14 	add.w	fp, r0, #20
 8008788:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800878c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008790:	9301      	str	r3, [sp, #4]
 8008792:	46d9      	mov	r9, fp
 8008794:	f04f 0c00 	mov.w	ip, #0
 8008798:	9b01      	ldr	r3, [sp, #4]
 800879a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800879e:	f853 af04 	ldr.w	sl, [r3, #4]!
 80087a2:	9301      	str	r3, [sp, #4]
 80087a4:	fa1f f38a 	uxth.w	r3, sl
 80087a8:	4619      	mov	r1, r3
 80087aa:	b283      	uxth	r3, r0
 80087ac:	1acb      	subs	r3, r1, r3
 80087ae:	0c00      	lsrs	r0, r0, #16
 80087b0:	4463      	add	r3, ip
 80087b2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80087b6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80087c0:	4576      	cmp	r6, lr
 80087c2:	f849 3b04 	str.w	r3, [r9], #4
 80087c6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80087ca:	d8e5      	bhi.n	8008798 <__mdiff+0x88>
 80087cc:	1b33      	subs	r3, r6, r4
 80087ce:	3b15      	subs	r3, #21
 80087d0:	f023 0303 	bic.w	r3, r3, #3
 80087d4:	3415      	adds	r4, #21
 80087d6:	3304      	adds	r3, #4
 80087d8:	42a6      	cmp	r6, r4
 80087da:	bf38      	it	cc
 80087dc:	2304      	movcc	r3, #4
 80087de:	441d      	add	r5, r3
 80087e0:	445b      	add	r3, fp
 80087e2:	461e      	mov	r6, r3
 80087e4:	462c      	mov	r4, r5
 80087e6:	4544      	cmp	r4, r8
 80087e8:	d30e      	bcc.n	8008808 <__mdiff+0xf8>
 80087ea:	f108 0103 	add.w	r1, r8, #3
 80087ee:	1b49      	subs	r1, r1, r5
 80087f0:	f021 0103 	bic.w	r1, r1, #3
 80087f4:	3d03      	subs	r5, #3
 80087f6:	45a8      	cmp	r8, r5
 80087f8:	bf38      	it	cc
 80087fa:	2100      	movcc	r1, #0
 80087fc:	440b      	add	r3, r1
 80087fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008802:	b191      	cbz	r1, 800882a <__mdiff+0x11a>
 8008804:	6117      	str	r7, [r2, #16]
 8008806:	e79d      	b.n	8008744 <__mdiff+0x34>
 8008808:	f854 1b04 	ldr.w	r1, [r4], #4
 800880c:	46e6      	mov	lr, ip
 800880e:	0c08      	lsrs	r0, r1, #16
 8008810:	fa1c fc81 	uxtah	ip, ip, r1
 8008814:	4471      	add	r1, lr
 8008816:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800881a:	b289      	uxth	r1, r1
 800881c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008820:	f846 1b04 	str.w	r1, [r6], #4
 8008824:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008828:	e7dd      	b.n	80087e6 <__mdiff+0xd6>
 800882a:	3f01      	subs	r7, #1
 800882c:	e7e7      	b.n	80087fe <__mdiff+0xee>
 800882e:	bf00      	nop
 8008830:	0800aa6d 	.word	0x0800aa6d
 8008834:	0800aa7e 	.word	0x0800aa7e

08008838 <__ulp>:
 8008838:	b082      	sub	sp, #8
 800883a:	ed8d 0b00 	vstr	d0, [sp]
 800883e:	9a01      	ldr	r2, [sp, #4]
 8008840:	4b0f      	ldr	r3, [pc, #60]	@ (8008880 <__ulp+0x48>)
 8008842:	4013      	ands	r3, r2
 8008844:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008848:	2b00      	cmp	r3, #0
 800884a:	dc08      	bgt.n	800885e <__ulp+0x26>
 800884c:	425b      	negs	r3, r3
 800884e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008852:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008856:	da04      	bge.n	8008862 <__ulp+0x2a>
 8008858:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800885c:	4113      	asrs	r3, r2
 800885e:	2200      	movs	r2, #0
 8008860:	e008      	b.n	8008874 <__ulp+0x3c>
 8008862:	f1a2 0314 	sub.w	r3, r2, #20
 8008866:	2b1e      	cmp	r3, #30
 8008868:	bfda      	itte	le
 800886a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800886e:	40da      	lsrle	r2, r3
 8008870:	2201      	movgt	r2, #1
 8008872:	2300      	movs	r3, #0
 8008874:	4619      	mov	r1, r3
 8008876:	4610      	mov	r0, r2
 8008878:	ec41 0b10 	vmov	d0, r0, r1
 800887c:	b002      	add	sp, #8
 800887e:	4770      	bx	lr
 8008880:	7ff00000 	.word	0x7ff00000

08008884 <__b2d>:
 8008884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008888:	6906      	ldr	r6, [r0, #16]
 800888a:	f100 0814 	add.w	r8, r0, #20
 800888e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008892:	1f37      	subs	r7, r6, #4
 8008894:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008898:	4610      	mov	r0, r2
 800889a:	f7ff fd53 	bl	8008344 <__hi0bits>
 800889e:	f1c0 0320 	rsb	r3, r0, #32
 80088a2:	280a      	cmp	r0, #10
 80088a4:	600b      	str	r3, [r1, #0]
 80088a6:	491b      	ldr	r1, [pc, #108]	@ (8008914 <__b2d+0x90>)
 80088a8:	dc15      	bgt.n	80088d6 <__b2d+0x52>
 80088aa:	f1c0 0c0b 	rsb	ip, r0, #11
 80088ae:	fa22 f30c 	lsr.w	r3, r2, ip
 80088b2:	45b8      	cmp	r8, r7
 80088b4:	ea43 0501 	orr.w	r5, r3, r1
 80088b8:	bf34      	ite	cc
 80088ba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80088be:	2300      	movcs	r3, #0
 80088c0:	3015      	adds	r0, #21
 80088c2:	fa02 f000 	lsl.w	r0, r2, r0
 80088c6:	fa23 f30c 	lsr.w	r3, r3, ip
 80088ca:	4303      	orrs	r3, r0
 80088cc:	461c      	mov	r4, r3
 80088ce:	ec45 4b10 	vmov	d0, r4, r5
 80088d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088d6:	45b8      	cmp	r8, r7
 80088d8:	bf3a      	itte	cc
 80088da:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80088de:	f1a6 0708 	subcc.w	r7, r6, #8
 80088e2:	2300      	movcs	r3, #0
 80088e4:	380b      	subs	r0, #11
 80088e6:	d012      	beq.n	800890e <__b2d+0x8a>
 80088e8:	f1c0 0120 	rsb	r1, r0, #32
 80088ec:	fa23 f401 	lsr.w	r4, r3, r1
 80088f0:	4082      	lsls	r2, r0
 80088f2:	4322      	orrs	r2, r4
 80088f4:	4547      	cmp	r7, r8
 80088f6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80088fa:	bf8c      	ite	hi
 80088fc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008900:	2200      	movls	r2, #0
 8008902:	4083      	lsls	r3, r0
 8008904:	40ca      	lsrs	r2, r1
 8008906:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800890a:	4313      	orrs	r3, r2
 800890c:	e7de      	b.n	80088cc <__b2d+0x48>
 800890e:	ea42 0501 	orr.w	r5, r2, r1
 8008912:	e7db      	b.n	80088cc <__b2d+0x48>
 8008914:	3ff00000 	.word	0x3ff00000

08008918 <__d2b>:
 8008918:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800891c:	460f      	mov	r7, r1
 800891e:	2101      	movs	r1, #1
 8008920:	ec59 8b10 	vmov	r8, r9, d0
 8008924:	4616      	mov	r6, r2
 8008926:	f7ff fc1b 	bl	8008160 <_Balloc>
 800892a:	4604      	mov	r4, r0
 800892c:	b930      	cbnz	r0, 800893c <__d2b+0x24>
 800892e:	4602      	mov	r2, r0
 8008930:	4b23      	ldr	r3, [pc, #140]	@ (80089c0 <__d2b+0xa8>)
 8008932:	4824      	ldr	r0, [pc, #144]	@ (80089c4 <__d2b+0xac>)
 8008934:	f240 310f 	movw	r1, #783	@ 0x30f
 8008938:	f001 f996 	bl	8009c68 <__assert_func>
 800893c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008940:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008944:	b10d      	cbz	r5, 800894a <__d2b+0x32>
 8008946:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800894a:	9301      	str	r3, [sp, #4]
 800894c:	f1b8 0300 	subs.w	r3, r8, #0
 8008950:	d023      	beq.n	800899a <__d2b+0x82>
 8008952:	4668      	mov	r0, sp
 8008954:	9300      	str	r3, [sp, #0]
 8008956:	f7ff fd14 	bl	8008382 <__lo0bits>
 800895a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800895e:	b1d0      	cbz	r0, 8008996 <__d2b+0x7e>
 8008960:	f1c0 0320 	rsb	r3, r0, #32
 8008964:	fa02 f303 	lsl.w	r3, r2, r3
 8008968:	430b      	orrs	r3, r1
 800896a:	40c2      	lsrs	r2, r0
 800896c:	6163      	str	r3, [r4, #20]
 800896e:	9201      	str	r2, [sp, #4]
 8008970:	9b01      	ldr	r3, [sp, #4]
 8008972:	61a3      	str	r3, [r4, #24]
 8008974:	2b00      	cmp	r3, #0
 8008976:	bf0c      	ite	eq
 8008978:	2201      	moveq	r2, #1
 800897a:	2202      	movne	r2, #2
 800897c:	6122      	str	r2, [r4, #16]
 800897e:	b1a5      	cbz	r5, 80089aa <__d2b+0x92>
 8008980:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008984:	4405      	add	r5, r0
 8008986:	603d      	str	r5, [r7, #0]
 8008988:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800898c:	6030      	str	r0, [r6, #0]
 800898e:	4620      	mov	r0, r4
 8008990:	b003      	add	sp, #12
 8008992:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008996:	6161      	str	r1, [r4, #20]
 8008998:	e7ea      	b.n	8008970 <__d2b+0x58>
 800899a:	a801      	add	r0, sp, #4
 800899c:	f7ff fcf1 	bl	8008382 <__lo0bits>
 80089a0:	9b01      	ldr	r3, [sp, #4]
 80089a2:	6163      	str	r3, [r4, #20]
 80089a4:	3020      	adds	r0, #32
 80089a6:	2201      	movs	r2, #1
 80089a8:	e7e8      	b.n	800897c <__d2b+0x64>
 80089aa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80089ae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80089b2:	6038      	str	r0, [r7, #0]
 80089b4:	6918      	ldr	r0, [r3, #16]
 80089b6:	f7ff fcc5 	bl	8008344 <__hi0bits>
 80089ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80089be:	e7e5      	b.n	800898c <__d2b+0x74>
 80089c0:	0800aa6d 	.word	0x0800aa6d
 80089c4:	0800aa7e 	.word	0x0800aa7e

080089c8 <__ratio>:
 80089c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089cc:	b085      	sub	sp, #20
 80089ce:	e9cd 1000 	strd	r1, r0, [sp]
 80089d2:	a902      	add	r1, sp, #8
 80089d4:	f7ff ff56 	bl	8008884 <__b2d>
 80089d8:	9800      	ldr	r0, [sp, #0]
 80089da:	a903      	add	r1, sp, #12
 80089dc:	ec55 4b10 	vmov	r4, r5, d0
 80089e0:	f7ff ff50 	bl	8008884 <__b2d>
 80089e4:	9b01      	ldr	r3, [sp, #4]
 80089e6:	6919      	ldr	r1, [r3, #16]
 80089e8:	9b00      	ldr	r3, [sp, #0]
 80089ea:	691b      	ldr	r3, [r3, #16]
 80089ec:	1ac9      	subs	r1, r1, r3
 80089ee:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80089f2:	1a9b      	subs	r3, r3, r2
 80089f4:	ec5b ab10 	vmov	sl, fp, d0
 80089f8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	bfce      	itee	gt
 8008a00:	462a      	movgt	r2, r5
 8008a02:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008a06:	465a      	movle	r2, fp
 8008a08:	462f      	mov	r7, r5
 8008a0a:	46d9      	mov	r9, fp
 8008a0c:	bfcc      	ite	gt
 8008a0e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008a12:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008a16:	464b      	mov	r3, r9
 8008a18:	4652      	mov	r2, sl
 8008a1a:	4620      	mov	r0, r4
 8008a1c:	4639      	mov	r1, r7
 8008a1e:	f7f7 ff3d 	bl	800089c <__aeabi_ddiv>
 8008a22:	ec41 0b10 	vmov	d0, r0, r1
 8008a26:	b005      	add	sp, #20
 8008a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008a2c <__copybits>:
 8008a2c:	3901      	subs	r1, #1
 8008a2e:	b570      	push	{r4, r5, r6, lr}
 8008a30:	1149      	asrs	r1, r1, #5
 8008a32:	6914      	ldr	r4, [r2, #16]
 8008a34:	3101      	adds	r1, #1
 8008a36:	f102 0314 	add.w	r3, r2, #20
 8008a3a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008a3e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008a42:	1f05      	subs	r5, r0, #4
 8008a44:	42a3      	cmp	r3, r4
 8008a46:	d30c      	bcc.n	8008a62 <__copybits+0x36>
 8008a48:	1aa3      	subs	r3, r4, r2
 8008a4a:	3b11      	subs	r3, #17
 8008a4c:	f023 0303 	bic.w	r3, r3, #3
 8008a50:	3211      	adds	r2, #17
 8008a52:	42a2      	cmp	r2, r4
 8008a54:	bf88      	it	hi
 8008a56:	2300      	movhi	r3, #0
 8008a58:	4418      	add	r0, r3
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	4288      	cmp	r0, r1
 8008a5e:	d305      	bcc.n	8008a6c <__copybits+0x40>
 8008a60:	bd70      	pop	{r4, r5, r6, pc}
 8008a62:	f853 6b04 	ldr.w	r6, [r3], #4
 8008a66:	f845 6f04 	str.w	r6, [r5, #4]!
 8008a6a:	e7eb      	b.n	8008a44 <__copybits+0x18>
 8008a6c:	f840 3b04 	str.w	r3, [r0], #4
 8008a70:	e7f4      	b.n	8008a5c <__copybits+0x30>

08008a72 <__any_on>:
 8008a72:	f100 0214 	add.w	r2, r0, #20
 8008a76:	6900      	ldr	r0, [r0, #16]
 8008a78:	114b      	asrs	r3, r1, #5
 8008a7a:	4298      	cmp	r0, r3
 8008a7c:	b510      	push	{r4, lr}
 8008a7e:	db11      	blt.n	8008aa4 <__any_on+0x32>
 8008a80:	dd0a      	ble.n	8008a98 <__any_on+0x26>
 8008a82:	f011 011f 	ands.w	r1, r1, #31
 8008a86:	d007      	beq.n	8008a98 <__any_on+0x26>
 8008a88:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008a8c:	fa24 f001 	lsr.w	r0, r4, r1
 8008a90:	fa00 f101 	lsl.w	r1, r0, r1
 8008a94:	428c      	cmp	r4, r1
 8008a96:	d10b      	bne.n	8008ab0 <__any_on+0x3e>
 8008a98:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d803      	bhi.n	8008aa8 <__any_on+0x36>
 8008aa0:	2000      	movs	r0, #0
 8008aa2:	bd10      	pop	{r4, pc}
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	e7f7      	b.n	8008a98 <__any_on+0x26>
 8008aa8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008aac:	2900      	cmp	r1, #0
 8008aae:	d0f5      	beq.n	8008a9c <__any_on+0x2a>
 8008ab0:	2001      	movs	r0, #1
 8008ab2:	e7f6      	b.n	8008aa2 <__any_on+0x30>

08008ab4 <sulp>:
 8008ab4:	b570      	push	{r4, r5, r6, lr}
 8008ab6:	4604      	mov	r4, r0
 8008ab8:	460d      	mov	r5, r1
 8008aba:	ec45 4b10 	vmov	d0, r4, r5
 8008abe:	4616      	mov	r6, r2
 8008ac0:	f7ff feba 	bl	8008838 <__ulp>
 8008ac4:	ec51 0b10 	vmov	r0, r1, d0
 8008ac8:	b17e      	cbz	r6, 8008aea <sulp+0x36>
 8008aca:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008ace:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	dd09      	ble.n	8008aea <sulp+0x36>
 8008ad6:	051b      	lsls	r3, r3, #20
 8008ad8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008adc:	2400      	movs	r4, #0
 8008ade:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008ae2:	4622      	mov	r2, r4
 8008ae4:	462b      	mov	r3, r5
 8008ae6:	f7f7 fdaf 	bl	8000648 <__aeabi_dmul>
 8008aea:	ec41 0b10 	vmov	d0, r0, r1
 8008aee:	bd70      	pop	{r4, r5, r6, pc}

08008af0 <_strtod_l>:
 8008af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008af4:	b09f      	sub	sp, #124	@ 0x7c
 8008af6:	460c      	mov	r4, r1
 8008af8:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008afa:	2200      	movs	r2, #0
 8008afc:	921a      	str	r2, [sp, #104]	@ 0x68
 8008afe:	9005      	str	r0, [sp, #20]
 8008b00:	f04f 0a00 	mov.w	sl, #0
 8008b04:	f04f 0b00 	mov.w	fp, #0
 8008b08:	460a      	mov	r2, r1
 8008b0a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b0c:	7811      	ldrb	r1, [r2, #0]
 8008b0e:	292b      	cmp	r1, #43	@ 0x2b
 8008b10:	d04a      	beq.n	8008ba8 <_strtod_l+0xb8>
 8008b12:	d838      	bhi.n	8008b86 <_strtod_l+0x96>
 8008b14:	290d      	cmp	r1, #13
 8008b16:	d832      	bhi.n	8008b7e <_strtod_l+0x8e>
 8008b18:	2908      	cmp	r1, #8
 8008b1a:	d832      	bhi.n	8008b82 <_strtod_l+0x92>
 8008b1c:	2900      	cmp	r1, #0
 8008b1e:	d03b      	beq.n	8008b98 <_strtod_l+0xa8>
 8008b20:	2200      	movs	r2, #0
 8008b22:	920e      	str	r2, [sp, #56]	@ 0x38
 8008b24:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008b26:	782a      	ldrb	r2, [r5, #0]
 8008b28:	2a30      	cmp	r2, #48	@ 0x30
 8008b2a:	f040 80b2 	bne.w	8008c92 <_strtod_l+0x1a2>
 8008b2e:	786a      	ldrb	r2, [r5, #1]
 8008b30:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008b34:	2a58      	cmp	r2, #88	@ 0x58
 8008b36:	d16e      	bne.n	8008c16 <_strtod_l+0x126>
 8008b38:	9302      	str	r3, [sp, #8]
 8008b3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b3c:	9301      	str	r3, [sp, #4]
 8008b3e:	ab1a      	add	r3, sp, #104	@ 0x68
 8008b40:	9300      	str	r3, [sp, #0]
 8008b42:	4a8f      	ldr	r2, [pc, #572]	@ (8008d80 <_strtod_l+0x290>)
 8008b44:	9805      	ldr	r0, [sp, #20]
 8008b46:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008b48:	a919      	add	r1, sp, #100	@ 0x64
 8008b4a:	f001 f927 	bl	8009d9c <__gethex>
 8008b4e:	f010 060f 	ands.w	r6, r0, #15
 8008b52:	4604      	mov	r4, r0
 8008b54:	d005      	beq.n	8008b62 <_strtod_l+0x72>
 8008b56:	2e06      	cmp	r6, #6
 8008b58:	d128      	bne.n	8008bac <_strtod_l+0xbc>
 8008b5a:	3501      	adds	r5, #1
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008b60:	930e      	str	r3, [sp, #56]	@ 0x38
 8008b62:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	f040 858e 	bne.w	8009686 <_strtod_l+0xb96>
 8008b6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b6c:	b1cb      	cbz	r3, 8008ba2 <_strtod_l+0xb2>
 8008b6e:	4652      	mov	r2, sl
 8008b70:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008b74:	ec43 2b10 	vmov	d0, r2, r3
 8008b78:	b01f      	add	sp, #124	@ 0x7c
 8008b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b7e:	2920      	cmp	r1, #32
 8008b80:	d1ce      	bne.n	8008b20 <_strtod_l+0x30>
 8008b82:	3201      	adds	r2, #1
 8008b84:	e7c1      	b.n	8008b0a <_strtod_l+0x1a>
 8008b86:	292d      	cmp	r1, #45	@ 0x2d
 8008b88:	d1ca      	bne.n	8008b20 <_strtod_l+0x30>
 8008b8a:	2101      	movs	r1, #1
 8008b8c:	910e      	str	r1, [sp, #56]	@ 0x38
 8008b8e:	1c51      	adds	r1, r2, #1
 8008b90:	9119      	str	r1, [sp, #100]	@ 0x64
 8008b92:	7852      	ldrb	r2, [r2, #1]
 8008b94:	2a00      	cmp	r2, #0
 8008b96:	d1c5      	bne.n	8008b24 <_strtod_l+0x34>
 8008b98:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008b9a:	9419      	str	r4, [sp, #100]	@ 0x64
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	f040 8570 	bne.w	8009682 <_strtod_l+0xb92>
 8008ba2:	4652      	mov	r2, sl
 8008ba4:	465b      	mov	r3, fp
 8008ba6:	e7e5      	b.n	8008b74 <_strtod_l+0x84>
 8008ba8:	2100      	movs	r1, #0
 8008baa:	e7ef      	b.n	8008b8c <_strtod_l+0x9c>
 8008bac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008bae:	b13a      	cbz	r2, 8008bc0 <_strtod_l+0xd0>
 8008bb0:	2135      	movs	r1, #53	@ 0x35
 8008bb2:	a81c      	add	r0, sp, #112	@ 0x70
 8008bb4:	f7ff ff3a 	bl	8008a2c <__copybits>
 8008bb8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008bba:	9805      	ldr	r0, [sp, #20]
 8008bbc:	f7ff fb10 	bl	80081e0 <_Bfree>
 8008bc0:	3e01      	subs	r6, #1
 8008bc2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008bc4:	2e04      	cmp	r6, #4
 8008bc6:	d806      	bhi.n	8008bd6 <_strtod_l+0xe6>
 8008bc8:	e8df f006 	tbb	[pc, r6]
 8008bcc:	201d0314 	.word	0x201d0314
 8008bd0:	14          	.byte	0x14
 8008bd1:	00          	.byte	0x00
 8008bd2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008bd6:	05e1      	lsls	r1, r4, #23
 8008bd8:	bf48      	it	mi
 8008bda:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008bde:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008be2:	0d1b      	lsrs	r3, r3, #20
 8008be4:	051b      	lsls	r3, r3, #20
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d1bb      	bne.n	8008b62 <_strtod_l+0x72>
 8008bea:	f7fe fb2d 	bl	8007248 <__errno>
 8008bee:	2322      	movs	r3, #34	@ 0x22
 8008bf0:	6003      	str	r3, [r0, #0]
 8008bf2:	e7b6      	b.n	8008b62 <_strtod_l+0x72>
 8008bf4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008bf8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008bfc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008c00:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008c04:	e7e7      	b.n	8008bd6 <_strtod_l+0xe6>
 8008c06:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008d88 <_strtod_l+0x298>
 8008c0a:	e7e4      	b.n	8008bd6 <_strtod_l+0xe6>
 8008c0c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008c10:	f04f 3aff 	mov.w	sl, #4294967295
 8008c14:	e7df      	b.n	8008bd6 <_strtod_l+0xe6>
 8008c16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c18:	1c5a      	adds	r2, r3, #1
 8008c1a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c1c:	785b      	ldrb	r3, [r3, #1]
 8008c1e:	2b30      	cmp	r3, #48	@ 0x30
 8008c20:	d0f9      	beq.n	8008c16 <_strtod_l+0x126>
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d09d      	beq.n	8008b62 <_strtod_l+0x72>
 8008c26:	2301      	movs	r3, #1
 8008c28:	2700      	movs	r7, #0
 8008c2a:	9308      	str	r3, [sp, #32]
 8008c2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c2e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008c30:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008c32:	46b9      	mov	r9, r7
 8008c34:	220a      	movs	r2, #10
 8008c36:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008c38:	7805      	ldrb	r5, [r0, #0]
 8008c3a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008c3e:	b2d9      	uxtb	r1, r3
 8008c40:	2909      	cmp	r1, #9
 8008c42:	d928      	bls.n	8008c96 <_strtod_l+0x1a6>
 8008c44:	494f      	ldr	r1, [pc, #316]	@ (8008d84 <_strtod_l+0x294>)
 8008c46:	2201      	movs	r2, #1
 8008c48:	f000 ffd6 	bl	8009bf8 <strncmp>
 8008c4c:	2800      	cmp	r0, #0
 8008c4e:	d032      	beq.n	8008cb6 <_strtod_l+0x1c6>
 8008c50:	2000      	movs	r0, #0
 8008c52:	462a      	mov	r2, r5
 8008c54:	900a      	str	r0, [sp, #40]	@ 0x28
 8008c56:	464d      	mov	r5, r9
 8008c58:	4603      	mov	r3, r0
 8008c5a:	2a65      	cmp	r2, #101	@ 0x65
 8008c5c:	d001      	beq.n	8008c62 <_strtod_l+0x172>
 8008c5e:	2a45      	cmp	r2, #69	@ 0x45
 8008c60:	d114      	bne.n	8008c8c <_strtod_l+0x19c>
 8008c62:	b91d      	cbnz	r5, 8008c6c <_strtod_l+0x17c>
 8008c64:	9a08      	ldr	r2, [sp, #32]
 8008c66:	4302      	orrs	r2, r0
 8008c68:	d096      	beq.n	8008b98 <_strtod_l+0xa8>
 8008c6a:	2500      	movs	r5, #0
 8008c6c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008c6e:	1c62      	adds	r2, r4, #1
 8008c70:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c72:	7862      	ldrb	r2, [r4, #1]
 8008c74:	2a2b      	cmp	r2, #43	@ 0x2b
 8008c76:	d07a      	beq.n	8008d6e <_strtod_l+0x27e>
 8008c78:	2a2d      	cmp	r2, #45	@ 0x2d
 8008c7a:	d07e      	beq.n	8008d7a <_strtod_l+0x28a>
 8008c7c:	f04f 0c00 	mov.w	ip, #0
 8008c80:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008c84:	2909      	cmp	r1, #9
 8008c86:	f240 8085 	bls.w	8008d94 <_strtod_l+0x2a4>
 8008c8a:	9419      	str	r4, [sp, #100]	@ 0x64
 8008c8c:	f04f 0800 	mov.w	r8, #0
 8008c90:	e0a5      	b.n	8008dde <_strtod_l+0x2ee>
 8008c92:	2300      	movs	r3, #0
 8008c94:	e7c8      	b.n	8008c28 <_strtod_l+0x138>
 8008c96:	f1b9 0f08 	cmp.w	r9, #8
 8008c9a:	bfd8      	it	le
 8008c9c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008c9e:	f100 0001 	add.w	r0, r0, #1
 8008ca2:	bfda      	itte	le
 8008ca4:	fb02 3301 	mlale	r3, r2, r1, r3
 8008ca8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008caa:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008cae:	f109 0901 	add.w	r9, r9, #1
 8008cb2:	9019      	str	r0, [sp, #100]	@ 0x64
 8008cb4:	e7bf      	b.n	8008c36 <_strtod_l+0x146>
 8008cb6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008cb8:	1c5a      	adds	r2, r3, #1
 8008cba:	9219      	str	r2, [sp, #100]	@ 0x64
 8008cbc:	785a      	ldrb	r2, [r3, #1]
 8008cbe:	f1b9 0f00 	cmp.w	r9, #0
 8008cc2:	d03b      	beq.n	8008d3c <_strtod_l+0x24c>
 8008cc4:	900a      	str	r0, [sp, #40]	@ 0x28
 8008cc6:	464d      	mov	r5, r9
 8008cc8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008ccc:	2b09      	cmp	r3, #9
 8008cce:	d912      	bls.n	8008cf6 <_strtod_l+0x206>
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	e7c2      	b.n	8008c5a <_strtod_l+0x16a>
 8008cd4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008cd6:	1c5a      	adds	r2, r3, #1
 8008cd8:	9219      	str	r2, [sp, #100]	@ 0x64
 8008cda:	785a      	ldrb	r2, [r3, #1]
 8008cdc:	3001      	adds	r0, #1
 8008cde:	2a30      	cmp	r2, #48	@ 0x30
 8008ce0:	d0f8      	beq.n	8008cd4 <_strtod_l+0x1e4>
 8008ce2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008ce6:	2b08      	cmp	r3, #8
 8008ce8:	f200 84d2 	bhi.w	8009690 <_strtod_l+0xba0>
 8008cec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008cee:	900a      	str	r0, [sp, #40]	@ 0x28
 8008cf0:	2000      	movs	r0, #0
 8008cf2:	930c      	str	r3, [sp, #48]	@ 0x30
 8008cf4:	4605      	mov	r5, r0
 8008cf6:	3a30      	subs	r2, #48	@ 0x30
 8008cf8:	f100 0301 	add.w	r3, r0, #1
 8008cfc:	d018      	beq.n	8008d30 <_strtod_l+0x240>
 8008cfe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008d00:	4419      	add	r1, r3
 8008d02:	910a      	str	r1, [sp, #40]	@ 0x28
 8008d04:	462e      	mov	r6, r5
 8008d06:	f04f 0e0a 	mov.w	lr, #10
 8008d0a:	1c71      	adds	r1, r6, #1
 8008d0c:	eba1 0c05 	sub.w	ip, r1, r5
 8008d10:	4563      	cmp	r3, ip
 8008d12:	dc15      	bgt.n	8008d40 <_strtod_l+0x250>
 8008d14:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008d18:	182b      	adds	r3, r5, r0
 8008d1a:	2b08      	cmp	r3, #8
 8008d1c:	f105 0501 	add.w	r5, r5, #1
 8008d20:	4405      	add	r5, r0
 8008d22:	dc1a      	bgt.n	8008d5a <_strtod_l+0x26a>
 8008d24:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008d26:	230a      	movs	r3, #10
 8008d28:	fb03 2301 	mla	r3, r3, r1, r2
 8008d2c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d2e:	2300      	movs	r3, #0
 8008d30:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d32:	1c51      	adds	r1, r2, #1
 8008d34:	9119      	str	r1, [sp, #100]	@ 0x64
 8008d36:	7852      	ldrb	r2, [r2, #1]
 8008d38:	4618      	mov	r0, r3
 8008d3a:	e7c5      	b.n	8008cc8 <_strtod_l+0x1d8>
 8008d3c:	4648      	mov	r0, r9
 8008d3e:	e7ce      	b.n	8008cde <_strtod_l+0x1ee>
 8008d40:	2e08      	cmp	r6, #8
 8008d42:	dc05      	bgt.n	8008d50 <_strtod_l+0x260>
 8008d44:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008d46:	fb0e f606 	mul.w	r6, lr, r6
 8008d4a:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008d4c:	460e      	mov	r6, r1
 8008d4e:	e7dc      	b.n	8008d0a <_strtod_l+0x21a>
 8008d50:	2910      	cmp	r1, #16
 8008d52:	bfd8      	it	le
 8008d54:	fb0e f707 	mulle.w	r7, lr, r7
 8008d58:	e7f8      	b.n	8008d4c <_strtod_l+0x25c>
 8008d5a:	2b0f      	cmp	r3, #15
 8008d5c:	bfdc      	itt	le
 8008d5e:	230a      	movle	r3, #10
 8008d60:	fb03 2707 	mlale	r7, r3, r7, r2
 8008d64:	e7e3      	b.n	8008d2e <_strtod_l+0x23e>
 8008d66:	2300      	movs	r3, #0
 8008d68:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	e77a      	b.n	8008c64 <_strtod_l+0x174>
 8008d6e:	f04f 0c00 	mov.w	ip, #0
 8008d72:	1ca2      	adds	r2, r4, #2
 8008d74:	9219      	str	r2, [sp, #100]	@ 0x64
 8008d76:	78a2      	ldrb	r2, [r4, #2]
 8008d78:	e782      	b.n	8008c80 <_strtod_l+0x190>
 8008d7a:	f04f 0c01 	mov.w	ip, #1
 8008d7e:	e7f8      	b.n	8008d72 <_strtod_l+0x282>
 8008d80:	0800aca4 	.word	0x0800aca4
 8008d84:	0800aad7 	.word	0x0800aad7
 8008d88:	7ff00000 	.word	0x7ff00000
 8008d8c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d8e:	1c51      	adds	r1, r2, #1
 8008d90:	9119      	str	r1, [sp, #100]	@ 0x64
 8008d92:	7852      	ldrb	r2, [r2, #1]
 8008d94:	2a30      	cmp	r2, #48	@ 0x30
 8008d96:	d0f9      	beq.n	8008d8c <_strtod_l+0x29c>
 8008d98:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008d9c:	2908      	cmp	r1, #8
 8008d9e:	f63f af75 	bhi.w	8008c8c <_strtod_l+0x19c>
 8008da2:	3a30      	subs	r2, #48	@ 0x30
 8008da4:	9209      	str	r2, [sp, #36]	@ 0x24
 8008da6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008da8:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008daa:	f04f 080a 	mov.w	r8, #10
 8008dae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008db0:	1c56      	adds	r6, r2, #1
 8008db2:	9619      	str	r6, [sp, #100]	@ 0x64
 8008db4:	7852      	ldrb	r2, [r2, #1]
 8008db6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008dba:	f1be 0f09 	cmp.w	lr, #9
 8008dbe:	d939      	bls.n	8008e34 <_strtod_l+0x344>
 8008dc0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008dc2:	1a76      	subs	r6, r6, r1
 8008dc4:	2e08      	cmp	r6, #8
 8008dc6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008dca:	dc03      	bgt.n	8008dd4 <_strtod_l+0x2e4>
 8008dcc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008dce:	4588      	cmp	r8, r1
 8008dd0:	bfa8      	it	ge
 8008dd2:	4688      	movge	r8, r1
 8008dd4:	f1bc 0f00 	cmp.w	ip, #0
 8008dd8:	d001      	beq.n	8008dde <_strtod_l+0x2ee>
 8008dda:	f1c8 0800 	rsb	r8, r8, #0
 8008dde:	2d00      	cmp	r5, #0
 8008de0:	d14e      	bne.n	8008e80 <_strtod_l+0x390>
 8008de2:	9908      	ldr	r1, [sp, #32]
 8008de4:	4308      	orrs	r0, r1
 8008de6:	f47f aebc 	bne.w	8008b62 <_strtod_l+0x72>
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	f47f aed4 	bne.w	8008b98 <_strtod_l+0xa8>
 8008df0:	2a69      	cmp	r2, #105	@ 0x69
 8008df2:	d028      	beq.n	8008e46 <_strtod_l+0x356>
 8008df4:	dc25      	bgt.n	8008e42 <_strtod_l+0x352>
 8008df6:	2a49      	cmp	r2, #73	@ 0x49
 8008df8:	d025      	beq.n	8008e46 <_strtod_l+0x356>
 8008dfa:	2a4e      	cmp	r2, #78	@ 0x4e
 8008dfc:	f47f aecc 	bne.w	8008b98 <_strtod_l+0xa8>
 8008e00:	499a      	ldr	r1, [pc, #616]	@ (800906c <_strtod_l+0x57c>)
 8008e02:	a819      	add	r0, sp, #100	@ 0x64
 8008e04:	f001 f9ec 	bl	800a1e0 <__match>
 8008e08:	2800      	cmp	r0, #0
 8008e0a:	f43f aec5 	beq.w	8008b98 <_strtod_l+0xa8>
 8008e0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e10:	781b      	ldrb	r3, [r3, #0]
 8008e12:	2b28      	cmp	r3, #40	@ 0x28
 8008e14:	d12e      	bne.n	8008e74 <_strtod_l+0x384>
 8008e16:	4996      	ldr	r1, [pc, #600]	@ (8009070 <_strtod_l+0x580>)
 8008e18:	aa1c      	add	r2, sp, #112	@ 0x70
 8008e1a:	a819      	add	r0, sp, #100	@ 0x64
 8008e1c:	f001 f9f4 	bl	800a208 <__hexnan>
 8008e20:	2805      	cmp	r0, #5
 8008e22:	d127      	bne.n	8008e74 <_strtod_l+0x384>
 8008e24:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008e26:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008e2a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008e2e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008e32:	e696      	b.n	8008b62 <_strtod_l+0x72>
 8008e34:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008e36:	fb08 2101 	mla	r1, r8, r1, r2
 8008e3a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008e3e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e40:	e7b5      	b.n	8008dae <_strtod_l+0x2be>
 8008e42:	2a6e      	cmp	r2, #110	@ 0x6e
 8008e44:	e7da      	b.n	8008dfc <_strtod_l+0x30c>
 8008e46:	498b      	ldr	r1, [pc, #556]	@ (8009074 <_strtod_l+0x584>)
 8008e48:	a819      	add	r0, sp, #100	@ 0x64
 8008e4a:	f001 f9c9 	bl	800a1e0 <__match>
 8008e4e:	2800      	cmp	r0, #0
 8008e50:	f43f aea2 	beq.w	8008b98 <_strtod_l+0xa8>
 8008e54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e56:	4988      	ldr	r1, [pc, #544]	@ (8009078 <_strtod_l+0x588>)
 8008e58:	3b01      	subs	r3, #1
 8008e5a:	a819      	add	r0, sp, #100	@ 0x64
 8008e5c:	9319      	str	r3, [sp, #100]	@ 0x64
 8008e5e:	f001 f9bf 	bl	800a1e0 <__match>
 8008e62:	b910      	cbnz	r0, 8008e6a <_strtod_l+0x37a>
 8008e64:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e66:	3301      	adds	r3, #1
 8008e68:	9319      	str	r3, [sp, #100]	@ 0x64
 8008e6a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009088 <_strtod_l+0x598>
 8008e6e:	f04f 0a00 	mov.w	sl, #0
 8008e72:	e676      	b.n	8008b62 <_strtod_l+0x72>
 8008e74:	4881      	ldr	r0, [pc, #516]	@ (800907c <_strtod_l+0x58c>)
 8008e76:	f000 feef 	bl	8009c58 <nan>
 8008e7a:	ec5b ab10 	vmov	sl, fp, d0
 8008e7e:	e670      	b.n	8008b62 <_strtod_l+0x72>
 8008e80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e82:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008e84:	eba8 0303 	sub.w	r3, r8, r3
 8008e88:	f1b9 0f00 	cmp.w	r9, #0
 8008e8c:	bf08      	it	eq
 8008e8e:	46a9      	moveq	r9, r5
 8008e90:	2d10      	cmp	r5, #16
 8008e92:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e94:	462c      	mov	r4, r5
 8008e96:	bfa8      	it	ge
 8008e98:	2410      	movge	r4, #16
 8008e9a:	f7f7 fb5b 	bl	8000554 <__aeabi_ui2d>
 8008e9e:	2d09      	cmp	r5, #9
 8008ea0:	4682      	mov	sl, r0
 8008ea2:	468b      	mov	fp, r1
 8008ea4:	dc13      	bgt.n	8008ece <_strtod_l+0x3de>
 8008ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	f43f ae5a 	beq.w	8008b62 <_strtod_l+0x72>
 8008eae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008eb0:	dd78      	ble.n	8008fa4 <_strtod_l+0x4b4>
 8008eb2:	2b16      	cmp	r3, #22
 8008eb4:	dc5f      	bgt.n	8008f76 <_strtod_l+0x486>
 8008eb6:	4972      	ldr	r1, [pc, #456]	@ (8009080 <_strtod_l+0x590>)
 8008eb8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008ebc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ec0:	4652      	mov	r2, sl
 8008ec2:	465b      	mov	r3, fp
 8008ec4:	f7f7 fbc0 	bl	8000648 <__aeabi_dmul>
 8008ec8:	4682      	mov	sl, r0
 8008eca:	468b      	mov	fp, r1
 8008ecc:	e649      	b.n	8008b62 <_strtod_l+0x72>
 8008ece:	4b6c      	ldr	r3, [pc, #432]	@ (8009080 <_strtod_l+0x590>)
 8008ed0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008ed4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008ed8:	f7f7 fbb6 	bl	8000648 <__aeabi_dmul>
 8008edc:	4682      	mov	sl, r0
 8008ede:	4638      	mov	r0, r7
 8008ee0:	468b      	mov	fp, r1
 8008ee2:	f7f7 fb37 	bl	8000554 <__aeabi_ui2d>
 8008ee6:	4602      	mov	r2, r0
 8008ee8:	460b      	mov	r3, r1
 8008eea:	4650      	mov	r0, sl
 8008eec:	4659      	mov	r1, fp
 8008eee:	f7f7 f9f5 	bl	80002dc <__adddf3>
 8008ef2:	2d0f      	cmp	r5, #15
 8008ef4:	4682      	mov	sl, r0
 8008ef6:	468b      	mov	fp, r1
 8008ef8:	ddd5      	ble.n	8008ea6 <_strtod_l+0x3b6>
 8008efa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008efc:	1b2c      	subs	r4, r5, r4
 8008efe:	441c      	add	r4, r3
 8008f00:	2c00      	cmp	r4, #0
 8008f02:	f340 8093 	ble.w	800902c <_strtod_l+0x53c>
 8008f06:	f014 030f 	ands.w	r3, r4, #15
 8008f0a:	d00a      	beq.n	8008f22 <_strtod_l+0x432>
 8008f0c:	495c      	ldr	r1, [pc, #368]	@ (8009080 <_strtod_l+0x590>)
 8008f0e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008f12:	4652      	mov	r2, sl
 8008f14:	465b      	mov	r3, fp
 8008f16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f1a:	f7f7 fb95 	bl	8000648 <__aeabi_dmul>
 8008f1e:	4682      	mov	sl, r0
 8008f20:	468b      	mov	fp, r1
 8008f22:	f034 040f 	bics.w	r4, r4, #15
 8008f26:	d073      	beq.n	8009010 <_strtod_l+0x520>
 8008f28:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008f2c:	dd49      	ble.n	8008fc2 <_strtod_l+0x4d2>
 8008f2e:	2400      	movs	r4, #0
 8008f30:	46a0      	mov	r8, r4
 8008f32:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008f34:	46a1      	mov	r9, r4
 8008f36:	9a05      	ldr	r2, [sp, #20]
 8008f38:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009088 <_strtod_l+0x598>
 8008f3c:	2322      	movs	r3, #34	@ 0x22
 8008f3e:	6013      	str	r3, [r2, #0]
 8008f40:	f04f 0a00 	mov.w	sl, #0
 8008f44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	f43f ae0b 	beq.w	8008b62 <_strtod_l+0x72>
 8008f4c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f4e:	9805      	ldr	r0, [sp, #20]
 8008f50:	f7ff f946 	bl	80081e0 <_Bfree>
 8008f54:	9805      	ldr	r0, [sp, #20]
 8008f56:	4649      	mov	r1, r9
 8008f58:	f7ff f942 	bl	80081e0 <_Bfree>
 8008f5c:	9805      	ldr	r0, [sp, #20]
 8008f5e:	4641      	mov	r1, r8
 8008f60:	f7ff f93e 	bl	80081e0 <_Bfree>
 8008f64:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008f66:	9805      	ldr	r0, [sp, #20]
 8008f68:	f7ff f93a 	bl	80081e0 <_Bfree>
 8008f6c:	9805      	ldr	r0, [sp, #20]
 8008f6e:	4621      	mov	r1, r4
 8008f70:	f7ff f936 	bl	80081e0 <_Bfree>
 8008f74:	e5f5      	b.n	8008b62 <_strtod_l+0x72>
 8008f76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f78:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	dbbc      	blt.n	8008efa <_strtod_l+0x40a>
 8008f80:	4c3f      	ldr	r4, [pc, #252]	@ (8009080 <_strtod_l+0x590>)
 8008f82:	f1c5 050f 	rsb	r5, r5, #15
 8008f86:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008f8a:	4652      	mov	r2, sl
 8008f8c:	465b      	mov	r3, fp
 8008f8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f92:	f7f7 fb59 	bl	8000648 <__aeabi_dmul>
 8008f96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f98:	1b5d      	subs	r5, r3, r5
 8008f9a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008f9e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008fa2:	e78f      	b.n	8008ec4 <_strtod_l+0x3d4>
 8008fa4:	3316      	adds	r3, #22
 8008fa6:	dba8      	blt.n	8008efa <_strtod_l+0x40a>
 8008fa8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008faa:	eba3 0808 	sub.w	r8, r3, r8
 8008fae:	4b34      	ldr	r3, [pc, #208]	@ (8009080 <_strtod_l+0x590>)
 8008fb0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008fb4:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008fb8:	4650      	mov	r0, sl
 8008fba:	4659      	mov	r1, fp
 8008fbc:	f7f7 fc6e 	bl	800089c <__aeabi_ddiv>
 8008fc0:	e782      	b.n	8008ec8 <_strtod_l+0x3d8>
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	4f2f      	ldr	r7, [pc, #188]	@ (8009084 <_strtod_l+0x594>)
 8008fc6:	1124      	asrs	r4, r4, #4
 8008fc8:	4650      	mov	r0, sl
 8008fca:	4659      	mov	r1, fp
 8008fcc:	461e      	mov	r6, r3
 8008fce:	2c01      	cmp	r4, #1
 8008fd0:	dc21      	bgt.n	8009016 <_strtod_l+0x526>
 8008fd2:	b10b      	cbz	r3, 8008fd8 <_strtod_l+0x4e8>
 8008fd4:	4682      	mov	sl, r0
 8008fd6:	468b      	mov	fp, r1
 8008fd8:	492a      	ldr	r1, [pc, #168]	@ (8009084 <_strtod_l+0x594>)
 8008fda:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008fde:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008fe2:	4652      	mov	r2, sl
 8008fe4:	465b      	mov	r3, fp
 8008fe6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008fea:	f7f7 fb2d 	bl	8000648 <__aeabi_dmul>
 8008fee:	4b26      	ldr	r3, [pc, #152]	@ (8009088 <_strtod_l+0x598>)
 8008ff0:	460a      	mov	r2, r1
 8008ff2:	400b      	ands	r3, r1
 8008ff4:	4925      	ldr	r1, [pc, #148]	@ (800908c <_strtod_l+0x59c>)
 8008ff6:	428b      	cmp	r3, r1
 8008ff8:	4682      	mov	sl, r0
 8008ffa:	d898      	bhi.n	8008f2e <_strtod_l+0x43e>
 8008ffc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009000:	428b      	cmp	r3, r1
 8009002:	bf86      	itte	hi
 8009004:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009090 <_strtod_l+0x5a0>
 8009008:	f04f 3aff 	movhi.w	sl, #4294967295
 800900c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009010:	2300      	movs	r3, #0
 8009012:	9308      	str	r3, [sp, #32]
 8009014:	e076      	b.n	8009104 <_strtod_l+0x614>
 8009016:	07e2      	lsls	r2, r4, #31
 8009018:	d504      	bpl.n	8009024 <_strtod_l+0x534>
 800901a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800901e:	f7f7 fb13 	bl	8000648 <__aeabi_dmul>
 8009022:	2301      	movs	r3, #1
 8009024:	3601      	adds	r6, #1
 8009026:	1064      	asrs	r4, r4, #1
 8009028:	3708      	adds	r7, #8
 800902a:	e7d0      	b.n	8008fce <_strtod_l+0x4de>
 800902c:	d0f0      	beq.n	8009010 <_strtod_l+0x520>
 800902e:	4264      	negs	r4, r4
 8009030:	f014 020f 	ands.w	r2, r4, #15
 8009034:	d00a      	beq.n	800904c <_strtod_l+0x55c>
 8009036:	4b12      	ldr	r3, [pc, #72]	@ (8009080 <_strtod_l+0x590>)
 8009038:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800903c:	4650      	mov	r0, sl
 800903e:	4659      	mov	r1, fp
 8009040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009044:	f7f7 fc2a 	bl	800089c <__aeabi_ddiv>
 8009048:	4682      	mov	sl, r0
 800904a:	468b      	mov	fp, r1
 800904c:	1124      	asrs	r4, r4, #4
 800904e:	d0df      	beq.n	8009010 <_strtod_l+0x520>
 8009050:	2c1f      	cmp	r4, #31
 8009052:	dd1f      	ble.n	8009094 <_strtod_l+0x5a4>
 8009054:	2400      	movs	r4, #0
 8009056:	46a0      	mov	r8, r4
 8009058:	940b      	str	r4, [sp, #44]	@ 0x2c
 800905a:	46a1      	mov	r9, r4
 800905c:	9a05      	ldr	r2, [sp, #20]
 800905e:	2322      	movs	r3, #34	@ 0x22
 8009060:	f04f 0a00 	mov.w	sl, #0
 8009064:	f04f 0b00 	mov.w	fp, #0
 8009068:	6013      	str	r3, [r2, #0]
 800906a:	e76b      	b.n	8008f44 <_strtod_l+0x454>
 800906c:	0800a9c5 	.word	0x0800a9c5
 8009070:	0800ac90 	.word	0x0800ac90
 8009074:	0800a9bd 	.word	0x0800a9bd
 8009078:	0800a9f4 	.word	0x0800a9f4
 800907c:	0800ab2d 	.word	0x0800ab2d
 8009080:	0800abc8 	.word	0x0800abc8
 8009084:	0800aba0 	.word	0x0800aba0
 8009088:	7ff00000 	.word	0x7ff00000
 800908c:	7ca00000 	.word	0x7ca00000
 8009090:	7fefffff 	.word	0x7fefffff
 8009094:	f014 0310 	ands.w	r3, r4, #16
 8009098:	bf18      	it	ne
 800909a:	236a      	movne	r3, #106	@ 0x6a
 800909c:	4ea9      	ldr	r6, [pc, #676]	@ (8009344 <_strtod_l+0x854>)
 800909e:	9308      	str	r3, [sp, #32]
 80090a0:	4650      	mov	r0, sl
 80090a2:	4659      	mov	r1, fp
 80090a4:	2300      	movs	r3, #0
 80090a6:	07e7      	lsls	r7, r4, #31
 80090a8:	d504      	bpl.n	80090b4 <_strtod_l+0x5c4>
 80090aa:	e9d6 2300 	ldrd	r2, r3, [r6]
 80090ae:	f7f7 facb 	bl	8000648 <__aeabi_dmul>
 80090b2:	2301      	movs	r3, #1
 80090b4:	1064      	asrs	r4, r4, #1
 80090b6:	f106 0608 	add.w	r6, r6, #8
 80090ba:	d1f4      	bne.n	80090a6 <_strtod_l+0x5b6>
 80090bc:	b10b      	cbz	r3, 80090c2 <_strtod_l+0x5d2>
 80090be:	4682      	mov	sl, r0
 80090c0:	468b      	mov	fp, r1
 80090c2:	9b08      	ldr	r3, [sp, #32]
 80090c4:	b1b3      	cbz	r3, 80090f4 <_strtod_l+0x604>
 80090c6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80090ca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	4659      	mov	r1, fp
 80090d2:	dd0f      	ble.n	80090f4 <_strtod_l+0x604>
 80090d4:	2b1f      	cmp	r3, #31
 80090d6:	dd56      	ble.n	8009186 <_strtod_l+0x696>
 80090d8:	2b34      	cmp	r3, #52	@ 0x34
 80090da:	bfde      	ittt	le
 80090dc:	f04f 33ff 	movle.w	r3, #4294967295
 80090e0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80090e4:	4093      	lslle	r3, r2
 80090e6:	f04f 0a00 	mov.w	sl, #0
 80090ea:	bfcc      	ite	gt
 80090ec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80090f0:	ea03 0b01 	andle.w	fp, r3, r1
 80090f4:	2200      	movs	r2, #0
 80090f6:	2300      	movs	r3, #0
 80090f8:	4650      	mov	r0, sl
 80090fa:	4659      	mov	r1, fp
 80090fc:	f7f7 fd0c 	bl	8000b18 <__aeabi_dcmpeq>
 8009100:	2800      	cmp	r0, #0
 8009102:	d1a7      	bne.n	8009054 <_strtod_l+0x564>
 8009104:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009106:	9300      	str	r3, [sp, #0]
 8009108:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800910a:	9805      	ldr	r0, [sp, #20]
 800910c:	462b      	mov	r3, r5
 800910e:	464a      	mov	r2, r9
 8009110:	f7ff f8ce 	bl	80082b0 <__s2b>
 8009114:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009116:	2800      	cmp	r0, #0
 8009118:	f43f af09 	beq.w	8008f2e <_strtod_l+0x43e>
 800911c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800911e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009120:	2a00      	cmp	r2, #0
 8009122:	eba3 0308 	sub.w	r3, r3, r8
 8009126:	bfa8      	it	ge
 8009128:	2300      	movge	r3, #0
 800912a:	9312      	str	r3, [sp, #72]	@ 0x48
 800912c:	2400      	movs	r4, #0
 800912e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009132:	9316      	str	r3, [sp, #88]	@ 0x58
 8009134:	46a0      	mov	r8, r4
 8009136:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009138:	9805      	ldr	r0, [sp, #20]
 800913a:	6859      	ldr	r1, [r3, #4]
 800913c:	f7ff f810 	bl	8008160 <_Balloc>
 8009140:	4681      	mov	r9, r0
 8009142:	2800      	cmp	r0, #0
 8009144:	f43f aef7 	beq.w	8008f36 <_strtod_l+0x446>
 8009148:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800914a:	691a      	ldr	r2, [r3, #16]
 800914c:	3202      	adds	r2, #2
 800914e:	f103 010c 	add.w	r1, r3, #12
 8009152:	0092      	lsls	r2, r2, #2
 8009154:	300c      	adds	r0, #12
 8009156:	f000 fd71 	bl	8009c3c <memcpy>
 800915a:	ec4b ab10 	vmov	d0, sl, fp
 800915e:	9805      	ldr	r0, [sp, #20]
 8009160:	aa1c      	add	r2, sp, #112	@ 0x70
 8009162:	a91b      	add	r1, sp, #108	@ 0x6c
 8009164:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009168:	f7ff fbd6 	bl	8008918 <__d2b>
 800916c:	901a      	str	r0, [sp, #104]	@ 0x68
 800916e:	2800      	cmp	r0, #0
 8009170:	f43f aee1 	beq.w	8008f36 <_strtod_l+0x446>
 8009174:	9805      	ldr	r0, [sp, #20]
 8009176:	2101      	movs	r1, #1
 8009178:	f7ff f930 	bl	80083dc <__i2b>
 800917c:	4680      	mov	r8, r0
 800917e:	b948      	cbnz	r0, 8009194 <_strtod_l+0x6a4>
 8009180:	f04f 0800 	mov.w	r8, #0
 8009184:	e6d7      	b.n	8008f36 <_strtod_l+0x446>
 8009186:	f04f 32ff 	mov.w	r2, #4294967295
 800918a:	fa02 f303 	lsl.w	r3, r2, r3
 800918e:	ea03 0a0a 	and.w	sl, r3, sl
 8009192:	e7af      	b.n	80090f4 <_strtod_l+0x604>
 8009194:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009196:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009198:	2d00      	cmp	r5, #0
 800919a:	bfab      	itete	ge
 800919c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800919e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80091a0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80091a2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80091a4:	bfac      	ite	ge
 80091a6:	18ef      	addge	r7, r5, r3
 80091a8:	1b5e      	sublt	r6, r3, r5
 80091aa:	9b08      	ldr	r3, [sp, #32]
 80091ac:	1aed      	subs	r5, r5, r3
 80091ae:	4415      	add	r5, r2
 80091b0:	4b65      	ldr	r3, [pc, #404]	@ (8009348 <_strtod_l+0x858>)
 80091b2:	3d01      	subs	r5, #1
 80091b4:	429d      	cmp	r5, r3
 80091b6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80091ba:	da50      	bge.n	800925e <_strtod_l+0x76e>
 80091bc:	1b5b      	subs	r3, r3, r5
 80091be:	2b1f      	cmp	r3, #31
 80091c0:	eba2 0203 	sub.w	r2, r2, r3
 80091c4:	f04f 0101 	mov.w	r1, #1
 80091c8:	dc3d      	bgt.n	8009246 <_strtod_l+0x756>
 80091ca:	fa01 f303 	lsl.w	r3, r1, r3
 80091ce:	9313      	str	r3, [sp, #76]	@ 0x4c
 80091d0:	2300      	movs	r3, #0
 80091d2:	9310      	str	r3, [sp, #64]	@ 0x40
 80091d4:	18bd      	adds	r5, r7, r2
 80091d6:	9b08      	ldr	r3, [sp, #32]
 80091d8:	42af      	cmp	r7, r5
 80091da:	4416      	add	r6, r2
 80091dc:	441e      	add	r6, r3
 80091de:	463b      	mov	r3, r7
 80091e0:	bfa8      	it	ge
 80091e2:	462b      	movge	r3, r5
 80091e4:	42b3      	cmp	r3, r6
 80091e6:	bfa8      	it	ge
 80091e8:	4633      	movge	r3, r6
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	bfc2      	ittt	gt
 80091ee:	1aed      	subgt	r5, r5, r3
 80091f0:	1af6      	subgt	r6, r6, r3
 80091f2:	1aff      	subgt	r7, r7, r3
 80091f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	dd16      	ble.n	8009228 <_strtod_l+0x738>
 80091fa:	4641      	mov	r1, r8
 80091fc:	9805      	ldr	r0, [sp, #20]
 80091fe:	461a      	mov	r2, r3
 8009200:	f7ff f9a4 	bl	800854c <__pow5mult>
 8009204:	4680      	mov	r8, r0
 8009206:	2800      	cmp	r0, #0
 8009208:	d0ba      	beq.n	8009180 <_strtod_l+0x690>
 800920a:	4601      	mov	r1, r0
 800920c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800920e:	9805      	ldr	r0, [sp, #20]
 8009210:	f7ff f8fa 	bl	8008408 <__multiply>
 8009214:	900a      	str	r0, [sp, #40]	@ 0x28
 8009216:	2800      	cmp	r0, #0
 8009218:	f43f ae8d 	beq.w	8008f36 <_strtod_l+0x446>
 800921c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800921e:	9805      	ldr	r0, [sp, #20]
 8009220:	f7fe ffde 	bl	80081e0 <_Bfree>
 8009224:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009226:	931a      	str	r3, [sp, #104]	@ 0x68
 8009228:	2d00      	cmp	r5, #0
 800922a:	dc1d      	bgt.n	8009268 <_strtod_l+0x778>
 800922c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800922e:	2b00      	cmp	r3, #0
 8009230:	dd23      	ble.n	800927a <_strtod_l+0x78a>
 8009232:	4649      	mov	r1, r9
 8009234:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009236:	9805      	ldr	r0, [sp, #20]
 8009238:	f7ff f988 	bl	800854c <__pow5mult>
 800923c:	4681      	mov	r9, r0
 800923e:	b9e0      	cbnz	r0, 800927a <_strtod_l+0x78a>
 8009240:	f04f 0900 	mov.w	r9, #0
 8009244:	e677      	b.n	8008f36 <_strtod_l+0x446>
 8009246:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800924a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800924e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009252:	35e2      	adds	r5, #226	@ 0xe2
 8009254:	fa01 f305 	lsl.w	r3, r1, r5
 8009258:	9310      	str	r3, [sp, #64]	@ 0x40
 800925a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800925c:	e7ba      	b.n	80091d4 <_strtod_l+0x6e4>
 800925e:	2300      	movs	r3, #0
 8009260:	9310      	str	r3, [sp, #64]	@ 0x40
 8009262:	2301      	movs	r3, #1
 8009264:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009266:	e7b5      	b.n	80091d4 <_strtod_l+0x6e4>
 8009268:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800926a:	9805      	ldr	r0, [sp, #20]
 800926c:	462a      	mov	r2, r5
 800926e:	f7ff f9c7 	bl	8008600 <__lshift>
 8009272:	901a      	str	r0, [sp, #104]	@ 0x68
 8009274:	2800      	cmp	r0, #0
 8009276:	d1d9      	bne.n	800922c <_strtod_l+0x73c>
 8009278:	e65d      	b.n	8008f36 <_strtod_l+0x446>
 800927a:	2e00      	cmp	r6, #0
 800927c:	dd07      	ble.n	800928e <_strtod_l+0x79e>
 800927e:	4649      	mov	r1, r9
 8009280:	9805      	ldr	r0, [sp, #20]
 8009282:	4632      	mov	r2, r6
 8009284:	f7ff f9bc 	bl	8008600 <__lshift>
 8009288:	4681      	mov	r9, r0
 800928a:	2800      	cmp	r0, #0
 800928c:	d0d8      	beq.n	8009240 <_strtod_l+0x750>
 800928e:	2f00      	cmp	r7, #0
 8009290:	dd08      	ble.n	80092a4 <_strtod_l+0x7b4>
 8009292:	4641      	mov	r1, r8
 8009294:	9805      	ldr	r0, [sp, #20]
 8009296:	463a      	mov	r2, r7
 8009298:	f7ff f9b2 	bl	8008600 <__lshift>
 800929c:	4680      	mov	r8, r0
 800929e:	2800      	cmp	r0, #0
 80092a0:	f43f ae49 	beq.w	8008f36 <_strtod_l+0x446>
 80092a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80092a6:	9805      	ldr	r0, [sp, #20]
 80092a8:	464a      	mov	r2, r9
 80092aa:	f7ff fa31 	bl	8008710 <__mdiff>
 80092ae:	4604      	mov	r4, r0
 80092b0:	2800      	cmp	r0, #0
 80092b2:	f43f ae40 	beq.w	8008f36 <_strtod_l+0x446>
 80092b6:	68c3      	ldr	r3, [r0, #12]
 80092b8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80092ba:	2300      	movs	r3, #0
 80092bc:	60c3      	str	r3, [r0, #12]
 80092be:	4641      	mov	r1, r8
 80092c0:	f7ff fa0a 	bl	80086d8 <__mcmp>
 80092c4:	2800      	cmp	r0, #0
 80092c6:	da45      	bge.n	8009354 <_strtod_l+0x864>
 80092c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092ca:	ea53 030a 	orrs.w	r3, r3, sl
 80092ce:	d16b      	bne.n	80093a8 <_strtod_l+0x8b8>
 80092d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d167      	bne.n	80093a8 <_strtod_l+0x8b8>
 80092d8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80092dc:	0d1b      	lsrs	r3, r3, #20
 80092de:	051b      	lsls	r3, r3, #20
 80092e0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80092e4:	d960      	bls.n	80093a8 <_strtod_l+0x8b8>
 80092e6:	6963      	ldr	r3, [r4, #20]
 80092e8:	b913      	cbnz	r3, 80092f0 <_strtod_l+0x800>
 80092ea:	6923      	ldr	r3, [r4, #16]
 80092ec:	2b01      	cmp	r3, #1
 80092ee:	dd5b      	ble.n	80093a8 <_strtod_l+0x8b8>
 80092f0:	4621      	mov	r1, r4
 80092f2:	2201      	movs	r2, #1
 80092f4:	9805      	ldr	r0, [sp, #20]
 80092f6:	f7ff f983 	bl	8008600 <__lshift>
 80092fa:	4641      	mov	r1, r8
 80092fc:	4604      	mov	r4, r0
 80092fe:	f7ff f9eb 	bl	80086d8 <__mcmp>
 8009302:	2800      	cmp	r0, #0
 8009304:	dd50      	ble.n	80093a8 <_strtod_l+0x8b8>
 8009306:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800930a:	9a08      	ldr	r2, [sp, #32]
 800930c:	0d1b      	lsrs	r3, r3, #20
 800930e:	051b      	lsls	r3, r3, #20
 8009310:	2a00      	cmp	r2, #0
 8009312:	d06a      	beq.n	80093ea <_strtod_l+0x8fa>
 8009314:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009318:	d867      	bhi.n	80093ea <_strtod_l+0x8fa>
 800931a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800931e:	f67f ae9d 	bls.w	800905c <_strtod_l+0x56c>
 8009322:	4b0a      	ldr	r3, [pc, #40]	@ (800934c <_strtod_l+0x85c>)
 8009324:	4650      	mov	r0, sl
 8009326:	4659      	mov	r1, fp
 8009328:	2200      	movs	r2, #0
 800932a:	f7f7 f98d 	bl	8000648 <__aeabi_dmul>
 800932e:	4b08      	ldr	r3, [pc, #32]	@ (8009350 <_strtod_l+0x860>)
 8009330:	400b      	ands	r3, r1
 8009332:	4682      	mov	sl, r0
 8009334:	468b      	mov	fp, r1
 8009336:	2b00      	cmp	r3, #0
 8009338:	f47f ae08 	bne.w	8008f4c <_strtod_l+0x45c>
 800933c:	9a05      	ldr	r2, [sp, #20]
 800933e:	2322      	movs	r3, #34	@ 0x22
 8009340:	6013      	str	r3, [r2, #0]
 8009342:	e603      	b.n	8008f4c <_strtod_l+0x45c>
 8009344:	0800acb8 	.word	0x0800acb8
 8009348:	fffffc02 	.word	0xfffffc02
 800934c:	39500000 	.word	0x39500000
 8009350:	7ff00000 	.word	0x7ff00000
 8009354:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009358:	d165      	bne.n	8009426 <_strtod_l+0x936>
 800935a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800935c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009360:	b35a      	cbz	r2, 80093ba <_strtod_l+0x8ca>
 8009362:	4a9f      	ldr	r2, [pc, #636]	@ (80095e0 <_strtod_l+0xaf0>)
 8009364:	4293      	cmp	r3, r2
 8009366:	d12b      	bne.n	80093c0 <_strtod_l+0x8d0>
 8009368:	9b08      	ldr	r3, [sp, #32]
 800936a:	4651      	mov	r1, sl
 800936c:	b303      	cbz	r3, 80093b0 <_strtod_l+0x8c0>
 800936e:	4b9d      	ldr	r3, [pc, #628]	@ (80095e4 <_strtod_l+0xaf4>)
 8009370:	465a      	mov	r2, fp
 8009372:	4013      	ands	r3, r2
 8009374:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009378:	f04f 32ff 	mov.w	r2, #4294967295
 800937c:	d81b      	bhi.n	80093b6 <_strtod_l+0x8c6>
 800937e:	0d1b      	lsrs	r3, r3, #20
 8009380:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009384:	fa02 f303 	lsl.w	r3, r2, r3
 8009388:	4299      	cmp	r1, r3
 800938a:	d119      	bne.n	80093c0 <_strtod_l+0x8d0>
 800938c:	4b96      	ldr	r3, [pc, #600]	@ (80095e8 <_strtod_l+0xaf8>)
 800938e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009390:	429a      	cmp	r2, r3
 8009392:	d102      	bne.n	800939a <_strtod_l+0x8aa>
 8009394:	3101      	adds	r1, #1
 8009396:	f43f adce 	beq.w	8008f36 <_strtod_l+0x446>
 800939a:	4b92      	ldr	r3, [pc, #584]	@ (80095e4 <_strtod_l+0xaf4>)
 800939c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800939e:	401a      	ands	r2, r3
 80093a0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80093a4:	f04f 0a00 	mov.w	sl, #0
 80093a8:	9b08      	ldr	r3, [sp, #32]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d1b9      	bne.n	8009322 <_strtod_l+0x832>
 80093ae:	e5cd      	b.n	8008f4c <_strtod_l+0x45c>
 80093b0:	f04f 33ff 	mov.w	r3, #4294967295
 80093b4:	e7e8      	b.n	8009388 <_strtod_l+0x898>
 80093b6:	4613      	mov	r3, r2
 80093b8:	e7e6      	b.n	8009388 <_strtod_l+0x898>
 80093ba:	ea53 030a 	orrs.w	r3, r3, sl
 80093be:	d0a2      	beq.n	8009306 <_strtod_l+0x816>
 80093c0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80093c2:	b1db      	cbz	r3, 80093fc <_strtod_l+0x90c>
 80093c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80093c6:	4213      	tst	r3, r2
 80093c8:	d0ee      	beq.n	80093a8 <_strtod_l+0x8b8>
 80093ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093cc:	9a08      	ldr	r2, [sp, #32]
 80093ce:	4650      	mov	r0, sl
 80093d0:	4659      	mov	r1, fp
 80093d2:	b1bb      	cbz	r3, 8009404 <_strtod_l+0x914>
 80093d4:	f7ff fb6e 	bl	8008ab4 <sulp>
 80093d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80093dc:	ec53 2b10 	vmov	r2, r3, d0
 80093e0:	f7f6 ff7c 	bl	80002dc <__adddf3>
 80093e4:	4682      	mov	sl, r0
 80093e6:	468b      	mov	fp, r1
 80093e8:	e7de      	b.n	80093a8 <_strtod_l+0x8b8>
 80093ea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80093ee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80093f2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80093f6:	f04f 3aff 	mov.w	sl, #4294967295
 80093fa:	e7d5      	b.n	80093a8 <_strtod_l+0x8b8>
 80093fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80093fe:	ea13 0f0a 	tst.w	r3, sl
 8009402:	e7e1      	b.n	80093c8 <_strtod_l+0x8d8>
 8009404:	f7ff fb56 	bl	8008ab4 <sulp>
 8009408:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800940c:	ec53 2b10 	vmov	r2, r3, d0
 8009410:	f7f6 ff62 	bl	80002d8 <__aeabi_dsub>
 8009414:	2200      	movs	r2, #0
 8009416:	2300      	movs	r3, #0
 8009418:	4682      	mov	sl, r0
 800941a:	468b      	mov	fp, r1
 800941c:	f7f7 fb7c 	bl	8000b18 <__aeabi_dcmpeq>
 8009420:	2800      	cmp	r0, #0
 8009422:	d0c1      	beq.n	80093a8 <_strtod_l+0x8b8>
 8009424:	e61a      	b.n	800905c <_strtod_l+0x56c>
 8009426:	4641      	mov	r1, r8
 8009428:	4620      	mov	r0, r4
 800942a:	f7ff facd 	bl	80089c8 <__ratio>
 800942e:	ec57 6b10 	vmov	r6, r7, d0
 8009432:	2200      	movs	r2, #0
 8009434:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009438:	4630      	mov	r0, r6
 800943a:	4639      	mov	r1, r7
 800943c:	f7f7 fb80 	bl	8000b40 <__aeabi_dcmple>
 8009440:	2800      	cmp	r0, #0
 8009442:	d06f      	beq.n	8009524 <_strtod_l+0xa34>
 8009444:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009446:	2b00      	cmp	r3, #0
 8009448:	d17a      	bne.n	8009540 <_strtod_l+0xa50>
 800944a:	f1ba 0f00 	cmp.w	sl, #0
 800944e:	d158      	bne.n	8009502 <_strtod_l+0xa12>
 8009450:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009452:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009456:	2b00      	cmp	r3, #0
 8009458:	d15a      	bne.n	8009510 <_strtod_l+0xa20>
 800945a:	4b64      	ldr	r3, [pc, #400]	@ (80095ec <_strtod_l+0xafc>)
 800945c:	2200      	movs	r2, #0
 800945e:	4630      	mov	r0, r6
 8009460:	4639      	mov	r1, r7
 8009462:	f7f7 fb63 	bl	8000b2c <__aeabi_dcmplt>
 8009466:	2800      	cmp	r0, #0
 8009468:	d159      	bne.n	800951e <_strtod_l+0xa2e>
 800946a:	4630      	mov	r0, r6
 800946c:	4639      	mov	r1, r7
 800946e:	4b60      	ldr	r3, [pc, #384]	@ (80095f0 <_strtod_l+0xb00>)
 8009470:	2200      	movs	r2, #0
 8009472:	f7f7 f8e9 	bl	8000648 <__aeabi_dmul>
 8009476:	4606      	mov	r6, r0
 8009478:	460f      	mov	r7, r1
 800947a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800947e:	9606      	str	r6, [sp, #24]
 8009480:	9307      	str	r3, [sp, #28]
 8009482:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009486:	4d57      	ldr	r5, [pc, #348]	@ (80095e4 <_strtod_l+0xaf4>)
 8009488:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800948c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800948e:	401d      	ands	r5, r3
 8009490:	4b58      	ldr	r3, [pc, #352]	@ (80095f4 <_strtod_l+0xb04>)
 8009492:	429d      	cmp	r5, r3
 8009494:	f040 80b2 	bne.w	80095fc <_strtod_l+0xb0c>
 8009498:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800949a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800949e:	ec4b ab10 	vmov	d0, sl, fp
 80094a2:	f7ff f9c9 	bl	8008838 <__ulp>
 80094a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80094aa:	ec51 0b10 	vmov	r0, r1, d0
 80094ae:	f7f7 f8cb 	bl	8000648 <__aeabi_dmul>
 80094b2:	4652      	mov	r2, sl
 80094b4:	465b      	mov	r3, fp
 80094b6:	f7f6 ff11 	bl	80002dc <__adddf3>
 80094ba:	460b      	mov	r3, r1
 80094bc:	4949      	ldr	r1, [pc, #292]	@ (80095e4 <_strtod_l+0xaf4>)
 80094be:	4a4e      	ldr	r2, [pc, #312]	@ (80095f8 <_strtod_l+0xb08>)
 80094c0:	4019      	ands	r1, r3
 80094c2:	4291      	cmp	r1, r2
 80094c4:	4682      	mov	sl, r0
 80094c6:	d942      	bls.n	800954e <_strtod_l+0xa5e>
 80094c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80094ca:	4b47      	ldr	r3, [pc, #284]	@ (80095e8 <_strtod_l+0xaf8>)
 80094cc:	429a      	cmp	r2, r3
 80094ce:	d103      	bne.n	80094d8 <_strtod_l+0x9e8>
 80094d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80094d2:	3301      	adds	r3, #1
 80094d4:	f43f ad2f 	beq.w	8008f36 <_strtod_l+0x446>
 80094d8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80095e8 <_strtod_l+0xaf8>
 80094dc:	f04f 3aff 	mov.w	sl, #4294967295
 80094e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80094e2:	9805      	ldr	r0, [sp, #20]
 80094e4:	f7fe fe7c 	bl	80081e0 <_Bfree>
 80094e8:	9805      	ldr	r0, [sp, #20]
 80094ea:	4649      	mov	r1, r9
 80094ec:	f7fe fe78 	bl	80081e0 <_Bfree>
 80094f0:	9805      	ldr	r0, [sp, #20]
 80094f2:	4641      	mov	r1, r8
 80094f4:	f7fe fe74 	bl	80081e0 <_Bfree>
 80094f8:	9805      	ldr	r0, [sp, #20]
 80094fa:	4621      	mov	r1, r4
 80094fc:	f7fe fe70 	bl	80081e0 <_Bfree>
 8009500:	e619      	b.n	8009136 <_strtod_l+0x646>
 8009502:	f1ba 0f01 	cmp.w	sl, #1
 8009506:	d103      	bne.n	8009510 <_strtod_l+0xa20>
 8009508:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800950a:	2b00      	cmp	r3, #0
 800950c:	f43f ada6 	beq.w	800905c <_strtod_l+0x56c>
 8009510:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80095c0 <_strtod_l+0xad0>
 8009514:	4f35      	ldr	r7, [pc, #212]	@ (80095ec <_strtod_l+0xafc>)
 8009516:	ed8d 7b06 	vstr	d7, [sp, #24]
 800951a:	2600      	movs	r6, #0
 800951c:	e7b1      	b.n	8009482 <_strtod_l+0x992>
 800951e:	4f34      	ldr	r7, [pc, #208]	@ (80095f0 <_strtod_l+0xb00>)
 8009520:	2600      	movs	r6, #0
 8009522:	e7aa      	b.n	800947a <_strtod_l+0x98a>
 8009524:	4b32      	ldr	r3, [pc, #200]	@ (80095f0 <_strtod_l+0xb00>)
 8009526:	4630      	mov	r0, r6
 8009528:	4639      	mov	r1, r7
 800952a:	2200      	movs	r2, #0
 800952c:	f7f7 f88c 	bl	8000648 <__aeabi_dmul>
 8009530:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009532:	4606      	mov	r6, r0
 8009534:	460f      	mov	r7, r1
 8009536:	2b00      	cmp	r3, #0
 8009538:	d09f      	beq.n	800947a <_strtod_l+0x98a>
 800953a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800953e:	e7a0      	b.n	8009482 <_strtod_l+0x992>
 8009540:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80095c8 <_strtod_l+0xad8>
 8009544:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009548:	ec57 6b17 	vmov	r6, r7, d7
 800954c:	e799      	b.n	8009482 <_strtod_l+0x992>
 800954e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009552:	9b08      	ldr	r3, [sp, #32]
 8009554:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009558:	2b00      	cmp	r3, #0
 800955a:	d1c1      	bne.n	80094e0 <_strtod_l+0x9f0>
 800955c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009560:	0d1b      	lsrs	r3, r3, #20
 8009562:	051b      	lsls	r3, r3, #20
 8009564:	429d      	cmp	r5, r3
 8009566:	d1bb      	bne.n	80094e0 <_strtod_l+0x9f0>
 8009568:	4630      	mov	r0, r6
 800956a:	4639      	mov	r1, r7
 800956c:	f7f7 fbcc 	bl	8000d08 <__aeabi_d2lz>
 8009570:	f7f7 f83c 	bl	80005ec <__aeabi_l2d>
 8009574:	4602      	mov	r2, r0
 8009576:	460b      	mov	r3, r1
 8009578:	4630      	mov	r0, r6
 800957a:	4639      	mov	r1, r7
 800957c:	f7f6 feac 	bl	80002d8 <__aeabi_dsub>
 8009580:	460b      	mov	r3, r1
 8009582:	4602      	mov	r2, r0
 8009584:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009588:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800958c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800958e:	ea46 060a 	orr.w	r6, r6, sl
 8009592:	431e      	orrs	r6, r3
 8009594:	d06f      	beq.n	8009676 <_strtod_l+0xb86>
 8009596:	a30e      	add	r3, pc, #56	@ (adr r3, 80095d0 <_strtod_l+0xae0>)
 8009598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800959c:	f7f7 fac6 	bl	8000b2c <__aeabi_dcmplt>
 80095a0:	2800      	cmp	r0, #0
 80095a2:	f47f acd3 	bne.w	8008f4c <_strtod_l+0x45c>
 80095a6:	a30c      	add	r3, pc, #48	@ (adr r3, 80095d8 <_strtod_l+0xae8>)
 80095a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80095b0:	f7f7 fada 	bl	8000b68 <__aeabi_dcmpgt>
 80095b4:	2800      	cmp	r0, #0
 80095b6:	d093      	beq.n	80094e0 <_strtod_l+0x9f0>
 80095b8:	e4c8      	b.n	8008f4c <_strtod_l+0x45c>
 80095ba:	bf00      	nop
 80095bc:	f3af 8000 	nop.w
 80095c0:	00000000 	.word	0x00000000
 80095c4:	bff00000 	.word	0xbff00000
 80095c8:	00000000 	.word	0x00000000
 80095cc:	3ff00000 	.word	0x3ff00000
 80095d0:	94a03595 	.word	0x94a03595
 80095d4:	3fdfffff 	.word	0x3fdfffff
 80095d8:	35afe535 	.word	0x35afe535
 80095dc:	3fe00000 	.word	0x3fe00000
 80095e0:	000fffff 	.word	0x000fffff
 80095e4:	7ff00000 	.word	0x7ff00000
 80095e8:	7fefffff 	.word	0x7fefffff
 80095ec:	3ff00000 	.word	0x3ff00000
 80095f0:	3fe00000 	.word	0x3fe00000
 80095f4:	7fe00000 	.word	0x7fe00000
 80095f8:	7c9fffff 	.word	0x7c9fffff
 80095fc:	9b08      	ldr	r3, [sp, #32]
 80095fe:	b323      	cbz	r3, 800964a <_strtod_l+0xb5a>
 8009600:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009604:	d821      	bhi.n	800964a <_strtod_l+0xb5a>
 8009606:	a328      	add	r3, pc, #160	@ (adr r3, 80096a8 <_strtod_l+0xbb8>)
 8009608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800960c:	4630      	mov	r0, r6
 800960e:	4639      	mov	r1, r7
 8009610:	f7f7 fa96 	bl	8000b40 <__aeabi_dcmple>
 8009614:	b1a0      	cbz	r0, 8009640 <_strtod_l+0xb50>
 8009616:	4639      	mov	r1, r7
 8009618:	4630      	mov	r0, r6
 800961a:	f7f7 faed 	bl	8000bf8 <__aeabi_d2uiz>
 800961e:	2801      	cmp	r0, #1
 8009620:	bf38      	it	cc
 8009622:	2001      	movcc	r0, #1
 8009624:	f7f6 ff96 	bl	8000554 <__aeabi_ui2d>
 8009628:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800962a:	4606      	mov	r6, r0
 800962c:	460f      	mov	r7, r1
 800962e:	b9fb      	cbnz	r3, 8009670 <_strtod_l+0xb80>
 8009630:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009634:	9014      	str	r0, [sp, #80]	@ 0x50
 8009636:	9315      	str	r3, [sp, #84]	@ 0x54
 8009638:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800963c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009640:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009642:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009646:	1b5b      	subs	r3, r3, r5
 8009648:	9311      	str	r3, [sp, #68]	@ 0x44
 800964a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800964e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009652:	f7ff f8f1 	bl	8008838 <__ulp>
 8009656:	4650      	mov	r0, sl
 8009658:	ec53 2b10 	vmov	r2, r3, d0
 800965c:	4659      	mov	r1, fp
 800965e:	f7f6 fff3 	bl	8000648 <__aeabi_dmul>
 8009662:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009666:	f7f6 fe39 	bl	80002dc <__adddf3>
 800966a:	4682      	mov	sl, r0
 800966c:	468b      	mov	fp, r1
 800966e:	e770      	b.n	8009552 <_strtod_l+0xa62>
 8009670:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009674:	e7e0      	b.n	8009638 <_strtod_l+0xb48>
 8009676:	a30e      	add	r3, pc, #56	@ (adr r3, 80096b0 <_strtod_l+0xbc0>)
 8009678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800967c:	f7f7 fa56 	bl	8000b2c <__aeabi_dcmplt>
 8009680:	e798      	b.n	80095b4 <_strtod_l+0xac4>
 8009682:	2300      	movs	r3, #0
 8009684:	930e      	str	r3, [sp, #56]	@ 0x38
 8009686:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009688:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800968a:	6013      	str	r3, [r2, #0]
 800968c:	f7ff ba6d 	b.w	8008b6a <_strtod_l+0x7a>
 8009690:	2a65      	cmp	r2, #101	@ 0x65
 8009692:	f43f ab68 	beq.w	8008d66 <_strtod_l+0x276>
 8009696:	2a45      	cmp	r2, #69	@ 0x45
 8009698:	f43f ab65 	beq.w	8008d66 <_strtod_l+0x276>
 800969c:	2301      	movs	r3, #1
 800969e:	f7ff bba0 	b.w	8008de2 <_strtod_l+0x2f2>
 80096a2:	bf00      	nop
 80096a4:	f3af 8000 	nop.w
 80096a8:	ffc00000 	.word	0xffc00000
 80096ac:	41dfffff 	.word	0x41dfffff
 80096b0:	94a03595 	.word	0x94a03595
 80096b4:	3fcfffff 	.word	0x3fcfffff

080096b8 <_strtod_r>:
 80096b8:	4b01      	ldr	r3, [pc, #4]	@ (80096c0 <_strtod_r+0x8>)
 80096ba:	f7ff ba19 	b.w	8008af0 <_strtod_l>
 80096be:	bf00      	nop
 80096c0:	20000080 	.word	0x20000080

080096c4 <_strtol_l.isra.0>:
 80096c4:	2b24      	cmp	r3, #36	@ 0x24
 80096c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096ca:	4686      	mov	lr, r0
 80096cc:	4690      	mov	r8, r2
 80096ce:	d801      	bhi.n	80096d4 <_strtol_l.isra.0+0x10>
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d106      	bne.n	80096e2 <_strtol_l.isra.0+0x1e>
 80096d4:	f7fd fdb8 	bl	8007248 <__errno>
 80096d8:	2316      	movs	r3, #22
 80096da:	6003      	str	r3, [r0, #0]
 80096dc:	2000      	movs	r0, #0
 80096de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096e2:	4834      	ldr	r0, [pc, #208]	@ (80097b4 <_strtol_l.isra.0+0xf0>)
 80096e4:	460d      	mov	r5, r1
 80096e6:	462a      	mov	r2, r5
 80096e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80096ec:	5d06      	ldrb	r6, [r0, r4]
 80096ee:	f016 0608 	ands.w	r6, r6, #8
 80096f2:	d1f8      	bne.n	80096e6 <_strtol_l.isra.0+0x22>
 80096f4:	2c2d      	cmp	r4, #45	@ 0x2d
 80096f6:	d110      	bne.n	800971a <_strtol_l.isra.0+0x56>
 80096f8:	782c      	ldrb	r4, [r5, #0]
 80096fa:	2601      	movs	r6, #1
 80096fc:	1c95      	adds	r5, r2, #2
 80096fe:	f033 0210 	bics.w	r2, r3, #16
 8009702:	d115      	bne.n	8009730 <_strtol_l.isra.0+0x6c>
 8009704:	2c30      	cmp	r4, #48	@ 0x30
 8009706:	d10d      	bne.n	8009724 <_strtol_l.isra.0+0x60>
 8009708:	782a      	ldrb	r2, [r5, #0]
 800970a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800970e:	2a58      	cmp	r2, #88	@ 0x58
 8009710:	d108      	bne.n	8009724 <_strtol_l.isra.0+0x60>
 8009712:	786c      	ldrb	r4, [r5, #1]
 8009714:	3502      	adds	r5, #2
 8009716:	2310      	movs	r3, #16
 8009718:	e00a      	b.n	8009730 <_strtol_l.isra.0+0x6c>
 800971a:	2c2b      	cmp	r4, #43	@ 0x2b
 800971c:	bf04      	itt	eq
 800971e:	782c      	ldrbeq	r4, [r5, #0]
 8009720:	1c95      	addeq	r5, r2, #2
 8009722:	e7ec      	b.n	80096fe <_strtol_l.isra.0+0x3a>
 8009724:	2b00      	cmp	r3, #0
 8009726:	d1f6      	bne.n	8009716 <_strtol_l.isra.0+0x52>
 8009728:	2c30      	cmp	r4, #48	@ 0x30
 800972a:	bf14      	ite	ne
 800972c:	230a      	movne	r3, #10
 800972e:	2308      	moveq	r3, #8
 8009730:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009734:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009738:	2200      	movs	r2, #0
 800973a:	fbbc f9f3 	udiv	r9, ip, r3
 800973e:	4610      	mov	r0, r2
 8009740:	fb03 ca19 	mls	sl, r3, r9, ip
 8009744:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009748:	2f09      	cmp	r7, #9
 800974a:	d80f      	bhi.n	800976c <_strtol_l.isra.0+0xa8>
 800974c:	463c      	mov	r4, r7
 800974e:	42a3      	cmp	r3, r4
 8009750:	dd1b      	ble.n	800978a <_strtol_l.isra.0+0xc6>
 8009752:	1c57      	adds	r7, r2, #1
 8009754:	d007      	beq.n	8009766 <_strtol_l.isra.0+0xa2>
 8009756:	4581      	cmp	r9, r0
 8009758:	d314      	bcc.n	8009784 <_strtol_l.isra.0+0xc0>
 800975a:	d101      	bne.n	8009760 <_strtol_l.isra.0+0x9c>
 800975c:	45a2      	cmp	sl, r4
 800975e:	db11      	blt.n	8009784 <_strtol_l.isra.0+0xc0>
 8009760:	fb00 4003 	mla	r0, r0, r3, r4
 8009764:	2201      	movs	r2, #1
 8009766:	f815 4b01 	ldrb.w	r4, [r5], #1
 800976a:	e7eb      	b.n	8009744 <_strtol_l.isra.0+0x80>
 800976c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009770:	2f19      	cmp	r7, #25
 8009772:	d801      	bhi.n	8009778 <_strtol_l.isra.0+0xb4>
 8009774:	3c37      	subs	r4, #55	@ 0x37
 8009776:	e7ea      	b.n	800974e <_strtol_l.isra.0+0x8a>
 8009778:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800977c:	2f19      	cmp	r7, #25
 800977e:	d804      	bhi.n	800978a <_strtol_l.isra.0+0xc6>
 8009780:	3c57      	subs	r4, #87	@ 0x57
 8009782:	e7e4      	b.n	800974e <_strtol_l.isra.0+0x8a>
 8009784:	f04f 32ff 	mov.w	r2, #4294967295
 8009788:	e7ed      	b.n	8009766 <_strtol_l.isra.0+0xa2>
 800978a:	1c53      	adds	r3, r2, #1
 800978c:	d108      	bne.n	80097a0 <_strtol_l.isra.0+0xdc>
 800978e:	2322      	movs	r3, #34	@ 0x22
 8009790:	f8ce 3000 	str.w	r3, [lr]
 8009794:	4660      	mov	r0, ip
 8009796:	f1b8 0f00 	cmp.w	r8, #0
 800979a:	d0a0      	beq.n	80096de <_strtol_l.isra.0+0x1a>
 800979c:	1e69      	subs	r1, r5, #1
 800979e:	e006      	b.n	80097ae <_strtol_l.isra.0+0xea>
 80097a0:	b106      	cbz	r6, 80097a4 <_strtol_l.isra.0+0xe0>
 80097a2:	4240      	negs	r0, r0
 80097a4:	f1b8 0f00 	cmp.w	r8, #0
 80097a8:	d099      	beq.n	80096de <_strtol_l.isra.0+0x1a>
 80097aa:	2a00      	cmp	r2, #0
 80097ac:	d1f6      	bne.n	800979c <_strtol_l.isra.0+0xd8>
 80097ae:	f8c8 1000 	str.w	r1, [r8]
 80097b2:	e794      	b.n	80096de <_strtol_l.isra.0+0x1a>
 80097b4:	0800ace1 	.word	0x0800ace1

080097b8 <_strtol_r>:
 80097b8:	f7ff bf84 	b.w	80096c4 <_strtol_l.isra.0>

080097bc <__ssputs_r>:
 80097bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097c0:	688e      	ldr	r6, [r1, #8]
 80097c2:	461f      	mov	r7, r3
 80097c4:	42be      	cmp	r6, r7
 80097c6:	680b      	ldr	r3, [r1, #0]
 80097c8:	4682      	mov	sl, r0
 80097ca:	460c      	mov	r4, r1
 80097cc:	4690      	mov	r8, r2
 80097ce:	d82d      	bhi.n	800982c <__ssputs_r+0x70>
 80097d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80097d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80097d8:	d026      	beq.n	8009828 <__ssputs_r+0x6c>
 80097da:	6965      	ldr	r5, [r4, #20]
 80097dc:	6909      	ldr	r1, [r1, #16]
 80097de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80097e2:	eba3 0901 	sub.w	r9, r3, r1
 80097e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80097ea:	1c7b      	adds	r3, r7, #1
 80097ec:	444b      	add	r3, r9
 80097ee:	106d      	asrs	r5, r5, #1
 80097f0:	429d      	cmp	r5, r3
 80097f2:	bf38      	it	cc
 80097f4:	461d      	movcc	r5, r3
 80097f6:	0553      	lsls	r3, r2, #21
 80097f8:	d527      	bpl.n	800984a <__ssputs_r+0x8e>
 80097fa:	4629      	mov	r1, r5
 80097fc:	f7fe fc24 	bl	8008048 <_malloc_r>
 8009800:	4606      	mov	r6, r0
 8009802:	b360      	cbz	r0, 800985e <__ssputs_r+0xa2>
 8009804:	6921      	ldr	r1, [r4, #16]
 8009806:	464a      	mov	r2, r9
 8009808:	f000 fa18 	bl	8009c3c <memcpy>
 800980c:	89a3      	ldrh	r3, [r4, #12]
 800980e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009812:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009816:	81a3      	strh	r3, [r4, #12]
 8009818:	6126      	str	r6, [r4, #16]
 800981a:	6165      	str	r5, [r4, #20]
 800981c:	444e      	add	r6, r9
 800981e:	eba5 0509 	sub.w	r5, r5, r9
 8009822:	6026      	str	r6, [r4, #0]
 8009824:	60a5      	str	r5, [r4, #8]
 8009826:	463e      	mov	r6, r7
 8009828:	42be      	cmp	r6, r7
 800982a:	d900      	bls.n	800982e <__ssputs_r+0x72>
 800982c:	463e      	mov	r6, r7
 800982e:	6820      	ldr	r0, [r4, #0]
 8009830:	4632      	mov	r2, r6
 8009832:	4641      	mov	r1, r8
 8009834:	f000 f9c6 	bl	8009bc4 <memmove>
 8009838:	68a3      	ldr	r3, [r4, #8]
 800983a:	1b9b      	subs	r3, r3, r6
 800983c:	60a3      	str	r3, [r4, #8]
 800983e:	6823      	ldr	r3, [r4, #0]
 8009840:	4433      	add	r3, r6
 8009842:	6023      	str	r3, [r4, #0]
 8009844:	2000      	movs	r0, #0
 8009846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800984a:	462a      	mov	r2, r5
 800984c:	f000 fd89 	bl	800a362 <_realloc_r>
 8009850:	4606      	mov	r6, r0
 8009852:	2800      	cmp	r0, #0
 8009854:	d1e0      	bne.n	8009818 <__ssputs_r+0x5c>
 8009856:	6921      	ldr	r1, [r4, #16]
 8009858:	4650      	mov	r0, sl
 800985a:	f7fe fb81 	bl	8007f60 <_free_r>
 800985e:	230c      	movs	r3, #12
 8009860:	f8ca 3000 	str.w	r3, [sl]
 8009864:	89a3      	ldrh	r3, [r4, #12]
 8009866:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800986a:	81a3      	strh	r3, [r4, #12]
 800986c:	f04f 30ff 	mov.w	r0, #4294967295
 8009870:	e7e9      	b.n	8009846 <__ssputs_r+0x8a>
	...

08009874 <_svfiprintf_r>:
 8009874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009878:	4698      	mov	r8, r3
 800987a:	898b      	ldrh	r3, [r1, #12]
 800987c:	061b      	lsls	r3, r3, #24
 800987e:	b09d      	sub	sp, #116	@ 0x74
 8009880:	4607      	mov	r7, r0
 8009882:	460d      	mov	r5, r1
 8009884:	4614      	mov	r4, r2
 8009886:	d510      	bpl.n	80098aa <_svfiprintf_r+0x36>
 8009888:	690b      	ldr	r3, [r1, #16]
 800988a:	b973      	cbnz	r3, 80098aa <_svfiprintf_r+0x36>
 800988c:	2140      	movs	r1, #64	@ 0x40
 800988e:	f7fe fbdb 	bl	8008048 <_malloc_r>
 8009892:	6028      	str	r0, [r5, #0]
 8009894:	6128      	str	r0, [r5, #16]
 8009896:	b930      	cbnz	r0, 80098a6 <_svfiprintf_r+0x32>
 8009898:	230c      	movs	r3, #12
 800989a:	603b      	str	r3, [r7, #0]
 800989c:	f04f 30ff 	mov.w	r0, #4294967295
 80098a0:	b01d      	add	sp, #116	@ 0x74
 80098a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098a6:	2340      	movs	r3, #64	@ 0x40
 80098a8:	616b      	str	r3, [r5, #20]
 80098aa:	2300      	movs	r3, #0
 80098ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80098ae:	2320      	movs	r3, #32
 80098b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80098b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80098b8:	2330      	movs	r3, #48	@ 0x30
 80098ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009a58 <_svfiprintf_r+0x1e4>
 80098be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80098c2:	f04f 0901 	mov.w	r9, #1
 80098c6:	4623      	mov	r3, r4
 80098c8:	469a      	mov	sl, r3
 80098ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098ce:	b10a      	cbz	r2, 80098d4 <_svfiprintf_r+0x60>
 80098d0:	2a25      	cmp	r2, #37	@ 0x25
 80098d2:	d1f9      	bne.n	80098c8 <_svfiprintf_r+0x54>
 80098d4:	ebba 0b04 	subs.w	fp, sl, r4
 80098d8:	d00b      	beq.n	80098f2 <_svfiprintf_r+0x7e>
 80098da:	465b      	mov	r3, fp
 80098dc:	4622      	mov	r2, r4
 80098de:	4629      	mov	r1, r5
 80098e0:	4638      	mov	r0, r7
 80098e2:	f7ff ff6b 	bl	80097bc <__ssputs_r>
 80098e6:	3001      	adds	r0, #1
 80098e8:	f000 80a7 	beq.w	8009a3a <_svfiprintf_r+0x1c6>
 80098ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80098ee:	445a      	add	r2, fp
 80098f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80098f2:	f89a 3000 	ldrb.w	r3, [sl]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	f000 809f 	beq.w	8009a3a <_svfiprintf_r+0x1c6>
 80098fc:	2300      	movs	r3, #0
 80098fe:	f04f 32ff 	mov.w	r2, #4294967295
 8009902:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009906:	f10a 0a01 	add.w	sl, sl, #1
 800990a:	9304      	str	r3, [sp, #16]
 800990c:	9307      	str	r3, [sp, #28]
 800990e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009912:	931a      	str	r3, [sp, #104]	@ 0x68
 8009914:	4654      	mov	r4, sl
 8009916:	2205      	movs	r2, #5
 8009918:	f814 1b01 	ldrb.w	r1, [r4], #1
 800991c:	484e      	ldr	r0, [pc, #312]	@ (8009a58 <_svfiprintf_r+0x1e4>)
 800991e:	f7f6 fc7f 	bl	8000220 <memchr>
 8009922:	9a04      	ldr	r2, [sp, #16]
 8009924:	b9d8      	cbnz	r0, 800995e <_svfiprintf_r+0xea>
 8009926:	06d0      	lsls	r0, r2, #27
 8009928:	bf44      	itt	mi
 800992a:	2320      	movmi	r3, #32
 800992c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009930:	0711      	lsls	r1, r2, #28
 8009932:	bf44      	itt	mi
 8009934:	232b      	movmi	r3, #43	@ 0x2b
 8009936:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800993a:	f89a 3000 	ldrb.w	r3, [sl]
 800993e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009940:	d015      	beq.n	800996e <_svfiprintf_r+0xfa>
 8009942:	9a07      	ldr	r2, [sp, #28]
 8009944:	4654      	mov	r4, sl
 8009946:	2000      	movs	r0, #0
 8009948:	f04f 0c0a 	mov.w	ip, #10
 800994c:	4621      	mov	r1, r4
 800994e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009952:	3b30      	subs	r3, #48	@ 0x30
 8009954:	2b09      	cmp	r3, #9
 8009956:	d94b      	bls.n	80099f0 <_svfiprintf_r+0x17c>
 8009958:	b1b0      	cbz	r0, 8009988 <_svfiprintf_r+0x114>
 800995a:	9207      	str	r2, [sp, #28]
 800995c:	e014      	b.n	8009988 <_svfiprintf_r+0x114>
 800995e:	eba0 0308 	sub.w	r3, r0, r8
 8009962:	fa09 f303 	lsl.w	r3, r9, r3
 8009966:	4313      	orrs	r3, r2
 8009968:	9304      	str	r3, [sp, #16]
 800996a:	46a2      	mov	sl, r4
 800996c:	e7d2      	b.n	8009914 <_svfiprintf_r+0xa0>
 800996e:	9b03      	ldr	r3, [sp, #12]
 8009970:	1d19      	adds	r1, r3, #4
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	9103      	str	r1, [sp, #12]
 8009976:	2b00      	cmp	r3, #0
 8009978:	bfbb      	ittet	lt
 800997a:	425b      	neglt	r3, r3
 800997c:	f042 0202 	orrlt.w	r2, r2, #2
 8009980:	9307      	strge	r3, [sp, #28]
 8009982:	9307      	strlt	r3, [sp, #28]
 8009984:	bfb8      	it	lt
 8009986:	9204      	strlt	r2, [sp, #16]
 8009988:	7823      	ldrb	r3, [r4, #0]
 800998a:	2b2e      	cmp	r3, #46	@ 0x2e
 800998c:	d10a      	bne.n	80099a4 <_svfiprintf_r+0x130>
 800998e:	7863      	ldrb	r3, [r4, #1]
 8009990:	2b2a      	cmp	r3, #42	@ 0x2a
 8009992:	d132      	bne.n	80099fa <_svfiprintf_r+0x186>
 8009994:	9b03      	ldr	r3, [sp, #12]
 8009996:	1d1a      	adds	r2, r3, #4
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	9203      	str	r2, [sp, #12]
 800999c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80099a0:	3402      	adds	r4, #2
 80099a2:	9305      	str	r3, [sp, #20]
 80099a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009a68 <_svfiprintf_r+0x1f4>
 80099a8:	7821      	ldrb	r1, [r4, #0]
 80099aa:	2203      	movs	r2, #3
 80099ac:	4650      	mov	r0, sl
 80099ae:	f7f6 fc37 	bl	8000220 <memchr>
 80099b2:	b138      	cbz	r0, 80099c4 <_svfiprintf_r+0x150>
 80099b4:	9b04      	ldr	r3, [sp, #16]
 80099b6:	eba0 000a 	sub.w	r0, r0, sl
 80099ba:	2240      	movs	r2, #64	@ 0x40
 80099bc:	4082      	lsls	r2, r0
 80099be:	4313      	orrs	r3, r2
 80099c0:	3401      	adds	r4, #1
 80099c2:	9304      	str	r3, [sp, #16]
 80099c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099c8:	4824      	ldr	r0, [pc, #144]	@ (8009a5c <_svfiprintf_r+0x1e8>)
 80099ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80099ce:	2206      	movs	r2, #6
 80099d0:	f7f6 fc26 	bl	8000220 <memchr>
 80099d4:	2800      	cmp	r0, #0
 80099d6:	d036      	beq.n	8009a46 <_svfiprintf_r+0x1d2>
 80099d8:	4b21      	ldr	r3, [pc, #132]	@ (8009a60 <_svfiprintf_r+0x1ec>)
 80099da:	bb1b      	cbnz	r3, 8009a24 <_svfiprintf_r+0x1b0>
 80099dc:	9b03      	ldr	r3, [sp, #12]
 80099de:	3307      	adds	r3, #7
 80099e0:	f023 0307 	bic.w	r3, r3, #7
 80099e4:	3308      	adds	r3, #8
 80099e6:	9303      	str	r3, [sp, #12]
 80099e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099ea:	4433      	add	r3, r6
 80099ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80099ee:	e76a      	b.n	80098c6 <_svfiprintf_r+0x52>
 80099f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80099f4:	460c      	mov	r4, r1
 80099f6:	2001      	movs	r0, #1
 80099f8:	e7a8      	b.n	800994c <_svfiprintf_r+0xd8>
 80099fa:	2300      	movs	r3, #0
 80099fc:	3401      	adds	r4, #1
 80099fe:	9305      	str	r3, [sp, #20]
 8009a00:	4619      	mov	r1, r3
 8009a02:	f04f 0c0a 	mov.w	ip, #10
 8009a06:	4620      	mov	r0, r4
 8009a08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a0c:	3a30      	subs	r2, #48	@ 0x30
 8009a0e:	2a09      	cmp	r2, #9
 8009a10:	d903      	bls.n	8009a1a <_svfiprintf_r+0x1a6>
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d0c6      	beq.n	80099a4 <_svfiprintf_r+0x130>
 8009a16:	9105      	str	r1, [sp, #20]
 8009a18:	e7c4      	b.n	80099a4 <_svfiprintf_r+0x130>
 8009a1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a1e:	4604      	mov	r4, r0
 8009a20:	2301      	movs	r3, #1
 8009a22:	e7f0      	b.n	8009a06 <_svfiprintf_r+0x192>
 8009a24:	ab03      	add	r3, sp, #12
 8009a26:	9300      	str	r3, [sp, #0]
 8009a28:	462a      	mov	r2, r5
 8009a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8009a64 <_svfiprintf_r+0x1f0>)
 8009a2c:	a904      	add	r1, sp, #16
 8009a2e:	4638      	mov	r0, r7
 8009a30:	f7fc fccc 	bl	80063cc <_printf_float>
 8009a34:	1c42      	adds	r2, r0, #1
 8009a36:	4606      	mov	r6, r0
 8009a38:	d1d6      	bne.n	80099e8 <_svfiprintf_r+0x174>
 8009a3a:	89ab      	ldrh	r3, [r5, #12]
 8009a3c:	065b      	lsls	r3, r3, #25
 8009a3e:	f53f af2d 	bmi.w	800989c <_svfiprintf_r+0x28>
 8009a42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009a44:	e72c      	b.n	80098a0 <_svfiprintf_r+0x2c>
 8009a46:	ab03      	add	r3, sp, #12
 8009a48:	9300      	str	r3, [sp, #0]
 8009a4a:	462a      	mov	r2, r5
 8009a4c:	4b05      	ldr	r3, [pc, #20]	@ (8009a64 <_svfiprintf_r+0x1f0>)
 8009a4e:	a904      	add	r1, sp, #16
 8009a50:	4638      	mov	r0, r7
 8009a52:	f7fc ff53 	bl	80068fc <_printf_i>
 8009a56:	e7ed      	b.n	8009a34 <_svfiprintf_r+0x1c0>
 8009a58:	0800aad9 	.word	0x0800aad9
 8009a5c:	0800aae3 	.word	0x0800aae3
 8009a60:	080063cd 	.word	0x080063cd
 8009a64:	080097bd 	.word	0x080097bd
 8009a68:	0800aadf 	.word	0x0800aadf

08009a6c <__sflush_r>:
 8009a6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a74:	0716      	lsls	r6, r2, #28
 8009a76:	4605      	mov	r5, r0
 8009a78:	460c      	mov	r4, r1
 8009a7a:	d454      	bmi.n	8009b26 <__sflush_r+0xba>
 8009a7c:	684b      	ldr	r3, [r1, #4]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	dc02      	bgt.n	8009a88 <__sflush_r+0x1c>
 8009a82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	dd48      	ble.n	8009b1a <__sflush_r+0xae>
 8009a88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a8a:	2e00      	cmp	r6, #0
 8009a8c:	d045      	beq.n	8009b1a <__sflush_r+0xae>
 8009a8e:	2300      	movs	r3, #0
 8009a90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009a94:	682f      	ldr	r7, [r5, #0]
 8009a96:	6a21      	ldr	r1, [r4, #32]
 8009a98:	602b      	str	r3, [r5, #0]
 8009a9a:	d030      	beq.n	8009afe <__sflush_r+0x92>
 8009a9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009a9e:	89a3      	ldrh	r3, [r4, #12]
 8009aa0:	0759      	lsls	r1, r3, #29
 8009aa2:	d505      	bpl.n	8009ab0 <__sflush_r+0x44>
 8009aa4:	6863      	ldr	r3, [r4, #4]
 8009aa6:	1ad2      	subs	r2, r2, r3
 8009aa8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009aaa:	b10b      	cbz	r3, 8009ab0 <__sflush_r+0x44>
 8009aac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009aae:	1ad2      	subs	r2, r2, r3
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ab4:	6a21      	ldr	r1, [r4, #32]
 8009ab6:	4628      	mov	r0, r5
 8009ab8:	47b0      	blx	r6
 8009aba:	1c43      	adds	r3, r0, #1
 8009abc:	89a3      	ldrh	r3, [r4, #12]
 8009abe:	d106      	bne.n	8009ace <__sflush_r+0x62>
 8009ac0:	6829      	ldr	r1, [r5, #0]
 8009ac2:	291d      	cmp	r1, #29
 8009ac4:	d82b      	bhi.n	8009b1e <__sflush_r+0xb2>
 8009ac6:	4a2a      	ldr	r2, [pc, #168]	@ (8009b70 <__sflush_r+0x104>)
 8009ac8:	40ca      	lsrs	r2, r1
 8009aca:	07d6      	lsls	r6, r2, #31
 8009acc:	d527      	bpl.n	8009b1e <__sflush_r+0xb2>
 8009ace:	2200      	movs	r2, #0
 8009ad0:	6062      	str	r2, [r4, #4]
 8009ad2:	04d9      	lsls	r1, r3, #19
 8009ad4:	6922      	ldr	r2, [r4, #16]
 8009ad6:	6022      	str	r2, [r4, #0]
 8009ad8:	d504      	bpl.n	8009ae4 <__sflush_r+0x78>
 8009ada:	1c42      	adds	r2, r0, #1
 8009adc:	d101      	bne.n	8009ae2 <__sflush_r+0x76>
 8009ade:	682b      	ldr	r3, [r5, #0]
 8009ae0:	b903      	cbnz	r3, 8009ae4 <__sflush_r+0x78>
 8009ae2:	6560      	str	r0, [r4, #84]	@ 0x54
 8009ae4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ae6:	602f      	str	r7, [r5, #0]
 8009ae8:	b1b9      	cbz	r1, 8009b1a <__sflush_r+0xae>
 8009aea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009aee:	4299      	cmp	r1, r3
 8009af0:	d002      	beq.n	8009af8 <__sflush_r+0x8c>
 8009af2:	4628      	mov	r0, r5
 8009af4:	f7fe fa34 	bl	8007f60 <_free_r>
 8009af8:	2300      	movs	r3, #0
 8009afa:	6363      	str	r3, [r4, #52]	@ 0x34
 8009afc:	e00d      	b.n	8009b1a <__sflush_r+0xae>
 8009afe:	2301      	movs	r3, #1
 8009b00:	4628      	mov	r0, r5
 8009b02:	47b0      	blx	r6
 8009b04:	4602      	mov	r2, r0
 8009b06:	1c50      	adds	r0, r2, #1
 8009b08:	d1c9      	bne.n	8009a9e <__sflush_r+0x32>
 8009b0a:	682b      	ldr	r3, [r5, #0]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d0c6      	beq.n	8009a9e <__sflush_r+0x32>
 8009b10:	2b1d      	cmp	r3, #29
 8009b12:	d001      	beq.n	8009b18 <__sflush_r+0xac>
 8009b14:	2b16      	cmp	r3, #22
 8009b16:	d11e      	bne.n	8009b56 <__sflush_r+0xea>
 8009b18:	602f      	str	r7, [r5, #0]
 8009b1a:	2000      	movs	r0, #0
 8009b1c:	e022      	b.n	8009b64 <__sflush_r+0xf8>
 8009b1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b22:	b21b      	sxth	r3, r3
 8009b24:	e01b      	b.n	8009b5e <__sflush_r+0xf2>
 8009b26:	690f      	ldr	r7, [r1, #16]
 8009b28:	2f00      	cmp	r7, #0
 8009b2a:	d0f6      	beq.n	8009b1a <__sflush_r+0xae>
 8009b2c:	0793      	lsls	r3, r2, #30
 8009b2e:	680e      	ldr	r6, [r1, #0]
 8009b30:	bf08      	it	eq
 8009b32:	694b      	ldreq	r3, [r1, #20]
 8009b34:	600f      	str	r7, [r1, #0]
 8009b36:	bf18      	it	ne
 8009b38:	2300      	movne	r3, #0
 8009b3a:	eba6 0807 	sub.w	r8, r6, r7
 8009b3e:	608b      	str	r3, [r1, #8]
 8009b40:	f1b8 0f00 	cmp.w	r8, #0
 8009b44:	dde9      	ble.n	8009b1a <__sflush_r+0xae>
 8009b46:	6a21      	ldr	r1, [r4, #32]
 8009b48:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009b4a:	4643      	mov	r3, r8
 8009b4c:	463a      	mov	r2, r7
 8009b4e:	4628      	mov	r0, r5
 8009b50:	47b0      	blx	r6
 8009b52:	2800      	cmp	r0, #0
 8009b54:	dc08      	bgt.n	8009b68 <__sflush_r+0xfc>
 8009b56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b5e:	81a3      	strh	r3, [r4, #12]
 8009b60:	f04f 30ff 	mov.w	r0, #4294967295
 8009b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b68:	4407      	add	r7, r0
 8009b6a:	eba8 0800 	sub.w	r8, r8, r0
 8009b6e:	e7e7      	b.n	8009b40 <__sflush_r+0xd4>
 8009b70:	20400001 	.word	0x20400001

08009b74 <_fflush_r>:
 8009b74:	b538      	push	{r3, r4, r5, lr}
 8009b76:	690b      	ldr	r3, [r1, #16]
 8009b78:	4605      	mov	r5, r0
 8009b7a:	460c      	mov	r4, r1
 8009b7c:	b913      	cbnz	r3, 8009b84 <_fflush_r+0x10>
 8009b7e:	2500      	movs	r5, #0
 8009b80:	4628      	mov	r0, r5
 8009b82:	bd38      	pop	{r3, r4, r5, pc}
 8009b84:	b118      	cbz	r0, 8009b8e <_fflush_r+0x1a>
 8009b86:	6a03      	ldr	r3, [r0, #32]
 8009b88:	b90b      	cbnz	r3, 8009b8e <_fflush_r+0x1a>
 8009b8a:	f7fd fa6f 	bl	800706c <__sinit>
 8009b8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d0f3      	beq.n	8009b7e <_fflush_r+0xa>
 8009b96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009b98:	07d0      	lsls	r0, r2, #31
 8009b9a:	d404      	bmi.n	8009ba6 <_fflush_r+0x32>
 8009b9c:	0599      	lsls	r1, r3, #22
 8009b9e:	d402      	bmi.n	8009ba6 <_fflush_r+0x32>
 8009ba0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ba2:	f7fd fb7c 	bl	800729e <__retarget_lock_acquire_recursive>
 8009ba6:	4628      	mov	r0, r5
 8009ba8:	4621      	mov	r1, r4
 8009baa:	f7ff ff5f 	bl	8009a6c <__sflush_r>
 8009bae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009bb0:	07da      	lsls	r2, r3, #31
 8009bb2:	4605      	mov	r5, r0
 8009bb4:	d4e4      	bmi.n	8009b80 <_fflush_r+0xc>
 8009bb6:	89a3      	ldrh	r3, [r4, #12]
 8009bb8:	059b      	lsls	r3, r3, #22
 8009bba:	d4e1      	bmi.n	8009b80 <_fflush_r+0xc>
 8009bbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009bbe:	f7fd fb6f 	bl	80072a0 <__retarget_lock_release_recursive>
 8009bc2:	e7dd      	b.n	8009b80 <_fflush_r+0xc>

08009bc4 <memmove>:
 8009bc4:	4288      	cmp	r0, r1
 8009bc6:	b510      	push	{r4, lr}
 8009bc8:	eb01 0402 	add.w	r4, r1, r2
 8009bcc:	d902      	bls.n	8009bd4 <memmove+0x10>
 8009bce:	4284      	cmp	r4, r0
 8009bd0:	4623      	mov	r3, r4
 8009bd2:	d807      	bhi.n	8009be4 <memmove+0x20>
 8009bd4:	1e43      	subs	r3, r0, #1
 8009bd6:	42a1      	cmp	r1, r4
 8009bd8:	d008      	beq.n	8009bec <memmove+0x28>
 8009bda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009bde:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009be2:	e7f8      	b.n	8009bd6 <memmove+0x12>
 8009be4:	4402      	add	r2, r0
 8009be6:	4601      	mov	r1, r0
 8009be8:	428a      	cmp	r2, r1
 8009bea:	d100      	bne.n	8009bee <memmove+0x2a>
 8009bec:	bd10      	pop	{r4, pc}
 8009bee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009bf2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009bf6:	e7f7      	b.n	8009be8 <memmove+0x24>

08009bf8 <strncmp>:
 8009bf8:	b510      	push	{r4, lr}
 8009bfa:	b16a      	cbz	r2, 8009c18 <strncmp+0x20>
 8009bfc:	3901      	subs	r1, #1
 8009bfe:	1884      	adds	r4, r0, r2
 8009c00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c04:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009c08:	429a      	cmp	r2, r3
 8009c0a:	d103      	bne.n	8009c14 <strncmp+0x1c>
 8009c0c:	42a0      	cmp	r0, r4
 8009c0e:	d001      	beq.n	8009c14 <strncmp+0x1c>
 8009c10:	2a00      	cmp	r2, #0
 8009c12:	d1f5      	bne.n	8009c00 <strncmp+0x8>
 8009c14:	1ad0      	subs	r0, r2, r3
 8009c16:	bd10      	pop	{r4, pc}
 8009c18:	4610      	mov	r0, r2
 8009c1a:	e7fc      	b.n	8009c16 <strncmp+0x1e>

08009c1c <_sbrk_r>:
 8009c1c:	b538      	push	{r3, r4, r5, lr}
 8009c1e:	4d06      	ldr	r5, [pc, #24]	@ (8009c38 <_sbrk_r+0x1c>)
 8009c20:	2300      	movs	r3, #0
 8009c22:	4604      	mov	r4, r0
 8009c24:	4608      	mov	r0, r1
 8009c26:	602b      	str	r3, [r5, #0]
 8009c28:	f7f7 ff88 	bl	8001b3c <_sbrk>
 8009c2c:	1c43      	adds	r3, r0, #1
 8009c2e:	d102      	bne.n	8009c36 <_sbrk_r+0x1a>
 8009c30:	682b      	ldr	r3, [r5, #0]
 8009c32:	b103      	cbz	r3, 8009c36 <_sbrk_r+0x1a>
 8009c34:	6023      	str	r3, [r4, #0]
 8009c36:	bd38      	pop	{r3, r4, r5, pc}
 8009c38:	200005c0 	.word	0x200005c0

08009c3c <memcpy>:
 8009c3c:	440a      	add	r2, r1
 8009c3e:	4291      	cmp	r1, r2
 8009c40:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c44:	d100      	bne.n	8009c48 <memcpy+0xc>
 8009c46:	4770      	bx	lr
 8009c48:	b510      	push	{r4, lr}
 8009c4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c52:	4291      	cmp	r1, r2
 8009c54:	d1f9      	bne.n	8009c4a <memcpy+0xe>
 8009c56:	bd10      	pop	{r4, pc}

08009c58 <nan>:
 8009c58:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009c60 <nan+0x8>
 8009c5c:	4770      	bx	lr
 8009c5e:	bf00      	nop
 8009c60:	00000000 	.word	0x00000000
 8009c64:	7ff80000 	.word	0x7ff80000

08009c68 <__assert_func>:
 8009c68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c6a:	4614      	mov	r4, r2
 8009c6c:	461a      	mov	r2, r3
 8009c6e:	4b09      	ldr	r3, [pc, #36]	@ (8009c94 <__assert_func+0x2c>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	4605      	mov	r5, r0
 8009c74:	68d8      	ldr	r0, [r3, #12]
 8009c76:	b14c      	cbz	r4, 8009c8c <__assert_func+0x24>
 8009c78:	4b07      	ldr	r3, [pc, #28]	@ (8009c98 <__assert_func+0x30>)
 8009c7a:	9100      	str	r1, [sp, #0]
 8009c7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009c80:	4906      	ldr	r1, [pc, #24]	@ (8009c9c <__assert_func+0x34>)
 8009c82:	462b      	mov	r3, r5
 8009c84:	f000 fba8 	bl	800a3d8 <fiprintf>
 8009c88:	f000 fbb8 	bl	800a3fc <abort>
 8009c8c:	4b04      	ldr	r3, [pc, #16]	@ (8009ca0 <__assert_func+0x38>)
 8009c8e:	461c      	mov	r4, r3
 8009c90:	e7f3      	b.n	8009c7a <__assert_func+0x12>
 8009c92:	bf00      	nop
 8009c94:	20000030 	.word	0x20000030
 8009c98:	0800aaf2 	.word	0x0800aaf2
 8009c9c:	0800aaff 	.word	0x0800aaff
 8009ca0:	0800ab2d 	.word	0x0800ab2d

08009ca4 <_calloc_r>:
 8009ca4:	b570      	push	{r4, r5, r6, lr}
 8009ca6:	fba1 5402 	umull	r5, r4, r1, r2
 8009caa:	b934      	cbnz	r4, 8009cba <_calloc_r+0x16>
 8009cac:	4629      	mov	r1, r5
 8009cae:	f7fe f9cb 	bl	8008048 <_malloc_r>
 8009cb2:	4606      	mov	r6, r0
 8009cb4:	b928      	cbnz	r0, 8009cc2 <_calloc_r+0x1e>
 8009cb6:	4630      	mov	r0, r6
 8009cb8:	bd70      	pop	{r4, r5, r6, pc}
 8009cba:	220c      	movs	r2, #12
 8009cbc:	6002      	str	r2, [r0, #0]
 8009cbe:	2600      	movs	r6, #0
 8009cc0:	e7f9      	b.n	8009cb6 <_calloc_r+0x12>
 8009cc2:	462a      	mov	r2, r5
 8009cc4:	4621      	mov	r1, r4
 8009cc6:	f7fd fa6c 	bl	80071a2 <memset>
 8009cca:	e7f4      	b.n	8009cb6 <_calloc_r+0x12>

08009ccc <rshift>:
 8009ccc:	6903      	ldr	r3, [r0, #16]
 8009cce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009cd2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009cd6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009cda:	f100 0414 	add.w	r4, r0, #20
 8009cde:	dd45      	ble.n	8009d6c <rshift+0xa0>
 8009ce0:	f011 011f 	ands.w	r1, r1, #31
 8009ce4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009ce8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009cec:	d10c      	bne.n	8009d08 <rshift+0x3c>
 8009cee:	f100 0710 	add.w	r7, r0, #16
 8009cf2:	4629      	mov	r1, r5
 8009cf4:	42b1      	cmp	r1, r6
 8009cf6:	d334      	bcc.n	8009d62 <rshift+0x96>
 8009cf8:	1a9b      	subs	r3, r3, r2
 8009cfa:	009b      	lsls	r3, r3, #2
 8009cfc:	1eea      	subs	r2, r5, #3
 8009cfe:	4296      	cmp	r6, r2
 8009d00:	bf38      	it	cc
 8009d02:	2300      	movcc	r3, #0
 8009d04:	4423      	add	r3, r4
 8009d06:	e015      	b.n	8009d34 <rshift+0x68>
 8009d08:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009d0c:	f1c1 0820 	rsb	r8, r1, #32
 8009d10:	40cf      	lsrs	r7, r1
 8009d12:	f105 0e04 	add.w	lr, r5, #4
 8009d16:	46a1      	mov	r9, r4
 8009d18:	4576      	cmp	r6, lr
 8009d1a:	46f4      	mov	ip, lr
 8009d1c:	d815      	bhi.n	8009d4a <rshift+0x7e>
 8009d1e:	1a9a      	subs	r2, r3, r2
 8009d20:	0092      	lsls	r2, r2, #2
 8009d22:	3a04      	subs	r2, #4
 8009d24:	3501      	adds	r5, #1
 8009d26:	42ae      	cmp	r6, r5
 8009d28:	bf38      	it	cc
 8009d2a:	2200      	movcc	r2, #0
 8009d2c:	18a3      	adds	r3, r4, r2
 8009d2e:	50a7      	str	r7, [r4, r2]
 8009d30:	b107      	cbz	r7, 8009d34 <rshift+0x68>
 8009d32:	3304      	adds	r3, #4
 8009d34:	1b1a      	subs	r2, r3, r4
 8009d36:	42a3      	cmp	r3, r4
 8009d38:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009d3c:	bf08      	it	eq
 8009d3e:	2300      	moveq	r3, #0
 8009d40:	6102      	str	r2, [r0, #16]
 8009d42:	bf08      	it	eq
 8009d44:	6143      	streq	r3, [r0, #20]
 8009d46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d4a:	f8dc c000 	ldr.w	ip, [ip]
 8009d4e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009d52:	ea4c 0707 	orr.w	r7, ip, r7
 8009d56:	f849 7b04 	str.w	r7, [r9], #4
 8009d5a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009d5e:	40cf      	lsrs	r7, r1
 8009d60:	e7da      	b.n	8009d18 <rshift+0x4c>
 8009d62:	f851 cb04 	ldr.w	ip, [r1], #4
 8009d66:	f847 cf04 	str.w	ip, [r7, #4]!
 8009d6a:	e7c3      	b.n	8009cf4 <rshift+0x28>
 8009d6c:	4623      	mov	r3, r4
 8009d6e:	e7e1      	b.n	8009d34 <rshift+0x68>

08009d70 <__hexdig_fun>:
 8009d70:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009d74:	2b09      	cmp	r3, #9
 8009d76:	d802      	bhi.n	8009d7e <__hexdig_fun+0xe>
 8009d78:	3820      	subs	r0, #32
 8009d7a:	b2c0      	uxtb	r0, r0
 8009d7c:	4770      	bx	lr
 8009d7e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009d82:	2b05      	cmp	r3, #5
 8009d84:	d801      	bhi.n	8009d8a <__hexdig_fun+0x1a>
 8009d86:	3847      	subs	r0, #71	@ 0x47
 8009d88:	e7f7      	b.n	8009d7a <__hexdig_fun+0xa>
 8009d8a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009d8e:	2b05      	cmp	r3, #5
 8009d90:	d801      	bhi.n	8009d96 <__hexdig_fun+0x26>
 8009d92:	3827      	subs	r0, #39	@ 0x27
 8009d94:	e7f1      	b.n	8009d7a <__hexdig_fun+0xa>
 8009d96:	2000      	movs	r0, #0
 8009d98:	4770      	bx	lr
	...

08009d9c <__gethex>:
 8009d9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009da0:	b085      	sub	sp, #20
 8009da2:	468a      	mov	sl, r1
 8009da4:	9302      	str	r3, [sp, #8]
 8009da6:	680b      	ldr	r3, [r1, #0]
 8009da8:	9001      	str	r0, [sp, #4]
 8009daa:	4690      	mov	r8, r2
 8009dac:	1c9c      	adds	r4, r3, #2
 8009dae:	46a1      	mov	r9, r4
 8009db0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009db4:	2830      	cmp	r0, #48	@ 0x30
 8009db6:	d0fa      	beq.n	8009dae <__gethex+0x12>
 8009db8:	eba9 0303 	sub.w	r3, r9, r3
 8009dbc:	f1a3 0b02 	sub.w	fp, r3, #2
 8009dc0:	f7ff ffd6 	bl	8009d70 <__hexdig_fun>
 8009dc4:	4605      	mov	r5, r0
 8009dc6:	2800      	cmp	r0, #0
 8009dc8:	d168      	bne.n	8009e9c <__gethex+0x100>
 8009dca:	49a0      	ldr	r1, [pc, #640]	@ (800a04c <__gethex+0x2b0>)
 8009dcc:	2201      	movs	r2, #1
 8009dce:	4648      	mov	r0, r9
 8009dd0:	f7ff ff12 	bl	8009bf8 <strncmp>
 8009dd4:	4607      	mov	r7, r0
 8009dd6:	2800      	cmp	r0, #0
 8009dd8:	d167      	bne.n	8009eaa <__gethex+0x10e>
 8009dda:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009dde:	4626      	mov	r6, r4
 8009de0:	f7ff ffc6 	bl	8009d70 <__hexdig_fun>
 8009de4:	2800      	cmp	r0, #0
 8009de6:	d062      	beq.n	8009eae <__gethex+0x112>
 8009de8:	4623      	mov	r3, r4
 8009dea:	7818      	ldrb	r0, [r3, #0]
 8009dec:	2830      	cmp	r0, #48	@ 0x30
 8009dee:	4699      	mov	r9, r3
 8009df0:	f103 0301 	add.w	r3, r3, #1
 8009df4:	d0f9      	beq.n	8009dea <__gethex+0x4e>
 8009df6:	f7ff ffbb 	bl	8009d70 <__hexdig_fun>
 8009dfa:	fab0 f580 	clz	r5, r0
 8009dfe:	096d      	lsrs	r5, r5, #5
 8009e00:	f04f 0b01 	mov.w	fp, #1
 8009e04:	464a      	mov	r2, r9
 8009e06:	4616      	mov	r6, r2
 8009e08:	3201      	adds	r2, #1
 8009e0a:	7830      	ldrb	r0, [r6, #0]
 8009e0c:	f7ff ffb0 	bl	8009d70 <__hexdig_fun>
 8009e10:	2800      	cmp	r0, #0
 8009e12:	d1f8      	bne.n	8009e06 <__gethex+0x6a>
 8009e14:	498d      	ldr	r1, [pc, #564]	@ (800a04c <__gethex+0x2b0>)
 8009e16:	2201      	movs	r2, #1
 8009e18:	4630      	mov	r0, r6
 8009e1a:	f7ff feed 	bl	8009bf8 <strncmp>
 8009e1e:	2800      	cmp	r0, #0
 8009e20:	d13f      	bne.n	8009ea2 <__gethex+0x106>
 8009e22:	b944      	cbnz	r4, 8009e36 <__gethex+0x9a>
 8009e24:	1c74      	adds	r4, r6, #1
 8009e26:	4622      	mov	r2, r4
 8009e28:	4616      	mov	r6, r2
 8009e2a:	3201      	adds	r2, #1
 8009e2c:	7830      	ldrb	r0, [r6, #0]
 8009e2e:	f7ff ff9f 	bl	8009d70 <__hexdig_fun>
 8009e32:	2800      	cmp	r0, #0
 8009e34:	d1f8      	bne.n	8009e28 <__gethex+0x8c>
 8009e36:	1ba4      	subs	r4, r4, r6
 8009e38:	00a7      	lsls	r7, r4, #2
 8009e3a:	7833      	ldrb	r3, [r6, #0]
 8009e3c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009e40:	2b50      	cmp	r3, #80	@ 0x50
 8009e42:	d13e      	bne.n	8009ec2 <__gethex+0x126>
 8009e44:	7873      	ldrb	r3, [r6, #1]
 8009e46:	2b2b      	cmp	r3, #43	@ 0x2b
 8009e48:	d033      	beq.n	8009eb2 <__gethex+0x116>
 8009e4a:	2b2d      	cmp	r3, #45	@ 0x2d
 8009e4c:	d034      	beq.n	8009eb8 <__gethex+0x11c>
 8009e4e:	1c71      	adds	r1, r6, #1
 8009e50:	2400      	movs	r4, #0
 8009e52:	7808      	ldrb	r0, [r1, #0]
 8009e54:	f7ff ff8c 	bl	8009d70 <__hexdig_fun>
 8009e58:	1e43      	subs	r3, r0, #1
 8009e5a:	b2db      	uxtb	r3, r3
 8009e5c:	2b18      	cmp	r3, #24
 8009e5e:	d830      	bhi.n	8009ec2 <__gethex+0x126>
 8009e60:	f1a0 0210 	sub.w	r2, r0, #16
 8009e64:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009e68:	f7ff ff82 	bl	8009d70 <__hexdig_fun>
 8009e6c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009e70:	fa5f fc8c 	uxtb.w	ip, ip
 8009e74:	f1bc 0f18 	cmp.w	ip, #24
 8009e78:	f04f 030a 	mov.w	r3, #10
 8009e7c:	d91e      	bls.n	8009ebc <__gethex+0x120>
 8009e7e:	b104      	cbz	r4, 8009e82 <__gethex+0xe6>
 8009e80:	4252      	negs	r2, r2
 8009e82:	4417      	add	r7, r2
 8009e84:	f8ca 1000 	str.w	r1, [sl]
 8009e88:	b1ed      	cbz	r5, 8009ec6 <__gethex+0x12a>
 8009e8a:	f1bb 0f00 	cmp.w	fp, #0
 8009e8e:	bf0c      	ite	eq
 8009e90:	2506      	moveq	r5, #6
 8009e92:	2500      	movne	r5, #0
 8009e94:	4628      	mov	r0, r5
 8009e96:	b005      	add	sp, #20
 8009e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e9c:	2500      	movs	r5, #0
 8009e9e:	462c      	mov	r4, r5
 8009ea0:	e7b0      	b.n	8009e04 <__gethex+0x68>
 8009ea2:	2c00      	cmp	r4, #0
 8009ea4:	d1c7      	bne.n	8009e36 <__gethex+0x9a>
 8009ea6:	4627      	mov	r7, r4
 8009ea8:	e7c7      	b.n	8009e3a <__gethex+0x9e>
 8009eaa:	464e      	mov	r6, r9
 8009eac:	462f      	mov	r7, r5
 8009eae:	2501      	movs	r5, #1
 8009eb0:	e7c3      	b.n	8009e3a <__gethex+0x9e>
 8009eb2:	2400      	movs	r4, #0
 8009eb4:	1cb1      	adds	r1, r6, #2
 8009eb6:	e7cc      	b.n	8009e52 <__gethex+0xb6>
 8009eb8:	2401      	movs	r4, #1
 8009eba:	e7fb      	b.n	8009eb4 <__gethex+0x118>
 8009ebc:	fb03 0002 	mla	r0, r3, r2, r0
 8009ec0:	e7ce      	b.n	8009e60 <__gethex+0xc4>
 8009ec2:	4631      	mov	r1, r6
 8009ec4:	e7de      	b.n	8009e84 <__gethex+0xe8>
 8009ec6:	eba6 0309 	sub.w	r3, r6, r9
 8009eca:	3b01      	subs	r3, #1
 8009ecc:	4629      	mov	r1, r5
 8009ece:	2b07      	cmp	r3, #7
 8009ed0:	dc0a      	bgt.n	8009ee8 <__gethex+0x14c>
 8009ed2:	9801      	ldr	r0, [sp, #4]
 8009ed4:	f7fe f944 	bl	8008160 <_Balloc>
 8009ed8:	4604      	mov	r4, r0
 8009eda:	b940      	cbnz	r0, 8009eee <__gethex+0x152>
 8009edc:	4b5c      	ldr	r3, [pc, #368]	@ (800a050 <__gethex+0x2b4>)
 8009ede:	4602      	mov	r2, r0
 8009ee0:	21e4      	movs	r1, #228	@ 0xe4
 8009ee2:	485c      	ldr	r0, [pc, #368]	@ (800a054 <__gethex+0x2b8>)
 8009ee4:	f7ff fec0 	bl	8009c68 <__assert_func>
 8009ee8:	3101      	adds	r1, #1
 8009eea:	105b      	asrs	r3, r3, #1
 8009eec:	e7ef      	b.n	8009ece <__gethex+0x132>
 8009eee:	f100 0a14 	add.w	sl, r0, #20
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	4655      	mov	r5, sl
 8009ef6:	469b      	mov	fp, r3
 8009ef8:	45b1      	cmp	r9, r6
 8009efa:	d337      	bcc.n	8009f6c <__gethex+0x1d0>
 8009efc:	f845 bb04 	str.w	fp, [r5], #4
 8009f00:	eba5 050a 	sub.w	r5, r5, sl
 8009f04:	10ad      	asrs	r5, r5, #2
 8009f06:	6125      	str	r5, [r4, #16]
 8009f08:	4658      	mov	r0, fp
 8009f0a:	f7fe fa1b 	bl	8008344 <__hi0bits>
 8009f0e:	016d      	lsls	r5, r5, #5
 8009f10:	f8d8 6000 	ldr.w	r6, [r8]
 8009f14:	1a2d      	subs	r5, r5, r0
 8009f16:	42b5      	cmp	r5, r6
 8009f18:	dd54      	ble.n	8009fc4 <__gethex+0x228>
 8009f1a:	1bad      	subs	r5, r5, r6
 8009f1c:	4629      	mov	r1, r5
 8009f1e:	4620      	mov	r0, r4
 8009f20:	f7fe fda7 	bl	8008a72 <__any_on>
 8009f24:	4681      	mov	r9, r0
 8009f26:	b178      	cbz	r0, 8009f48 <__gethex+0x1ac>
 8009f28:	1e6b      	subs	r3, r5, #1
 8009f2a:	1159      	asrs	r1, r3, #5
 8009f2c:	f003 021f 	and.w	r2, r3, #31
 8009f30:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009f34:	f04f 0901 	mov.w	r9, #1
 8009f38:	fa09 f202 	lsl.w	r2, r9, r2
 8009f3c:	420a      	tst	r2, r1
 8009f3e:	d003      	beq.n	8009f48 <__gethex+0x1ac>
 8009f40:	454b      	cmp	r3, r9
 8009f42:	dc36      	bgt.n	8009fb2 <__gethex+0x216>
 8009f44:	f04f 0902 	mov.w	r9, #2
 8009f48:	4629      	mov	r1, r5
 8009f4a:	4620      	mov	r0, r4
 8009f4c:	f7ff febe 	bl	8009ccc <rshift>
 8009f50:	442f      	add	r7, r5
 8009f52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009f56:	42bb      	cmp	r3, r7
 8009f58:	da42      	bge.n	8009fe0 <__gethex+0x244>
 8009f5a:	9801      	ldr	r0, [sp, #4]
 8009f5c:	4621      	mov	r1, r4
 8009f5e:	f7fe f93f 	bl	80081e0 <_Bfree>
 8009f62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009f64:	2300      	movs	r3, #0
 8009f66:	6013      	str	r3, [r2, #0]
 8009f68:	25a3      	movs	r5, #163	@ 0xa3
 8009f6a:	e793      	b.n	8009e94 <__gethex+0xf8>
 8009f6c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009f70:	2a2e      	cmp	r2, #46	@ 0x2e
 8009f72:	d012      	beq.n	8009f9a <__gethex+0x1fe>
 8009f74:	2b20      	cmp	r3, #32
 8009f76:	d104      	bne.n	8009f82 <__gethex+0x1e6>
 8009f78:	f845 bb04 	str.w	fp, [r5], #4
 8009f7c:	f04f 0b00 	mov.w	fp, #0
 8009f80:	465b      	mov	r3, fp
 8009f82:	7830      	ldrb	r0, [r6, #0]
 8009f84:	9303      	str	r3, [sp, #12]
 8009f86:	f7ff fef3 	bl	8009d70 <__hexdig_fun>
 8009f8a:	9b03      	ldr	r3, [sp, #12]
 8009f8c:	f000 000f 	and.w	r0, r0, #15
 8009f90:	4098      	lsls	r0, r3
 8009f92:	ea4b 0b00 	orr.w	fp, fp, r0
 8009f96:	3304      	adds	r3, #4
 8009f98:	e7ae      	b.n	8009ef8 <__gethex+0x15c>
 8009f9a:	45b1      	cmp	r9, r6
 8009f9c:	d8ea      	bhi.n	8009f74 <__gethex+0x1d8>
 8009f9e:	492b      	ldr	r1, [pc, #172]	@ (800a04c <__gethex+0x2b0>)
 8009fa0:	9303      	str	r3, [sp, #12]
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	4630      	mov	r0, r6
 8009fa6:	f7ff fe27 	bl	8009bf8 <strncmp>
 8009faa:	9b03      	ldr	r3, [sp, #12]
 8009fac:	2800      	cmp	r0, #0
 8009fae:	d1e1      	bne.n	8009f74 <__gethex+0x1d8>
 8009fb0:	e7a2      	b.n	8009ef8 <__gethex+0x15c>
 8009fb2:	1ea9      	subs	r1, r5, #2
 8009fb4:	4620      	mov	r0, r4
 8009fb6:	f7fe fd5c 	bl	8008a72 <__any_on>
 8009fba:	2800      	cmp	r0, #0
 8009fbc:	d0c2      	beq.n	8009f44 <__gethex+0x1a8>
 8009fbe:	f04f 0903 	mov.w	r9, #3
 8009fc2:	e7c1      	b.n	8009f48 <__gethex+0x1ac>
 8009fc4:	da09      	bge.n	8009fda <__gethex+0x23e>
 8009fc6:	1b75      	subs	r5, r6, r5
 8009fc8:	4621      	mov	r1, r4
 8009fca:	9801      	ldr	r0, [sp, #4]
 8009fcc:	462a      	mov	r2, r5
 8009fce:	f7fe fb17 	bl	8008600 <__lshift>
 8009fd2:	1b7f      	subs	r7, r7, r5
 8009fd4:	4604      	mov	r4, r0
 8009fd6:	f100 0a14 	add.w	sl, r0, #20
 8009fda:	f04f 0900 	mov.w	r9, #0
 8009fde:	e7b8      	b.n	8009f52 <__gethex+0x1b6>
 8009fe0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009fe4:	42bd      	cmp	r5, r7
 8009fe6:	dd6f      	ble.n	800a0c8 <__gethex+0x32c>
 8009fe8:	1bed      	subs	r5, r5, r7
 8009fea:	42ae      	cmp	r6, r5
 8009fec:	dc34      	bgt.n	800a058 <__gethex+0x2bc>
 8009fee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009ff2:	2b02      	cmp	r3, #2
 8009ff4:	d022      	beq.n	800a03c <__gethex+0x2a0>
 8009ff6:	2b03      	cmp	r3, #3
 8009ff8:	d024      	beq.n	800a044 <__gethex+0x2a8>
 8009ffa:	2b01      	cmp	r3, #1
 8009ffc:	d115      	bne.n	800a02a <__gethex+0x28e>
 8009ffe:	42ae      	cmp	r6, r5
 800a000:	d113      	bne.n	800a02a <__gethex+0x28e>
 800a002:	2e01      	cmp	r6, #1
 800a004:	d10b      	bne.n	800a01e <__gethex+0x282>
 800a006:	9a02      	ldr	r2, [sp, #8]
 800a008:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a00c:	6013      	str	r3, [r2, #0]
 800a00e:	2301      	movs	r3, #1
 800a010:	6123      	str	r3, [r4, #16]
 800a012:	f8ca 3000 	str.w	r3, [sl]
 800a016:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a018:	2562      	movs	r5, #98	@ 0x62
 800a01a:	601c      	str	r4, [r3, #0]
 800a01c:	e73a      	b.n	8009e94 <__gethex+0xf8>
 800a01e:	1e71      	subs	r1, r6, #1
 800a020:	4620      	mov	r0, r4
 800a022:	f7fe fd26 	bl	8008a72 <__any_on>
 800a026:	2800      	cmp	r0, #0
 800a028:	d1ed      	bne.n	800a006 <__gethex+0x26a>
 800a02a:	9801      	ldr	r0, [sp, #4]
 800a02c:	4621      	mov	r1, r4
 800a02e:	f7fe f8d7 	bl	80081e0 <_Bfree>
 800a032:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a034:	2300      	movs	r3, #0
 800a036:	6013      	str	r3, [r2, #0]
 800a038:	2550      	movs	r5, #80	@ 0x50
 800a03a:	e72b      	b.n	8009e94 <__gethex+0xf8>
 800a03c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d1f3      	bne.n	800a02a <__gethex+0x28e>
 800a042:	e7e0      	b.n	800a006 <__gethex+0x26a>
 800a044:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a046:	2b00      	cmp	r3, #0
 800a048:	d1dd      	bne.n	800a006 <__gethex+0x26a>
 800a04a:	e7ee      	b.n	800a02a <__gethex+0x28e>
 800a04c:	0800aad7 	.word	0x0800aad7
 800a050:	0800aa6d 	.word	0x0800aa6d
 800a054:	0800ab2e 	.word	0x0800ab2e
 800a058:	1e6f      	subs	r7, r5, #1
 800a05a:	f1b9 0f00 	cmp.w	r9, #0
 800a05e:	d130      	bne.n	800a0c2 <__gethex+0x326>
 800a060:	b127      	cbz	r7, 800a06c <__gethex+0x2d0>
 800a062:	4639      	mov	r1, r7
 800a064:	4620      	mov	r0, r4
 800a066:	f7fe fd04 	bl	8008a72 <__any_on>
 800a06a:	4681      	mov	r9, r0
 800a06c:	117a      	asrs	r2, r7, #5
 800a06e:	2301      	movs	r3, #1
 800a070:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a074:	f007 071f 	and.w	r7, r7, #31
 800a078:	40bb      	lsls	r3, r7
 800a07a:	4213      	tst	r3, r2
 800a07c:	4629      	mov	r1, r5
 800a07e:	4620      	mov	r0, r4
 800a080:	bf18      	it	ne
 800a082:	f049 0902 	orrne.w	r9, r9, #2
 800a086:	f7ff fe21 	bl	8009ccc <rshift>
 800a08a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a08e:	1b76      	subs	r6, r6, r5
 800a090:	2502      	movs	r5, #2
 800a092:	f1b9 0f00 	cmp.w	r9, #0
 800a096:	d047      	beq.n	800a128 <__gethex+0x38c>
 800a098:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a09c:	2b02      	cmp	r3, #2
 800a09e:	d015      	beq.n	800a0cc <__gethex+0x330>
 800a0a0:	2b03      	cmp	r3, #3
 800a0a2:	d017      	beq.n	800a0d4 <__gethex+0x338>
 800a0a4:	2b01      	cmp	r3, #1
 800a0a6:	d109      	bne.n	800a0bc <__gethex+0x320>
 800a0a8:	f019 0f02 	tst.w	r9, #2
 800a0ac:	d006      	beq.n	800a0bc <__gethex+0x320>
 800a0ae:	f8da 3000 	ldr.w	r3, [sl]
 800a0b2:	ea49 0903 	orr.w	r9, r9, r3
 800a0b6:	f019 0f01 	tst.w	r9, #1
 800a0ba:	d10e      	bne.n	800a0da <__gethex+0x33e>
 800a0bc:	f045 0510 	orr.w	r5, r5, #16
 800a0c0:	e032      	b.n	800a128 <__gethex+0x38c>
 800a0c2:	f04f 0901 	mov.w	r9, #1
 800a0c6:	e7d1      	b.n	800a06c <__gethex+0x2d0>
 800a0c8:	2501      	movs	r5, #1
 800a0ca:	e7e2      	b.n	800a092 <__gethex+0x2f6>
 800a0cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0ce:	f1c3 0301 	rsb	r3, r3, #1
 800a0d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a0d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d0f0      	beq.n	800a0bc <__gethex+0x320>
 800a0da:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a0de:	f104 0314 	add.w	r3, r4, #20
 800a0e2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a0e6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a0ea:	f04f 0c00 	mov.w	ip, #0
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0f4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a0f8:	d01b      	beq.n	800a132 <__gethex+0x396>
 800a0fa:	3201      	adds	r2, #1
 800a0fc:	6002      	str	r2, [r0, #0]
 800a0fe:	2d02      	cmp	r5, #2
 800a100:	f104 0314 	add.w	r3, r4, #20
 800a104:	d13c      	bne.n	800a180 <__gethex+0x3e4>
 800a106:	f8d8 2000 	ldr.w	r2, [r8]
 800a10a:	3a01      	subs	r2, #1
 800a10c:	42b2      	cmp	r2, r6
 800a10e:	d109      	bne.n	800a124 <__gethex+0x388>
 800a110:	1171      	asrs	r1, r6, #5
 800a112:	2201      	movs	r2, #1
 800a114:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a118:	f006 061f 	and.w	r6, r6, #31
 800a11c:	fa02 f606 	lsl.w	r6, r2, r6
 800a120:	421e      	tst	r6, r3
 800a122:	d13a      	bne.n	800a19a <__gethex+0x3fe>
 800a124:	f045 0520 	orr.w	r5, r5, #32
 800a128:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a12a:	601c      	str	r4, [r3, #0]
 800a12c:	9b02      	ldr	r3, [sp, #8]
 800a12e:	601f      	str	r7, [r3, #0]
 800a130:	e6b0      	b.n	8009e94 <__gethex+0xf8>
 800a132:	4299      	cmp	r1, r3
 800a134:	f843 cc04 	str.w	ip, [r3, #-4]
 800a138:	d8d9      	bhi.n	800a0ee <__gethex+0x352>
 800a13a:	68a3      	ldr	r3, [r4, #8]
 800a13c:	459b      	cmp	fp, r3
 800a13e:	db17      	blt.n	800a170 <__gethex+0x3d4>
 800a140:	6861      	ldr	r1, [r4, #4]
 800a142:	9801      	ldr	r0, [sp, #4]
 800a144:	3101      	adds	r1, #1
 800a146:	f7fe f80b 	bl	8008160 <_Balloc>
 800a14a:	4681      	mov	r9, r0
 800a14c:	b918      	cbnz	r0, 800a156 <__gethex+0x3ba>
 800a14e:	4b1a      	ldr	r3, [pc, #104]	@ (800a1b8 <__gethex+0x41c>)
 800a150:	4602      	mov	r2, r0
 800a152:	2184      	movs	r1, #132	@ 0x84
 800a154:	e6c5      	b.n	8009ee2 <__gethex+0x146>
 800a156:	6922      	ldr	r2, [r4, #16]
 800a158:	3202      	adds	r2, #2
 800a15a:	f104 010c 	add.w	r1, r4, #12
 800a15e:	0092      	lsls	r2, r2, #2
 800a160:	300c      	adds	r0, #12
 800a162:	f7ff fd6b 	bl	8009c3c <memcpy>
 800a166:	4621      	mov	r1, r4
 800a168:	9801      	ldr	r0, [sp, #4]
 800a16a:	f7fe f839 	bl	80081e0 <_Bfree>
 800a16e:	464c      	mov	r4, r9
 800a170:	6923      	ldr	r3, [r4, #16]
 800a172:	1c5a      	adds	r2, r3, #1
 800a174:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a178:	6122      	str	r2, [r4, #16]
 800a17a:	2201      	movs	r2, #1
 800a17c:	615a      	str	r2, [r3, #20]
 800a17e:	e7be      	b.n	800a0fe <__gethex+0x362>
 800a180:	6922      	ldr	r2, [r4, #16]
 800a182:	455a      	cmp	r2, fp
 800a184:	dd0b      	ble.n	800a19e <__gethex+0x402>
 800a186:	2101      	movs	r1, #1
 800a188:	4620      	mov	r0, r4
 800a18a:	f7ff fd9f 	bl	8009ccc <rshift>
 800a18e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a192:	3701      	adds	r7, #1
 800a194:	42bb      	cmp	r3, r7
 800a196:	f6ff aee0 	blt.w	8009f5a <__gethex+0x1be>
 800a19a:	2501      	movs	r5, #1
 800a19c:	e7c2      	b.n	800a124 <__gethex+0x388>
 800a19e:	f016 061f 	ands.w	r6, r6, #31
 800a1a2:	d0fa      	beq.n	800a19a <__gethex+0x3fe>
 800a1a4:	4453      	add	r3, sl
 800a1a6:	f1c6 0620 	rsb	r6, r6, #32
 800a1aa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a1ae:	f7fe f8c9 	bl	8008344 <__hi0bits>
 800a1b2:	42b0      	cmp	r0, r6
 800a1b4:	dbe7      	blt.n	800a186 <__gethex+0x3ea>
 800a1b6:	e7f0      	b.n	800a19a <__gethex+0x3fe>
 800a1b8:	0800aa6d 	.word	0x0800aa6d

0800a1bc <L_shift>:
 800a1bc:	f1c2 0208 	rsb	r2, r2, #8
 800a1c0:	0092      	lsls	r2, r2, #2
 800a1c2:	b570      	push	{r4, r5, r6, lr}
 800a1c4:	f1c2 0620 	rsb	r6, r2, #32
 800a1c8:	6843      	ldr	r3, [r0, #4]
 800a1ca:	6804      	ldr	r4, [r0, #0]
 800a1cc:	fa03 f506 	lsl.w	r5, r3, r6
 800a1d0:	432c      	orrs	r4, r5
 800a1d2:	40d3      	lsrs	r3, r2
 800a1d4:	6004      	str	r4, [r0, #0]
 800a1d6:	f840 3f04 	str.w	r3, [r0, #4]!
 800a1da:	4288      	cmp	r0, r1
 800a1dc:	d3f4      	bcc.n	800a1c8 <L_shift+0xc>
 800a1de:	bd70      	pop	{r4, r5, r6, pc}

0800a1e0 <__match>:
 800a1e0:	b530      	push	{r4, r5, lr}
 800a1e2:	6803      	ldr	r3, [r0, #0]
 800a1e4:	3301      	adds	r3, #1
 800a1e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1ea:	b914      	cbnz	r4, 800a1f2 <__match+0x12>
 800a1ec:	6003      	str	r3, [r0, #0]
 800a1ee:	2001      	movs	r0, #1
 800a1f0:	bd30      	pop	{r4, r5, pc}
 800a1f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1f6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a1fa:	2d19      	cmp	r5, #25
 800a1fc:	bf98      	it	ls
 800a1fe:	3220      	addls	r2, #32
 800a200:	42a2      	cmp	r2, r4
 800a202:	d0f0      	beq.n	800a1e6 <__match+0x6>
 800a204:	2000      	movs	r0, #0
 800a206:	e7f3      	b.n	800a1f0 <__match+0x10>

0800a208 <__hexnan>:
 800a208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a20c:	680b      	ldr	r3, [r1, #0]
 800a20e:	6801      	ldr	r1, [r0, #0]
 800a210:	115e      	asrs	r6, r3, #5
 800a212:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a216:	f013 031f 	ands.w	r3, r3, #31
 800a21a:	b087      	sub	sp, #28
 800a21c:	bf18      	it	ne
 800a21e:	3604      	addne	r6, #4
 800a220:	2500      	movs	r5, #0
 800a222:	1f37      	subs	r7, r6, #4
 800a224:	4682      	mov	sl, r0
 800a226:	4690      	mov	r8, r2
 800a228:	9301      	str	r3, [sp, #4]
 800a22a:	f846 5c04 	str.w	r5, [r6, #-4]
 800a22e:	46b9      	mov	r9, r7
 800a230:	463c      	mov	r4, r7
 800a232:	9502      	str	r5, [sp, #8]
 800a234:	46ab      	mov	fp, r5
 800a236:	784a      	ldrb	r2, [r1, #1]
 800a238:	1c4b      	adds	r3, r1, #1
 800a23a:	9303      	str	r3, [sp, #12]
 800a23c:	b342      	cbz	r2, 800a290 <__hexnan+0x88>
 800a23e:	4610      	mov	r0, r2
 800a240:	9105      	str	r1, [sp, #20]
 800a242:	9204      	str	r2, [sp, #16]
 800a244:	f7ff fd94 	bl	8009d70 <__hexdig_fun>
 800a248:	2800      	cmp	r0, #0
 800a24a:	d151      	bne.n	800a2f0 <__hexnan+0xe8>
 800a24c:	9a04      	ldr	r2, [sp, #16]
 800a24e:	9905      	ldr	r1, [sp, #20]
 800a250:	2a20      	cmp	r2, #32
 800a252:	d818      	bhi.n	800a286 <__hexnan+0x7e>
 800a254:	9b02      	ldr	r3, [sp, #8]
 800a256:	459b      	cmp	fp, r3
 800a258:	dd13      	ble.n	800a282 <__hexnan+0x7a>
 800a25a:	454c      	cmp	r4, r9
 800a25c:	d206      	bcs.n	800a26c <__hexnan+0x64>
 800a25e:	2d07      	cmp	r5, #7
 800a260:	dc04      	bgt.n	800a26c <__hexnan+0x64>
 800a262:	462a      	mov	r2, r5
 800a264:	4649      	mov	r1, r9
 800a266:	4620      	mov	r0, r4
 800a268:	f7ff ffa8 	bl	800a1bc <L_shift>
 800a26c:	4544      	cmp	r4, r8
 800a26e:	d952      	bls.n	800a316 <__hexnan+0x10e>
 800a270:	2300      	movs	r3, #0
 800a272:	f1a4 0904 	sub.w	r9, r4, #4
 800a276:	f844 3c04 	str.w	r3, [r4, #-4]
 800a27a:	f8cd b008 	str.w	fp, [sp, #8]
 800a27e:	464c      	mov	r4, r9
 800a280:	461d      	mov	r5, r3
 800a282:	9903      	ldr	r1, [sp, #12]
 800a284:	e7d7      	b.n	800a236 <__hexnan+0x2e>
 800a286:	2a29      	cmp	r2, #41	@ 0x29
 800a288:	d157      	bne.n	800a33a <__hexnan+0x132>
 800a28a:	3102      	adds	r1, #2
 800a28c:	f8ca 1000 	str.w	r1, [sl]
 800a290:	f1bb 0f00 	cmp.w	fp, #0
 800a294:	d051      	beq.n	800a33a <__hexnan+0x132>
 800a296:	454c      	cmp	r4, r9
 800a298:	d206      	bcs.n	800a2a8 <__hexnan+0xa0>
 800a29a:	2d07      	cmp	r5, #7
 800a29c:	dc04      	bgt.n	800a2a8 <__hexnan+0xa0>
 800a29e:	462a      	mov	r2, r5
 800a2a0:	4649      	mov	r1, r9
 800a2a2:	4620      	mov	r0, r4
 800a2a4:	f7ff ff8a 	bl	800a1bc <L_shift>
 800a2a8:	4544      	cmp	r4, r8
 800a2aa:	d936      	bls.n	800a31a <__hexnan+0x112>
 800a2ac:	f1a8 0204 	sub.w	r2, r8, #4
 800a2b0:	4623      	mov	r3, r4
 800a2b2:	f853 1b04 	ldr.w	r1, [r3], #4
 800a2b6:	f842 1f04 	str.w	r1, [r2, #4]!
 800a2ba:	429f      	cmp	r7, r3
 800a2bc:	d2f9      	bcs.n	800a2b2 <__hexnan+0xaa>
 800a2be:	1b3b      	subs	r3, r7, r4
 800a2c0:	f023 0303 	bic.w	r3, r3, #3
 800a2c4:	3304      	adds	r3, #4
 800a2c6:	3401      	adds	r4, #1
 800a2c8:	3e03      	subs	r6, #3
 800a2ca:	42b4      	cmp	r4, r6
 800a2cc:	bf88      	it	hi
 800a2ce:	2304      	movhi	r3, #4
 800a2d0:	4443      	add	r3, r8
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	f843 2b04 	str.w	r2, [r3], #4
 800a2d8:	429f      	cmp	r7, r3
 800a2da:	d2fb      	bcs.n	800a2d4 <__hexnan+0xcc>
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	b91b      	cbnz	r3, 800a2e8 <__hexnan+0xe0>
 800a2e0:	4547      	cmp	r7, r8
 800a2e2:	d128      	bne.n	800a336 <__hexnan+0x12e>
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	603b      	str	r3, [r7, #0]
 800a2e8:	2005      	movs	r0, #5
 800a2ea:	b007      	add	sp, #28
 800a2ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2f0:	3501      	adds	r5, #1
 800a2f2:	2d08      	cmp	r5, #8
 800a2f4:	f10b 0b01 	add.w	fp, fp, #1
 800a2f8:	dd06      	ble.n	800a308 <__hexnan+0x100>
 800a2fa:	4544      	cmp	r4, r8
 800a2fc:	d9c1      	bls.n	800a282 <__hexnan+0x7a>
 800a2fe:	2300      	movs	r3, #0
 800a300:	f844 3c04 	str.w	r3, [r4, #-4]
 800a304:	2501      	movs	r5, #1
 800a306:	3c04      	subs	r4, #4
 800a308:	6822      	ldr	r2, [r4, #0]
 800a30a:	f000 000f 	and.w	r0, r0, #15
 800a30e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a312:	6020      	str	r0, [r4, #0]
 800a314:	e7b5      	b.n	800a282 <__hexnan+0x7a>
 800a316:	2508      	movs	r5, #8
 800a318:	e7b3      	b.n	800a282 <__hexnan+0x7a>
 800a31a:	9b01      	ldr	r3, [sp, #4]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d0dd      	beq.n	800a2dc <__hexnan+0xd4>
 800a320:	f1c3 0320 	rsb	r3, r3, #32
 800a324:	f04f 32ff 	mov.w	r2, #4294967295
 800a328:	40da      	lsrs	r2, r3
 800a32a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a32e:	4013      	ands	r3, r2
 800a330:	f846 3c04 	str.w	r3, [r6, #-4]
 800a334:	e7d2      	b.n	800a2dc <__hexnan+0xd4>
 800a336:	3f04      	subs	r7, #4
 800a338:	e7d0      	b.n	800a2dc <__hexnan+0xd4>
 800a33a:	2004      	movs	r0, #4
 800a33c:	e7d5      	b.n	800a2ea <__hexnan+0xe2>

0800a33e <__ascii_mbtowc>:
 800a33e:	b082      	sub	sp, #8
 800a340:	b901      	cbnz	r1, 800a344 <__ascii_mbtowc+0x6>
 800a342:	a901      	add	r1, sp, #4
 800a344:	b142      	cbz	r2, 800a358 <__ascii_mbtowc+0x1a>
 800a346:	b14b      	cbz	r3, 800a35c <__ascii_mbtowc+0x1e>
 800a348:	7813      	ldrb	r3, [r2, #0]
 800a34a:	600b      	str	r3, [r1, #0]
 800a34c:	7812      	ldrb	r2, [r2, #0]
 800a34e:	1e10      	subs	r0, r2, #0
 800a350:	bf18      	it	ne
 800a352:	2001      	movne	r0, #1
 800a354:	b002      	add	sp, #8
 800a356:	4770      	bx	lr
 800a358:	4610      	mov	r0, r2
 800a35a:	e7fb      	b.n	800a354 <__ascii_mbtowc+0x16>
 800a35c:	f06f 0001 	mvn.w	r0, #1
 800a360:	e7f8      	b.n	800a354 <__ascii_mbtowc+0x16>

0800a362 <_realloc_r>:
 800a362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a366:	4607      	mov	r7, r0
 800a368:	4614      	mov	r4, r2
 800a36a:	460d      	mov	r5, r1
 800a36c:	b921      	cbnz	r1, 800a378 <_realloc_r+0x16>
 800a36e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a372:	4611      	mov	r1, r2
 800a374:	f7fd be68 	b.w	8008048 <_malloc_r>
 800a378:	b92a      	cbnz	r2, 800a386 <_realloc_r+0x24>
 800a37a:	f7fd fdf1 	bl	8007f60 <_free_r>
 800a37e:	4625      	mov	r5, r4
 800a380:	4628      	mov	r0, r5
 800a382:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a386:	f000 f840 	bl	800a40a <_malloc_usable_size_r>
 800a38a:	4284      	cmp	r4, r0
 800a38c:	4606      	mov	r6, r0
 800a38e:	d802      	bhi.n	800a396 <_realloc_r+0x34>
 800a390:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a394:	d8f4      	bhi.n	800a380 <_realloc_r+0x1e>
 800a396:	4621      	mov	r1, r4
 800a398:	4638      	mov	r0, r7
 800a39a:	f7fd fe55 	bl	8008048 <_malloc_r>
 800a39e:	4680      	mov	r8, r0
 800a3a0:	b908      	cbnz	r0, 800a3a6 <_realloc_r+0x44>
 800a3a2:	4645      	mov	r5, r8
 800a3a4:	e7ec      	b.n	800a380 <_realloc_r+0x1e>
 800a3a6:	42b4      	cmp	r4, r6
 800a3a8:	4622      	mov	r2, r4
 800a3aa:	4629      	mov	r1, r5
 800a3ac:	bf28      	it	cs
 800a3ae:	4632      	movcs	r2, r6
 800a3b0:	f7ff fc44 	bl	8009c3c <memcpy>
 800a3b4:	4629      	mov	r1, r5
 800a3b6:	4638      	mov	r0, r7
 800a3b8:	f7fd fdd2 	bl	8007f60 <_free_r>
 800a3bc:	e7f1      	b.n	800a3a2 <_realloc_r+0x40>

0800a3be <__ascii_wctomb>:
 800a3be:	4603      	mov	r3, r0
 800a3c0:	4608      	mov	r0, r1
 800a3c2:	b141      	cbz	r1, 800a3d6 <__ascii_wctomb+0x18>
 800a3c4:	2aff      	cmp	r2, #255	@ 0xff
 800a3c6:	d904      	bls.n	800a3d2 <__ascii_wctomb+0x14>
 800a3c8:	228a      	movs	r2, #138	@ 0x8a
 800a3ca:	601a      	str	r2, [r3, #0]
 800a3cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a3d0:	4770      	bx	lr
 800a3d2:	700a      	strb	r2, [r1, #0]
 800a3d4:	2001      	movs	r0, #1
 800a3d6:	4770      	bx	lr

0800a3d8 <fiprintf>:
 800a3d8:	b40e      	push	{r1, r2, r3}
 800a3da:	b503      	push	{r0, r1, lr}
 800a3dc:	4601      	mov	r1, r0
 800a3de:	ab03      	add	r3, sp, #12
 800a3e0:	4805      	ldr	r0, [pc, #20]	@ (800a3f8 <fiprintf+0x20>)
 800a3e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3e6:	6800      	ldr	r0, [r0, #0]
 800a3e8:	9301      	str	r3, [sp, #4]
 800a3ea:	f000 f83f 	bl	800a46c <_vfiprintf_r>
 800a3ee:	b002      	add	sp, #8
 800a3f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3f4:	b003      	add	sp, #12
 800a3f6:	4770      	bx	lr
 800a3f8:	20000030 	.word	0x20000030

0800a3fc <abort>:
 800a3fc:	b508      	push	{r3, lr}
 800a3fe:	2006      	movs	r0, #6
 800a400:	f000 fa08 	bl	800a814 <raise>
 800a404:	2001      	movs	r0, #1
 800a406:	f7f7 fb21 	bl	8001a4c <_exit>

0800a40a <_malloc_usable_size_r>:
 800a40a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a40e:	1f18      	subs	r0, r3, #4
 800a410:	2b00      	cmp	r3, #0
 800a412:	bfbc      	itt	lt
 800a414:	580b      	ldrlt	r3, [r1, r0]
 800a416:	18c0      	addlt	r0, r0, r3
 800a418:	4770      	bx	lr

0800a41a <__sfputc_r>:
 800a41a:	6893      	ldr	r3, [r2, #8]
 800a41c:	3b01      	subs	r3, #1
 800a41e:	2b00      	cmp	r3, #0
 800a420:	b410      	push	{r4}
 800a422:	6093      	str	r3, [r2, #8]
 800a424:	da08      	bge.n	800a438 <__sfputc_r+0x1e>
 800a426:	6994      	ldr	r4, [r2, #24]
 800a428:	42a3      	cmp	r3, r4
 800a42a:	db01      	blt.n	800a430 <__sfputc_r+0x16>
 800a42c:	290a      	cmp	r1, #10
 800a42e:	d103      	bne.n	800a438 <__sfputc_r+0x1e>
 800a430:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a434:	f000 b932 	b.w	800a69c <__swbuf_r>
 800a438:	6813      	ldr	r3, [r2, #0]
 800a43a:	1c58      	adds	r0, r3, #1
 800a43c:	6010      	str	r0, [r2, #0]
 800a43e:	7019      	strb	r1, [r3, #0]
 800a440:	4608      	mov	r0, r1
 800a442:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a446:	4770      	bx	lr

0800a448 <__sfputs_r>:
 800a448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a44a:	4606      	mov	r6, r0
 800a44c:	460f      	mov	r7, r1
 800a44e:	4614      	mov	r4, r2
 800a450:	18d5      	adds	r5, r2, r3
 800a452:	42ac      	cmp	r4, r5
 800a454:	d101      	bne.n	800a45a <__sfputs_r+0x12>
 800a456:	2000      	movs	r0, #0
 800a458:	e007      	b.n	800a46a <__sfputs_r+0x22>
 800a45a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a45e:	463a      	mov	r2, r7
 800a460:	4630      	mov	r0, r6
 800a462:	f7ff ffda 	bl	800a41a <__sfputc_r>
 800a466:	1c43      	adds	r3, r0, #1
 800a468:	d1f3      	bne.n	800a452 <__sfputs_r+0xa>
 800a46a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a46c <_vfiprintf_r>:
 800a46c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a470:	460d      	mov	r5, r1
 800a472:	b09d      	sub	sp, #116	@ 0x74
 800a474:	4614      	mov	r4, r2
 800a476:	4698      	mov	r8, r3
 800a478:	4606      	mov	r6, r0
 800a47a:	b118      	cbz	r0, 800a484 <_vfiprintf_r+0x18>
 800a47c:	6a03      	ldr	r3, [r0, #32]
 800a47e:	b90b      	cbnz	r3, 800a484 <_vfiprintf_r+0x18>
 800a480:	f7fc fdf4 	bl	800706c <__sinit>
 800a484:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a486:	07d9      	lsls	r1, r3, #31
 800a488:	d405      	bmi.n	800a496 <_vfiprintf_r+0x2a>
 800a48a:	89ab      	ldrh	r3, [r5, #12]
 800a48c:	059a      	lsls	r2, r3, #22
 800a48e:	d402      	bmi.n	800a496 <_vfiprintf_r+0x2a>
 800a490:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a492:	f7fc ff04 	bl	800729e <__retarget_lock_acquire_recursive>
 800a496:	89ab      	ldrh	r3, [r5, #12]
 800a498:	071b      	lsls	r3, r3, #28
 800a49a:	d501      	bpl.n	800a4a0 <_vfiprintf_r+0x34>
 800a49c:	692b      	ldr	r3, [r5, #16]
 800a49e:	b99b      	cbnz	r3, 800a4c8 <_vfiprintf_r+0x5c>
 800a4a0:	4629      	mov	r1, r5
 800a4a2:	4630      	mov	r0, r6
 800a4a4:	f000 f938 	bl	800a718 <__swsetup_r>
 800a4a8:	b170      	cbz	r0, 800a4c8 <_vfiprintf_r+0x5c>
 800a4aa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a4ac:	07dc      	lsls	r4, r3, #31
 800a4ae:	d504      	bpl.n	800a4ba <_vfiprintf_r+0x4e>
 800a4b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a4b4:	b01d      	add	sp, #116	@ 0x74
 800a4b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4ba:	89ab      	ldrh	r3, [r5, #12]
 800a4bc:	0598      	lsls	r0, r3, #22
 800a4be:	d4f7      	bmi.n	800a4b0 <_vfiprintf_r+0x44>
 800a4c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a4c2:	f7fc feed 	bl	80072a0 <__retarget_lock_release_recursive>
 800a4c6:	e7f3      	b.n	800a4b0 <_vfiprintf_r+0x44>
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4cc:	2320      	movs	r3, #32
 800a4ce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a4d2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a4d6:	2330      	movs	r3, #48	@ 0x30
 800a4d8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a688 <_vfiprintf_r+0x21c>
 800a4dc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a4e0:	f04f 0901 	mov.w	r9, #1
 800a4e4:	4623      	mov	r3, r4
 800a4e6:	469a      	mov	sl, r3
 800a4e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4ec:	b10a      	cbz	r2, 800a4f2 <_vfiprintf_r+0x86>
 800a4ee:	2a25      	cmp	r2, #37	@ 0x25
 800a4f0:	d1f9      	bne.n	800a4e6 <_vfiprintf_r+0x7a>
 800a4f2:	ebba 0b04 	subs.w	fp, sl, r4
 800a4f6:	d00b      	beq.n	800a510 <_vfiprintf_r+0xa4>
 800a4f8:	465b      	mov	r3, fp
 800a4fa:	4622      	mov	r2, r4
 800a4fc:	4629      	mov	r1, r5
 800a4fe:	4630      	mov	r0, r6
 800a500:	f7ff ffa2 	bl	800a448 <__sfputs_r>
 800a504:	3001      	adds	r0, #1
 800a506:	f000 80a7 	beq.w	800a658 <_vfiprintf_r+0x1ec>
 800a50a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a50c:	445a      	add	r2, fp
 800a50e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a510:	f89a 3000 	ldrb.w	r3, [sl]
 800a514:	2b00      	cmp	r3, #0
 800a516:	f000 809f 	beq.w	800a658 <_vfiprintf_r+0x1ec>
 800a51a:	2300      	movs	r3, #0
 800a51c:	f04f 32ff 	mov.w	r2, #4294967295
 800a520:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a524:	f10a 0a01 	add.w	sl, sl, #1
 800a528:	9304      	str	r3, [sp, #16]
 800a52a:	9307      	str	r3, [sp, #28]
 800a52c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a530:	931a      	str	r3, [sp, #104]	@ 0x68
 800a532:	4654      	mov	r4, sl
 800a534:	2205      	movs	r2, #5
 800a536:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a53a:	4853      	ldr	r0, [pc, #332]	@ (800a688 <_vfiprintf_r+0x21c>)
 800a53c:	f7f5 fe70 	bl	8000220 <memchr>
 800a540:	9a04      	ldr	r2, [sp, #16]
 800a542:	b9d8      	cbnz	r0, 800a57c <_vfiprintf_r+0x110>
 800a544:	06d1      	lsls	r1, r2, #27
 800a546:	bf44      	itt	mi
 800a548:	2320      	movmi	r3, #32
 800a54a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a54e:	0713      	lsls	r3, r2, #28
 800a550:	bf44      	itt	mi
 800a552:	232b      	movmi	r3, #43	@ 0x2b
 800a554:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a558:	f89a 3000 	ldrb.w	r3, [sl]
 800a55c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a55e:	d015      	beq.n	800a58c <_vfiprintf_r+0x120>
 800a560:	9a07      	ldr	r2, [sp, #28]
 800a562:	4654      	mov	r4, sl
 800a564:	2000      	movs	r0, #0
 800a566:	f04f 0c0a 	mov.w	ip, #10
 800a56a:	4621      	mov	r1, r4
 800a56c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a570:	3b30      	subs	r3, #48	@ 0x30
 800a572:	2b09      	cmp	r3, #9
 800a574:	d94b      	bls.n	800a60e <_vfiprintf_r+0x1a2>
 800a576:	b1b0      	cbz	r0, 800a5a6 <_vfiprintf_r+0x13a>
 800a578:	9207      	str	r2, [sp, #28]
 800a57a:	e014      	b.n	800a5a6 <_vfiprintf_r+0x13a>
 800a57c:	eba0 0308 	sub.w	r3, r0, r8
 800a580:	fa09 f303 	lsl.w	r3, r9, r3
 800a584:	4313      	orrs	r3, r2
 800a586:	9304      	str	r3, [sp, #16]
 800a588:	46a2      	mov	sl, r4
 800a58a:	e7d2      	b.n	800a532 <_vfiprintf_r+0xc6>
 800a58c:	9b03      	ldr	r3, [sp, #12]
 800a58e:	1d19      	adds	r1, r3, #4
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	9103      	str	r1, [sp, #12]
 800a594:	2b00      	cmp	r3, #0
 800a596:	bfbb      	ittet	lt
 800a598:	425b      	neglt	r3, r3
 800a59a:	f042 0202 	orrlt.w	r2, r2, #2
 800a59e:	9307      	strge	r3, [sp, #28]
 800a5a0:	9307      	strlt	r3, [sp, #28]
 800a5a2:	bfb8      	it	lt
 800a5a4:	9204      	strlt	r2, [sp, #16]
 800a5a6:	7823      	ldrb	r3, [r4, #0]
 800a5a8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a5aa:	d10a      	bne.n	800a5c2 <_vfiprintf_r+0x156>
 800a5ac:	7863      	ldrb	r3, [r4, #1]
 800a5ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5b0:	d132      	bne.n	800a618 <_vfiprintf_r+0x1ac>
 800a5b2:	9b03      	ldr	r3, [sp, #12]
 800a5b4:	1d1a      	adds	r2, r3, #4
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	9203      	str	r2, [sp, #12]
 800a5ba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a5be:	3402      	adds	r4, #2
 800a5c0:	9305      	str	r3, [sp, #20]
 800a5c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a698 <_vfiprintf_r+0x22c>
 800a5c6:	7821      	ldrb	r1, [r4, #0]
 800a5c8:	2203      	movs	r2, #3
 800a5ca:	4650      	mov	r0, sl
 800a5cc:	f7f5 fe28 	bl	8000220 <memchr>
 800a5d0:	b138      	cbz	r0, 800a5e2 <_vfiprintf_r+0x176>
 800a5d2:	9b04      	ldr	r3, [sp, #16]
 800a5d4:	eba0 000a 	sub.w	r0, r0, sl
 800a5d8:	2240      	movs	r2, #64	@ 0x40
 800a5da:	4082      	lsls	r2, r0
 800a5dc:	4313      	orrs	r3, r2
 800a5de:	3401      	adds	r4, #1
 800a5e0:	9304      	str	r3, [sp, #16]
 800a5e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5e6:	4829      	ldr	r0, [pc, #164]	@ (800a68c <_vfiprintf_r+0x220>)
 800a5e8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a5ec:	2206      	movs	r2, #6
 800a5ee:	f7f5 fe17 	bl	8000220 <memchr>
 800a5f2:	2800      	cmp	r0, #0
 800a5f4:	d03f      	beq.n	800a676 <_vfiprintf_r+0x20a>
 800a5f6:	4b26      	ldr	r3, [pc, #152]	@ (800a690 <_vfiprintf_r+0x224>)
 800a5f8:	bb1b      	cbnz	r3, 800a642 <_vfiprintf_r+0x1d6>
 800a5fa:	9b03      	ldr	r3, [sp, #12]
 800a5fc:	3307      	adds	r3, #7
 800a5fe:	f023 0307 	bic.w	r3, r3, #7
 800a602:	3308      	adds	r3, #8
 800a604:	9303      	str	r3, [sp, #12]
 800a606:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a608:	443b      	add	r3, r7
 800a60a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a60c:	e76a      	b.n	800a4e4 <_vfiprintf_r+0x78>
 800a60e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a612:	460c      	mov	r4, r1
 800a614:	2001      	movs	r0, #1
 800a616:	e7a8      	b.n	800a56a <_vfiprintf_r+0xfe>
 800a618:	2300      	movs	r3, #0
 800a61a:	3401      	adds	r4, #1
 800a61c:	9305      	str	r3, [sp, #20]
 800a61e:	4619      	mov	r1, r3
 800a620:	f04f 0c0a 	mov.w	ip, #10
 800a624:	4620      	mov	r0, r4
 800a626:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a62a:	3a30      	subs	r2, #48	@ 0x30
 800a62c:	2a09      	cmp	r2, #9
 800a62e:	d903      	bls.n	800a638 <_vfiprintf_r+0x1cc>
 800a630:	2b00      	cmp	r3, #0
 800a632:	d0c6      	beq.n	800a5c2 <_vfiprintf_r+0x156>
 800a634:	9105      	str	r1, [sp, #20]
 800a636:	e7c4      	b.n	800a5c2 <_vfiprintf_r+0x156>
 800a638:	fb0c 2101 	mla	r1, ip, r1, r2
 800a63c:	4604      	mov	r4, r0
 800a63e:	2301      	movs	r3, #1
 800a640:	e7f0      	b.n	800a624 <_vfiprintf_r+0x1b8>
 800a642:	ab03      	add	r3, sp, #12
 800a644:	9300      	str	r3, [sp, #0]
 800a646:	462a      	mov	r2, r5
 800a648:	4b12      	ldr	r3, [pc, #72]	@ (800a694 <_vfiprintf_r+0x228>)
 800a64a:	a904      	add	r1, sp, #16
 800a64c:	4630      	mov	r0, r6
 800a64e:	f7fb febd 	bl	80063cc <_printf_float>
 800a652:	4607      	mov	r7, r0
 800a654:	1c78      	adds	r0, r7, #1
 800a656:	d1d6      	bne.n	800a606 <_vfiprintf_r+0x19a>
 800a658:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a65a:	07d9      	lsls	r1, r3, #31
 800a65c:	d405      	bmi.n	800a66a <_vfiprintf_r+0x1fe>
 800a65e:	89ab      	ldrh	r3, [r5, #12]
 800a660:	059a      	lsls	r2, r3, #22
 800a662:	d402      	bmi.n	800a66a <_vfiprintf_r+0x1fe>
 800a664:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a666:	f7fc fe1b 	bl	80072a0 <__retarget_lock_release_recursive>
 800a66a:	89ab      	ldrh	r3, [r5, #12]
 800a66c:	065b      	lsls	r3, r3, #25
 800a66e:	f53f af1f 	bmi.w	800a4b0 <_vfiprintf_r+0x44>
 800a672:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a674:	e71e      	b.n	800a4b4 <_vfiprintf_r+0x48>
 800a676:	ab03      	add	r3, sp, #12
 800a678:	9300      	str	r3, [sp, #0]
 800a67a:	462a      	mov	r2, r5
 800a67c:	4b05      	ldr	r3, [pc, #20]	@ (800a694 <_vfiprintf_r+0x228>)
 800a67e:	a904      	add	r1, sp, #16
 800a680:	4630      	mov	r0, r6
 800a682:	f7fc f93b 	bl	80068fc <_printf_i>
 800a686:	e7e4      	b.n	800a652 <_vfiprintf_r+0x1e6>
 800a688:	0800aad9 	.word	0x0800aad9
 800a68c:	0800aae3 	.word	0x0800aae3
 800a690:	080063cd 	.word	0x080063cd
 800a694:	0800a449 	.word	0x0800a449
 800a698:	0800aadf 	.word	0x0800aadf

0800a69c <__swbuf_r>:
 800a69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a69e:	460e      	mov	r6, r1
 800a6a0:	4614      	mov	r4, r2
 800a6a2:	4605      	mov	r5, r0
 800a6a4:	b118      	cbz	r0, 800a6ae <__swbuf_r+0x12>
 800a6a6:	6a03      	ldr	r3, [r0, #32]
 800a6a8:	b90b      	cbnz	r3, 800a6ae <__swbuf_r+0x12>
 800a6aa:	f7fc fcdf 	bl	800706c <__sinit>
 800a6ae:	69a3      	ldr	r3, [r4, #24]
 800a6b0:	60a3      	str	r3, [r4, #8]
 800a6b2:	89a3      	ldrh	r3, [r4, #12]
 800a6b4:	071a      	lsls	r2, r3, #28
 800a6b6:	d501      	bpl.n	800a6bc <__swbuf_r+0x20>
 800a6b8:	6923      	ldr	r3, [r4, #16]
 800a6ba:	b943      	cbnz	r3, 800a6ce <__swbuf_r+0x32>
 800a6bc:	4621      	mov	r1, r4
 800a6be:	4628      	mov	r0, r5
 800a6c0:	f000 f82a 	bl	800a718 <__swsetup_r>
 800a6c4:	b118      	cbz	r0, 800a6ce <__swbuf_r+0x32>
 800a6c6:	f04f 37ff 	mov.w	r7, #4294967295
 800a6ca:	4638      	mov	r0, r7
 800a6cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a6ce:	6823      	ldr	r3, [r4, #0]
 800a6d0:	6922      	ldr	r2, [r4, #16]
 800a6d2:	1a98      	subs	r0, r3, r2
 800a6d4:	6963      	ldr	r3, [r4, #20]
 800a6d6:	b2f6      	uxtb	r6, r6
 800a6d8:	4283      	cmp	r3, r0
 800a6da:	4637      	mov	r7, r6
 800a6dc:	dc05      	bgt.n	800a6ea <__swbuf_r+0x4e>
 800a6de:	4621      	mov	r1, r4
 800a6e0:	4628      	mov	r0, r5
 800a6e2:	f7ff fa47 	bl	8009b74 <_fflush_r>
 800a6e6:	2800      	cmp	r0, #0
 800a6e8:	d1ed      	bne.n	800a6c6 <__swbuf_r+0x2a>
 800a6ea:	68a3      	ldr	r3, [r4, #8]
 800a6ec:	3b01      	subs	r3, #1
 800a6ee:	60a3      	str	r3, [r4, #8]
 800a6f0:	6823      	ldr	r3, [r4, #0]
 800a6f2:	1c5a      	adds	r2, r3, #1
 800a6f4:	6022      	str	r2, [r4, #0]
 800a6f6:	701e      	strb	r6, [r3, #0]
 800a6f8:	6962      	ldr	r2, [r4, #20]
 800a6fa:	1c43      	adds	r3, r0, #1
 800a6fc:	429a      	cmp	r2, r3
 800a6fe:	d004      	beq.n	800a70a <__swbuf_r+0x6e>
 800a700:	89a3      	ldrh	r3, [r4, #12]
 800a702:	07db      	lsls	r3, r3, #31
 800a704:	d5e1      	bpl.n	800a6ca <__swbuf_r+0x2e>
 800a706:	2e0a      	cmp	r6, #10
 800a708:	d1df      	bne.n	800a6ca <__swbuf_r+0x2e>
 800a70a:	4621      	mov	r1, r4
 800a70c:	4628      	mov	r0, r5
 800a70e:	f7ff fa31 	bl	8009b74 <_fflush_r>
 800a712:	2800      	cmp	r0, #0
 800a714:	d0d9      	beq.n	800a6ca <__swbuf_r+0x2e>
 800a716:	e7d6      	b.n	800a6c6 <__swbuf_r+0x2a>

0800a718 <__swsetup_r>:
 800a718:	b538      	push	{r3, r4, r5, lr}
 800a71a:	4b29      	ldr	r3, [pc, #164]	@ (800a7c0 <__swsetup_r+0xa8>)
 800a71c:	4605      	mov	r5, r0
 800a71e:	6818      	ldr	r0, [r3, #0]
 800a720:	460c      	mov	r4, r1
 800a722:	b118      	cbz	r0, 800a72c <__swsetup_r+0x14>
 800a724:	6a03      	ldr	r3, [r0, #32]
 800a726:	b90b      	cbnz	r3, 800a72c <__swsetup_r+0x14>
 800a728:	f7fc fca0 	bl	800706c <__sinit>
 800a72c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a730:	0719      	lsls	r1, r3, #28
 800a732:	d422      	bmi.n	800a77a <__swsetup_r+0x62>
 800a734:	06da      	lsls	r2, r3, #27
 800a736:	d407      	bmi.n	800a748 <__swsetup_r+0x30>
 800a738:	2209      	movs	r2, #9
 800a73a:	602a      	str	r2, [r5, #0]
 800a73c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a740:	81a3      	strh	r3, [r4, #12]
 800a742:	f04f 30ff 	mov.w	r0, #4294967295
 800a746:	e033      	b.n	800a7b0 <__swsetup_r+0x98>
 800a748:	0758      	lsls	r0, r3, #29
 800a74a:	d512      	bpl.n	800a772 <__swsetup_r+0x5a>
 800a74c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a74e:	b141      	cbz	r1, 800a762 <__swsetup_r+0x4a>
 800a750:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a754:	4299      	cmp	r1, r3
 800a756:	d002      	beq.n	800a75e <__swsetup_r+0x46>
 800a758:	4628      	mov	r0, r5
 800a75a:	f7fd fc01 	bl	8007f60 <_free_r>
 800a75e:	2300      	movs	r3, #0
 800a760:	6363      	str	r3, [r4, #52]	@ 0x34
 800a762:	89a3      	ldrh	r3, [r4, #12]
 800a764:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a768:	81a3      	strh	r3, [r4, #12]
 800a76a:	2300      	movs	r3, #0
 800a76c:	6063      	str	r3, [r4, #4]
 800a76e:	6923      	ldr	r3, [r4, #16]
 800a770:	6023      	str	r3, [r4, #0]
 800a772:	89a3      	ldrh	r3, [r4, #12]
 800a774:	f043 0308 	orr.w	r3, r3, #8
 800a778:	81a3      	strh	r3, [r4, #12]
 800a77a:	6923      	ldr	r3, [r4, #16]
 800a77c:	b94b      	cbnz	r3, 800a792 <__swsetup_r+0x7a>
 800a77e:	89a3      	ldrh	r3, [r4, #12]
 800a780:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a784:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a788:	d003      	beq.n	800a792 <__swsetup_r+0x7a>
 800a78a:	4621      	mov	r1, r4
 800a78c:	4628      	mov	r0, r5
 800a78e:	f000 f883 	bl	800a898 <__smakebuf_r>
 800a792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a796:	f013 0201 	ands.w	r2, r3, #1
 800a79a:	d00a      	beq.n	800a7b2 <__swsetup_r+0x9a>
 800a79c:	2200      	movs	r2, #0
 800a79e:	60a2      	str	r2, [r4, #8]
 800a7a0:	6962      	ldr	r2, [r4, #20]
 800a7a2:	4252      	negs	r2, r2
 800a7a4:	61a2      	str	r2, [r4, #24]
 800a7a6:	6922      	ldr	r2, [r4, #16]
 800a7a8:	b942      	cbnz	r2, 800a7bc <__swsetup_r+0xa4>
 800a7aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a7ae:	d1c5      	bne.n	800a73c <__swsetup_r+0x24>
 800a7b0:	bd38      	pop	{r3, r4, r5, pc}
 800a7b2:	0799      	lsls	r1, r3, #30
 800a7b4:	bf58      	it	pl
 800a7b6:	6962      	ldrpl	r2, [r4, #20]
 800a7b8:	60a2      	str	r2, [r4, #8]
 800a7ba:	e7f4      	b.n	800a7a6 <__swsetup_r+0x8e>
 800a7bc:	2000      	movs	r0, #0
 800a7be:	e7f7      	b.n	800a7b0 <__swsetup_r+0x98>
 800a7c0:	20000030 	.word	0x20000030

0800a7c4 <_raise_r>:
 800a7c4:	291f      	cmp	r1, #31
 800a7c6:	b538      	push	{r3, r4, r5, lr}
 800a7c8:	4605      	mov	r5, r0
 800a7ca:	460c      	mov	r4, r1
 800a7cc:	d904      	bls.n	800a7d8 <_raise_r+0x14>
 800a7ce:	2316      	movs	r3, #22
 800a7d0:	6003      	str	r3, [r0, #0]
 800a7d2:	f04f 30ff 	mov.w	r0, #4294967295
 800a7d6:	bd38      	pop	{r3, r4, r5, pc}
 800a7d8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a7da:	b112      	cbz	r2, 800a7e2 <_raise_r+0x1e>
 800a7dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a7e0:	b94b      	cbnz	r3, 800a7f6 <_raise_r+0x32>
 800a7e2:	4628      	mov	r0, r5
 800a7e4:	f000 f830 	bl	800a848 <_getpid_r>
 800a7e8:	4622      	mov	r2, r4
 800a7ea:	4601      	mov	r1, r0
 800a7ec:	4628      	mov	r0, r5
 800a7ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7f2:	f000 b817 	b.w	800a824 <_kill_r>
 800a7f6:	2b01      	cmp	r3, #1
 800a7f8:	d00a      	beq.n	800a810 <_raise_r+0x4c>
 800a7fa:	1c59      	adds	r1, r3, #1
 800a7fc:	d103      	bne.n	800a806 <_raise_r+0x42>
 800a7fe:	2316      	movs	r3, #22
 800a800:	6003      	str	r3, [r0, #0]
 800a802:	2001      	movs	r0, #1
 800a804:	e7e7      	b.n	800a7d6 <_raise_r+0x12>
 800a806:	2100      	movs	r1, #0
 800a808:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a80c:	4620      	mov	r0, r4
 800a80e:	4798      	blx	r3
 800a810:	2000      	movs	r0, #0
 800a812:	e7e0      	b.n	800a7d6 <_raise_r+0x12>

0800a814 <raise>:
 800a814:	4b02      	ldr	r3, [pc, #8]	@ (800a820 <raise+0xc>)
 800a816:	4601      	mov	r1, r0
 800a818:	6818      	ldr	r0, [r3, #0]
 800a81a:	f7ff bfd3 	b.w	800a7c4 <_raise_r>
 800a81e:	bf00      	nop
 800a820:	20000030 	.word	0x20000030

0800a824 <_kill_r>:
 800a824:	b538      	push	{r3, r4, r5, lr}
 800a826:	4d07      	ldr	r5, [pc, #28]	@ (800a844 <_kill_r+0x20>)
 800a828:	2300      	movs	r3, #0
 800a82a:	4604      	mov	r4, r0
 800a82c:	4608      	mov	r0, r1
 800a82e:	4611      	mov	r1, r2
 800a830:	602b      	str	r3, [r5, #0]
 800a832:	f7f7 f8fb 	bl	8001a2c <_kill>
 800a836:	1c43      	adds	r3, r0, #1
 800a838:	d102      	bne.n	800a840 <_kill_r+0x1c>
 800a83a:	682b      	ldr	r3, [r5, #0]
 800a83c:	b103      	cbz	r3, 800a840 <_kill_r+0x1c>
 800a83e:	6023      	str	r3, [r4, #0]
 800a840:	bd38      	pop	{r3, r4, r5, pc}
 800a842:	bf00      	nop
 800a844:	200005c0 	.word	0x200005c0

0800a848 <_getpid_r>:
 800a848:	f7f7 b8e8 	b.w	8001a1c <_getpid>

0800a84c <__swhatbuf_r>:
 800a84c:	b570      	push	{r4, r5, r6, lr}
 800a84e:	460c      	mov	r4, r1
 800a850:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a854:	2900      	cmp	r1, #0
 800a856:	b096      	sub	sp, #88	@ 0x58
 800a858:	4615      	mov	r5, r2
 800a85a:	461e      	mov	r6, r3
 800a85c:	da0d      	bge.n	800a87a <__swhatbuf_r+0x2e>
 800a85e:	89a3      	ldrh	r3, [r4, #12]
 800a860:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a864:	f04f 0100 	mov.w	r1, #0
 800a868:	bf14      	ite	ne
 800a86a:	2340      	movne	r3, #64	@ 0x40
 800a86c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a870:	2000      	movs	r0, #0
 800a872:	6031      	str	r1, [r6, #0]
 800a874:	602b      	str	r3, [r5, #0]
 800a876:	b016      	add	sp, #88	@ 0x58
 800a878:	bd70      	pop	{r4, r5, r6, pc}
 800a87a:	466a      	mov	r2, sp
 800a87c:	f000 f848 	bl	800a910 <_fstat_r>
 800a880:	2800      	cmp	r0, #0
 800a882:	dbec      	blt.n	800a85e <__swhatbuf_r+0x12>
 800a884:	9901      	ldr	r1, [sp, #4]
 800a886:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a88a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a88e:	4259      	negs	r1, r3
 800a890:	4159      	adcs	r1, r3
 800a892:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a896:	e7eb      	b.n	800a870 <__swhatbuf_r+0x24>

0800a898 <__smakebuf_r>:
 800a898:	898b      	ldrh	r3, [r1, #12]
 800a89a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a89c:	079d      	lsls	r5, r3, #30
 800a89e:	4606      	mov	r6, r0
 800a8a0:	460c      	mov	r4, r1
 800a8a2:	d507      	bpl.n	800a8b4 <__smakebuf_r+0x1c>
 800a8a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a8a8:	6023      	str	r3, [r4, #0]
 800a8aa:	6123      	str	r3, [r4, #16]
 800a8ac:	2301      	movs	r3, #1
 800a8ae:	6163      	str	r3, [r4, #20]
 800a8b0:	b003      	add	sp, #12
 800a8b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8b4:	ab01      	add	r3, sp, #4
 800a8b6:	466a      	mov	r2, sp
 800a8b8:	f7ff ffc8 	bl	800a84c <__swhatbuf_r>
 800a8bc:	9f00      	ldr	r7, [sp, #0]
 800a8be:	4605      	mov	r5, r0
 800a8c0:	4639      	mov	r1, r7
 800a8c2:	4630      	mov	r0, r6
 800a8c4:	f7fd fbc0 	bl	8008048 <_malloc_r>
 800a8c8:	b948      	cbnz	r0, 800a8de <__smakebuf_r+0x46>
 800a8ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8ce:	059a      	lsls	r2, r3, #22
 800a8d0:	d4ee      	bmi.n	800a8b0 <__smakebuf_r+0x18>
 800a8d2:	f023 0303 	bic.w	r3, r3, #3
 800a8d6:	f043 0302 	orr.w	r3, r3, #2
 800a8da:	81a3      	strh	r3, [r4, #12]
 800a8dc:	e7e2      	b.n	800a8a4 <__smakebuf_r+0xc>
 800a8de:	89a3      	ldrh	r3, [r4, #12]
 800a8e0:	6020      	str	r0, [r4, #0]
 800a8e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8e6:	81a3      	strh	r3, [r4, #12]
 800a8e8:	9b01      	ldr	r3, [sp, #4]
 800a8ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a8ee:	b15b      	cbz	r3, 800a908 <__smakebuf_r+0x70>
 800a8f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a8f4:	4630      	mov	r0, r6
 800a8f6:	f000 f81d 	bl	800a934 <_isatty_r>
 800a8fa:	b128      	cbz	r0, 800a908 <__smakebuf_r+0x70>
 800a8fc:	89a3      	ldrh	r3, [r4, #12]
 800a8fe:	f023 0303 	bic.w	r3, r3, #3
 800a902:	f043 0301 	orr.w	r3, r3, #1
 800a906:	81a3      	strh	r3, [r4, #12]
 800a908:	89a3      	ldrh	r3, [r4, #12]
 800a90a:	431d      	orrs	r5, r3
 800a90c:	81a5      	strh	r5, [r4, #12]
 800a90e:	e7cf      	b.n	800a8b0 <__smakebuf_r+0x18>

0800a910 <_fstat_r>:
 800a910:	b538      	push	{r3, r4, r5, lr}
 800a912:	4d07      	ldr	r5, [pc, #28]	@ (800a930 <_fstat_r+0x20>)
 800a914:	2300      	movs	r3, #0
 800a916:	4604      	mov	r4, r0
 800a918:	4608      	mov	r0, r1
 800a91a:	4611      	mov	r1, r2
 800a91c:	602b      	str	r3, [r5, #0]
 800a91e:	f7f7 f8e5 	bl	8001aec <_fstat>
 800a922:	1c43      	adds	r3, r0, #1
 800a924:	d102      	bne.n	800a92c <_fstat_r+0x1c>
 800a926:	682b      	ldr	r3, [r5, #0]
 800a928:	b103      	cbz	r3, 800a92c <_fstat_r+0x1c>
 800a92a:	6023      	str	r3, [r4, #0]
 800a92c:	bd38      	pop	{r3, r4, r5, pc}
 800a92e:	bf00      	nop
 800a930:	200005c0 	.word	0x200005c0

0800a934 <_isatty_r>:
 800a934:	b538      	push	{r3, r4, r5, lr}
 800a936:	4d06      	ldr	r5, [pc, #24]	@ (800a950 <_isatty_r+0x1c>)
 800a938:	2300      	movs	r3, #0
 800a93a:	4604      	mov	r4, r0
 800a93c:	4608      	mov	r0, r1
 800a93e:	602b      	str	r3, [r5, #0]
 800a940:	f7f7 f8e4 	bl	8001b0c <_isatty>
 800a944:	1c43      	adds	r3, r0, #1
 800a946:	d102      	bne.n	800a94e <_isatty_r+0x1a>
 800a948:	682b      	ldr	r3, [r5, #0]
 800a94a:	b103      	cbz	r3, 800a94e <_isatty_r+0x1a>
 800a94c:	6023      	str	r3, [r4, #0]
 800a94e:	bd38      	pop	{r3, r4, r5, pc}
 800a950:	200005c0 	.word	0x200005c0

0800a954 <_init>:
 800a954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a956:	bf00      	nop
 800a958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a95a:	bc08      	pop	{r3}
 800a95c:	469e      	mov	lr, r3
 800a95e:	4770      	bx	lr

0800a960 <_fini>:
 800a960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a962:	bf00      	nop
 800a964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a966:	bc08      	pop	{r3}
 800a968:	469e      	mov	lr, r3
 800a96a:	4770      	bx	lr
