// REGISTERS
#define PLLCON0                 0x400FC080
#define PLLCFG0                 0x400FC084
#define PLLSTAT0                0x400FC088
#define PLLFEED0                0x400FC08C
        
#define CCLKSEL                 0x400FC104
#define CLKSRCSEL               0x400FC10C
        
#define PCLKSEL                 0x400FC1A8

#define PLLSTAT0_PLOCK_MASK     0x400

A PLLCON0     L 0x00000000  
A CLKSRCSEL   L 0x00000000  
A CCLKSEL     L 0x00000002 
A PLLCFG0     L 0x00000009 
A PLLFEED0    L 0x000000AA  
A PLLFEED0    L 0x00000055 

A PLLCON0     L 0x00000001
A PLLFEED0    L 0x000000AA  
A PLLFEED0    L 0x00000055

A CCLKSEL     L 0x00000102
A PLLFEED0    L 0x000000AA  
A PLLFEED0    L 0x00000055

A PCLKSEL     L 0x00000002

P 100
D PLLSTAT0    L 0x400 PLLSTAT0_PLOCK_MASK 200  