Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep  1 22:00:22 2019
| Host         : DESKTOP-HIS8ABG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx
| Design       : CPU
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.026       -0.026                      1                 3005        0.104        0.000                      0                 3005        4.500        0.000                       0                  1565  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.026       -0.026                      1                 3005        0.104        0.000                      0                 3005        4.500        0.000                       0                  1565  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.026ns,  Total Violation       -0.026ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.982ns  (logic 3.219ns (32.247%)  route 6.763ns (67.753%))
  Logic Levels:           19  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 13.859 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          1.171     5.624    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I2_O)        0.097     5.721 r  ID_EX/RAM_data_reg_i_21/O
                         net (fo=3, routed)           0.757     6.478    ID_EX/DataBusB_reg[31]_0[22]
    SLICE_X43Y36         LUT3 (Prop_lut3_I2_O)        0.097     6.575 r  ID_EX/out1_carry__2_i_13/O
                         net (fo=24, routed)          0.582     7.157    EX_MEM/MEM_ALUOut_reg[0]_i_12_1
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.239     7.396 r  EX_MEM/MEM_ALUOut[0]_i_20/O
                         net (fo=1, routed)           0.000     7.396    ID_EX/MEM_ALUOut[0]_i_9_0[1]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.682 r  ID_EX/MEM_ALUOut_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.614     8.296    ID_EX/EXs/alu1/lt_31
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.097     8.393 r  ID_EX/MEM_ALUOut[0]_i_9/O
                         net (fo=1, routed)           0.474     8.867    ID_EX/MEM_ALUOut[0]_i_9_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.097     8.964 r  ID_EX/MEM_ALUOut[0]_i_4/O
                         net (fo=2, routed)           0.217     9.181    ID_EX/MEM_ALUOut[0]_i_4_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.278 r  ID_EX/MEM_ALUOut[0]_i_1/O
                         net (fo=4, routed)           0.362     9.641    ID_EX/ALUCtl_reg[0]_0[0]
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.097     9.738 r  ID_EX/rt[2]_fret_fret_fret__0_i_3/O
                         net (fo=1, routed)           0.109     9.846    EX_MEM/rt_reg[2]_fret_fret_fret__0
    SLICE_X34Y28         LUT5 (Prop_lut5_I4_O)        0.097     9.943 r  EX_MEM/rt[2]_fret_fret_fret__0_i_2/O
                         net (fo=2, routed)           0.500    10.444    ID_EX/IDs_DataBusB[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.097    10.541 r  ID_EX/Instruction[31]_i_61/O
                         net (fo=1, routed)           0.000    10.541    ID_EX/Instruction[31]_i_61_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.936 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.936    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.025 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.025    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    11.198 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.310    11.508    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.237    11.745 r  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.745    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I0_O)      0.163    11.908 r  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.315    12.223    IF_ID/BranchCond
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.229    12.452 r  IF_ID/Instruction[31]_i_11/O
                         net (fo=37, routed)          0.435    12.887    IF_ID/IFIDFlush
    SLICE_X37Y35         LUT5 (Prop_lut5_I2_O)        0.097    12.984 r  IF_ID/PC[31]_i_10/O
                         net (fo=5, routed)           0.324    13.308    pc/PC_reg[31]_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.097    13.405 r  pc/PC[31]_i_5__0/O
                         net (fo=1, routed)           0.593    13.997    pc/PC[31]_i_5__0_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I3_O)        0.097    14.094 r  pc/PC[31]_i_1__0/O
                         net (fo=1, routed)           0.000    14.094    IF_ID/PC_reg[31]_1
    SLICE_X37Y36         FDRE                                         r  IF_ID/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.133    13.859    IF_ID/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  IF_ID/PC_reg[31]/C
                         clock pessimism              0.213    14.072    
                         clock uncertainty           -0.035    14.037    
    SLICE_X37Y36         FDRE (Setup_fdre_C_D)        0.032    14.069    IF_ID/PC_reg[31]
  -------------------------------------------------------------------
                         required time                         14.069    
                         arrival time                         -14.094    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 3.033ns (32.219%)  route 6.381ns (67.781%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 13.854 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          1.171     5.624    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I2_O)        0.097     5.721 r  ID_EX/RAM_data_reg_i_21/O
                         net (fo=3, routed)           0.757     6.478    ID_EX/DataBusB_reg[31]_0[22]
    SLICE_X43Y36         LUT3 (Prop_lut3_I2_O)        0.097     6.575 r  ID_EX/out1_carry__2_i_13/O
                         net (fo=24, routed)          0.582     7.157    EX_MEM/MEM_ALUOut_reg[0]_i_12_1
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.239     7.396 r  EX_MEM/MEM_ALUOut[0]_i_20/O
                         net (fo=1, routed)           0.000     7.396    ID_EX/MEM_ALUOut[0]_i_9_0[1]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.682 r  ID_EX/MEM_ALUOut_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.614     8.296    ID_EX/EXs/alu1/lt_31
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.097     8.393 r  ID_EX/MEM_ALUOut[0]_i_9/O
                         net (fo=1, routed)           0.474     8.867    ID_EX/MEM_ALUOut[0]_i_9_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.097     8.964 r  ID_EX/MEM_ALUOut[0]_i_4/O
                         net (fo=2, routed)           0.217     9.181    ID_EX/MEM_ALUOut[0]_i_4_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.278 r  ID_EX/MEM_ALUOut[0]_i_1/O
                         net (fo=4, routed)           0.362     9.641    ID_EX/ALUCtl_reg[0]_0[0]
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.097     9.738 r  ID_EX/rt[2]_fret_fret_fret__0_i_3/O
                         net (fo=1, routed)           0.109     9.846    EX_MEM/rt_reg[2]_fret_fret_fret__0
    SLICE_X34Y28         LUT5 (Prop_lut5_I4_O)        0.097     9.943 r  EX_MEM/rt[2]_fret_fret_fret__0_i_2/O
                         net (fo=2, routed)           0.500    10.444    ID_EX/IDs_DataBusB[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.097    10.541 r  ID_EX/Instruction[31]_i_61/O
                         net (fo=1, routed)           0.000    10.541    ID_EX/Instruction[31]_i_61_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.936 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.936    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.025 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.025    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    11.198 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.310    11.508    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.237    11.745 f  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.745    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I0_O)      0.163    11.908 f  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.315    12.223    IF_ID/BranchCond
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.229    12.452 f  IF_ID/Instruction[31]_i_11/O
                         net (fo=37, routed)          0.435    12.887    IF_ID/IFIDFlush
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.105    12.992 r  IF_ID/PC[30]_i_2__0/O
                         net (fo=32, routed)          0.534    13.526    IF_ID/PC[30]_i_1__0_n_0
    SLICE_X35Y34         FDRE                                         r  IF_ID/PC_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.128    13.854    IF_ID/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  IF_ID/PC_reg[10]/C
                         clock pessimism              0.158    14.013    
                         clock uncertainty           -0.035    13.977    
    SLICE_X35Y34         FDRE (Setup_fdre_C_CE)      -0.300    13.677    IF_ID/PC_reg[10]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -13.526    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 3.033ns (32.219%)  route 6.381ns (67.781%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 13.854 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          1.171     5.624    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I2_O)        0.097     5.721 r  ID_EX/RAM_data_reg_i_21/O
                         net (fo=3, routed)           0.757     6.478    ID_EX/DataBusB_reg[31]_0[22]
    SLICE_X43Y36         LUT3 (Prop_lut3_I2_O)        0.097     6.575 r  ID_EX/out1_carry__2_i_13/O
                         net (fo=24, routed)          0.582     7.157    EX_MEM/MEM_ALUOut_reg[0]_i_12_1
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.239     7.396 r  EX_MEM/MEM_ALUOut[0]_i_20/O
                         net (fo=1, routed)           0.000     7.396    ID_EX/MEM_ALUOut[0]_i_9_0[1]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.682 r  ID_EX/MEM_ALUOut_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.614     8.296    ID_EX/EXs/alu1/lt_31
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.097     8.393 r  ID_EX/MEM_ALUOut[0]_i_9/O
                         net (fo=1, routed)           0.474     8.867    ID_EX/MEM_ALUOut[0]_i_9_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.097     8.964 r  ID_EX/MEM_ALUOut[0]_i_4/O
                         net (fo=2, routed)           0.217     9.181    ID_EX/MEM_ALUOut[0]_i_4_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.278 r  ID_EX/MEM_ALUOut[0]_i_1/O
                         net (fo=4, routed)           0.362     9.641    ID_EX/ALUCtl_reg[0]_0[0]
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.097     9.738 r  ID_EX/rt[2]_fret_fret_fret__0_i_3/O
                         net (fo=1, routed)           0.109     9.846    EX_MEM/rt_reg[2]_fret_fret_fret__0
    SLICE_X34Y28         LUT5 (Prop_lut5_I4_O)        0.097     9.943 r  EX_MEM/rt[2]_fret_fret_fret__0_i_2/O
                         net (fo=2, routed)           0.500    10.444    ID_EX/IDs_DataBusB[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.097    10.541 r  ID_EX/Instruction[31]_i_61/O
                         net (fo=1, routed)           0.000    10.541    ID_EX/Instruction[31]_i_61_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.936 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.936    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.025 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.025    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    11.198 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.310    11.508    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.237    11.745 f  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.745    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I0_O)      0.163    11.908 f  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.315    12.223    IF_ID/BranchCond
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.229    12.452 f  IF_ID/Instruction[31]_i_11/O
                         net (fo=37, routed)          0.435    12.887    IF_ID/IFIDFlush
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.105    12.992 r  IF_ID/PC[30]_i_2__0/O
                         net (fo=32, routed)          0.534    13.526    IF_ID/PC[30]_i_1__0_n_0
    SLICE_X35Y34         FDRE                                         r  IF_ID/PC_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.128    13.854    IF_ID/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  IF_ID/PC_reg[6]/C
                         clock pessimism              0.158    14.013    
                         clock uncertainty           -0.035    13.977    
    SLICE_X35Y34         FDRE (Setup_fdre_C_CE)      -0.300    13.677    IF_ID/PC_reg[6]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -13.526    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 3.033ns (32.219%)  route 6.381ns (67.781%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 13.854 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          1.171     5.624    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I2_O)        0.097     5.721 r  ID_EX/RAM_data_reg_i_21/O
                         net (fo=3, routed)           0.757     6.478    ID_EX/DataBusB_reg[31]_0[22]
    SLICE_X43Y36         LUT3 (Prop_lut3_I2_O)        0.097     6.575 r  ID_EX/out1_carry__2_i_13/O
                         net (fo=24, routed)          0.582     7.157    EX_MEM/MEM_ALUOut_reg[0]_i_12_1
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.239     7.396 r  EX_MEM/MEM_ALUOut[0]_i_20/O
                         net (fo=1, routed)           0.000     7.396    ID_EX/MEM_ALUOut[0]_i_9_0[1]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.682 r  ID_EX/MEM_ALUOut_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.614     8.296    ID_EX/EXs/alu1/lt_31
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.097     8.393 r  ID_EX/MEM_ALUOut[0]_i_9/O
                         net (fo=1, routed)           0.474     8.867    ID_EX/MEM_ALUOut[0]_i_9_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.097     8.964 r  ID_EX/MEM_ALUOut[0]_i_4/O
                         net (fo=2, routed)           0.217     9.181    ID_EX/MEM_ALUOut[0]_i_4_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.278 r  ID_EX/MEM_ALUOut[0]_i_1/O
                         net (fo=4, routed)           0.362     9.641    ID_EX/ALUCtl_reg[0]_0[0]
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.097     9.738 r  ID_EX/rt[2]_fret_fret_fret__0_i_3/O
                         net (fo=1, routed)           0.109     9.846    EX_MEM/rt_reg[2]_fret_fret_fret__0
    SLICE_X34Y28         LUT5 (Prop_lut5_I4_O)        0.097     9.943 r  EX_MEM/rt[2]_fret_fret_fret__0_i_2/O
                         net (fo=2, routed)           0.500    10.444    ID_EX/IDs_DataBusB[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.097    10.541 r  ID_EX/Instruction[31]_i_61/O
                         net (fo=1, routed)           0.000    10.541    ID_EX/Instruction[31]_i_61_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.936 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.936    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.025 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.025    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    11.198 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.310    11.508    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.237    11.745 f  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.745    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I0_O)      0.163    11.908 f  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.315    12.223    IF_ID/BranchCond
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.229    12.452 f  IF_ID/Instruction[31]_i_11/O
                         net (fo=37, routed)          0.435    12.887    IF_ID/IFIDFlush
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.105    12.992 r  IF_ID/PC[30]_i_2__0/O
                         net (fo=32, routed)          0.534    13.526    IF_ID/PC[30]_i_1__0_n_0
    SLICE_X35Y34         FDRE                                         r  IF_ID/PC_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.128    13.854    IF_ID/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  IF_ID/PC_reg[7]/C
                         clock pessimism              0.158    14.013    
                         clock uncertainty           -0.035    13.977    
    SLICE_X35Y34         FDRE (Setup_fdre_C_CE)      -0.300    13.677    IF_ID/PC_reg[7]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -13.526    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 3.033ns (32.219%)  route 6.381ns (67.781%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 13.854 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          1.171     5.624    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I2_O)        0.097     5.721 r  ID_EX/RAM_data_reg_i_21/O
                         net (fo=3, routed)           0.757     6.478    ID_EX/DataBusB_reg[31]_0[22]
    SLICE_X43Y36         LUT3 (Prop_lut3_I2_O)        0.097     6.575 r  ID_EX/out1_carry__2_i_13/O
                         net (fo=24, routed)          0.582     7.157    EX_MEM/MEM_ALUOut_reg[0]_i_12_1
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.239     7.396 r  EX_MEM/MEM_ALUOut[0]_i_20/O
                         net (fo=1, routed)           0.000     7.396    ID_EX/MEM_ALUOut[0]_i_9_0[1]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.682 r  ID_EX/MEM_ALUOut_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.614     8.296    ID_EX/EXs/alu1/lt_31
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.097     8.393 r  ID_EX/MEM_ALUOut[0]_i_9/O
                         net (fo=1, routed)           0.474     8.867    ID_EX/MEM_ALUOut[0]_i_9_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.097     8.964 r  ID_EX/MEM_ALUOut[0]_i_4/O
                         net (fo=2, routed)           0.217     9.181    ID_EX/MEM_ALUOut[0]_i_4_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.278 r  ID_EX/MEM_ALUOut[0]_i_1/O
                         net (fo=4, routed)           0.362     9.641    ID_EX/ALUCtl_reg[0]_0[0]
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.097     9.738 r  ID_EX/rt[2]_fret_fret_fret__0_i_3/O
                         net (fo=1, routed)           0.109     9.846    EX_MEM/rt_reg[2]_fret_fret_fret__0
    SLICE_X34Y28         LUT5 (Prop_lut5_I4_O)        0.097     9.943 r  EX_MEM/rt[2]_fret_fret_fret__0_i_2/O
                         net (fo=2, routed)           0.500    10.444    ID_EX/IDs_DataBusB[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.097    10.541 r  ID_EX/Instruction[31]_i_61/O
                         net (fo=1, routed)           0.000    10.541    ID_EX/Instruction[31]_i_61_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.936 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.936    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.025 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.025    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    11.198 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.310    11.508    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.237    11.745 f  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.745    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I0_O)      0.163    11.908 f  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.315    12.223    IF_ID/BranchCond
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.229    12.452 f  IF_ID/Instruction[31]_i_11/O
                         net (fo=37, routed)          0.435    12.887    IF_ID/IFIDFlush
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.105    12.992 r  IF_ID/PC[30]_i_2__0/O
                         net (fo=32, routed)          0.534    13.526    IF_ID/PC[30]_i_1__0_n_0
    SLICE_X35Y34         FDRE                                         r  IF_ID/PC_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.128    13.854    IF_ID/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  IF_ID/PC_reg[9]/C
                         clock pessimism              0.158    14.013    
                         clock uncertainty           -0.035    13.977    
    SLICE_X35Y34         FDRE (Setup_fdre_C_CE)      -0.300    13.677    IF_ID/PC_reg[9]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -13.526    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.413ns  (logic 3.033ns (32.221%)  route 6.380ns (67.779%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 13.857 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          1.171     5.624    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I2_O)        0.097     5.721 r  ID_EX/RAM_data_reg_i_21/O
                         net (fo=3, routed)           0.757     6.478    ID_EX/DataBusB_reg[31]_0[22]
    SLICE_X43Y36         LUT3 (Prop_lut3_I2_O)        0.097     6.575 r  ID_EX/out1_carry__2_i_13/O
                         net (fo=24, routed)          0.582     7.157    EX_MEM/MEM_ALUOut_reg[0]_i_12_1
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.239     7.396 r  EX_MEM/MEM_ALUOut[0]_i_20/O
                         net (fo=1, routed)           0.000     7.396    ID_EX/MEM_ALUOut[0]_i_9_0[1]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.682 r  ID_EX/MEM_ALUOut_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.614     8.296    ID_EX/EXs/alu1/lt_31
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.097     8.393 r  ID_EX/MEM_ALUOut[0]_i_9/O
                         net (fo=1, routed)           0.474     8.867    ID_EX/MEM_ALUOut[0]_i_9_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.097     8.964 r  ID_EX/MEM_ALUOut[0]_i_4/O
                         net (fo=2, routed)           0.217     9.181    ID_EX/MEM_ALUOut[0]_i_4_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.278 r  ID_EX/MEM_ALUOut[0]_i_1/O
                         net (fo=4, routed)           0.362     9.641    ID_EX/ALUCtl_reg[0]_0[0]
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.097     9.738 r  ID_EX/rt[2]_fret_fret_fret__0_i_3/O
                         net (fo=1, routed)           0.109     9.846    EX_MEM/rt_reg[2]_fret_fret_fret__0
    SLICE_X34Y28         LUT5 (Prop_lut5_I4_O)        0.097     9.943 r  EX_MEM/rt[2]_fret_fret_fret__0_i_2/O
                         net (fo=2, routed)           0.500    10.444    ID_EX/IDs_DataBusB[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.097    10.541 r  ID_EX/Instruction[31]_i_61/O
                         net (fo=1, routed)           0.000    10.541    ID_EX/Instruction[31]_i_61_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.936 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.936    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.025 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.025    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    11.198 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.310    11.508    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.237    11.745 f  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.745    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I0_O)      0.163    11.908 f  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.315    12.223    IF_ID/BranchCond
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.229    12.452 f  IF_ID/Instruction[31]_i_11/O
                         net (fo=37, routed)          0.435    12.887    IF_ID/IFIDFlush
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.105    12.992 r  IF_ID/PC[30]_i_2__0/O
                         net (fo=32, routed)          0.533    13.525    IF_ID/PC[30]_i_1__0_n_0
    SLICE_X33Y34         FDRE                                         r  IF_ID/PC_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.131    13.857    IF_ID/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  IF_ID/PC_reg[5]/C
                         clock pessimism              0.158    14.016    
                         clock uncertainty           -0.035    13.980    
    SLICE_X33Y34         FDRE (Setup_fdre_C_CE)      -0.300    13.680    IF_ID/PC_reg[5]
  -------------------------------------------------------------------
                         required time                         13.680    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 3.033ns (32.161%)  route 6.398ns (67.839%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 13.856 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          1.171     5.624    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I2_O)        0.097     5.721 r  ID_EX/RAM_data_reg_i_21/O
                         net (fo=3, routed)           0.757     6.478    ID_EX/DataBusB_reg[31]_0[22]
    SLICE_X43Y36         LUT3 (Prop_lut3_I2_O)        0.097     6.575 r  ID_EX/out1_carry__2_i_13/O
                         net (fo=24, routed)          0.582     7.157    EX_MEM/MEM_ALUOut_reg[0]_i_12_1
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.239     7.396 r  EX_MEM/MEM_ALUOut[0]_i_20/O
                         net (fo=1, routed)           0.000     7.396    ID_EX/MEM_ALUOut[0]_i_9_0[1]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.682 r  ID_EX/MEM_ALUOut_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.614     8.296    ID_EX/EXs/alu1/lt_31
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.097     8.393 r  ID_EX/MEM_ALUOut[0]_i_9/O
                         net (fo=1, routed)           0.474     8.867    ID_EX/MEM_ALUOut[0]_i_9_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.097     8.964 r  ID_EX/MEM_ALUOut[0]_i_4/O
                         net (fo=2, routed)           0.217     9.181    ID_EX/MEM_ALUOut[0]_i_4_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.278 r  ID_EX/MEM_ALUOut[0]_i_1/O
                         net (fo=4, routed)           0.362     9.641    ID_EX/ALUCtl_reg[0]_0[0]
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.097     9.738 r  ID_EX/rt[2]_fret_fret_fret__0_i_3/O
                         net (fo=1, routed)           0.109     9.846    EX_MEM/rt_reg[2]_fret_fret_fret__0
    SLICE_X34Y28         LUT5 (Prop_lut5_I4_O)        0.097     9.943 r  EX_MEM/rt[2]_fret_fret_fret__0_i_2/O
                         net (fo=2, routed)           0.500    10.444    ID_EX/IDs_DataBusB[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.097    10.541 r  ID_EX/Instruction[31]_i_61/O
                         net (fo=1, routed)           0.000    10.541    ID_EX/Instruction[31]_i_61_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.936 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.936    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.025 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.025    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    11.198 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.310    11.508    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.237    11.745 f  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.745    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I0_O)      0.163    11.908 f  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.315    12.223    IF_ID/BranchCond
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.229    12.452 f  IF_ID/Instruction[31]_i_11/O
                         net (fo=37, routed)          0.435    12.887    IF_ID/IFIDFlush
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.105    12.992 r  IF_ID/PC[30]_i_2__0/O
                         net (fo=32, routed)          0.551    13.543    IF_ID/PC[30]_i_1__0_n_0
    SLICE_X36Y32         FDRE                                         r  IF_ID/PC_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.130    13.856    IF_ID/clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  IF_ID/PC_reg[0]/C
                         clock pessimism              0.213    14.069    
                         clock uncertainty           -0.035    14.034    
    SLICE_X36Y32         FDRE (Setup_fdre_C_CE)      -0.300    13.734    IF_ID/PC_reg[0]
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                         -13.543    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 3.033ns (32.161%)  route 6.398ns (67.839%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 13.856 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          1.171     5.624    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I2_O)        0.097     5.721 r  ID_EX/RAM_data_reg_i_21/O
                         net (fo=3, routed)           0.757     6.478    ID_EX/DataBusB_reg[31]_0[22]
    SLICE_X43Y36         LUT3 (Prop_lut3_I2_O)        0.097     6.575 r  ID_EX/out1_carry__2_i_13/O
                         net (fo=24, routed)          0.582     7.157    EX_MEM/MEM_ALUOut_reg[0]_i_12_1
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.239     7.396 r  EX_MEM/MEM_ALUOut[0]_i_20/O
                         net (fo=1, routed)           0.000     7.396    ID_EX/MEM_ALUOut[0]_i_9_0[1]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.682 r  ID_EX/MEM_ALUOut_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.614     8.296    ID_EX/EXs/alu1/lt_31
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.097     8.393 r  ID_EX/MEM_ALUOut[0]_i_9/O
                         net (fo=1, routed)           0.474     8.867    ID_EX/MEM_ALUOut[0]_i_9_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.097     8.964 r  ID_EX/MEM_ALUOut[0]_i_4/O
                         net (fo=2, routed)           0.217     9.181    ID_EX/MEM_ALUOut[0]_i_4_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.278 r  ID_EX/MEM_ALUOut[0]_i_1/O
                         net (fo=4, routed)           0.362     9.641    ID_EX/ALUCtl_reg[0]_0[0]
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.097     9.738 r  ID_EX/rt[2]_fret_fret_fret__0_i_3/O
                         net (fo=1, routed)           0.109     9.846    EX_MEM/rt_reg[2]_fret_fret_fret__0
    SLICE_X34Y28         LUT5 (Prop_lut5_I4_O)        0.097     9.943 r  EX_MEM/rt[2]_fret_fret_fret__0_i_2/O
                         net (fo=2, routed)           0.500    10.444    ID_EX/IDs_DataBusB[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.097    10.541 r  ID_EX/Instruction[31]_i_61/O
                         net (fo=1, routed)           0.000    10.541    ID_EX/Instruction[31]_i_61_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.936 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.936    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.025 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.025    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    11.198 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.310    11.508    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.237    11.745 f  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.745    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I0_O)      0.163    11.908 f  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.315    12.223    IF_ID/BranchCond
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.229    12.452 f  IF_ID/Instruction[31]_i_11/O
                         net (fo=37, routed)          0.435    12.887    IF_ID/IFIDFlush
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.105    12.992 r  IF_ID/PC[30]_i_2__0/O
                         net (fo=32, routed)          0.551    13.543    IF_ID/PC[30]_i_1__0_n_0
    SLICE_X36Y32         FDRE                                         r  IF_ID/PC_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.130    13.856    IF_ID/clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  IF_ID/PC_reg[2]/C
                         clock pessimism              0.213    14.069    
                         clock uncertainty           -0.035    14.034    
    SLICE_X36Y32         FDRE (Setup_fdre_C_CE)      -0.300    13.734    IF_ID/PC_reg[2]
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                         -13.543    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 3.033ns (32.161%)  route 6.398ns (67.839%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 13.856 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          1.171     5.624    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I2_O)        0.097     5.721 r  ID_EX/RAM_data_reg_i_21/O
                         net (fo=3, routed)           0.757     6.478    ID_EX/DataBusB_reg[31]_0[22]
    SLICE_X43Y36         LUT3 (Prop_lut3_I2_O)        0.097     6.575 r  ID_EX/out1_carry__2_i_13/O
                         net (fo=24, routed)          0.582     7.157    EX_MEM/MEM_ALUOut_reg[0]_i_12_1
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.239     7.396 r  EX_MEM/MEM_ALUOut[0]_i_20/O
                         net (fo=1, routed)           0.000     7.396    ID_EX/MEM_ALUOut[0]_i_9_0[1]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.682 r  ID_EX/MEM_ALUOut_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.614     8.296    ID_EX/EXs/alu1/lt_31
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.097     8.393 r  ID_EX/MEM_ALUOut[0]_i_9/O
                         net (fo=1, routed)           0.474     8.867    ID_EX/MEM_ALUOut[0]_i_9_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.097     8.964 r  ID_EX/MEM_ALUOut[0]_i_4/O
                         net (fo=2, routed)           0.217     9.181    ID_EX/MEM_ALUOut[0]_i_4_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.278 r  ID_EX/MEM_ALUOut[0]_i_1/O
                         net (fo=4, routed)           0.362     9.641    ID_EX/ALUCtl_reg[0]_0[0]
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.097     9.738 r  ID_EX/rt[2]_fret_fret_fret__0_i_3/O
                         net (fo=1, routed)           0.109     9.846    EX_MEM/rt_reg[2]_fret_fret_fret__0
    SLICE_X34Y28         LUT5 (Prop_lut5_I4_O)        0.097     9.943 r  EX_MEM/rt[2]_fret_fret_fret__0_i_2/O
                         net (fo=2, routed)           0.500    10.444    ID_EX/IDs_DataBusB[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.097    10.541 r  ID_EX/Instruction[31]_i_61/O
                         net (fo=1, routed)           0.000    10.541    ID_EX/Instruction[31]_i_61_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.936 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.936    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.025 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.025    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    11.198 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.310    11.508    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.237    11.745 f  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.745    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I0_O)      0.163    11.908 f  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.315    12.223    IF_ID/BranchCond
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.229    12.452 f  IF_ID/Instruction[31]_i_11/O
                         net (fo=37, routed)          0.435    12.887    IF_ID/IFIDFlush
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.105    12.992 r  IF_ID/PC[30]_i_2__0/O
                         net (fo=32, routed)          0.551    13.543    IF_ID/PC[30]_i_1__0_n_0
    SLICE_X36Y32         FDRE                                         r  IF_ID/PC_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.130    13.856    IF_ID/clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  IF_ID/PC_reg[8]/C
                         clock pessimism              0.213    14.069    
                         clock uncertainty           -0.035    14.034    
    SLICE_X36Y32         FDRE (Setup_fdre_C_CE)      -0.300    13.734    IF_ID/PC_reg[8]
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                         -13.543    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.395ns  (logic 3.033ns (32.283%)  route 6.362ns (67.717%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 13.857 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          1.171     5.624    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I2_O)        0.097     5.721 r  ID_EX/RAM_data_reg_i_21/O
                         net (fo=3, routed)           0.757     6.478    ID_EX/DataBusB_reg[31]_0[22]
    SLICE_X43Y36         LUT3 (Prop_lut3_I2_O)        0.097     6.575 r  ID_EX/out1_carry__2_i_13/O
                         net (fo=24, routed)          0.582     7.157    EX_MEM/MEM_ALUOut_reg[0]_i_12_1
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.239     7.396 r  EX_MEM/MEM_ALUOut[0]_i_20/O
                         net (fo=1, routed)           0.000     7.396    ID_EX/MEM_ALUOut[0]_i_9_0[1]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.682 r  ID_EX/MEM_ALUOut_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.614     8.296    ID_EX/EXs/alu1/lt_31
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.097     8.393 r  ID_EX/MEM_ALUOut[0]_i_9/O
                         net (fo=1, routed)           0.474     8.867    ID_EX/MEM_ALUOut[0]_i_9_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.097     8.964 r  ID_EX/MEM_ALUOut[0]_i_4/O
                         net (fo=2, routed)           0.217     9.181    ID_EX/MEM_ALUOut[0]_i_4_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.278 r  ID_EX/MEM_ALUOut[0]_i_1/O
                         net (fo=4, routed)           0.362     9.641    ID_EX/ALUCtl_reg[0]_0[0]
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.097     9.738 r  ID_EX/rt[2]_fret_fret_fret__0_i_3/O
                         net (fo=1, routed)           0.109     9.846    EX_MEM/rt_reg[2]_fret_fret_fret__0
    SLICE_X34Y28         LUT5 (Prop_lut5_I4_O)        0.097     9.943 r  EX_MEM/rt[2]_fret_fret_fret__0_i_2/O
                         net (fo=2, routed)           0.500    10.444    ID_EX/IDs_DataBusB[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.097    10.541 r  ID_EX/Instruction[31]_i_61/O
                         net (fo=1, routed)           0.000    10.541    ID_EX/Instruction[31]_i_61_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.936 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.936    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.025 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.025    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    11.198 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.310    11.508    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.237    11.745 f  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.745    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I0_O)      0.163    11.908 f  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.315    12.223    IF_ID/BranchCond
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.229    12.452 f  IF_ID/Instruction[31]_i_11/O
                         net (fo=37, routed)          0.435    12.887    IF_ID/IFIDFlush
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.105    12.992 r  IF_ID/PC[30]_i_2__0/O
                         net (fo=32, routed)          0.515    13.507    IF_ID/PC[30]_i_1__0_n_0
    SLICE_X37Y34         FDRE                                         r  IF_ID/PC_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.131    13.857    IF_ID/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  IF_ID/PC_reg[11]/C
                         clock pessimism              0.213    14.070    
                         clock uncertainty           -0.035    14.035    
    SLICE_X37Y34         FDRE (Setup_fdre_C_CE)      -0.300    13.735    IF_ID/PC_reg[11]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                         -13.507    
  -------------------------------------------------------------------
                         slack                                  0.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 IF_ID/PC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_EX/PC_EX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.578%)  route 0.279ns (66.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.559     1.442    IF_ID/clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  IF_ID/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  IF_ID/PC_reg[1]/Q
                         net (fo=2, routed)           0.279     1.862    ID_EX/IDs_PC[1]
    SLICE_X35Y30         FDRE                                         r  ID_EX/PC_EX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.821     1.948    ID_EX/clk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  ID_EX/PC_EX_reg[1]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.059     1.758    ID_EX/PC_EX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pc/PC_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.216%)  route 0.277ns (62.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.559     1.442    pc/clk_IBUF_BUFG
    SLICE_X30Y36         FDCE                                         r  pc/PC_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  pc/PC_reg[30]/Q
                         net (fo=4, routed)           0.277     1.883    IF_ID/Q[30]
    SLICE_X37Y35         FDRE                                         r  IF_ID/PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.827     1.954    IF_ID/clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  IF_ID/PC_reg[30]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.072     1.777    IF_ID/PC_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 IF_ID/PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_EX/PC_EX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.088%)  route 0.267ns (61.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.559     1.442    IF_ID/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  IF_ID/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  IF_ID/PC_reg[3]/Q
                         net (fo=4, routed)           0.267     1.873    ID_EX/IDs_PC[3]
    SLICE_X35Y30         FDRE                                         r  ID_EX/PC_EX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.821     1.948    ID_EX/clk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  ID_EX/PC_EX_reg[3]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.057     1.756    ID_EX/PC_EX_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MEMs/TH_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMs/TL_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.099%)  route 0.065ns (25.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.558     1.441    MEMs/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  MEMs/TH_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MEMs/TH_reg[27]/Q
                         net (fo=2, routed)           0.065     1.647    MEMs/TH_reg[31]_0[19]
    SLICE_X56Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.692 r  MEMs/TL[27]_i_1/O
                         net (fo=1, routed)           0.000     1.692    MEMs/p_1_in[27]
    SLICE_X56Y27         FDSE                                         r  MEMs/TL_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.824     1.951    MEMs/clk_IBUF_BUFG
    SLICE_X56Y27         FDSE                                         r  MEMs/TL_reg[27]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X56Y27         FDSE (Hold_fdse_C_D)         0.120     1.574    MEMs/TL_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 EX_MEM/MEM_RegDest_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/WB_RegDest_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.095%)  route 0.079ns (35.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.551     1.434    EX_MEM/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  EX_MEM/MEM_RegDest_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  EX_MEM/MEM_RegDest_reg[3]/Q
                         net (fo=5, routed)           0.079     1.654    MEM_WB/WB_RegDest_reg[4]_0[3]
    SLICE_X32Y26         FDRE                                         r  MEM_WB/WB_RegDest_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.817     1.944    MEM_WB/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  MEM_WB/WB_RegDest_reg[3]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.071     1.505    MEM_WB/WB_RegDest_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MEMs/TH_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMs/TL_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.954%)  route 0.096ns (34.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.559     1.442    MEMs/clk_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  MEMs/TH_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  MEMs/TH_reg[29]/Q
                         net (fo=2, routed)           0.096     1.679    MEMs/TH_reg[31]_0[21]
    SLICE_X56Y29         LUT4 (Prop_lut4_I2_O)        0.045     1.724 r  MEMs/TL[29]_i_1/O
                         net (fo=1, routed)           0.000     1.724    MEMs/p_1_in[29]
    SLICE_X56Y29         FDSE                                         r  MEMs/TL_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.826     1.953    MEMs/clk_IBUF_BUFG
    SLICE_X56Y29         FDSE                                         r  MEMs/TL_reg[29]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X56Y29         FDSE (Hold_fdse_C_D)         0.120     1.575    MEMs/TL_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 EX_MEM/MEM_WrData_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMs/TH_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.560     1.443    EX_MEM/clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  EX_MEM/MEM_WrData_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  EX_MEM/MEM_WrData_reg[29]/Q
                         net (fo=1, routed)           0.107     1.691    MEMs/D[29]
    SLICE_X57Y29         FDRE                                         r  MEMs/TH_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.826     1.953    MEMs/clk_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  MEMs/TH_reg[29]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X57Y29         FDRE (Hold_fdre_C_D)         0.070     1.526    MEMs/TH_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 EX_MEM/MEM_WrData_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMs/TH_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.097%)  route 0.110ns (43.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.558     1.441    EX_MEM/clk_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  EX_MEM/MEM_WrData_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  EX_MEM/MEM_WrData_reg[28]/Q
                         net (fo=1, routed)           0.110     1.692    MEMs/D[28]
    SLICE_X57Y27         FDRE                                         r  MEMs/TH_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.824     1.951    MEMs/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  MEMs/TH_reg[28]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X57Y27         FDRE (Hold_fdre_C_D)         0.072     1.526    MEMs/TH_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pc/PC_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.688%)  route 0.338ns (67.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.553     1.436    pc/clk_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  pc/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  pc/PC_reg[1]/Q
                         net (fo=4, routed)           0.338     1.938    IF_ID/Q[1]
    SLICE_X37Y35         FDRE                                         r  IF_ID/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.827     1.954    IF_ID/clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  IF_ID/PC_reg[1]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.066     1.771    IF_ID/PC_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 EX_MEM/MEM_WrData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMs/TH_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.284%)  route 0.119ns (45.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.554     1.437    EX_MEM/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  EX_MEM/MEM_WrData_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  EX_MEM/MEM_WrData_reg[13]/Q
                         net (fo=1, routed)           0.119     1.697    MEMs/D[13]
    SLICE_X52Y26         FDRE                                         r  MEMs/TH_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.822     1.949    MEMs/clk_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  MEMs/TH_reg[13]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X52Y26         FDRE (Hold_fdre_C_D)         0.059     1.530    MEMs/TH_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB18_X1Y10   data_memory_inst/RAM_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB18_X1Y10   data_memory_inst/RAM_data_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y49   IDs/register_file1/RF_data_reg[12][19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X30Y24   IDs/register_file1/RF_data_reg[12][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y46   IDs/register_file1/RF_data_reg[12][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X41Y44   IDs/register_file1/RF_data_reg[12][21]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y46   IDs/register_file1/RF_data_reg[12][22]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X46Y46   IDs/register_file1/RF_data_reg[12][23]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y46   IDs/register_file1/RF_data_reg[12][24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y33   MEM_WB/WB_MemReadOut_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y33   ID_EX/ALUSrc1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y34   ID_EX/ALUSrc1_reg_fret/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y16   IDs/register_file1/RF_data_reg[12][8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y17   IDs/register_file1/RF_data_reg[12][9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y17   IDs/register_file1/RF_data_reg[19][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y17   IDs/register_file1/RF_data_reg[19][8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y18   IDs/register_file1/RF_data_reg[31][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y18   IDs/register_file1/RF_data_reg[31][8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y18   IDs/register_file1/RF_data_reg[9][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y49   IDs/register_file1/RF_data_reg[12][19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y50   IDs/register_file1/RF_data_reg[12][29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y22   IDs/register_file1/RF_data_reg[12][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y44   IDs/register_file1/RF_data_reg[19][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y52   IDs/register_file1/RF_data_reg[19][26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y52   IDs/register_file1/RF_data_reg[19][28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30   IDs/register_file1/RF_data_reg[19][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y52   IDs/register_file1/RF_data_reg[19][31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y45   IDs/register_file1/RF_data_reg[25][19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y20   IDs/register_file1/RF_data_reg[25][1]/C



