Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 27 17:08:04 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file final_proj_control_sets_placed.rpt
| Design       : final_proj
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            7 |
| Yes          | No                    | No                     |              94 |           30 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  slow_tim_reg_BUFG                      | usm1/USN_reg0                           | usm1/USN_reg_i_1_n_0                    |                1 |              1 |         1.00 |
|  slow_tim_reg_BUFG                      |                                         |                                         |                4 |              4 |         1.00 |
|  slow_tim_reg_BUFG                      | usm1/USN_reg_i_1_n_0                    | usm1/usn_pulse_count[3]_i_1_n_0         |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          |                                         | ust1/clear                              |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG                          | usm1/seg_state_reg[2]_inv_n_0           |                                         |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                          |                                         |                                         |                4 |              9 |         2.25 |
|  vga_instance/v1/clk_inst/inst/clk_out1 |                                         | vga_instance/v1/p_0_in                  |                5 |             10 |         2.00 |
|  vga_instance/v1/clk_inst/inst/clk_out1 | vga_instance/v1/yCount[9]_i_1_n_0       |                                         |                8 |             10 |         1.25 |
|  slow_tim_reg_BUFG                      | pmw1/pwm_duty_period_length[10]_i_1_n_0 |                                         |                4 |             11 |         2.75 |
|  segt1/slow_tim_reg_reg_0               |                                         |                                         |                7 |             13 |         1.86 |
|  slow_tim_reg_BUFG                      | pmw1/PWM_reg_i_1_n_0                    | pmw1/pwm_duty_period_length[10]_i_1_n_0 |                4 |             13 |         3.25 |
|  slow_tim_reg_BUFG                      | pmw1/pwm_period_count[0]_i_1_n_0        |                                         |                4 |             15 |         3.75 |
|  CLK_IBUF_BUFG                          | usm1/usn_read_done                      |                                         |                3 |             16 |         5.33 |
|  slow_tim_reg_BUFG                      | usm1/usn_period_count[0]_i_1_n_0        |                                         |                4 |             16 |         4.00 |
|  slow_tim_reg_BUFG                      | USN_READ_IBUF                           | usm1/usn_hold_time                      |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG                          | segt1/slow_cnt[0]_i_1__0_n_0            |                                         |                5 |             18 |         3.60 |
+-----------------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+


