// Seed: 3863103029
module module_0 (
    output wor   id_0,
    output uwire id_1,
    input  wand  id_2,
    output tri0  id_3,
    output tri1  id_4,
    output wand  id_5
);
  genvar id_7;
  tri0 id_8 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input tri id_3,
    output wor id_4,
    input uwire id_5,
    input tri id_6,
    input tri id_7
);
  assign id_2 = 1;
  wire id_9;
  assign id_4 = id_6;
  wire id_10;
  wire id_11;
  module_0(
      id_2, id_2, id_6, id_1, id_4, id_1
  );
endmodule
