/* See COPYING.txt for license details. */

/*
*
* m1_fw_update_bl.h
*
* Firmware update support functions
*
* M1 Project
*
*/

#ifndef M1_FW_UPDATE_BL_H_
#define M1_FW_UPDATE_BL_H_

#include "ff.h"
#include "ff_gen_drv.h"

#define FW_CONFiG_ADDRESS				0x080FFC00 // FW config, range is 0x080FFC00-0x080FFFFF (1KB)
#define FW_CONFiG_SIZE					1024 // bytes
#define FLASH_MEM_LAST_SECTOR_ADDRESS	0x080FE000 // Sector 127, 8K

#define FW_START_ADDRESS 				0x08000000
#define FW_CONFIG_RESERVED_ADDRESS		0x080FFC00 // LENGTH = 1K, this address must match the one defined in the MEMORY section in the linker file
#define FW_CRC_ADDRESS 					FW_CONFIG_RESERVED_ADDRESS + sizeof(S_M1_FW_CONFIG_t)

/* === Extended CRC metadata at FIXED ABSOLUTE ADDRESSES === */
/* These live in the 1KB reserved area AFTER the 20-byte struct */
/* DO NOT use sizeof(S_M1_FW_CONFIG_t) to compute addresses */
#define FW_CRC_EXT_BASE_OFFSET     20  /* Fixed: right after the 20-byte struct */
#define FW_CRC_EXT_BASE            (FW_CONFIG_RESERVED_ADDRESS + FW_CRC_EXT_BASE_OFFSET)
#define FW_CRC_EXT_MAGIC_ADDR      (FW_CRC_EXT_BASE + 0)   /* 0x080FFC14 */
#define FW_CRC_EXT_SIZE_ADDR       (FW_CRC_EXT_BASE + 4)   /* 0x080FFC18 */
#define FW_CRC_EXT_CRC_ADDR        (FW_CRC_EXT_BASE + 8)   /* 0x080FFC1C */

#define FW_CRC_EXT_MAGIC_VALUE     ((uint32_t)0x43524332)   /* "CRC2" sentinel */
#define FW_CRC_EXT_ERASED          ((uint32_t)0xFFFFFFFF)   /* Erased flash value */

/* C3 build metadata — injected by append_crc32.py at offset 32 in the reserved area */
#define FW_C3_META_BASE_OFFSET     32
#define FW_C3_META_BASE            (FW_CONFIG_RESERVED_ADDRESS + FW_C3_META_BASE_OFFSET)
#define FW_C3_META_MAGIC_VALUE     ((uint32_t)0x43334D44)   /* "C3MD" sentinel */

#define BOOT_FAIL_SIGNATURE        ((uint32_t)0xDEADBEEF)

/* RAM address range for vector table validation */
#define STM32H5_RAM_START          ((uint32_t)0x20000000)
#define STM32H5_RAM_END            ((uint32_t)0x200A0000)  /* 640KB */
#define STM32H5_FLASH_START        ((uint32_t)0x08000000)
#define STM32H5_FLASH_END          ((uint32_t)0x08200000)  /* 2MB */

/* ROM DFU Bootloader entry point for STM32H5 */
#define STM32H5_SYSTEM_MEMORY_ADDR ((uint32_t)0x0BF90000)

#define BOOT_DIAG_MAGIC_MASK      ((uint32_t)0xFFFF0000)
#define BOOT_DIAG_MAGIC           ((uint32_t)0xB0070000)
#define BOOT_DIAG_CODE_MASK       ((uint32_t)0x0000FFFF)
#define BOOT_DIAG_MAKE(code)      (BOOT_DIAG_MAGIC | ((uint32_t)(code) & BOOT_DIAG_CODE_MASK))

typedef enum
{
    BOOT_DIAG_NONE = 0,
    BOOT_DIAG_EMPTY_BANK_SWAP,
    BOOT_DIAG_EMPTY_BANK_DFU,
    BOOT_DIAG_CRC_SWAP,
    BOOT_DIAG_CRC_DFU,
    BOOT_DIAG_OB_RESET_FALLBACK
} S_M1_BOOT_DIAG_CODE_t;

typedef struct {
    uint32_t magic;          /* 0x43524332 ("CRC2") or 0xFFFFFFFF (not present) */
    uint32_t fw_image_size;  /* bytes of firmware to CRC (in 32-bit words for HAL) */
    uint32_t fw_crc32;       /* the actual CRC value */
} S_M1_FW_CRC_EXT_t;

#define M1_FLASH_BANK_SIZE				0x00100000

#define	FW_BOOT_MESSAGE_LF				0x0A
#define	FW_BOOT_MESSAGE_CR				0x0D
#define	FW_BOOT_MESSAGE_SEPARATOR		':'

#define FW_IMAGE_SIZE_MAX				(uint32_t)0x100000 // 1Mbytes
#define FW_IMAGE_CHUNK_SIZE				1024 // bytes
#define FW_IMAGE_CRC_SIZE				4 // 4 bytes = 32 bits

#define FW_VERSION_MAJOR   			0
#define FW_VERSION_MINOR   			8
#define FW_VERSION_BUILD   			0
#define FW_VERSION_RC   			0

#define M1_C3_REVISION				12

#define FW_CONFIG_MAGIC_NUMBER_1	((uint32_t)0x4D493235)
#define FW_CONFIG_MAGIC_NUMBER_2    ((uint32_t)0x534A1F41)

#define BANK1_ACTIVE 				0x534A
#define BANK2_ACTIVE 				0x1F41

#define FW_UPDATE_SLIDER_WIDTH					5 // pixel
#define FW_UPDATE_SLIDER_OVERLAP				2 // pixel, each slider will be overlapped by 2 pixel when it's drawn on screen

#define FW_UPDATE_FULL_PROGRESS_COUNT			40 	// Calculated based on the sizes of the slider and the slide strip
												// N = (124 - x_0)/(slider_width - overlap)
												// x_0 = 3, start column; 124 = slide strip width - 2
#define FW_UPDATE_FULL_PROGRESS_FACTOR			(float)100/FW_UPDATE_FULL_PROGRESS_COUNT

#define GUI_DISP_LINE_LEN_MAX					M1_LCD_DISPLAY_WIDTH/M1_SUB_MENU_FONT_WIDTH

#define FW_UPDATE_PROGRESS_SLIDE_STRIP_ROW		48
#define FW_UPDATE_PROGRESS_SLIDE_STRIP_COL		1

#define FW_CFG_SECTION __attribute__((section(".FW_CONFIG_SECTION")))

// Size of this struct must be a multiple of 4
typedef struct {
	uint32_t magic_number_1;
	uint8_t fw_version_rc; // version number in little endian order
	uint8_t fw_version_build;
	uint8_t fw_version_minor;
	uint8_t fw_version_major;
	uint16_t user_option_1;
	uint16_t User_option_2;
	uint8_t ism_band_region;
	uint8_t reserve_1;
	uint16_t reserve_2;
	uint32_t magic_number_2;
} S_M1_FW_CONFIG_t;

typedef enum
{
	M1_FW_UPDATE_SUCCESS = 0,
	M1_FW_UPDATE_READY,	// 0x01
	M1_FW_CRC_FILE_ACCESS_ERROR,	// 0x02
	M1_FW_CRC_FILE_INVALID,
	M1_FW_IMAGE_FILE_ACCESS_ERROR,	// 0x04
	M1_FW_IMAGE_FILE_TYPE_ERROR,
	M1_FW_IMAGE_SIZE_INVALID,
	M1_FW_CRC_CHECKSUM_UNMATCHED,
	M1_FW_VERSION_ERROR,
	M1_FW_ISM_BAND_REGION_ERROR,
	M1_FW_UPDATE_FAILED,
	M1_FW_UPDATE_LOW_BATTERY,
	M1_FW_UPDATE_NOT_READY
} S_M1_M1_FW_CODES_t;

typedef enum
{
    BL_CODE_OK = 0,
	BL_CODE_APP_ERROR,
	BL_CODE_SIZE_ERROR,
	BL_CODE_CHK_ERROR,
	BL_CODE_ERASE_ERROR,
    BL_WRITE_ERROR,
	BL_CODE_OBP_ERROR
} S_M1_BL_CODES_t;

typedef enum
{
    BL_PROTECTION_NONE  = 0,
    BL_PROTECTION_WRP   = 0x1,
    BL_PROTECTION_RDP   = 0x2,
    BL_PROTECTION_PCROP = 0x4
} S_M1_BL_PROTECTION_t;

uint32_t bl_get_crc_chunk(uint32_t *data_scr, uint32_t len, bool crc_init, bool last_chunk);
uint8_t bl_flash_app(FIL *hfile);
uint8_t bl_flash_if_write(uint8_t *src, uint8_t *dest, uint32_t len);
uint16_t bl_get_active_bank(void);
uint8_t bl_crc_check(uint32_t image_size);
bool bl_swap_banks(void);
void fw_gui_progress_update(size_t remainder);

void boot_recovery_check(void);
void bl_jump_to_dfu(void);
bool bl_is_inactive_bank_valid(void);
bool bl_verify_bank_crc(uint32_t bank_base);
bool bl_safe_flash_read_u32(uint32_t addr, uint32_t *value);

extern volatile bool g_flash_read_protected;
extern volatile bool g_flash_read_faulted;

extern FW_CFG_SECTION S_M1_FW_CONFIG_t m1_fw_config;

#endif /* M1_FW_UPDATE_BL_H_ */
