package armflex

import chisel3._
import chisel3.experimental._

import org.scalatest._
import chiseltest._
import chiseltest.internal._

import chisel3.stage.{ChiselGeneratorAnnotation, ChiselStage}
import firrtl.{EmitAllModulesAnnotation}
import firrtl.options.{TargetDirAnnotation}

import scala.collection.mutable.Queue

import armflex._
import armflex.util.VerificationDriver
import armflex.util.ArmflexProtoBuf._
import armflex.util.SoftwareStructs.CommitTrace
import armflex.TestDriversExtra._
import armflex.PipelineDrivers._
import org.scalatest.exceptions.TestFailedException
import armflex.util.SoftwareStructs._

class PipelineTest(val dut: PipelineHardDriverModule, traceDrv: VerificationDriver) {
/*
  private val init: Unit = {
    dut.initIO
    dut.clock.setTimeout(1000)
  }
  var running = true
  val transplantInsts = new Queue[BigInt]()

  def transplanter: Unit = {
    var expected: CommitTrace = null
    var actual: PState = null
    while (running) {
      if (dut.transplantOut.expected.valid.peek.litToBoolean) {
        expected = dut.transplantOut.expected.bits.peek()
        actual = dut.transplantOut.actual.peek
        println("PC:" + expected.state.pc.toString(16))
        transplantInsts.enqueue(dut.transplantOut.inst.peek().litValue)
      }
      if (dut.hostIO.transOut.valid.peek.litToBoolean) {
        val transplant = dut.getTransplantOut(0)
        println(actual.matches(transplant).getOrElse("Matched"))
        dut.transplantAndStart(0, expected.state)
      }
      dut.clock.step()
    }
    println("Done Transplanting")
  }

  def run(start: Int = 0, end: Int): Unit = {
    var trace = traceDrv.next
    var instCount = 0
    while (traceDrv.hasNext && instCount <= start) {
      trace = traceDrv.next
      instCount += 1
    }

    dut.transplantAndStart(0, trace._1.state)
    fork
      .withRegion(Monitor) {
        transplanter
      }
      .fork {
        while (traceDrv.hasNext && instCount <= end) {
          // Fetch
          dut.traceIn(trace._1)
          if (trace._2.isDefined) {
            dut.traceExpect(trace._2.get)
          }
          // Next Inst
          trace = traceDrv.next
          instCount += 1
        }
        while (!dut.done.peek.litToBoolean) {
          dut.clock.step(1)
        }
        running = false
      }
      .joinAndStep(dut.clock)
    println("Done simulating")
    dut.clock.step(10)
    traceDrv.writeInstsToFile(transplantInsts.iterator)
    println("Done writing transplanted instructions")
  }
}

class FullPipelineTest extends FreeSpec with ChiselScalatestTester {
  val cfgProc: PipelineParams = new PipelineParams(thidN = 2, DebugSignals = true, simVerbose = false)
  def runExample(traceName: String, start: Int = 0, end: Int = Integer.MAX_VALUE) {
    val annos = Seq(
      VerilatorBackendAnnotation,
      TargetDirAnnotation("test/TraceBase/" + traceName + "/")
      //,WriteVcdAnnotation
    )
    val traceDrv = new VerificationDriver(traceName)
    "Will verify pipeline's correctness with " + traceName + " file " + start + "" in {

      test(new PipelineHardDriverModule(cfgProc))
        .withAnnotations(annos) { dut =>
          val drv = new PipelineTest(dut, traceDrv)
          drv.run(start, end)
        }
    }
  }

  //runExample("binary100_1") // User
  //runExample("binary1000")
  //runExample("binary10000", 4000, 5000)
  //runExample("binary10000_0")
  //runExample("binary10000_1")
  //runExample("binary10000_2")
  //runExample("binary100_1") // Kernel
 */
}