;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -201, <-20
	DJN -1, @-20
	JMZ 821, 103
	DJN <-1, @-21
	SUB @-122, 100
	SUB @-122, 100
	SUB @-122, 100
	DJN <-1, @-21
	SUB -207, <-120
	DJN <-1, @-21
	SLT @121, 183
	CMP 12, @10
	SUB -232, <-120
	ADD 210, 30
	JMZ 821, 103
	SUB @121, 103
	JMZ 821, 103
	SPL 0, -202
	JMZ 821, 103
	SUB -232, <-120
	JMZ 821, 103
	JMN -232, @-120
	JMZ 821, 103
	JMZ 821, 103
	SUB -232, <-120
	SUB -232, <-120
	ADD #270, <1
	SUB -232, <-120
	SUB -232, <-120
	SLT @121, 183
	SUB #0, 2
	ADD #270, <0
	JMZ 0, 901
	JMZ 0, 901
	JMZ 0, 901
	CMP <0, @2
	SUB -232, <-120
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	SPL 0, -202
	CMP -207, <-120
	SPL 0, -202
	ADD 200, 10
	MOV -201, <-20
	SLT -0, 94
	SUB @-122, 100
	MOV -201, <-20
	MOV -201, <-20
