INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/bkadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bkadder_32
INFO: [VRFC 10-311] analyzing module pg
INFO: [VRFC 10-311] analyzing module PG_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/dadda_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dadda_16
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.srcs/sources_1/new/axi_lite_part_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4lite_dadda_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.ip_user_files/bd/design_1/ip/design_1_axi4lite_dadda_master_0_0/sim/design_1_axi4lite_dadda_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi4lite_dadda_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.ip_user_files/bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_vio_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.srcs/sim_1/new/partb_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4lite_tb
