// Seed: 1610763648
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output supply1 id_2,
    input wor id_3,
    input supply1 id_4,
    input uwire id_5
);
  assign id_2 = 1;
  logic [7:0] id_7;
  wire id_8;
  assign id_0 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri1 id_4,
    output tri0 id_5
    , id_10,
    input tri id_6,
    output uwire id_7,
    output wire id_8
);
  assign id_8 = id_6;
  wire id_11;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_3,
      id_6,
      id_6,
      id_1
  );
  assign modCall_1.id_0 = 0;
  assign id_3 = -1;
endmodule
