<html lang="en-US">
<head>
<meta content="IE=edge" http-equiv="X-UA-Compatible" />
<meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
<title>Global_Synthesis_Options</title>
<meta content="Global Synthesis Options" name="title_original" />
<link href="../../../rhstylemapping.css" rel="stylesheet" type="text/css" />
<link href="../Integration_Guide.css" rel="stylesheet" type="text/css" />
<link href="../../../editstyle.css" rel="stylesheet" type="text/css" /><script type="text/javascript" language="JavaScript">
//<![CDATA[
function reDo() {
  if (innerWidth != origWidth || innerHeight != origHeight)
     location.reload();
}
if ((parseInt(navigator.appVersion) == 4) && (navigator.appName == "Netscape")) {
	origWidth = innerWidth;
	origHeight = innerHeight;
	onresize = reDo;
}
onerror = null; 
//]]>
</script>
<style type="text/css">
<!--
div.WebHelpPopupMenu { position:absolute;
left:0px;
top:0px;
z-index:4;
visibility:hidden; }
p.WebHelpNavBar { text-align:right; }
-->
</style>
 <meta name="generator" content="Adobe FrameMaker v17.0" />
<script type="text/javascript" src="../../../template/scripts/rh.min.js"></script>
<script type="text/javascript" src="../../../template/scripts/common.min.js"></script>
<script type="text/javascript" src="../../../template/scripts/topic.min.js"></script>
<script type="text/javascript" src="../../../template/scripts/constants.js"></script>
<script type="text/javascript" src="../../../template/scripts/utils.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhutils.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhlang.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhver.js"></script>
<script type="text/javascript" src="../../../template/scripts/settings.js"></script>
<script type="text/javascript" src="../../../template/scripts/XmlJsReader.js"></script>
<script type="text/javascript" src="../../../template/scripts/loadparentdata.js"></script>
<script type="text/javascript" src="../../../template/scripts/loadscreen.js"></script>
<script type="text/javascript" src="../../../template/scripts/loadprojdata.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhtopic.js"></script>
 <link rel="stylesheet" type="text/css" href="../../../template/styles/topic.min.css">
<script type="text/javascript" >
gRootRelPath = "../../..";
gCommonRootRelPath = "../../..";
gTopicId = "2.5.1";
</script>
 <meta name="brsprev" value="Ncore_3_Online_Documentation/Integration_Guide/LogicSynthesis/LogicSynthesis.htm">
 <meta name="brsnext" value="Ncore_3_Online_Documentation/Integration_Guide/LogicSynthesis/Synopsys_RTLA.htm">
 <meta name="topic-breadcrumbs" content="Integration Guide > Implementation Flows" />
</head>
<body dir="ltr">
<script type="text/javascript" src="../../../ehlpdhtm.js"></script>
<div><p class="Heading1" id="1053789"><a id="974_Heading1_1053789" name="974_Heading1_1053789"></a>6.1 Global Synthesis Options</p><p class="Body" id="1053790">This section describes the global synthesis options used in all flows&#x3A;</p><p class="Body" id="1053792"><span class="code" style="font-family : Courier New ; font-size : 9.00pt;">rtlWrapperDir</span>             RTL directory</p><p class="Body" id="1053793"><span class="code" style="font-family : Courier New ; font-size : 9.00pt;">maxTransition</span>             Maximum transition</p><p class="Body" id="1053794"><span class="code" style="font-family : Courier New ; font-size : 9.00pt;">outputLoad</span>                    Output load</p><p class="Body" id="1053782"><span class="code" style="font-family : Courier New ; font-size : 9.00pt;">clockUncertainty</span>       Clock uncertainty</p><p class="Bullet_1" id="1054405"><span class="BulletSymbol">&#x2022; </span>Clock Uncertainty&#x3A; Specifies the default clock uncertainty in the synthesis scripts.</p><p class="Bullet_1" id="1054406"><span class="BulletSymbol">&#x2022; </span>RTL Wrapper directory&#x3A; Specifies the location of memory wrappers.</p><p class="Bullet_1" id="1054407"><span class="BulletSymbol">&#x2022; </span>Max Transition&#x3A; Default transition delay on functional input ports.</p><p class="Bullet_1" id="1054408"><span class="BulletSymbol">&#x2022; </span>Output Load&#x3A; Default capacitive load on functional output ports.</p><p class="Heading2" id="1053745"><a id="974_Heading2_1053745" name="974_Heading2_1053745"></a>6.1.1 Synopsys DCNXT</p><p class="Body" id="1048692">Inside the <span class="code" style="font-family : Courier New ; font-size : 9.00pt;">scripts</span>&#160;there will be subdirectories for each Ncore unit along with a subdirectory named<span class="code" style="font-family : Courier New ; font-size : 9.00pt;"> gen_wrapper</span> which is the top level of the design.</p><p class="Body" id="1049335">Prior to running the synthesis flow, you must configure the <span class="code" style="font-family : Courier New ; font-size : 9.00pt;">dc_setup.tcl</span> file with appropriate library information. This includes items like library pointers, tech file, TLU+ files, min&#47;max layer, etc.</p><p class="Body" id="1049678">The synthesis settings bar in Maestro allows you to customize the the various settings which impact script generation (e.g., SDC) and&#47;or the synthesis flow.</p><p class="Figure" id="1049821">Figure&#160;6. Synthesis Settings Bar <img align="" alt="synthesis_setttings2" class="imageSettings" height="auto" preserveAspectRatio="none" src="../assets/synthesis_setttings2.png" style="max-width: 100% ;height: auto;display:block;margin:auto;" width="618.289551" x="2.175863" y="8.000000" /></p><p class="Body" id="1051237">The description of the synthesis is listed below&#x3A;</p><p class="Step1" id="1049617"><span class="StepNumber">1.  </span>Compile and Link Only&#x3A; Generates a synthesis script which reads in all the RTL and other specified files and stops after doing an initial link. It is used to make sure all the required files are specified and there are no unresolved references in the design.</p><p class="step_contd" id="1050307"><span class="StepNumber">2.  </span>Technology&#x3A; Custom generates a technology template file which contains the variables which need to be filled in with the user&#x2019;s technology library information before running synthesis.</p><p class="step_contd" id="1050679"><span class="StepNumber">3.  </span>Hard Macros&#x3A; Specifies the location and names of the hard macros in the design.</p><p class="step_contd" id="1051859"><span class="StepNumber">4.  </span>Incremental&#x3A; If Incremental and Bottom Up are both selected, then the block will be incrementally re&#x2D;synthesized during the top level synthesis.</p><p class="step_contd" id="1052120"><span class="StepNumber">5.  </span>ULVT&#x3A; This sets the percentage limit on the amount of ULVT cells allowed for use during synthesis.</p><p class="step_contd" id="1052231"><span class="StepNumber">6.  </span>Compile command&#x3A; This is the DC compile command used in scripts along with the base options.</p><p class="Heading2" id="1015746"><a id="974_Heading2_1015746" name="974_Heading2_1015746"></a>6.1.2 Synthesis Script Files</p><p class="BodyAfterHead" id="1015773">The synthesis scripts are generated into the <span class="code" style="font-family : Courier New ; font-size : 9.00pt;">&#x3C;output_dir&#x3E;&#47;synthesis</span><span class="code" style="font-family : Courier New ; font-size : 9.00pt;">&#47;DCNXT&#47;scripts</span> directory. At the top level of the directory is a makefile and one or more subdirectories that contains the design. Each of the subdirectories contains the following files&#x3A;<div align="left"><table class="Terms" style="max-width: 100% ;height: auto;"><col width="195.13px"/><col width="284.32px"/><tr height="22.67px"><td><p class="cit_CodeInTable" id="1030853">dc.tcl</p></td><td><p class="CellBody" id="1030855">Top level synthesis Tcl script.</p></td></tr><tr height="22.67px"><td><p class="CellBody" id="1030857"><span class="code" style="font-family : Courier New ; ">d</span><span class="code" style="font-family : Courier New ; ">c_config.json</span></p></td><td><p class="CellBody" id="1030859">Synthesis configuration JSON file. </p></td></tr><tr height="52.00px"><td><p class="cit_CodeInTable" id="1048554">dc_setup.tcl</p></td><td><p class="CellBody" id="1048556">Synthesis template file needing to be filled in with customer technology libraries and parasitic information</p></td></tr><tr height="37.33px"><td><p class="cit_CodeInTable" id="1053249"><span class="code">&#x3C;design&#x3E;.func.sdc</span></p></td><td><p class="CellBody" id="1053251">Functional mode synthesis timing constraints SDC file.</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1031052"><span class="code">&#x3C;design&#x3E;.</span><span class="code">cdc.</span><span class="code">sdc</span></p></td><td><p class="CellBody" id="1031054">SDC mode synthesis timing constraints SDC file.</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1045359">&#x3C;design&#x3E;.read_verilog.tcl</p></td><td><p class="CellBody" id="1045361">Synthesis Verilog read&#x2D;in Tcl file.</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1045355">dc_procs.tcl</p></td><td><p class="CellBody" id="1045357">Synthesis utilities Tcl file.</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1045351">json_tcl.tcl</p></td><td><p class="CellBody" id="1045353">JSON parser Tcl file.</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1030861">json_read.tcl</p></td><td><p class="CellBody" id="1030863">JSON read utilities Tcl file.</p></td></tr></table></div></p><p class="Heading2" id="1017774"><a id="974_Heading2_1017774" name="974_Heading2_1017774"></a>6.1.3 Running Synthesis</p><p class="BodyAfterHead" id="1017800">A makefile is created in the&#160;<span class="code" style="font-family : Courier New ; font-size : 9.00pt;">&#x3C;</span><span class="code" style="font-family : Courier New ; font-size : 9.00pt;">output_dir&#x3E;&#47;</span><span class="code" style="font-family : Courier New ; font-size : 9.00pt;">DCNXT&#47;</span><span class="code" style="font-family : Courier New ; font-size : 9.00pt;">scripts</span> directory. Typing <span class="code" style="font-family : Courier New ; font-size : 9.00pt;">m</span><span class="code" style="font-family : Courier New ; font-size : 9.00pt;">ake</span> will launch the synthesis of Ncore. If the synthesis is hierarchical, the makefile will synthesize each of the Ncore modules first before synthesizing the top level.</p><p class="Heading2" id="1017880"><a id="974_Heading2_1017880" name="974_Heading2_1017880"></a>6.1.4 Synthesis Options</p><p class="Body" id="1047493">This section describes the DCNXT options in the <span class="code" style="font-family : Courier New ; font-size : 9.00pt;">dc_config.json</span> file.<div align="left"><table class="Terms" style="max-width: 100% ;height: auto;"><col width="151.69px"/><col width="328.36px"/><tr height="22.67px"><td><p class="cit_CodeInTable" id="1047778">topDesign</p></td><td><p class="CellBody" id="1047808">Top design name</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1047780">hardMacroDbs</p></td><td><p class="CellBody" id="1047810">Hard macro db files</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1047782">checkOnly</p></td><td><p class="CellBody" id="1047782">Pre&#x2D;compile check only</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1047786">ungroupStartLevel</p></td><td><p class="CellBody" id="1047816">Ungroup start level</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1047788">compileCommand</p></td><td><p class="CellBody" id="1047818">Compile command that&apos;s used in the synthesis</p></td></tr><tr height="37.33px"><td><p class="cit_CodeInTable" id="1047790">incrementalOpt</p></td><td><p class="CellBody" id="1047820">Incremental optimization which is the second compile in the synthesis run</p></td></tr><tr height="37.33px"><td><p class="cit_CodeInTable" id="1047792">ulvtPercentage</p></td><td><p class="CellBody" id="1047822">Percentage of ulvt cell to be used in the synthesis run to improve timing</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1047800">maxPaths</p></td><td><p class="CellBody" id="1047830">Maximum number of paths in the timing report</p></td></tr></table></div></p><p class="Body" id="1047624">The <span class="code" style="font-family : Courier New ; font-size : 9.00pt;">dc_setup.tcl</span> file is a template file which requires process and technology information. The required information is dependent on whether a wireload model or physical based synthesis is being performed.</p><p class="Heading3" id="1017926">Map (1st run) Compile Flow&#47;Options</p><p class="BodyAfterHead" id="1017975">The first compile maintains the design hierarchy, but may prevent cross&#x2D;module area and timing optimization. This section describes the options that are set by the script.</p><p class="Body" id="1055011"><div align="left"><table class="Terms" style="max-width: 100% ;height: auto;"><col width="241.53px"/><col width="235.93px"/><tr height="37.33px"><td><p class="cit_CodeInTable" id="1036412"><span class="code">set_app_var hdlin_preserve_sequential true</span></p></td><td><p class="CellBody" id="1036414">Preserves unloaded sequential cells when reading in the design.</p></td></tr></table></div></p><p class="Heading2" id="1018018"><a id="974_Heading2_1018018" name="974_Heading2_1018018"></a>6.1.5 Synthesis Reports</p><p class="BodyAfterHead" id="1018019">The synthesis run writes all reports to the <span class="code" style="font-family : Courier New ; font-size : 9.00pt;">reports</span>&#47; folder or the <span class="code" style="font-family : Courier New ; font-size : 9.00pt;">hierarchical_reports&#47;</span> folder, depending on the type of synthesis run.<div align="left"><table class="Terms" style="max-width: 100% ;height: auto;"><col width="240.03px"/><col width="237.72px"/><tr height="37.33px"><td><p class="cit_CodeInTable" id="1048403">&#x3C;design&#x3E;.check_design.precompile.rpt</p></td><td><p class="CellBody" id="1048405">Check design report file for pre&#x2D;compile design</p></td></tr><tr height="37.33px"><td><p class="cit_CodeInTable" id="1048407">&#x3C;design&#x3E;.check_timing.precompile.rpt</p></td><td><p class="CellBody" id="1048409">Check timing report file for pre&#x2D;compile design </p></td></tr><tr height="37.33px"><td><p class="cit_CodeInTable" id="1048411">&#x3C;design&#x3E;.hierarchy.precompile.rpt</p></td><td><p class="CellBody" id="1048413">Hierarchy report file for pre&#x2D;compile design</p></td></tr><tr height="37.33px"><td><p class="cit_CodeInTable" id="1048415">&#x3C;design&#x3E;.hierarchy_reference.precompilerpt</p></td><td><p class="CellBody" id="1048417">Hierarchy reference report file for pre&#x2D;compile design</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048423">&#x3C;design&#x3E;.area.rpt</p></td><td><p class="CellBody" id="1048425">Area report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048427">&#x3C;design&#x3E;.check_timing.rpt</p></td><td><p class="CellBody" id="1048429">Check timing report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048431">&#x3C;design&#x3E;.clock_gating.rpt</p></td><td><p class="CellBody" id="1048433">Clock gating report for gated registers</p></td></tr><tr height="37.33px"><td><p class="cit_CodeInTable" id="1048435">&#x3C;design&#x3E;.clock_gating_ungated.rpt</p></td><td><p class="CellBody" id="1048437">Clock gating report for ungated registers</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048439">&#x3C;design&#x3E;.constraints.rpt</p></td><td><p class="CellBody" id="1048441">Constraints report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048443">&#x3C;design&#x3E;.design.rpt</p></td><td><p class="CellBody" id="1048445">Design report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048447">&#x3C;design&#x3E;.dont_touch.rpt</p></td><td><p class="CellBody" id="1048449">Don&apos;t touch report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048451">&#x3C;design&#x3E;.hierarchy.rpt</p></td><td><p class="CellBody" id="1048453">Hierarchy report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048455">&#x3C;design&#x3E;.input_ports.rpt</p></td><td><p class="CellBody" id="1048457">Input ports report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048459">&#x3C;design&#x3E;.link.rpt</p></td><td><p class="CellBody" id="1048461">Link report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048463">&#x3C;design&#x3E;.net</p></td><td><p class="CellBody" id="1048465">Net report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048467">&#x3C;design&#x3E;.output_ports.rpt</p></td><td><p class="CellBody" id="1048469">Output ports report</p></td></tr><tr height="37.33px"><td><p class="cit_CodeInTable" id="1048471">&#x3C;design&#x3E;.physical_constraints.rpt</p></td><td><p class="CellBody" id="1048473">Physical constraints report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048475">&#x3C;design&#x3E;.power</p></td><td><p class="CellBody" id="1048477">Power report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048479">&#x3C;design&#x3E;.qor.rpt</p></td><td><p class="CellBody" id="1048481">Quality of result report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048483">&#x3C;design&#x3E;.reference.rpt</p></td><td><p class="CellBody" id="1048485">Reference report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048487">&#x3C;design&#x3E;.timing_max.&#x3C;clock&#x3E;.rpt</p></td><td><p class="CellBody" id="1048489">Timing max corner for &#x3C;clock&#x3E; report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048491">&#x3C;design&#x3E;.timing_max.feedthru.rpt</p></td><td><p class="CellBody" id="1048493">Timing max corner for feed&#x2D;through report</p></td></tr><tr height="37.33px"><td><p class="cit_CodeInTable" id="1048495">&#x3C;design&#x3E;.timing_max.flop2flop.rpt</p></td><td><p class="CellBody" id="1048497">Timing max corner for flop&#x2D;to&#x2D;flop report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048499">&#x3C;design&#x3E;.timing_max.flop2io.rpt</p></td><td><p class="CellBody" id="1048501">Timing max corner for flop&#x2D;to&#x2D;io report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048503">&#x3C;design&#x3E;.timing_max.io2flop.rpt</p></td><td><p class="CellBody" id="1048505">Timing max corner for io&#x2D;to&#x2D;flop report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048507">&#x3C;design&#x3E;.timing.rpt</p></td><td><p class="CellBody" id="1048509">Timing report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048511">&#x3C;design&#x3E;.track.rpt</p></td><td><p class="CellBody" id="1048513">Track report</p></td></tr><tr height="22.67px"><td><p class="cit_CodeInTable" id="1048515">&#x3C;design&#x3E;.vt.rpt</p></td><td><p class="CellBody" id="1048517">Voltage threshold report</p></td></tr></table></div></p></div>
</body>
</html>