// Seed: 3316651303
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    input tri1 id_3,
    input tri0 id_4
);
  logic [1 'b0 : 1] id_6;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd50
) (
    input  uwire id_0,
    input  wor   id_1,
    output tri0  id_2
    , _id_4
);
  wire [1 'b0 : id_4] id_5;
  xnor primCall (id_2, id_5, id_1, id_0);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output supply0 id_0,
    input uwire id_1,
    output tri id_2
);
  logic id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
