{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 13:48:39 2019 " "Info: Processing started: Fri May 31 13:48:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cycle_lsl -c Cycle_lsl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cycle_lsl -c Cycle_lsl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cycle_lsl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cycle_lsl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cycle_lsl-bhv " "Info: Found design unit 1: Cycle_lsl-bhv" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Cycle_lsl " "Info: Found entity 1: Cycle_lsl" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_lsl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer_lsl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_lsl-bhv " "Info: Found design unit 1: Timer_lsl-bhv" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Timer_lsl " "Info: Found entity 1: Timer_lsl" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21a.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux21a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21a-one " "Info: Found design unit 1: mux21a-one" {  } { { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux21a " "Info: Found entity 1: mux21a" {  } { { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cycle_lsl " "Info: Elaborating entity \"Cycle_lsl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_lsl Timer_lsl:U1 " "Info: Elaborating entity \"Timer_lsl\" for hierarchy \"Timer_lsl:U1\"" {  } { { "Cycle_lsl.vhd" "U1" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21a mux21a:U2 " "Info: Elaborating entity \"mux21a\" for hierarchy \"mux21a:U2\"" {  } { { "Cycle_lsl.vhd" "U2" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux21a:U2\|Mux0 " "Warning: Found clock multiplexer mux21a:U2\|Mux0" {  } { { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Warning (13410): Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 10 " "Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM2\[3\] " "Info: Register \"Timer_lsl:U1\|NUM2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM2\[4\] " "Info: Register \"Timer_lsl:U1\|NUM2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM2\[5\] " "Info: Register \"Timer_lsl:U1\|NUM2\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM2\[6\] " "Info: Register \"Timer_lsl:U1\|NUM2\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM2\[7\] " "Info: Register \"Timer_lsl:U1\|NUM2\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM1\[3\] " "Info: Register \"Timer_lsl:U1\|NUM1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM1\[4\] " "Info: Register \"Timer_lsl:U1\|NUM1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM1\[5\] " "Info: Register \"Timer_lsl:U1\|NUM1\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM1\[6\] " "Info: Register \"Timer_lsl:U1\|NUM1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM1\[7\] " "Info: Register \"Timer_lsl:U1\|NUM1\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "296 " "Info: Implemented 296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Info: Implemented 257 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 13:48:41 2019 " "Info: Processing ended: Fri May 31 13:48:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 13:48:42 2019 " "Info: Processing started: Fri May 31 13:48:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Cycle_lsl -c Cycle_lsl " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Cycle_lsl -c Cycle_lsl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cycle_lsl EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Cycle_lsl\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 601 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 602 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 603 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "Critical Warning: No exact pin location assignment(s) for 39 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Info: Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX0[6] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 167 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Info: Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX0[5] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Info: Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX0[4] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Info: Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX0[3] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Info: Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX0[2] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 171 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Info: Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX0[1] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Info: Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX0[0] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[6\] " "Info: Pin HEX1\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX1[6] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[5\] " "Info: Pin HEX1\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX1[5] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 175 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Info: Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX1[4] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Info: Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX1[3] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 177 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Info: Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX1[2] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Info: Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX1[1] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 179 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Info: Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX1[0] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[6\] " "Info: Pin HEX2\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX2[6] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 181 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[5\] " "Info: Pin HEX2\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX2[5] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 182 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[4\] " "Info: Pin HEX2\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX2[4] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 183 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[3\] " "Info: Pin HEX2\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX2[3] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[2\] " "Info: Pin HEX2\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX2[2] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 185 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[1\] " "Info: Pin HEX2\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX2[1] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Info: Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX2[0] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[6\] " "Info: Pin HEX3\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX3[6] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 188 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[5\] " "Info: Pin HEX3\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX3[5] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 189 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[4\] " "Info: Pin HEX3\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX3[4] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[3\] " "Info: Pin HEX3\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX3[3] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[2\] " "Info: Pin HEX3\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX3[2] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[1\] " "Info: Pin HEX3\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX3[1] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 193 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[0\] " "Info: Pin HEX3\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX3[0] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[6\] " "Info: Pin HEX4\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX4[6] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 195 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[5\] " "Info: Pin HEX4\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX4[5] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 196 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[4\] " "Info: Pin HEX4\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX4[4] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 197 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[3\] " "Info: Pin HEX4\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX4[3] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[2\] " "Info: Pin HEX4\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX4[2] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 199 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[1\] " "Info: Pin HEX4\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX4[1] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 200 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[0\] " "Info: Pin HEX4\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { HEX4[0] } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 201 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Info: Pin RST not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { RST } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 217 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { CLK } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY1 " "Info: Pin KEY1 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { KEY1 } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 5 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY2 " "Info: Pin KEY2 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { KEY2 } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 6 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 219 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer_lsl:U1\|clkc2_data " "Info: Destination node Timer_lsl:U1\|clkc2_data" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 105 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer_lsl:U1|clkc2_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 158 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer_lsl:U1\|clkc1_data " "Info: Destination node Timer_lsl:U1\|clkc1_data" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 91 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer_lsl:U1|clkc1_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 156 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer_lsl:U1\|clk2_data " "Info: Destination node Timer_lsl:U1\|clk2_data" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 77 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer_lsl:U1|clk2_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 151 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer_lsl:U1\|clk1_data " "Info: Destination node Timer_lsl:U1\|clk1_data" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 63 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer_lsl:U1|clk1_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 146 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer_lsl:U1\|clk_data " "Info: Destination node Timer_lsl:U1\|clk_data" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 50 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer_lsl:U1|clk_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 141 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { CLK } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 216 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux21a:U2\|Mux0  " "Info: Automatically promoted node mux21a:U2\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux21a:U2|Mux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 5 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node RST (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { RST } } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/Cycle_final/" 0 { } { { 0 { 0 ""} 0 217 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 3.3V 2 35 0 " "Info: Number of I/O pins in group: 37 (unused VREF, 3.3V VCCIO, 2 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.330 ns register register " "Info: Estimated most critical path is register to register delay of 4.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Timer_lsl:U1\|\\clkc1:countc1\[10\] 1 REG LAB_X32_Y31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X32_Y31; Fanout = 3; REG Node = 'Timer_lsl:U1\|\\clkc1:countc1\[10\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer_lsl:U1|\clkc1:countc1[10] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.420 ns) 1.121 ns Timer_lsl:U1\|Equal7~3 2 COMB LAB_X31_Y32 1 " "Info: 2: + IC(0.701 ns) + CELL(0.420 ns) = 1.121 ns; Loc. = LAB_X31_Y32; Fanout = 1; COMB Node = 'Timer_lsl:U1\|Equal7~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { Timer_lsl:U1|\clkc1:countc1[10] Timer_lsl:U1|Equal7~3 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 2.163 ns Timer_lsl:U1\|Equal7~4 3 COMB LAB_X31_Y31 1 " "Info: 3: + IC(0.892 ns) + CELL(0.150 ns) = 2.163 ns; Loc. = LAB_X31_Y31; Fanout = 1; COMB Node = 'Timer_lsl:U1\|Equal7~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { Timer_lsl:U1|Equal7~3 Timer_lsl:U1|Equal7~4 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.437 ns) 3.204 ns Timer_lsl:U1\|Equal7~7 4 COMB LAB_X31_Y32 10 " "Info: 4: + IC(0.604 ns) + CELL(0.437 ns) = 3.204 ns; Loc. = LAB_X31_Y32; Fanout = 10; COMB Node = 'Timer_lsl:U1\|Equal7~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { Timer_lsl:U1|Equal7~4 Timer_lsl:U1|Equal7~7 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 4.246 ns Timer_lsl:U1\|countc1~7 5 COMB LAB_X32_Y31 1 " "Info: 5: + IC(0.892 ns) + CELL(0.150 ns) = 4.246 ns; Loc. = LAB_X32_Y31; Fanout = 1; COMB Node = 'Timer_lsl:U1\|countc1~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { Timer_lsl:U1|Equal7~7 Timer_lsl:U1|countc1~7 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.330 ns Timer_lsl:U1\|\\clkc1:countc1\[8\] 6 REG LAB_X32_Y31 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.330 ns; Loc. = LAB_X32_Y31; Fanout = 3; REG Node = 'Timer_lsl:U1\|\\clkc1:countc1\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Timer_lsl:U1|countc1~7 Timer_lsl:U1|\clkc1:countc1[8] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.241 ns ( 28.66 % ) " "Info: Total cell delay = 1.241 ns ( 28.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.089 ns ( 71.34 % ) " "Info: Total interconnect delay = 3.089 ns ( 71.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { Timer_lsl:U1|\clkc1:countc1[10] Timer_lsl:U1|Equal7~3 Timer_lsl:U1|Equal7~4 Timer_lsl:U1|Equal7~7 Timer_lsl:U1|countc1~7 Timer_lsl:U1|\clkc1:countc1[8] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y24 X32_Y36 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Warning: Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EDA实验/Cycle_final/Cycle_lsl.fit.smsg " "Info: Generated suppressed messages file D:/EDA实验/Cycle_final/Cycle_lsl.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Info: Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 13:48:50 2019 " "Info: Processing ended: Fri May 31 13:48:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 13:48:51 2019 " "Info: Processing started: Fri May 31 13:48:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Cycle_lsl -c Cycle_lsl " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Cycle_lsl -c Cycle_lsl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 13:48:55 2019 " "Info: Processing ended: Fri May 31 13:48:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 13:48:57 2019 " "Info: Processing started: Fri May 31 13:48:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Cycle_lsl -c Cycle_lsl --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cycle_lsl -c Cycle_lsl --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY2 " "Info: Assuming node \"KEY2\" is an undefined clock" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 6 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY1 " "Info: Assuming node \"KEY1\" is an undefined clock" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 5 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|clk_data " "Info: Detected ripple clock \"Timer_lsl:U1\|clk_data\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 50 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|clk_data" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|clk1_data " "Info: Detected ripple clock \"Timer_lsl:U1\|clk1_data\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 63 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|clk1_data" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|clk2_data " "Info: Detected ripple clock \"Timer_lsl:U1\|clk2_data\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 77 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|clk2_data" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|clkc1_data " "Info: Detected ripple clock \"Timer_lsl:U1\|clkc1_data\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 91 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|clkc1_data" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|clkc2_data " "Info: Detected ripple clock \"Timer_lsl:U1\|clkc2_data\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 105 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|clkc2_data" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux21a:U2\|Mux0~0 " "Info: Detected gated clock \"mux21a:U2\|Mux0~0\" as buffer" {  } { { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux21a:U2\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux21a:U2\|Mux0~1 " "Info: Detected gated clock \"mux21a:U2\|Mux0~1\" as buffer" {  } { { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux21a:U2\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux21a:U2\|Mux0~3 " "Info: Detected gated clock \"mux21a:U2\|Mux0~3\" as buffer" {  } { { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux21a:U2\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux21a:U2\|Mux0~4 " "Info: Detected gated clock \"mux21a:U2\|Mux0~4\" as buffer" {  } { { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux21a:U2\|Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Timer_lsl:U1\|Add0~3 " "Info: Detected gated clock \"Timer_lsl:U1\|Add0~3\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|Add0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|NUM2\[2\] " "Info: Detected ripple clock \"Timer_lsl:U1\|NUM2\[2\]\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|NUM2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|NUM1\[2\] " "Info: Detected ripple clock \"Timer_lsl:U1\|NUM1\[2\]\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 32 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|NUM1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|NUM1\[1\] " "Info: Detected ripple clock \"Timer_lsl:U1\|NUM1\[1\]\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 32 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|NUM1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|NUM1\[0\] " "Info: Detected ripple clock \"Timer_lsl:U1\|NUM1\[0\]\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 32 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|NUM1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|NUM2\[0\] " "Info: Detected ripple clock \"Timer_lsl:U1\|NUM2\[0\]\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|NUM2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Timer_lsl:U1\|Add0~1 " "Info: Detected gated clock \"Timer_lsl:U1\|Add0~1\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|Add0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Timer_lsl:U1\|Add0~2 " "Info: Detected gated clock \"Timer_lsl:U1\|Add0~2\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|Add0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Timer_lsl:U1\|Add0~0 " "Info: Detected gated clock \"Timer_lsl:U1\|Add0~0\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|Add0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|NUM2\[1\] " "Info: Detected ripple clock \"Timer_lsl:U1\|NUM2\[1\]\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|NUM2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY2 register Timer_lsl:U1\|NUM2\[0\] register Timer_lsl:U1\|NUM2\[1\] 312.7 MHz 3.198 ns Internal " "Info: Clock \"KEY2\" has Internal fmax of 312.7 MHz between source register \"Timer_lsl:U1\|NUM2\[0\]\" and destination register \"Timer_lsl:U1\|NUM2\[1\]\" (period= 3.198 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.753 ns + Longest register register " "Info: + Longest register to register delay is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Timer_lsl:U1\|NUM2\[0\] 1 REG LCFF_X30_Y35_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 6; REG Node = 'Timer_lsl:U1\|NUM2\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer_lsl:U1|NUM2[0] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.437 ns) 0.966 ns Timer_lsl:U1\|Add0~2 2 COMB LCCOMB_X30_Y35_N4 9 " "Info: 2: + IC(0.529 ns) + CELL(0.437 ns) = 0.966 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 9; COMB Node = 'Timer_lsl:U1\|Add0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Timer_lsl:U1|NUM2[0] Timer_lsl:U1|Add0~2 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.419 ns) 1.685 ns Timer_lsl:U1\|LessThan1~0 3 COMB LCCOMB_X30_Y35_N28 2 " "Info: 3: + IC(0.300 ns) + CELL(0.419 ns) = 1.685 ns; Loc. = LCCOMB_X30_Y35_N28; Fanout = 2; COMB Node = 'Timer_lsl:U1\|LessThan1~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { Timer_lsl:U1|Add0~2 Timer_lsl:U1|LessThan1~0 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.660 ns) 2.753 ns Timer_lsl:U1\|NUM2\[1\] 4 REG LCFF_X31_Y35_N23 4 " "Info: 4: + IC(0.408 ns) + CELL(0.660 ns) = 2.753 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 4; REG Node = 'Timer_lsl:U1\|NUM2\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { Timer_lsl:U1|LessThan1~0 Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 55.07 % ) " "Info: Total cell delay = 1.516 ns ( 55.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 44.93 % ) " "Info: Total interconnect delay = 1.237 ns ( 44.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { Timer_lsl:U1|NUM2[0] Timer_lsl:U1|Add0~2 Timer_lsl:U1|LessThan1~0 Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { Timer_lsl:U1|NUM2[0] {} Timer_lsl:U1|Add0~2 {} Timer_lsl:U1|LessThan1~0 {} Timer_lsl:U1|NUM2[1] {} } { 0.000ns 0.529ns 0.300ns 0.408ns } { 0.000ns 0.437ns 0.419ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.231 ns - Smallest " "Info: - Smallest clock skew is -0.231 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY2 destination 2.124 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY2\" to destination register is 2.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns KEY2 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'KEY2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY2 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.537 ns) 2.124 ns Timer_lsl:U1\|NUM2\[1\] 2 REG LCFF_X31_Y35_N23 4 " "Info: 2: + IC(0.608 ns) + CELL(0.537 ns) = 2.124 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 4; REG Node = 'Timer_lsl:U1\|NUM2\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { KEY2 Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 71.37 % ) " "Info: Total cell delay = 1.516 ns ( 71.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.608 ns ( 28.63 % ) " "Info: Total interconnect delay = 0.608 ns ( 28.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { KEY2 Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.124 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[1] {} } { 0.000ns 0.000ns 0.608ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY2 source 2.355 ns - Longest register " "Info: - Longest clock path from clock \"KEY2\" to source register is 2.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns KEY2 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'KEY2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY2 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.537 ns) 2.355 ns Timer_lsl:U1\|NUM2\[0\] 2 REG LCFF_X30_Y35_N9 6 " "Info: 2: + IC(0.839 ns) + CELL(0.537 ns) = 2.355 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 6; REG Node = 'Timer_lsl:U1\|NUM2\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { KEY2 Timer_lsl:U1|NUM2[0] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.37 % ) " "Info: Total cell delay = 1.516 ns ( 64.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.839 ns ( 35.63 % ) " "Info: Total interconnect delay = 0.839 ns ( 35.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { KEY2 Timer_lsl:U1|NUM2[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[0] {} } { 0.000ns 0.000ns 0.839ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { KEY2 Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.124 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[1] {} } { 0.000ns 0.000ns 0.608ns } { 0.000ns 0.979ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { KEY2 Timer_lsl:U1|NUM2[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[0] {} } { 0.000ns 0.000ns 0.839ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { Timer_lsl:U1|NUM2[0] Timer_lsl:U1|Add0~2 Timer_lsl:U1|LessThan1~0 Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { Timer_lsl:U1|NUM2[0] {} Timer_lsl:U1|Add0~2 {} Timer_lsl:U1|LessThan1~0 {} Timer_lsl:U1|NUM2[1] {} } { 0.000ns 0.529ns 0.300ns 0.408ns } { 0.000ns 0.437ns 0.419ns 0.660ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { KEY2 Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.124 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[1] {} } { 0.000ns 0.000ns 0.608ns } { 0.000ns 0.979ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { KEY2 Timer_lsl:U1|NUM2[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[0] {} } { 0.000ns 0.000ns 0.839ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY1 register C_STATE.S6 register C_STATE.S2 274.57 MHz 3.642 ns Internal " "Info: Clock \"KEY1\" has Internal fmax of 274.57 MHz between source register \"C_STATE.S6\" and destination register \"C_STATE.S2\" (period= 3.642 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.144 ns + Longest register register " "Info: + Longest register to register delay is 1.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C_STATE.S6 1 REG LCFF_X15_Y34_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y34_N17; Fanout = 6; REG Node = 'C_STATE.S6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_STATE.S6 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.275 ns) 0.663 ns WideOr0~0 2 COMB LCCOMB_X15_Y34_N30 2 " "Info: 2: + IC(0.388 ns) + CELL(0.275 ns) = 0.663 ns; Loc. = LCCOMB_X15_Y34_N30; Fanout = 2; COMB Node = 'WideOr0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { C_STATE.S6 WideOr0~0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 1.060 ns C_STATE.S2~0 3 COMB LCCOMB_X15_Y34_N20 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 1.060 ns; Loc. = LCCOMB_X15_Y34_N20; Fanout = 1; COMB Node = 'C_STATE.S2~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { WideOr0~0 C_STATE.S2~0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.144 ns C_STATE.S2 4 REG LCFF_X15_Y34_N21 7 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.144 ns; Loc. = LCFF_X15_Y34_N21; Fanout = 7; REG Node = 'C_STATE.S2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { C_STATE.S2~0 C_STATE.S2 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.509 ns ( 44.49 % ) " "Info: Total cell delay = 0.509 ns ( 44.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.635 ns ( 55.51 % ) " "Info: Total interconnect delay = 0.635 ns ( 55.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { C_STATE.S6 WideOr0~0 C_STATE.S2~0 C_STATE.S2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.144 ns" { C_STATE.S6 {} WideOr0~0 {} C_STATE.S2~0 {} C_STATE.S2 {} } { 0.000ns 0.388ns 0.247ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.284 ns - Smallest " "Info: - Smallest clock skew is -2.284 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY1 destination 5.720 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY1\" to destination register is 5.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns KEY1 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'KEY1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.787 ns) 2.606 ns Timer_lsl:U1\|NUM1\[2\] 2 REG LCFF_X30_Y35_N3 4 " "Info: 2: + IC(0.840 ns) + CELL(0.787 ns) = 2.606 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 4; REG Node = 'Timer_lsl:U1\|NUM1\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { KEY1 Timer_lsl:U1|NUM1[2] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.150 ns) 3.067 ns Timer_lsl:U1\|Add0~3 3 COMB LCCOMB_X30_Y35_N26 2 " "Info: 3: + IC(0.311 ns) + CELL(0.150 ns) = 3.067 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { Timer_lsl:U1|NUM1[2] Timer_lsl:U1|Add0~3 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 3.470 ns mux21a:U2\|Mux0 4 COMB LCCOMB_X30_Y35_N22 1 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 3.470 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.000 ns) 4.151 ns mux21a:U2\|Mux0~clkctrl 5 COMB CLKCTRL_G11 7 " "Info: 5: + IC(0.681 ns) + CELL(0.000 ns) = 4.151 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'mux21a:U2\|Mux0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 5.720 ns C_STATE.S2 6 REG LCFF_X15_Y34_N21 7 " "Info: 6: + IC(1.032 ns) + CELL(0.537 ns) = 5.720 ns; Loc. = LCFF_X15_Y34_N21; Fanout = 7; REG Node = 'C_STATE.S2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { mux21a:U2|Mux0~clkctrl C_STATE.S2 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.603 ns ( 45.51 % ) " "Info: Total cell delay = 2.603 ns ( 45.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.117 ns ( 54.49 % ) " "Info: Total interconnect delay = 3.117 ns ( 54.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { KEY1 Timer_lsl:U1|NUM1[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.720 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S2 {} } { 0.000ns 0.000ns 0.840ns 0.311ns 0.253ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY1 source 8.004 ns - Longest register " "Info: - Longest clock path from clock \"KEY1\" to source register is 8.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns KEY1 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'KEY1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.787 ns) 2.705 ns Timer_lsl:U1\|NUM1\[0\] 2 REG LCFF_X30_Y27_N23 8 " "Info: 2: + IC(0.939 ns) + CELL(0.787 ns) = 2.705 ns; Loc. = LCFF_X30_Y27_N23; Fanout = 8; REG Node = 'Timer_lsl:U1\|NUM1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { KEY1 Timer_lsl:U1|NUM1[0] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.150 ns) 3.988 ns Timer_lsl:U1\|Add0~0 3 COMB LCCOMB_X30_Y35_N30 8 " "Info: 3: + IC(1.133 ns) + CELL(0.150 ns) = 3.988 ns; Loc. = LCCOMB_X30_Y35_N30; Fanout = 8; COMB Node = 'Timer_lsl:U1\|Add0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { Timer_lsl:U1|NUM1[0] Timer_lsl:U1|Add0~0 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.393 ns) 4.649 ns mux21a:U2\|Mux0~3 4 COMB LCCOMB_X30_Y35_N6 1 " "Info: 4: + IC(0.268 ns) + CELL(0.393 ns) = 4.649 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 5.049 ns mux21a:U2\|Mux0~4 5 COMB LCCOMB_X30_Y35_N16 1 " "Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 5.049 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 5.754 ns mux21a:U2\|Mux0 6 COMB LCCOMB_X30_Y35_N22 1 " "Info: 6: + IC(0.267 ns) + CELL(0.438 ns) = 5.754 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { mux21a:U2|Mux0~4 mux21a:U2|Mux0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.000 ns) 6.435 ns mux21a:U2\|Mux0~clkctrl 7 COMB CLKCTRL_G11 7 " "Info: 7: + IC(0.681 ns) + CELL(0.000 ns) = 6.435 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'mux21a:U2\|Mux0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 8.004 ns C_STATE.S6 8 REG LCFF_X15_Y34_N17 6 " "Info: 8: + IC(1.032 ns) + CELL(0.537 ns) = 8.004 ns; Loc. = LCFF_X15_Y34_N17; Fanout = 6; REG Node = 'C_STATE.S6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { mux21a:U2|Mux0~clkctrl C_STATE.S6 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.434 ns ( 42.90 % ) " "Info: Total cell delay = 3.434 ns ( 42.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.570 ns ( 57.10 % ) " "Info: Total interconnect delay = 4.570 ns ( 57.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.004 ns" { KEY1 Timer_lsl:U1|NUM1[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.004 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S6 {} } { 0.000ns 0.000ns 0.939ns 1.133ns 0.268ns 0.250ns 0.267ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.393ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { KEY1 Timer_lsl:U1|NUM1[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.720 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S2 {} } { 0.000ns 0.000ns 0.840ns 0.311ns 0.253ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.004 ns" { KEY1 Timer_lsl:U1|NUM1[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.004 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S6 {} } { 0.000ns 0.000ns 0.939ns 1.133ns 0.268ns 0.250ns 0.267ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.393ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { C_STATE.S6 WideOr0~0 C_STATE.S2~0 C_STATE.S2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.144 ns" { C_STATE.S6 {} WideOr0~0 {} C_STATE.S2~0 {} C_STATE.S2 {} } { 0.000ns 0.388ns 0.247ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.084ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { KEY1 Timer_lsl:U1|NUM1[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.720 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S2 {} } { 0.000ns 0.000ns 0.840ns 0.311ns 0.253ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.004 ns" { KEY1 Timer_lsl:U1|NUM1[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.004 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S6 {} } { 0.000ns 0.000ns 0.939ns 1.133ns 0.268ns 0.250ns 0.267ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.393ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Timer_lsl:U1\|\\clkc2:countc2\[0\] register Timer_lsl:U1\|\\clkc2:countc2\[21\] 241.31 MHz 4.144 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 241.31 MHz between source register \"Timer_lsl:U1\|\\clkc2:countc2\[0\]\" and destination register \"Timer_lsl:U1\|\\clkc2:countc2\[21\]\" (period= 4.144 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.930 ns + Longest register register " "Info: + Longest register to register delay is 3.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Timer_lsl:U1\|\\clkc2:countc2\[0\] 1 REG LCFF_X31_Y27_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y27_N3; Fanout = 3; REG Node = 'Timer_lsl:U1\|\\clkc2:countc2\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer_lsl:U1|\clkc2:countc2[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.393 ns) 0.711 ns Timer_lsl:U1\|Add7~1 2 COMB LCCOMB_X31_Y27_N6 2 " "Info: 2: + IC(0.318 ns) + CELL(0.393 ns) = 0.711 ns; Loc. = LCCOMB_X31_Y27_N6; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { Timer_lsl:U1|\clkc2:countc2[0] Timer_lsl:U1|Add7~1 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.782 ns Timer_lsl:U1\|Add7~3 3 COMB LCCOMB_X31_Y27_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.782 ns; Loc. = LCCOMB_X31_Y27_N8; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~1 Timer_lsl:U1|Add7~3 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.853 ns Timer_lsl:U1\|Add7~5 4 COMB LCCOMB_X31_Y27_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.853 ns; Loc. = LCCOMB_X31_Y27_N10; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~3 Timer_lsl:U1|Add7~5 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.924 ns Timer_lsl:U1\|Add7~7 5 COMB LCCOMB_X31_Y27_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.924 ns; Loc. = LCCOMB_X31_Y27_N12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~5 Timer_lsl:U1|Add7~7 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.083 ns Timer_lsl:U1\|Add7~9 6 COMB LCCOMB_X31_Y27_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.083 ns; Loc. = LCCOMB_X31_Y27_N14; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Timer_lsl:U1|Add7~7 Timer_lsl:U1|Add7~9 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.154 ns Timer_lsl:U1\|Add7~11 7 COMB LCCOMB_X31_Y27_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.154 ns; Loc. = LCCOMB_X31_Y27_N16; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~11'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~9 Timer_lsl:U1|Add7~11 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.225 ns Timer_lsl:U1\|Add7~13 8 COMB LCCOMB_X31_Y27_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.225 ns; Loc. = LCCOMB_X31_Y27_N18; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~11 Timer_lsl:U1|Add7~13 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.296 ns Timer_lsl:U1\|Add7~15 9 COMB LCCOMB_X31_Y27_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.296 ns; Loc. = LCCOMB_X31_Y27_N20; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~13 Timer_lsl:U1|Add7~15 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.367 ns Timer_lsl:U1\|Add7~17 10 COMB LCCOMB_X31_Y27_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.367 ns; Loc. = LCCOMB_X31_Y27_N22; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~15 Timer_lsl:U1|Add7~17 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.438 ns Timer_lsl:U1\|Add7~19 11 COMB LCCOMB_X31_Y27_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.438 ns; Loc. = LCCOMB_X31_Y27_N24; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~17 Timer_lsl:U1|Add7~19 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.509 ns Timer_lsl:U1\|Add7~21 12 COMB LCCOMB_X31_Y27_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.509 ns; Loc. = LCCOMB_X31_Y27_N26; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~19 Timer_lsl:U1|Add7~21 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.580 ns Timer_lsl:U1\|Add7~23 13 COMB LCCOMB_X31_Y27_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.580 ns; Loc. = LCCOMB_X31_Y27_N28; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~21 Timer_lsl:U1|Add7~23 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.726 ns Timer_lsl:U1\|Add7~25 14 COMB LCCOMB_X31_Y27_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 1.726 ns; Loc. = LCCOMB_X31_Y27_N30; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~25'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Timer_lsl:U1|Add7~23 Timer_lsl:U1|Add7~25 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.797 ns Timer_lsl:U1\|Add7~27 15 COMB LCCOMB_X31_Y26_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.797 ns; Loc. = LCCOMB_X31_Y26_N0; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~27'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~25 Timer_lsl:U1|Add7~27 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.868 ns Timer_lsl:U1\|Add7~29 16 COMB LCCOMB_X31_Y26_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.868 ns; Loc. = LCCOMB_X31_Y26_N2; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~29'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~27 Timer_lsl:U1|Add7~29 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.939 ns Timer_lsl:U1\|Add7~31 17 COMB LCCOMB_X31_Y26_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.939 ns; Loc. = LCCOMB_X31_Y26_N4; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~29 Timer_lsl:U1|Add7~31 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.010 ns Timer_lsl:U1\|Add7~33 18 COMB LCCOMB_X31_Y26_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.010 ns; Loc. = LCCOMB_X31_Y26_N6; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~33'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~31 Timer_lsl:U1|Add7~33 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.081 ns Timer_lsl:U1\|Add7~35 19 COMB LCCOMB_X31_Y26_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.081 ns; Loc. = LCCOMB_X31_Y26_N8; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~35'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~33 Timer_lsl:U1|Add7~35 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.152 ns Timer_lsl:U1\|Add7~37 20 COMB LCCOMB_X31_Y26_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.152 ns; Loc. = LCCOMB_X31_Y26_N10; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~37'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~35 Timer_lsl:U1|Add7~37 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.223 ns Timer_lsl:U1\|Add7~39 21 COMB LCCOMB_X31_Y26_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.223 ns; Loc. = LCCOMB_X31_Y26_N12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~39'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add7~37 Timer_lsl:U1|Add7~39 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.382 ns Timer_lsl:U1\|Add7~41 22 COMB LCCOMB_X31_Y26_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 2.382 ns; Loc. = LCCOMB_X31_Y26_N14; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add7~41'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Timer_lsl:U1|Add7~39 Timer_lsl:U1|Add7~41 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.792 ns Timer_lsl:U1\|Add7~42 23 COMB LCCOMB_X31_Y26_N16 1 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 2.792 ns; Loc. = LCCOMB_X31_Y26_N16; Fanout = 1; COMB Node = 'Timer_lsl:U1\|Add7~42'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Timer_lsl:U1|Add7~41 Timer_lsl:U1|Add7~42 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.275 ns) 3.846 ns Timer_lsl:U1\|countc2~2 24 COMB LCCOMB_X30_Y27_N10 1 " "Info: 24: + IC(0.779 ns) + CELL(0.275 ns) = 3.846 ns; Loc. = LCCOMB_X30_Y27_N10; Fanout = 1; COMB Node = 'Timer_lsl:U1\|countc2~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { Timer_lsl:U1|Add7~42 Timer_lsl:U1|countc2~2 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.930 ns Timer_lsl:U1\|\\clkc2:countc2\[21\] 25 REG LCFF_X30_Y27_N11 3 " "Info: 25: + IC(0.000 ns) + CELL(0.084 ns) = 3.930 ns; Loc. = LCFF_X30_Y27_N11; Fanout = 3; REG Node = 'Timer_lsl:U1\|\\clkc2:countc2\[21\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Timer_lsl:U1|countc2~2 Timer_lsl:U1|\clkc2:countc2[21] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.833 ns ( 72.09 % ) " "Info: Total cell delay = 2.833 ns ( 72.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.097 ns ( 27.91 % ) " "Info: Total interconnect delay = 1.097 ns ( 27.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.930 ns" { Timer_lsl:U1|\clkc2:countc2[0] Timer_lsl:U1|Add7~1 Timer_lsl:U1|Add7~3 Timer_lsl:U1|Add7~5 Timer_lsl:U1|Add7~7 Timer_lsl:U1|Add7~9 Timer_lsl:U1|Add7~11 Timer_lsl:U1|Add7~13 Timer_lsl:U1|Add7~15 Timer_lsl:U1|Add7~17 Timer_lsl:U1|Add7~19 Timer_lsl:U1|Add7~21 Timer_lsl:U1|Add7~23 Timer_lsl:U1|Add7~25 Timer_lsl:U1|Add7~27 Timer_lsl:U1|Add7~29 Timer_lsl:U1|Add7~31 Timer_lsl:U1|Add7~33 Timer_lsl:U1|Add7~35 Timer_lsl:U1|Add7~37 Timer_lsl:U1|Add7~39 Timer_lsl:U1|Add7~41 Timer_lsl:U1|Add7~42 Timer_lsl:U1|countc2~2 Timer_lsl:U1|\clkc2:countc2[21] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.930 ns" { Timer_lsl:U1|\clkc2:countc2[0] {} Timer_lsl:U1|Add7~1 {} Timer_lsl:U1|Add7~3 {} Timer_lsl:U1|Add7~5 {} Timer_lsl:U1|Add7~7 {} Timer_lsl:U1|Add7~9 {} Timer_lsl:U1|Add7~11 {} Timer_lsl:U1|Add7~13 {} Timer_lsl:U1|Add7~15 {} Timer_lsl:U1|Add7~17 {} Timer_lsl:U1|Add7~19 {} Timer_lsl:U1|Add7~21 {} Timer_lsl:U1|Add7~23 {} Timer_lsl:U1|Add7~25 {} Timer_lsl:U1|Add7~27 {} Timer_lsl:U1|Add7~29 {} Timer_lsl:U1|Add7~31 {} Timer_lsl:U1|Add7~33 {} Timer_lsl:U1|Add7~35 {} Timer_lsl:U1|Add7~37 {} Timer_lsl:U1|Add7~39 {} Timer_lsl:U1|Add7~41 {} Timer_lsl:U1|Add7~42 {} Timer_lsl:U1|countc2~2 {} Timer_lsl:U1|\clkc2:countc2[21] {} } { 0.000ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.779ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.657 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 6; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.657 ns Timer_lsl:U1\|\\clkc2:countc2\[21\] 3 REG LCFF_X30_Y27_N11 3 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X30_Y27_N11; Fanout = 3; REG Node = 'Timer_lsl:U1\|\\clkc2:countc2\[21\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { CLK~clkctrl Timer_lsl:U1|\clkc2:countc2[21] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.81 % ) " "Info: Total cell delay = 1.536 ns ( 57.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 42.19 % ) " "Info: Total interconnect delay = 1.121 ns ( 42.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLK CLK~clkctrl Timer_lsl:U1|\clkc2:countc2[21] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|\clkc2:countc2[21] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.657 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 6; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.657 ns Timer_lsl:U1\|\\clkc2:countc2\[0\] 3 REG LCFF_X31_Y27_N3 3 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X31_Y27_N3; Fanout = 3; REG Node = 'Timer_lsl:U1\|\\clkc2:countc2\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { CLK~clkctrl Timer_lsl:U1|\clkc2:countc2[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.81 % ) " "Info: Total cell delay = 1.536 ns ( 57.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 42.19 % ) " "Info: Total interconnect delay = 1.121 ns ( 42.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLK CLK~clkctrl Timer_lsl:U1|\clkc2:countc2[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|\clkc2:countc2[0] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLK CLK~clkctrl Timer_lsl:U1|\clkc2:countc2[21] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|\clkc2:countc2[21] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLK CLK~clkctrl Timer_lsl:U1|\clkc2:countc2[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|\clkc2:countc2[0] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.930 ns" { Timer_lsl:U1|\clkc2:countc2[0] Timer_lsl:U1|Add7~1 Timer_lsl:U1|Add7~3 Timer_lsl:U1|Add7~5 Timer_lsl:U1|Add7~7 Timer_lsl:U1|Add7~9 Timer_lsl:U1|Add7~11 Timer_lsl:U1|Add7~13 Timer_lsl:U1|Add7~15 Timer_lsl:U1|Add7~17 Timer_lsl:U1|Add7~19 Timer_lsl:U1|Add7~21 Timer_lsl:U1|Add7~23 Timer_lsl:U1|Add7~25 Timer_lsl:U1|Add7~27 Timer_lsl:U1|Add7~29 Timer_lsl:U1|Add7~31 Timer_lsl:U1|Add7~33 Timer_lsl:U1|Add7~35 Timer_lsl:U1|Add7~37 Timer_lsl:U1|Add7~39 Timer_lsl:U1|Add7~41 Timer_lsl:U1|Add7~42 Timer_lsl:U1|countc2~2 Timer_lsl:U1|\clkc2:countc2[21] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.930 ns" { Timer_lsl:U1|\clkc2:countc2[0] {} Timer_lsl:U1|Add7~1 {} Timer_lsl:U1|Add7~3 {} Timer_lsl:U1|Add7~5 {} Timer_lsl:U1|Add7~7 {} Timer_lsl:U1|Add7~9 {} Timer_lsl:U1|Add7~11 {} Timer_lsl:U1|Add7~13 {} Timer_lsl:U1|Add7~15 {} Timer_lsl:U1|Add7~17 {} Timer_lsl:U1|Add7~19 {} Timer_lsl:U1|Add7~21 {} Timer_lsl:U1|Add7~23 {} Timer_lsl:U1|Add7~25 {} Timer_lsl:U1|Add7~27 {} Timer_lsl:U1|Add7~29 {} Timer_lsl:U1|Add7~31 {} Timer_lsl:U1|Add7~33 {} Timer_lsl:U1|Add7~35 {} Timer_lsl:U1|Add7~37 {} Timer_lsl:U1|Add7~39 {} Timer_lsl:U1|Add7~41 {} Timer_lsl:U1|Add7~42 {} Timer_lsl:U1|countc2~2 {} Timer_lsl:U1|\clkc2:countc2[21] {} } { 0.000ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.779ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLK CLK~clkctrl Timer_lsl:U1|\clkc2:countc2[21] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|\clkc2:countc2[21] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLK CLK~clkctrl Timer_lsl:U1|\clkc2:countc2[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|\clkc2:countc2[0] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "KEY2 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"KEY2\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "C_STATE.S0 C_STATE.S1 KEY2 743 ps " "Info: Found hold time violation between source  pin or register \"C_STATE.S0\" and destination pin or register \"C_STATE.S1\" for clock \"KEY2\" (Hold time is 743 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.272 ns + Largest " "Info: + Largest clock skew is 1.272 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY2 destination 7.245 ns + Longest register " "Info: + Longest clock path from clock \"KEY2\" to destination register is 7.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns KEY2 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'KEY2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY2 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.787 ns) 2.605 ns Timer_lsl:U1\|NUM2\[0\] 2 REG LCFF_X30_Y35_N9 6 " "Info: 2: + IC(0.839 ns) + CELL(0.787 ns) = 2.605 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 6; REG Node = 'Timer_lsl:U1\|NUM2\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { KEY2 Timer_lsl:U1|NUM2[0] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.275 ns) 3.229 ns Timer_lsl:U1\|Add0~0 3 COMB LCCOMB_X30_Y35_N30 8 " "Info: 3: + IC(0.349 ns) + CELL(0.275 ns) = 3.229 ns; Loc. = LCCOMB_X30_Y35_N30; Fanout = 8; COMB Node = 'Timer_lsl:U1\|Add0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { Timer_lsl:U1|NUM2[0] Timer_lsl:U1|Add0~0 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.393 ns) 3.890 ns mux21a:U2\|Mux0~3 4 COMB LCCOMB_X30_Y35_N6 1 " "Info: 4: + IC(0.268 ns) + CELL(0.393 ns) = 3.890 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 4.290 ns mux21a:U2\|Mux0~4 5 COMB LCCOMB_X30_Y35_N16 1 " "Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 4.290 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 4.995 ns mux21a:U2\|Mux0 6 COMB LCCOMB_X30_Y35_N22 1 " "Info: 6: + IC(0.267 ns) + CELL(0.438 ns) = 4.995 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { mux21a:U2|Mux0~4 mux21a:U2|Mux0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.000 ns) 5.676 ns mux21a:U2\|Mux0~clkctrl 7 COMB CLKCTRL_G11 7 " "Info: 7: + IC(0.681 ns) + CELL(0.000 ns) = 5.676 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'mux21a:U2\|Mux0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 7.245 ns C_STATE.S1 8 REG LCFF_X15_Y34_N1 3 " "Info: 8: + IC(1.032 ns) + CELL(0.537 ns) = 7.245 ns; Loc. = LCFF_X15_Y34_N1; Fanout = 3; REG Node = 'C_STATE.S1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.559 ns ( 49.12 % ) " "Info: Total cell delay = 3.559 ns ( 49.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.686 ns ( 50.88 % ) " "Info: Total interconnect delay = 3.686 ns ( 50.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.245 ns" { KEY2 Timer_lsl:U1|NUM2[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.245 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 0.839ns 0.349ns 0.268ns 0.250ns 0.267ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.393ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY2 source 5.973 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY2\" to source register is 5.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns KEY2 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'KEY2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY2 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.787 ns) 2.374 ns Timer_lsl:U1\|NUM2\[2\] 2 REG LCFF_X31_Y35_N25 4 " "Info: 2: + IC(0.608 ns) + CELL(0.787 ns) = 2.374 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 4; REG Node = 'Timer_lsl:U1\|NUM2\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { KEY2 Timer_lsl:U1|NUM2[2] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.420 ns) 3.320 ns Timer_lsl:U1\|Add0~3 3 COMB LCCOMB_X30_Y35_N26 2 " "Info: 3: + IC(0.526 ns) + CELL(0.420 ns) = 3.320 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { Timer_lsl:U1|NUM2[2] Timer_lsl:U1|Add0~3 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 3.723 ns mux21a:U2\|Mux0 4 COMB LCCOMB_X30_Y35_N22 1 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 3.723 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.000 ns) 4.404 ns mux21a:U2\|Mux0~clkctrl 5 COMB CLKCTRL_G11 7 " "Info: 5: + IC(0.681 ns) + CELL(0.000 ns) = 4.404 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'mux21a:U2\|Mux0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 5.973 ns C_STATE.S0 6 REG LCFF_X15_Y34_N7 3 " "Info: 6: + IC(1.032 ns) + CELL(0.537 ns) = 5.973 ns; Loc. = LCFF_X15_Y34_N7; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.873 ns ( 48.10 % ) " "Info: Total cell delay = 2.873 ns ( 48.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.100 ns ( 51.90 % ) " "Info: Total interconnect delay = 3.100 ns ( 51.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.973 ns" { KEY2 Timer_lsl:U1|NUM2[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.973 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 0.608ns 0.526ns 0.253ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.420ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.245 ns" { KEY2 Timer_lsl:U1|NUM2[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.245 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 0.839ns 0.349ns 0.268ns 0.250ns 0.267ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.393ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.973 ns" { KEY2 Timer_lsl:U1|NUM2[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.973 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 0.608ns 0.526ns 0.253ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.420ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.545 ns - Shortest register register " "Info: - Shortest register to register delay is 0.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C_STATE.S0 1 REG LCFF_X15_Y34_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y34_N7; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_STATE.S0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.150 ns) 0.461 ns C_STATE.S1~0 2 COMB LCCOMB_X15_Y34_N0 1 " "Info: 2: + IC(0.311 ns) + CELL(0.150 ns) = 0.461 ns; Loc. = LCCOMB_X15_Y34_N0; Fanout = 1; COMB Node = 'C_STATE.S1~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { C_STATE.S0 C_STATE.S1~0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.545 ns C_STATE.S1 3 REG LCFF_X15_Y34_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X15_Y34_N1; Fanout = 3; REG Node = 'C_STATE.S1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { C_STATE.S1~0 C_STATE.S1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.94 % ) " "Info: Total cell delay = 0.234 ns ( 42.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.311 ns ( 57.06 % ) " "Info: Total interconnect delay = 0.311 ns ( 57.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { C_STATE.S0 C_STATE.S1~0 C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { C_STATE.S0 {} C_STATE.S1~0 {} C_STATE.S1 {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.245 ns" { KEY2 Timer_lsl:U1|NUM2[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.245 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 0.839ns 0.349ns 0.268ns 0.250ns 0.267ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.393ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.973 ns" { KEY2 Timer_lsl:U1|NUM2[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.973 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 0.608ns 0.526ns 0.253ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.420ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { C_STATE.S0 C_STATE.S1~0 C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { C_STATE.S0 {} C_STATE.S1~0 {} C_STATE.S1 {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "KEY1 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"KEY1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "C_STATE.S0 C_STATE.S1 KEY1 1.755 ns " "Info: Found hold time violation between source  pin or register \"C_STATE.S0\" and destination pin or register \"C_STATE.S1\" for clock \"KEY1\" (Hold time is 1.755 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.284 ns + Largest " "Info: + Largest clock skew is 2.284 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY1 destination 8.004 ns + Longest register " "Info: + Longest clock path from clock \"KEY1\" to destination register is 8.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns KEY1 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'KEY1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.787 ns) 2.705 ns Timer_lsl:U1\|NUM1\[0\] 2 REG LCFF_X30_Y27_N23 8 " "Info: 2: + IC(0.939 ns) + CELL(0.787 ns) = 2.705 ns; Loc. = LCFF_X30_Y27_N23; Fanout = 8; REG Node = 'Timer_lsl:U1\|NUM1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { KEY1 Timer_lsl:U1|NUM1[0] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.150 ns) 3.988 ns Timer_lsl:U1\|Add0~0 3 COMB LCCOMB_X30_Y35_N30 8 " "Info: 3: + IC(1.133 ns) + CELL(0.150 ns) = 3.988 ns; Loc. = LCCOMB_X30_Y35_N30; Fanout = 8; COMB Node = 'Timer_lsl:U1\|Add0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { Timer_lsl:U1|NUM1[0] Timer_lsl:U1|Add0~0 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.393 ns) 4.649 ns mux21a:U2\|Mux0~3 4 COMB LCCOMB_X30_Y35_N6 1 " "Info: 4: + IC(0.268 ns) + CELL(0.393 ns) = 4.649 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 5.049 ns mux21a:U2\|Mux0~4 5 COMB LCCOMB_X30_Y35_N16 1 " "Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 5.049 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 5.754 ns mux21a:U2\|Mux0 6 COMB LCCOMB_X30_Y35_N22 1 " "Info: 6: + IC(0.267 ns) + CELL(0.438 ns) = 5.754 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { mux21a:U2|Mux0~4 mux21a:U2|Mux0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.000 ns) 6.435 ns mux21a:U2\|Mux0~clkctrl 7 COMB CLKCTRL_G11 7 " "Info: 7: + IC(0.681 ns) + CELL(0.000 ns) = 6.435 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'mux21a:U2\|Mux0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 8.004 ns C_STATE.S1 8 REG LCFF_X15_Y34_N1 3 " "Info: 8: + IC(1.032 ns) + CELL(0.537 ns) = 8.004 ns; Loc. = LCFF_X15_Y34_N1; Fanout = 3; REG Node = 'C_STATE.S1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.434 ns ( 42.90 % ) " "Info: Total cell delay = 3.434 ns ( 42.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.570 ns ( 57.10 % ) " "Info: Total interconnect delay = 4.570 ns ( 57.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.004 ns" { KEY1 Timer_lsl:U1|NUM1[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.004 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 0.939ns 1.133ns 0.268ns 0.250ns 0.267ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.393ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY1 source 5.720 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY1\" to source register is 5.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns KEY1 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'KEY1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.787 ns) 2.606 ns Timer_lsl:U1\|NUM1\[2\] 2 REG LCFF_X30_Y35_N3 4 " "Info: 2: + IC(0.840 ns) + CELL(0.787 ns) = 2.606 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 4; REG Node = 'Timer_lsl:U1\|NUM1\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { KEY1 Timer_lsl:U1|NUM1[2] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.150 ns) 3.067 ns Timer_lsl:U1\|Add0~3 3 COMB LCCOMB_X30_Y35_N26 2 " "Info: 3: + IC(0.311 ns) + CELL(0.150 ns) = 3.067 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { Timer_lsl:U1|NUM1[2] Timer_lsl:U1|Add0~3 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 3.470 ns mux21a:U2\|Mux0 4 COMB LCCOMB_X30_Y35_N22 1 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 3.470 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.000 ns) 4.151 ns mux21a:U2\|Mux0~clkctrl 5 COMB CLKCTRL_G11 7 " "Info: 5: + IC(0.681 ns) + CELL(0.000 ns) = 4.151 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'mux21a:U2\|Mux0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 5.720 ns C_STATE.S0 6 REG LCFF_X15_Y34_N7 3 " "Info: 6: + IC(1.032 ns) + CELL(0.537 ns) = 5.720 ns; Loc. = LCFF_X15_Y34_N7; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.603 ns ( 45.51 % ) " "Info: Total cell delay = 2.603 ns ( 45.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.117 ns ( 54.49 % ) " "Info: Total interconnect delay = 3.117 ns ( 54.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { KEY1 Timer_lsl:U1|NUM1[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.720 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 0.840ns 0.311ns 0.253ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.004 ns" { KEY1 Timer_lsl:U1|NUM1[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.004 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 0.939ns 1.133ns 0.268ns 0.250ns 0.267ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.393ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { KEY1 Timer_lsl:U1|NUM1[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.720 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 0.840ns 0.311ns 0.253ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.545 ns - Shortest register register " "Info: - Shortest register to register delay is 0.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C_STATE.S0 1 REG LCFF_X15_Y34_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y34_N7; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_STATE.S0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.150 ns) 0.461 ns C_STATE.S1~0 2 COMB LCCOMB_X15_Y34_N0 1 " "Info: 2: + IC(0.311 ns) + CELL(0.150 ns) = 0.461 ns; Loc. = LCCOMB_X15_Y34_N0; Fanout = 1; COMB Node = 'C_STATE.S1~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { C_STATE.S0 C_STATE.S1~0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.545 ns C_STATE.S1 3 REG LCFF_X15_Y34_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X15_Y34_N1; Fanout = 3; REG Node = 'C_STATE.S1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { C_STATE.S1~0 C_STATE.S1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.94 % ) " "Info: Total cell delay = 0.234 ns ( 42.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.311 ns ( 57.06 % ) " "Info: Total interconnect delay = 0.311 ns ( 57.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { C_STATE.S0 C_STATE.S1~0 C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { C_STATE.S0 {} C_STATE.S1~0 {} C_STATE.S1 {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.004 ns" { KEY1 Timer_lsl:U1|NUM1[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.004 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 0.939ns 1.133ns 0.268ns 0.250ns 0.267ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.393ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { KEY1 Timer_lsl:U1|NUM1[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.720 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 0.840ns 0.311ns 0.253ns 0.681ns 1.032ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { C_STATE.S0 C_STATE.S1~0 C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { C_STATE.S0 {} C_STATE.S1~0 {} C_STATE.S1 {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK HEX2\[6\] C_STATE.S4 15.743 ns register " "Info: tco from clock \"CLK\" to destination pin \"HEX2\[6\]\" through register \"C_STATE.S4\" is 15.743 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.208 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 8.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 6; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.787 ns) 3.780 ns Timer_lsl:U1\|clkc2_data 2 REG LCFF_X30_Y31_N19 2 " "Info: 2: + IC(1.994 ns) + CELL(0.787 ns) = 3.780 ns; Loc. = LCFF_X30_Y31_N19; Fanout = 2; REG Node = 'Timer_lsl:U1\|clkc2_data'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { CLK Timer_lsl:U1|clkc2_data } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.271 ns) 4.853 ns mux21a:U2\|Mux0~3 3 COMB LCCOMB_X30_Y35_N6 1 " "Info: 3: + IC(0.802 ns) + CELL(0.271 ns) = 4.853 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { Timer_lsl:U1|clkc2_data mux21a:U2|Mux0~3 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 5.253 ns mux21a:U2\|Mux0~4 4 COMB LCCOMB_X30_Y35_N16 1 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 5.253 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 5.958 ns mux21a:U2\|Mux0 5 COMB LCCOMB_X30_Y35_N22 1 " "Info: 5: + IC(0.267 ns) + CELL(0.438 ns) = 5.958 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { mux21a:U2|Mux0~4 mux21a:U2|Mux0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.000 ns) 6.639 ns mux21a:U2\|Mux0~clkctrl 6 COMB CLKCTRL_G11 7 " "Info: 6: + IC(0.681 ns) + CELL(0.000 ns) = 6.639 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'mux21a:U2\|Mux0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 8.208 ns C_STATE.S4 7 REG LCFF_X15_Y34_N25 10 " "Info: 7: + IC(1.032 ns) + CELL(0.537 ns) = 8.208 ns; Loc. = LCFF_X15_Y34_N25; Fanout = 10; REG Node = 'C_STATE.S4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { mux21a:U2|Mux0~clkctrl C_STATE.S4 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.182 ns ( 38.77 % ) " "Info: Total cell delay = 3.182 ns ( 38.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.026 ns ( 61.23 % ) " "Info: Total interconnect delay = 5.026 ns ( 61.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.208 ns" { CLK Timer_lsl:U1|clkc2_data mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.208 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clkc2_data {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S4 {} } { 0.000ns 0.000ns 1.994ns 0.802ns 0.250ns 0.267ns 0.681ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.271ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.285 ns + Longest register pin " "Info: + Longest register to pin delay is 7.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C_STATE.S4 1 REG LCFF_X15_Y34_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y34_N25; Fanout = 10; REG Node = 'C_STATE.S4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_STATE.S4 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.398 ns) 1.235 ns HEX0~0 2 COMB LCCOMB_X16_Y32_N8 4 " "Info: 2: + IC(0.837 ns) + CELL(0.398 ns) = 1.235 ns; Loc. = LCCOMB_X16_Y32_N8; Fanout = 4; COMB Node = 'HEX0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { C_STATE.S4 HEX0~0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.252 ns) + CELL(2.798 ns) 7.285 ns HEX2\[6\] 3 PIN PIN_W11 0 " "Info: 3: + IC(3.252 ns) + CELL(2.798 ns) = 7.285 ns; Loc. = PIN_W11; Fanout = 0; PIN Node = 'HEX2\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.050 ns" { HEX0~0 HEX2[6] } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.196 ns ( 43.87 % ) " "Info: Total cell delay = 3.196 ns ( 43.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.089 ns ( 56.13 % ) " "Info: Total interconnect delay = 4.089 ns ( 56.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.285 ns" { C_STATE.S4 HEX0~0 HEX2[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.285 ns" { C_STATE.S4 {} HEX0~0 {} HEX2[6] {} } { 0.000ns 0.837ns 3.252ns } { 0.000ns 0.398ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.208 ns" { CLK Timer_lsl:U1|clkc2_data mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.208 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clkc2_data {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S4 {} } { 0.000ns 0.000ns 1.994ns 0.802ns 0.250ns 0.267ns 0.681ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.271ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.285 ns" { C_STATE.S4 HEX0~0 HEX2[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.285 ns" { C_STATE.S4 {} HEX0~0 {} HEX2[6] {} } { 0.000ns 0.837ns 3.252ns } { 0.000ns 0.398ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 13:48:58 2019 " "Info: Processing ended: Fri May 31 13:48:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
