
*** Running vivado
    with args -log aes128_zynq_interface_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source aes128_zynq_interface_wrapper.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source aes128_zynq_interface_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/SW/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top aes128_zynq_interface_wrapper -part xczu1cg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu1cg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint 'e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_aes128_wrapper_0_0/aes128_zynq_interface_aes128_wrapper_0_0.dcp' for cell 'aes128_zynq_interface_i/aes128_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_4_0/aes128_zynq_interface_axi_gpio_4_0.dcp' for cell 'aes128_zynq_interface_i/axi_gpio_ctrl_stat'
INFO: [Project 1-454] Reading design checkpoint 'e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_2_0/aes128_zynq_interface_axi_gpio_2_0.dcp' for cell 'aes128_zynq_interface_i/axi_gpio_qword1_i'
INFO: [Project 1-454] Reading design checkpoint 'e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_0_0/aes128_zynq_interface_axi_gpio_0_0.dcp' for cell 'aes128_zynq_interface_i/axi_gpio_qword1_o'
INFO: [Project 1-454] Reading design checkpoint 'e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_3_0/aes128_zynq_interface_axi_gpio_3_0.dcp' for cell 'aes128_zynq_interface_i/axi_gpio_qword2_i'
INFO: [Project 1-454] Reading design checkpoint 'e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_1_0/aes128_zynq_interface_axi_gpio_1_0.dcp' for cell 'aes128_zynq_interface_i/axi_gpio_qword2_o'
INFO: [Project 1-454] Reading design checkpoint 'e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_rst_ps8_0_100M_0/aes128_zynq_interface_rst_ps8_0_100M_0.dcp' for cell 'aes128_zynq_interface_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_zynq_ultra_ps_e_0_0/aes128_zynq_interface_zynq_ultra_ps_e_0_0.dcp' for cell 'aes128_zynq_interface_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_xbar_0/aes128_zynq_interface_xbar_0.dcp' for cell 'aes128_zynq_interface_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_auto_ds_0/aes128_zynq_interface_auto_ds_0.dcp' for cell 'aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_auto_pc_0/aes128_zynq_interface_auto_pc_0.dcp' for cell 'aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_auto_ds_1/aes128_zynq_interface_auto_ds_1.dcp' for cell 'aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_auto_pc_1/aes128_zynq_interface_auto_pc_1.dcp' for cell 'aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 1092.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 676 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_zynq_ultra_ps_e_0_0/aes128_zynq_interface_zynq_ultra_ps_e_0_0.xdc] for cell 'aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_zynq_ultra_ps_e_0_0/aes128_zynq_interface_zynq_ultra_ps_e_0_0.xdc] for cell 'aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_0_0/aes128_zynq_interface_axi_gpio_0_0_board.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_qword1_o/U0'
Finished Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_0_0/aes128_zynq_interface_axi_gpio_0_0_board.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_qword1_o/U0'
Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_0_0/aes128_zynq_interface_axi_gpio_0_0.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_qword1_o/U0'
Finished Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_0_0/aes128_zynq_interface_axi_gpio_0_0.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_qword1_o/U0'
Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_1_0/aes128_zynq_interface_axi_gpio_1_0_board.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_qword2_o/U0'
Finished Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_1_0/aes128_zynq_interface_axi_gpio_1_0_board.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_qword2_o/U0'
Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_1_0/aes128_zynq_interface_axi_gpio_1_0.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_qword2_o/U0'
Finished Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_1_0/aes128_zynq_interface_axi_gpio_1_0.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_qword2_o/U0'
Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_2_0/aes128_zynq_interface_axi_gpio_2_0_board.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_qword1_i/U0'
Finished Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_2_0/aes128_zynq_interface_axi_gpio_2_0_board.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_qword1_i/U0'
Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_2_0/aes128_zynq_interface_axi_gpio_2_0.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_qword1_i/U0'
Finished Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_2_0/aes128_zynq_interface_axi_gpio_2_0.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_qword1_i/U0'
Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_3_0/aes128_zynq_interface_axi_gpio_3_0_board.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_qword2_i/U0'
Finished Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_3_0/aes128_zynq_interface_axi_gpio_3_0_board.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_qword2_i/U0'
Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_3_0/aes128_zynq_interface_axi_gpio_3_0.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_qword2_i/U0'
Finished Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_3_0/aes128_zynq_interface_axi_gpio_3_0.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_qword2_i/U0'
Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_4_0/aes128_zynq_interface_axi_gpio_4_0_board.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0'
Finished Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_4_0/aes128_zynq_interface_axi_gpio_4_0_board.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0'
Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_4_0/aes128_zynq_interface_axi_gpio_4_0.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0'
Finished Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_axi_gpio_4_0/aes128_zynq_interface_axi_gpio_4_0.xdc] for cell 'aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0'
Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_rst_ps8_0_100M_0/aes128_zynq_interface_rst_ps8_0_100M_0_board.xdc] for cell 'aes128_zynq_interface_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_rst_ps8_0_100M_0/aes128_zynq_interface_rst_ps8_0_100M_0_board.xdc] for cell 'aes128_zynq_interface_i/rst_ps8_0_100M/U0'
Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_rst_ps8_0_100M_0/aes128_zynq_interface_rst_ps8_0_100M_0.xdc] for cell 'aes128_zynq_interface_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_rst_ps8_0_100M_0/aes128_zynq_interface_rst_ps8_0_100M_0.xdc] for cell 'aes128_zynq_interface_i/rst_ps8_0_100M/U0'
Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_auto_ds_0/aes128_zynq_interface_auto_ds_0_clocks.xdc] for cell 'aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_auto_ds_0/aes128_zynq_interface_auto_ds_0_clocks.xdc] for cell 'aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_auto_ds_1/aes128_zynq_interface_auto_ds_1_clocks.xdc] for cell 'aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_auto_ds_1/aes128_zynq_interface_auto_ds_1_clocks.xdc] for cell 'aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1210.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1210.965 ; gain = 670.305
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu1cg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.782 . Memory (MB): peak = 1244.879 ; gain = 33.914

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 170935238

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1505.656 ; gain = 260.777

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 10 pins
INFO: [Opt 31-138] Pushed 10 inverter(s) to 827 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c3ce77ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1854.551 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 316 cells
INFO: [Opt 31-1021] In phase Retarget, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 129564d1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.384 . Memory (MB): peak = 1854.551 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 132390a48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.542 . Memory (MB): peak = 1854.551 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 413 cells
INFO: [Opt 31-1021] In phase Sweep, 193 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 132390a48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.607 . Memory (MB): peak = 1854.551 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ce7bb4fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.758 . Memory (MB): peak = 1854.551 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 130ed73aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.781 . Memory (MB): peak = 1854.551 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |             316  |                                             54  |
|  Constant propagation         |               0  |              16  |                                             54  |
|  Sweep                        |               0  |             413  |                                            193  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             66  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1854.551 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1345d8a96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.799 . Memory (MB): peak = 1854.551 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1345d8a96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1854.551 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1345d8a96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1854.551 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1854.551 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1345d8a96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1854.551 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file aes128_zynq_interface_wrapper_drc_opted.rpt -pb aes128_zynq_interface_wrapper_drc_opted.pb -rpx aes128_zynq_interface_wrapper_drc_opted.rpx
Command: report_drc -file aes128_zynq_interface_wrapper_drc_opted.rpt -pb aes128_zynq_interface_wrapper_drc_opted.pb -rpx aes128_zynq_interface_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/SW/Vivado_Projetcs/AES_Core/AES_Core.runs/impl_1/aes128_zynq_interface_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'E:/SW/Vivado_Projetcs/AES_Core/AES_Core.runs/impl_1/aes128_zynq_interface_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu1cg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1854.551 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d3a67a48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1854.551 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1854.551 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e1150d27

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c3085167

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c3085167

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2780.582 ; gain = 926.031
Phase 1 Placer Initialization | Checksum: 1c3085167

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1913dc149

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1913dc149

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1913dc149

Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1b68f65fc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1b68f65fc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2780.582 ; gain = 926.031
Phase 2.1.1 Partition Driven Placement | Checksum: 1b68f65fc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2780.582 ; gain = 926.031
Phase 2.1 Floorplanning | Checksum: ffbfece6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ffbfece6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ffbfece6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 13423ae9b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 349 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 147 nets or LUTs. Breaked 0 LUT, combined 147 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 3 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 12 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 12 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2780.582 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2780.582 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            147  |                   147  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            147  |                   149  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b7c511b6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2780.582 ; gain = 926.031
Phase 2.4 Global Placement Core | Checksum: 1e5b9cdf6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2780.582 ; gain = 926.031
Phase 2 Global Placement | Checksum: 1e5b9cdf6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14171d556

Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1905c092c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2484bd14d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 244406574

Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 20c45e46f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 2780.582 ; gain = 926.031
Phase 3.3.3 Slice Area Swap | Checksum: 20c45e46f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 2780.582 ; gain = 926.031
Phase 3.3 Small Shape DP | Checksum: 1d8ff7909

Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1dbd0faf4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 22337327f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 2780.582 ; gain = 926.031
Phase 3 Detail Placement | Checksum: 22337327f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 2780.582 ; gain = 926.031

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c25d4613

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.388 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13000c031

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 2809.668 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 13000c031

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 2809.668 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: c25d4613

Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 2809.668 ; gain = 955.117

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.388. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17db4424f

Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 2809.668 ; gain = 955.117

Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 2809.668 ; gain = 955.117
Phase 4.1 Post Commit Optimization | Checksum: 17db4424f

Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 2809.668 ; gain = 955.117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2833.793 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 235a700a3

Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 2833.793 ; gain = 979.242

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 235a700a3

Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 2833.793 ; gain = 979.242
Phase 4.3 Placer Reporting | Checksum: 235a700a3

Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 2833.793 ; gain = 979.242

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2833.793 ; gain = 0.000

Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 2833.793 ; gain = 979.242
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23c7c0063

Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 2833.793 ; gain = 979.242
Ending Placer Task | Checksum: 17c5cfdbc

Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 2833.793 ; gain = 979.242
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:05 . Memory (MB): peak = 2833.793 ; gain = 979.242
INFO: [runtcl-4] Executing : report_io -file aes128_zynq_interface_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2833.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file aes128_zynq_interface_wrapper_utilization_placed.rpt -pb aes128_zynq_interface_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file aes128_zynq_interface_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2833.793 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.688 . Memory (MB): peak = 2839.801 ; gain = 6.008
INFO: [Common 17-1381] The checkpoint 'E:/SW/Vivado_Projetcs/AES_Core/AES_Core.runs/impl_1/aes128_zynq_interface_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu1cg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2843.355 ; gain = 3.555
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.639 . Memory (MB): peak = 2843.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/SW/Vivado_Projetcs/AES_Core/AES_Core.runs/impl_1/aes128_zynq_interface_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu1cg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9b8d5480 ConstDB: 0 ShapeSum: 28dceae8 RouteDB: b7f2be54
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 2843.355 ; gain = 0.000
Post Restoration Checksum: NetGraph: 37828e92 | NumContArr: 4f5c4ed6 | Constraints: 72d14108 | Timing: 0
Phase 1 Build RT Design | Checksum: f9b01e70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2843.355 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f9b01e70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2843.355 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f9b01e70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2843.355 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: b96aba4f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2843.355 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21df9ab38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2843.355 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.772  | TNS=0.000  | WHS=-0.050 | THS=-5.145 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000437027 %
  Global Horizontal Routing Utilization  = 0.00015229 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11586
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8834
  Number of Partially Routed Nets     = 2752
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 1d699b2d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2843.355 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d699b2d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2843.355 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 12260a32f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2843.355 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3926
 Number of Nodes with overlaps = 507
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.089  | TNS=0.000  | WHS=-0.001 | THS=-0.001 |

Phase 4.1 Global Iteration 0 | Checksum: 2f7608a09

Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2843.355 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2de72a0a9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2843.355 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2de72a0a9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2843.355 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 213e2dcc8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2843.355 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.089  | TNS=0.000  | WHS=0.013  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 200ed9ae4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2843.355 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.089  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 200ed9ae4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2843.355 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 200ed9ae4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2843.355 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 200ed9ae4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2843.355 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 265180cdb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2843.355 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.089  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 211c712dc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2843.355 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 211c712dc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2843.355 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.08941 %
  Global Horizontal Routing Utilization  = 4.26779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2048ff5d4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2843.355 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2048ff5d4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2843.355 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2048ff5d4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2843.355 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2048ff5d4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2843.355 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.089  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2048ff5d4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2843.355 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: cc69b68c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2843.355 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2843.355 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2843.355 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file aes128_zynq_interface_wrapper_drc_routed.rpt -pb aes128_zynq_interface_wrapper_drc_routed.pb -rpx aes128_zynq_interface_wrapper_drc_routed.rpx
Command: report_drc -file aes128_zynq_interface_wrapper_drc_routed.rpt -pb aes128_zynq_interface_wrapper_drc_routed.pb -rpx aes128_zynq_interface_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/SW/Vivado_Projetcs/AES_Core/AES_Core.runs/impl_1/aes128_zynq_interface_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file aes128_zynq_interface_wrapper_methodology_drc_routed.rpt -pb aes128_zynq_interface_wrapper_methodology_drc_routed.pb -rpx aes128_zynq_interface_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file aes128_zynq_interface_wrapper_methodology_drc_routed.rpt -pb aes128_zynq_interface_wrapper_methodology_drc_routed.pb -rpx aes128_zynq_interface_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/SW/Vivado_Projetcs/AES_Core/AES_Core.runs/impl_1/aes128_zynq_interface_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file aes128_zynq_interface_wrapper_power_routed.rpt -pb aes128_zynq_interface_wrapper_power_summary_routed.pb -rpx aes128_zynq_interface_wrapper_power_routed.rpx
Command: report_power -file aes128_zynq_interface_wrapper_power_routed.rpt -pb aes128_zynq_interface_wrapper_power_summary_routed.pb -rpx aes128_zynq_interface_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file aes128_zynq_interface_wrapper_route_status.rpt -pb aes128_zynq_interface_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file aes128_zynq_interface_wrapper_timing_summary_routed.rpt -pb aes128_zynq_interface_wrapper_timing_summary_routed.pb -rpx aes128_zynq_interface_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file aes128_zynq_interface_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file aes128_zynq_interface_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file aes128_zynq_interface_wrapper_bus_skew_routed.rpt -pb aes128_zynq_interface_wrapper_bus_skew_routed.pb -rpx aes128_zynq_interface_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.723 . Memory (MB): peak = 2845.555 ; gain = 2.199
INFO: [Common 17-1381] The checkpoint 'E:/SW/Vivado_Projetcs/AES_Core/AES_Core.runs/impl_1/aes128_zynq_interface_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force aes128_zynq_interface_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu1cg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_n_0 is a gated clock net sourced by a combinational pin aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2/O, cell aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 66 net(s) have no routable loads. The problem bus(es) and/or net(s) are aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]... and (the first 15 of 42 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./aes128_zynq_interface_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2847.992 ; gain = 2.438
INFO: [Common 17-206] Exiting Vivado at Sat Oct  7 14:04:19 2023...
