// This file was automatically generated by coreAssembler (version W-2024.09-SP1).
// 
// FILENAME : /remote/sdgedt/tools/reem/SNPS_FABRIC/Subsystem1/src/Subsystem1.sv
// DATE : 01/09/25 15:58:22
// ABSTRACT : SystemVerilog top-level subsystem RTL.
// 

module SNPS_fabric (
    // Ports for Interface ACLK
    input           ACLK_aclk,
    // Ports for Interface ARESETn
    input           ARESETn_aresetn,
    // Ports for Interface axi_bram_Slave02
    input           axi_bram_Slave02_arready,
    input           axi_bram_Slave02_awready,
    input   [7:0]   axi_bram_Slave02_bid,
    input   [1:0]   axi_bram_Slave02_bresp,
    input           axi_bram_Slave02_bvalid,
    input   [31:0]  axi_bram_Slave02_rdata,
    input   [7:0]   axi_bram_Slave02_rid,
    input           axi_bram_Slave02_rlast,
    input   [1:0]   axi_bram_Slave02_rresp,
    input           axi_bram_Slave02_rvalid,
    input           axi_bram_Slave02_wready,
    output  [31:0]  axi_bram_Slave02_araddr,
    output  [1:0]   axi_bram_Slave02_arburst,
    output  [3:0]   axi_bram_Slave02_arcache,
    output  [7:0]   axi_bram_Slave02_arid,
    output  [7:0]   axi_bram_Slave02_arlen,
    output          axi_bram_Slave02_arlock,
    output  [2:0]   axi_bram_Slave02_arprot,
    output  [2:0]   axi_bram_Slave02_arsize,
    output          axi_bram_Slave02_arvalid,
    output  [31:0]  axi_bram_Slave02_awaddr,
    output  [1:0]   axi_bram_Slave02_awburst,
    output  [3:0]   axi_bram_Slave02_awcache,
    output  [7:0]   axi_bram_Slave02_awid,
    output  [7:0]   axi_bram_Slave02_awlen,
    output          axi_bram_Slave02_awlock,
    output  [2:0]   axi_bram_Slave02_awprot,
    output  [2:0]   axi_bram_Slave02_awsize,
    output          axi_bram_Slave02_awvalid,
    output          axi_bram_Slave02_bready,
    output          axi_bram_Slave02_rready,
    output  [31:0]  axi_bram_Slave02_wdata,
    output          axi_bram_Slave02_wlast,
    output  [3:0]   axi_bram_Slave02_wstrb,
    output          axi_bram_Slave02_wvalid,
    // Ports for Interface axi_mmio_Master01
    input   [31:0]  axi_mmio_Master01_araddr,
    input   [1:0]   axi_mmio_Master01_arburst,
    input   [3:0]   axi_mmio_Master01_arcache,
    input   [4:0]   axi_mmio_Master01_arid,
    input   [7:0]   axi_mmio_Master01_arlen,
    input           axi_mmio_Master01_arlock,
    input   [2:0]   axi_mmio_Master01_arprot,
    input   [2:0]   axi_mmio_Master01_arsize,
    input           axi_mmio_Master01_arvalid,
    input   [31:0]  axi_mmio_Master01_awaddr,
    input   [1:0]   axi_mmio_Master01_awburst,
    input   [3:0]   axi_mmio_Master01_awcache,
    input   [4:0]   axi_mmio_Master01_awid,
    input   [7:0]   axi_mmio_Master01_awlen,
    input           axi_mmio_Master01_awlock,
    input   [2:0]   axi_mmio_Master01_awprot,
    input   [2:0]   axi_mmio_Master01_awsize,
    input           axi_mmio_Master01_awvalid,
    input           axi_mmio_Master01_bready,
    input           axi_mmio_Master01_rready,
    input   [63:0]  axi_mmio_Master01_wdata,
    input           axi_mmio_Master01_wlast,
    input   [7:0]   axi_mmio_Master01_wstrb,
    input           axi_mmio_Master01_wvalid,
    output          axi_mmio_Master01_arready,
    output          axi_mmio_Master01_awready,
    output  [4:0]   axi_mmio_Master01_bid,
    output  [1:0]   axi_mmio_Master01_bresp,
    output          axi_mmio_Master01_bvalid,
    output  [63:0]  axi_mmio_Master01_rdata,
    output  [4:0]   axi_mmio_Master01_rid,
    output          axi_mmio_Master01_rlast,
    output  [1:0]   axi_mmio_Master01_rresp,
    output          axi_mmio_Master01_rvalid,
    output          axi_mmio_Master01_wready,
    // Ports for Interface axi_transactor_slav03
    input           axi_transactor_slav03_arready,
    input           axi_transactor_slav03_awready,
    input   [9:0]   axi_transactor_slav03_bid,
    input   [1:0]   axi_transactor_slav03_bresp,
    input           axi_transactor_slav03_bvalid,
    input   [63:0]  axi_transactor_slav03_rdata,
    input   [9:0]   axi_transactor_slav03_rid,
    input           axi_transactor_slav03_rlast,
    input   [1:0]   axi_transactor_slav03_rresp,
    input           axi_transactor_slav03_rvalid,
    input           axi_transactor_slav03_wready,
    output  [31:0]  axi_transactor_slav03_araddr,
    output  [1:0]   axi_transactor_slav03_arburst,
    output  [3:0]   axi_transactor_slav03_arcache,
    output  [9:0]   axi_transactor_slav03_arid,
    output  [7:0]   axi_transactor_slav03_arlen,
    output          axi_transactor_slav03_arlock,
    output  [2:0]   axi_transactor_slav03_arprot,
    output  [2:0]   axi_transactor_slav03_arsize,
    output          axi_transactor_slav03_arvalid,
    output  [31:0]  axi_transactor_slav03_awaddr,
    output  [1:0]   axi_transactor_slav03_awburst,
    output  [3:0]   axi_transactor_slav03_awcache,
    output  [9:0]   axi_transactor_slav03_awid,
    output  [7:0]   axi_transactor_slav03_awlen,
    output          axi_transactor_slav03_awlock,
    output  [2:0]   axi_transactor_slav03_awprot,
    output  [2:0]   axi_transactor_slav03_awsize,
    output          axi_transactor_slav03_awvalid,
    output          axi_transactor_slav03_bready,
    output          axi_transactor_slav03_rready,
    output  [63:0]  axi_transactor_slav03_wdata,
    output          axi_transactor_slav03_wlast,
    output  [7:0]   axi_transactor_slav03_wstrb,
    output          axi_transactor_slav03_wvalid,
    // Ports for Interface axi_uart_Slave01
    input           axi_uart_Slave01_arready,
    input           axi_uart_Slave01_awready,
    input   [7:0]   axi_uart_Slave01_bid,
    input   [1:0]   axi_uart_Slave01_bresp,
    input           axi_uart_Slave01_bvalid,
    input   [31:0]  axi_uart_Slave01_rdata,
    input   [7:0]   axi_uart_Slave01_rid,
    input           axi_uart_Slave01_rlast,
    input   [1:0]   axi_uart_Slave01_rresp,
    input           axi_uart_Slave01_rvalid,
    input           axi_uart_Slave01_wready,
    output  [31:0]  axi_uart_Slave01_araddr,
    output  [1:0]   axi_uart_Slave01_arburst,
    output  [3:0]   axi_uart_Slave01_arcache,
    output  [7:0]   axi_uart_Slave01_arid,
    output  [7:0]   axi_uart_Slave01_arlen,
    output          axi_uart_Slave01_arlock,
    output  [2:0]   axi_uart_Slave01_arprot,
    output  [2:0]   axi_uart_Slave01_arsize,
    output          axi_uart_Slave01_arvalid,
    output  [31:0]  axi_uart_Slave01_awaddr,
    output  [1:0]   axi_uart_Slave01_awburst,
    output  [3:0]   axi_uart_Slave01_awcache,
    output  [7:0]   axi_uart_Slave01_awid,
    output  [7:0]   axi_uart_Slave01_awlen,
    output          axi_uart_Slave01_awlock,
    output  [2:0]   axi_uart_Slave01_awprot,
    output  [2:0]   axi_uart_Slave01_awsize,
    output          axi_uart_Slave01_awvalid,
    output          axi_uart_Slave01_bready,
    output          axi_uart_Slave01_rready,
    output  [31:0]  axi_uart_Slave01_wdata,
    output          axi_uart_Slave01_wlast,
    output  [3:0]   axi_uart_Slave01_wstrb,
    output          axi_uart_Slave01_wvalid,
    // Ports for Interface xtor_mmio_Master02
    input   [31:0]  xtor_mmio_Master02_araddr,
    input   [1:0]   xtor_mmio_Master02_arburst,
    input   [3:0]   xtor_mmio_Master02_arcache,
    input   [4:0]   xtor_mmio_Master02_arid,
    input   [7:0]   xtor_mmio_Master02_arlen,
    input           xtor_mmio_Master02_arlock,
    input   [2:0]   xtor_mmio_Master02_arprot,
    input   [2:0]   xtor_mmio_Master02_arsize,
    input           xtor_mmio_Master02_arvalid,
    input   [31:0]  xtor_mmio_Master02_awaddr,
    input   [1:0]   xtor_mmio_Master02_awburst,
    input   [3:0]   xtor_mmio_Master02_awcache,
    input   [4:0]   xtor_mmio_Master02_awid,
    input   [7:0]   xtor_mmio_Master02_awlen,
    input           xtor_mmio_Master02_awlock,
    input   [2:0]   xtor_mmio_Master02_awprot,
    input   [2:0]   xtor_mmio_Master02_awsize,
    input           xtor_mmio_Master02_awvalid,
    input           xtor_mmio_Master02_bready,
    input           xtor_mmio_Master02_rready,
    input   [63:0]  xtor_mmio_Master02_wdata,
    input           xtor_mmio_Master02_wlast,
    input   [7:0]   xtor_mmio_Master02_wstrb,
    input           xtor_mmio_Master02_wvalid,
    output          xtor_mmio_Master02_arready,
    output          xtor_mmio_Master02_awready,
    output  [4:0]   xtor_mmio_Master02_bid,
    output  [1:0]   xtor_mmio_Master02_bresp,
    output          xtor_mmio_Master02_bvalid,
    output  [63:0]  xtor_mmio_Master02_rdata,
    output  [4:0]   xtor_mmio_Master02_rid,
    output          xtor_mmio_Master02_rlast,
    output  [1:0]   xtor_mmio_Master02_rresp,
    output          xtor_mmio_Master02_rvalid,
    output          xtor_mmio_Master02_wready,
    // Ports for Manually exported pins
    input           i_axi_remap_n,
    output          i_axi_a2x_1_busy_status,
    output          i_axi_a2x_2_busy_status,
    output          i_axi_a2x_busy_status,
    output          i_axi_dbg_active_trans,
    output  [31:0]  i_axi_dbg_araddr_s0,
    output  [1:0]   i_axi_dbg_arburst_s0,
    output  [3:0]   i_axi_dbg_arcache_s0,
    output  [5:0]   i_axi_dbg_arid_s0,
    output  [7:0]   i_axi_dbg_arlen_s0,
    output          i_axi_dbg_arlock_s0,
    output  [2:0]   i_axi_dbg_arprot_s0,
    output          i_axi_dbg_arready_s0,
    output  [2:0]   i_axi_dbg_arsize_s0,
    output          i_axi_dbg_arvalid_s0,
    output  [31:0]  i_axi_dbg_awaddr_s0,
    output  [1:0]   i_axi_dbg_awburst_s0,
    output  [3:0]   i_axi_dbg_awcache_s0,
    output  [5:0]   i_axi_dbg_awid_s0,
    output  [7:0]   i_axi_dbg_awlen_s0,
    output          i_axi_dbg_awlock_s0,
    output  [2:0]   i_axi_dbg_awprot_s0,
    output          i_axi_dbg_awready_s0,
    output  [2:0]   i_axi_dbg_awsize_s0,
    output          i_axi_dbg_awvalid_s0,
    output  [5:0]   i_axi_dbg_bid_s0,
    output          i_axi_dbg_bready_s0,
    output  [1:0]   i_axi_dbg_bresp_s0,
    output          i_axi_dbg_bvalid_s0,
    output  [63:0]  i_axi_dbg_rdata_s0,
    output  [5:0]   i_axi_dbg_rid_s0,
    output          i_axi_dbg_rlast_s0,
    output          i_axi_dbg_rready_s0,
    output  [1:0]   i_axi_dbg_rresp_s0,
    output          i_axi_dbg_rvalid_s0,
    output  [63:0]  i_axi_dbg_wdata_s0,
    output  [5:0]   i_axi_dbg_wid_s0,
    output          i_axi_dbg_wlast_s0,
    output          i_axi_dbg_wready_s0,
    output  [7:0]   i_axi_dbg_wstrb_s0,
    output          i_axi_dbg_wvalid_s0
);

   wire         i_axi_a2x_1_arready_pp;
   wire         i_axi_a2x_1_awready_pp;
   wire [5:0]   i_axi_a2x_1_bid_pp;
   wire [1:0]   i_axi_a2x_1_bresp_pp;
   wire         i_axi_a2x_1_bvalid_pp;
   wire [63:0]  i_axi_a2x_1_rdata_pp;
   wire [5:0]   i_axi_a2x_1_rid_pp;
   wire         i_axi_a2x_1_rlast_pp;
   wire [1:0]   i_axi_a2x_1_rresp_pp;
   wire         i_axi_a2x_1_rvalid_pp;
   wire         i_axi_a2x_1_wready_pp;
   wire         i_axi_a2x_2_arready_pp;
   wire         i_axi_a2x_2_awready_pp;
   wire [5:0]   i_axi_a2x_2_bid_pp;
   wire [1:0]   i_axi_a2x_2_bresp_pp;
   wire         i_axi_a2x_2_bvalid_pp;
   wire [63:0]  i_axi_a2x_2_rdata_pp;
   wire [5:0]   i_axi_a2x_2_rid_pp;
   wire         i_axi_a2x_2_rlast_pp;
   wire [1:0]   i_axi_a2x_2_rresp_pp;
   wire         i_axi_a2x_2_rvalid_pp;
   wire         i_axi_a2x_2_wready_pp;
   wire         i_axi_a2x_arready_pp;
   wire         i_axi_a2x_awready_pp;
   wire [5:0]   i_axi_a2x_bid_pp;
   wire [1:0]   i_axi_a2x_bresp_pp;
   wire         i_axi_a2x_bvalid_pp;
   wire [63:0]  i_axi_a2x_rdata_pp;
   wire [5:0]   i_axi_a2x_rid_pp;
   wire         i_axi_a2x_rlast_pp;
   wire [1:0]   i_axi_a2x_rresp_pp;
   wire         i_axi_a2x_rvalid_pp;
   wire         i_axi_a2x_wready_pp;
   wire [31:0]  i_axi_araddr_s1;
   wire [31:0]  i_axi_araddr_s2;
   wire [31:0]  i_axi_araddr_s3;
   wire [1:0]   i_axi_arburst_s1;
   wire [1:0]   i_axi_arburst_s2;
   wire [1:0]   i_axi_arburst_s3;
   wire [3:0]   i_axi_arcache_s1;
   wire [3:0]   i_axi_arcache_s2;
   wire [3:0]   i_axi_arcache_s3;
   wire [5:0]   i_axi_arid_s1;
   wire [5:0]   i_axi_arid_s2;
   wire [5:0]   i_axi_arid_s3;
   wire [7:0]   i_axi_arlen_s1;
   wire [7:0]   i_axi_arlen_s2;
   wire [7:0]   i_axi_arlen_s3;
   wire [0:0]   i_axi_arlock_s1;
   wire [0:0]   i_axi_arlock_s2;
   wire [0:0]   i_axi_arlock_s3;
   wire [2:0]   i_axi_arprot_s1;
   wire [2:0]   i_axi_arprot_s2;
   wire [2:0]   i_axi_arprot_s3;
   wire [2:0]   i_axi_arsize_s1;
   wire [2:0]   i_axi_arsize_s2;
   wire [2:0]   i_axi_arsize_s3;
   wire         i_axi_arvalid_s1;
   wire         i_axi_arvalid_s2;
   wire         i_axi_arvalid_s3;
   wire [31:0]  i_axi_awaddr_s1;
   wire [31:0]  i_axi_awaddr_s2;
   wire [31:0]  i_axi_awaddr_s3;
   wire [1:0]   i_axi_awburst_s1;
   wire [1:0]   i_axi_awburst_s2;
   wire [1:0]   i_axi_awburst_s3;
   wire [3:0]   i_axi_awcache_s1;
   wire [3:0]   i_axi_awcache_s2;
   wire [3:0]   i_axi_awcache_s3;
   wire [5:0]   i_axi_awid_s1;
   wire [5:0]   i_axi_awid_s2;
   wire [5:0]   i_axi_awid_s3;
   wire [7:0]   i_axi_awlen_s1;
   wire [7:0]   i_axi_awlen_s2;
   wire [7:0]   i_axi_awlen_s3;
   wire [0:0]   i_axi_awlock_s1;
   wire [0:0]   i_axi_awlock_s2;
   wire [0:0]   i_axi_awlock_s3;
   wire [2:0]   i_axi_awprot_s1;
   wire [2:0]   i_axi_awprot_s2;
   wire [2:0]   i_axi_awprot_s3;
   wire [2:0]   i_axi_awsize_s1;
   wire [2:0]   i_axi_awsize_s2;
   wire [2:0]   i_axi_awsize_s3;
   wire         i_axi_awvalid_s1;
   wire         i_axi_awvalid_s2;
   wire         i_axi_awvalid_s3;
   wire         i_axi_bready_s1;
   wire         i_axi_bready_s2;
   wire         i_axi_bready_s3;
   wire         i_axi_rready_s1;
   wire         i_axi_rready_s2;
   wire         i_axi_rready_s3;
   wire [63:0]  i_axi_wdata_s1;
   wire [63:0]  i_axi_wdata_s2;
   wire [63:0]  i_axi_wdata_s3;
   wire         i_axi_wlast_s1;
   wire         i_axi_wlast_s2;
   wire         i_axi_wlast_s3;
   wire [7:0]   i_axi_wstrb_s1;
   wire [7:0]   i_axi_wstrb_s2;
   wire [7:0]   i_axi_wstrb_s3;
   wire         i_axi_wvalid_s1;
   wire         i_axi_wvalid_s2;
   wire         i_axi_wvalid_s3;

   i_axi_DW_axi i_axi
      (.aclk             (ACLK_aclk),
       .aresetn          (ARESETn_aresetn),
       .awvalid_m1       (axi_mmio_Master01_awvalid),
       .awaddr_m1        (axi_mmio_Master01_awaddr),
       .awid_m1          (axi_mmio_Master01_awid),
       .awlen_m1         (axi_mmio_Master01_awlen),
       .awsize_m1        (axi_mmio_Master01_awsize),
       .awburst_m1       (axi_mmio_Master01_awburst),
       .awlock_m1        (axi_mmio_Master01_awlock),
       .awcache_m1       (axi_mmio_Master01_awcache),
       .awprot_m1        (axi_mmio_Master01_awprot),
       .awready_m1       (axi_mmio_Master01_awready),
       .wvalid_m1        (axi_mmio_Master01_wvalid),
       .wdata_m1         (axi_mmio_Master01_wdata),
       .wstrb_m1         (axi_mmio_Master01_wstrb),
       .wlast_m1         (axi_mmio_Master01_wlast),
       .wready_m1        (axi_mmio_Master01_wready),
       .bvalid_m1        (axi_mmio_Master01_bvalid),
       .bid_m1           (axi_mmio_Master01_bid),
       .bresp_m1         (axi_mmio_Master01_bresp),
       .bready_m1        (axi_mmio_Master01_bready),
       .arvalid_m1       (axi_mmio_Master01_arvalid),
       .arid_m1          (axi_mmio_Master01_arid),
       .araddr_m1        (axi_mmio_Master01_araddr),
       .arlen_m1         (axi_mmio_Master01_arlen),
       .arsize_m1        (axi_mmio_Master01_arsize),
       .arburst_m1       (axi_mmio_Master01_arburst),
       .arlock_m1        (axi_mmio_Master01_arlock),
       .arcache_m1       (axi_mmio_Master01_arcache),
       .arprot_m1        (axi_mmio_Master01_arprot),
       .arready_m1       (axi_mmio_Master01_arready),
       .rvalid_m1        (axi_mmio_Master01_rvalid),
       .rid_m1           (axi_mmio_Master01_rid),
       .rdata_m1         (axi_mmio_Master01_rdata),
       .rresp_m1         (axi_mmio_Master01_rresp),
       .rlast_m1         (axi_mmio_Master01_rlast),
       .rready_m1        (axi_mmio_Master01_rready),
       .awvalid_m2       (xtor_mmio_Master02_awvalid),
       .awaddr_m2        (xtor_mmio_Master02_awaddr),
       .awid_m2          (xtor_mmio_Master02_awid),
       .awlen_m2         (xtor_mmio_Master02_awlen),
       .awsize_m2        (xtor_mmio_Master02_awsize),
       .awburst_m2       (xtor_mmio_Master02_awburst),
       .awlock_m2        (xtor_mmio_Master02_awlock),
       .awcache_m2       (xtor_mmio_Master02_awcache),
       .awprot_m2        (xtor_mmio_Master02_awprot),
       .awready_m2       (xtor_mmio_Master02_awready),
       .wvalid_m2        (xtor_mmio_Master02_wvalid),
       .wdata_m2         (xtor_mmio_Master02_wdata),
       .wstrb_m2         (xtor_mmio_Master02_wstrb),
       .wlast_m2         (xtor_mmio_Master02_wlast),
       .wready_m2        (xtor_mmio_Master02_wready),
       .bvalid_m2        (xtor_mmio_Master02_bvalid),
       .bid_m2           (xtor_mmio_Master02_bid),
       .bresp_m2         (xtor_mmio_Master02_bresp),
       .bready_m2        (xtor_mmio_Master02_bready),
       .arvalid_m2       (xtor_mmio_Master02_arvalid),
       .arid_m2          (xtor_mmio_Master02_arid),
       .araddr_m2        (xtor_mmio_Master02_araddr),
       .arlen_m2         (xtor_mmio_Master02_arlen),
       .arsize_m2        (xtor_mmio_Master02_arsize),
       .arburst_m2       (xtor_mmio_Master02_arburst),
       .arlock_m2        (xtor_mmio_Master02_arlock),
       .arcache_m2       (xtor_mmio_Master02_arcache),
       .arprot_m2        (xtor_mmio_Master02_arprot),
       .arready_m2       (xtor_mmio_Master02_arready),
       .rvalid_m2        (xtor_mmio_Master02_rvalid),
       .rid_m2           (xtor_mmio_Master02_rid),
       .rdata_m2         (xtor_mmio_Master02_rdata),
       .rresp_m2         (xtor_mmio_Master02_rresp),
       .rlast_m2         (xtor_mmio_Master02_rlast),
       .rready_m2        (xtor_mmio_Master02_rready),
       .awvalid_s1       (i_axi_awvalid_s1),
       .awaddr_s1        (i_axi_awaddr_s1),
       .awid_s1          (i_axi_awid_s1),
       .awlen_s1         (i_axi_awlen_s1),
       .awsize_s1        (i_axi_awsize_s1),
       .awburst_s1       (i_axi_awburst_s1),
       .awlock_s1        (i_axi_awlock_s1),
       .awcache_s1       (i_axi_awcache_s1),
       .awprot_s1        (i_axi_awprot_s1),
       .awready_s1       (i_axi_a2x_awready_pp),
       .wvalid_s1        (i_axi_wvalid_s1),
       .wdata_s1         (i_axi_wdata_s1),
       .wstrb_s1         (i_axi_wstrb_s1),
       .wlast_s1         (i_axi_wlast_s1),
       .wready_s1        (i_axi_a2x_wready_pp),
       .bvalid_s1        (i_axi_a2x_bvalid_pp),
       .bid_s1           (i_axi_a2x_bid_pp),
       .bresp_s1         (i_axi_a2x_bresp_pp),
       .bready_s1        (i_axi_bready_s1),
       .arvalid_s1       (i_axi_arvalid_s1),
       .arid_s1          (i_axi_arid_s1),
       .araddr_s1        (i_axi_araddr_s1),
       .arlen_s1         (i_axi_arlen_s1),
       .arsize_s1        (i_axi_arsize_s1),
       .arburst_s1       (i_axi_arburst_s1),
       .arlock_s1        (i_axi_arlock_s1),
       .arcache_s1       (i_axi_arcache_s1),
       .arprot_s1        (i_axi_arprot_s1),
       .arready_s1       (i_axi_a2x_arready_pp),
       .rvalid_s1        (i_axi_a2x_rvalid_pp),
       .rid_s1           (i_axi_a2x_rid_pp),
       .rdata_s1         (i_axi_a2x_rdata_pp),
       .rresp_s1         (i_axi_a2x_rresp_pp),
       .rlast_s1         (i_axi_a2x_rlast_pp),
       .rready_s1        (i_axi_rready_s1),
       .awvalid_s2       (i_axi_awvalid_s2),
       .awaddr_s2        (i_axi_awaddr_s2),
       .awid_s2          (i_axi_awid_s2),
       .awlen_s2         (i_axi_awlen_s2),
       .awsize_s2        (i_axi_awsize_s2),
       .awburst_s2       (i_axi_awburst_s2),
       .awlock_s2        (i_axi_awlock_s2),
       .awcache_s2       (i_axi_awcache_s2),
       .awprot_s2        (i_axi_awprot_s2),
       .awready_s2       (i_axi_a2x_1_awready_pp),
       .wvalid_s2        (i_axi_wvalid_s2),
       .wdata_s2         (i_axi_wdata_s2),
       .wstrb_s2         (i_axi_wstrb_s2),
       .wlast_s2         (i_axi_wlast_s2),
       .wready_s2        (i_axi_a2x_1_wready_pp),
       .bvalid_s2        (i_axi_a2x_1_bvalid_pp),
       .bid_s2           (i_axi_a2x_1_bid_pp),
       .bresp_s2         (i_axi_a2x_1_bresp_pp),
       .bready_s2        (i_axi_bready_s2),
       .arvalid_s2       (i_axi_arvalid_s2),
       .arid_s2          (i_axi_arid_s2),
       .araddr_s2        (i_axi_araddr_s2),
       .arlen_s2         (i_axi_arlen_s2),
       .arsize_s2        (i_axi_arsize_s2),
       .arburst_s2       (i_axi_arburst_s2),
       .arlock_s2        (i_axi_arlock_s2),
       .arcache_s2       (i_axi_arcache_s2),
       .arprot_s2        (i_axi_arprot_s2),
       .arready_s2       (i_axi_a2x_1_arready_pp),
       .rvalid_s2        (i_axi_a2x_1_rvalid_pp),
       .rid_s2           (i_axi_a2x_1_rid_pp),
       .rdata_s2         (i_axi_a2x_1_rdata_pp),
       .rresp_s2         (i_axi_a2x_1_rresp_pp),
       .rlast_s2         (i_axi_a2x_1_rlast_pp),
       .rready_s2        (i_axi_rready_s2),
       .awvalid_s3       (i_axi_awvalid_s3),
       .awaddr_s3        (i_axi_awaddr_s3),
       .awid_s3          (i_axi_awid_s3),
       .awlen_s3         (i_axi_awlen_s3),
       .awsize_s3        (i_axi_awsize_s3),
       .awburst_s3       (i_axi_awburst_s3),
       .awlock_s3        (i_axi_awlock_s3),
       .awcache_s3       (i_axi_awcache_s3),
       .awprot_s3        (i_axi_awprot_s3),
       .awready_s3       (i_axi_a2x_2_awready_pp),
       .wvalid_s3        (i_axi_wvalid_s3),
       .wdata_s3         (i_axi_wdata_s3),
       .wstrb_s3         (i_axi_wstrb_s3),
       .wlast_s3         (i_axi_wlast_s3),
       .wready_s3        (i_axi_a2x_2_wready_pp),
       .bvalid_s3        (i_axi_a2x_2_bvalid_pp),
       .bid_s3           (i_axi_a2x_2_bid_pp),
       .bresp_s3         (i_axi_a2x_2_bresp_pp),
       .bready_s3        (i_axi_bready_s3),
       .arvalid_s3       (i_axi_arvalid_s3),
       .arid_s3          (i_axi_arid_s3),
       .araddr_s3        (i_axi_araddr_s3),
       .arlen_s3         (i_axi_arlen_s3),
       .arsize_s3        (i_axi_arsize_s3),
       .arburst_s3       (i_axi_arburst_s3),
       .arlock_s3        (i_axi_arlock_s3),
       .arcache_s3       (i_axi_arcache_s3),
       .arprot_s3        (i_axi_arprot_s3),
       .arready_s3       (i_axi_a2x_2_arready_pp),
       .rvalid_s3        (i_axi_a2x_2_rvalid_pp),
       .rid_s3           (i_axi_a2x_2_rid_pp),
       .rdata_s3         (i_axi_a2x_2_rdata_pp),
       .rresp_s3         (i_axi_a2x_2_rresp_pp),
       .rlast_s3         (i_axi_a2x_2_rlast_pp),
       .rready_s3        (i_axi_rready_s3),
       .dbg_awid_s0      (i_axi_dbg_awid_s0),
       .dbg_awaddr_s0    (i_axi_dbg_awaddr_s0),
       .dbg_awlen_s0     (i_axi_dbg_awlen_s0),
       .dbg_awsize_s0    (i_axi_dbg_awsize_s0),
       .dbg_awburst_s0   (i_axi_dbg_awburst_s0),
       .dbg_awlock_s0    (i_axi_dbg_awlock_s0),
       .dbg_awcache_s0   (i_axi_dbg_awcache_s0),
       .dbg_awprot_s0    (i_axi_dbg_awprot_s0),
       .dbg_awvalid_s0   (i_axi_dbg_awvalid_s0),
       .dbg_awready_s0   (i_axi_dbg_awready_s0),
       .dbg_wid_s0       (i_axi_dbg_wid_s0),
       .dbg_wdata_s0     (i_axi_dbg_wdata_s0),
       .dbg_wstrb_s0     (i_axi_dbg_wstrb_s0),
       .dbg_wlast_s0     (i_axi_dbg_wlast_s0),
       .dbg_wvalid_s0    (i_axi_dbg_wvalid_s0),
       .dbg_wready_s0    (i_axi_dbg_wready_s0),
       .dbg_bid_s0       (i_axi_dbg_bid_s0),
       .dbg_bresp_s0     (i_axi_dbg_bresp_s0),
       .dbg_bvalid_s0    (i_axi_dbg_bvalid_s0),
       .dbg_bready_s0    (i_axi_dbg_bready_s0),
       .dbg_arid_s0      (i_axi_dbg_arid_s0),
       .dbg_araddr_s0    (i_axi_dbg_araddr_s0),
       .dbg_arlen_s0     (i_axi_dbg_arlen_s0),
       .dbg_arsize_s0    (i_axi_dbg_arsize_s0),
       .dbg_arburst_s0   (i_axi_dbg_arburst_s0),
       .dbg_arlock_s0    (i_axi_dbg_arlock_s0),
       .dbg_arcache_s0   (i_axi_dbg_arcache_s0),
       .dbg_arprot_s0    (i_axi_dbg_arprot_s0),
       .dbg_arvalid_s0   (i_axi_dbg_arvalid_s0),
       .dbg_arready_s0   (i_axi_dbg_arready_s0),
       .dbg_rid_s0       (i_axi_dbg_rid_s0),
       .dbg_rdata_s0     (i_axi_dbg_rdata_s0),
       .dbg_rresp_s0     (i_axi_dbg_rresp_s0),
       .dbg_rvalid_s0    (i_axi_dbg_rvalid_s0),
       .dbg_rlast_s0     (i_axi_dbg_rlast_s0),
       .dbg_rready_s0    (i_axi_dbg_rready_s0),
       .dbg_active_trans (i_axi_dbg_active_trans),
       .remap_n          (i_axi_remap_n));

   i_axi_a2x_DW_axi_a2x i_axi_a2x
      (.busy_status (i_axi_a2x_busy_status),
       .clk_pp      (ACLK_aclk),
       .resetn_pp   (ARESETn_aresetn),
       .awready_pp  (i_axi_a2x_awready_pp),
       .awvalid_pp  (i_axi_awvalid_s1),
       .awid_pp     (i_axi_awid_s1),
       .awaddr_pp   (i_axi_awaddr_s1),
       .awlen_pp    (i_axi_awlen_s1),
       .awsize_pp   (i_axi_awsize_s1),
       .awburst_pp  (i_axi_awburst_s1),
       .awlock_pp   (i_axi_awlock_s1),
       .awcache_pp  (i_axi_awcache_s1),
       .awprot_pp   (i_axi_awprot_s1),
       .wready_pp   (i_axi_a2x_wready_pp),
       .wvalid_pp   (i_axi_wvalid_s1),
       .wlast_pp    (i_axi_wlast_s1),
       .wdata_pp    (i_axi_wdata_s1),
       .wstrb_pp    (i_axi_wstrb_s1),
       .bready_pp   (i_axi_bready_s1),
       .bvalid_pp   (i_axi_a2x_bvalid_pp),
       .bid_pp      (i_axi_a2x_bid_pp),
       .bresp_pp    (i_axi_a2x_bresp_pp),
       .arready_pp  (i_axi_a2x_arready_pp),
       .arvalid_pp  (i_axi_arvalid_s1),
       .arid_pp     (i_axi_arid_s1),
       .araddr_pp   (i_axi_araddr_s1),
       .arlen_pp    (i_axi_arlen_s1),
       .arsize_pp   (i_axi_arsize_s1),
       .arburst_pp  (i_axi_arburst_s1),
       .arlock_pp   (i_axi_arlock_s1),
       .arcache_pp  (i_axi_arcache_s1),
       .arprot_pp   (i_axi_arprot_s1),
       .rready_pp   (i_axi_rready_s1),
       .rvalid_pp   (i_axi_a2x_rvalid_pp),
       .rlast_pp    (i_axi_a2x_rlast_pp),
       .rid_pp      (i_axi_a2x_rid_pp),
       .rdata_pp    (i_axi_a2x_rdata_pp),
       .rresp_pp    (i_axi_a2x_rresp_pp),
       .awready_sp  (axi_uart_Slave01_awready),
       .awvalid_sp  (axi_uart_Slave01_awvalid),
       .awid_sp     (axi_uart_Slave01_awid),
       .awaddr_sp   (axi_uart_Slave01_awaddr),
       .awlen_sp    (axi_uart_Slave01_awlen),
       .awsize_sp   (axi_uart_Slave01_awsize),
       .awburst_sp  (axi_uart_Slave01_awburst),
       .awlock_sp   (axi_uart_Slave01_awlock),
       .awcache_sp  (axi_uart_Slave01_awcache),
       .awprot_sp   (axi_uart_Slave01_awprot),
       .wready_sp   (axi_uart_Slave01_wready),
       .wvalid_sp   (axi_uart_Slave01_wvalid),
       .wlast_sp    (axi_uart_Slave01_wlast),
       .wdata_sp    (axi_uart_Slave01_wdata),
       .wstrb_sp    (axi_uart_Slave01_wstrb),
       .bready_sp   (axi_uart_Slave01_bready),
       .bvalid_sp   (axi_uart_Slave01_bvalid),
       .bid_sp      (axi_uart_Slave01_bid),
       .bresp_sp    (axi_uart_Slave01_bresp),
       .arready_sp  (axi_uart_Slave01_arready),
       .arvalid_sp  (axi_uart_Slave01_arvalid),
       .arid_sp     (axi_uart_Slave01_arid),
       .araddr_sp   (axi_uart_Slave01_araddr),
       .arlen_sp    (axi_uart_Slave01_arlen),
       .arsize_sp   (axi_uart_Slave01_arsize),
       .arburst_sp  (axi_uart_Slave01_arburst),
       .arlock_sp   (axi_uart_Slave01_arlock),
       .arcache_sp  (axi_uart_Slave01_arcache),
       .arprot_sp   (axi_uart_Slave01_arprot),
       .rready_sp   (axi_uart_Slave01_rready),
       .rvalid_sp   (axi_uart_Slave01_rvalid),
       .rlast_sp    (axi_uart_Slave01_rlast),
       .rid_sp      (axi_uart_Slave01_rid),
       .rdata_sp    (axi_uart_Slave01_rdata),
       .rresp_sp    (axi_uart_Slave01_rresp));

   i_axi_a2x_1_DW_axi_a2x i_axi_a2x_1
      (.busy_status (i_axi_a2x_1_busy_status),
       .clk_pp      (ACLK_aclk),
       .resetn_pp   (ARESETn_aresetn),
       .awready_pp  (i_axi_a2x_1_awready_pp),
       .awvalid_pp  (i_axi_awvalid_s2),
       .awid_pp     (i_axi_awid_s2),
       .awaddr_pp   (i_axi_awaddr_s2),
       .awlen_pp    (i_axi_awlen_s2),
       .awsize_pp   (i_axi_awsize_s2),
       .awburst_pp  (i_axi_awburst_s2),
       .awlock_pp   (i_axi_awlock_s2),
       .awcache_pp  (i_axi_awcache_s2),
       .awprot_pp   (i_axi_awprot_s2),
       .wready_pp   (i_axi_a2x_1_wready_pp),
       .wvalid_pp   (i_axi_wvalid_s2),
       .wlast_pp    (i_axi_wlast_s2),
       .wdata_pp    (i_axi_wdata_s2),
       .wstrb_pp    (i_axi_wstrb_s2),
       .bready_pp   (i_axi_bready_s2),
       .bvalid_pp   (i_axi_a2x_1_bvalid_pp),
       .bid_pp      (i_axi_a2x_1_bid_pp),
       .bresp_pp    (i_axi_a2x_1_bresp_pp),
       .arready_pp  (i_axi_a2x_1_arready_pp),
       .arvalid_pp  (i_axi_arvalid_s2),
       .arid_pp     (i_axi_arid_s2),
       .araddr_pp   (i_axi_araddr_s2),
       .arlen_pp    (i_axi_arlen_s2),
       .arsize_pp   (i_axi_arsize_s2),
       .arburst_pp  (i_axi_arburst_s2),
       .arlock_pp   (i_axi_arlock_s2),
       .arcache_pp  (i_axi_arcache_s2),
       .arprot_pp   (i_axi_arprot_s2),
       .rready_pp   (i_axi_rready_s2),
       .rvalid_pp   (i_axi_a2x_1_rvalid_pp),
       .rlast_pp    (i_axi_a2x_1_rlast_pp),
       .rid_pp      (i_axi_a2x_1_rid_pp),
       .rdata_pp    (i_axi_a2x_1_rdata_pp),
       .rresp_pp    (i_axi_a2x_1_rresp_pp),
       .awready_sp  (axi_bram_Slave02_awready),
       .awvalid_sp  (axi_bram_Slave02_awvalid),
       .awid_sp     (axi_bram_Slave02_awid),
       .awaddr_sp   (axi_bram_Slave02_awaddr),
       .awlen_sp    (axi_bram_Slave02_awlen),
       .awsize_sp   (axi_bram_Slave02_awsize),
       .awburst_sp  (axi_bram_Slave02_awburst),
       .awlock_sp   (axi_bram_Slave02_awlock),
       .awcache_sp  (axi_bram_Slave02_awcache),
       .awprot_sp   (axi_bram_Slave02_awprot),
       .wready_sp   (axi_bram_Slave02_wready),
       .wvalid_sp   (axi_bram_Slave02_wvalid),
       .wlast_sp    (axi_bram_Slave02_wlast),
       .wdata_sp    (axi_bram_Slave02_wdata),
       .wstrb_sp    (axi_bram_Slave02_wstrb),
       .bready_sp   (axi_bram_Slave02_bready),
       .bvalid_sp   (axi_bram_Slave02_bvalid),
       .bid_sp      (axi_bram_Slave02_bid),
       .bresp_sp    (axi_bram_Slave02_bresp),
       .arready_sp  (axi_bram_Slave02_arready),
       .arvalid_sp  (axi_bram_Slave02_arvalid),
       .arid_sp     (axi_bram_Slave02_arid),
       .araddr_sp   (axi_bram_Slave02_araddr),
       .arlen_sp    (axi_bram_Slave02_arlen),
       .arsize_sp   (axi_bram_Slave02_arsize),
       .arburst_sp  (axi_bram_Slave02_arburst),
       .arlock_sp   (axi_bram_Slave02_arlock),
       .arcache_sp  (axi_bram_Slave02_arcache),
       .arprot_sp   (axi_bram_Slave02_arprot),
       .rready_sp   (axi_bram_Slave02_rready),
       .rvalid_sp   (axi_bram_Slave02_rvalid),
       .rlast_sp    (axi_bram_Slave02_rlast),
       .rid_sp      (axi_bram_Slave02_rid),
       .rdata_sp    (axi_bram_Slave02_rdata),
       .rresp_sp    (axi_bram_Slave02_rresp));

   i_axi_a2x_2_DW_axi_a2x i_axi_a2x_2
      (.busy_status (i_axi_a2x_2_busy_status),
       .clk_pp      (ACLK_aclk),
       .resetn_pp   (ARESETn_aresetn),
       .awready_pp  (i_axi_a2x_2_awready_pp),
       .awvalid_pp  (i_axi_awvalid_s3),
       .awid_pp     (i_axi_awid_s3),
       .awaddr_pp   (i_axi_awaddr_s3),
       .awlen_pp    (i_axi_awlen_s3),
       .awsize_pp   (i_axi_awsize_s3),
       .awburst_pp  (i_axi_awburst_s3),
       .awlock_pp   (i_axi_awlock_s3),
       .awcache_pp  (i_axi_awcache_s3),
       .awprot_pp   (i_axi_awprot_s3),
       .wready_pp   (i_axi_a2x_2_wready_pp),
       .wvalid_pp   (i_axi_wvalid_s3),
       .wlast_pp    (i_axi_wlast_s3),
       .wdata_pp    (i_axi_wdata_s3),
       .wstrb_pp    (i_axi_wstrb_s3),
       .bready_pp   (i_axi_bready_s3),
       .bvalid_pp   (i_axi_a2x_2_bvalid_pp),
       .bid_pp      (i_axi_a2x_2_bid_pp),
       .bresp_pp    (i_axi_a2x_2_bresp_pp),
       .arready_pp  (i_axi_a2x_2_arready_pp),
       .arvalid_pp  (i_axi_arvalid_s3),
       .arid_pp     (i_axi_arid_s3),
       .araddr_pp   (i_axi_araddr_s3),
       .arlen_pp    (i_axi_arlen_s3),
       .arsize_pp   (i_axi_arsize_s3),
       .arburst_pp  (i_axi_arburst_s3),
       .arlock_pp   (i_axi_arlock_s3),
       .arcache_pp  (i_axi_arcache_s3),
       .arprot_pp   (i_axi_arprot_s3),
       .rready_pp   (i_axi_rready_s3),
       .rvalid_pp   (i_axi_a2x_2_rvalid_pp),
       .rlast_pp    (i_axi_a2x_2_rlast_pp),
       .rid_pp      (i_axi_a2x_2_rid_pp),
       .rdata_pp    (i_axi_a2x_2_rdata_pp),
       .rresp_pp    (i_axi_a2x_2_rresp_pp),
       .awready_sp  (axi_transactor_slav03_awready),
       .awvalid_sp  (axi_transactor_slav03_awvalid),
       .awid_sp     (axi_transactor_slav03_awid),
       .awaddr_sp   (axi_transactor_slav03_awaddr),
       .awlen_sp    (axi_transactor_slav03_awlen),
       .awsize_sp   (axi_transactor_slav03_awsize),
       .awburst_sp  (axi_transactor_slav03_awburst),
       .awlock_sp   (axi_transactor_slav03_awlock),
       .awcache_sp  (axi_transactor_slav03_awcache),
       .awprot_sp   (axi_transactor_slav03_awprot),
       .wready_sp   (axi_transactor_slav03_wready),
       .wvalid_sp   (axi_transactor_slav03_wvalid),
       .wlast_sp    (axi_transactor_slav03_wlast),
       .wdata_sp    (axi_transactor_slav03_wdata),
       .wstrb_sp    (axi_transactor_slav03_wstrb),
       .bready_sp   (axi_transactor_slav03_bready),
       .bvalid_sp   (axi_transactor_slav03_bvalid),
       .bid_sp      (axi_transactor_slav03_bid),
       .bresp_sp    (axi_transactor_slav03_bresp),
       .arready_sp  (axi_transactor_slav03_arready),
       .arvalid_sp  (axi_transactor_slav03_arvalid),
       .arid_sp     (axi_transactor_slav03_arid),
       .araddr_sp   (axi_transactor_slav03_araddr),
       .arlen_sp    (axi_transactor_slav03_arlen),
       .arsize_sp   (axi_transactor_slav03_arsize),
       .arburst_sp  (axi_transactor_slav03_arburst),
       .arlock_sp   (axi_transactor_slav03_arlock),
       .arcache_sp  (axi_transactor_slav03_arcache),
       .arprot_sp   (axi_transactor_slav03_arprot),
       .rready_sp   (axi_transactor_slav03_rready),
       .rvalid_sp   (axi_transactor_slav03_rvalid),
       .rlast_sp    (axi_transactor_slav03_rlast),
       .rid_sp      (axi_transactor_slav03_rid),
       .rdata_sp    (axi_transactor_slav03_rdata),
       .rresp_sp    (axi_transactor_slav03_rresp));



endmodule
