#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jun  4 18:02:40 2025
# Process ID         : 20532
# Current directory  : F:/Xilinx/projeto_hls/add_sub/add_sub/hls/impl/ip
# Command line       : vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file           : F:/Xilinx/projeto_hls/add_sub/add_sub/hls/impl/ip/vivado.log
# Journal file       : F:/Xilinx/projeto_hls/add_sub/add_sub/hls/impl/ip\vivado.jou
# Running On         : DESKTOP-8L9PMU5
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz
# CPU Frequency      : 3000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 34299 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39399 MB
# Available Virtual  : 21898 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=F:/Xilinx/projeto_hls/add_sub/add_sub/hls/hls_data.json outdir=F:/Xilinx/projeto_hls/add_sub/add_sub/hls/impl/ip srcdir=F:/Xilinx/projeto_hls/add_sub/add_sub/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to F:/Xilinx/projeto_hls/add_sub/add_sub/hls/impl/ip/misc
INFO: Copied 1 verilog file(s) to F:/Xilinx/projeto_hls/add_sub/add_sub/hls/impl/ip/hdl/verilog
INFO: Copied 1 vhdl file(s) to F:/Xilinx/projeto_hls/add_sub/add_sub/hls/impl/ip/hdl/vhdl
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 485.242 ; gain = 141.707
INFO: Import ports from HDL: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/impl/ip/hdl/vhdl/top_function.vhd (top_function)
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add reset interface ap_rst
INFO: Add data interface input_a_soma
INFO: Add data interface input_b_soma
INFO: Add data interface input_a_sub
INFO: Add data interface input_b_sub
INFO: Add data interface output_soma
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add data interface output_subtracao
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP F:/Xilinx/projeto_hls/add_sub/add_sub/hls/impl/ip/component.xml
INFO: Created IP archive F:/Xilinx/projeto_hls/add_sub/add_sub/hls/impl/ip/xilinx_com_hls_top_function_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Jun  4 18:02:50 2025...
