$date
	Wed Oct 10 00:40:57 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reg_tb $end
$var wire 32 ! read2 [31:0] $end
$var wire 32 " read1 [31:0] $end
$var reg 1 # RegWrite $end
$var reg 32 $ WriteData [31:0] $end
$var reg 1 % clk $end
$var reg 5 & reg1 [4:0] $end
$var reg 5 ' reg2 [4:0] $end
$var reg 5 ( writeReg [4:0] $end
$scope module trial $end
$var wire 1 # RegWrite $end
$var wire 32 ) WriteData [31:0] $end
$var wire 1 % clk $end
$var wire 5 * reg1 [4:0] $end
$var wire 5 + reg2 [4:0] $end
$var wire 5 , writeReg [4:0] $end
$var reg 32 - read1 [31:0] $end
$var reg 32 . read2 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
b1 ,
b0 +
b0 *
b10001000100000000000000000000 )
b1 (
b0 '
b0 &
0%
b10001000100000000000000000000 $
1#
bx "
bx !
$end
#5
b0 !
b0 .
b0 "
b0 -
1%
#10
0%
#15
1%
#20
0%
b10000000000000000000000000000 $
b10000000000000000000000000000 )
b11 (
b11 ,
b10 '
b10 +
b1 &
b1 *
#25
b10000 !
b10000 .
b10001000100000000000000000000 "
b10001000100000000000000000000 -
1%
#30
0%
#35
1%
#40
0%
b10000 $
b10000 )
b101 (
b101 ,
b100 '
b100 +
b10 &
b10 *
#45
b100000000 !
b100000000 .
b10000 "
b10000 -
1%
#50
0%
#55
1%
#60
0%
b1 $
b1 )
b1010 '
b1010 +
b1 &
b1 *
0#
#65
b1000000010000 !
b1000000010000 .
b10001000100000000000000000000 "
b10001000100000000000000000000 -
1%
#70
0%
#75
1%
#80
0%
#85
1%
#90
0%
#95
1%
#100
0%
