{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2.46 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2.46 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 29 05:55:22 2013 " "Info: Processing started: Mon Jul 29 05:55:22 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_syncgen -c vga_syncgen " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_syncgen -c vga_syncgen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_syncgen.vhd 2 1 " "Warning: Using design file vga_syncgen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_syncgen-RTL " "Info: Found design unit 1: vga_syncgen-RTL" {  } { { "vga_syncgen.vhd" "" { Text "C:/PROJECT/c85_ulexite/ulexite_testprj/colorbar/vga_syncgen.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_syncgen " "Info: Found entity 1: vga_syncgen" {  } { { "vga_syncgen.vhd" "" { Text "C:/PROJECT/c85_ulexite/ulexite_testprj/colorbar/vga_syncgen.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_syncgen " "Info: Elaborating entity \"vga_syncgen\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "vga_syncgen.vhd" "" { Text "C:/PROJECT/c85_ulexite/ulexite_testprj/colorbar/vga_syncgen.vhd" 129 -1 0 } } { "vga_syncgen.vhd" "" { Text "C:/PROJECT/c85_ulexite/ulexite_testprj/colorbar/vga_syncgen.vhd" 230 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hcount\[0\] High " "Critical Warning (18010): Register hcount\[0\] will power up to High" {  } { { "vga_syncgen.vhd" "" { Text "C:/PROJECT/c85_ulexite/ulexite_testprj/colorbar/vga_syncgen.vhd" 129 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hcount\[6\] High " "Critical Warning (18010): Register hcount\[6\] will power up to High" {  } { { "vga_syncgen.vhd" "" { Text "C:/PROJECT/c85_ulexite/ulexite_testprj/colorbar/vga_syncgen.vhd" 129 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hcount\[5\] High " "Critical Warning (18010): Register hcount\[5\] will power up to High" {  } { { "vga_syncgen.vhd" "" { Text "C:/PROJECT/c85_ulexite/ulexite_testprj/colorbar/vga_syncgen.vhd" 129 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hcount\[4\] High " "Critical Warning (18010): Register hcount\[4\] will power up to High" {  } { { "vga_syncgen.vhd" "" { Text "C:/PROJECT/c85_ulexite/ulexite_testprj/colorbar/vga_syncgen.vhd" 129 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hcount\[1\] High " "Critical Warning (18010): Register hcount\[1\] will power up to High" {  } { { "vga_syncgen.vhd" "" { Text "C:/PROJECT/c85_ulexite/ulexite_testprj/colorbar/vga_syncgen.vhd" 129 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hcount\[3\] High " "Critical Warning (18010): Register hcount\[3\] will power up to High" {  } { { "vga_syncgen.vhd" "" { Text "C:/PROJECT/c85_ulexite/ulexite_testprj/colorbar/vga_syncgen.vhd" 129 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hcount\[2\] High " "Critical Warning (18010): Register hcount\[2\] will power up to High" {  } { { "vga_syncgen.vhd" "" { Text "C:/PROJECT/c85_ulexite/ulexite_testprj/colorbar/vga_syncgen.vhd" 129 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vcount\[0\] High " "Critical Warning (18010): Register vcount\[0\] will power up to High" {  } { { "vga_syncgen.vhd" "" { Text "C:/PROJECT/c85_ulexite/ulexite_testprj/colorbar/vga_syncgen.vhd" 129 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vcount\[4\] High " "Critical Warning (18010): Register vcount\[4\] will power up to High" {  } { { "vga_syncgen.vhd" "" { Text "C:/PROJECT/c85_ulexite/ulexite_testprj/colorbar/vga_syncgen.vhd" 129 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vcount\[3\] High " "Critical Warning (18010): Register vcount\[3\] will power up to High" {  } { { "vga_syncgen.vhd" "" { Text "C:/PROJECT/c85_ulexite/ulexite_testprj/colorbar/vga_syncgen.vhd" 129 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vcount\[2\] High " "Critical Warning (18010): Register vcount\[2\] will power up to High" {  } { { "vga_syncgen.vhd" "" { Text "C:/PROJECT/c85_ulexite/ulexite_testprj/colorbar/vga_syncgen.vhd" 129 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vcount\[1\] High " "Critical Warning (18010): Register vcount\[1\] will power up to High" {  } { { "vga_syncgen.vhd" "" { Text "C:/PROJECT/c85_ulexite/ulexite_testprj/colorbar/vga_syncgen.vhd" 129 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "352 " "Info: Implemented 352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "316 " "Info: Implemented 316 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Info: Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 29 05:55:25 2013 " "Info: Processing ended: Mon Jul 29 05:55:25 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
