Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jan 17 15:14:18 2025
| Host         : PTO0802 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_4_wrapper_control_sets_placed.rpt
| Design       : design_4_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   103 |
|    Minimum number of control sets                        |   103 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   203 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   103 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    38 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    31 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             199 |           79 |
| No           | No                    | Yes                    |             105 |           29 |
| No           | Yes                   | No                     |             273 |          105 |
| Yes          | No                    | No                     |             217 |           58 |
| Yes          | No                    | Yes                    |              67 |           21 |
| Yes          | Yes                   | No                     |             920 |          240 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                   Clock Signal                                   |                                                                                              Enable Signal                                                                                              |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                       | design_4_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   | design_4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                |                1 |              1 |         1.00 |
| ~design_4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                            |                                                                                                                                                                                                         | design_4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                         | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                 |                1 |              1 |         1.00 |
|  design_4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                            | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
|  design_4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                            | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
|  design_4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                            | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
| ~design_4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                       | design_4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                       | design_4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                               |                1 |              1 |         1.00 |
|  design_4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                            | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
|  design_4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                            | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  design_4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                            |                                                                                                                                                                                                         |                                                                                                                                                |                1 |              3 |         3.00 |
| ~design_4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                            |                                                                                                                                                                                                         | design_4_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                       | design_4_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                  | design_4_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                            | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                |                2 |              4 |         2.00 |
|  design_4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                            | design_4_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                       | design_4_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    |                                                                                                                                                |                2 |              4 |         2.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | design_4_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                         | design_4_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |         2.50 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              5 |         2.50 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                         | design_4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |         3.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                         | design_4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |         2.00 |
|  design_4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                       | design_4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                 |                                                                                                                                                |                1 |              6 |         6.00 |
|  design_4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                       | design_4_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                   |                                                                                                                                                |                1 |              6 |         6.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | design_4_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  design_4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                       | design_4_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                  |                                                                                                                                                |                2 |              6 |         3.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/sel                                                                                                                                               | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                2 |              6 |         3.00 |
|  design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/reloj12_BUFG              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/pixel_count[5]_i_1_n_0                                                                                                                            | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                2 |              6 |         3.00 |
| ~design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/divisor/clk_aux_reg_0 |                                                                                                                                                                                                         | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                3 |              7 |         2.33 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | design_4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                1 |              7 |         7.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/slv_reg0[22]_i_1_n_0                                                                                                                          | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                1 |              7 |         7.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                             |                                                                                                                                                |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                       |                                                                                                                                                |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                           | design_4_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |              8 |         2.67 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                    | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                    | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                    | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                     | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                    | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                    | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                3 |              8 |         2.67 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                     | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                    | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                    | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                     | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                    | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                    | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                2 |              8 |         4.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                    | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                2 |              8 |         4.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                    | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                     | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/E[0]                                                                                                                                | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                3 |              8 |         2.67 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                          | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                           | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                2 |              8 |         4.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                          | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                          | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                          | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                          | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                          | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                          | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                          | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                3 |              8 |         2.67 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                          | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                          | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                2 |              8 |         4.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                           | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                1 |              8 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                           | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                2 |              8 |         4.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                          | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                1 |              8 |         8.00 |
|  design_4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                       | design_4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                |                3 |              8 |         2.67 |
|  design_4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                       | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                |                7 |              8 |         1.14 |
|  design_4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                            | design_4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                               |                                                                                                                                                |                1 |              8 |         8.00 |
| ~design_4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                            | design_4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                             |                                                                                                                                                |                3 |              8 |         2.67 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                    | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                2 |              8 |         4.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                         | design_4_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |             10 |         3.33 |
|  design_4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                       | design_4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                       |                                                                                                                                                |                4 |             10 |         2.50 |
|  design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/divisor/clk_aux_reg_0 |                                                                                                                                                                                                         | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                2 |             11 |         5.50 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                         | design_4_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                4 |             13 |         3.25 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                             |                                                                                                                                                |                5 |             15 |         3.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                             | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                4 |             16 |         4.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                      | design_4_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                3 |             18 |         6.00 |
|  design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/reloj12_BUFG              |                                                                                                                                                                                                         | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                7 |             18 |         2.57 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                         | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |                8 |             19 |         2.38 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                5 |             20 |         4.00 |
|  design_4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                       |                                                                                                                                                                                                         | design_4_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                          |                3 |             23 |         7.67 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | design_4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                6 |             28 |         4.67 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                         | design_4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |               10 |             30 |         3.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |                8 |             32 |         4.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                  | design_4_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/AR[0]                                                                      |               10 |             32 |         3.20 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                            | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |               11 |             32 |         2.91 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      |                                                                                                                                                |                7 |             32 |         4.57 |
|  design_4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                       | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                  |                                                                                                                                                |                8 |             32 |         4.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                5 |             32 |         6.40 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |                9 |             32 |         3.56 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             32 |         5.33 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                         | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |                9 |             32 |         3.56 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               12 |             32 |         2.67 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                       | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               10 |             32 |         3.20 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                            |                                                                                                                                                |                7 |             33 |         4.71 |
|  design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/reloj12_BUFG              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/miregistro[39]_i_1_n_0                                                                                                                            | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |                9 |             40 |         4.44 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                         | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/inst1/clear                                                                                    |               11 |             42 |         3.82 |
|  design_4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                       | design_4_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   |                                                                                                                                                |               12 |             47 |         3.92 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/matriz_0/U0/matriz_v1_0_S00_AXI_inst/load_reg_n_0                                                                                                                                            |                                                                                                                                                |               16 |             64 |         4.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                         |                                                                                                                                                |               10 |             75 |         7.50 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               25 |             78 |         3.12 |
|  design_4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                       |                                                                                                                                                                                                         |                                                                                                                                                |               26 |             80 |         3.08 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                        |                                                                                                                                                |               16 |            128 |         8.00 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                         |                                                                                                                                                |               56 |            133 |         2.38 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                         | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               64 |            150 |         2.34 |
|  design_4_i/clk_wiz_1/inst/clk_out1                                              | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                       | design_4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               73 |            218 |         2.99 |
+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


