
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 226M, CVMEM - 1692M, PVMEM - 1870M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 226M, CVMEM - 1692M, PVMEM - 1870M)
Loading utility util::nrf_utils
Loading utility util::save_vars
Loading utility util::db_utils
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
NRF info: Checking flow variables for route
NRF warning: Variable 'MGC_customNdrFile' is no longer used. Please review/update to latest flow_variables.tcl
NRF info: Verifying user input for route
Storing TCL variables as db root property
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 1581 movable and 0 fixed cells in partition Neuron_Layer
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------
|                                       Pin Errors                                       |
|----------------------+-------+--------+------------------------------------------------|
| Name                 | Count | Status | Description                                    | 
|----------------------+-------+--------+------------------------------------------------|
| not_connected        | 0     | Passed | Pin is not connected to any net                | 
|----------------------+-------+--------+------------------------------------------------|
| no_leaf_pin_geometry | 0     | Passed | Leaf pin doesn't have geometry or not placed.  | 
|----------------------+-------+--------+------------------------------------------------|
| pg_not_connected     | 0     | Passed | PG core pin is not connected to any supply net | 
------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                               |
|---------------------------+-------+--------+-----------------------------------------------------------------|
| Name                      | Count | Status | Description                                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| row_without_endcaps       | 0     | Passed | Row has no endcap cells at ends.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed | Routing tracks do not cover pin.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed | Partition port doesn't have routing access.                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed | Library core pin has only offgird routing access.               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed | Port is placed outside partition.                               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed | Port has insufficient minimum area.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_short                | 0     | Passed | Port has intersection with other one.                           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed | Port is above of max layer.                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed | Region overlaps other region.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed | Cell outside of region with member_hard requirement. Will       | 
|                           |       |        | cause pin assignment to fail.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |        | Will cause pin assignment to fail                               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed | Region is not on manufacturing grid                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed | Region is not on floorplan grid.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed | Placement blockages cover more than 70% of region. Run          | 
|                           |       |        | report_region_utilization to verify placeability.               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed | Macro off manufacturing grid.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed | No cell rows are found in the design. Placer will fail          | 
|                           |       |        | without rows.                                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed | Partition overlaps other partition.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed | Partition is not on floorplan grid.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |        | track mask.                                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |        | mask to reduce routing congestion.                              | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed | The width of the placement rectangle is short.                  | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed | Objects are off floorplan grid.                                 | 
----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 224M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 223M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 223M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # fk_msg 'design' variable does not exist, using 'top_partition' as design name
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: 'design' variable does not exist, using 'top_partition' as design name
Nitro-SoC> # get_top_partition
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info Running Single Core Timing Analysis using 1 CPU.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 225M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 218M)
Routing lib vias have been created
Routing lib vias have been selected
RRT warning: GR congestion map doesn't exist
info Use corner 'corner_0_0'
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | none       | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
|-------+---------+---------|
| via8  | ok      | none    | 
|-------+---------+---------|
| via9  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '1616' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition Neuron_Layer with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 226M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 219M)
#################################################################################################################
info if you would like to re-evaluate any 'auto_ideal' properties, use the 'update_property' command.
INFO: Setting the auto_ideal_fanout_threshold ==> 1024

 Auto Ideal Fanout Threshold for design 'Neuron_Layer'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Wed May 5 23:34:16 2021
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 224M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 219M)
info Found 1581 movable and 0 fixed cells in partition Neuron_Layer
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 224M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 219M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
RRT warning: Skipping 'clock' routing stage because there are no clock nets
RRT info: Stage 'clock' skipped
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Wed May 5 23:34:16 2021
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 1                          | 
|---------------------------+----------------------------|
| partition                 | Neuron_Layer               | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Neuron_Layer'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: Performing new global routing on small grid
info UI30: performing global routing on partition Neuron_Layer (started at Wed May 5 23:34:16 2021)
---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


--------------------------------------------------------------------------------------------------------------
|                           Non-default Parameter Values for 'config_route_global'                           |
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| Name          | Description                                               | Value | Default | User Defined | 
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr* | value of the follow_gr attribute applied to critical nets | 100   | 90      | true         | 
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| gr_verbosity* | silent=0, info=1, verbose=2                               | 2     | 1       | true         | 
--------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_verbosity
List has 2 elements
Setting up data structures; grid size small
Small partition; changing hier depth to 1
Sdb track: Routing Layer  1 (Horizontal) = start 1100, step 1400, number 750
Sdb track: Routing Layer  2 (Vertical)   = start   50, step 1900, number 551
Sdb track: Routing Layer  3 (Horizontal) = start 1100, step 1400, number 750
Sdb track: Routing Layer  4 (Vertical)   = start 1350, step 2800, number 374
Sdb track: Routing Layer  5 (Horizontal) = start 1100, step 2800, number 375
Sdb track: Routing Layer  6 (Vertical)   = start 1350, step 2800, number 374
Sdb track: Routing Layer  7 (Horizontal) = start 4700, step 8000, number 131
Sdb track: Routing Layer  8 (Vertical)   = start 4950, step 8000, number 131
Sdb track: Routing Layer  9 (Horizontal) = start 4700, step 16000, number 66
Sdb track: Routing Layer 10 (Vertical)   = start 4950, step 16000, number 66

CapCalc CPUs = 1

Gathering obstacles for metal layers 1 through 10

Instantiated routing nodes at 4917 of 4940 (99.534 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42 Upward via cost 14
Layer 9 HORIZ  Step cost 57 Upward via cost 14
Layer 10 VERT   Step cost 42
 xOrig 0 xHi 1046904 xStep 57000 colHi 19
 yOrig 0 yHi 1050004 yStep 42000 rowHi 26

Congestion effort = medium
Timing effort     = medium

Start global routing with  1  CPUs 

info GR11: Skipping net 'n_0_82' status: 'gr_small'
info GR11: Skipping net 'n_0_81' status: 'gr_small'
info GR11: Skipping net 'n_0_79' status: 'gr_small'
info GR11: Skipping net 'n_0_77' status: 'gr_small'
info GR11: Skipping net 'n_0_74' status: 'gr_small'
info GR11: Skipping net 'n_0_73' status: 'gr_small'
info GR11: Skipping net 'n_0_72' status: 'gr_small'
info GR11: Skipping net 'n_0_71' status: 'gr_small'
info GR11: Skipping net 'n_0_70' status: 'gr_small'
info GR11: Skipping net 'n_0_69' status: 'gr_small'
info GR11: Skipping net 'n_0_68' status: 'gr_small'
info GR11: Skipping net 'n_0_67' status: 'gr_small'
info GR11: Skipping net 'n_0_66' status: 'gr_small'
info GR11: Skipping net 'n_0_65' status: 'gr_small'
info GR11: Skipping net 'n_0_62' status: 'gr_small'
info GR11: Skipping net 'n_0_61' status: 'gr_small'
info GR11: Skipping net 'n_0_57' status: 'gr_small'
info GR11: Skipping net 'n_0_56' status: 'gr_small'
info GR11: Skipping net 'n_0_55' status: 'gr_small'
info GR11: Skipping net 'n_0_54' status: 'gr_small'
info GR11: Skipping net 'n_0_51' status: 'gr_small'
info GR11: Skipping net 'n_0_49' status: 'gr_small'
info GR11: Skipping net 'n_0_47' status: 'gr_small'
info GR11: Skipping net 'n_0_46' status: 'gr_small'
info GR11: Skipping net 'n_0_45' status: 'gr_small'
info GR11: Skipping net 'n_0_43' status: 'gr_small'
info GR11: Skipping net 'n_0_39' status: 'gr_small'
info GR11: Skipping net 'n_0_38' status: 'gr_small'
info GR11: Skipping net 'n_0_37' status: 'gr_small'
info GR11: Skipping net 'n_0_36' status: 'gr_small'
info GR11: Skipping net 'n_0_34' status: 'gr_small'
info GR11: Skipping net 'n_0_32' status: 'gr_small'
info GR11: Skipping net 'n_0_29' status: 'gr_small'
info GR11: Skipping net 'n_0_0_19' status: 'gr_small'
info GR11: Skipping net 'n_0_18' status: 'gr_small'
info GR11: Skipping net 'n_0_16' status: 'gr_small'
info GR11: Skipping net 'n_0_15' status: 'gr_small'
info GR11: Skipping net 'n_0_11' status: 'gr_small'
info GR11: Skipping net 'n_0_10' status: 'gr_small'
info GR11: Skipping net 'n_0_9' status: 'gr_small'
info GR11: Skipping net 'n_0_8' status: 'gr_small'
info GR11: Skipping net 'n_0_7' status: 'gr_small'
info GR11: Skipping net 'n_0_6' status: 'gr_small'
info GR11: Skipping net 'n_0_5' status: 'gr_small'
info GR11: Skipping net 'n_0_0_37' status: 'gr_small'
info GR11: Skipping net 'n_0_0_43' status: 'gr_small'
info GR11: Skipping net 'n_0_0_44' status: 'gr_small'
info GR11: Skipping net 'n_0_0_45' status: 'gr_small'
info GR11: Skipping net 'n_0_0_50' status: 'gr_small'
info GR11: Skipping net 'n_0_0_51' status: 'gr_small'
Built 1566 nets   (1 seconds elapsed)

Initial Routing ...
At routing level  0, did    1566 of    1566 assigned nets;  100.0 percent of length   (0 seconds elapsed)
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!

Layer assignment conditions are met for Metal-9 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =  -406,  TNS =    -456934    (1 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Timing pass 1: may reroute upto 17 nets (may increase congestion)...
    WNS =  -410,  TNS =    -456374 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Routing net stats:     10 unimproved,      7 routed   (0 seconds elapsed)

Layer Assignment ...
    Loop = 0 ; Tries =     1 ; Wins =    0 ; Gain =       0 ; WNS =  -410 ; TNS =  -456374
    WNS =  -410,  TNS =    -456374 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Completed Layer Assignment   (0 seconds elapsed)

Layer Assignment ...
    Loop = 0 ; Tries =     1 ; Wins =    0 ; Gain =       0 ; WNS =  -410 ; TNS =  -456374
    WNS =  -410,  TNS =    -456374 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Completed Layer Assignment   (0 seconds elapsed)

Timing pass 2: may reroute upto 17 nets ...
    WNS =  -408,  TNS =    -456857 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Routing net stats:      9 unimproved,      8 routed   (1 seconds elapsed)

Balanced Routing pass: may reroute upto 3 nets (may increase congestion) ...
    WNS =  -408,  TNS =    -456938 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Balanced routing succeeded on      0 nets   (0 seconds elapsed)

Timing pass 3: may reroute upto 17 nets ...
    WNS =  -410,  TNS =    -456448 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Routing net stats:      8 unimproved,      9 routed   (0 seconds elapsed)

    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Wed May 5 23:34:19 2021
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2340        | 2375        | 4446      | 9161        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 1           | 0.7         | 0.5       | 1           | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.157729    | 0.148648    | 0.0410524 | 0.0835863   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 2.01428e+08 | 2.10546e+08 | 7259      | 4.11974e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Wed May 5 23:34:19 2021
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 41.20  | 1.99   | 15.77  | 15.56  | 3.34   | 2.60   | 1.94   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 4.83   | 38.28  | 37.76  | 8.12   | 6.30   | 4.71   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 3.90   | 0.32   | 1.85   | 1.36   | 0.19   | 0.09   | 0.10   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
----------------------------------------------------------------------------------------------------------------
|                                               Vias statistics                                                |
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Number of vias  (thousand) | 7.26   | 3.68   | 2.50   | 0.59   | 0.33   | 0.16   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Vias (%)                   | 100.00 | 50.65  | 34.47  | 8.17   | 4.48   | 2.23   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition Neuron_Layer (started at Wed May 5 23:34:19 2021)

Congestion ratio stats: min = 0.02, max = 0.58, mean = 0.25 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 2 sec (CPU time: 1 sec; MEM: RSS - 247M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 240M)
info TDRO: Prepare timing info: derate
info TDRO: Invalidating timer
info TDRO20: Updating timer ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 1  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 1379 pins
info TDRO: wns = -513 tns = -579078
info TDRO: Set tdro_pin_criticality attribute on 7729 pins
Found 1 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
Running full-chip extraction...
info Full-chip area is (0 0 1046900 1050000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.284967 min: 0.000000 avg: 0.129905
info metal2 layer density max: 0.004326 min: 0.000000 avg: 0.000157
info metal3 layer density max: 0.010000 min: 0.000000 avg: 0.000257
info metal4 layer density max: 0.004000 min: 0.000000 avg: 0.000145
info metal5 layer density max: 0.001600 min: 0.000000 avg: 0.000015
info metal6 layer density max: 0.004800 min: 0.000000 avg: 0.000144
info metal7 layer density max: 0.500000 min: 0.097287 avg: 0.361432
info metal8 layer density max: 0.500000 min: 0.109821 avg: 0.370371
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 1 sec (CPU time: 0 sec; MEM: RSS - 237M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 240M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Wed May 5 23:34:20 2021
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | S        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 237M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 240M)

                 All  Dominant
Setup              1         1
Hold               1         0

-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Excluding '0' clock network cells from IPO sizing
RRT info: Passing 17 candidates for IPO sizing
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 246M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 240M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:34:21 2021
  
----------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (SETUP) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS       | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **global** |     | 1      |        | 0.1000    | 2772      | 1344                | 48                    | -0.4100 | -456.3640 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **qor**    |     | 1      |        | 0.1000    | 2772      | 1344                | 48                    | -0.4100 | -456.3640 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **inputs** | *   | 1      |        | 0.1500    | 1344      | 1344                | 100                   | -0.4100 | -456.3640 | 
----------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 246M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 240M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:34:21 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 246M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 240M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 246M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 240M)
---------------------------------------------------------------------------------
|           MCMM variability report for design 'Neuron_Layer' (nano)            |
|-----------------------+---------+-----------+---------+------+------+---------|
|                       | WNS     | TNS       | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+---------+-----------+---------+------+------+---------|
| new_mode (corner_0_0) | -0.4100 | -456.3640 | 1344    | -ne- | -ne- | -ne-    | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
---------------------------
|       | WNS     | TWNS  | 
|-------+---------+-------|
| late  | -0.4100 | -0.41 | 
|-------+---------+-------|
| early | 0.0     | 0.0   | 
---------------------------


RRT debug: Executing 'ipo_sweep_noise '
info UI32: performing grsi sizing  (started at Wed May 5 23:34:21 2021)
Running full-chip extraction...
info Full-chip area is (0 0 1046900 1050000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.284967 min: 0.000000 avg: 0.129905
info metal2 layer density max: 0.004326 min: 0.000000 avg: 0.000157
info metal3 layer density max: 0.010000 min: 0.000000 avg: 0.000257
info metal4 layer density max: 0.004000 min: 0.000000 avg: 0.000145
info metal5 layer density max: 0.001600 min: 0.000000 avg: 0.000015
info metal6 layer density max: 0.004800 min: 0.000000 avg: 0.000144
info metal7 layer density max: 0.500000 min: 0.097287 avg: 0.361432
info metal8 layer density max: 0.500000 min: 0.109821 avg: 0.370371
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
		Sized cells 2
info UI33: performed grsi sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
RRT info: IPO changed 2 cells
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:34:21 2021
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (SETUP) (nano)                                                  |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.1000    | 2772      | 28                  | 1                     | -0.0110 | -0.1890 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.1000    | 2772      | 28                  | 1                     | -0.0110 | -0.1890 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.1500    | 1344      | 28                  | 2.1                   | -0.0110 | -0.1890 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:34:21 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
-------------------------------------------------------------------------------
|          MCMM variability report for design 'Neuron_Layer' (nano)           |
|-----------------------+---------+---------+---------+------+------+---------|
|                       | WNS     | TNS     | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+---------+---------+---------+------+------+---------|
| new_mode (corner_0_0) | -0.0110 | -0.1890 | 28      | -ne- | -ne- | -ne-    | 
-------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------------
|       | WNS     | TWNS   | 
|-------+---------+--------|
| late  | -0.0110 | -0.011 | 
|-------+---------+--------|
| early | 0.0     | 0.0    | 
----------------------------


RRT debug: Executing 'place_detail '
info CHK10: Checking placement...
info UI30: performing detailed placement on partition Neuron_Layer (started at Wed May 5 23:34:22 2021)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1581 movable and 0 fixed cells in partition Neuron_Layer
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 72 cut rows, with average utilization 64.8262%, utilization with cell bloats 64.8262%.
info DP116: Legalizer has initial 2 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 2 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 1581, cells moved: 1, total movement: 0.678571, max movement: 0.678571, average movement: 0.678571.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 1. First few cells with largest displacements:
info DP110: 0.68 rows, from {571000 552000, N} to {580500 552000, N}, cell i_0_0_34.
info DP111: Legalization summary: total movable cells: 1581, cells moved: 1, total movement: 0.678571, max movement: 0.678571, average movement: 0.678571.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1581                | 1           | 0.678571               | 0.678571     | 0.678571         | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition Neuron_Layer with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 264M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
info UI30: performing global routing on partition Neuron_Layer (started at Wed May 5 23:34:22 2021)
---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


--------------------------------------------------------------------------------------------------------------
|                           Non-default Parameter Values for 'config_route_global'                           |
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| Name          | Description                                               | Value | Default | User Defined | 
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr* | value of the follow_gr attribute applied to critical nets | 100   | 90      | true         | 
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| gr_verbosity* | silent=0, info=1, verbose=2                               | 2     | 1       | true         | 
--------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_verbosity
List has 2 elements
Setting up data structures; grid size small

CapCalc CPUs = 1

Gathering obstacles for metal layers 1 through 10

Instantiated routing nodes at 4917 of 4940 (99.5344 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42 Upward via cost 14
Layer 9 HORIZ  Step cost 57 Upward via cost 14
Layer 10 VERT   Step cost 42
 xOrig 0 xHi 1046904 xStep 57000 colHi 19
 yOrig 0 yHi 1050004 yStep 42000 rowHi 26

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  1  CPUs 

info GR11: Skipping net 'n_0_82' status: 'gr_small'
info GR11: Skipping net 'n_0_81' status: 'gr_small'
info GR11: Skipping net 'n_0_79' status: 'gr_small'
info GR11: Skipping net 'n_0_77' status: 'gr_small'
info GR11: Skipping net 'n_0_74' status: 'gr_small'
info GR11: Skipping net 'n_0_73' status: 'gr_small'
info GR11: Skipping net 'n_0_72' status: 'gr_small'
info GR11: Skipping net 'n_0_71' status: 'gr_small'
info GR11: Skipping net 'n_0_70' status: 'gr_small'
info GR11: Skipping net 'n_0_69' status: 'gr_small'
info GR11: Skipping net 'n_0_68' status: 'gr_small'
info GR11: Skipping net 'n_0_67' status: 'gr_small'
info GR11: Skipping net 'n_0_66' status: 'gr_small'
info GR11: Skipping net 'n_0_65' status: 'gr_small'
info GR11: Skipping net 'n_0_62' status: 'gr_small'
info GR11: Skipping net 'n_0_61' status: 'gr_small'
info GR11: Skipping net 'n_0_57' status: 'gr_small'
info GR11: Skipping net 'n_0_56' status: 'gr_small'
info GR11: Skipping net 'n_0_55' status: 'gr_small'
info GR11: Skipping net 'n_0_54' status: 'gr_small'
info GR11: Skipping net 'n_0_51' status: 'gr_small'
info GR11: Skipping net 'n_0_49' status: 'gr_small'
info GR11: Skipping net 'n_0_47' status: 'gr_small'
info GR11: Skipping net 'n_0_46' status: 'gr_small'
info GR11: Skipping net 'n_0_45' status: 'gr_small'
info GR11: Skipping net 'n_0_43' status: 'gr_small'
info GR11: Skipping net 'n_0_39' status: 'gr_small'
info GR11: Skipping net 'n_0_38' status: 'gr_small'
info GR11: Skipping net 'n_0_37' status: 'gr_small'
info GR11: Skipping net 'n_0_36' status: 'gr_small'
info GR11: Skipping net 'n_0_34' status: 'gr_small'
info GR11: Skipping net 'n_0_32' status: 'gr_small'
info GR11: Skipping net 'n_0_29' status: 'gr_small'
info GR11: Skipping net 'n_0_0_19' status: 'gr_small'
info GR11: Skipping net 'n_0_18' status: 'gr_small'
info GR11: Skipping net 'n_0_16' status: 'gr_small'
info GR11: Skipping net 'n_0_15' status: 'gr_small'
info GR11: Skipping net 'n_0_11' status: 'gr_small'
info GR11: Skipping net 'n_0_10' status: 'gr_small'
info GR11: Skipping net 'n_0_9' status: 'gr_small'
info GR11: Skipping net 'n_0_8' status: 'gr_small'
info GR11: Skipping net 'n_0_7' status: 'gr_small'
info GR11: Skipping net 'n_0_6' status: 'gr_small'
info GR11: Skipping net 'n_0_5' status: 'gr_small'
info GR11: Skipping net 'n_0_0_37' status: 'gr_small'
info GR11: Skipping net 'n_0_0_43' status: 'gr_small'
info GR11: Skipping net 'n_0_0_44' status: 'gr_small'
info GR11: Skipping net 'n_0_0_45' status: 'gr_small'
info GR11: Skipping net 'n_0_0_50' status: 'gr_small'
info GR11: Skipping net 'n_0_0_51' status: 'gr_small'
Built 1566 nets   (0 seconds elapsed)

Will perform 'repair' routing on 1 nets: 
          1 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-9 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =   -11,  TNS =       -189    (0 seconds elapsed)

Repair Routed 1 nets       (0 seconds elapsed)
    WNS =   -11,  TNS =       -189 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Wed May 5 23:34:22 2021
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2340        | 2375        | 4446      | 9161        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 1           | 0.7         | 0.5       | 1           | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.157729    | 0.148648    | 0.0410547 | 0.0835891   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 2.01428e+08 | 2.10546e+08 | 7259      | 4.11974e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Wed May 5 23:34:22 2021
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 41.20  | 1.99   | 15.77  | 15.56  | 3.34   | 2.60   | 1.94   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 4.83   | 38.28  | 37.76  | 8.12   | 6.30   | 4.71   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 3.90   | 0.32   | 1.85   | 1.36   | 0.19   | 0.09   | 0.10   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
----------------------------------------------------------------------------------------------------------------
|                                               Vias statistics                                                |
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Number of vias  (thousand) | 7.26   | 3.68   | 2.50   | 0.59   | 0.33   | 0.16   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Vias (%)                   | 100.00 | 50.65  | 34.47  | 8.17   | 4.48   | 2.23   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition Neuron_Layer (started at Wed May 5 23:34:22 2021)

Congestion ratio stats: min = 0.02, max = 0.58, mean = 0.25 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:34:22 2021
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (SETUP) (nano)                                                  |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.1000    | 2772      | 28                  | 1                     | -0.0110 | -0.1890 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.1000    | 2772      | 28                  | 1                     | -0.0110 | -0.1890 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.1500    | 1344      | 28                  | 2.1                   | -0.0110 | -0.1890 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:34:22 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
-------------------------------------------------------------------------------
|          MCMM variability report for design 'Neuron_Layer' (nano)           |
|-----------------------+---------+---------+---------+------+------+---------|
|                       | WNS     | TNS     | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+---------+---------+---------+------+------+---------|
| new_mode (corner_0_0) | -0.0110 | -0.1890 | 28      | -ne- | -ne- | -ne-    | 
-------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------------
|       | WNS     | TWNS   | 
|-------+---------+--------|
| late  | -0.0110 | -0.011 | 
|-------+---------+--------|
| early | 0.0     | 0.0    | 
----------------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:34:22 2021
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (SETUP) (nano)                                                  |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.1000    | 2772      | 28                  | 1                     | -0.0110 | -0.1890 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.1000    | 2772      | 28                  | 1                     | -0.0110 | -0.1890 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.1500    | 1344      | 28                  | 2.1                   | -0.0110 | -0.1890 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:34:22 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
-------------------------------------------------------------------------------
|          MCMM variability report for design 'Neuron_Layer' (nano)           |
|-----------------------+---------+---------+---------+------+------+---------|
|                       | WNS     | TNS     | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+---------+---------+---------+------+------+---------|
| new_mode (corner_0_0) | -0.0110 | -0.1890 | 28      | -ne- | -ne- | -ne-    | 
-------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------------
|       | WNS     | TWNS   | 
|-------+---------+--------|
| late  | -0.0110 | -0.011 | 
|-------+---------+--------|
| early | 0.0     | 0.0    | 
----------------------------


RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | Neuron_Layer   | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 264M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 264M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
RRT info: Retrieving global routing info...
-----------------------------------------------------------------
|                        | tr_opt_init                          | 
|------------------------+--------------------------------------|
| elapsed_time  (min)    | 00h 05m                              | 
|------------------------+--------------------------------------|
| cpu_time  (min)        | 0.00019444444444444446d 00.0h 00.0m  | 
|------------------------+--------------------------------------|
| heap_memory  (Mb)      | 1184                                 | 
|------------------------+--------------------------------------|
| logic_utilization  (%) | 64.82                                | 
|------------------------+--------------------------------------|
| WNS  (ps)              | -11.0                                | 
|------------------------+--------------------------------------|
| TNS  (ns)              | -0.189                               | 
|------------------------+--------------------------------------|
| WHS  (ps)              | 0.0                                  | 
|------------------------+--------------------------------------|
| THS  (ns)              | 0.0                                  | 
|------------------------+--------------------------------------|
| setup_viols            | 28                                   | 
|------------------------+--------------------------------------|
| hold_viols             | 0                                    | 
|------------------------+--------------------------------------|
| slew_viols             | 1275                                 | 
|------------------------+--------------------------------------|
| worst_slew  (ps)       | -221.0                               | 
|------------------------+--------------------------------------|
| total_slew  (ps)       | -248.6                               | 
|------------------------+--------------------------------------|
| overflow_edges         | 0                                    | 
|------------------------+--------------------------------------|
| overflow_nodes         | 0                                    | 
|------------------------+--------------------------------------|
| wire_len_total  (mm)   | 41.2                                 | 
|------------------------+--------------------------------------|
| via_count_total        | 7259                                 | 
-----------------------------------------------------------------



info 'twns' objective check is passed.
Collecting clock nets...
Collected 85 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%

'twns' has 3 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 264M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
---------------------
|     WNS nets      |
|------------+------|
| Count      | 3    | 
|------------+------|
| Count, %   | 0.18 | 
|------------+------|
| Length, um | 1255 | 
|------------+------|
| Length, %  | 3.04 | 
---------------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
Running full-chip extraction...
info Full-chip area is (0 0 1046900 1050000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.294386 min: 0.000000 avg: 0.129946
info metal2 layer density max: 0.004326 min: 0.000000 avg: 0.000157
info metal3 layer density max: 0.010000 min: 0.000000 avg: 0.000257
info metal4 layer density max: 0.004000 min: 0.000000 avg: 0.000145
info metal5 layer density max: 0.001600 min: 0.000000 avg: 0.000015
info metal6 layer density max: 0.004800 min: 0.000000 avg: 0.000144
info metal7 layer density max: 0.500000 min: 0.097287 avg: 0.361432
info metal8 layer density max: 0.500000 min: 0.109821 avg: 0.370371
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 264M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 256M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 17       | 
|------------+----------|
| Count, %   | 1.05     | 
|------------+----------|
| Length, um | 11919    | 
|------------+----------|
| Length, %  | 28.93    | 
-------------------------



Setting all clock networks in partition(s) 'Neuron_Layer':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 85    | 
|-------------------------------+-------|
| Total Sequential cells        | 1344  | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 84    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 84    | 
-----------------------------------------


Found 0 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 84 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 1344 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Neuron_Layer.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition Neuron_Layer (started at Wed May 5 23:34:23 2021)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1618 | 6299 | 
|-------------------+------+------|
| To be routed :    | 1616 | 6215 | 
|-------------------+------+------|
|   - signal        | 1616 | 6215 | 
|-------------------+------+------|
| To be skipped :   | 2    | 84   | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 84   | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 1565 | 
|-----------------------+------|
|   - no any wires      | 51   | 
--------------------------------


---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


Routing Cell Library initialization ...
 core  lib cells:   14 with     24 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 50 core library pins:
 Ideal   :    50 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 26 rows x 19 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1616 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 551X x 750Y
M2:   vertical grid 551X x 750Y
M3: horizontal grid 905X x 750Y
M4:   vertical grid 374X x 750Y
M5: horizontal grid 374X x 375Y
M6:   vertical grid 374X x 487Y
M7: horizontal grid 486X x 131Y
M8:   vertical grid 131X x 131Y
M9: horizontal grid 131X x 66Y
M10:   vertical grid 66X x 66Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 263
Fixed net vias 0
Core cells 1581
Core cells with unique orientation 23: pin objects 274, obstructions 159
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 1379, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Maximum number of pins is 101 for net n_0_0_52
Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 1565 nets with global routing
Detected 51 nets without any routing
Detected 3903 wires, 7259 vias
Detected 6215 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 0 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 4 5 6 done
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Run(1) ...
1.000 Changed     4439 of    10826 tested segments in   158 channels. Unresolved     3298 violations and      694 notes
1.001 Changed     2714 of     9049 tested segments in   184 channels. Unresolved     1880 violations and      389 notes
1.002 Changed     1668 of     5951 tested segments in   190 channels. Unresolved     1070 violations and      401 notes
1.003 Changed     1105 of     3949 tested segments in   174 channels. Unresolved      711 violations and      374 notes
1.004 Changed      818 of     2649 tested segments in   163 channels. Unresolved      448 violations and      370 notes
1.005 Changed      633 of     1913 tested segments in   146 channels. Unresolved      322 violations and      381 notes
1.006 Changed      499 of     1480 tested segments in   144 channels. Unresolved      248 violations and      381 notes
1.007 Changed      474 of     1233 tested segments in   129 channels. Unresolved      260 violations and      366 notes
1.008 Changed      415 of     1144 tested segments in   125 channels. Unresolved      198 violations and      368 notes
1.009 Changed      397 of     1018 tested segments in   109 channels. Unresolved      176 violations and      369 notes
1.010 Changed      362 of      931 tested segments in   108 channels. Unresolved      160 violations and      368 notes
1.011 Changed      339 of      866 tested segments in    97 channels. Unresolved      147 violations and      373 notes
1.012 Changed      351 of      812 tested segments in    90 channels. Unresolved      175 violations and      356 notes
1.013 Changed      308 of      796 tested segments in    86 channels. Unresolved      107 violations and      370 notes
1.014 Changed      262 of      672 tested segments in    75 channels. Unresolved       74 violations and      373 notes
1.015 Changed      224 of      555 tested segments in    71 channels. Unresolved       45 violations and      381 notes
1.016 Changed      209 of      490 tested segments in    59 channels. Unresolved       32 violations and      376 notes
1.017 Changed      178 of      426 tested segments in    54 channels. Unresolved       10 violations and      379 notes
1.018 Changed      176 of      378 tested segments in    51 channels. Unresolved       13 violations and      376 notes
1.019 Changed      165 of      357 tested segments in    45 channels. Unresolved        7 violations and      373 notes
1.020 Changed      157 of      334 tested segments in    40 channels. Unresolved        4 violations and      375 notes
1.021 Changed      155 of      323 tested segments in    39 channels. Unresolved        5 violations and      374 notes
1.022 Changed      153 of      313 tested segments in    38 channels. Unresolved        3 violations and      373 notes
1.023 Changed      149 of      307 tested segments in    39 channels. Unresolved        1 violations and      374 notes
1.024 Changed      148 of      302 tested segments in    36 channels. Unresolved        0 violations and      376 notes
1.025 Changed      143 of      298 tested segments in    36 channels. Unresolved        0 violations and      378 notes
1.026 Changed      142 of      291 tested segments in    33 channels. Unresolved        0 violations and      378 notes
1.027 Changed      140 of      289 tested segments in    31 channels. Unresolved        0 violations and      380 notes
1.028 Changed      138 of      285 tested segments in    31 channels. Unresolved        0 violations and      382 notes
1.029 Changed      127 of      281 tested segments in    31 channels. Unresolved        0 violations and      393 notes
1.030 Changed      122 of      262 tested segments in    32 channels. Unresolved        0 violations and      397 notes
1.031 Changed       88 of      244 tested segments in    29 channels. Unresolved        0 violations and      429 notes
1.032 Changed       62 of      179 tested segments in    28 channels. Unresolved        0 violations and      455 notes
1.033 Changed       37 of      127 tested segments in    26 channels. Unresolved        0 violations and      479 notes
1.034 Changed       22 of       76 tested segments in    22 channels. Unresolved        0 violations and      492 notes
1.035 Changed       15 of       44 tested segments in    18 channels. Unresolved        0 violations and      498 notes
1.036 Changed       11 of       30 tested segments in    14 channels. Unresolved        0 violations and      502 notes
1.037 Changed        7 of       22 tested segments in    12 channels. Unresolved        0 violations and      506 notes
1.038 Changed        5 of       14 tested segments in     8 channels. Unresolved        0 violations and      508 notes
1.039 Changed        2 of       10 tested segments in     5 channels. Unresolved        0 violations and      511 notes
1.040 Changed        1 of        4 tested segments in     4 channels. Unresolved        0 violations and      512 notes
1.041 Changed        0 of        2 tested segments in     2 channels. Unresolved        0 violations and      513 notes
1.042 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and      513 notes
Result=end(begin): viols=0(3298), notes=513(694)
Cpu time: 00:00:25, Elapsed time: 00:00:52, Memory: 1.7G

Run(2) ...
2.000 Changed      294 of     7772 tested segments in   180 channels. Unresolved        0 violations and      449 notes
2.001 Changed      201 of      808 tested segments in   106 channels. Unresolved        0 violations and      381 notes
2.002 Changed      148 of      546 tested segments in    79 channels. Unresolved        0 violations and      357 notes
2.003 Changed      107 of      254 tested segments in    44 channels. Unresolved        0 violations and      347 notes
2.004 Changed       80 of      200 tested segments in    31 channels. Unresolved        0 violations and      358 notes
2.005 Changed       67 of      161 tested segments in    26 channels. Unresolved        0 violations and      371 notes
2.006 Changed       50 of      131 tested segments in    27 channels. Unresolved        0 violations and      384 notes
2.007 Changed       47 of       98 tested segments in    24 channels. Unresolved        0 violations and      384 notes
2.008 Changed       44 of       95 tested segments in    23 channels. Unresolved        0 violations and      388 notes
2.009 Changed       38 of       89 tested segments in    21 channels. Unresolved        0 violations and      391 notes
2.010 Changed       32 of       78 tested segments in    21 channels. Unresolved        0 violations and      397 notes
2.011 Changed       28 of       66 tested segments in    21 channels. Unresolved        0 violations and      401 notes
2.012 Changed       21 of       58 tested segments in    20 channels. Unresolved        0 violations and      408 notes
2.013 Changed       19 of       44 tested segments in    19 channels. Unresolved        0 violations and      410 notes
2.014 Changed       18 of       40 tested segments in    19 channels. Unresolved        0 violations and      411 notes
2.015 Changed       15 of       38 tested segments in    18 channels. Unresolved        0 violations and      414 notes
2.016 Changed       13 of       32 tested segments in    17 channels. Unresolved        0 violations and      416 notes
2.017 Changed       13 of       28 tested segments in    17 channels. Unresolved        0 violations and      416 notes
2.018 Changed       13 of       28 tested segments in    17 channels. Unresolved        0 violations and      416 notes
2.019 Changed       13 of       28 tested segments in    17 channels. Unresolved        0 violations and      416 notes
2.020 Changed       12 of       28 tested segments in    17 channels. Unresolved        0 violations and      417 notes
2.021 Changed       12 of       26 tested segments in    15 channels. Unresolved        0 violations and      417 notes
2.022 Changed       12 of       26 tested segments in    15 channels. Unresolved        0 violations and      417 notes
2.023 Changed       12 of       26 tested segments in    15 channels. Unresolved        0 violations and      417 notes
2.024 Changed       12 of       26 tested segments in    15 channels. Unresolved        0 violations and      417 notes
2.025 Changed       12 of       26 tested segments in    15 channels. Unresolved        0 violations and      417 notes
2.026 Changed       12 of       26 tested segments in    15 channels. Unresolved        0 violations and      417 notes
2.027 Changed       12 of       26 tested segments in    15 channels. Unresolved        0 violations and      417 notes
2.028 Changed       12 of       26 tested segments in    15 channels. Unresolved        0 violations and      417 notes
2.029 Changed       12 of       26 tested segments in    15 channels. Unresolved        0 violations and      417 notes
2.030 Changed       12 of       26 tested segments in    15 channels. Unresolved        0 violations and      417 notes
2.031 Changed       12 of       26 tested segments in    15 channels. Unresolved        0 violations and      417 notes
2.032 Changed       12 of       26 tested segments in    15 channels. Unresolved        0 violations and      417 notes
2.033 Changed       11 of       27 tested segments in    16 channels. Unresolved        0 violations and      417 notes
2.034 Changed        0 of       23 tested segments in    14 channels. Unresolved        0 violations and      426 notes
2.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and      426 notes
Result=end(begin): viols=0(0), notes=426(449)
Cpu time: 00:00:05, Elapsed time: 00:00:10, Memory: 1.7G

Write routing ...
M1: 5115 vias and 242 wires with length 0.501 (0.002 in non-prefer direction)
M2: 6409 vias and 5509 wires with length 12.348 (0.029 in non-prefer direction)
M3: 2612 vias and 5859 wires with length 17.747 (0.041 in non-prefer direction)
M4: 1077 vias and 1917 wires with length 10.533 (0.029 in non-prefer direction)
M5: 471 vias and 734 wires with length 5.741 (0.018 in non-prefer direction)
M6: 2 vias and 344 wires with length 2.726 (0.023 in non-prefer direction)
M7: 0 vias and 1 wires with length 0.001 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 15686 vias and 14606 wires with length 49.597 (0.142 in non-prefer direction)

Total 426 notes:
Note: Offgrid - 394
Note: Split - 5
Note: Parallel length - 27

Info: Via overhang - 296
info UI33: performed track routing for 1 min 3 sec (CPU time: 30 sec; MEM: RSS - 280M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 273M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Neuron_Layer'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 4 sec (CPU time: 2 sec; MEM: RSS - 297M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 290M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:35:30 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 290M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:35:30 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 290M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 290M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0000 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   14 with     24 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1618 | 6299 | 
|-------------------+------+------|
| To be routed :    | 1616 | 6215 | 
|-------------------+------+------|
|   - signal        | 1616 | 6215 | 
|-------------------+------+------|
| To be skipped :   | 2    | 84   | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 84   | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1616 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1046900 1050000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.294386 min: 0.000000 avg: 0.132672
info metal2 layer density max: 0.214357 min: 0.000000 avg: 0.061844
info metal3 layer density max: 0.303949 min: 0.000000 avg: 0.094011
info metal4 layer density max: 0.457600 min: 0.000000 avg: 0.103950
info metal5 layer density max: 0.404000 min: 0.000000 avg: 0.056822
info metal6 layer density max: 0.256343 min: 0.000000 avg: 0.026909
info metal7 layer density max: 0.500000 min: 0.097287 avg: 0.361455
info metal8 layer density max: 0.500000 min: 0.109821 avg: 0.370371
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 85 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 290M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 290M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:35:31 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 290M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:35:31 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 290M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 290M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0000 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 290M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 290M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                          | tr_opt_tr_0                         | 
|------------------------+--------------------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 05m                              | 00h 01m                             | 
|------------------------+--------------------------------------+-------------------------------------|
| cpu_time  (min)        | 0.00019444444444444446d 00.0h 00.0m  | 0.0003541666666666667d 00.0h 00.0m  | 
|------------------------+--------------------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1184                                 | 1184                                | 
|------------------------+--------------------------------------+-------------------------------------|
| logic_utilization  (%) | 64.82                                | 64.82                               | 
|------------------------+--------------------------------------+-------------------------------------|
| WNS  (ps)              | -11.0                                | 0.0                                 | 
|------------------------+--------------------------------------+-------------------------------------|
| TNS  (ns)              | -0.189                               | 0.0                                 | 
|------------------------+--------------------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                  | 0.0                                 | 
|------------------------+--------------------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                  | 0.0                                 | 
|------------------------+--------------------------------------+-------------------------------------|
| setup_viols            | 28                                   | 0                                   | 
|------------------------+--------------------------------------+-------------------------------------|
| hold_viols             | 0                                    | 0                                   | 
|------------------------+--------------------------------------+-------------------------------------|
| slew_viols             | 1275                                 | 1275                                | 
|------------------------+--------------------------------------+-------------------------------------|
| worst_slew  (ps)       | -221.0                               | -220.0                              | 
|------------------------+--------------------------------------+-------------------------------------|
| total_slew  (ps)       | -248.6                               | -235.4                              | 
|------------------------+--------------------------------------+-------------------------------------|
| overflow_edges         | 0                                    |                                     | 
|------------------------+--------------------------------------+-------------------------------------|
| overflow_nodes         | 0                                    |                                     | 
|------------------------+--------------------------------------+-------------------------------------|
| wire_len_total  (mm)   | 41.2                                 | 49.6                                | 
|------------------------+--------------------------------------+-------------------------------------|
| via_count_total        | 7259                                 | 15686                               | 
-------------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 40
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 121 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |==================================================================== 40
4.00781 | 0
8.01562 | 0
12.0234 | 0
16.0312 | 0
20.0391 | 0
24.0469 | 0
28.0547 | 0
32.0625 | 0
36.0703 | 0
40.0781 | 0
44.0859 | 0
48.0938 |= 1
52.1016 |============= 8
56.1094 |====================== 13
60.1172 |====================== 13
64.125  |================================== 20
68.1328 |========================= 15
72.1406 |============= 8
76.1484 |===== 3
80.1562 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed May 5 23:35:31 2021)
Report 'Neuron_Layer': Design Report
Generated on Wed May 5 23:35:31 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1581  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 8     | 0.5        | 
| Registers      | 1428  | 90.32      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 97    | 6.13       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1581  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6567.81                | 64.82           | 
| Buffers, Inverters | 5.054                  | 0.04            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 10131.4                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1533  | 100        | 
| Orphaned        | 2     | 0.13       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1459  | 95.17      | 
| 2 Fanouts       | 5     | 0.32       | 
| 3-30 Fanouts    | 50    | 3.26       | 
| 30-127 Fanouts  | 17    | 1.1        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed May 5 23:35:31 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 81 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |======================= 8
55  |================================== 12
60  |=================================================== 18
65  |======================================================================== 25
70  |======================================== 14
75  |======== 3
80  |== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=80.1562%).

WNS:0 TNS:0 TNDD:-6823.0 SLEW:-235437 CAP:-3250.7 AREA:6567.81

INFO :: Running optimization in MEDIUM effort level
info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 TNDD:-6823.0 SLEW:-235437 CAP:-3250.7 AREA:6567.81
info OPT2: Pass 1 optimization.

WNS:0 TNS:0 TNDD:-7802.0 SLEW:0 CAP:-1658.2 AREA:6615.42

info OPT3: 15 nets evaluated, 15 optimized in this pass.
info OPT6: cpu [0h:0m:3s] memory [1g:668m:560k]
info OPT4: Total 15 nets evaluated, 15 optimized.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=96.2946%).

info OPT6: cpu [0h:0m:3s] memory [1g:668m:560k]
info OPT225: Completed optimization in postroute mode with MAX SLEW objective and MAX SLEW step in 7 sec (CPU time: 3 sec; MEM: RSS - 314M, CVMEM - 1692M, PVMEM - 1870M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:-7802.0 SLEW:0 CAP:-1658.2 AREA:6615.42
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=96.2946%).

info OPT6: cpu [0h:0m:0s] memory [1g:668m:560k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1692M, PVMEM - 1870M)
WNS:0 TNS:0 TNDD:-7802.0 SLEW:0 CAP:-1658.2 AREA:6615.42

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=96.2946%).


info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Wed May 5 23:35:38 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1594  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 13    | 0.81       | 
| Inverters      | 8     | 0.5        | 
| Registers      | 1428  | 89.58      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 97    | 6.08       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1594  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6615.42                | 65.29           | 
| Buffers, Inverters | 50.008                 | 0.49            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 10131.4                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1546  | 100        | 
| Orphaned        | 2     | 0.12       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1472  | 95.21      | 
| 2 Fanouts       | 5     | 0.32       | 
| 3-30 Fanouts    | 50    | 3.23       | 
| 30-127 Fanouts  | 17    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 81 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |======================== 8
55  |==================================== 12
60  |====================================================== 18
65  |======================================================================== 24
70  |========================================== 14
75  |====== 2
80  |====== 2
85  | 0
90  | 0
95  |=== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 7 sec (CPU time: 3 sec; MEM: RSS - 306M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 299M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 299M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 299M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                        | tr_opt_drc_0                      | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 05m                             | 00h 01m                            | 00h 00m                           | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.00019444444444444446d 00.0h00.0m  | 0.0003541666666666667d 00.0h00.0m  | 3.472222222222222e-5d 00.0h00.0m  | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1184                                | 1184                               | 1184                              | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| logic_utilization  (%) | 64.82                               | 64.82                              | 65.29                             | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| WNS  (ps)              | -11.0                               | 0.0                                | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| TNS  (ns)              | -0.189                              | 0.0                                | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                                 | 0.0                                | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                                 | 0.0                                | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| setup_viols            | 28                                  | 0                                  | 0                                 | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| hold_viols             | 0                                   | 0                                  | 0                                 | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| slew_viols             | 1275                                | 1275                               | 0                                 | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| worst_slew  (ps)       | -221.0                              | -220.0                             | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| total_slew  (ps)       | -248.6                              | -235.4                             | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| overflow_edges         | 0                                   |                                    |                                   | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| overflow_nodes         | 0                                   |                                    |                                   | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 41.2                                | 49.6                               | 49.6                              | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------|
| via_count_total        | 7259                                | 15686                              | 15686                             | 
-----------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed May 5 23:35:39 2021)
Report 'Neuron_Layer': Design Report
Generated on Wed May 5 23:35:39 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1594  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 13    | 0.81       | 
| Inverters      | 8     | 0.5        | 
| Registers      | 1428  | 89.58      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 97    | 6.08       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1594  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6615.42                | 65.29           | 
| Buffers, Inverters | 50.008                 | 0.49            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 10131.4                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1546  | 100        | 
| Orphaned        | 2     | 0.12       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1472  | 95.21      | 
| 2 Fanouts       | 5     | 0.32       | 
| 3-30 Fanouts    | 50    | 3.23       | 
| 30-127 Fanouts  | 17    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed May 5 23:35:39 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 81 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |======================== 8
55  |==================================== 12
60  |====================================================== 18
65  |======================================================================== 24
70  |========================================== 14
75  |====== 2
80  |====== 2
85  | 0
90  | 0
95  |=== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=96.2946%).

WNS:0 TNS:0 TNDD:-7802.0 SLEW:0 CAP:-1658.2 AREA:6615.42

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-7802.0 SLEW:0 CAP:-1658.2 AREA:6615.42

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=96.2946%).

info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Wed May 5 23:35:39 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1594  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 13    | 0.81       | 
| Inverters      | 8     | 0.5        | 
| Registers      | 1428  | 89.58      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 97    | 6.08       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1594  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6615.42                | 65.29           | 
| Buffers, Inverters | 50.008                 | 0.49            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 10131.4                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1546  | 100        | 
| Orphaned        | 2     | 0.12       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1472  | 95.21      | 
| 2 Fanouts       | 5     | 0.32       | 
| 3-30 Fanouts    | 50    | 3.23       | 
| 30-127 Fanouts  | 17    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 81 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |======================== 8
55  |==================================== 12
60  |====================================================== 18
65  |======================================================================== 24
70  |========================================== 14
75  |====== 2
80  |====== 2
85  | 0
90  | 0
95  |=== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 299M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 299M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 299M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                        | tr_opt_drc_0                      | tr_opt_tns_0 | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| elapsed_time  (min)    | 00h 05m                             | 00h 01m                            | 00h 00m                           | 00h 00m      | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| cpu_time  (min)        | 0.00019444444444444446d00.0h 00.0m  | 0.0003541666666666667d00.0h 00.0m  | 3.472222222222222e-5d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| heap_memory  (Mb)      | 1184                                | 1184                               | 1184                              | 1184         | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| logic_utilization  (%) | 64.82                               | 64.82                              | 65.29                             | 65.29        | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| WNS  (ps)              | -11.0                               | 0.0                                | 0.0                               | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| TNS  (ns)              | -0.189                              | 0.0                                | 0.0                               | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| WHS  (ps)              | 0.0                                 | 0.0                                | 0.0                               | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| THS  (ns)              | 0.0                                 | 0.0                                | 0.0                               | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| setup_viols            | 28                                  | 0                                  | 0                                 | 0            | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| hold_viols             | 0                                   | 0                                  | 0                                 | 0            | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| slew_viols             | 1275                                | 1275                               | 0                                 | 0            | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| worst_slew  (ps)       | -221.0                              | -220.0                             | 0.0                               | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| total_slew  (ps)       | -248.6                              | -235.4                             | 0.0                               | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| overflow_edges         | 0                                   |                                    |                                   |              | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| overflow_nodes         | 0                                   |                                    |                                   |              | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| wire_len_total  (mm)   | 41.2                                | 49.6                               | 49.6                              | 49.6         | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------|
| via_count_total        | 7259                                | 15686                              | 15686                             | 15686        | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed May 5 23:35:39 2021)
Report 'Neuron_Layer': Design Report
Generated on Wed May 5 23:35:39 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1594  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 13    | 0.81       | 
| Inverters      | 8     | 0.5        | 
| Registers      | 1428  | 89.58      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 97    | 6.08       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1594  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6615.42                | 65.29           | 
| Buffers, Inverters | 50.008                 | 0.49            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 10131.4                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1546  | 100        | 
| Orphaned        | 2     | 0.12       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1472  | 95.21      | 
| 2 Fanouts       | 5     | 0.32       | 
| 3-30 Fanouts    | 50    | 3.23       | 
| 30-127 Fanouts  | 17    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed May 5 23:35:39 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:35:39 2021
  
----------------------------------------------------------------------------------------------------------------------------------------
|                                                      PATH GROUPS (SETUP) (nano)                                                      |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS       | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **global**       |     | 1      |        | 0.1000    | 2772      | 1408                | 51                    | -0.1490 | -140.1290 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **qor**          |     | 1      |        | 0.1000    | 2772      | 1408                | 51                    | -0.1490 | -140.1290 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **clock_gating** | *   | 1      | 0.1990 | 0.1500    | 84        | 64                  | 76                    | -0.1270 | -7.1950   | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **outputs**      | *   | 1      | 0.1990 | 0.1000    | 1344      | 1344                | 100                   | -0.1490 | -132.9340 | 
----------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 299M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 81 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |======================== 8
55  |==================================== 12
60  |====================================================== 18
65  |======================================================================== 24
70  |========================================== 14
75  |====== 2
80  |====== 2
85  | 0
90  | 0
95  |=== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=96.2946%).

WNS:-149 TNS:-140129 TNDD:-7802.0 SLEW:0 CAP:-1658.2 AREA:6615.42

INFO :: Running optimization in MEDIUM effort level
info OPT5: Optimizing objective DENSITY.
info OPT23: Collected 39 targets from 2 bins with utilization greater than 84% within partition Neuron_Layer.
warning No default leakage corner enabled for area optimization, leakage power may increase after the optimization
SLEW:0 CAP:-1658.2 AREA:6615.42

info OPT10: optimized 2 targets
SLEW:0 CAP:-1658.2 AREA:6615.42

info OPT10: optimized 2 targets
SLEW:0 CAP:-1658.2 AREA:6615.42

info OPT10: optimized 2 targets
SLEW:0 CAP:-1658.2 AREA:6615.42

info OPT10: optimized 13 targets
SLEW:0 CAP:-1658.2 AREA:6615.42

info OPT10: optimized 16 targets
SLEW:0 CAP:-1658.2 AREA:6615.42

info OPT10: optimized 4 targets
SLEW:0 CAP:-1658.2 AREA:6615.42

info OPT9: total 39 nets optimized
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=96.2946%).

info OPT6: cpu [0h:0m:0s] memory [1g:668m:560k]
info OPT225: Completed optimization in postroute mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1692M, PVMEM - 1870M)
WNS:-149 TNS:-140129 TNDD:-7802.0 SLEW:0 CAP:-1658.2 AREA:6615.42

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=96.2946%).

info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Wed May 5 23:35:39 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1594  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 13    | 0.81       | 
| Inverters      | 8     | 0.5        | 
| Registers      | 1428  | 89.58      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 97    | 6.08       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1594  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6615.42                | 65.29           | 
| Buffers, Inverters | 50.008                 | 0.49            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 10131.4                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1546  | 100        | 
| Orphaned        | 2     | 0.12       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1472  | 95.21      | 
| 2 Fanouts       | 5     | 0.32       | 
| 3-30 Fanouts    | 50    | 3.23       | 
| 30-127 Fanouts  | 17    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:35:39 2021
  
----------------------------------------------------------------------------------------------------------------------------------------
|                                                      PATH GROUPS (SETUP) (nano)                                                      |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS       | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **global**       |     | 1      |        | 0.1000    | 2772      | 1408                | 51                    | -0.1490 | -140.1290 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **qor**          |     | 1      |        | 0.1000    | 2772      | 1408                | 51                    | -0.1490 | -140.1290 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **clock_gating** | *   | 1      | 0.1990 | 0.1500    | 84        | 64                  | 76                    | -0.1270 | -7.1950   | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **outputs**      | *   | 1      | 0.1990 | 0.1000    | 1344      | 1344                | 100                   | -0.1490 | -132.9340 | 
----------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 299M)
Cell Density Map Utilization - 81 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |======================== 8
55  |==================================== 12
60  |====================================================== 18
65  |======================================================================== 24
70  |========================================== 14
75  |====== 2
80  |====== 2
85  | 0
90  | 0
95  |=== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 299M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 10
Report 'report_path_group': Path Group
Generated on Wed May 5 23:35:40 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 299M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 299M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 299M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                        | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_density_0                   | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| elapsed_time  (min)    | 00h 05m                             | 00h 01m                            | 00h 00m                           | 00h 00m      | 00h 00m                            | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| cpu_time  (min)        | 0.00019444444444444446d00.0h 00.0m  | 0.0003541666666666667d00.0h 00.0m  | 3.472222222222222e-5d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| heap_memory  (Mb)      | 1184                                | 1184                               | 1184                              | 1184         | 1184                               | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| logic_utilization  (%) | 64.82                               | 64.82                              | 65.29                             | 65.29        | 65.29                              | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| WNS  (ps)              | -11.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| TNS  (ns)              | -0.189                              | 0.0                                | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| WHS  (ps)              | 0.0                                 | 0.0                                | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| THS  (ns)              | 0.0                                 | 0.0                                | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| setup_viols            | 28                                  | 0                                  | 0                                 | 0            | 0                                  | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| hold_viols             | 0                                   | 0                                  | 0                                 | 0            | 0                                  | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| slew_viols             | 1275                                | 1275                               | 0                                 | 0            | 0                                  | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| worst_slew  (ps)       | -221.0                              | -220.0                             | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| total_slew  (ps)       | -248.6                              | -235.4                             | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| overflow_edges         | 0                                   |                                    |                                   |              |                                    | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| overflow_nodes         | 0                                   |                                    |                                   |              |                                    | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| wire_len_total  (mm)   | 41.2                                | 49.6                               | 49.6                              | 49.6         | 49.6                               | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| via_count_total        | 7259                                | 15686                              | 15686                             | 15686        | 15686                              | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed May 5 23:35:40 2021)
Report 'Neuron_Layer': Design Report
Generated on Wed May 5 23:35:40 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1594  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 13    | 0.81       | 
| Inverters      | 8     | 0.5        | 
| Registers      | 1428  | 89.58      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 97    | 6.08       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1594  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6615.42                | 65.29           | 
| Buffers, Inverters | 50.008                 | 0.49            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 10131.4                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1546  | 100        | 
| Orphaned        | 2     | 0.12       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1472  | 95.21      | 
| 2 Fanouts       | 5     | 0.32       | 
| 3-30 Fanouts    | 50    | 3.23       | 
| 30-127 Fanouts  | 17    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed May 5 23:35:40 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 81 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |======================== 8
55  |==================================== 12
60  |====================================================== 18
65  |======================================================================== 24
70  |========================================== 14
75  |====== 2
80  |====== 2
85  | 0
90  | 0
95  |=== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=96.2946%).

WNS:0 TNS:0 TNDD:-7802.0 SLEW:0 CAP:-1658.2 AREA:6615.42

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-7802.0 SLEW:0 CAP:-1658.2 AREA:6615.42

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=96.2946%).

info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Wed May 5 23:35:40 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1594  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 13    | 0.81       | 
| Inverters      | 8     | 0.5        | 
| Registers      | 1428  | 89.58      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 97    | 6.08       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1594  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6615.42                | 65.29           | 
| Buffers, Inverters | 50.008                 | 0.49            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 10131.4                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1546  | 100        | 
| Orphaned        | 2     | 0.12       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1472  | 95.21      | 
| 2 Fanouts       | 5     | 0.32       | 
| 3-30 Fanouts    | 50    | 3.23       | 
| 30-127 Fanouts  | 17    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 81 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |======================== 8
55  |==================================== 12
60  |====================================================== 18
65  |======================================================================== 24
70  |========================================== 14
75  |====== 2
80  |====== 2
85  | 0
90  | 0
95  |=== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 299M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 299M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 299M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                        | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_density_0                   | tr_opt_wns_0 | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| elapsed_time  (min)    | 00h 05m                             | 00h 01m                            | 00h 00m                           | 00h 00m      | 00h 00m                            | 00h 00m      | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| cpu_time  (min)        | 0.00019444444444444446d00.0h 00.0m  | 0.0003541666666666667d00.0h 00.0m  | 3.472222222222222e-5d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| heap_memory  (Mb)      | 1184                                | 1184                               | 1184                              | 1184         | 1184                               | 1184         | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| logic_utilization  (%) | 64.82                               | 64.82                              | 65.29                             | 65.29        | 65.29                              | 65.29        | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| WNS  (ps)              | -11.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| TNS  (ns)              | -0.189                              | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| WHS  (ps)              | 0.0                                 | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| THS  (ns)              | 0.0                                 | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| setup_viols            | 28                                  | 0                                  | 0                                 | 0            | 0                                  | 0            | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| hold_viols             | 0                                   | 0                                  | 0                                 | 0            | 0                                  | 0            | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| slew_viols             | 1275                                | 1275                               | 0                                 | 0            | 0                                  | 0            | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| worst_slew  (ps)       | -221.0                              | -220.0                             | 0.0                               | 0.0          | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| total_slew  (ps)       | -248.6                              | -235.4                             | 0.0                               | 0.0          | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| overflow_edges         | 0                                   |                                    |                                   |              |                                    |              | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| overflow_nodes         | 0                                   |                                    |                                   |              |                                    |              | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| wire_len_total  (mm)   | 41.2                                | 49.6                               | 49.6                              | 49.6         | 49.6                               | 49.6         | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| via_count_total        | 7259                                | 15686                              | 15686                             | 15686        | 15686                              | 15686        | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 299M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 300M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:35:41 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 300M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:35:41 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 300M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 300M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0500 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition Neuron_Layer (started at Wed May 5 23:35:41 2021)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 166 movable and 1428 fixed cells in partition Neuron_Layer
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 483 cut rows, with average utilization 5.45064%, utilization with cell bloats 5.45064%.
info DP116: Legalizer has initial 25 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 25 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 5 illegal movable cells.
info DP117: Iteration 2 (without drc) has 5 illegal movable cells.
info DP117: Iteration 3 (without drc) has 4 illegal movable cells.
info DP117: Iteration 4 (without drc) has 4 illegal movable cells.
info DP117: Iteration 5 (without drc) has 1 illegal movable cells.
info DP117: Iteration 6 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 1594, cells moved: 32, total movement: 67.0429, max movement: 4.30714, average movement: 2.09509.
info DP115: Iteration 7 (with drc) has 0 illegal movable cells.
info Optimize displacement: 18 (1.1%) cells are moved and 6 (0.4%) cells are flipped.
info DP113: Finished legalization after 7 iterations, all movable and fixed cells are legal.
info Number of moved cells: 32. First few cells with largest displacements:
info DP110: 4.04 rows, from {521600 468000, N} to {550100 496000, N}, cell i_0_0_126.
info DP110: 3.63 rows, from {582400 538000, FS} to {605200 566000, S}, cell i_0_0_7.
info DP110: 3.31 rows, from {555800 496000, N} to {523500 482000, FS}, cell i_0_0_11.
info DP110: 3.17 rows, from {571000 510000, FS} to {540600 524000, N}, cell i_0_0_5.
info DP110: 3.09 rows, from {548200 496000, N} to {533000 524000, N}, cell i_0_0_15.
info DP111: Legalization summary: total movable cells: 166, cells moved: 32, total movement: 62.3286, max movement: 4.03571, average movement: 1.94777.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 166                 | 32          | 62.3286                | 4.03571      | 1.94777          | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition Neuron_Layer with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 300M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '51' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed May 5 23:35:41 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1629       | 54        | 81   | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 84   | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-----------------------------------------------------------------------------------------------------
|                              LVS open distance distribution (micron)                              |
|--------+---------------+------+-------+-------+-------+-------+------+-------+------+------+------|
|        | Total: 136.29 | 0.00 | 0.69  | 1.37  | 2.06  | 2.75  | 3.43 | 4.12  | 4.81 | 5.49 | 6.87 | 
|--------+---------------+------+-------+-------+-------+-------+------+-------+------+------+------|
| % open | 100           | 4.94 | 34.57 | 11.11 | 13.58 | 14.81 | 3.70 | 11.11 | 1.23 | 3.70 | 1.23 | 
|--------+---------------+------+-------+-------+-------+-------+------+-------+------+------+------|
| # open | 81            | 4    | 28    | 9     | 11    | 12    | 3    | 9     | 1    | 3    | 1    | 
-----------------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 300M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 1046900 1050000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.366588 min: 0.000000 avg: 0.133641
info metal2 layer density max: 0.214357 min: 0.000000 avg: 0.061844
info metal3 layer density max: 0.303949 min: 0.000000 avg: 0.094011
info metal4 layer density max: 0.457600 min: 0.000000 avg: 0.103950
info metal5 layer density max: 0.404000 min: 0.000000 avg: 0.056822
info metal6 layer density max: 0.256343 min: 0.000000 avg: 0.026909
info metal7 layer density max: 0.500000 min: 0.097287 avg: 0.361455
info metal8 layer density max: 0.500000 min: 0.109821 avg: 0.370371
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 85 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 300M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 2 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 300M)
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 300M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:35:41 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 300M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:35:41 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 300M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 300M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0500 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 1184 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 7755 pins
Running full-chip extraction...
info Full-chip area is (0 0 1046900 1050000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.366588 min: 0.000000 avg: 0.133641
info metal2 layer density max: 0.214357 min: 0.000000 avg: 0.061844
info metal3 layer density max: 0.303949 min: 0.000000 avg: 0.094011
info metal4 layer density max: 0.457600 min: 0.000000 avg: 0.103950
info metal5 layer density max: 0.404000 min: 0.000000 avg: 0.056822
info metal6 layer density max: 0.256343 min: 0.000000 avg: 0.026909
info metal7 layer density max: 0.500000 min: 0.097287 avg: 0.361455
info metal8 layer density max: 0.500000 min: 0.109821 avg: 0.370371
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 300M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 552      | 
|------------+----------|
| Count, %   | 35.75    | 
|------------+----------|
| Length, um | 20856    | 
|------------+----------|
| Length, %  | 46.42    | 
-------------------------


--------------------------
| Previous critical nets |
|------------+-----------|
| Count      | 17        | 
|------------+-----------|
| Count, %   | 1.1       | 
|------------+-----------|
| Length, um | 3306      | 
|------------+-----------|
| Length, %  | 7.35      | 
--------------------------


----------------------
| ALL critical nets  |
|------------+-------|
| Count      | 569   | 
|------------+-------|
| Count, %   | 36.85 | 
|------------+-------|
| Length, um | 24163 | 
|------------+-------|
| Length, %  | 53.78 | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '85' clock nets to 'true'

Setting all clock networks in partition(s) 'Neuron_Layer':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 85    | 
|-------------------------------+-------|
| Total Sequential cells        | 1344  | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 84    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 84    | 
-----------------------------------------


Found 84 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 84 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 1344 pre-existing "fixed" Sequential leaf cells of clock networks
 1344 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Neuron_Layer.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition Neuron_Layer (started at Wed May 5 23:35:42 2021)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1631 | 6325 | 
|-----------------------+------+------|
| To be routed :        | 1544 | 4728 | 
|-----------------------+------+------|
|   - signal            | 1544 | 4728 | 
|-----------------------+------+------|
| To be skipped :       | 87   | 1597 | 
|-----------------------+------+------|
|   - marked dont_route | 85   | 1513 | 
|-----------------------+------+------|
|   - less 2 pins       | 1    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 84   | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1538 | 
|-----------------------+------|
|   - no any wires      | 6    | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - detail routed     | 1538 | 
--------------------------------


---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


Routing Cell Library initialization ...
 core  lib cells:   15 with     60 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 52 core library pins:
 Ideal   :    52 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 26 rows x 19 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1544 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 551X x 750Y
M2:   vertical grid 551X x 750Y
M3: horizontal grid 905X x 750Y
M4:   vertical grid 374X x 750Y
M5: horizontal grid 374X x 375Y
M6:   vertical grid 374X x 487Y
M7: horizontal grid 486X x 131Y
M8:   vertical grid 131X x 131Y
M9: horizontal grid 131X x 66Y
M10:   vertical grid 66X x 66Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 3193
Fixed net vias 3342
Core cells 1594
Core cells with unique orientation 29: pin objects 393, obstructions 185
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 1379, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Maximum number of pins is 101 for net n_0_0_52
Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 71 nets with detail routing
Detected 1467 nets with mixed global and detail routing
Detected 6 nets without any routing
Detected 13742 wires, 16991 vias
Detected 4728 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 5 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 done
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Run(1) ...
1.000 Changed       73 of    11580 tested segments in   215 channels. Unresolved      147 violations and     1055 notes
1.001 Changed       28 of     1259 tested segments in    84 channels. Unresolved       32 violations and     1060 notes
1.002 Changed       17 of       77 tested segments in    17 channels. Unresolved       23 violations and     1057 notes
1.003 Changed       10 of       54 tested segments in    17 channels. Unresolved       15 violations and     1057 notes
1.004 Changed       11 of       54 tested segments in    18 channels. Unresolved       10 violations and     1056 notes
1.005 Changed       11 of       33 tested segments in    13 channels. Unresolved        9 violations and     1055 notes
1.006 Changed        2 of       23 tested segments in    11 channels. Unresolved        3 violations and     1056 notes
1.007 Changed        1 of        6 tested segments in     4 channels. Unresolved        3 violations and     1056 notes
1.008 Changed        1 of        5 tested segments in     4 channels. Unresolved        3 violations and     1056 notes
1.009 Changed        1 of        5 tested segments in     4 channels. Unresolved        3 violations and     1056 notes
1.010 Changed        0 of        5 tested segments in     4 channels. Unresolved        3 violations and     1056 notes
1.011 Changed        1 of        4 tested segments in     3 channels. Unresolved        3 violations and     1056 notes
1.012 Changed        0 of        5 tested segments in     4 channels. Unresolved        3 violations and     1056 notes
1.013 Changed        0 of        4 tested segments in     3 channels. Unresolved        3 violations and     1056 notes
1.014 Changed        1 of        4 tested segments in     3 channels. Unresolved        3 violations and     1056 notes
1.015 Changed        1 of        5 tested segments in     4 channels. Unresolved        3 violations and     1056 notes
1.016 Changed        4 of        4 tested segments in     3 channels. Unresolved        3 violations and     1056 notes
1.017 Changed        2 of        6 tested segments in     4 channels. Unresolved        3 violations and     1056 notes
1.018 Changed        2 of        4 tested segments in     4 channels. Unresolved        3 violations and     1056 notes
1.019 Changed        3 of        4 tested segments in     4 channels. Unresolved        3 violations and     1056 notes
1.020 Changed        2 of        6 tested segments in     4 channels. Unresolved        3 violations and     1055 notes
1.021 Changed        2 of        7 tested segments in     4 channels. Unresolved        3 violations and     1055 notes
1.022 Changed        0 of        6 tested segments in     5 channels. Unresolved        3 violations and     1055 notes
1.023 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1055 notes
1.024 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1055 notes
1.025 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1055 notes
1.026 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1055 notes
1.027 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1055 notes
1.028 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1055 notes
1.029 Changed        1 of        4 tested segments in     4 channels. Unresolved        3 violations and     1055 notes
1.030 Changed        0 of        6 tested segments in     5 channels. Unresolved        3 violations and     1055 notes
1.031 Changed        1 of        4 tested segments in     4 channels. Unresolved        3 violations and     1055 notes
1.032 Changed        0 of        6 tested segments in     5 channels. Unresolved        3 violations and     1055 notes
1.033 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1055 notes
1.034 Changed        0 of        0 tested segments in     0 channels. Unresolved        3 violations and     1055 notes
Result=end(begin): viols=3(147), notes=1055(1055)
Cpu time: 00:00:01, Elapsed time: 00:00:02, Memory: 1.7G

Run(2) ...
2.000 Changed        1 of     1295 tested segments in    84 channels. Unresolved        3 violations and     1054 notes
2.001 Changed        0 of     1058 tested segments in    82 channels. Unresolved        3 violations and     1054 notes
2.002 Changed        0 of     1058 tested segments in    82 channels. Unresolved        3 violations and     1054 notes
2.003 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.004 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.005 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.006 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.007 Changed        1 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.008 Changed        0 of        5 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.009 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.010 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.011 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.012 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.013 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.014 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.015 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.016 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.017 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.018 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.019 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.020 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.021 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.022 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.023 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.024 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.025 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.026 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.027 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.028 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.029 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.030 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.031 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.032 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.033 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.034 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1054 notes
2.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        3 violations and     1054 notes
Result=end(begin): viols=3(3), notes=1054(1054)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G

Run(3) ...
3.000 Changed        0 of     1062 tested segments in    81 channels. Unresolved        3 violations and     1054 notes
3.001 Changed        0 of     1058 tested segments in    82 channels. Unresolved        3 violations and     1054 notes
3.002 Changed        0 of     1058 tested segments in    82 channels. Unresolved        3 violations and     1054 notes
3.003 Changed        1 of     1058 tested segments in    82 channels. Unresolved        3 violations and     1053 notes
3.004 Changed        0 of        5 tested segments in     5 channels. Unresolved        3 violations and     1053 notes
3.005 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.006 Changed        1 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.007 Changed        0 of        5 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.008 Changed        1 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.009 Changed        0 of        5 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.010 Changed        1 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.011 Changed        0 of        5 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.012 Changed        1 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.013 Changed        0 of        5 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.014 Changed        1 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.015 Changed        0 of        5 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.016 Changed        1 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.017 Changed        0 of        5 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.018 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.019 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.020 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.021 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.022 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.023 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.024 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.025 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.026 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.027 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.028 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.029 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.030 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.031 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.032 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.033 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.034 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1053 notes
3.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        3 violations and     1053 notes
Result=end(begin): viols=3(3), notes=1053(1054)
Drc convergence rate is 0%
Not enough improvement on this run. Stop.
Cpu time: 00:00:01, Elapsed time: 00:00:02, Memory: 1.7G

Write routing ...
M1: 3601 vias and 231 wires with length 0.455 (0.002 in non-prefer direction)
M2: 4745 vias and 3898 wires with length 9.867 (0.027 in non-prefer direction)
M3: 2542 vias and 4676 wires with length 15.876 (0.040 in non-prefer direction)
M4: 1073 vias and 1879 wires with length 10.400 (0.029 in non-prefer direction)
M5: 467 vias and 734 wires with length 5.740 (0.018 in non-prefer direction)
M6: 2 vias and 342 wires with length 2.713 (0.023 in non-prefer direction)
M7: 0 vias and 1 wires with length 0.001 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 12430 vias and 11761 wires with length 45.052 (0.141 in non-prefer direction)

Total 3 violated segments:
Viol: Stat short - 3

Total 1053 notes:
Note: Offgrid - 398
Note: Split - 4
Note: Parallel length - 651

Info: Via overhang - 292
info UI33: performed track routing for 5 sec (CPU time: 2 sec; MEM: RSS - 307M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 300M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Neuron_Layer'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 5 sec (CPU time: 2 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 303M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:35:53 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 303M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:35:53 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 303M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 303M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0500 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   15 with     60 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1631 | 6325 | 
|-----------------------+------+------|
| To be routed :        | 1544 | 4728 | 
|-----------------------+------+------|
|   - signal            | 1544 | 4728 | 
|-----------------------+------+------|
| To be skipped :       | 87   | 1597 | 
|-----------------------+------+------|
|   - marked dont_route | 85   | 1513 | 
|-----------------------+------+------|
|   - less 2 pins       | 1    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 84   | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1544 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1046900 1050000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.362045 min: 0.000000 avg: 0.133610
info metal2 layer density max: 0.214357 min: 0.000000 avg: 0.062089
info metal3 layer density max: 0.303949 min: 0.000000 avg: 0.094274
info metal4 layer density max: 0.457600 min: 0.000000 avg: 0.104303
info metal5 layer density max: 0.404000 min: 0.000000 avg: 0.056831
info metal6 layer density max: 0.256343 min: 0.000000 avg: 0.026909
info metal7 layer density max: 0.500000 min: 0.097287 avg: 0.361455
info metal8 layer density max: 0.500000 min: 0.109821 avg: 0.370371
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 85 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 303M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 303M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:35:54 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 303M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:35:54 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 303M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 303M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0500 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 303M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 303M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                        | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_density_0                   | tr_opt_wns_0 | tr_opt_tr_1                       | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| elapsed_time  (min)    | 00h 05m                             | 00h 01m                            | 00h 00m                           | 00h 00m      | 00h 00m                            | 00h 00m      | 00h 00m                           | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| cpu_time  (min)        | 0.00019444444444444446d00.0h 00.0m  | 0.0003541666666666667d00.0h 00.0m  | 3.472222222222222e-5d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 6.944444444444444e-5d00.0h 00.0m  | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| heap_memory  (Mb)      | 1184                                | 1184                               | 1184                              | 1184         | 1184                               | 1184         | 1184                              | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| logic_utilization  (%) | 64.82                               | 64.82                              | 65.29                             | 65.29        | 65.29                              | 65.29        | 65.29                             | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| WNS  (ps)              | -11.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| TNS  (ns)              | -0.189                              | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| WHS  (ps)              | 0.0                                 | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| THS  (ns)              | 0.0                                 | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| setup_viols            | 28                                  | 0                                  | 0                                 | 0            | 0                                  | 0            | 0                                 | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| hold_viols             | 0                                   | 0                                  | 0                                 | 0            | 0                                  | 0            | 0                                 | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| slew_viols             | 1275                                | 1275                               | 0                                 | 0            | 0                                  | 0            | 0                                 | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| worst_slew  (ps)       | -221.0                              | -220.0                             | 0.0                               | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| total_slew  (ps)       | -248.6                              | -235.4                             | 0.0                               | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| overflow_edges         | 0                                   |                                    |                                   |              |                                    |              |                                   | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| overflow_nodes         | 0                                   |                                    |                                   |              |                                    |              |                                   | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| wire_len_total  (mm)   | 41.2                                | 49.6                               | 49.6                              | 49.6         | 49.6                               | 49.6         | 49.7                              | 
|------------------------+-------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| via_count_total        | 7259                                | 15686                              | 15686                             | 15686        | 15686                              | 15686        | 15772                             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '85' clock nets to 'false'
info UI30: performing final routing on partition Neuron_Layer (started at Wed May 5 23:35:55 2021)
Start Final Routing in simple DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   15 with     31 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1631 | 6325 | 
|-------------------+------+------|
| To be routed :    | 1630 | 6325 | 
|-------------------+------+------|
|   - signal        | 1629 | 6241 | 
|-------------------+------+------|
|   - tieoff        | 1    | 84   | 
|-------------------+------+------|
| To be skipped :   | 1    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1629 | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Longest open in net 'VSS' of length=1400
Total opens=84 (nets=1)

Check routing ...
-----------------------
|             | Value | 
|-------------+-------|
| Split wires | 1     | 
-----------------------


Check opens ...
Longest open in net 'VSS' of length=1400
Total opens=84 (nets=1)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (4 windows)...
Total viols=1
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (30/50): opens (84->31), viols (1->1)
complete (50/50): opens (31->0), viols (1->1)
Result=end(begin): opens=0(84), viols=1(1)
Cpu time: 00:00:04, Elapsed time: 00:00:09, Memory: 1.7G

Check routing ...
Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (1/1): viols (1->0)
Result=end(begin): opens=0(0), viols=0(1)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Check routing ...
Routing windows accepted: 51 rejected: 0
Finish Final Routing ...

Changed nets: 17 (1%)
Saving routing in 'eco' mode ...

Number of touched nets: 17
Number of changed nets: 17

11 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 9 sec (CPU time: 4 sec; MEM: RSS - 314M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 307M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 307M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:36:05 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 307M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:36:05 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 307M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 307M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0500 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 307M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:36:05 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 307M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:36:05 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 307M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 307M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0500 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '85' clock nets to 'true'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   15 with     31 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1631 | 6325 | 
|-----------------------+------+------|
| To be routed :        | 1544 | 4728 | 
|-----------------------+------+------|
|   - signal            | 1544 | 4728 | 
|-----------------------+------+------|
| To be skipped :       | 87   | 1597 | 
|-----------------------+------+------|
|   - marked dont_route | 85   | 1513 | 
|-----------------------+------+------|
|   - less 2 pins       | 1    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 84   | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1544 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1046900 1050000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.362045 min: 0.000000 avg: 0.133639
info metal2 layer density max: 0.214357 min: 0.000000 avg: 0.062177
info metal3 layer density max: 0.303949 min: 0.000000 avg: 0.094306
info metal4 layer density max: 0.457600 min: 0.000000 avg: 0.104675
info metal5 layer density max: 0.404000 min: 0.000000 avg: 0.056833
info metal6 layer density max: 0.256343 min: 0.000000 avg: 0.026912
info metal7 layer density max: 0.500000 min: 0.097287 avg: 0.361455
info metal8 layer density max: 0.500000 min: 0.109821 avg: 0.370371
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 85 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 307M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '85' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 307M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:36:06 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 307M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:36:06 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 307M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 307M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0500 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '85' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition Neuron_Layer (started at Wed May 5 23:36:06 2021)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   15 with     31 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1631 | 6325 | 
|-------------------+------+------|
| To be routed :    | 1630 | 6325 | 
|-------------------+------+------|
|   - signal        | 1629 | 6241 | 
|-------------------+------+------|
|   - tieoff        | 1    | 84   | 
|-------------------+------+------|
| To be skipped :   | 1    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1629 | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 1 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 313M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Wed May 5 23:36:08 2021
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 314M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '85' clock nets to 'false'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 50% 60% 70% 80% 100% 
Processing via2: 10% 30% 50% 60% 80% 100% 
Processing via3: 10% 20% 30% 50% 60% 70% 80% 100% 
Processing via4: 20% 50% 70% 100% 
Processing via5: 20% 50% 70% 100% 
Processing via6: 20% 50% 70% 100% 
Processing via7: 50% 100% 
Processing via8: 50% 100% 
Processing via9: 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Wed May 5 23:36:10 2021
  
---------------------------------------------------------------------------------------------------
|                                   DFM via replacement report                                    |
|-------------------+-------+-------+-------+-------+-------+-------+--------+------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6   | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+--------+------+------+------|
| Checked vias      | 15984 | 5305  | 6466  | 2656  | 1081  | 473   | 3      | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+--------+------+------+------|
| Replaced vias     | 13293 | 3368  | 6205  | 2440  | 871   | 406   | 3      | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+--------+------+------+------|
| Replaced vias (%) | 83.16 | 63.49 | 95.96 | 91.87 | 80.57 | 85.84 | 100.00 | 0.00 | 0.00 | 0.00 | 
---------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+--------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6   | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+------+------+------|
| Number of vias  (thousand) | 15.98  | 5.30  | 6.46  | 2.65  | 1.08  | 0.47  | 0.00   | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+------+------+------|
| Vias (%)                   | 100.00 | 33.20 | 40.46 | 16.60 | 6.76  | 2.95  | 0.02   | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+------+------+------|
| Single vias (%)            | 16.80  | 36.51 | 4.02  | 7.99  | 19.35 | 13.98 | 0.00   | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+------+------+------|
| Double vias (%)            | 83.20  | 63.49 | 95.98 | 92.01 | 80.65 | 86.02 | 100.00 | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0    | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 2 sec (CPU time: 1 sec; MEM: RSS - 322M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Wed May 5 23:36:10 2021
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 7 sec (CPU time: 3 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:36:18 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:36:18 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
------------------------------------------------------------------------
|       MCMM variability report for design 'Neuron_Layer' (pico)       |
|-----------------------+------+-----+---------+-------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 74.0 | 0.0 | 0       | 384.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: No cells is specified for USQ opt. Obtaining cells from clock network ...
RRT warning: Couldn't find any cells for USQ opt.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed May 5 23:36:18 2021)
Report 'Neuron_Layer': Design Report
Generated on Wed May 5 23:36:18 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1594  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 13    | 0.81       | 
| Inverters      | 8     | 0.5        | 
| Registers      | 1428  | 89.58      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 97    | 6.08       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1594  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6615.42                | 65.29           | 
| Buffers, Inverters | 50.008                 | 0.49            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 10131.4                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1546  | 100        | 
| Orphaned        | 2     | 0.12       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1472  | 95.21      | 
| 2 Fanouts       | 5     | 0.32       | 
| 3-30 Fanouts    | 50    | 3.23       | 
| 30-127 Fanouts  | 17    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed May 5 23:36:18 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 81 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========================= 8
55  |===================================== 12
60  |======================================================== 18
65  |======================================================================== 23
70  |============================================== 15
75  |====== 2
80  |====== 2
85  | 0
90  |=== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=91.4286%).

WNS:0 TNS:0 TNDD:-3461.0 WHS:0 THS:0 THDD:-1986.0 SLEW:0 CAP:0.0 AREA:6615.42

WNS:0 TNS:0 TNDD:-3461.0 WHS:0 THS:0 THDD:-1986.0 SLEW:0 CAP:0.0 AREA:6615.42

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=91.4286%).

info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Wed May 5 23:36:19 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1594  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 13    | 0.81       | 
| Inverters      | 8     | 0.5        | 
| Registers      | 1428  | 89.58      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 97    | 6.08       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1594  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6615.42                | 65.29           | 
| Buffers, Inverters | 50.008                 | 0.49            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 10131.4                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1546  | 100        | 
| Orphaned        | 2     | 0.12       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1472  | 95.21      | 
| 2 Fanouts       | 5     | 0.32       | 
| 3-30 Fanouts    | 50    | 3.23       | 
| 30-127 Fanouts  | 17    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 81 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========================= 8
55  |===================================== 12
60  |======================================================== 18
65  |======================================================================== 23
70  |============================================== 15
75  |====== 2
80  |====== 2
85  | 0
90  |=== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed May 5 23:36:19 2021)
Report 'Neuron_Layer': Design Report
Generated on Wed May 5 23:36:19 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1594  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 13    | 0.81       | 
| Inverters      | 8     | 0.5        | 
| Registers      | 1428  | 89.58      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 97    | 6.08       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1594  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6615.42                | 65.29           | 
| Buffers, Inverters | 50.008                 | 0.49            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 10131.4                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1546  | 100        | 
| Orphaned        | 2     | 0.12       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1472  | 95.21      | 
| 2 Fanouts       | 5     | 0.32       | 
| 3-30 Fanouts    | 50    | 3.23       | 
| 30-127 Fanouts  | 17    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed May 5 23:36:19 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 81 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========================= 8
55  |===================================== 12
60  |======================================================== 18
65  |======================================================================== 23
70  |============================================== 15
75  |====== 2
80  |====== 2
85  | 0
90  |=== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=91.4286%).

WNS:0 TNS:0 TNDD:-3461.0 WHS:0 THS:0 THDD:-1986.0 SLEW:0 CAP:0.0 AREA:6615.42

WNS:0 TNS:0 TNDD:-3461.0 WHS:0 THS:0 THDD:-1986.0 SLEW:0 CAP:0.0 AREA:6615.42

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=91.4286%).

info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Wed May 5 23:36:19 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1594  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 13    | 0.81       | 
| Inverters      | 8     | 0.5        | 
| Registers      | 1428  | 89.58      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 97    | 6.08       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1594  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6615.42                | 65.29           | 
| Buffers, Inverters | 50.008                 | 0.49            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 10131.4                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1546  | 100        | 
| Orphaned        | 2     | 0.12       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1472  | 95.21      | 
| 2 Fanouts       | 5     | 0.32       | 
| 3-30 Fanouts    | 50    | 3.23       | 
| 30-127 Fanouts  | 17    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 81 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========================= 8
55  |===================================== 12
60  |======================================================== 18
65  |======================================================================== 23
70  |============================================== 15
75  |====== 2
80  |====== 2
85  | 0
90  |=== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition Neuron_Layer (started at Wed May 5 23:36:19 2021)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 166 movable and 1428 fixed cells in partition Neuron_Layer
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 483 cut rows, with average utilization 5.45064%, utilization with cell bloats 5.45064%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 166, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 166                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition Neuron_Layer with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)

Setting all clock networks in partition(s) 'Neuron_Layer':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 85    | 
|-------------------------------+-------|
| Total Sequential cells        | 1344  | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 84    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 84    | 
-----------------------------------------


Found 84 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 84 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 1344 pre-existing "fixed" Sequential leaf cells of clock networks
 1344 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Neuron_Layer.

info CHK10: Checking placement...
info Found 166 movable and 1428 fixed cells in partition Neuron_Layer
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: Neuron_Layer; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition Neuron_Layer:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed May 5 23:36:20 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1629       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed May 5 23:36:20 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1629       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed May 5 23:36:20 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1629       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:36:20 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:36:20 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
------------------------------------------------------------------------
|       MCMM variability report for design 'Neuron_Layer' (pico)       |
|-----------------------+------+-----+---------+-------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 74.0 | 0.0 | 0       | 384.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   15 with     60 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1631 | 6325 | 
|-------------------+------+------|
| To be routed :    | 1629 | 6241 | 
|-------------------+------+------|
|   - signal        | 1629 | 6241 | 
|-------------------+------+------|
| To be skipped :   | 2    | 84   | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 84   | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1629 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1046900 1050000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.369057 min: 0.000000 avg: 0.135967
info metal2 layer density max: 0.223846 min: 0.000000 avg: 0.069278
info metal3 layer density max: 0.307933 min: 0.000000 avg: 0.098296
info metal4 layer density max: 0.459143 min: 0.000000 avg: 0.108252
info metal5 layer density max: 0.409571 min: 0.000000 avg: 0.058890
info metal6 layer density max: 0.256343 min: 0.000000 avg: 0.027397
info metal7 layer density max: 0.500000 min: 0.097287 avg: 0.361472
info metal8 layer density max: 0.500000 min: 0.109821 avg: 0.370371
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 85 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '85' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition Neuron_Layer (started at Wed May 5 23:36:21 2021)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   15 with     31 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1631 | 6325 | 
|-------------------+------+------|
| To be routed :    | 1630 | 6325 | 
|-------------------+------+------|
|   - signal        | 1629 | 6241 | 
|-------------------+------+------|
|   - tieoff        | 1    | 84   | 
|-------------------+------+------|
| To be skipped :   | 1    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1629 | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 1 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Wed May 5 23:36:23 2021
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '85' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:36:23 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
Report 'report_path_group': Path Group
Generated on Wed May 5 23:36:23 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
------------------------------------------------------------------------
|       MCMM variability report for design 'Neuron_Layer' (pico)       |
|-----------------------+------+-----+---------+-------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 74.0 | 0.0 | 0       | 384.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 50% 60% 70% 80% 100% 
Processing via2: 10% 30% 50% 60% 80% 100% 
Processing via3: 10% 20% 30% 50% 60% 70% 80% 100% 
Processing via4: 20% 50% 70% 100% 
Processing via5: 20% 50% 70% 100% 
Processing via6: 20% 50% 70% 100% 
Processing via7: 50% 100% 
Processing via8: 50% 100% 
Processing via9: 100% 

Incremental timing update of 11 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Wed May 5 23:36:25 2021
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 15984 | 5305 | 6466 | 2656 | 1081 | 473  | 3    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 14    | 9    | 5    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.09  | 0.17 | 0.08 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+--------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6   | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+------+------+------|
| Number of vias  (thousand) | 15.98  | 5.30  | 6.46  | 2.65  | 1.08  | 0.47  | 0.00   | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+------+------+------|
| Vias (%)                   | 100.00 | 33.20 | 40.46 | 16.60 | 6.76  | 2.95  | 0.02   | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+------+------+------|
| Single vias (%)            | 16.71  | 36.34 | 3.94  | 7.99  | 19.35 | 13.98 | 0.00   | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+------+------+------|
| Double vias (%)            | 83.29  | 63.66 | 96.06 | 92.01 | 80.65 | 86.02 | 100.00 | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0    | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 1 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '85' clock nets to 'false'
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition Neuron_Layer (started at Wed May 5 23:36:25 2021)
Start Final Routing in full DRC mode on 1 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   15 with     31 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1631 | 6325 | 
|-------------------+------+------|
| To be routed :    | 1630 | 6325 | 
|-------------------+------+------|
|   - signal        | 1629 | 6241 | 
|-------------------+------+------|
|   - tieoff        | 1    | 84   | 
|-------------------+------+------|
| To be skipped :   | 1    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1629 | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 1 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Wed May 5 23:36:27 2021
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 315M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '85' clock nets to 'false'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '85' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 1
Nitro-SoC> # config_timing -cpus 2
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab3PnR/work/dbs/route.db'.
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Wed May 05 23:36:27 EET 2021
Report 'application': Application Report
Generated on Wed May 5 23:36:27 2021
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1692                                                         | 
| Heap memory (MBytes)     | 1184                                                         | 
| Resident memory (MBytes) | 322                                                          | 
| CPU time (minutes)       | 1.28                                                         | 
| Elapsed time (minutes)   | 7.32                                                         | 
| Load Averages            | 4.01 3.32 1.93                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 1                                                            | 
| Frequency (GHz)          | 2.4                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 3171                                                         | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitor.log                                               | 
| Journal file             | LOGs/nitro.journal                                           | 
| Working directory        | /home/vlsi/Desktop/Lab3PnR/work/.nitro_tmp_localhost.localdo | 
|                          main_3171                                                    | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Wed May 05 23:36:27 EET 2021
NRF info: Writing Detailed Setup Timing Path Reports Wed May 05 23:36:29 EET 2021
NRF info: Writing Detailed Hold Timing Path Reports Wed May 05 23:36:29 EET 2021
NRF info: Writing Timing Drc Reports Wed May 05 23:36:29 EET 2021
NRF info: Writing Physical Reports Wed May 05 23:36:29 EET 2021
NRF info: Reports completed Wed May 05 23:36:31 EET 2021
info UI33: performed source of flow_scripts/3_route.tcl for 2 min 15 sec (CPU time: 1 min 3 sec; MEM: RSS - 323M, CVMEM - 1692M, PVMEM - 1870M)
