{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605917484781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605917484786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 19:11:24 2020 " "Processing started: Fri Nov 20 19:11:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605917484786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605917484786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj_p -c reloj_p " "Command: quartus_map --read_settings_files=on --write_settings_files=off reloj_p -c reloj_p" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605917484787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605917485163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod_seg-structural " "Found design unit 1: counter_mod_seg-structural" {  } { { "counter_mod_seg.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB08/EX1/counter_mod_seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605917493196 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_seg " "Found entity 1: counter_mod_seg" {  } { { "counter_mod_seg.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB08/EX1/counter_mod_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605917493196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605917493196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod_min-logic " "Found design unit 1: counter_mod_min-logic" {  } { { "counter_mod_min.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB08/EX1/counter_mod_min.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605917493198 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_min " "Found entity 1: counter_mod_min" {  } { { "counter_mod_min.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB08/EX1/counter_mod_min.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605917493198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605917493198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_freq-structural " "Found design unit 1: divisor_freq-structural" {  } { { "divisor_freq.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB08/EX1/divisor_freq.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605917493199 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_freq " "Found entity 1: divisor_freq" {  } { { "divisor_freq.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB08/EX1/divisor_freq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605917493199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605917493199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components " "Found design unit 1: my_components" {  } { { "my_components.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB08/EX1/my_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605917493201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605917493201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj_p-estructura " "Found design unit 1: reloj_p-estructura" {  } { { "reloj_p.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB08/EX1/reloj_p.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605917493202 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj_p " "Found entity 1: reloj_p" {  } { { "reloj_p.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB08/EX1/reloj_p.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605917493202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605917493202 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "reset_12_59 reloj_p.vhd(47) " "VHDL error at reloj_p.vhd(47): object \"reset_12_59\" is used but not declared" {  } { { "reloj_p.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB08/EX1/reloj_p.vhd" 47 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1605917493203 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4960 " "Peak virtual memory: 4960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605917493479 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 20 19:11:33 2020 " "Processing ended: Fri Nov 20 19:11:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605917493479 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605917493479 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605917493479 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605917493479 ""}
