// Seed: 800428905
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6(
      .id_0(1), .id_1(id_1), .id_2((id_4)), .id_3(1), .id_4(1 < id_3 / id_1)
  );
  wire id_7;
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1,
    inout  wire id_2,
    input  wor  id_3
    , id_6,
    output wand id_4
);
  wire id_7;
  module_0(
      id_7, id_6, id_7, id_6, id_6
  );
endmodule
