{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653116066206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653116066207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 01:54:26 2022 " "Processing started: Sat May 21 01:54:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653116066207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653116066207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab03_conReto-2022-2-grupo03-22-1-os_mlhores -c display " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab03_conReto-2022-2-grupo03-22-1-os_mlhores -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653116066207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653116066605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653116066606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653116078822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653116078822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_v.v 1 1 " "Found 1 design units, including 1 entities, in source file dynamic_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_v " "Found entity 1: dynamic_v" {  } { { "dynamic_v.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/dynamic_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653116078826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653116078826 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "bintodec.v(7) " "Verilog HDL Event Control warning at bintodec.v(7): Event Control contains a complex event expression" {  } { { "bintodec.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/bintodec.v" 7 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1653116078829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintodec.v 1 1 " "Found 1 design units, including 1 entities, in source file bintodec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bintodec " "Found entity 1: bintodec" {  } { { "bintodec.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/bintodec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653116078830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653116078830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_clk " "Found entity 1: counter_clk" {  } { { "counter_clk.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/counter_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653116078832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653116078832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display " "Elaborating entity \"display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653116078884 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcdtosseg.v 1 1 " "Using design file bcdtosseg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "bcdtosseg.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/bcdtosseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653116078903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653116078903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"BCDtoSSeg:bcdtosseg\"" {  } { { "display.v" "bcdtosseg" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/display.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653116078904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_clk counter_clk:cl " "Elaborating entity \"counter_clk\" for hierarchy \"counter_clk:cl\"" {  } { { "display.v" "cl" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/display.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653116078908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 counter_clk.v(7) " "Verilog HDL assignment warning at counter_clk.v(7): truncated value with size 32 to match size of target (27)" {  } { { "counter_clk.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/counter_clk.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653116078910 "|display|counter_clk:cl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintodec bintodec:btod " "Elaborating entity \"bintodec\" for hierarchy \"bintodec:btod\"" {  } { { "display.v" "btod" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/display.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653116078910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bintodec.v(12) " "Verilog HDL assignment warning at bintodec.v(12): truncated value with size 32 to match size of target (4)" {  } { { "bintodec.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/bintodec.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653116078919 "|display|bintodec:btod"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resta bintodec.v(7) " "Verilog HDL Always Construct warning at bintodec.v(7): inferring latch(es) for variable \"resta\", which holds its previous value in one or more paths through the always construct" {  } { { "bintodec.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/bintodec.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653116078919 "|display|bintodec:btod"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count bintodec.v(7) " "Verilog HDL Always Construct warning at bintodec.v(7): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "bintodec.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/bintodec.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653116078920 "|display|bintodec:btod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] bintodec.v(7) " "Inferred latch for \"count\[0\]\" at bintodec.v(7)" {  } { { "bintodec.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/bintodec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653116078920 "|display|bintodec:btod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] bintodec.v(7) " "Inferred latch for \"count\[1\]\" at bintodec.v(7)" {  } { { "bintodec.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/bintodec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653116078920 "|display|bintodec:btod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] bintodec.v(7) " "Inferred latch for \"count\[2\]\" at bintodec.v(7)" {  } { { "bintodec.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/bintodec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653116078920 "|display|bintodec:btod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] bintodec.v(7) " "Inferred latch for \"count\[3\]\" at bintodec.v(7)" {  } { { "bintodec.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/bintodec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653116078921 "|display|bintodec:btod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[0\] bintodec.v(7) " "Inferred latch for \"resta\[0\]\" at bintodec.v(7)" {  } { { "bintodec.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/bintodec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653116078921 "|display|bintodec:btod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[1\] bintodec.v(7) " "Inferred latch for \"resta\[1\]\" at bintodec.v(7)" {  } { { "bintodec.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/bintodec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653116078921 "|display|bintodec:btod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[2\] bintodec.v(7) " "Inferred latch for \"resta\[2\]\" at bintodec.v(7)" {  } { { "bintodec.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/bintodec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653116078921 "|display|bintodec:btod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[3\] bintodec.v(7) " "Inferred latch for \"resta\[3\]\" at bintodec.v(7)" {  } { { "bintodec.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/bintodec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653116078921 "|display|bintodec:btod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_v dynamic_v:dv " "Elaborating entity \"dynamic_v\" for hierarchy \"dynamic_v:dv\"" {  } { { "display.v" "dv" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/display.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653116078951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 dynamic_v.v(11) " "Verilog HDL assignment warning at dynamic_v.v(11): truncated value with size 32 to match size of target (2)" {  } { { "dynamic_v.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/dynamic_v.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653116078953 "|display|dynamic_v:dv"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dynamic_v.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/dynamic_v.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1653116079501 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1653116079501 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653116079616 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653116080034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653116080219 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653116080219 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "num\[3\] " "No output dependent on input pin \"num\[3\]\"" {  } { { "display.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653116080300 "|display|num[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "num\[2\] " "No output dependent on input pin \"num\[2\]\"" {  } { { "display.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653116080300 "|display|num[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "num\[1\] " "No output dependent on input pin \"num\[1\]\"" {  } { { "display.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653116080300 "|display|num[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "num\[0\] " "No output dependent on input pin \"num\[0\]\"" {  } { { "display.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab03_conReto-2022-2-grupo03-22-1-os_mlhores/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653116080300 "|display|num[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653116080300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653116080301 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653116080301 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653116080301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653116080301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653116080316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 01:54:40 2022 " "Processing ended: Sat May 21 01:54:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653116080316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653116080316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653116080316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653116080316 ""}
