
meteost_cubeide_rx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001da8  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000554  08001ed8  08001ed8  00011ed8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800242c  0800242c  00020008  2**0
                  CONTENTS
  4 .ARM          00000008  0800242c  0800242c  0001242c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002434  08002434  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002434  08002434  00012434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002438  08002438  00012438  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  0800243c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  20000008  08002444  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d8  08002444  000200d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 12 .debug_line   00003820  00000000  00000000  00020031  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00002c30  00000000  00000000  00023851  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00000d80  00000000  00000000  00026481  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000002a0  00000000  00000000  00027208  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00054deb  00000000  00000000  000274a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000001f8  00000000  00000000  0007c298  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  000108c6  00000000  00000000  0007c490  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0008cd56  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000008a8  00000000  00000000  0008cdd4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000008 	.word	0x20000008
 800014c:	00000000 	.word	0x00000000
 8000150:	08001ec0 	.word	0x08001ec0

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	2000000c 	.word	0x2000000c
 800016c:	08001ec0 	.word	0x08001ec0

08000170 <__aeabi_ldivmod>:
 8000170:	b97b      	cbnz	r3, 8000192 <__aeabi_ldivmod+0x22>
 8000172:	b972      	cbnz	r2, 8000192 <__aeabi_ldivmod+0x22>
 8000174:	2900      	cmp	r1, #0
 8000176:	bfbe      	ittt	lt
 8000178:	2000      	movlt	r0, #0
 800017a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800017e:	e006      	blt.n	800018e <__aeabi_ldivmod+0x1e>
 8000180:	bf08      	it	eq
 8000182:	2800      	cmpeq	r0, #0
 8000184:	bf1c      	itt	ne
 8000186:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800018a:	f04f 30ff 	movne.w	r0, #4294967295
 800018e:	f000 b9a7 	b.w	80004e0 <__aeabi_idiv0>
 8000192:	f1ad 0c08 	sub.w	ip, sp, #8
 8000196:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019a:	2900      	cmp	r1, #0
 800019c:	db09      	blt.n	80001b2 <__aeabi_ldivmod+0x42>
 800019e:	2b00      	cmp	r3, #0
 80001a0:	db1a      	blt.n	80001d8 <__aeabi_ldivmod+0x68>
 80001a2:	f000 f835 	bl	8000210 <__udivmoddi4>
 80001a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001ae:	b004      	add	sp, #16
 80001b0:	4770      	bx	lr
 80001b2:	4240      	negs	r0, r0
 80001b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	db1b      	blt.n	80001f4 <__aeabi_ldivmod+0x84>
 80001bc:	f000 f828 	bl	8000210 <__udivmoddi4>
 80001c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001c8:	b004      	add	sp, #16
 80001ca:	4240      	negs	r0, r0
 80001cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001d0:	4252      	negs	r2, r2
 80001d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001d6:	4770      	bx	lr
 80001d8:	4252      	negs	r2, r2
 80001da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001de:	f000 f817 	bl	8000210 <__udivmoddi4>
 80001e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001ea:	b004      	add	sp, #16
 80001ec:	4240      	negs	r0, r0
 80001ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f2:	4770      	bx	lr
 80001f4:	4252      	negs	r2, r2
 80001f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001fa:	f000 f809 	bl	8000210 <__udivmoddi4>
 80001fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000202:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000206:	b004      	add	sp, #16
 8000208:	4252      	negs	r2, r2
 800020a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	468c      	mov	ip, r1
 8000216:	4604      	mov	r4, r0
 8000218:	9e08      	ldr	r6, [sp, #32]
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14b      	bne.n	80002b6 <__udivmoddi4+0xa6>
 800021e:	428a      	cmp	r2, r1
 8000220:	4615      	mov	r5, r2
 8000222:	d967      	bls.n	80002f4 <__udivmoddi4+0xe4>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0720 	rsb	r7, r2, #32
 800022e:	fa01 f302 	lsl.w	r3, r1, r2
 8000232:	fa20 f707 	lsr.w	r7, r0, r7
 8000236:	4095      	lsls	r5, r2
 8000238:	ea47 0c03 	orr.w	ip, r7, r3
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000242:	fbbc f7fe 	udiv	r7, ip, lr
 8000246:	fa1f f885 	uxth.w	r8, r5
 800024a:	fb0e c317 	mls	r3, lr, r7, ip
 800024e:	fb07 f908 	mul.w	r9, r7, r8
 8000252:	0c21      	lsrs	r1, r4, #16
 8000254:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000258:	4599      	cmp	r9, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18eb      	adds	r3, r5, r3
 800025e:	f107 31ff 	add.w	r1, r7, #4294967295
 8000262:	f080 811c 	bcs.w	800049e <__udivmoddi4+0x28e>
 8000266:	4599      	cmp	r9, r3
 8000268:	f240 8119 	bls.w	800049e <__udivmoddi4+0x28e>
 800026c:	3f02      	subs	r7, #2
 800026e:	442b      	add	r3, r5
 8000270:	eba3 0309 	sub.w	r3, r3, r9
 8000274:	fbb3 f0fe 	udiv	r0, r3, lr
 8000278:	fb0e 3310 	mls	r3, lr, r0, r3
 800027c:	fb00 f108 	mul.w	r1, r0, r8
 8000280:	b2a4      	uxth	r4, r4
 8000282:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000286:	42a1      	cmp	r1, r4
 8000288:	d909      	bls.n	800029e <__udivmoddi4+0x8e>
 800028a:	192c      	adds	r4, r5, r4
 800028c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000290:	f080 8107 	bcs.w	80004a2 <__udivmoddi4+0x292>
 8000294:	42a1      	cmp	r1, r4
 8000296:	f240 8104 	bls.w	80004a2 <__udivmoddi4+0x292>
 800029a:	3802      	subs	r0, #2
 800029c:	442c      	add	r4, r5
 800029e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a2:	2700      	movs	r7, #0
 80002a4:	1a64      	subs	r4, r4, r1
 80002a6:	b11e      	cbz	r6, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	2300      	movs	r3, #0
 80002aa:	40d4      	lsrs	r4, r2
 80002ac:	e9c6 4300 	strd	r4, r3, [r6]
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0xbe>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80ec 	beq.w	8000498 <__udivmoddi4+0x288>
 80002c0:	2700      	movs	r7, #0
 80002c2:	e9c6 0100 	strd	r0, r1, [r6]
 80002c6:	4638      	mov	r0, r7
 80002c8:	4639      	mov	r1, r7
 80002ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ce:	fab3 f783 	clz	r7, r3
 80002d2:	2f00      	cmp	r7, #0
 80002d4:	d148      	bne.n	8000368 <__udivmoddi4+0x158>
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xd0>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fb 	bhi.w	80004d6 <__udivmoddi4+0x2c6>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb61 0303 	sbc.w	r3, r1, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	469c      	mov	ip, r3
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d0e0      	beq.n	80002b0 <__udivmoddi4+0xa0>
 80002ee:	e9c6 4c00 	strd	r4, ip, [r6]
 80002f2:	e7dd      	b.n	80002b0 <__udivmoddi4+0xa0>
 80002f4:	b902      	cbnz	r2, 80002f8 <__udivmoddi4+0xe8>
 80002f6:	deff      	udf	#255	; 0xff
 80002f8:	fab2 f282 	clz	r2, r2
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f040 808f 	bne.w	8000420 <__udivmoddi4+0x210>
 8000302:	2701      	movs	r7, #1
 8000304:	1b49      	subs	r1, r1, r5
 8000306:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800030a:	fa1f f985 	uxth.w	r9, r5
 800030e:	fbb1 fef8 	udiv	lr, r1, r8
 8000312:	fb08 111e 	mls	r1, r8, lr, r1
 8000316:	fb09 f00e 	mul.w	r0, r9, lr
 800031a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800031e:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000322:	4298      	cmp	r0, r3
 8000324:	d907      	bls.n	8000336 <__udivmoddi4+0x126>
 8000326:	18eb      	adds	r3, r5, r3
 8000328:	f10e 31ff 	add.w	r1, lr, #4294967295
 800032c:	d202      	bcs.n	8000334 <__udivmoddi4+0x124>
 800032e:	4298      	cmp	r0, r3
 8000330:	f200 80cd 	bhi.w	80004ce <__udivmoddi4+0x2be>
 8000334:	468e      	mov	lr, r1
 8000336:	1a1b      	subs	r3, r3, r0
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	fb09 f900 	mul.w	r9, r9, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800034a:	45a1      	cmp	r9, r4
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x14e>
 800034e:	192c      	adds	r4, r5, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x14c>
 8000356:	45a1      	cmp	r9, r4
 8000358:	f200 80b6 	bhi.w	80004c8 <__udivmoddi4+0x2b8>
 800035c:	4618      	mov	r0, r3
 800035e:	eba4 0409 	sub.w	r4, r4, r9
 8000362:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000366:	e79e      	b.n	80002a6 <__udivmoddi4+0x96>
 8000368:	f1c7 0520 	rsb	r5, r7, #32
 800036c:	40bb      	lsls	r3, r7
 800036e:	fa22 fc05 	lsr.w	ip, r2, r5
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa21 f405 	lsr.w	r4, r1, r5
 800037a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800037e:	fbb4 f9fe 	udiv	r9, r4, lr
 8000382:	fa1f f88c 	uxth.w	r8, ip
 8000386:	fb0e 4419 	mls	r4, lr, r9, r4
 800038a:	fa20 f305 	lsr.w	r3, r0, r5
 800038e:	40b9      	lsls	r1, r7
 8000390:	fb09 fa08 	mul.w	sl, r9, r8
 8000394:	4319      	orrs	r1, r3
 8000396:	0c0b      	lsrs	r3, r1, #16
 8000398:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800039c:	45a2      	cmp	sl, r4
 800039e:	fa02 f207 	lsl.w	r2, r2, r7
 80003a2:	fa00 f307 	lsl.w	r3, r0, r7
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2b4>
 80003b4:	45a2      	cmp	sl, r4
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2b4>
 80003ba:	f1a9 0902 	sub.w	r9, r9, #2
 80003be:	4464      	add	r4, ip
 80003c0:	eba4 040a 	sub.w	r4, r4, sl
 80003c4:	fbb4 f0fe 	udiv	r0, r4, lr
 80003c8:	fb0e 4410 	mls	r4, lr, r0, r4
 80003cc:	fb00 fa08 	mul.w	sl, r0, r8
 80003d0:	b289      	uxth	r1, r1
 80003d2:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 80003d6:	45a2      	cmp	sl, r4
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x1dc>
 80003da:	eb1c 0404 	adds.w	r4, ip, r4
 80003de:	f100 31ff 	add.w	r1, r0, #4294967295
 80003e2:	d26b      	bcs.n	80004bc <__udivmoddi4+0x2ac>
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d969      	bls.n	80004bc <__udivmoddi4+0x2ac>
 80003e8:	3802      	subs	r0, #2
 80003ea:	4464      	add	r4, ip
 80003ec:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003f0:	fba0 8902 	umull	r8, r9, r0, r2
 80003f4:	eba4 040a 	sub.w	r4, r4, sl
 80003f8:	454c      	cmp	r4, r9
 80003fa:	4641      	mov	r1, r8
 80003fc:	46ce      	mov	lr, r9
 80003fe:	d354      	bcc.n	80004aa <__udivmoddi4+0x29a>
 8000400:	d051      	beq.n	80004a6 <__udivmoddi4+0x296>
 8000402:	2e00      	cmp	r6, #0
 8000404:	d069      	beq.n	80004da <__udivmoddi4+0x2ca>
 8000406:	1a5a      	subs	r2, r3, r1
 8000408:	eb64 040e 	sbc.w	r4, r4, lr
 800040c:	fa04 f505 	lsl.w	r5, r4, r5
 8000410:	fa22 f307 	lsr.w	r3, r2, r7
 8000414:	40fc      	lsrs	r4, r7
 8000416:	431d      	orrs	r5, r3
 8000418:	e9c6 5400 	strd	r5, r4, [r6]
 800041c:	2700      	movs	r7, #0
 800041e:	e747      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000420:	4095      	lsls	r5, r2
 8000422:	f1c2 0320 	rsb	r3, r2, #32
 8000426:	fa21 f003 	lsr.w	r0, r1, r3
 800042a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800042e:	fbb0 f7f8 	udiv	r7, r0, r8
 8000432:	fa1f f985 	uxth.w	r9, r5
 8000436:	fb08 0017 	mls	r0, r8, r7, r0
 800043a:	fa24 f303 	lsr.w	r3, r4, r3
 800043e:	4091      	lsls	r1, r2
 8000440:	fb07 fc09 	mul.w	ip, r7, r9
 8000444:	430b      	orrs	r3, r1
 8000446:	0c19      	lsrs	r1, r3, #16
 8000448:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800044c:	458c      	cmp	ip, r1
 800044e:	fa04 f402 	lsl.w	r4, r4, r2
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x254>
 8000454:	1869      	adds	r1, r5, r1
 8000456:	f107 30ff 	add.w	r0, r7, #4294967295
 800045a:	d231      	bcs.n	80004c0 <__udivmoddi4+0x2b0>
 800045c:	458c      	cmp	ip, r1
 800045e:	d92f      	bls.n	80004c0 <__udivmoddi4+0x2b0>
 8000460:	3f02      	subs	r7, #2
 8000462:	4429      	add	r1, r5
 8000464:	eba1 010c 	sub.w	r1, r1, ip
 8000468:	fbb1 f0f8 	udiv	r0, r1, r8
 800046c:	fb08 1c10 	mls	ip, r8, r0, r1
 8000470:	fb00 fe09 	mul.w	lr, r0, r9
 8000474:	b299      	uxth	r1, r3
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	458e      	cmp	lr, r1
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x27e>
 800047e:	1869      	adds	r1, r5, r1
 8000480:	f100 33ff 	add.w	r3, r0, #4294967295
 8000484:	d218      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 8000486:	458e      	cmp	lr, r1
 8000488:	d916      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800048a:	3802      	subs	r0, #2
 800048c:	4429      	add	r1, r5
 800048e:	eba1 010e 	sub.w	r1, r1, lr
 8000492:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000496:	e73a      	b.n	800030e <__udivmoddi4+0xfe>
 8000498:	4637      	mov	r7, r6
 800049a:	4630      	mov	r0, r6
 800049c:	e708      	b.n	80002b0 <__udivmoddi4+0xa0>
 800049e:	460f      	mov	r7, r1
 80004a0:	e6e6      	b.n	8000270 <__udivmoddi4+0x60>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e6fb      	b.n	800029e <__udivmoddi4+0x8e>
 80004a6:	4543      	cmp	r3, r8
 80004a8:	d2ab      	bcs.n	8000402 <__udivmoddi4+0x1f2>
 80004aa:	ebb8 0102 	subs.w	r1, r8, r2
 80004ae:	eb69 020c 	sbc.w	r2, r9, ip
 80004b2:	3801      	subs	r0, #1
 80004b4:	4696      	mov	lr, r2
 80004b6:	e7a4      	b.n	8000402 <__udivmoddi4+0x1f2>
 80004b8:	4618      	mov	r0, r3
 80004ba:	e7e8      	b.n	800048e <__udivmoddi4+0x27e>
 80004bc:	4608      	mov	r0, r1
 80004be:	e795      	b.n	80003ec <__udivmoddi4+0x1dc>
 80004c0:	4607      	mov	r7, r0
 80004c2:	e7cf      	b.n	8000464 <__udivmoddi4+0x254>
 80004c4:	4681      	mov	r9, r0
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c8:	3802      	subs	r0, #2
 80004ca:	442c      	add	r4, r5
 80004cc:	e747      	b.n	800035e <__udivmoddi4+0x14e>
 80004ce:	f1ae 0e02 	sub.w	lr, lr, #2
 80004d2:	442b      	add	r3, r5
 80004d4:	e72f      	b.n	8000336 <__udivmoddi4+0x126>
 80004d6:	4638      	mov	r0, r7
 80004d8:	e707      	b.n	80002ea <__udivmoddi4+0xda>
 80004da:	4637      	mov	r7, r6
 80004dc:	e6e8      	b.n	80002b0 <__udivmoddi4+0xa0>
 80004de:	bf00      	nop

080004e0 <__aeabi_idiv0>:
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop

080004e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004e4:	480d      	ldr	r0, [pc, #52]	; (800051c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004e6:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80004e8:	f000 f826 	bl	8000538 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004ec:	480c      	ldr	r0, [pc, #48]	; (8000520 <LoopForever+0x6>)
  ldr r1, =_edata
 80004ee:	490d      	ldr	r1, [pc, #52]	; (8000524 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004f0:	4a0d      	ldr	r2, [pc, #52]	; (8000528 <LoopForever+0xe>)
  movs r3, #0
 80004f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004f4:	e002      	b.n	80004fc <LoopCopyDataInit>

080004f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004fa:	3304      	adds	r3, #4

080004fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000500:	d3f9      	bcc.n	80004f6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000502:	4a0a      	ldr	r2, [pc, #40]	; (800052c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000504:	4c0a      	ldr	r4, [pc, #40]	; (8000530 <LoopForever+0x16>)
  movs r3, #0
 8000506:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000508:	e001      	b.n	800050e <LoopFillZerobss>

0800050a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800050a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800050c:	3204      	adds	r2, #4

0800050e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800050e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000510:	d3fb      	bcc.n	800050a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000512:	f001 fcb1 	bl	8001e78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000516:	f001 fb9d 	bl	8001c54 <main>

0800051a <LoopForever>:

LoopForever:
    b LoopForever
 800051a:	e7fe      	b.n	800051a <LoopForever>
  ldr   r0, =_estack
 800051c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000520:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000524:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 8000528:	0800243c 	.word	0x0800243c
  ldr r2, =_sbss
 800052c:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 8000530:	200000d8 	.word	0x200000d8

08000534 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000534:	e7fe      	b.n	8000534 <ADC1_2_IRQHandler>
	...

08000538 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800053c:	4b15      	ldr	r3, [pc, #84]	; (8000594 <SystemInit+0x5c>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a14      	ldr	r2, [pc, #80]	; (8000594 <SystemInit+0x5c>)
 8000542:	f043 0301 	orr.w	r3, r3, #1
 8000546:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000548:	4b12      	ldr	r3, [pc, #72]	; (8000594 <SystemInit+0x5c>)
 800054a:	685a      	ldr	r2, [r3, #4]
 800054c:	4911      	ldr	r1, [pc, #68]	; (8000594 <SystemInit+0x5c>)
 800054e:	4b12      	ldr	r3, [pc, #72]	; (8000598 <SystemInit+0x60>)
 8000550:	4013      	ands	r3, r2
 8000552:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000554:	4b0f      	ldr	r3, [pc, #60]	; (8000594 <SystemInit+0x5c>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4a0e      	ldr	r2, [pc, #56]	; (8000594 <SystemInit+0x5c>)
 800055a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800055e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000562:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000564:	4b0b      	ldr	r3, [pc, #44]	; (8000594 <SystemInit+0x5c>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	4a0a      	ldr	r2, [pc, #40]	; (8000594 <SystemInit+0x5c>)
 800056a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800056e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000570:	4b08      	ldr	r3, [pc, #32]	; (8000594 <SystemInit+0x5c>)
 8000572:	685b      	ldr	r3, [r3, #4]
 8000574:	4a07      	ldr	r2, [pc, #28]	; (8000594 <SystemInit+0x5c>)
 8000576:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800057a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800057c:	4b05      	ldr	r3, [pc, #20]	; (8000594 <SystemInit+0x5c>)
 800057e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000582:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000584:	4b05      	ldr	r3, [pc, #20]	; (800059c <SystemInit+0x64>)
 8000586:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800058a:	609a      	str	r2, [r3, #8]
#endif 
}
 800058c:	bf00      	nop
 800058e:	46bd      	mov	sp, r7
 8000590:	bc80      	pop	{r7}
 8000592:	4770      	bx	lr
 8000594:	40021000 	.word	0x40021000
 8000598:	f8ff0000 	.word	0xf8ff0000
 800059c:	e000ed00 	.word	0xe000ed00

080005a0 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b085      	sub	sp, #20
 80005a4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
 80005a6:	2300      	movs	r3, #0
 80005a8:	60fb      	str	r3, [r7, #12]
 80005aa:	2300      	movs	r3, #0
 80005ac:	60bb      	str	r3, [r7, #8]
 80005ae:	2300      	movs	r3, #0
 80005b0:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0U;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80005b2:	4b2c      	ldr	r3, [pc, #176]	; (8000664 <SystemCoreClockUpdate+0xc4>)
 80005b4:	685b      	ldr	r3, [r3, #4]
 80005b6:	f003 030c 	and.w	r3, r3, #12
 80005ba:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	2b04      	cmp	r3, #4
 80005c0:	d007      	beq.n	80005d2 <SystemCoreClockUpdate+0x32>
 80005c2:	2b08      	cmp	r3, #8
 80005c4:	d009      	beq.n	80005da <SystemCoreClockUpdate+0x3a>
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d133      	bne.n	8000632 <SystemCoreClockUpdate+0x92>
  {
    case 0x00U:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80005ca:	4b27      	ldr	r3, [pc, #156]	; (8000668 <SystemCoreClockUpdate+0xc8>)
 80005cc:	4a27      	ldr	r2, [pc, #156]	; (800066c <SystemCoreClockUpdate+0xcc>)
 80005ce:	601a      	str	r2, [r3, #0]
      break;
 80005d0:	e033      	b.n	800063a <SystemCoreClockUpdate+0x9a>
    case 0x04U:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80005d2:	4b25      	ldr	r3, [pc, #148]	; (8000668 <SystemCoreClockUpdate+0xc8>)
 80005d4:	4a25      	ldr	r2, [pc, #148]	; (800066c <SystemCoreClockUpdate+0xcc>)
 80005d6:	601a      	str	r2, [r3, #0]
      break;
 80005d8:	e02f      	b.n	800063a <SystemCoreClockUpdate+0x9a>
    case 0x08U:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80005da:	4b22      	ldr	r3, [pc, #136]	; (8000664 <SystemCoreClockUpdate+0xc4>)
 80005dc:	685b      	ldr	r3, [r3, #4]
 80005de:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80005e2:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80005e4:	4b1f      	ldr	r3, [pc, #124]	; (8000664 <SystemCoreClockUpdate+0xc4>)
 80005e6:	685b      	ldr	r3, [r3, #4]
 80005e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005ec:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18U) + 2U;
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	0c9b      	lsrs	r3, r3, #18
 80005f2:	3302      	adds	r3, #2
 80005f4:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00U)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d106      	bne.n	800060a <SystemCoreClockUpdate+0x6a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	4a1c      	ldr	r2, [pc, #112]	; (8000670 <SystemCoreClockUpdate+0xd0>)
 8000600:	fb02 f303 	mul.w	r3, r2, r3
 8000604:	4a18      	ldr	r2, [pc, #96]	; (8000668 <SystemCoreClockUpdate+0xc8>)
 8000606:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8000608:	e017      	b.n	800063a <SystemCoreClockUpdate+0x9a>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800060a:	4b16      	ldr	r3, [pc, #88]	; (8000664 <SystemCoreClockUpdate+0xc4>)
 800060c:	685b      	ldr	r3, [r3, #4]
 800060e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000612:	2b00      	cmp	r3, #0
 8000614:	d006      	beq.n	8000624 <SystemCoreClockUpdate+0x84>
          SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
 8000616:	68bb      	ldr	r3, [r7, #8]
 8000618:	4a15      	ldr	r2, [pc, #84]	; (8000670 <SystemCoreClockUpdate+0xd0>)
 800061a:	fb02 f303 	mul.w	r3, r2, r3
 800061e:	4a12      	ldr	r2, [pc, #72]	; (8000668 <SystemCoreClockUpdate+0xc8>)
 8000620:	6013      	str	r3, [r2, #0]
      break;
 8000622:	e00a      	b.n	800063a <SystemCoreClockUpdate+0x9a>
          SystemCoreClock = HSE_VALUE * pllmull;
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	4a11      	ldr	r2, [pc, #68]	; (800066c <SystemCoreClockUpdate+0xcc>)
 8000628:	fb02 f303 	mul.w	r3, r2, r3
 800062c:	4a0e      	ldr	r2, [pc, #56]	; (8000668 <SystemCoreClockUpdate+0xc8>)
 800062e:	6013      	str	r3, [r2, #0]
      break;
 8000630:	e003      	b.n	800063a <SystemCoreClockUpdate+0x9a>

    default:
      SystemCoreClock = HSI_VALUE;
 8000632:	4b0d      	ldr	r3, [pc, #52]	; (8000668 <SystemCoreClockUpdate+0xc8>)
 8000634:	4a0d      	ldr	r2, [pc, #52]	; (800066c <SystemCoreClockUpdate+0xcc>)
 8000636:	601a      	str	r2, [r3, #0]
      break;
 8000638:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 800063a:	4b0a      	ldr	r3, [pc, #40]	; (8000664 <SystemCoreClockUpdate+0xc4>)
 800063c:	685b      	ldr	r3, [r3, #4]
 800063e:	091b      	lsrs	r3, r3, #4
 8000640:	f003 030f 	and.w	r3, r3, #15
 8000644:	4a0b      	ldr	r2, [pc, #44]	; (8000674 <SystemCoreClockUpdate+0xd4>)
 8000646:	5cd3      	ldrb	r3, [r2, r3]
 8000648:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 800064a:	4b07      	ldr	r3, [pc, #28]	; (8000668 <SystemCoreClockUpdate+0xc8>)
 800064c:	681a      	ldr	r2, [r3, #0]
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	fa22 f303 	lsr.w	r3, r2, r3
 8000654:	4a04      	ldr	r2, [pc, #16]	; (8000668 <SystemCoreClockUpdate+0xc8>)
 8000656:	6013      	str	r3, [r2, #0]
}
 8000658:	bf00      	nop
 800065a:	3714      	adds	r7, #20
 800065c:	46bd      	mov	sp, r7
 800065e:	bc80      	pop	{r7}
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	40021000 	.word	0x40021000
 8000668:	20000000 	.word	0x20000000
 800066c:	007a1200 	.word	0x007a1200
 8000670:	003d0900 	.word	0x003d0900
 8000674:	08001f1c 	.word	0x08001f1c

08000678 <BME280_tmpr>:
 */



int32_t BME280_tmpr(void)
{
 8000678:	b480      	push	{r7}
 800067a:	b087      	sub	sp, #28
 800067c:	af00      	add	r7, sp, #0

	int32_t adc_T, var1, var2, T;
	uint16_t dig_T1;
	int16_t dig_T2, dig_T3;

	adc_T = (((int32_t)buf_adc[3])<<16) + (((int32_t)buf_adc[4])<<8) + (int32_t)buf_adc[5];
 800067e:	4b30      	ldr	r3, [pc, #192]	; (8000740 <BME280_tmpr+0xc8>)
 8000680:	78db      	ldrb	r3, [r3, #3]
 8000682:	041a      	lsls	r2, r3, #16
 8000684:	4b2e      	ldr	r3, [pc, #184]	; (8000740 <BME280_tmpr+0xc8>)
 8000686:	791b      	ldrb	r3, [r3, #4]
 8000688:	021b      	lsls	r3, r3, #8
 800068a:	4413      	add	r3, r2
 800068c:	4a2c      	ldr	r2, [pc, #176]	; (8000740 <BME280_tmpr+0xc8>)
 800068e:	7952      	ldrb	r2, [r2, #5]
 8000690:	4413      	add	r3, r2
 8000692:	617b      	str	r3, [r7, #20]
	adc_T &= 0x00FFFFFF;
 8000694:	697b      	ldr	r3, [r7, #20]
 8000696:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800069a:	617b      	str	r3, [r7, #20]
	adc_T >>= 4;
 800069c:	697b      	ldr	r3, [r7, #20]
 800069e:	111b      	asrs	r3, r3, #4
 80006a0:	617b      	str	r3, [r7, #20]

	dig_T1 = (uint16_t)buf_calib01_25[0] + (((uint16_t)buf_calib01_25[1])<<8);
 80006a2:	4b28      	ldr	r3, [pc, #160]	; (8000744 <BME280_tmpr+0xcc>)
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	b29a      	uxth	r2, r3
 80006a8:	4b26      	ldr	r3, [pc, #152]	; (8000744 <BME280_tmpr+0xcc>)
 80006aa:	785b      	ldrb	r3, [r3, #1]
 80006ac:	b29b      	uxth	r3, r3
 80006ae:	021b      	lsls	r3, r3, #8
 80006b0:	b29b      	uxth	r3, r3
 80006b2:	4413      	add	r3, r2
 80006b4:	827b      	strh	r3, [r7, #18]
	dig_T2 = (uint16_t)buf_calib01_25[2] + (((uint16_t)buf_calib01_25[3])<<8);
 80006b6:	4b23      	ldr	r3, [pc, #140]	; (8000744 <BME280_tmpr+0xcc>)
 80006b8:	789b      	ldrb	r3, [r3, #2]
 80006ba:	b29a      	uxth	r2, r3
 80006bc:	4b21      	ldr	r3, [pc, #132]	; (8000744 <BME280_tmpr+0xcc>)
 80006be:	78db      	ldrb	r3, [r3, #3]
 80006c0:	b29b      	uxth	r3, r3
 80006c2:	021b      	lsls	r3, r3, #8
 80006c4:	b29b      	uxth	r3, r3
 80006c6:	4413      	add	r3, r2
 80006c8:	b29b      	uxth	r3, r3
 80006ca:	823b      	strh	r3, [r7, #16]
	dig_T3 = (uint16_t)buf_calib01_25[4] + (((uint16_t)buf_calib01_25[5])<<8);
 80006cc:	4b1d      	ldr	r3, [pc, #116]	; (8000744 <BME280_tmpr+0xcc>)
 80006ce:	791b      	ldrb	r3, [r3, #4]
 80006d0:	b29a      	uxth	r2, r3
 80006d2:	4b1c      	ldr	r3, [pc, #112]	; (8000744 <BME280_tmpr+0xcc>)
 80006d4:	795b      	ldrb	r3, [r3, #5]
 80006d6:	b29b      	uxth	r3, r3
 80006d8:	021b      	lsls	r3, r3, #8
 80006da:	b29b      	uxth	r3, r3
 80006dc:	4413      	add	r3, r2
 80006de:	b29b      	uxth	r3, r3
 80006e0:	81fb      	strh	r3, [r7, #14]

	var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
 80006e2:	697b      	ldr	r3, [r7, #20]
 80006e4:	10da      	asrs	r2, r3, #3
 80006e6:	8a7b      	ldrh	r3, [r7, #18]
 80006e8:	005b      	lsls	r3, r3, #1
 80006ea:	1ad3      	subs	r3, r2, r3
 80006ec:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80006f0:	fb02 f303 	mul.w	r3, r2, r3
 80006f4:	12db      	asrs	r3, r3, #11
 80006f6:	60bb      	str	r3, [r7, #8]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1))) >> 12) *
 80006f8:	697b      	ldr	r3, [r7, #20]
 80006fa:	111a      	asrs	r2, r3, #4
 80006fc:	8a7b      	ldrh	r3, [r7, #18]
 80006fe:	1ad3      	subs	r3, r2, r3
 8000700:	697a      	ldr	r2, [r7, #20]
 8000702:	1111      	asrs	r1, r2, #4
 8000704:	8a7a      	ldrh	r2, [r7, #18]
 8000706:	1a8a      	subs	r2, r1, r2
 8000708:	fb02 f303 	mul.w	r3, r2, r3
 800070c:	131b      	asrs	r3, r3, #12
			((int32_t)dig_T3)) >> 14;
 800070e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1))) >> 12) *
 8000712:	fb02 f303 	mul.w	r3, r2, r3
 8000716:	139b      	asrs	r3, r3, #14
 8000718:	607b      	str	r3, [r7, #4]
	t_fine = var1 + var2;
 800071a:	68ba      	ldr	r2, [r7, #8]
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	4413      	add	r3, r2
 8000720:	4a09      	ldr	r2, [pc, #36]	; (8000748 <BME280_tmpr+0xd0>)
 8000722:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 8000724:	4b08      	ldr	r3, [pc, #32]	; (8000748 <BME280_tmpr+0xd0>)
 8000726:	681a      	ldr	r2, [r3, #0]
 8000728:	4613      	mov	r3, r2
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	4413      	add	r3, r2
 800072e:	3380      	adds	r3, #128	; 0x80
 8000730:	121b      	asrs	r3, r3, #8
 8000732:	603b      	str	r3, [r7, #0]
	return T;
 8000734:	683b      	ldr	r3, [r7, #0]

}
 8000736:	4618      	mov	r0, r3
 8000738:	371c      	adds	r7, #28
 800073a:	46bd      	mov	sp, r7
 800073c:	bc80      	pop	{r7}
 800073e:	4770      	bx	lr
 8000740:	20000048 	.word	0x20000048
 8000744:	2000002c 	.word	0x2000002c
 8000748:	20000058 	.word	0x20000058

0800074c <BME280_hum>:

int32_t BME280_hum(void)
{
 800074c:	b480      	push	{r7}
 800074e:	b087      	sub	sp, #28
 8000750:	af00      	add	r7, sp, #0
	int32_t v_x1_u32r, adc_H;
	uint8_t dig_H1, dig_H3;
	int16_t dig_H2, dig_H4, dig_H5;
	int8_t dig_H6;

	adc_H = ((int32_t)buf_adc[6]<<8) + (int32_t)buf_adc[7];
 8000752:	4b43      	ldr	r3, [pc, #268]	; (8000860 <BME280_hum+0x114>)
 8000754:	799b      	ldrb	r3, [r3, #6]
 8000756:	021b      	lsls	r3, r3, #8
 8000758:	4a41      	ldr	r2, [pc, #260]	; (8000860 <BME280_hum+0x114>)
 800075a:	79d2      	ldrb	r2, [r2, #7]
 800075c:	4413      	add	r3, r2
 800075e:	617b      	str	r3, [r7, #20]

	dig_H1 = buf_calib01_25[24];
 8000760:	4b40      	ldr	r3, [pc, #256]	; (8000864 <BME280_hum+0x118>)
 8000762:	7e1b      	ldrb	r3, [r3, #24]
 8000764:	74fb      	strb	r3, [r7, #19]
	dig_H2 = (int16_t)buf_calib26_32[0] + (((int16_t)buf_calib26_32[1])<<8);
 8000766:	4b40      	ldr	r3, [pc, #256]	; (8000868 <BME280_hum+0x11c>)
 8000768:	781b      	ldrb	r3, [r3, #0]
 800076a:	b29a      	uxth	r2, r3
 800076c:	4b3e      	ldr	r3, [pc, #248]	; (8000868 <BME280_hum+0x11c>)
 800076e:	785b      	ldrb	r3, [r3, #1]
 8000770:	b29b      	uxth	r3, r3
 8000772:	021b      	lsls	r3, r3, #8
 8000774:	b29b      	uxth	r3, r3
 8000776:	4413      	add	r3, r2
 8000778:	b29b      	uxth	r3, r3
 800077a:	823b      	strh	r3, [r7, #16]
	dig_H3 = buf_calib26_32[2];
 800077c:	4b3a      	ldr	r3, [pc, #232]	; (8000868 <BME280_hum+0x11c>)
 800077e:	789b      	ldrb	r3, [r3, #2]
 8000780:	73fb      	strb	r3, [r7, #15]
	dig_H4 = (((int16_t)buf_calib26_32[3])<<4) + (((int16_t)buf_calib26_32[4])&0x0F);
 8000782:	4b39      	ldr	r3, [pc, #228]	; (8000868 <BME280_hum+0x11c>)
 8000784:	78db      	ldrb	r3, [r3, #3]
 8000786:	b29b      	uxth	r3, r3
 8000788:	011b      	lsls	r3, r3, #4
 800078a:	b29a      	uxth	r2, r3
 800078c:	4b36      	ldr	r3, [pc, #216]	; (8000868 <BME280_hum+0x11c>)
 800078e:	791b      	ldrb	r3, [r3, #4]
 8000790:	b29b      	uxth	r3, r3
 8000792:	f003 030f 	and.w	r3, r3, #15
 8000796:	b29b      	uxth	r3, r3
 8000798:	4413      	add	r3, r2
 800079a:	b29b      	uxth	r3, r3
 800079c:	81bb      	strh	r3, [r7, #12]
	dig_H5 = (((int16_t)buf_calib26_32[4])>>4) + (((int16_t)buf_calib26_32[5])<<4);
 800079e:	4b32      	ldr	r3, [pc, #200]	; (8000868 <BME280_hum+0x11c>)
 80007a0:	791b      	ldrb	r3, [r3, #4]
 80007a2:	091b      	lsrs	r3, r3, #4
 80007a4:	b2db      	uxtb	r3, r3
 80007a6:	b29a      	uxth	r2, r3
 80007a8:	4b2f      	ldr	r3, [pc, #188]	; (8000868 <BME280_hum+0x11c>)
 80007aa:	795b      	ldrb	r3, [r3, #5]
 80007ac:	b29b      	uxth	r3, r3
 80007ae:	011b      	lsls	r3, r3, #4
 80007b0:	b29b      	uxth	r3, r3
 80007b2:	4413      	add	r3, r2
 80007b4:	b29b      	uxth	r3, r3
 80007b6:	817b      	strh	r3, [r7, #10]
	dig_H6 = buf_calib26_32[6];
 80007b8:	4b2b      	ldr	r3, [pc, #172]	; (8000868 <BME280_hum+0x11c>)
 80007ba:	799b      	ldrb	r3, [r3, #6]
 80007bc:	727b      	strb	r3, [r7, #9]

	v_x1_u32r = (t_fine - ((int32_t)76800));
 80007be:	4b2b      	ldr	r3, [pc, #172]	; (800086c <BME280_hum+0x120>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 80007c6:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) * v_x1_u32r)) +
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	039a      	lsls	r2, r3, #14
 80007cc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80007d0:	051b      	lsls	r3, r3, #20
 80007d2:	1ad2      	subs	r2, r2, r3
 80007d4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80007d8:	6879      	ldr	r1, [r7, #4]
 80007da:	fb01 f303 	mul.w	r3, r1, r3
 80007de:	1ad3      	subs	r3, r2, r3
 80007e0:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
			((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)dig_H6)) >> 10) * (((v_x1_u32r *
 80007e4:	13db      	asrs	r3, r3, #15
 80007e6:	f997 2009 	ldrsb.w	r2, [r7, #9]
 80007ea:	6879      	ldr	r1, [r7, #4]
 80007ec:	fb01 f202 	mul.w	r2, r1, r2
 80007f0:	1292      	asrs	r2, r2, #10
			((int32_t)dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 80007f2:	7bf9      	ldrb	r1, [r7, #15]
			((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)dig_H6)) >> 10) * (((v_x1_u32r *
 80007f4:	6878      	ldr	r0, [r7, #4]
 80007f6:	fb00 f101 	mul.w	r1, r0, r1
			((int32_t)dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 80007fa:	12c9      	asrs	r1, r1, #11
 80007fc:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
			((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)dig_H6)) >> 10) * (((v_x1_u32r *
 8000800:	fb01 f202 	mul.w	r2, r1, r2
			((int32_t)dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 8000804:	1292      	asrs	r2, r2, #10
 8000806:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
			((int32_t)dig_H2) + 8192) >> 14));
 800080a:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
			((int32_t)dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 800080e:	fb01 f202 	mul.w	r2, r1, r2
			((int32_t)dig_H2) + 8192) >> 14));
 8000812:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8000816:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) * v_x1_u32r)) +
 8000818:	fb02 f303 	mul.w	r3, r2, r3
 800081c:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) * ((int32_t)dig_H1)) >> 4));
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	13db      	asrs	r3, r3, #15
 8000822:	687a      	ldr	r2, [r7, #4]
 8000824:	13d2      	asrs	r2, r2, #15
 8000826:	fb02 f303 	mul.w	r3, r2, r3
 800082a:	11db      	asrs	r3, r3, #7
 800082c:	7cfa      	ldrb	r2, [r7, #19]
 800082e:	fb02 f303 	mul.w	r3, r2, r3
 8000832:	111b      	asrs	r3, r3, #4
 8000834:	687a      	ldr	r2, [r7, #4]
 8000836:	1ad3      	subs	r3, r2, r3
 8000838:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8000840:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8000848:	bfa8      	it	ge
 800084a:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 800084e:	607b      	str	r3, [r7, #4]
	return (uint32_t)(v_x1_u32r>>12);
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	131b      	asrs	r3, r3, #12

}
 8000854:	4618      	mov	r0, r3
 8000856:	371c      	adds	r7, #28
 8000858:	46bd      	mov	sp, r7
 800085a:	bc80      	pop	{r7}
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	20000048 	.word	0x20000048
 8000864:	2000002c 	.word	0x2000002c
 8000868:	20000050 	.word	0x20000050
 800086c:	20000058 	.word	0x20000058

08000870 <BME280_press>:

uint32_t BME280_press(void)
{
 8000870:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 8000874:	b08c      	sub	sp, #48	; 0x30
 8000876:	af00      	add	r7, sp, #0

	int32_t adc_P;
	uint16_t dig_P1;
	int16_t dig_P2, dig_P3, dig_P4, dig_P5, dig_P6, dig_P7, dig_P8, dig_P9;

	adc_P = (((int32_t)buf_adc[0])<<16) + (((int32_t)buf_adc[1])<<8) + (int32_t)buf_adc[2];
 8000878:	4b98      	ldr	r3, [pc, #608]	; (8000adc <BME280_press+0x26c>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	041a      	lsls	r2, r3, #16
 800087e:	4b97      	ldr	r3, [pc, #604]	; (8000adc <BME280_press+0x26c>)
 8000880:	785b      	ldrb	r3, [r3, #1]
 8000882:	021b      	lsls	r3, r3, #8
 8000884:	4413      	add	r3, r2
 8000886:	4a95      	ldr	r2, [pc, #596]	; (8000adc <BME280_press+0x26c>)
 8000888:	7892      	ldrb	r2, [r2, #2]
 800088a:	4413      	add	r3, r2
 800088c:	62fb      	str	r3, [r7, #44]	; 0x2c
	adc_P &= 0x00FFFFFF;
 800088e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000890:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000894:	62fb      	str	r3, [r7, #44]	; 0x2c
	adc_P >>= 4;
 8000896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000898:	111b      	asrs	r3, r3, #4
 800089a:	62fb      	str	r3, [r7, #44]	; 0x2c

	dig_P1 = (uint16_t)buf_calib01_25[6] + (((uint16_t)buf_calib01_25[7])<<8);
 800089c:	4b90      	ldr	r3, [pc, #576]	; (8000ae0 <BME280_press+0x270>)
 800089e:	799b      	ldrb	r3, [r3, #6]
 80008a0:	b29a      	uxth	r2, r3
 80008a2:	4b8f      	ldr	r3, [pc, #572]	; (8000ae0 <BME280_press+0x270>)
 80008a4:	79db      	ldrb	r3, [r3, #7]
 80008a6:	b29b      	uxth	r3, r3
 80008a8:	021b      	lsls	r3, r3, #8
 80008aa:	b29b      	uxth	r3, r3
 80008ac:	4413      	add	r3, r2
 80008ae:	857b      	strh	r3, [r7, #42]	; 0x2a
	dig_P2 = (uint16_t)buf_calib01_25[8] + (((uint16_t)buf_calib01_25[9])<<8);
 80008b0:	4b8b      	ldr	r3, [pc, #556]	; (8000ae0 <BME280_press+0x270>)
 80008b2:	7a1b      	ldrb	r3, [r3, #8]
 80008b4:	b29a      	uxth	r2, r3
 80008b6:	4b8a      	ldr	r3, [pc, #552]	; (8000ae0 <BME280_press+0x270>)
 80008b8:	7a5b      	ldrb	r3, [r3, #9]
 80008ba:	b29b      	uxth	r3, r3
 80008bc:	021b      	lsls	r3, r3, #8
 80008be:	b29b      	uxth	r3, r3
 80008c0:	4413      	add	r3, r2
 80008c2:	b29b      	uxth	r3, r3
 80008c4:	853b      	strh	r3, [r7, #40]	; 0x28
	dig_P3 = (uint16_t)buf_calib01_25[10] + (((uint16_t)buf_calib01_25[11])<<8);
 80008c6:	4b86      	ldr	r3, [pc, #536]	; (8000ae0 <BME280_press+0x270>)
 80008c8:	7a9b      	ldrb	r3, [r3, #10]
 80008ca:	b29a      	uxth	r2, r3
 80008cc:	4b84      	ldr	r3, [pc, #528]	; (8000ae0 <BME280_press+0x270>)
 80008ce:	7adb      	ldrb	r3, [r3, #11]
 80008d0:	b29b      	uxth	r3, r3
 80008d2:	021b      	lsls	r3, r3, #8
 80008d4:	b29b      	uxth	r3, r3
 80008d6:	4413      	add	r3, r2
 80008d8:	b29b      	uxth	r3, r3
 80008da:	84fb      	strh	r3, [r7, #38]	; 0x26
	dig_P4 = (uint16_t)buf_calib01_25[12] + (((uint16_t)buf_calib01_25[13])<<8);
 80008dc:	4b80      	ldr	r3, [pc, #512]	; (8000ae0 <BME280_press+0x270>)
 80008de:	7b1b      	ldrb	r3, [r3, #12]
 80008e0:	b29a      	uxth	r2, r3
 80008e2:	4b7f      	ldr	r3, [pc, #508]	; (8000ae0 <BME280_press+0x270>)
 80008e4:	7b5b      	ldrb	r3, [r3, #13]
 80008e6:	b29b      	uxth	r3, r3
 80008e8:	021b      	lsls	r3, r3, #8
 80008ea:	b29b      	uxth	r3, r3
 80008ec:	4413      	add	r3, r2
 80008ee:	b29b      	uxth	r3, r3
 80008f0:	84bb      	strh	r3, [r7, #36]	; 0x24
	dig_P5 = (uint16_t)buf_calib01_25[14] + (((uint16_t)buf_calib01_25[15])<<8);
 80008f2:	4b7b      	ldr	r3, [pc, #492]	; (8000ae0 <BME280_press+0x270>)
 80008f4:	7b9b      	ldrb	r3, [r3, #14]
 80008f6:	b29a      	uxth	r2, r3
 80008f8:	4b79      	ldr	r3, [pc, #484]	; (8000ae0 <BME280_press+0x270>)
 80008fa:	7bdb      	ldrb	r3, [r3, #15]
 80008fc:	b29b      	uxth	r3, r3
 80008fe:	021b      	lsls	r3, r3, #8
 8000900:	b29b      	uxth	r3, r3
 8000902:	4413      	add	r3, r2
 8000904:	b29b      	uxth	r3, r3
 8000906:	847b      	strh	r3, [r7, #34]	; 0x22
	dig_P6 = (uint16_t)buf_calib01_25[16] + (((uint16_t)buf_calib01_25[17])<<8);
 8000908:	4b75      	ldr	r3, [pc, #468]	; (8000ae0 <BME280_press+0x270>)
 800090a:	7c1b      	ldrb	r3, [r3, #16]
 800090c:	b29a      	uxth	r2, r3
 800090e:	4b74      	ldr	r3, [pc, #464]	; (8000ae0 <BME280_press+0x270>)
 8000910:	7c5b      	ldrb	r3, [r3, #17]
 8000912:	b29b      	uxth	r3, r3
 8000914:	021b      	lsls	r3, r3, #8
 8000916:	b29b      	uxth	r3, r3
 8000918:	4413      	add	r3, r2
 800091a:	b29b      	uxth	r3, r3
 800091c:	843b      	strh	r3, [r7, #32]
	dig_P7 = (uint16_t)buf_calib01_25[18] + (((uint16_t)buf_calib01_25[19])<<8);
 800091e:	4b70      	ldr	r3, [pc, #448]	; (8000ae0 <BME280_press+0x270>)
 8000920:	7c9b      	ldrb	r3, [r3, #18]
 8000922:	b29a      	uxth	r2, r3
 8000924:	4b6e      	ldr	r3, [pc, #440]	; (8000ae0 <BME280_press+0x270>)
 8000926:	7cdb      	ldrb	r3, [r3, #19]
 8000928:	b29b      	uxth	r3, r3
 800092a:	021b      	lsls	r3, r3, #8
 800092c:	b29b      	uxth	r3, r3
 800092e:	4413      	add	r3, r2
 8000930:	b29b      	uxth	r3, r3
 8000932:	83fb      	strh	r3, [r7, #30]
	dig_P8 = (uint16_t)buf_calib01_25[20] + (((uint16_t)buf_calib01_25[21])<<8);
 8000934:	4b6a      	ldr	r3, [pc, #424]	; (8000ae0 <BME280_press+0x270>)
 8000936:	7d1b      	ldrb	r3, [r3, #20]
 8000938:	b29a      	uxth	r2, r3
 800093a:	4b69      	ldr	r3, [pc, #420]	; (8000ae0 <BME280_press+0x270>)
 800093c:	7d5b      	ldrb	r3, [r3, #21]
 800093e:	b29b      	uxth	r3, r3
 8000940:	021b      	lsls	r3, r3, #8
 8000942:	b29b      	uxth	r3, r3
 8000944:	4413      	add	r3, r2
 8000946:	b29b      	uxth	r3, r3
 8000948:	83bb      	strh	r3, [r7, #28]
	dig_P9 = (uint16_t)buf_calib01_25[22] + (((uint16_t)buf_calib01_25[23])<<8);
 800094a:	4b65      	ldr	r3, [pc, #404]	; (8000ae0 <BME280_press+0x270>)
 800094c:	7d9b      	ldrb	r3, [r3, #22]
 800094e:	b29a      	uxth	r2, r3
 8000950:	4b63      	ldr	r3, [pc, #396]	; (8000ae0 <BME280_press+0x270>)
 8000952:	7ddb      	ldrb	r3, [r3, #23]
 8000954:	b29b      	uxth	r3, r3
 8000956:	021b      	lsls	r3, r3, #8
 8000958:	b29b      	uxth	r3, r3
 800095a:	4413      	add	r3, r2
 800095c:	b29b      	uxth	r3, r3
 800095e:	837b      	strh	r3, [r7, #26]

	int64_t var1, var2, p;
	var1 = ((int64_t)t_fine) - 128000;
 8000960:	4b60      	ldr	r3, [pc, #384]	; (8000ae4 <BME280_press+0x274>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4619      	mov	r1, r3
 8000966:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800096a:	f5b1 33fa 	subs.w	r3, r1, #128000	; 0x1f400
 800096e:	f142 34ff 	adc.w	r4, r2, #4294967295
 8000972:	e9c7 3404 	strd	r3, r4, [r7, #16]
	var2 = var1 * var1 * (int64_t)dig_P6;
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	693a      	ldr	r2, [r7, #16]
 800097a:	fb02 f203 	mul.w	r2, r2, r3
 800097e:	697b      	ldr	r3, [r7, #20]
 8000980:	6939      	ldr	r1, [r7, #16]
 8000982:	fb01 f303 	mul.w	r3, r1, r3
 8000986:	441a      	add	r2, r3
 8000988:	6939      	ldr	r1, [r7, #16]
 800098a:	693b      	ldr	r3, [r7, #16]
 800098c:	fba1 3403 	umull	r3, r4, r1, r3
 8000990:	4422      	add	r2, r4
 8000992:	4614      	mov	r4, r2
 8000994:	f9b7 1020 	ldrsh.w	r1, [r7, #32]
 8000998:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800099c:	fb01 f504 	mul.w	r5, r1, r4
 80009a0:	fb03 f002 	mul.w	r0, r3, r2
 80009a4:	4428      	add	r0, r5
 80009a6:	fba3 3401 	umull	r3, r4, r3, r1
 80009aa:	1902      	adds	r2, r0, r4
 80009ac:	4614      	mov	r4, r2
 80009ae:	e9c7 3402 	strd	r3, r4, [r7, #8]
 80009b2:	e9c7 3402 	strd	r3, r4, [r7, #8]
	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 80009b6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80009ba:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	fb04 f102 	mul.w	r1, r4, r2
 80009c4:	697a      	ldr	r2, [r7, #20]
 80009c6:	fb03 f202 	mul.w	r2, r3, r2
 80009ca:	1888      	adds	r0, r1, r2
 80009cc:	693a      	ldr	r2, [r7, #16]
 80009ce:	fba2 1203 	umull	r1, r2, r2, r3
 80009d2:	1883      	adds	r3, r0, r2
 80009d4:	461a      	mov	r2, r3
 80009d6:	f04f 0500 	mov.w	r5, #0
 80009da:	f04f 0600 	mov.w	r6, #0
 80009de:	0456      	lsls	r6, r2, #17
 80009e0:	ea46 36d1 	orr.w	r6, r6, r1, lsr #15
 80009e4:	044d      	lsls	r5, r1, #17
 80009e6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80009ea:	186b      	adds	r3, r5, r1
 80009ec:	eb46 0402 	adc.w	r4, r6, r2
 80009f0:	e9c7 3402 	strd	r3, r4, [r7, #8]
	var2 = var2 + (((int64_t)dig_P4)<<35);
 80009f4:	f9b7 1024 	ldrsh.w	r1, [r7, #36]	; 0x24
 80009f8:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80009fc:	f04f 0500 	mov.w	r5, #0
 8000a00:	f04f 0600 	mov.w	r6, #0
 8000a04:	00ce      	lsls	r6, r1, #3
 8000a06:	2500      	movs	r5, #0
 8000a08:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8000a0c:	186b      	adds	r3, r5, r1
 8000a0e:	eb46 0402 	adc.w	r4, r6, r2
 8000a12:	e9c7 3402 	strd	r3, r4, [r7, #8]
	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	693a      	ldr	r2, [r7, #16]
 8000a1a:	fb02 f203 	mul.w	r2, r2, r3
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	6939      	ldr	r1, [r7, #16]
 8000a22:	fb01 f303 	mul.w	r3, r1, r3
 8000a26:	441a      	add	r2, r3
 8000a28:	6939      	ldr	r1, [r7, #16]
 8000a2a:	693b      	ldr	r3, [r7, #16]
 8000a2c:	fba1 3403 	umull	r3, r4, r1, r3
 8000a30:	4422      	add	r2, r4
 8000a32:	4614      	mov	r4, r2
 8000a34:	f9b7 1026 	ldrsh.w	r1, [r7, #38]	; 0x26
 8000a38:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8000a3c:	fb01 f504 	mul.w	r5, r1, r4
 8000a40:	fb03 f002 	mul.w	r0, r3, r2
 8000a44:	4428      	add	r0, r5
 8000a46:	fba3 3401 	umull	r3, r4, r3, r1
 8000a4a:	1902      	adds	r2, r0, r4
 8000a4c:	4614      	mov	r4, r2
 8000a4e:	f04f 0100 	mov.w	r1, #0
 8000a52:	f04f 0200 	mov.w	r2, #0
 8000a56:	0a19      	lsrs	r1, r3, #8
 8000a58:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
 8000a5c:	1222      	asrs	r2, r4, #8
 8000a5e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8000a62:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8000a66:	6938      	ldr	r0, [r7, #16]
 8000a68:	fb04 f500 	mul.w	r5, r4, r0
 8000a6c:	6978      	ldr	r0, [r7, #20]
 8000a6e:	fb03 f000 	mul.w	r0, r3, r0
 8000a72:	4428      	add	r0, r5
 8000a74:	693d      	ldr	r5, [r7, #16]
 8000a76:	fba5 5603 	umull	r5, r6, r5, r3
 8000a7a:	1983      	adds	r3, r0, r6
 8000a7c:	461e      	mov	r6, r3
 8000a7e:	f04f 0b00 	mov.w	fp, #0
 8000a82:	f04f 0c00 	mov.w	ip, #0
 8000a86:	ea4f 3c06 	mov.w	ip, r6, lsl #12
 8000a8a:	ea4c 5c15 	orr.w	ip, ip, r5, lsr #20
 8000a8e:	ea4f 3b05 	mov.w	fp, r5, lsl #12
 8000a92:	eb1b 0301 	adds.w	r3, fp, r1
 8000a96:	eb4c 0402 	adc.w	r4, ip, r2
 8000a9a:	e9c7 3404 	strd	r3, r4, [r7, #16]
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 8000a9e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8000aa2:	1c19      	adds	r1, r3, #0
 8000aa4:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 8000aa8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000aaa:	f04f 0400 	mov.w	r4, #0
 8000aae:	fb03 f502 	mul.w	r5, r3, r2
 8000ab2:	fb01 f004 	mul.w	r0, r1, r4
 8000ab6:	4428      	add	r0, r5
 8000ab8:	fba1 3403 	umull	r3, r4, r1, r3
 8000abc:	1902      	adds	r2, r0, r4
 8000abe:	4614      	mov	r4, r2
 8000ac0:	f04f 0100 	mov.w	r1, #0
 8000ac4:	f04f 0200 	mov.w	r2, #0
 8000ac8:	1061      	asrs	r1, r4, #1
 8000aca:	17e2      	asrs	r2, r4, #31
 8000acc:	e9c7 1204 	strd	r1, r2, [r7, #16]
	if (var1 == 0)
 8000ad0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8000ad4:	4323      	orrs	r3, r4
 8000ad6:	d107      	bne.n	8000ae8 <BME280_press+0x278>
	{
	return 0; // avoid exception caused by division by zero
 8000ad8:	2300      	movs	r3, #0
 8000ada:	e0d4      	b.n	8000c86 <BME280_press+0x416>
 8000adc:	20000048 	.word	0x20000048
 8000ae0:	2000002c 	.word	0x2000002c
 8000ae4:	20000058 	.word	0x20000058
	}
	p = 1048576-adc_P;
 8000ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000aea:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8000aee:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8000af2:	e9c7 3400 	strd	r3, r4, [r7]
	p = (((p<<31)-var2)*3125)/var1;
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	ea4f 0963 	mov.w	r9, r3, asr #1
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	ea4f 78c3 	mov.w	r8, r3, lsl #31
 8000b02:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000b06:	4645      	mov	r5, r8
 8000b08:	464e      	mov	r6, r9
 8000b0a:	1aed      	subs	r5, r5, r3
 8000b0c:	eb66 0604 	sbc.w	r6, r6, r4
 8000b10:	46a8      	mov	r8, r5
 8000b12:	46b1      	mov	r9, r6
 8000b14:	eb18 0308 	adds.w	r3, r8, r8
 8000b18:	eb49 0409 	adc.w	r4, r9, r9
 8000b1c:	4698      	mov	r8, r3
 8000b1e:	46a1      	mov	r9, r4
 8000b20:	eb18 0805 	adds.w	r8, r8, r5
 8000b24:	eb49 0906 	adc.w	r9, r9, r6
 8000b28:	f04f 0100 	mov.w	r1, #0
 8000b2c:	f04f 0200 	mov.w	r2, #0
 8000b30:	ea4f 1289 	mov.w	r2, r9, lsl #6
 8000b34:	ea42 6298 	orr.w	r2, r2, r8, lsr #26
 8000b38:	ea4f 1188 	mov.w	r1, r8, lsl #6
 8000b3c:	eb18 0801 	adds.w	r8, r8, r1
 8000b40:	eb49 0902 	adc.w	r9, r9, r2
 8000b44:	f04f 0100 	mov.w	r1, #0
 8000b48:	f04f 0200 	mov.w	r2, #0
 8000b4c:	ea4f 0289 	mov.w	r2, r9, lsl #2
 8000b50:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 8000b54:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8000b58:	4688      	mov	r8, r1
 8000b5a:	4691      	mov	r9, r2
 8000b5c:	eb18 0805 	adds.w	r8, r8, r5
 8000b60:	eb49 0906 	adc.w	r9, r9, r6
 8000b64:	f04f 0100 	mov.w	r1, #0
 8000b68:	f04f 0200 	mov.w	r2, #0
 8000b6c:	ea4f 0289 	mov.w	r2, r9, lsl #2
 8000b70:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 8000b74:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8000b78:	4688      	mov	r8, r1
 8000b7a:	4691      	mov	r9, r2
 8000b7c:	eb18 0005 	adds.w	r0, r8, r5
 8000b80:	eb49 0106 	adc.w	r1, r9, r6
 8000b84:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000b88:	f7ff faf2 	bl	8000170 <__aeabi_ldivmod>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	460c      	mov	r4, r1
 8000b90:	e9c7 3400 	strd	r3, r4, [r7]
	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 8000b94:	f9b7 101a 	ldrsh.w	r1, [r7, #26]
 8000b98:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8000b9c:	e9d7 5600 	ldrd	r5, r6, [r7]
 8000ba0:	f04f 0300 	mov.w	r3, #0
 8000ba4:	f04f 0400 	mov.w	r4, #0
 8000ba8:	0b6b      	lsrs	r3, r5, #13
 8000baa:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 8000bae:	1374      	asrs	r4, r6, #13
 8000bb0:	fb03 f502 	mul.w	r5, r3, r2
 8000bb4:	fb01 f004 	mul.w	r0, r1, r4
 8000bb8:	4428      	add	r0, r5
 8000bba:	fba1 1203 	umull	r1, r2, r1, r3
 8000bbe:	1883      	adds	r3, r0, r2
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	e9d7 5600 	ldrd	r5, r6, [r7]
 8000bc6:	f04f 0300 	mov.w	r3, #0
 8000bca:	f04f 0400 	mov.w	r4, #0
 8000bce:	0b6b      	lsrs	r3, r5, #13
 8000bd0:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 8000bd4:	1374      	asrs	r4, r6, #13
 8000bd6:	fb03 f502 	mul.w	r5, r3, r2
 8000bda:	fb01 f004 	mul.w	r0, r1, r4
 8000bde:	4428      	add	r0, r5
 8000be0:	fba1 1203 	umull	r1, r2, r1, r3
 8000be4:	1883      	adds	r3, r0, r2
 8000be6:	461a      	mov	r2, r3
 8000be8:	f04f 0300 	mov.w	r3, #0
 8000bec:	f04f 0400 	mov.w	r4, #0
 8000bf0:	0e4b      	lsrs	r3, r1, #25
 8000bf2:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
 8000bf6:	1654      	asrs	r4, r2, #25
 8000bf8:	e9c7 3404 	strd	r3, r4, [r7, #16]
	var2 = (((int64_t)dig_P8) * p) >> 19;
 8000bfc:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000c00:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8000c04:	683a      	ldr	r2, [r7, #0]
 8000c06:	fb04 f102 	mul.w	r1, r4, r2
 8000c0a:	687a      	ldr	r2, [r7, #4]
 8000c0c:	fb03 f202 	mul.w	r2, r3, r2
 8000c10:	1888      	adds	r0, r1, r2
 8000c12:	683a      	ldr	r2, [r7, #0]
 8000c14:	fba2 1203 	umull	r1, r2, r2, r3
 8000c18:	1883      	adds	r3, r0, r2
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	f04f 0300 	mov.w	r3, #0
 8000c20:	f04f 0400 	mov.w	r4, #0
 8000c24:	0ccb      	lsrs	r3, r1, #19
 8000c26:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8000c2a:	14d4      	asrs	r4, r2, #19
 8000c2c:	e9c7 3402 	strd	r3, r4, [r7, #8]
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 8000c30:	e9d7 1200 	ldrd	r1, r2, [r7]
 8000c34:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8000c38:	eb11 0803 	adds.w	r8, r1, r3
 8000c3c:	eb42 0904 	adc.w	r9, r2, r4
 8000c40:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000c44:	eb13 0508 	adds.w	r5, r3, r8
 8000c48:	eb44 0609 	adc.w	r6, r4, r9
 8000c4c:	f04f 0100 	mov.w	r1, #0
 8000c50:	f04f 0200 	mov.w	r2, #0
 8000c54:	0a29      	lsrs	r1, r5, #8
 8000c56:	ea41 6106 	orr.w	r1, r1, r6, lsl #24
 8000c5a:	1232      	asrs	r2, r6, #8
 8000c5c:	f9b7 501e 	ldrsh.w	r5, [r7, #30]
 8000c60:	ea4f 76e5 	mov.w	r6, r5, asr #31
 8000c64:	f04f 0800 	mov.w	r8, #0
 8000c68:	f04f 0900 	mov.w	r9, #0
 8000c6c:	ea4f 1906 	mov.w	r9, r6, lsl #4
 8000c70:	ea49 7915 	orr.w	r9, r9, r5, lsr #28
 8000c74:	ea4f 1805 	mov.w	r8, r5, lsl #4
 8000c78:	eb18 0301 	adds.w	r3, r8, r1
 8000c7c:	eb49 0402 	adc.w	r4, r9, r2
 8000c80:	e9c7 3400 	strd	r3, r4, [r7]
	return (uint32_t)p;
 8000c84:	683b      	ldr	r3, [r7, #0]

}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3730      	adds	r7, #48	; 0x30
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}

08000c90 <BME280_init>:

void BME280_init(I2C_TypeDef* I2C)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
	uint8_t data;

	//set filter and stby duration
	data = 0b10000000;	//set  stby duration 500ms
 8000c98:	2380      	movs	r3, #128	; 0x80
 8000c9a:	73fb      	strb	r3, [r7, #15]
	I2C_write_1b(I2C, BME280_ADDRESS, CONFIG_BME, data);
 8000c9c:	7bfb      	ldrb	r3, [r7, #15]
 8000c9e:	22f5      	movs	r2, #245	; 0xf5
 8000ca0:	21ec      	movs	r1, #236	; 0xec
 8000ca2:	6878      	ldr	r0, [r7, #4]
 8000ca4:	f000 fc34 	bl	8001510 <I2C_write_1b>

	//normal mode launch
	data = 0b00000001;	//set humidity oversampling *1
 8000ca8:	2301      	movs	r3, #1
 8000caa:	73fb      	strb	r3, [r7, #15]
	I2C_write_1b(I2C, BME280_ADDRESS, CTRL_HUM, data);
 8000cac:	7bfb      	ldrb	r3, [r7, #15]
 8000cae:	22f2      	movs	r2, #242	; 0xf2
 8000cb0:	21ec      	movs	r1, #236	; 0xec
 8000cb2:	6878      	ldr	r0, [r7, #4]
 8000cb4:	f000 fc2c 	bl	8001510 <I2C_write_1b>
	data = 0b00100111;	//set temperature and pressure oversampling both *1 and turn on normal mode
 8000cb8:	2327      	movs	r3, #39	; 0x27
 8000cba:	73fb      	strb	r3, [r7, #15]
	I2C_write_1b(I2C, BME280_ADDRESS, CTRL_MEAS, data);
 8000cbc:	7bfb      	ldrb	r3, [r7, #15]
 8000cbe:	22f4      	movs	r2, #244	; 0xf4
 8000cc0:	21ec      	movs	r1, #236	; 0xec
 8000cc2:	6878      	ldr	r0, [r7, #4]
 8000cc4:	f000 fc24 	bl	8001510 <I2C_write_1b>

}
 8000cc8:	bf00      	nop
 8000cca:	3710      	adds	r7, #16
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}

08000cd0 <BME280_read>:
	//delay?

}

void BME280_read(I2C_TypeDef* I2C, int32_t* ptmpr, int32_t* phum, uint32_t* ppress)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b086      	sub	sp, #24
 8000cd4:	af02      	add	r7, sp, #8
 8000cd6:	60f8      	str	r0, [r7, #12]
 8000cd8:	60b9      	str	r1, [r7, #8]
 8000cda:	607a      	str	r2, [r7, #4]
 8000cdc:	603b      	str	r3, [r7, #0]
	delay_ms(1); //without delays not working
 8000cde:	2001      	movs	r0, #1
 8000ce0:	f000 f89c 	bl	8000e1c <delay_ms>
	I2C_read_n_b(I2C, BME280_ADDRESS, PRESS_MSB, 8, buf_adc);
 8000ce4:	4b18      	ldr	r3, [pc, #96]	; (8000d48 <BME280_read+0x78>)
 8000ce6:	9300      	str	r3, [sp, #0]
 8000ce8:	2308      	movs	r3, #8
 8000cea:	22f7      	movs	r2, #247	; 0xf7
 8000cec:	21ec      	movs	r1, #236	; 0xec
 8000cee:	68f8      	ldr	r0, [r7, #12]
 8000cf0:	f000 fc72 	bl	80015d8 <I2C_read_n_b>
	delay_ms(1);
 8000cf4:	2001      	movs	r0, #1
 8000cf6:	f000 f891 	bl	8000e1c <delay_ms>
	I2C_read_n_b(I2C, BME280_ADDRESS, CALIB_01, 25, buf_calib01_25);
 8000cfa:	4b14      	ldr	r3, [pc, #80]	; (8000d4c <BME280_read+0x7c>)
 8000cfc:	9300      	str	r3, [sp, #0]
 8000cfe:	2319      	movs	r3, #25
 8000d00:	2288      	movs	r2, #136	; 0x88
 8000d02:	21ec      	movs	r1, #236	; 0xec
 8000d04:	68f8      	ldr	r0, [r7, #12]
 8000d06:	f000 fc67 	bl	80015d8 <I2C_read_n_b>
	delay_ms(1);
 8000d0a:	2001      	movs	r0, #1
 8000d0c:	f000 f886 	bl	8000e1c <delay_ms>
	I2C_read_n_b(I2C, BME280_ADDRESS, CALIB_26, 8, buf_calib26_32);
 8000d10:	4b0f      	ldr	r3, [pc, #60]	; (8000d50 <BME280_read+0x80>)
 8000d12:	9300      	str	r3, [sp, #0]
 8000d14:	2308      	movs	r3, #8
 8000d16:	22e1      	movs	r2, #225	; 0xe1
 8000d18:	21ec      	movs	r1, #236	; 0xec
 8000d1a:	68f8      	ldr	r0, [r7, #12]
 8000d1c:	f000 fc5c 	bl	80015d8 <I2C_read_n_b>
	xfprintf(Debug_out, " %ld.%ld hPa      ", press / 25600, press % 25600);
	//USART_Tx(USART_2, (uint8_t*)buf_usb);
	
#endif // DEBUG_MODE
	
	*ptmpr = BME280_tmpr();
 8000d20:	f7ff fcaa 	bl	8000678 <BME280_tmpr>
 8000d24:	4602      	mov	r2, r0
 8000d26:	68bb      	ldr	r3, [r7, #8]
 8000d28:	601a      	str	r2, [r3, #0]
	*phum = BME280_hum();
 8000d2a:	f7ff fd0f 	bl	800074c <BME280_hum>
 8000d2e:	4602      	mov	r2, r0
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	601a      	str	r2, [r3, #0]
	*ppress = BME280_press();
 8000d34:	f7ff fd9c 	bl	8000870 <BME280_press>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	601a      	str	r2, [r3, #0]
}
 8000d3e:	bf00      	nop
 8000d40:	3710      	adds	r7, #16
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20000048 	.word	0x20000048
 8000d4c:	2000002c 	.word	0x2000002c
 8000d50:	20000050 	.word	0x20000050

08000d54 <delay_init>:
uint16_t	psc_ms, psc_us;
TIM_TypeDef	*timx;


void	delay_init(TIM_TypeDef * tim)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
	timx = tim;
 8000d5c:	4a28      	ldr	r2, [pc, #160]	; (8000e00 <delay_init+0xac>)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	6013      	str	r3, [r2, #0]
	if(timx==TIM2)
 8000d62:	4b27      	ldr	r3, [pc, #156]	; (8000e00 <delay_init+0xac>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d6a:	d105      	bne.n	8000d78 <delay_init+0x24>
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000d6c:	4b25      	ldr	r3, [pc, #148]	; (8000e04 <delay_init+0xb0>)
 8000d6e:	69db      	ldr	r3, [r3, #28]
 8000d70:	4a24      	ldr	r2, [pc, #144]	; (8000e04 <delay_init+0xb0>)
 8000d72:	f043 0301 	orr.w	r3, r3, #1
 8000d76:	61d3      	str	r3, [r2, #28]

	timx->CR1 |= TIM_CR1_OPM;
 8000d78:	4b21      	ldr	r3, [pc, #132]	; (8000e00 <delay_init+0xac>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	4b20      	ldr	r3, [pc, #128]	; (8000e00 <delay_init+0xac>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f042 0208 	orr.w	r2, r2, #8
 8000d86:	601a      	str	r2, [r3, #0]
	SystemCoreClockUpdate();
 8000d88:	f7ff fc0a 	bl	80005a0 <SystemCoreClockUpdate>
	psc_ms = SystemCoreClock/10/1000 - 1;			//system clock must be < 650MHz
 8000d8c:	4b1e      	ldr	r3, [pc, #120]	; (8000e08 <delay_init+0xb4>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a1e      	ldr	r2, [pc, #120]	; (8000e0c <delay_init+0xb8>)
 8000d92:	fba2 2303 	umull	r2, r3, r2, r3
 8000d96:	0b5b      	lsrs	r3, r3, #13
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	3b01      	subs	r3, #1
 8000d9c:	b29a      	uxth	r2, r3
 8000d9e:	4b1c      	ldr	r3, [pc, #112]	; (8000e10 <delay_init+0xbc>)
 8000da0:	801a      	strh	r2, [r3, #0]
	psc_us = SystemCoreClock/1000000 - 1;
 8000da2:	4b19      	ldr	r3, [pc, #100]	; (8000e08 <delay_init+0xb4>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4a1b      	ldr	r2, [pc, #108]	; (8000e14 <delay_init+0xc0>)
 8000da8:	fba2 2303 	umull	r2, r3, r2, r3
 8000dac:	0c9b      	lsrs	r3, r3, #18
 8000dae:	b29b      	uxth	r3, r3
 8000db0:	3b01      	subs	r3, #1
 8000db2:	b29a      	uxth	r2, r3
 8000db4:	4b18      	ldr	r3, [pc, #96]	; (8000e18 <delay_init+0xc4>)
 8000db6:	801a      	strh	r2, [r3, #0]
	timx->EGR |= TIM_EGR_UG;
 8000db8:	4b11      	ldr	r3, [pc, #68]	; (8000e00 <delay_init+0xac>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	695a      	ldr	r2, [r3, #20]
 8000dbe:	4b10      	ldr	r3, [pc, #64]	; (8000e00 <delay_init+0xac>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f042 0201 	orr.w	r2, r2, #1
 8000dc6:	615a      	str	r2, [r3, #20]
	while( !(timx->SR & TIM_SR_UIF) )
 8000dc8:	bf00      	nop
 8000dca:	4b0d      	ldr	r3, [pc, #52]	; (8000e00 <delay_init+0xac>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	691b      	ldr	r3, [r3, #16]
 8000dd0:	f003 0301 	and.w	r3, r3, #1
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d0f8      	beq.n	8000dca <delay_init+0x76>
		;
	timx->SR &= ~TIM_SR_UIF;
 8000dd8:	4b09      	ldr	r3, [pc, #36]	; (8000e00 <delay_init+0xac>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	691a      	ldr	r2, [r3, #16]
 8000dde:	4b08      	ldr	r3, [pc, #32]	; (8000e00 <delay_init+0xac>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f022 0201 	bic.w	r2, r2, #1
 8000de6:	611a      	str	r2, [r3, #16]
	while( timx->SR & TIM_SR_UIF )
 8000de8:	bf00      	nop
 8000dea:	4b05      	ldr	r3, [pc, #20]	; (8000e00 <delay_init+0xac>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	691b      	ldr	r3, [r3, #16]
 8000df0:	f003 0301 	and.w	r3, r3, #1
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d1f8      	bne.n	8000dea <delay_init+0x96>
		;
}
 8000df8:	bf00      	nop
 8000dfa:	3708      	adds	r7, #8
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	20000060 	.word	0x20000060
 8000e04:	40021000 	.word	0x40021000
 8000e08:	20000000 	.word	0x20000000
 8000e0c:	d1b71759 	.word	0xd1b71759
 8000e10:	2000005e 	.word	0x2000005e
 8000e14:	431bde83 	.word	0x431bde83
 8000e18:	2000005c 	.word	0x2000005c

08000e1c <delay_ms>:

void	delay_ms(uint16_t ms)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	80fb      	strh	r3, [r7, #6]
	timx->PSC = psc_ms;
 8000e26:	4b25      	ldr	r3, [pc, #148]	; (8000ebc <delay_ms+0xa0>)
 8000e28:	881a      	ldrh	r2, [r3, #0]
 8000e2a:	4b25      	ldr	r3, [pc, #148]	; (8000ec0 <delay_ms+0xa4>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	629a      	str	r2, [r3, #40]	; 0x28
	timx->EGR |= TIM_EGR_UG;
 8000e30:	4b23      	ldr	r3, [pc, #140]	; (8000ec0 <delay_ms+0xa4>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	695a      	ldr	r2, [r3, #20]
 8000e36:	4b22      	ldr	r3, [pc, #136]	; (8000ec0 <delay_ms+0xa4>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f042 0201 	orr.w	r2, r2, #1
 8000e3e:	615a      	str	r2, [r3, #20]
	while( !(timx->SR & TIM_SR_UIF) )
 8000e40:	bf00      	nop
 8000e42:	4b1f      	ldr	r3, [pc, #124]	; (8000ec0 <delay_ms+0xa4>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	691b      	ldr	r3, [r3, #16]
 8000e48:	f003 0301 	and.w	r3, r3, #1
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d0f8      	beq.n	8000e42 <delay_ms+0x26>
		;
	timx->SR &= ~TIM_SR_UIF;
 8000e50:	4b1b      	ldr	r3, [pc, #108]	; (8000ec0 <delay_ms+0xa4>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	691a      	ldr	r2, [r3, #16]
 8000e56:	4b1a      	ldr	r3, [pc, #104]	; (8000ec0 <delay_ms+0xa4>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f022 0201 	bic.w	r2, r2, #1
 8000e5e:	611a      	str	r2, [r3, #16]
	while( timx->SR & TIM_SR_UIF )
 8000e60:	bf00      	nop
 8000e62:	4b17      	ldr	r3, [pc, #92]	; (8000ec0 <delay_ms+0xa4>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	691b      	ldr	r3, [r3, #16]
 8000e68:	f003 0301 	and.w	r3, r3, #1
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d1f8      	bne.n	8000e62 <delay_ms+0x46>
		;
	timx->ARR = ms*10;
 8000e70:	88fa      	ldrh	r2, [r7, #6]
 8000e72:	4613      	mov	r3, r2
 8000e74:	009b      	lsls	r3, r3, #2
 8000e76:	4413      	add	r3, r2
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	461a      	mov	r2, r3
 8000e7c:	4b10      	ldr	r3, [pc, #64]	; (8000ec0 <delay_ms+0xa4>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	62da      	str	r2, [r3, #44]	; 0x2c
	timx->CR1 |= TIM_CR1_CEN;
 8000e82:	4b0f      	ldr	r3, [pc, #60]	; (8000ec0 <delay_ms+0xa4>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	4b0d      	ldr	r3, [pc, #52]	; (8000ec0 <delay_ms+0xa4>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f042 0201 	orr.w	r2, r2, #1
 8000e90:	601a      	str	r2, [r3, #0]
	while( !(timx->SR & TIM_SR_UIF) )
 8000e92:	bf00      	nop
 8000e94:	4b0a      	ldr	r3, [pc, #40]	; (8000ec0 <delay_ms+0xa4>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	691b      	ldr	r3, [r3, #16]
 8000e9a:	f003 0301 	and.w	r3, r3, #1
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d0f8      	beq.n	8000e94 <delay_ms+0x78>
		;
	timx->SR &= ~TIM_SR_UIF;
 8000ea2:	4b07      	ldr	r3, [pc, #28]	; (8000ec0 <delay_ms+0xa4>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	691a      	ldr	r2, [r3, #16]
 8000ea8:	4b05      	ldr	r3, [pc, #20]	; (8000ec0 <delay_ms+0xa4>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f022 0201 	bic.w	r2, r2, #1
 8000eb0:	611a      	str	r2, [r3, #16]
}
 8000eb2:	bf00      	nop
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bc80      	pop	{r7}
 8000eba:	4770      	bx	lr
 8000ebc:	2000005e 	.word	0x2000005e
 8000ec0:	20000060 	.word	0x20000060

08000ec4 <myputc>:
	while(*string)
		myputc(*string++, I2C);
}

void myputc(uint8_t symbol, I2C_TypeDef* I2C)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	6039      	str	r1, [r7, #0]
 8000ece:	71fb      	strb	r3, [r7, #7]
	if (symbol == '\n')
 8000ed0:	79fb      	ldrb	r3, [r7, #7]
 8000ed2:	2b0a      	cmp	r3, #10
 8000ed4:	d115      	bne.n	8000f02 <myputc+0x3e>
	{
		x_adr = 0;
 8000ed6:	4b1e      	ldr	r3, [pc, #120]	; (8000f50 <myputc+0x8c>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	701a      	strb	r2, [r3, #0]
		y_adr += 1;
 8000edc:	4b1d      	ldr	r3, [pc, #116]	; (8000f54 <myputc+0x90>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	b2da      	uxtb	r2, r3
 8000ee4:	4b1b      	ldr	r3, [pc, #108]	; (8000f54 <myputc+0x90>)
 8000ee6:	701a      	strb	r2, [r3, #0]
		X_addr_dspl(x_adr, I2C);
 8000ee8:	4b19      	ldr	r3, [pc, #100]	; (8000f50 <myputc+0x8c>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	6839      	ldr	r1, [r7, #0]
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f000 f9fe 	bl	80012f0 <X_addr_dspl>
		Y_addr_dspl(y_adr, I2C);
 8000ef4:	4b17      	ldr	r3, [pc, #92]	; (8000f54 <myputc+0x90>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	6839      	ldr	r1, [r7, #0]
 8000efa:	4618      	mov	r0, r3
 8000efc:	f000 fa17 	bl	800132e <Y_addr_dspl>
		for (uint8_t i = 0; i < 5; i++)
			Send_data_dspl(FontTable[symbol][i], I2C);
		x_adr += 6;
		X_addr_dspl(x_adr, I2C);
	}
}
 8000f00:	e021      	b.n	8000f46 <myputc+0x82>
		for (uint8_t i = 0; i < 5; i++)
 8000f02:	2300      	movs	r3, #0
 8000f04:	73fb      	strb	r3, [r7, #15]
 8000f06:	e00f      	b.n	8000f28 <myputc+0x64>
			Send_data_dspl(FontTable[symbol][i], I2C);
 8000f08:	79fa      	ldrb	r2, [r7, #7]
 8000f0a:	7bf9      	ldrb	r1, [r7, #15]
 8000f0c:	4812      	ldr	r0, [pc, #72]	; (8000f58 <myputc+0x94>)
 8000f0e:	4613      	mov	r3, r2
 8000f10:	009b      	lsls	r3, r3, #2
 8000f12:	4413      	add	r3, r2
 8000f14:	4403      	add	r3, r0
 8000f16:	440b      	add	r3, r1
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	6839      	ldr	r1, [r7, #0]
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f000 f9d7 	bl	80012d0 <Send_data_dspl>
		for (uint8_t i = 0; i < 5; i++)
 8000f22:	7bfb      	ldrb	r3, [r7, #15]
 8000f24:	3301      	adds	r3, #1
 8000f26:	73fb      	strb	r3, [r7, #15]
 8000f28:	7bfb      	ldrb	r3, [r7, #15]
 8000f2a:	2b04      	cmp	r3, #4
 8000f2c:	d9ec      	bls.n	8000f08 <myputc+0x44>
		x_adr += 6;
 8000f2e:	4b08      	ldr	r3, [pc, #32]	; (8000f50 <myputc+0x8c>)
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	3306      	adds	r3, #6
 8000f34:	b2da      	uxtb	r2, r3
 8000f36:	4b06      	ldr	r3, [pc, #24]	; (8000f50 <myputc+0x8c>)
 8000f38:	701a      	strb	r2, [r3, #0]
		X_addr_dspl(x_adr, I2C);
 8000f3a:	4b05      	ldr	r3, [pc, #20]	; (8000f50 <myputc+0x8c>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	6839      	ldr	r1, [r7, #0]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f000 f9d5 	bl	80012f0 <X_addr_dspl>
}
 8000f46:	bf00      	nop
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	20000064 	.word	0x20000064
 8000f54:	20000065 	.word	0x20000065
 8000f58:	08001f2c 	.word	0x08001f2c

08000f5c <PrintChar>:

void PrintChar(unsigned char c)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]
	myputc((uint8_t)c, I2C_DSPL);
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	4903      	ldr	r1, [pc, #12]	; (8000f78 <PrintChar+0x1c>)
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f7ff ffaa 	bl	8000ec4 <myputc>
}
 8000f70:	bf00      	nop
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40005400 	.word	0x40005400

08000f7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	db0b      	blt.n	8000fa6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	f003 021f 	and.w	r2, r3, #31
 8000f94:	4906      	ldr	r1, [pc, #24]	; (8000fb0 <__NVIC_EnableIRQ+0x34>)
 8000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9a:	095b      	lsrs	r3, r3, #5
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	fa00 f202 	lsl.w	r2, r0, r2
 8000fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fa6:	bf00      	nop
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bc80      	pop	{r7}
 8000fae:	4770      	bx	lr
 8000fb0:	e000e100 	.word	0xe000e100

08000fb4 <hc12_init>:
#include "delay.h"



void	hc12_init(USART_num USART_number)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	71fb      	strb	r3, [r7, #7]
	//PA11 - output push-pull 10MHz (SET_pin) for HC-12
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8000fbe:	4b11      	ldr	r3, [pc, #68]	; (8001004 <hc12_init+0x50>)
 8000fc0:	699b      	ldr	r3, [r3, #24]
 8000fc2:	4a10      	ldr	r2, [pc, #64]	; (8001004 <hc12_init+0x50>)
 8000fc4:	f043 0304 	orr.w	r3, r3, #4
 8000fc8:	6193      	str	r3, [r2, #24]
	GPIOA->CRH &= ~GPIO_CRH_CNF11_0;
 8000fca:	4b0f      	ldr	r3, [pc, #60]	; (8001008 <hc12_init+0x54>)
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	4a0e      	ldr	r2, [pc, #56]	; (8001008 <hc12_init+0x54>)
 8000fd0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000fd4:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= GPIO_CRH_MODE11_0;
 8000fd6:	4b0c      	ldr	r3, [pc, #48]	; (8001008 <hc12_init+0x54>)
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	4a0b      	ldr	r2, [pc, #44]	; (8001008 <hc12_init+0x54>)
 8000fdc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fe0:	6053      	str	r3, [r2, #4]
	GPIOA->BSRR |= SET_pin_set;
 8000fe2:	4b09      	ldr	r3, [pc, #36]	; (8001008 <hc12_init+0x54>)
 8000fe4:	691b      	ldr	r3, [r3, #16]
 8000fe6:	4a08      	ldr	r2, [pc, #32]	; (8001008 <hc12_init+0x54>)
 8000fe8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000fec:	6113      	str	r3, [r2, #16]

	USART_init(USART_number);
 8000fee:	79fb      	ldrb	r3, [r7, #7]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f000 fbbf 	bl	8001774 <USART_init>

	NVIC_EnableIRQ(USART1_IRQn);
 8000ff6:	2025      	movs	r0, #37	; 0x25
 8000ff8:	f7ff ffc0 	bl	8000f7c <__NVIC_EnableIRQ>
}
 8000ffc:	bf00      	nop
 8000ffe:	3708      	adds	r7, #8
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	40021000 	.word	0x40021000
 8001008:	40010800 	.word	0x40010800

0800100c <Delay>:

extern void	USART_Tx(USART_num USART_number, uint8_t* buf);


static void Delay(uint16_t approximately_ms)
{
 800100c:	b480      	push	{r7}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	80fb      	strh	r3, [r7, #6]
	for (int i = 0; i < approximately_ms * 500; i++) ;
 8001016:	2300      	movs	r3, #0
 8001018:	60fb      	str	r3, [r7, #12]
 800101a:	e002      	b.n	8001022 <Delay+0x16>
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	3301      	adds	r3, #1
 8001020:	60fb      	str	r3, [r7, #12]
 8001022:	88fb      	ldrh	r3, [r7, #6]
 8001024:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001028:	fb02 f303 	mul.w	r3, r2, r3
 800102c:	68fa      	ldr	r2, [r7, #12]
 800102e:	429a      	cmp	r2, r3
 8001030:	dbf4      	blt.n	800101c <Delay+0x10>
}
 8001032:	bf00      	nop
 8001034:	3714      	adds	r7, #20
 8001036:	46bd      	mov	sp, r7
 8001038:	bc80      	pop	{r7}
 800103a:	4770      	bx	lr

0800103c <Displ_init>:

extern const uint8_t FontTable[][5];


void Displ_init(I2C_TypeDef* I2C)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
//  	I2C_write_1b(I2Cx, 0x78, 0b00000000, 0x7F);
//  	I2C_write_1b(I2Cx, 0x78, 0b00000000, 0xA4);
//  	I2C_write_1b(I2Cx, 0x78, 0b00000000, 0xA6);
//  	I2C_write_1b(I2Cx, 0x78, 0b00000000, 0xD5);
//  	I2C_write_1b(I2Cx, 0x78, 0b00000000, 0x80);
   	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x8D);
 8001044:	238d      	movs	r3, #141	; 0x8d
 8001046:	2200      	movs	r2, #0
 8001048:	2178      	movs	r1, #120	; 0x78
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f000 fa60 	bl	8001510 <I2C_write_1b>
  	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x14);
 8001050:	2314      	movs	r3, #20
 8001052:	2200      	movs	r2, #0
 8001054:	2178      	movs	r1, #120	; 0x78
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f000 fa5a 	bl	8001510 <I2C_write_1b>
  	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0xAF);
 800105c:	23af      	movs	r3, #175	; 0xaf
 800105e:	2200      	movs	r2, #0
 8001060:	2178      	movs	r1, #120	; 0x78
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f000 fa54 	bl	8001510 <I2C_write_1b>

}
 8001068:	bf00      	nop
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <SSD1306_clear_page>:

void SSD1306_clear_page(I2C_TypeDef* I2C, uint8_t address)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	70fb      	strb	r3, [r7, #3]
#ifdef STM32F103C8T6
	
	uint32_t tmp32;

	//check BUSY
	while(I2C->SR2 & I2C_SR2_BUSY)
 800107c:	e020      	b.n	80010c0 <SSD1306_clear_page+0x50>
	{
	#ifdef	DEBUG_I2C
		USART_Tx(USART_2, (uint8_t*)" I2C (clear_page) is busy ");
		//delay here
	#endif	//DEBUG_I2C
		I2C->CR1 |= I2C_CR1_SWRST;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	601a      	str	r2, [r3, #0]
		delay_ms(10);
 800108a:	200a      	movs	r0, #10
 800108c:	f7ff fec6 	bl	8000e1c <delay_ms>
		I2C->CR1 &= ~I2C_CR1_SWRST;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	601a      	str	r2, [r3, #0]
		delay_ms(10);
 800109c:	200a      	movs	r0, #10
 800109e:	f7ff febd 	bl	8000e1c <delay_ms>
		if(I2C==I2C1)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a2c      	ldr	r2, [pc, #176]	; (8001158 <SSD1306_clear_page+0xe8>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d103      	bne.n	80010b2 <SSD1306_clear_page+0x42>
			I2C_init(I2C1);
 80010aa:	482b      	ldr	r0, [pc, #172]	; (8001158 <SSD1306_clear_page+0xe8>)
 80010ac:	f000 f9da 	bl	8001464 <I2C_init>
 80010b0:	e006      	b.n	80010c0 <SSD1306_clear_page+0x50>
		else if(I2C==I2C2)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a29      	ldr	r2, [pc, #164]	; (800115c <SSD1306_clear_page+0xec>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d102      	bne.n	80010c0 <SSD1306_clear_page+0x50>
			I2C_init(I2C2);
 80010ba:	4828      	ldr	r0, [pc, #160]	; (800115c <SSD1306_clear_page+0xec>)
 80010bc:	f000 f9d2 	bl	8001464 <I2C_init>
	while(I2C->SR2 & I2C_SR2_BUSY)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	699b      	ldr	r3, [r3, #24]
 80010c4:	f003 0302 	and.w	r3, r3, #2
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1d8      	bne.n	800107e <SSD1306_clear_page+0xe>
	}

	I2C->CR1 |= I2C_CR1_START;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	601a      	str	r2, [r3, #0]
	while (!(I2C->SR1 & I2C_SR1_SB)) ;
 80010d8:	bf00      	nop
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	f003 0301 	and.w	r3, r3, #1
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d0f9      	beq.n	80010da <SSD1306_clear_page+0x6a>
	I2C->DR = address;
 80010e6:	78fa      	ldrb	r2, [r7, #3]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	611a      	str	r2, [r3, #16]

	while(!(I2C->SR1 & I2C_SR1_ADDR));
 80010ec:	bf00      	nop
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	695b      	ldr	r3, [r3, #20]
 80010f2:	f003 0302 	and.w	r3, r3, #2
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d0f9      	beq.n	80010ee <SSD1306_clear_page+0x7e>
	tmp32 = I2C->SR1;  	//clear
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	695b      	ldr	r3, [r3, #20]
 80010fe:	60bb      	str	r3, [r7, #8]
	(void)	tmp32;  		//ADDR
	tmp32 = I2C->SR2;  	//flag
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	699b      	ldr	r3, [r3, #24]
 8001104:	60bb      	str	r3, [r7, #8]
	(void)	tmp32;  		//

	I2C->DR = WRITE_DATA_C0; 			//control byte - write data
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2240      	movs	r2, #64	; 0x40
 800110a:	611a      	str	r2, [r3, #16]
	while(!(I2C->SR1 & I2C_SR1_BTF));
 800110c:	bf00      	nop
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	695b      	ldr	r3, [r3, #20]
 8001112:	f003 0304 	and.w	r3, r3, #4
 8001116:	2b00      	cmp	r3, #0
 8001118:	d0f9      	beq.n	800110e <SSD1306_clear_page+0x9e>

	for(uint8_t i = 0 ; i < 128 ; i++)
 800111a:	2300      	movs	r3, #0
 800111c:	73fb      	strb	r3, [r7, #15]
 800111e:	e00c      	b.n	800113a <SSD1306_clear_page+0xca>
	{
		I2C->DR = 0x00;  		//data byte
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2200      	movs	r2, #0
 8001124:	611a      	str	r2, [r3, #16]
		while(!(I2C->SR1 & I2C_SR1_BTF));
 8001126:	bf00      	nop
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	695b      	ldr	r3, [r3, #20]
 800112c:	f003 0304 	and.w	r3, r3, #4
 8001130:	2b00      	cmp	r3, #0
 8001132:	d0f9      	beq.n	8001128 <SSD1306_clear_page+0xb8>
	for(uint8_t i = 0 ; i < 128 ; i++)
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	3301      	adds	r3, #1
 8001138:	73fb      	strb	r3, [r7, #15]
 800113a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800113e:	2b00      	cmp	r3, #0
 8001140:	daee      	bge.n	8001120 <SSD1306_clear_page+0xb0>
	}

	I2C->CR1 |= I2C_CR1_STOP;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	601a      	str	r2, [r3, #0]
		
#endif // STM32F103C8T6
}
 800114e:	bf00      	nop
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40005400 	.word	0x40005400
 800115c:	40005800 	.word	0x40005800

08001160 <Displ_clear>:

void Displ_clear(I2C_TypeDef* I2C)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, PAGE_0);
 8001168:	23b0      	movs	r3, #176	; 0xb0
 800116a:	2200      	movs	r2, #0
 800116c:	2178      	movs	r1, #120	; 0x78
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f000 f9ce 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x00);  	//set column start address higher nibble
 8001174:	2300      	movs	r3, #0
 8001176:	2200      	movs	r2, #0
 8001178:	2178      	movs	r1, #120	; 0x78
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f000 f9c8 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x10);  	//set column start address lower nibble
 8001180:	2310      	movs	r3, #16
 8001182:	2200      	movs	r2, #0
 8001184:	2178      	movs	r1, #120	; 0x78
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f000 f9c2 	bl	8001510 <I2C_write_1b>
	SSD1306_clear_page(I2C, SSD1306_ADDRESS);
 800118c:	2178      	movs	r1, #120	; 0x78
 800118e:	6878      	ldr	r0, [r7, #4]
 8001190:	f7ff ff6e 	bl	8001070 <SSD1306_clear_page>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, PAGE_1);
 8001194:	23b1      	movs	r3, #177	; 0xb1
 8001196:	2200      	movs	r2, #0
 8001198:	2178      	movs	r1, #120	; 0x78
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f000 f9b8 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x00); 	//set column start address higher nibble
 80011a0:	2300      	movs	r3, #0
 80011a2:	2200      	movs	r2, #0
 80011a4:	2178      	movs	r1, #120	; 0x78
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f000 f9b2 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x10); 	//set column start address lower nibble
 80011ac:	2310      	movs	r3, #16
 80011ae:	2200      	movs	r2, #0
 80011b0:	2178      	movs	r1, #120	; 0x78
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f000 f9ac 	bl	8001510 <I2C_write_1b>
	SSD1306_clear_page(I2C, SSD1306_ADDRESS);
 80011b8:	2178      	movs	r1, #120	; 0x78
 80011ba:	6878      	ldr	r0, [r7, #4]
 80011bc:	f7ff ff58 	bl	8001070 <SSD1306_clear_page>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, PAGE_2);
 80011c0:	23b2      	movs	r3, #178	; 0xb2
 80011c2:	2200      	movs	r2, #0
 80011c4:	2178      	movs	r1, #120	; 0x78
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f000 f9a2 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x00); 	//set column start address higher nibble
 80011cc:	2300      	movs	r3, #0
 80011ce:	2200      	movs	r2, #0
 80011d0:	2178      	movs	r1, #120	; 0x78
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f000 f99c 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x10); 	//set column start address lower nibble
 80011d8:	2310      	movs	r3, #16
 80011da:	2200      	movs	r2, #0
 80011dc:	2178      	movs	r1, #120	; 0x78
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	f000 f996 	bl	8001510 <I2C_write_1b>
	SSD1306_clear_page(I2C, SSD1306_ADDRESS);
 80011e4:	2178      	movs	r1, #120	; 0x78
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff ff42 	bl	8001070 <SSD1306_clear_page>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, PAGE_3);
 80011ec:	23b3      	movs	r3, #179	; 0xb3
 80011ee:	2200      	movs	r2, #0
 80011f0:	2178      	movs	r1, #120	; 0x78
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f000 f98c 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x00); 	//set column start address higher nibble
 80011f8:	2300      	movs	r3, #0
 80011fa:	2200      	movs	r2, #0
 80011fc:	2178      	movs	r1, #120	; 0x78
 80011fe:	6878      	ldr	r0, [r7, #4]
 8001200:	f000 f986 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x10); 	//set column start address lower nibble
 8001204:	2310      	movs	r3, #16
 8001206:	2200      	movs	r2, #0
 8001208:	2178      	movs	r1, #120	; 0x78
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f000 f980 	bl	8001510 <I2C_write_1b>
	SSD1306_clear_page(I2C, SSD1306_ADDRESS);
 8001210:	2178      	movs	r1, #120	; 0x78
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff ff2c 	bl	8001070 <SSD1306_clear_page>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, PAGE_4);
 8001218:	23b4      	movs	r3, #180	; 0xb4
 800121a:	2200      	movs	r2, #0
 800121c:	2178      	movs	r1, #120	; 0x78
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f000 f976 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x00); 	//set column start address higher nibble
 8001224:	2300      	movs	r3, #0
 8001226:	2200      	movs	r2, #0
 8001228:	2178      	movs	r1, #120	; 0x78
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f000 f970 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x10); 	//set column start address lower nibble
 8001230:	2310      	movs	r3, #16
 8001232:	2200      	movs	r2, #0
 8001234:	2178      	movs	r1, #120	; 0x78
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f000 f96a 	bl	8001510 <I2C_write_1b>
	SSD1306_clear_page(I2C, SSD1306_ADDRESS);
 800123c:	2178      	movs	r1, #120	; 0x78
 800123e:	6878      	ldr	r0, [r7, #4]
 8001240:	f7ff ff16 	bl	8001070 <SSD1306_clear_page>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, PAGE_5);
 8001244:	23b5      	movs	r3, #181	; 0xb5
 8001246:	2200      	movs	r2, #0
 8001248:	2178      	movs	r1, #120	; 0x78
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f000 f960 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x00); 	//set column start address higher nibble
 8001250:	2300      	movs	r3, #0
 8001252:	2200      	movs	r2, #0
 8001254:	2178      	movs	r1, #120	; 0x78
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f000 f95a 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x10); 	//set column start address lower nibble
 800125c:	2310      	movs	r3, #16
 800125e:	2200      	movs	r2, #0
 8001260:	2178      	movs	r1, #120	; 0x78
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f000 f954 	bl	8001510 <I2C_write_1b>
	SSD1306_clear_page(I2C, SSD1306_ADDRESS);
 8001268:	2178      	movs	r1, #120	; 0x78
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f7ff ff00 	bl	8001070 <SSD1306_clear_page>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, PAGE_6);
 8001270:	23b6      	movs	r3, #182	; 0xb6
 8001272:	2200      	movs	r2, #0
 8001274:	2178      	movs	r1, #120	; 0x78
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f000 f94a 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x00); 	//set column start address higher nibble
 800127c:	2300      	movs	r3, #0
 800127e:	2200      	movs	r2, #0
 8001280:	2178      	movs	r1, #120	; 0x78
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f000 f944 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x10); 	//set column start address lower nibble
 8001288:	2310      	movs	r3, #16
 800128a:	2200      	movs	r2, #0
 800128c:	2178      	movs	r1, #120	; 0x78
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f000 f93e 	bl	8001510 <I2C_write_1b>
	SSD1306_clear_page(I2C, SSD1306_ADDRESS);
 8001294:	2178      	movs	r1, #120	; 0x78
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff feea 	bl	8001070 <SSD1306_clear_page>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, PAGE_7);
 800129c:	23b7      	movs	r3, #183	; 0xb7
 800129e:	2200      	movs	r2, #0
 80012a0:	2178      	movs	r1, #120	; 0x78
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f000 f934 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x00); 	//set column start address higher nibble
 80012a8:	2300      	movs	r3, #0
 80012aa:	2200      	movs	r2, #0
 80012ac:	2178      	movs	r1, #120	; 0x78
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f000 f92e 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, 0x10); 	//set column start address lower nibble
 80012b4:	2310      	movs	r3, #16
 80012b6:	2200      	movs	r2, #0
 80012b8:	2178      	movs	r1, #120	; 0x78
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f000 f928 	bl	8001510 <I2C_write_1b>
	SSD1306_clear_page(I2C, SSD1306_ADDRESS);
 80012c0:	2178      	movs	r1, #120	; 0x78
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f7ff fed4 	bl	8001070 <SSD1306_clear_page>

}
 80012c8:	bf00      	nop
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <Send_data_dspl>:

void Send_data_dspl(uint8_t data, I2C_TypeDef* I2C)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	6039      	str	r1, [r7, #0]
 80012da:	71fb      	strb	r3, [r7, #7]

	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_DATA, data);
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	22c0      	movs	r2, #192	; 0xc0
 80012e0:	2178      	movs	r1, #120	; 0x78
 80012e2:	6838      	ldr	r0, [r7, #0]
 80012e4:	f000 f914 	bl	8001510 <I2C_write_1b>

}
 80012e8:	bf00      	nop
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <X_addr_dspl>:

void X_addr_dspl(uint8_t x_address, I2C_TypeDef* I2C)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	6039      	str	r1, [r7, #0]
 80012fa:	71fb      	strb	r3, [r7, #7]
	uint8_t a, b;

	a = x_address&0x0F;
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	f003 030f 	and.w	r3, r3, #15
 8001302:	73fb      	strb	r3, [r7, #15]
	b = 0x10+((x_address&0xF0)>>4);
 8001304:	79fb      	ldrb	r3, [r7, #7]
 8001306:	091b      	lsrs	r3, r3, #4
 8001308:	b2db      	uxtb	r3, r3
 800130a:	3310      	adds	r3, #16
 800130c:	73bb      	strb	r3, [r7, #14]

	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, a); 	//set column start address lower nibble
 800130e:	7bfb      	ldrb	r3, [r7, #15]
 8001310:	2200      	movs	r2, #0
 8001312:	2178      	movs	r1, #120	; 0x78
 8001314:	6838      	ldr	r0, [r7, #0]
 8001316:	f000 f8fb 	bl	8001510 <I2C_write_1b>
	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, b); 	//set column start address higher nibble
 800131a:	7bbb      	ldrb	r3, [r7, #14]
 800131c:	2200      	movs	r2, #0
 800131e:	2178      	movs	r1, #120	; 0x78
 8001320:	6838      	ldr	r0, [r7, #0]
 8001322:	f000 f8f5 	bl	8001510 <I2C_write_1b>

}
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <Y_addr_dspl>:

void Y_addr_dspl(uint8_t y_address, I2C_TypeDef* I2C)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b082      	sub	sp, #8
 8001332:	af00      	add	r7, sp, #0
 8001334:	4603      	mov	r3, r0
 8001336:	6039      	str	r1, [r7, #0]
 8001338:	71fb      	strb	r3, [r7, #7]

	I2C_write_1b(I2C, SSD1306_ADDRESS, WRITE_COMM, PAGE_0 + y_address);
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	3b50      	subs	r3, #80	; 0x50
 800133e:	b2db      	uxtb	r3, r3
 8001340:	2200      	movs	r2, #0
 8001342:	2178      	movs	r1, #120	; 0x78
 8001344:	6838      	ldr	r0, [r7, #0]
 8001346:	f000 f8e3 	bl	8001510 <I2C_write_1b>

}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}

08001352 <ssd1306_write>:

void	ssd1306_write(I2C_TypeDef* I2C, uint8_t *string)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	b084      	sub	sp, #16
 8001356:	af00      	add	r7, sp, #0
 8001358:	6078      	str	r0, [r7, #4]
 800135a:	6039      	str	r1, [r7, #0]
#ifdef STM32F103C8T6
	
	uint32_t tmp32;
	
	//check BUSY
	while(I2C->SR2 & I2C_SR2_BUSY)
 800135c:	e014      	b.n	8001388 <ssd1306_write+0x36>
	{
#ifdef	DEBUG_I2C
		USART_Tx(USART_2, (uint8_t*)" I2Cx (clear_page) is busy ");
		//delay here
#endif	//DEBUG_I2C
		I2C->CR1 |= I2C_CR1_SWRST;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	601a      	str	r2, [r3, #0]
		//delay
		Delay(10);
 800136a:	200a      	movs	r0, #10
 800136c:	f7ff fe4e 	bl	800100c <Delay>
		I2C->CR1 &= ~I2C_CR1_SWRST;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	601a      	str	r2, [r3, #0]
		//delay
		Delay(10);
 800137c:	200a      	movs	r0, #10
 800137e:	f7ff fe45 	bl	800100c <Delay>
		I2C_init(I2C);
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f000 f86e 	bl	8001464 <I2C_init>
	while(I2C->SR2 & I2C_SR2_BUSY)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	699b      	ldr	r3, [r3, #24]
 800138c:	f003 0302 	and.w	r3, r3, #2
 8001390:	2b00      	cmp	r3, #0
 8001392:	d1e4      	bne.n	800135e <ssd1306_write+0xc>
	}

	I2C->CR1 |= I2C_CR1_START;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	601a      	str	r2, [r3, #0]
	while (!(I2C->SR1 & I2C_SR1_SB)) ;
 80013a0:	bf00      	nop
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	695b      	ldr	r3, [r3, #20]
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d0f9      	beq.n	80013a2 <ssd1306_write+0x50>
	I2C->DR = SSD1306_ADDRESS;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2278      	movs	r2, #120	; 0x78
 80013b2:	611a      	str	r2, [r3, #16]

	while (!(I2C->SR1 & I2C_SR1_ADDR)) ;
 80013b4:	bf00      	nop
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	695b      	ldr	r3, [r3, #20]
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d0f9      	beq.n	80013b6 <ssd1306_write+0x64>
	tmp32 = I2C->SR1;   	//clear
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	695b      	ldr	r3, [r3, #20]
 80013c6:	60fb      	str	r3, [r7, #12]
	(void)	tmp32;   		//ADDR
	tmp32 = I2C->SR2;   	//flag
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	60fb      	str	r3, [r7, #12]
	(void)	tmp32;   		//

	I2C->DR = WRITE_DATA_C0;  			//control byte - write data
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2240      	movs	r2, #64	; 0x40
 80013d2:	611a      	str	r2, [r3, #16]
	while(!(I2C->SR1 & I2C_SR1_BTF));
 80013d4:	bf00      	nop
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	695b      	ldr	r3, [r3, #20]
 80013da:	f003 0304 	and.w	r3, r3, #4
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d0f9      	beq.n	80013d6 <ssd1306_write+0x84>

	while(*string)
 80013e2:	e006      	b.n	80013f2 <ssd1306_write+0xa0>
		myputc2(*string++);
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	1c5a      	adds	r2, r3, #1
 80013e8:	603a      	str	r2, [r7, #0]
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f000 f80f 	bl	8001410 <myputc2>
	while(*string)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d1f4      	bne.n	80013e4 <ssd1306_write+0x92>

	I2C->CR1 |= I2C_CR1_STOP;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	601a      	str	r2, [r3, #0]
	
#endif // STM32F103C8T6
}
 8001406:	bf00      	nop
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
	...

08001410 <myputc2>:

void	myputc2(uint8_t symbol)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 5; i++)
 800141a:	2300      	movs	r3, #0
 800141c:	73fb      	strb	r3, [r7, #15]
 800141e:	e014      	b.n	800144a <myputc2+0x3a>
	{
		I2C1->DR = FontTable[symbol][i];
 8001420:	79fa      	ldrb	r2, [r7, #7]
 8001422:	7bf9      	ldrb	r1, [r7, #15]
 8001424:	480d      	ldr	r0, [pc, #52]	; (800145c <myputc2+0x4c>)
 8001426:	4613      	mov	r3, r2
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	4413      	add	r3, r2
 800142c:	4403      	add	r3, r0
 800142e:	440b      	add	r3, r1
 8001430:	781a      	ldrb	r2, [r3, #0]
 8001432:	4b0b      	ldr	r3, [pc, #44]	; (8001460 <myputc2+0x50>)
 8001434:	611a      	str	r2, [r3, #16]
		while (!(I2C1->SR1 & I2C_SR1_BTF)) ;
 8001436:	bf00      	nop
 8001438:	4b09      	ldr	r3, [pc, #36]	; (8001460 <myputc2+0x50>)
 800143a:	695b      	ldr	r3, [r3, #20]
 800143c:	f003 0304 	and.w	r3, r3, #4
 8001440:	2b00      	cmp	r3, #0
 8001442:	d0f9      	beq.n	8001438 <myputc2+0x28>
	for (uint8_t i = 0; i < 5; i++)
 8001444:	7bfb      	ldrb	r3, [r7, #15]
 8001446:	3301      	adds	r3, #1
 8001448:	73fb      	strb	r3, [r7, #15]
 800144a:	7bfb      	ldrb	r3, [r7, #15]
 800144c:	2b04      	cmp	r3, #4
 800144e:	d9e7      	bls.n	8001420 <myputc2+0x10>
	}
}
 8001450:	bf00      	nop
 8001452:	3714      	adds	r7, #20
 8001454:	46bd      	mov	sp, r7
 8001456:	bc80      	pop	{r7}
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	08001f2c 	.word	0x08001f2c
 8001460:	40005400 	.word	0x40005400

08001464 <I2C_init>:


#ifdef STM32F103C8T6

void	I2C_init(I2C_TypeDef* I2C)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
	RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;
 800146c:	4b24      	ldr	r3, [pc, #144]	; (8001500 <I2C_init+0x9c>)
 800146e:	699b      	ldr	r3, [r3, #24]
 8001470:	4a23      	ldr	r2, [pc, #140]	; (8001500 <I2C_init+0x9c>)
 8001472:	f043 0308 	orr.w	r3, r3, #8
 8001476:	6193      	str	r3, [r2, #24]
	
	if(I2C==I2C1)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	4a22      	ldr	r2, [pc, #136]	; (8001504 <I2C_init+0xa0>)
 800147c:	4293      	cmp	r3, r2
 800147e:	d10c      	bne.n	800149a <I2C_init+0x36>
	{
		RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8001480:	4b1f      	ldr	r3, [pc, #124]	; (8001500 <I2C_init+0x9c>)
 8001482:	69db      	ldr	r3, [r3, #28]
 8001484:	4a1e      	ldr	r2, [pc, #120]	; (8001500 <I2C_init+0x9c>)
 8001486:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800148a:	61d3      	str	r3, [r2, #28]
		//I2C1 GPIO config: PB6 - SCL, PB7 - SDA (alternate func open drain  50MHz)
		GPIOB->CRL |= GPIO_CRL_MODE6 | GPIO_CRL_CNF6_1 | GPIO_CRL_MODE7 | GPIO_CRL_CNF7_1;
 800148c:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <I2C_init+0xa4>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a1d      	ldr	r2, [pc, #116]	; (8001508 <I2C_init+0xa4>)
 8001492:	f043 433b 	orr.w	r3, r3, #3137339392	; 0xbb000000
 8001496:	6013      	str	r3, [r2, #0]
 8001498:	e00f      	b.n	80014ba <I2C_init+0x56>
	}
	else if(I2C==I2C2)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a1b      	ldr	r2, [pc, #108]	; (800150c <I2C_init+0xa8>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d10b      	bne.n	80014ba <I2C_init+0x56>
	{
		RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 80014a2:	4b17      	ldr	r3, [pc, #92]	; (8001500 <I2C_init+0x9c>)
 80014a4:	69db      	ldr	r3, [r3, #28]
 80014a6:	4a16      	ldr	r2, [pc, #88]	; (8001500 <I2C_init+0x9c>)
 80014a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80014ac:	61d3      	str	r3, [r2, #28]
		//I2C1 GPIO config: PB10 - SCL, PB11 - SDA (alternate func open drain  50MHz)
		GPIOB->CRH |= GPIO_CRH_MODE10 | GPIO_CRH_CNF10_1 | GPIO_CRH_MODE11 | GPIO_CRH_CNF11_1;
 80014ae:	4b16      	ldr	r3, [pc, #88]	; (8001508 <I2C_init+0xa4>)
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	4a15      	ldr	r2, [pc, #84]	; (8001508 <I2C_init+0xa4>)
 80014b4:	f443 433b 	orr.w	r3, r3, #47872	; 0xbb00
 80014b8:	6053      	str	r3, [r2, #4]
	}

	I2C->CR1 |= I2C_CR1_ACK;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	601a      	str	r2, [r3, #0]
	I2C->CR2 |= I2C_CR2_FREQ_3;		//8MHz periph clk frequency
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f043 0208 	orr.w	r2, r3, #8
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	605a      	str	r2, [r3, #4]
	I2C->CCR |= 0x0028;			//for I2C speed 100kHz on 8MHz periph clock
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	69db      	ldr	r3, [r3, #28]
 80014d6:	f043 0228 	orr.w	r2, r3, #40	; 0x28
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	61da      	str	r2, [r3, #28]
	I2C->TRISE |= 0x0009;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6a1b      	ldr	r3, [r3, #32]
 80014e2:	f043 0209 	orr.w	r2, r3, #9
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	621a      	str	r2, [r3, #32]
	I2C->CR1 |= I2C_CR1_PE;			//periph enable
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f043 0201 	orr.w	r2, r3, #1
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	601a      	str	r2, [r3, #0]
}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bc80      	pop	{r7}
 80014fe:	4770      	bx	lr
 8001500:	40021000 	.word	0x40021000
 8001504:	40005400 	.word	0x40005400
 8001508:	40010c00 	.word	0x40010c00
 800150c:	40005800 	.word	0x40005800

08001510 <I2C_write_1b>:

void	I2C_write_1b(I2C_TypeDef* I2C, uint8_t address_slv, uint8_t address_reg, uint8_t data)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	4608      	mov	r0, r1
 800151a:	4611      	mov	r1, r2
 800151c:	461a      	mov	r2, r3
 800151e:	4603      	mov	r3, r0
 8001520:	70fb      	strb	r3, [r7, #3]
 8001522:	460b      	mov	r3, r1
 8001524:	70bb      	strb	r3, [r7, #2]
 8001526:	4613      	mov	r3, r2
 8001528:	707b      	strb	r3, [r7, #1]
	uint32_t tmp32;
	
		//check BUSY
	while(I2C->SR2 & I2C_SR2_BUSY)
 800152a:	e014      	b.n	8001556 <I2C_write_1b+0x46>
	{
		I2C->CR1 |= I2C_CR1_SWRST;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	601a      	str	r2, [r3, #0]
		delay_ms(10);
 8001538:	200a      	movs	r0, #10
 800153a:	f7ff fc6f 	bl	8000e1c <delay_ms>
	#ifdef	DEBUG_I2C
		USART_Tx(USART_2, (uint8_t*)" I2C (write_1b) busy ");
		//delay here
	#endif	//DEBUG_I2C
		I2C->CR1 &= ~I2C_CR1_SWRST;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	601a      	str	r2, [r3, #0]
		//delay
		I2C_init(I2C);
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f7ff ff8a 	bl	8001464 <I2C_init>
		delay_ms(10);
 8001550:	200a      	movs	r0, #10
 8001552:	f7ff fc63 	bl	8000e1c <delay_ms>
	while(I2C->SR2 & I2C_SR2_BUSY)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	699b      	ldr	r3, [r3, #24]
 800155a:	f003 0302 	and.w	r3, r3, #2
 800155e:	2b00      	cmp	r3, #0
 8001560:	d1e4      	bne.n	800152c <I2C_write_1b+0x1c>
	}

	I2C->CR1 |= I2C_CR1_START;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	601a      	str	r2, [r3, #0]
	while (!(I2C->SR1 & I2C_SR1_SB)) ;
 800156e:	bf00      	nop
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	695b      	ldr	r3, [r3, #20]
 8001574:	f003 0301 	and.w	r3, r3, #1
 8001578:	2b00      	cmp	r3, #0
 800157a:	d0f9      	beq.n	8001570 <I2C_write_1b+0x60>
	I2C->DR = address_slv;
 800157c:	78fa      	ldrb	r2, [r7, #3]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	611a      	str	r2, [r3, #16]

	while (!(I2C->SR1 & I2C_SR1_ADDR)) ;
 8001582:	bf00      	nop
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	695b      	ldr	r3, [r3, #20]
 8001588:	f003 0302 	and.w	r3, r3, #2
 800158c:	2b00      	cmp	r3, #0
 800158e:	d0f9      	beq.n	8001584 <I2C_write_1b+0x74>
	tmp32 = I2C->SR1;	//clear
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	695b      	ldr	r3, [r3, #20]
 8001594:	60fb      	str	r3, [r7, #12]
	(void)	tmp32;		//ADDR
	tmp32 = I2C->SR2;	//flag
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	699b      	ldr	r3, [r3, #24]
 800159a:	60fb      	str	r3, [r7, #12]
	(void)	tmp32;		//

	I2C->DR = address_reg;
 800159c:	78ba      	ldrb	r2, [r7, #2]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	611a      	str	r2, [r3, #16]
	while (!(I2C->SR1 & I2C_SR1_BTF)) ;
 80015a2:	bf00      	nop
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	695b      	ldr	r3, [r3, #20]
 80015a8:	f003 0304 	and.w	r3, r3, #4
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d0f9      	beq.n	80015a4 <I2C_write_1b+0x94>
	I2C->DR = data;
 80015b0:	787a      	ldrb	r2, [r7, #1]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	611a      	str	r2, [r3, #16]
	while (!(I2C->SR1 & I2C_SR1_BTF)) ;
 80015b6:	bf00      	nop
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	695b      	ldr	r3, [r3, #20]
 80015bc:	f003 0304 	and.w	r3, r3, #4
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d0f9      	beq.n	80015b8 <I2C_write_1b+0xa8>

	I2C->CR1 |= I2C_CR1_STOP;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	601a      	str	r2, [r3, #0]
}
 80015d0:	bf00      	nop
 80015d2:	3710      	adds	r7, #16
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <I2C_read_n_b>:

void	I2C_read_n_b(I2C_TypeDef* I2C, uint8_t address_slv, uint8_t address_1st_reg, uint8_t num_of_bytes, uint8_t* buf_Rx)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	4608      	mov	r0, r1
 80015e2:	4611      	mov	r1, r2
 80015e4:	461a      	mov	r2, r3
 80015e6:	4603      	mov	r3, r0
 80015e8:	70fb      	strb	r3, [r7, #3]
 80015ea:	460b      	mov	r3, r1
 80015ec:	70bb      	strb	r3, [r7, #2]
 80015ee:	4613      	mov	r3, r2
 80015f0:	707b      	strb	r3, [r7, #1]
	uint8_t adr, j=0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	75fb      	strb	r3, [r7, #23]
	uint32_t tmp32;
	
	//check BUSY
	while(I2C->SR2 & I2C_SR2_BUSY)
 80015f6:	e00e      	b.n	8001616 <I2C_read_n_b+0x3e>
#ifdef	DEBUG_I2C
		USART_Tx(USART_2, (uint8_t*)" I2Cx (read_n_b) is busy ");
		//delay here
#endif	//DEBUG_I2C

		I2C->CR1 |= I2C_CR1_SWRST;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	601a      	str	r2, [r3, #0]
		//delay
		I2C->CR1 &= ~I2C_CR1_SWRST;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	601a      	str	r2, [r3, #0]
		//delay
		I2C_init(I2C);
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f7ff ff27 	bl	8001464 <I2C_init>
	while(I2C->SR2 & I2C_SR2_BUSY)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	699b      	ldr	r3, [r3, #24]
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	2b00      	cmp	r3, #0
 8001620:	d1ea      	bne.n	80015f8 <I2C_read_n_b+0x20>
	}

	I2C->CR1 |= I2C_CR1_START;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	601a      	str	r2, [r3, #0]
	while (!(I2C->SR1 & I2C_SR1_SB)) ;
 800162e:	bf00      	nop
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	695b      	ldr	r3, [r3, #20]
 8001634:	f003 0301 	and.w	r3, r3, #1
 8001638:	2b00      	cmp	r3, #0
 800163a:	d0f9      	beq.n	8001630 <I2C_read_n_b+0x58>
	I2C->DR = address_slv;
 800163c:	78fa      	ldrb	r2, [r7, #3]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	611a      	str	r2, [r3, #16]

	while (!(I2C->SR1 & I2C_SR1_ADDR)) ;	//need timeout?
 8001642:	bf00      	nop
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	695b      	ldr	r3, [r3, #20]
 8001648:	f003 0302 	and.w	r3, r3, #2
 800164c:	2b00      	cmp	r3, #0
 800164e:	d0f9      	beq.n	8001644 <I2C_read_n_b+0x6c>
	tmp32 = I2C->SR1;  	//clear
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	695b      	ldr	r3, [r3, #20]
 8001654:	613b      	str	r3, [r7, #16]
	(void)	tmp32;  		//ADDR
	tmp32 = I2C->SR2;  	//flag
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	699b      	ldr	r3, [r3, #24]
 800165a:	613b      	str	r3, [r7, #16]
	(void)	tmp32;  		//

	I2C->DR = address_1st_reg;
 800165c:	78ba      	ldrb	r2, [r7, #2]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	611a      	str	r2, [r3, #16]
	while (!(I2C->SR1 & I2C_SR1_BTF)) ;
 8001662:	bf00      	nop
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	695b      	ldr	r3, [r3, #20]
 8001668:	f003 0304 	and.w	r3, r3, #4
 800166c:	2b00      	cmp	r3, #0
 800166e:	d0f9      	beq.n	8001664 <I2C_read_n_b+0x8c>
	I2C->CR1 |= I2C_CR1_START;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	601a      	str	r2, [r3, #0]
	while (!(I2C->SR1 & I2C_SR1_SB)) ;
 800167c:	bf00      	nop
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	695b      	ldr	r3, [r3, #20]
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	2b00      	cmp	r3, #0
 8001688:	d0f9      	beq.n	800167e <I2C_read_n_b+0xa6>

	adr = address_slv | 0b00000001; 			//address | receive bit = 1
 800168a:	78fb      	ldrb	r3, [r7, #3]
 800168c:	f043 0301 	orr.w	r3, r3, #1
 8001690:	73fb      	strb	r3, [r7, #15]
	I2C->DR = adr;
 8001692:	7bfa      	ldrb	r2, [r7, #15]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	611a      	str	r2, [r3, #16]

	while (!(I2C->SR1 & I2C_SR1_ADDR)) ;	//need timeout?
 8001698:	bf00      	nop
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	695b      	ldr	r3, [r3, #20]
 800169e:	f003 0302 	and.w	r3, r3, #2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d0f9      	beq.n	800169a <I2C_read_n_b+0xc2>
	tmp32 = I2C->SR1;   	//clear
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	695b      	ldr	r3, [r3, #20]
 80016aa:	613b      	str	r3, [r7, #16]
	(void)	tmp32;   		//ADDR
	tmp32 = I2C->SR2;   	//flag
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	613b      	str	r3, [r7, #16]
	(void)	tmp32;   		//

	for(uint8_t i = num_of_bytes ; i > 3 ; i--, j++)
 80016b2:	787b      	ldrb	r3, [r7, #1]
 80016b4:	75bb      	strb	r3, [r7, #22]
 80016b6:	e013      	b.n	80016e0 <I2C_read_n_b+0x108>
	{
		while (!(I2C->SR1 & I2C_SR1_RXNE)) ;
 80016b8:	bf00      	nop
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	695b      	ldr	r3, [r3, #20]
 80016be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d0f9      	beq.n	80016ba <I2C_read_n_b+0xe2>
		buf_Rx[j] = I2C->DR;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6919      	ldr	r1, [r3, #16]
 80016ca:	7dfb      	ldrb	r3, [r7, #23]
 80016cc:	6a3a      	ldr	r2, [r7, #32]
 80016ce:	4413      	add	r3, r2
 80016d0:	b2ca      	uxtb	r2, r1
 80016d2:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = num_of_bytes ; i > 3 ; i--, j++)
 80016d4:	7dbb      	ldrb	r3, [r7, #22]
 80016d6:	3b01      	subs	r3, #1
 80016d8:	75bb      	strb	r3, [r7, #22]
 80016da:	7dfb      	ldrb	r3, [r7, #23]
 80016dc:	3301      	adds	r3, #1
 80016de:	75fb      	strb	r3, [r7, #23]
 80016e0:	7dbb      	ldrb	r3, [r7, #22]
 80016e2:	2b03      	cmp	r3, #3
 80016e4:	d8e8      	bhi.n	80016b8 <I2C_read_n_b+0xe0>
	}

	while (!(I2C->SR1 & I2C_SR1_RXNE)) ;
 80016e6:	bf00      	nop
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	695b      	ldr	r3, [r3, #20]
 80016ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d0f9      	beq.n	80016e8 <I2C_read_n_b+0x110>
	while (!(I2C->SR1 & I2C_SR1_BTF)) ;
 80016f4:	bf00      	nop
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	695b      	ldr	r3, [r3, #20]
 80016fa:	f003 0304 	and.w	r3, r3, #4
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d0f9      	beq.n	80016f6 <I2C_read_n_b+0x11e>
	I2C->CR1 &= ~I2C_CR1_ACK;		//no acknowledge
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	601a      	str	r2, [r3, #0]
	buf_Rx[j++] = I2C->DR;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	691a      	ldr	r2, [r3, #16]
 8001712:	7dfb      	ldrb	r3, [r7, #23]
 8001714:	1c59      	adds	r1, r3, #1
 8001716:	75f9      	strb	r1, [r7, #23]
 8001718:	4619      	mov	r1, r3
 800171a:	6a3b      	ldr	r3, [r7, #32]
 800171c:	440b      	add	r3, r1
 800171e:	b2d2      	uxtb	r2, r2
 8001720:	701a      	strb	r2, [r3, #0]
	I2C->CR1 |= I2C_CR1_STOP;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	601a      	str	r2, [r3, #0]
	buf_Rx[j++] = I2C->DR;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	691a      	ldr	r2, [r3, #16]
 8001732:	7dfb      	ldrb	r3, [r7, #23]
 8001734:	1c59      	adds	r1, r3, #1
 8001736:	75f9      	strb	r1, [r7, #23]
 8001738:	4619      	mov	r1, r3
 800173a:	6a3b      	ldr	r3, [r7, #32]
 800173c:	440b      	add	r3, r1
 800173e:	b2d2      	uxtb	r2, r2
 8001740:	701a      	strb	r2, [r3, #0]
	while (!(I2C->SR1 & I2C_SR1_RXNE)) ;
 8001742:	bf00      	nop
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	695b      	ldr	r3, [r3, #20]
 8001748:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800174c:	2b00      	cmp	r3, #0
 800174e:	d0f9      	beq.n	8001744 <I2C_read_n_b+0x16c>
	buf_Rx[j] = I2C->DR;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6919      	ldr	r1, [r3, #16]
 8001754:	7dfb      	ldrb	r3, [r7, #23]
 8001756:	6a3a      	ldr	r2, [r7, #32]
 8001758:	4413      	add	r3, r2
 800175a:	b2ca      	uxtb	r2, r1
 800175c:	701a      	strb	r2, [r3, #0]

	I2C->CR1 |= I2C_CR1_ACK;		//acknowledge
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	601a      	str	r2, [r3, #0]
}
 800176a:	bf00      	nop
 800176c:	3718      	adds	r7, #24
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
	...

08001774 <USART_init>:

void	Debug_out(unsigned char c);


void	USART_init(USART_num USART_number)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
#ifdef STM32F103C8T6
	
	RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;    			//??
 800177e:	4b2d      	ldr	r3, [pc, #180]	; (8001834 <USART_init+0xc0>)
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	4a2c      	ldr	r2, [pc, #176]	; (8001834 <USART_init+0xc0>)
 8001784:	f043 0301 	orr.w	r3, r3, #1
 8001788:	6193      	str	r3, [r2, #24]
	
	switch(USART_number)
 800178a:	79fb      	ldrb	r3, [r7, #7]
 800178c:	2b01      	cmp	r3, #1
 800178e:	d025      	beq.n	80017dc <USART_init+0x68>
 8001790:	2b02      	cmp	r3, #2
 8001792:	d048      	beq.n	8001826 <USART_init+0xb2>
 8001794:	2b00      	cmp	r3, #0
 8001796:	d000      	beq.n	800179a <USART_init+0x26>
		break;
		
	case USART_3:
		break;
	default:
		break;
 8001798:	e046      	b.n	8001828 <USART_init+0xb4>
		RCC->APB2ENR |= RCC_APB2ENR_USART1EN | RCC_APB2ENR_IOPAEN;
 800179a:	4b26      	ldr	r3, [pc, #152]	; (8001834 <USART_init+0xc0>)
 800179c:	699b      	ldr	r3, [r3, #24]
 800179e:	4a25      	ldr	r2, [pc, #148]	; (8001834 <USART_init+0xc0>)
 80017a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017a4:	f043 0304 	orr.w	r3, r3, #4
 80017a8:	6193      	str	r3, [r2, #24]
		GPIOA->CRH |= GPIO_CRH_MODE9_0 | GPIO_CRH_MODE9_1 | GPIO_CRH_CNF9_1;
 80017aa:	4b23      	ldr	r3, [pc, #140]	; (8001838 <USART_init+0xc4>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	4a22      	ldr	r2, [pc, #136]	; (8001838 <USART_init+0xc4>)
 80017b0:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80017b4:	6053      	str	r3, [r2, #4]
		GPIOA->CRH &= ~GPIO_CRH_CNF9_0;
 80017b6:	4b20      	ldr	r3, [pc, #128]	; (8001838 <USART_init+0xc4>)
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	4a1f      	ldr	r2, [pc, #124]	; (8001838 <USART_init+0xc4>)
 80017bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80017c0:	6053      	str	r3, [r2, #4]
		USART1->BRR = 0x0341;       	//baud rate 9600 (if PCLK2=8MHz)
 80017c2:	4b1e      	ldr	r3, [pc, #120]	; (800183c <USART_init+0xc8>)
 80017c4:	f240 3241 	movw	r2, #833	; 0x341
 80017c8:	609a      	str	r2, [r3, #8]
		USART1->CR1 |= USART_CR1_UE | USART_CR1_TE | USART_CR1_RE | USART_CR1_RXNEIE;
 80017ca:	4b1c      	ldr	r3, [pc, #112]	; (800183c <USART_init+0xc8>)
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	4a1b      	ldr	r2, [pc, #108]	; (800183c <USART_init+0xc8>)
 80017d0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80017d4:	f043 032c 	orr.w	r3, r3, #44	; 0x2c
 80017d8:	60d3      	str	r3, [r2, #12]
		break;
 80017da:	e025      	b.n	8001828 <USART_init+0xb4>
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 80017dc:	4b15      	ldr	r3, [pc, #84]	; (8001834 <USART_init+0xc0>)
 80017de:	69db      	ldr	r3, [r3, #28]
 80017e0:	4a14      	ldr	r2, [pc, #80]	; (8001834 <USART_init+0xc0>)
 80017e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017e6:	61d3      	str	r3, [r2, #28]
		RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 80017e8:	4b12      	ldr	r3, [pc, #72]	; (8001834 <USART_init+0xc0>)
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	4a11      	ldr	r2, [pc, #68]	; (8001834 <USART_init+0xc0>)
 80017ee:	f043 0304 	orr.w	r3, r3, #4
 80017f2:	6193      	str	r3, [r2, #24]
		GPIOA->CRL |= GPIO_CRL_MODE2_0 | GPIO_CRL_MODE2_1 | GPIO_CRL_CNF2_1;
 80017f4:	4b10      	ldr	r3, [pc, #64]	; (8001838 <USART_init+0xc4>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a0f      	ldr	r2, [pc, #60]	; (8001838 <USART_init+0xc4>)
 80017fa:	f443 6330 	orr.w	r3, r3, #2816	; 0xb00
 80017fe:	6013      	str	r3, [r2, #0]
		GPIOA->CRL &= ~GPIO_CRL_CNF2_0;
 8001800:	4b0d      	ldr	r3, [pc, #52]	; (8001838 <USART_init+0xc4>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a0c      	ldr	r2, [pc, #48]	; (8001838 <USART_init+0xc4>)
 8001806:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800180a:	6013      	str	r3, [r2, #0]
		USART2->BRR = 0x0341;        	//baud rate 9600 (if PCLK1=8MHz)
 800180c:	4b0c      	ldr	r3, [pc, #48]	; (8001840 <USART_init+0xcc>)
 800180e:	f240 3241 	movw	r2, #833	; 0x341
 8001812:	609a      	str	r2, [r3, #8]
		USART2->CR1 |= USART_CR1_UE | USART_CR1_TE | USART_CR1_RE;// | USART_CR1_RXNEIE;// | USART_CR1_TCIE;
 8001814:	4b0a      	ldr	r3, [pc, #40]	; (8001840 <USART_init+0xcc>)
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	4a09      	ldr	r2, [pc, #36]	; (8001840 <USART_init+0xcc>)
 800181a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800181e:	f043 030c 	orr.w	r3, r3, #12
 8001822:	60d3      	str	r3, [r2, #12]
		break;
 8001824:	e000      	b.n	8001828 <USART_init+0xb4>
		break;
 8001826:	bf00      	nop
	}
	
#endif // STM32F103C8T6
}
 8001828:	bf00      	nop
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	bc80      	pop	{r7}
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	40021000 	.word	0x40021000
 8001838:	40010800 	.word	0x40010800
 800183c:	40013800 	.word	0x40013800
 8001840:	40004400 	.word	0x40004400

08001844 <xputc>:
/*----------------------------------------------*/
/* Put a character                              */
/*----------------------------------------------*/

void xputc (char c)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	71fb      	strb	r3, [r7, #7]
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	2b0a      	cmp	r3, #10
 8001852:	d102      	bne.n	800185a <xputc+0x16>
 8001854:	200d      	movs	r0, #13
 8001856:	f7ff fff5 	bl	8001844 <xputc>

	if (outptr) {		/* Destination is memory */
 800185a:	4b0c      	ldr	r3, [pc, #48]	; (800188c <xputc+0x48>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d007      	beq.n	8001872 <xputc+0x2e>
		*outptr++ = (unsigned char)c;
 8001862:	4b0a      	ldr	r3, [pc, #40]	; (800188c <xputc+0x48>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	1c5a      	adds	r2, r3, #1
 8001868:	4908      	ldr	r1, [pc, #32]	; (800188c <xputc+0x48>)
 800186a:	600a      	str	r2, [r1, #0]
 800186c:	79fa      	ldrb	r2, [r7, #7]
 800186e:	701a      	strb	r2, [r3, #0]
		return;
 8001870:	e008      	b.n	8001884 <xputc+0x40>
	}
	if (xfunc_out) {	/* Destination is device */
 8001872:	4b07      	ldr	r3, [pc, #28]	; (8001890 <xputc+0x4c>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d004      	beq.n	8001884 <xputc+0x40>
		xfunc_out((unsigned char)c);
 800187a:	4b05      	ldr	r3, [pc, #20]	; (8001890 <xputc+0x4c>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	79fa      	ldrb	r2, [r7, #7]
 8001880:	4610      	mov	r0, r2
 8001882:	4798      	blx	r3
	}
}
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	20000024 	.word	0x20000024
 8001890:	20000004 	.word	0x20000004

08001894 <xputs>:
/*----------------------------------------------*/

void xputs (					/* Put a string to the default device */
	const char* str				/* Pointer to the string */
)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
	while (*str) {
 800189c:	e006      	b.n	80018ac <xputs+0x18>
		xputc(*str++);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	1c5a      	adds	r2, r3, #1
 80018a2:	607a      	str	r2, [r7, #4]
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff ffcc 	bl	8001844 <xputc>
	while (*str) {
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d1f4      	bne.n	800189e <xputs+0xa>
	}
}
 80018b4:	bf00      	nop
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <xvprintf>:
static
void xvprintf (
	const char*	fmt,	/* Pointer to the format string */
	va_list arp			/* Pointer to arguments */
)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b094      	sub	sp, #80	; 0x50
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	6039      	str	r1, [r7, #0]
	unsigned long vs;
#endif


	for (;;) {
		c = *fmt++;					/* Get a format character */
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	1c5a      	adds	r2, r3, #1
 80018ca:	607a      	str	r2, [r7, #4]
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!c) break;				/* End of format? */
 80018d2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	f000 81a3 	beq.w	8001c22 <xvprintf+0x366>
		if (c != '%') {				/* Pass it through if not a % sequense */
 80018dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80018e0:	2b25      	cmp	r3, #37	; 0x25
 80018e2:	d005      	beq.n	80018f0 <xvprintf+0x34>
			xputc(c); continue;
 80018e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ffab 	bl	8001844 <xputc>
 80018ee:	e197      	b.n	8001c20 <xvprintf+0x364>
		}
		f = w = 0;					/* Clear parms */
 80018f0:	2300      	movs	r3, #0
 80018f2:	643b      	str	r3, [r7, #64]	; 0x40
 80018f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018f6:	63fb      	str	r3, [r7, #60]	; 0x3c
		c = *fmt++;					/* Get first char of the sequense */
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	1c5a      	adds	r2, r3, #1
 80018fc:	607a      	str	r2, [r7, #4]
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (c == '0') {				/* Flag: left '0' padded */
 8001904:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001908:	2b30      	cmp	r3, #48	; 0x30
 800190a:	d108      	bne.n	800191e <xvprintf+0x62>
			f = 1; c = *fmt++;
 800190c:	2301      	movs	r3, #1
 800190e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	1c5a      	adds	r2, r3, #1
 8001914:	607a      	str	r2, [r7, #4]
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800191c:	e00b      	b.n	8001936 <xvprintf+0x7a>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800191e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001922:	2b2d      	cmp	r3, #45	; 0x2d
 8001924:	d107      	bne.n	8001936 <xvprintf+0x7a>
				f = 2; c = *fmt++;
 8001926:	2302      	movs	r3, #2
 8001928:	63fb      	str	r3, [r7, #60]	; 0x3c
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	1c5a      	adds	r2, r3, #1
 800192e:	607a      	str	r2, [r7, #4]
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			}
		}
		if (c == '*') {				/* Minimum width from an argument */
 8001936:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800193a:	2b2a      	cmp	r3, #42	; 0x2a
 800193c:	d126      	bne.n	800198c <xvprintf+0xd0>
			n = va_arg(arp, int);
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	1d1a      	adds	r2, r3, #4
 8001942:	603a      	str	r2, [r7, #0]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	63bb      	str	r3, [r7, #56]	; 0x38
			if (n < 0) {			/* Flag: left justified */
 8001948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800194a:	2b00      	cmp	r3, #0
 800194c:	da04      	bge.n	8001958 <xvprintf+0x9c>
				n = 0 - n;
 800194e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001950:	425b      	negs	r3, r3
 8001952:	63bb      	str	r3, [r7, #56]	; 0x38
				f = 2;
 8001954:	2302      	movs	r3, #2
 8001956:	63fb      	str	r3, [r7, #60]	; 0x3c
			}
			w = n; c = *fmt++;
 8001958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800195a:	643b      	str	r3, [r7, #64]	; 0x40
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	1c5a      	adds	r2, r3, #1
 8001960:	607a      	str	r2, [r7, #4]
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001968:	e018      	b.n	800199c <xvprintf+0xe0>
		} else {
			while (c >= '0' && c <= '9') {	/* Minimum width */
				w = w * 10 + c - '0';
 800196a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800196c:	4613      	mov	r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	4413      	add	r3, r2
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	461a      	mov	r2, r3
 8001976:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800197a:	4413      	add	r3, r2
 800197c:	3b30      	subs	r3, #48	; 0x30
 800197e:	643b      	str	r3, [r7, #64]	; 0x40
				c = *fmt++;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	1c5a      	adds	r2, r3, #1
 8001984:	607a      	str	r2, [r7, #4]
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			while (c >= '0' && c <= '9') {	/* Minimum width */
 800198c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001990:	2b2f      	cmp	r3, #47	; 0x2f
 8001992:	d903      	bls.n	800199c <xvprintf+0xe0>
 8001994:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001998:	2b39      	cmp	r3, #57	; 0x39
 800199a:	d9e6      	bls.n	800196a <xvprintf+0xae>
			}
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long */
 800199c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80019a0:	2b6c      	cmp	r3, #108	; 0x6c
 80019a2:	d003      	beq.n	80019ac <xvprintf+0xf0>
 80019a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80019a8:	2b4c      	cmp	r3, #76	; 0x4c
 80019aa:	d109      	bne.n	80019c0 <xvprintf+0x104>
			f |= 4; c = *fmt++;
 80019ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019ae:	f043 0304 	orr.w	r3, r3, #4
 80019b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	1c5a      	adds	r2, r3, #1
 80019b8:	607a      	str	r2, [r7, #4]
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			if (c == 'l' || c == 'L') {	/* Prefix: Size is long long */
				f |= 8; c = *fmt++;
			}
#endif
		}
		if (!c) break;				/* End of format? */
 80019c0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	f000 812e 	beq.w	8001c26 <xvprintf+0x36a>
		d = c;
 80019ca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80019ce:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
		if (d >= 'a') d -= 0x20;
 80019d2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80019d6:	2b60      	cmp	r3, #96	; 0x60
 80019d8:	d904      	bls.n	80019e4 <xvprintf+0x128>
 80019da:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80019de:	3b20      	subs	r3, #32
 80019e0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
		switch (d) {				/* Type is... */
 80019e4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80019e8:	3b42      	subs	r3, #66	; 0x42
 80019ea:	2b16      	cmp	r3, #22
 80019ec:	d873      	bhi.n	8001ad6 <xvprintf+0x21a>
 80019ee:	a201      	add	r2, pc, #4	; (adr r2, 80019f4 <xvprintf+0x138>)
 80019f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019f4:	08001abf 	.word	0x08001abf
 80019f8:	08001aad 	.word	0x08001aad
 80019fc:	08001acb 	.word	0x08001acb
 8001a00:	08001ad7 	.word	0x08001ad7
 8001a04:	08001ad7 	.word	0x08001ad7
 8001a08:	08001ad7 	.word	0x08001ad7
 8001a0c:	08001ad7 	.word	0x08001ad7
 8001a10:	08001ad7 	.word	0x08001ad7
 8001a14:	08001ad7 	.word	0x08001ad7
 8001a18:	08001ad7 	.word	0x08001ad7
 8001a1c:	08001ad7 	.word	0x08001ad7
 8001a20:	08001ad7 	.word	0x08001ad7
 8001a24:	08001ad7 	.word	0x08001ad7
 8001a28:	08001ac5 	.word	0x08001ac5
 8001a2c:	08001ad7 	.word	0x08001ad7
 8001a30:	08001ad7 	.word	0x08001ad7
 8001a34:	08001ad7 	.word	0x08001ad7
 8001a38:	08001a51 	.word	0x08001a51
 8001a3c:	08001ad7 	.word	0x08001ad7
 8001a40:	08001acb 	.word	0x08001acb
 8001a44:	08001ad7 	.word	0x08001ad7
 8001a48:	08001ad7 	.word	0x08001ad7
 8001a4c:	08001ad1 	.word	0x08001ad1
		case 'S' :					/* String */
			p = va_arg(arp, char*);
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	1d1a      	adds	r2, r3, #4
 8001a54:	603a      	str	r2, [r7, #0]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	62bb      	str	r3, [r7, #40]	; 0x28
			for (j = 0; p[j]; j++) ;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	647b      	str	r3, [r7, #68]	; 0x44
 8001a5e:	e002      	b.n	8001a66 <xvprintf+0x1aa>
 8001a60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a62:	3301      	adds	r3, #1
 8001a64:	647b      	str	r3, [r7, #68]	; 0x44
 8001a66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a6a:	4413      	add	r3, r2
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d1f6      	bne.n	8001a60 <xvprintf+0x1a4>
			while (!(f & 2) && j++ < w) xputc(' ');
 8001a72:	e002      	b.n	8001a7a <xvprintf+0x1be>
 8001a74:	2020      	movs	r0, #32
 8001a76:	f7ff fee5 	bl	8001844 <xputc>
 8001a7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a7c:	f003 0302 	and.w	r3, r3, #2
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d105      	bne.n	8001a90 <xvprintf+0x1d4>
 8001a84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a86:	1c5a      	adds	r2, r3, #1
 8001a88:	647a      	str	r2, [r7, #68]	; 0x44
 8001a8a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d8f1      	bhi.n	8001a74 <xvprintf+0x1b8>
			xputs(p);
 8001a90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001a92:	f7ff feff 	bl	8001894 <xputs>
			while (j++ < w) xputc(' ');
 8001a96:	e002      	b.n	8001a9e <xvprintf+0x1e2>
 8001a98:	2020      	movs	r0, #32
 8001a9a:	f7ff fed3 	bl	8001844 <xputc>
 8001a9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001aa0:	1c5a      	adds	r2, r3, #1
 8001aa2:	647a      	str	r2, [r7, #68]	; 0x44
 8001aa4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d8f6      	bhi.n	8001a98 <xvprintf+0x1dc>
			continue;
 8001aaa:	e0b9      	b.n	8001c20 <xvprintf+0x364>
		case 'C' :					/* Character */
			xputc((char)va_arg(arp, int)); continue;
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	1d1a      	adds	r2, r3, #4
 8001ab0:	603a      	str	r2, [r7, #0]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7ff fec4 	bl	8001844 <xputc>
 8001abc:	e0b0      	b.n	8001c20 <xvprintf+0x364>
		case 'B' :					/* Binary */
			r = 2; break;
 8001abe:	2302      	movs	r3, #2
 8001ac0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ac2:	e00e      	b.n	8001ae2 <xvprintf+0x226>
		case 'O' :					/* Octal */
			r = 8; break;
 8001ac4:	2308      	movs	r3, #8
 8001ac6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ac8:	e00b      	b.n	8001ae2 <xvprintf+0x226>
		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 8001aca:	230a      	movs	r3, #10
 8001acc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ace:	e008      	b.n	8001ae2 <xvprintf+0x226>
		case 'X' :					/* Hexdecimal */
			r = 16; break;
 8001ad0:	2310      	movs	r3, #16
 8001ad2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ad4:	e005      	b.n	8001ae2 <xvprintf+0x226>
		default:					/* Unknown type (passthrough) */
			xputc(c); continue;
 8001ad6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7ff feb2 	bl	8001844 <xputc>
 8001ae0:	e09e      	b.n	8001c20 <xvprintf+0x364>
			} else {		/* int/short/char argument */
				v = (d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int);
			}
		}
#else
		if (f & 4) {	/* long argument? */
 8001ae2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ae4:	f003 0304 	and.w	r3, r3, #4
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d005      	beq.n	8001af8 <xvprintf+0x23c>
			v = va_arg(arp, long);
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	1d1a      	adds	r2, r3, #4
 8001af0:	603a      	str	r2, [r7, #0]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	633b      	str	r3, [r7, #48]	; 0x30
 8001af6:	e00d      	b.n	8001b14 <xvprintf+0x258>
		} else {		/* int/short/char argument */
			v = (d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int);
 8001af8:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001afc:	2b44      	cmp	r3, #68	; 0x44
 8001afe:	d104      	bne.n	8001b0a <xvprintf+0x24e>
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	1d1a      	adds	r2, r3, #4
 8001b04:	603a      	str	r2, [r7, #0]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	e003      	b.n	8001b12 <xvprintf+0x256>
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	1d1a      	adds	r2, r3, #4
 8001b0e:	603a      	str	r2, [r7, #0]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	633b      	str	r3, [r7, #48]	; 0x30
		}
#endif
		if (d == 'D' && v < 0) {	/* Negative value? */
 8001b14:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001b18:	2b44      	cmp	r3, #68	; 0x44
 8001b1a:	d109      	bne.n	8001b30 <xvprintf+0x274>
 8001b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	da06      	bge.n	8001b30 <xvprintf+0x274>
			v = 0 - v; f |= 16;
 8001b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b24:	425b      	negs	r3, r3
 8001b26:	633b      	str	r3, [r7, #48]	; 0x30
 8001b28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b2a:	f043 0310 	orr.w	r3, r3, #16
 8001b2e:	63fb      	str	r3, [r7, #60]	; 0x3c
		}
		i = 0; vs = v;
 8001b30:	2300      	movs	r3, #0
 8001b32:	64bb      	str	r3, [r7, #72]	; 0x48
 8001b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b36:	62fb      	str	r3, [r7, #44]	; 0x2c
		do {
			d = (char)(vs % r); vs /= r;
 8001b38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b3a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001b3c:	fbb3 f2f2 	udiv	r2, r3, r2
 8001b40:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001b42:	fb01 f202 	mul.w	r2, r1, r2
 8001b46:	1a9b      	subs	r3, r3, r2
 8001b48:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001b4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b54:	62fb      	str	r3, [r7, #44]	; 0x2c
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8001b56:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001b5a:	2b09      	cmp	r3, #9
 8001b5c:	d90b      	bls.n	8001b76 <xvprintf+0x2ba>
 8001b5e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001b62:	2b78      	cmp	r3, #120	; 0x78
 8001b64:	d101      	bne.n	8001b6a <xvprintf+0x2ae>
 8001b66:	2227      	movs	r2, #39	; 0x27
 8001b68:	e000      	b.n	8001b6c <xvprintf+0x2b0>
 8001b6a:	2207      	movs	r2, #7
 8001b6c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001b70:	4413      	add	r3, r2
 8001b72:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
			s[i++] = d + '0';
 8001b76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b78:	1c5a      	adds	r2, r3, #1
 8001b7a:	64ba      	str	r2, [r7, #72]	; 0x48
 8001b7c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8001b80:	3230      	adds	r2, #48	; 0x30
 8001b82:	b2d2      	uxtb	r2, r2
 8001b84:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001b88:	440b      	add	r3, r1
 8001b8a:	f803 2c48 	strb.w	r2, [r3, #-72]
		} while (vs != 0 && i < sizeof s);
 8001b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d002      	beq.n	8001b9a <xvprintf+0x2de>
 8001b94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b96:	2b1f      	cmp	r3, #31
 8001b98:	d9ce      	bls.n	8001b38 <xvprintf+0x27c>
		if (f & 16) s[i++] = '-';
 8001b9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b9c:	f003 0310 	and.w	r3, r3, #16
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d008      	beq.n	8001bb6 <xvprintf+0x2fa>
 8001ba4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ba6:	1c5a      	adds	r2, r3, #1
 8001ba8:	64ba      	str	r2, [r7, #72]	; 0x48
 8001baa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001bae:	4413      	add	r3, r2
 8001bb0:	222d      	movs	r2, #45	; 0x2d
 8001bb2:	f803 2c48 	strb.w	r2, [r3, #-72]
		j = i; d = (f & 1) ? '0' : ' ';
 8001bb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bb8:	647b      	str	r3, [r7, #68]	; 0x44
 8001bba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bbc:	f003 0301 	and.w	r3, r3, #1
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <xvprintf+0x30c>
 8001bc4:	2330      	movs	r3, #48	; 0x30
 8001bc6:	e000      	b.n	8001bca <xvprintf+0x30e>
 8001bc8:	2320      	movs	r3, #32
 8001bca:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
		while (!(f & 2) && j++ < w) xputc(d);
 8001bce:	e004      	b.n	8001bda <xvprintf+0x31e>
 8001bd0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff fe35 	bl	8001844 <xputc>
 8001bda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bdc:	f003 0302 	and.w	r3, r3, #2
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d105      	bne.n	8001bf0 <xvprintf+0x334>
 8001be4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001be6:	1c5a      	adds	r2, r3, #1
 8001be8:	647a      	str	r2, [r7, #68]	; 0x44
 8001bea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d8ef      	bhi.n	8001bd0 <xvprintf+0x314>
		do xputc(s[--i]); while (i != 0);
 8001bf0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bf2:	3b01      	subs	r3, #1
 8001bf4:	64bb      	str	r3, [r7, #72]	; 0x48
 8001bf6:	f107 0208 	add.w	r2, r7, #8
 8001bfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bfc:	4413      	add	r3, r2
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff fe1f 	bl	8001844 <xputc>
 8001c06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d1f1      	bne.n	8001bf0 <xvprintf+0x334>
		while (j++ < w) xputc(' ');
 8001c0c:	e002      	b.n	8001c14 <xvprintf+0x358>
 8001c0e:	2020      	movs	r0, #32
 8001c10:	f7ff fe18 	bl	8001844 <xputc>
 8001c14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c16:	1c5a      	adds	r2, r3, #1
 8001c18:	647a      	str	r2, [r7, #68]	; 0x44
 8001c1a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d8f6      	bhi.n	8001c0e <xvprintf+0x352>
		c = *fmt++;					/* Get a format character */
 8001c20:	e651      	b.n	80018c6 <xvprintf+0xa>
		if (!c) break;				/* End of format? */
 8001c22:	bf00      	nop
 8001c24:	e000      	b.n	8001c28 <xvprintf+0x36c>
		if (!c) break;				/* End of format? */
 8001c26:	bf00      	nop
	}
}
 8001c28:	bf00      	nop
 8001c2a:	3750      	adds	r7, #80	; 0x50
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <xprintf>:

void xprintf (			/* Put a formatted string to the default device */
	const char*	fmt,	/* Pointer to the format string */
	...					/* Optional arguments */
)
{
 8001c30:	b40f      	push	{r0, r1, r2, r3}
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b082      	sub	sp, #8
 8001c36:	af00      	add	r7, sp, #0
	va_list arp;


	va_start(arp, fmt);
 8001c38:	f107 0314 	add.w	r3, r7, #20
 8001c3c:	607b      	str	r3, [r7, #4]
	xvprintf(fmt, arp);
 8001c3e:	6879      	ldr	r1, [r7, #4]
 8001c40:	6938      	ldr	r0, [r7, #16]
 8001c42:	f7ff fe3b 	bl	80018bc <xvprintf>
	va_end(arp);
}
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001c50:	b004      	add	sp, #16
 8001c52:	4770      	bx	lr

08001c54 <main>:
//	GPIOA->CRH &= ~GPIO_CRH_CNF8_0;
//	GPIOA->CRH |= GPIO_CRH_CNF8_1;


int main(void)
{
 8001c54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c56:	b085      	sub	sp, #20
 8001c58:	af04      	add	r7, sp, #16
	LED_init();
 8001c5a:	f000 f8c3 	bl	8001de4 <LED_init>
	I2C_init(I2C1);
 8001c5e:	4854      	ldr	r0, [pc, #336]	; (8001db0 <main+0x15c>)
 8001c60:	f7ff fc00 	bl	8001464 <I2C_init>
	I2C_init(I2C2);
 8001c64:	4853      	ldr	r0, [pc, #332]	; (8001db4 <main+0x160>)
 8001c66:	f7ff fbfd 	bl	8001464 <I2C_init>
	delay_init(TIM2);
 8001c6a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001c6e:	f7ff f871 	bl	8000d54 <delay_init>
	delay_ms(100);
 8001c72:	2064      	movs	r0, #100	; 0x64
 8001c74:	f7ff f8d2 	bl	8000e1c <delay_ms>
	BME280_init(I2C2);
 8001c78:	484e      	ldr	r0, [pc, #312]	; (8001db4 <main+0x160>)
 8001c7a:	f7ff f809 	bl	8000c90 <BME280_init>
	Displ_init(I2C1);
 8001c7e:	484c      	ldr	r0, [pc, #304]	; (8001db0 <main+0x15c>)
 8001c80:	f7ff f9dc 	bl	800103c <Displ_init>
	hc12_init(USART_1);
 8001c84:	2000      	movs	r0, #0
 8001c86:	f7ff f995 	bl	8000fb4 <hc12_init>

	Displ_clear(I2C1);
 8001c8a:	4849      	ldr	r0, [pc, #292]	; (8001db0 <main+0x15c>)
 8001c8c:	f7ff fa68 	bl	8001160 <Displ_clear>

	x_adr = 0;
 8001c90:	4b49      	ldr	r3, [pc, #292]	; (8001db8 <main+0x164>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	701a      	strb	r2, [r3, #0]
	y_adr = 7;
 8001c96:	4b49      	ldr	r3, [pc, #292]	; (8001dbc <main+0x168>)
 8001c98:	2207      	movs	r2, #7
 8001c9a:	701a      	strb	r2, [r3, #0]
	X_addr_dspl(x_adr, I2C1);
 8001c9c:	4b46      	ldr	r3, [pc, #280]	; (8001db8 <main+0x164>)
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	4943      	ldr	r1, [pc, #268]	; (8001db0 <main+0x15c>)
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff fb24 	bl	80012f0 <X_addr_dspl>
	Y_addr_dspl(y_adr, I2C1);
 8001ca8:	4b44      	ldr	r3, [pc, #272]	; (8001dbc <main+0x168>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	4940      	ldr	r1, [pc, #256]	; (8001db0 <main+0x15c>)
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7ff fb3d 	bl	800132e <Y_addr_dspl>
	ssd1306_write(I2C1, (uint8_t*)"      ");
 8001cb4:	4942      	ldr	r1, [pc, #264]	; (8001dc0 <main+0x16c>)
 8001cb6:	483e      	ldr	r0, [pc, #248]	; (8001db0 <main+0x15c>)
 8001cb8:	f7ff fb4b 	bl	8001352 <ssd1306_write>


	for(;;)
	{
		GPIOB->BSRR |= LED_red_on;
 8001cbc:	4b41      	ldr	r3, [pc, #260]	; (8001dc4 <main+0x170>)
 8001cbe:	691b      	ldr	r3, [r3, #16]
 8001cc0:	4a40      	ldr	r2, [pc, #256]	; (8001dc4 <main+0x170>)
 8001cc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cc6:	6113      	str	r3, [r2, #16]
		delay_ms(1000);
 8001cc8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ccc:	f7ff f8a6 	bl	8000e1c <delay_ms>
		BME280_read(I2C2, &T, &H, &P);
 8001cd0:	4b3d      	ldr	r3, [pc, #244]	; (8001dc8 <main+0x174>)
 8001cd2:	4a3e      	ldr	r2, [pc, #248]	; (8001dcc <main+0x178>)
 8001cd4:	493e      	ldr	r1, [pc, #248]	; (8001dd0 <main+0x17c>)
 8001cd6:	4837      	ldr	r0, [pc, #220]	; (8001db4 <main+0x160>)
 8001cd8:	f7fe fffa 	bl	8000cd0 <BME280_read>
		x_adr = 0;
 8001cdc:	4b36      	ldr	r3, [pc, #216]	; (8001db8 <main+0x164>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	701a      	strb	r2, [r3, #0]
		y_adr = 0;
 8001ce2:	4b36      	ldr	r3, [pc, #216]	; (8001dbc <main+0x168>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	701a      	strb	r2, [r3, #0]
		X_addr_dspl(x_adr, I2C1);
 8001ce8:	4b33      	ldr	r3, [pc, #204]	; (8001db8 <main+0x164>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	4930      	ldr	r1, [pc, #192]	; (8001db0 <main+0x15c>)
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7ff fafe 	bl	80012f0 <X_addr_dspl>
		Y_addr_dspl(y_adr, I2C1);
 8001cf4:	4b31      	ldr	r3, [pc, #196]	; (8001dbc <main+0x168>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	492d      	ldr	r1, [pc, #180]	; (8001db0 <main+0x15c>)
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7ff fb17 	bl	800132e <Y_addr_dspl>
		xprintf("%ld.%ld C \n%ld.%ld %% \n%d.%d     \n", T / 100, (uint32_t)T % 100, \
 8001d00:	4b33      	ldr	r3, [pc, #204]	; (8001dd0 <main+0x17c>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a33      	ldr	r2, [pc, #204]	; (8001dd4 <main+0x180>)
 8001d06:	fb82 1203 	smull	r1, r2, r2, r3
 8001d0a:	1152      	asrs	r2, r2, #5
 8001d0c:	17db      	asrs	r3, r3, #31
 8001d0e:	1ad5      	subs	r5, r2, r3
 8001d10:	4b2f      	ldr	r3, [pc, #188]	; (8001dd0 <main+0x17c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a2f      	ldr	r2, [pc, #188]	; (8001dd4 <main+0x180>)
 8001d16:	fba2 1203 	umull	r1, r2, r2, r3
 8001d1a:	0952      	lsrs	r2, r2, #5
 8001d1c:	2164      	movs	r1, #100	; 0x64
 8001d1e:	fb01 f202 	mul.w	r2, r1, r2
 8001d22:	1a9a      	subs	r2, r3, r2
 8001d24:	4b29      	ldr	r3, [pc, #164]	; (8001dcc <main+0x178>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	da01      	bge.n	8001d30 <main+0xdc>
 8001d2c:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8001d30:	129b      	asrs	r3, r3, #10
 8001d32:	469c      	mov	ip, r3
				H / 1024, H % 1024 / 10, (int)(P * 3 / 102400), (int)(P * 3 % 102400 / 1000));
 8001d34:	4b25      	ldr	r3, [pc, #148]	; (8001dcc <main+0x178>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4259      	negs	r1, r3
 8001d3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d3e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001d42:	bf58      	it	pl
 8001d44:	424b      	negpl	r3, r1
		xprintf("%ld.%ld C \n%ld.%ld %% \n%d.%d     \n", T / 100, (uint32_t)T % 100, \
 8001d46:	4924      	ldr	r1, [pc, #144]	; (8001dd8 <main+0x184>)
 8001d48:	fb81 0103 	smull	r0, r1, r1, r3
 8001d4c:	1089      	asrs	r1, r1, #2
 8001d4e:	17db      	asrs	r3, r3, #31
 8001d50:	1ac8      	subs	r0, r1, r3
				H / 1024, H % 1024 / 10, (int)(P * 3 / 102400), (int)(P * 3 % 102400 / 1000));
 8001d52:	4b1d      	ldr	r3, [pc, #116]	; (8001dc8 <main+0x174>)
 8001d54:	6819      	ldr	r1, [r3, #0]
 8001d56:	460b      	mov	r3, r1
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	440b      	add	r3, r1
 8001d5c:	491d      	ldr	r1, [pc, #116]	; (8001dd4 <main+0x180>)
 8001d5e:	fba1 1303 	umull	r1, r3, r1, r3
 8001d62:	0bdb      	lsrs	r3, r3, #15
		xprintf("%ld.%ld C \n%ld.%ld %% \n%d.%d     \n", T / 100, (uint32_t)T % 100, \
 8001d64:	461e      	mov	r6, r3
				H / 1024, H % 1024 / 10, (int)(P * 3 / 102400), (int)(P * 3 % 102400 / 1000));
 8001d66:	4b18      	ldr	r3, [pc, #96]	; (8001dc8 <main+0x174>)
 8001d68:	6819      	ldr	r1, [r3, #0]
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	4419      	add	r1, r3
 8001d70:	4b18      	ldr	r3, [pc, #96]	; (8001dd4 <main+0x180>)
 8001d72:	fba3 4301 	umull	r4, r3, r3, r1
 8001d76:	0bdb      	lsrs	r3, r3, #15
 8001d78:	f44f 34c8 	mov.w	r4, #102400	; 0x19000
 8001d7c:	fb04 f303 	mul.w	r3, r4, r3
 8001d80:	1acb      	subs	r3, r1, r3
 8001d82:	4916      	ldr	r1, [pc, #88]	; (8001ddc <main+0x188>)
 8001d84:	fba1 1303 	umull	r1, r3, r1, r3
 8001d88:	099b      	lsrs	r3, r3, #6
		xprintf("%ld.%ld C \n%ld.%ld %% \n%d.%d     \n", T / 100, (uint32_t)T % 100, \
 8001d8a:	9302      	str	r3, [sp, #8]
 8001d8c:	9601      	str	r6, [sp, #4]
 8001d8e:	9000      	str	r0, [sp, #0]
 8001d90:	4663      	mov	r3, ip
 8001d92:	4629      	mov	r1, r5
 8001d94:	4812      	ldr	r0, [pc, #72]	; (8001de0 <main+0x18c>)
 8001d96:	f7ff ff4b 	bl	8001c30 <xprintf>
		GPIOB->BSRR |= LED_red_off;
 8001d9a:	4b0a      	ldr	r3, [pc, #40]	; (8001dc4 <main+0x170>)
 8001d9c:	691b      	ldr	r3, [r3, #16]
 8001d9e:	4a09      	ldr	r2, [pc, #36]	; (8001dc4 <main+0x170>)
 8001da0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001da4:	6113      	str	r3, [r2, #16]
		delay_ms(1000);
 8001da6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001daa:	f7ff f837 	bl	8000e1c <delay_ms>
		GPIOB->BSRR |= LED_red_on;
 8001dae:	e785      	b.n	8001cbc <main+0x68>
 8001db0:	40005400 	.word	0x40005400
 8001db4:	40005800 	.word	0x40005800
 8001db8:	20000064 	.word	0x20000064
 8001dbc:	20000065 	.word	0x20000065
 8001dc0:	08001ed8 	.word	0x08001ed8
 8001dc4:	40010c00 	.word	0x40010c00
 8001dc8:	20000070 	.word	0x20000070
 8001dcc:	2000006c 	.word	0x2000006c
 8001dd0:	20000068 	.word	0x20000068
 8001dd4:	51eb851f 	.word	0x51eb851f
 8001dd8:	66666667 	.word	0x66666667
 8001ddc:	10624dd3 	.word	0x10624dd3
 8001de0:	08001ef0 	.word	0x08001ef0

08001de4 <LED_init>:
//		hc12_info(USART_1);
	}
}

void	LED_init(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;
 8001de8:	4b0a      	ldr	r3, [pc, #40]	; (8001e14 <LED_init+0x30>)
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	4a09      	ldr	r2, [pc, #36]	; (8001e14 <LED_init+0x30>)
 8001dee:	f043 0308 	orr.w	r3, r3, #8
 8001df2:	6193      	str	r3, [r2, #24]
	//configure PB12 on output push-pull 2MHz (blinking LED)
	GPIOB->CRH |= GPIO_CRH_MODE12_1;
 8001df4:	4b08      	ldr	r3, [pc, #32]	; (8001e18 <LED_init+0x34>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	4a07      	ldr	r2, [pc, #28]	; (8001e18 <LED_init+0x34>)
 8001dfa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dfe:	6053      	str	r3, [r2, #4]
	GPIOB->CRH &= ~GPIO_CRH_CNF12_0;
 8001e00:	4b05      	ldr	r3, [pc, #20]	; (8001e18 <LED_init+0x34>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	4a04      	ldr	r2, [pc, #16]	; (8001e18 <LED_init+0x34>)
 8001e06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e0a:	6053      	str	r3, [r2, #4]
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40010c00 	.word	0x40010c00

08001e1c <USART1_IRQHandler>:

void USART1_IRQHandler()
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
	uint8_t t;

	//need to check receive flag in status register

	#ifdef	DEBUG_ON
	t = USART1->SR;		//for clear ORE flag in status register
 8001e22:	4b12      	ldr	r3, [pc, #72]	; (8001e6c <USART1_IRQHandler+0x50>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	71fb      	strb	r3, [r7, #7]
	#endif //DEBUG_ON

	t = USART1->DR;
 8001e28:	4b10      	ldr	r3, [pc, #64]	; (8001e6c <USART1_IRQHandler+0x50>)
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	71fb      	strb	r3, [r7, #7]

	#ifdef	DEBUG_ON
//	USART_Tx_byte(USART_2, t);
	#endif //DEBUG_ON

	if(t)			//received symbol not null
 8001e2e:	79fb      	ldrb	r3, [r7, #7]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d00b      	beq.n	8001e4c <USART1_IRQHandler+0x30>
		buf_info[cnt_info++] = t;
 8001e34:	4b0e      	ldr	r3, [pc, #56]	; (8001e70 <USART1_IRQHandler+0x54>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	1c5a      	adds	r2, r3, #1
 8001e3c:	b2d1      	uxtb	r1, r2
 8001e3e:	4a0c      	ldr	r2, [pc, #48]	; (8001e70 <USART1_IRQHandler+0x54>)
 8001e40:	7011      	strb	r1, [r2, #0]
 8001e42:	4619      	mov	r1, r3
 8001e44:	4a0b      	ldr	r2, [pc, #44]	; (8001e74 <USART1_IRQHandler+0x58>)
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	5453      	strb	r3, [r2, r1]
 8001e4a:	e002      	b.n	8001e52 <USART1_IRQHandler+0x36>
	else
		cnt_info = 0;
 8001e4c:	4b08      	ldr	r3, [pc, #32]	; (8001e70 <USART1_IRQHandler+0x54>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	701a      	strb	r2, [r3, #0]

	if(cnt_info > 100)
 8001e52:	4b07      	ldr	r3, [pc, #28]	; (8001e70 <USART1_IRQHandler+0x54>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	2b64      	cmp	r3, #100	; 0x64
 8001e5a:	d902      	bls.n	8001e62 <USART1_IRQHandler+0x46>
		cnt_info = 0;
 8001e5c:	4b04      	ldr	r3, [pc, #16]	; (8001e70 <USART1_IRQHandler+0x54>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	701a      	strb	r2, [r3, #0]

}
 8001e62:	bf00      	nop
 8001e64:	370c      	adds	r7, #12
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bc80      	pop	{r7}
 8001e6a:	4770      	bx	lr
 8001e6c:	40013800 	.word	0x40013800
 8001e70:	20000028 	.word	0x20000028
 8001e74:	20000074 	.word	0x20000074

08001e78 <__libc_init_array>:
 8001e78:	b570      	push	{r4, r5, r6, lr}
 8001e7a:	2500      	movs	r5, #0
 8001e7c:	4e0c      	ldr	r6, [pc, #48]	; (8001eb0 <__libc_init_array+0x38>)
 8001e7e:	4c0d      	ldr	r4, [pc, #52]	; (8001eb4 <__libc_init_array+0x3c>)
 8001e80:	1ba4      	subs	r4, r4, r6
 8001e82:	10a4      	asrs	r4, r4, #2
 8001e84:	42a5      	cmp	r5, r4
 8001e86:	d109      	bne.n	8001e9c <__libc_init_array+0x24>
 8001e88:	f000 f81a 	bl	8001ec0 <_init>
 8001e8c:	2500      	movs	r5, #0
 8001e8e:	4e0a      	ldr	r6, [pc, #40]	; (8001eb8 <__libc_init_array+0x40>)
 8001e90:	4c0a      	ldr	r4, [pc, #40]	; (8001ebc <__libc_init_array+0x44>)
 8001e92:	1ba4      	subs	r4, r4, r6
 8001e94:	10a4      	asrs	r4, r4, #2
 8001e96:	42a5      	cmp	r5, r4
 8001e98:	d105      	bne.n	8001ea6 <__libc_init_array+0x2e>
 8001e9a:	bd70      	pop	{r4, r5, r6, pc}
 8001e9c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ea0:	4798      	blx	r3
 8001ea2:	3501      	adds	r5, #1
 8001ea4:	e7ee      	b.n	8001e84 <__libc_init_array+0xc>
 8001ea6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001eaa:	4798      	blx	r3
 8001eac:	3501      	adds	r5, #1
 8001eae:	e7f2      	b.n	8001e96 <__libc_init_array+0x1e>
 8001eb0:	08002434 	.word	0x08002434
 8001eb4:	08002434 	.word	0x08002434
 8001eb8:	08002434 	.word	0x08002434
 8001ebc:	08002438 	.word	0x08002438

08001ec0 <_init>:
 8001ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ec2:	bf00      	nop
 8001ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ec6:	bc08      	pop	{r3}
 8001ec8:	469e      	mov	lr, r3
 8001eca:	4770      	bx	lr

08001ecc <_fini>:
 8001ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ece:	bf00      	nop
 8001ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ed2:	bc08      	pop	{r3}
 8001ed4:	469e      	mov	lr, r3
 8001ed6:	4770      	bx	lr
