# This is introduction of Fir filter design in PYNQ-Z2 FPGA
___
### the method will include three different methods of implementation
1. use internal fir_compile IP 
2. use the HLS generated fir IP with MMIO method to interface with
3. use the HLS generated fir IP with AXIS interface with DMA IP