=====
SETUP
5.552
15.492
21.044
uCpu/uRam/ramMem_ramMem_0_0_s
1.444
4.904
uCpu/aluOpaSrc_3_s1
6.363
7.462
uCpu/uAlu/n16_s
8.779
9.230
uCpu/uDecoder/n514_s41
10.614
11.713
uCpu/uDecoder/n514_s40
12.522
13.147
uCpu/uDecoder/n514_s38
13.565
14.664
uCpu/uDecoder/n514_s36
14.670
15.492
uCpu/uDecoder/carryFlag_s1
15.492
=====
SETUP
5.780
15.264
21.044
uCpu/uRam/ramMem_ramMem_0_0_s
1.444
4.904
uCpu/aluOpaSrc_2_s1
6.362
7.461
uCpu/uAlu/n39_s1
8.930
9.480
uCpu/uAlu/n38_s1
9.480
10.043
uCpu/uAlu/aluResult_3_s19
10.847
11.473
uCpu/uAlu/aluResult_3_s18
12.294
13.393
uCpu/uAlu/zeroOut_Z_s0
13.404
14.226
uCpu/uAlu/zeroOut_Z_s
14.232
15.264
uCpu/uDecoder/zeroFlag_s1
15.264
=====
SETUP
6.683
14.361
21.044
uCpu/uRam/ramMem_ramMem_0_0_s
1.444
4.904
uCpu/aluOpaSrc_2_s1
6.362
7.461
uCpu/uAlu/n39_s1
8.930
9.480
uCpu/uAlu/n38_s1
9.480
10.043
uCpu/uAlu/aluResult_3_s19
10.847
11.473
uCpu/uAlu/aluResult_3_s18
12.294
13.393
uCpu/uAccTemp/accOut_3_s0
14.361
=====
SETUP
6.779
14.264
21.044
uCpu/uRam/ramMem_ramMem_0_0_s
1.444
4.904
uCpu/aluOpaSrc_2_s1
6.362
7.461
uCpu/uAlu/n39_s1
8.930
9.631
uCpu/uAlu/aluResult_2_s19
10.418
11.240
uCpu/uAlu/aluResult_2_s18
11.730
12.829
uCpu/uAccTemp/accOut_2_s0
14.264
=====
SETUP
7.265
13.779
21.044
uCpu/uRam/ramMem_ramMem_0_0_s
1.444
4.904
uCpu/aluOpaSrc_0_s1
6.049
7.081
uCpu/uAlu/n41_s1
7.902
8.452
uCpu/uAlu/n40_s1
8.452
9.015
uCpu/uAlu/aluResult_1_s19
9.820
10.852
uCpu/uAlu/aluResult_1_s18
11.672
12.733
uCpu/uAccTemp/accOut_1_s0
13.779
=====
SETUP
7.801
13.242
21.044
uCpu/uRam/ramMem_ramMem_0_0_s
1.444
4.904
uCpu/aluOpaSrc_0_s1
6.049
7.081
uCpu/uAlu/n41_s1
7.902
8.603
uCpu/uAlu/aluResult_0_s19
9.390
10.422
uCpu/uAlu/aluResult_0_s18
11.243
12.275
uCpu/uAccTemp/accOut_0_s0
13.242
=====
SETUP
8.740
13.174
21.913
uMux/uClkDiv/n49_s2
12.075
13.174
uMux/uClkDiv/count_7_s0
13.174
=====
SETUP
8.740
13.174
21.913
uMux/uClkDiv/n48_s2
12.075
13.174
uMux/uClkDiv/count_8_s0
13.174
=====
SETUP
8.751
13.162
21.913
uMux/uClkDiv/n52_s2
12.063
13.162
uMux/uClkDiv/count_4_s0
13.162
=====
SETUP
8.818
13.095
21.913
uMux/uClkDiv/n47_s2
12.063
13.095
uMux/uClkDiv/count_9_s0
13.095
=====
SETUP
9.213
12.701
21.913
uMux/uClkDiv/n53_s2
12.075
12.701
uMux/uClkDiv/count_3_s0
12.701
=====
SETUP
9.213
12.701
21.913
uMux/uClkDiv/n50_s2
12.075
12.701
uMux/uClkDiv/count_6_s0
12.701
=====
SETUP
9.224
12.689
21.913
uMux/uClkDiv/n51_s4
12.063
12.689
uMux/uClkDiv/count_5_s0
12.689
=====
SETUP
11.064
10.849
21.913
uMux/uClkDiv/n56_s2
10.027
10.849
uMux/uClkDiv/count_0_s0
10.849
=====
SETUP
11.064
10.849
21.913
uMux/uClkDiv/n55_s2
10.027
10.849
uMux/uClkDiv/count_1_s0
10.849
=====
SETUP
11.064
10.849
21.913
uMux/uClkDiv/n54_s2
10.027
10.849
uMux/uClkDiv/count_2_s0
10.849
=====
SETUP
11.064
10.849
21.913
uMux/uClkDiv/n46_s2
10.027
10.849
uMux/uClkDiv/count_10_s0
10.849
=====
SETUP
11.379
10.564
21.943
clk_ibuf
0.000
0.982
u_clkDiv1Hz/count_22_s0
2.343
2.801
u_clkDiv1Hz/pulse1Hz_s7
3.299
4.398
u_clkDiv1Hz/pulse1Hz_s2
5.202
6.234
u_clkDiv1Hz/pulse1Hz_s
7.369
8.191
u_clkDiv1Hz/n42_s2
9.532
10.564
u_clkDiv1Hz/count_14_s0
10.564
=====
SETUP
11.379
10.564
21.943
clk_ibuf
0.000
0.982
u_clkDiv1Hz/count_22_s0
2.343
2.801
u_clkDiv1Hz/pulse1Hz_s7
3.299
4.398
u_clkDiv1Hz/pulse1Hz_s2
5.202
6.234
u_clkDiv1Hz/pulse1Hz_s
7.369
8.191
u_clkDiv1Hz/n41_s2
9.532
10.564
u_clkDiv1Hz/count_15_s0
10.564
=====
SETUP
11.379
10.564
21.943
clk_ibuf
0.000
0.982
u_clkDiv1Hz/count_22_s0
2.343
2.801
u_clkDiv1Hz/pulse1Hz_s7
3.299
4.398
u_clkDiv1Hz/pulse1Hz_s2
5.202
6.234
u_clkDiv1Hz/pulse1Hz_s
7.369
8.191
u_clkDiv1Hz/n35_s2
9.532
10.564
u_clkDiv1Hz/count_21_s0
10.564
=====
SETUP
11.469
10.474
21.943
clk_ibuf
0.000
0.982
u_clkDiv1Hz/count_22_s0
2.343
2.801
u_clkDiv1Hz/pulse1Hz_s7
3.299
4.398
u_clkDiv1Hz/pulse1Hz_s2
5.202
6.234
u_clkDiv1Hz/pulse1Hz_s
7.369
8.191
u_toggle1Hz/n10_s0
9.375
10.474
u_toggle1Hz/out_s0
10.474
=====
SETUP
11.684
10.259
21.943
clk_ibuf
0.000
0.982
u_clkDiv10Hz/count_14_s0
2.343
2.801
u_clkDiv10Hz/pulse10Hz_s4
4.101
4.903
u_clkDiv10Hz/pulse10Hz_s2
5.322
6.421
u_clkDiv10Hz/pulse10Hz_s
7.242
7.868
u_clkDiv10Hz/n40_s2
9.227
10.259
u_clkDiv10Hz/count_16_s0
10.259
=====
SETUP
11.684
10.259
21.943
clk_ibuf
0.000
0.982
u_clkDiv10Hz/count_14_s0
2.343
2.801
u_clkDiv10Hz/pulse10Hz_s4
4.101
4.903
u_clkDiv10Hz/pulse10Hz_s2
5.322
6.421
u_clkDiv10Hz/pulse10Hz_s
7.242
7.868
u_clkDiv10Hz/n38_s2
9.227
10.259
u_clkDiv10Hz/count_18_s0
10.259
=====
SETUP
11.684
10.259
21.943
clk_ibuf
0.000
0.982
u_clkDiv10Hz/count_14_s0
2.343
2.801
u_clkDiv10Hz/pulse10Hz_s4
4.101
4.903
u_clkDiv10Hz/pulse10Hz_s2
5.322
6.421
u_clkDiv10Hz/pulse10Hz_s
7.242
7.868
u_clkDiv10Hz/n37_s2
9.227
10.259
u_clkDiv10Hz/count_19_s0
10.259
=====
SETUP
11.767
10.176
21.943
clk_ibuf
0.000
0.982
u_clkDiv1Hz/count_22_s0
2.343
2.801
u_clkDiv1Hz/pulse1Hz_s7
3.299
4.398
u_clkDiv1Hz/pulse1Hz_s2
5.202
6.234
u_clkDiv1Hz/pulse1Hz_s
7.369
8.191
u_clkDiv1Hz/n34_s2
9.077
10.176
u_clkDiv1Hz/count_22_s0
10.176
=====
HOLD
-1.277
0.564
1.841
uMux/uClkDiv/n56_s2
0.008
0.564
uMux/uClkDiv/count_0_s0
0.564
=====
HOLD
-1.277
0.564
1.841
uMux/uClkDiv/n55_s2
0.008
0.564
uMux/uClkDiv/count_1_s0
0.564
=====
HOLD
-1.277
0.564
1.841
uMux/uClkDiv/n54_s2
0.008
0.564
uMux/uClkDiv/count_2_s0
0.564
=====
HOLD
-1.277
0.564
1.841
uMux/uClkDiv/n46_s2
0.008
0.564
uMux/uClkDiv/count_10_s0
0.564
=====
HOLD
-0.191
1.650
1.841
uMux/uClkDiv/n51_s4
1.278
1.650
uMux/uClkDiv/count_5_s0
1.650
=====
HOLD
-0.189
1.652
1.841
uMux/uClkDiv/n53_s2
1.280
1.652
uMux/uClkDiv/count_3_s0
1.652
=====
HOLD
-0.189
1.652
1.841
uMux/uClkDiv/n50_s2
1.280
1.652
uMux/uClkDiv/count_6_s0
1.652
=====
HOLD
0.161
2.002
1.841
uMux/uClkDiv/n52_s2
1.278
2.002
uMux/uClkDiv/count_4_s0
2.002
=====
HOLD
0.163
2.004
1.841
uMux/uClkDiv/n49_s2
1.280
2.004
uMux/uClkDiv/count_7_s0
2.004
=====
HOLD
0.163
2.004
1.841
uMux/uClkDiv/n48_s2
1.280
2.004
uMux/uClkDiv/count_8_s0
2.004
=====
HOLD
0.163
2.004
1.841
uMux/uClkDiv/n47_s2
1.278
2.004
uMux/uClkDiv/count_9_s0
2.004
=====
HOLD
0.708
1.744
1.037
uCpu/uMc/cycle_2_s0
1.037
1.370
uclockReset/n15_s2
1.372
1.744
uCpu/uMc/cycle_2_s0
1.744
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_toggle10Hz/out_s0
1.811
2.144
u_toggle10Hz/n10_s0
2.146
2.518
u_toggle10Hz/out_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_toggle1Hz/out_s0
1.811
2.144
u_toggle1Hz/n10_s0
2.146
2.518
u_toggle1Hz/out_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv10Hz/count_0_s0
1.811
2.144
u_clkDiv10Hz/n56_s2
2.146
2.518
u_clkDiv10Hz/count_0_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv10Hz/count_2_s0
1.811
2.144
u_clkDiv10Hz/n54_s2
2.146
2.518
u_clkDiv10Hz/count_2_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv10Hz/count_8_s0
1.811
2.144
u_clkDiv10Hz/n48_s2
2.146
2.518
u_clkDiv10Hz/count_8_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv10Hz/count_9_s0
1.811
2.144
u_clkDiv10Hz/n47_s2
2.146
2.518
u_clkDiv10Hz/count_9_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv1Hz/count_5_s0
1.811
2.144
u_clkDiv1Hz/n51_s2
2.146
2.518
u_clkDiv1Hz/count_5_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv1Hz/count_16_s0
1.811
2.144
u_clkDiv1Hz/n40_s2
2.146
2.518
u_clkDiv1Hz/count_16_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv1Hz/count_21_s0
1.811
2.144
u_clkDiv1Hz/n35_s2
2.146
2.518
u_clkDiv1Hz/count_21_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
porCnt_0_s0
1.811
2.144
n22_s2
2.146
2.518
porCnt_0_s0
2.518
=====
HOLD
0.709
1.745
1.037
uCpu/uMc/cycle_1_s0
1.037
1.370
uclockReset/n16_s2
1.373
1.745
uCpu/uMc/cycle_1_s0
1.745
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uDebounce/clkDivInst/count_0_s0
1.811
2.144
uDebounce/clkDivInst/n56_s2
2.148
2.520
uDebounce/clkDivInst/count_0_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uDebounce/clkDivInst/count_8_s0
1.811
2.144
uDebounce/clkDivInst/n48_s2
2.148
2.520
uDebounce/clkDivInst/count_8_s0
2.520
