0,vtr_designs/verilog/LU32PEEng.v.out,17120,336366,6565,187642,9,33548,0,13859
1,vtr_designs/verilog/LU64PEEng.v.out,32760,660463,12389,369287,9,74576,0,26507
2,vtr_designs/verilog/LU8PEEng.v.out,5382,92774,2197,51032,9,6788,0,4357
3,vtr_designs/verilog/and_latch.v.out,5,5,4,4,0,0,0,2
4,vtr_designs/verilog/arm_core.v.out,3357,42040,1102,20390,16,305152,0,2878
5,vtr_designs/verilog/arm_core_submodules/a25_alu.v.out,56,786,27,477,0,0,0,41
6,vtr_designs/verilog/arm_core_submodules/a25_barrel_shift.v.out,262,5493,38,597,0,0,0,240
7,vtr_designs/verilog/arm_core_submodules/a25_coprocessor.v.out,37,336,19,287,0,0,0,26
8,vtr_designs/verilog/arm_core_submodules/a25_dcache.v.out,332,7138,116,3450,8,152576,0,295
9,vtr_designs/verilog/arm_core_submodules/a25_decode.v.out,1092,5245,207,1104,0,0,0,1063
10,vtr_designs/verilog/arm_core_submodules/a25_execute.v.out,994,14516,317,5031,0,0,0,844
11,vtr_designs/verilog/arm_core_submodules/a25_fetch.v.out,253,2896,80,1937,0,0,0,238
12,vtr_designs/verilog/arm_core_submodules/a25_icache.v.out,134,2151,52,1438,0,0,0,136
13,vtr_designs/verilog/arm_core_submodules/a25_mem.v.out,498,8174,171,4252,8,152576,0,436
14,vtr_designs/verilog/arm_core_submodules/a25_multiply.v.out,46,665,21,425,0,0,0,37
15,vtr_designs/verilog/arm_core_submodules/a25_register_bank.v.out,314,5009,91,2012,0,0,0,280
16,vtr_designs/verilog/arm_core_submodules/a25_shifter_full.v.out,210,4632,11,209,0,0,0,204
17,vtr_designs/verilog/arm_core_submodules/a25_shifter_quick.v.out,34,680,11,209,0,0,0,28
18,vtr_designs/verilog/arm_core_submodules/a25_wishbone.v.out,283,5955,141,4714,0,0,0,223
19,vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v.out,71,1211,32,980,0,0,0,62
20,vtr_designs/verilog/arm_core_submodules/a25_write_back.v.out,12,166,12,166,0,0,0,3
21,vtr_designs/verilog/arm_core_submodules/single_port_ram_128_8.v.out,9,658,5,266,1,32768,0,6
22,vtr_designs/verilog/arm_core_submodules/single_port_ram_21_8.v.out,9,123,5,52,1,5376,0,6
23,vtr_designs/verilog/bgm.v.out,53143,115194,6303,54923,0,0,0,50892
24,vtr_designs/verilog/bgm_submodules/add_sub27.v.out,7,139,5,83,0,0,0,3
25,vtr_designs/verilog/bgm_submodules/b_left_shifter.v.out,150,296,3,102,0,0,0,148
26,vtr_designs/verilog/bgm_submodules/b_left_shifter_new.v.out,174,344,3,118,0,0,0,172
27,vtr_designs/verilog/bgm_submodules/b_right_shifter.v.out,150,296,3,102,0,0,0,148
28,vtr_designs/verilog/bgm_submodules/b_right_shifter_new.v.out,87,169,3,59,0,0,0,85
29,vtr_designs/verilog/bgm_submodules/delay5.v.out,4,97,4,97,0,0,0,1
30,vtr_designs/verilog/bgm_submodules/except.v.out,61,179,31,149,0,0,0,52
31,vtr_designs/verilog/bgm_submodules/fpu_add.v.out,2711,5795,314,2749,0,0,0,2599
32,vtr_designs/verilog/bgm_submodules/fpu_mul.v.out,239,1238,130,978,0,0,0,181
33,vtr_designs/verilog/bgm_submodules/mul_r2.v.out,6,193,5,145,0,0,0,3
34,vtr_designs/verilog/bgm_submodules/post_norm.v.out,2303,4074,145,1377,0,0,0,2268
35,vtr_designs/verilog/bgm_submodules/pre_norm.v.out,237,749,55,541,0,0,0,219
36,vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v.out,82,349,34,227,0,0,0,75
37,vtr_designs/verilog/bgm_submodules/pri_encoder.v.out,1371,1663,3,60,0,0,0,1369
38,vtr_designs/verilog/blob_merge.v.out,1797,9110,161,2085,0,0,0,1768
39,vtr_designs/verilog/blob_merge_submodules/divider.v.out,39,422,39,422,0,0,0,24
40,vtr_designs/verilog/boundtop.v.out,2547,12628,715,7290,1,320,0,2137
41,vtr_designs/verilog/ch_intrinsics.v.out,82,747,38,573,1,40,0,64
42,vtr_designs/verilog/diffeq1.v.out,36,842,15,387,0,0,0,29
43,vtr_designs/verilog/diffeq2.v.out,17,451,8,194,0,0,0,13
44,vtr_designs/verilog/koios/attention_layer.v.out,5822,231931,2730,65784,6,108544,0,4903
45,vtr_designs/verilog/koios/attention_layer_submodules/ExpLUT.v.out,131,168,2,39,0,0,0,130
46,vtr_designs/verilog/koios/attention_layer_submodules/FP8LUT2.v.out,258,280,2,24,0,0,0,257
47,vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub.v.out,233,1761,150,1360,0,0,0,160
48,vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignModule.v.out,8,71,8,71,0,0,0,5
49,vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift1.v.out,11,114,9,112,0,0,0,11
50,vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift2.v.out,11,63,5,57,0,0,0,17
51,vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExceptionModule.v.out,23,61,13,51,0,0,0,15
52,vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExecutionModule.v.out,13,84,10,49,0,0,0,6
53,vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeModule.v.out,16,116,4,56,0,0,0,14
54,vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v.out,26,175,7,140,0,0,0,41
55,vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift2.v.out,14,62,13,61,0,0,0,6
56,vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_PrealignModule.v.out,30,295,16,95,0,0,0,19
57,vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_RoundModule.v.out,36,130,20,78,0,0,0,22
58,vtr_designs/verilog/koios/attention_layer_submodules/FPLUT1.v.out,34,53,2,21,0,0,0,33
59,vtr_designs/verilog/koios/attention_layer_submodules/align.v.out,4,49,3,33,0,0,0,2
60,vtr_designs/verilog/koios/attention_layer_submodules/align_t.v.out,6,87,5,55,0,0,0,1
61,vtr_designs/verilog/koios/attention_layer_submodules/am_shift.v.out,3,37,3,37,0,0,0,1
62,vtr_designs/verilog/koios/attention_layer_submodules/am_shift_t.v.out,8,87,4,56,0,0,0,5
63,vtr_designs/verilog/koios/attention_layer_submodules/comparator.v.out,63,247,14,74,0,0,0,55
64,vtr_designs/verilog/koios/attention_layer_submodules/divideby8.v.out,3,48,3,48,0,0,0,2
65,vtr_designs/verilog/koios/attention_layer_submodules/dpram.v.out,17,10263,9,4109,1,32768,0,12
66,vtr_designs/verilog/koios/attention_layer_submodules/dpram_small.v.out,17,199,9,85,1,8192,0,12
67,vtr_designs/verilog/koios/attention_layer_submodules/dpram_t.v.out,17,5147,9,2063,1,32768,0,12
68,vtr_designs/verilog/koios/attention_layer_submodules/exception.v.out,15,124,8,51,0,0,0,10
69,vtr_designs/verilog/koios/attention_layer_submodules/expunit.v.out,152,533,19,323,0,0,0,144
70,vtr_designs/verilog/koios/attention_layer_submodules/final_out.v.out,7,58,5,49,0,0,0,5
71,vtr_designs/verilog/koios/attention_layer_submodules/final_out_t.v.out,10,111,4,78,0,0,0,7
72,vtr_designs/verilog/koios/attention_layer_submodules/fixed_point_addsub.v.out,17,206,9,89,0,0,0,10
73,vtr_designs/verilog/koios/attention_layer_submodules/float_to_int_fp16.v.out,39,531,26,375,0,0,0,16
74,vtr_designs/verilog/koios/attention_layer_submodules/int_to_float_fp16.v.out,53,473,39,340,0,0,0,29
75,vtr_designs/verilog/koios/attention_layer_submodules/logunit.v.out,633,3271,235,2293,0,0,0,499
76,vtr_designs/verilog/koios/attention_layer_submodules/lzc.v.out,9,57,6,54,0,0,0,10
77,vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v.out,302,1203,100,505,0,0,0,233
78,vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v.out,15,166,15,166,0,0,0,4
79,vtr_designs/verilog/koios/attention_layer_submodules/mode3_exp.v.out,12,132,12,132,0,0,0,4
80,vtr_designs/verilog/koios/attention_layer_submodules/mode4_adder_tree.v.out,35,306,23,219,0,0,0,20
81,vtr_designs/verilog/koios/attention_layer_submodules/mode5_ln.v.out,640,3308,242,2330,0,0,0,499
82,vtr_designs/verilog/koios/attention_layer_submodules/mode6_sub.v.out,83,990,51,522,0,0,0,40
83,vtr_designs/verilog/koios/attention_layer_submodules/mode7_exp.v.out,620,2264,88,1424,0,0,0,576
84,vtr_designs/verilog/koios/attention_layer_submodules/qadd2.v.out,3,48,3,48,0,0,0,1
85,vtr_designs/verilog/koios/attention_layer_submodules/signedmul.v.out,21,278,14,181,0,0,0,20
86,vtr_designs/verilog/koios/attention_layer_submodules/softmax.v.out,2725,14938,831,9095,0,0,0,2217
87,vtr_designs/verilog/koios/attention_layer_submodules/sub.v.out,2,10,2,10,0,0,0,0
88,vtr_designs/verilog/koios/attention_layer_submodules/sub2.v.out,3,42,2,10,0,0,0,1
89,vtr_designs/verilog/koios/attention_layer_submodules/sub_t.v.out,3,44,2,12,0,0,0,1
90,vtr_designs/verilog/koios/attention_layer_submodules/two_comp_t.v.out,4,85,3,57,0,0,0,2
91,vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add.v.out,83,2306,83,2306,0,0,0,80
92,vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add_32.v.out,136,2642,136,2642,0,0,0,40
93,vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v.out,5,3074,5,3074,0,0,0,64
94,vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul_32.v.out,677,10434,453,7330,0,0,0,640
95,vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v.out,62,2519,10,277,1,1024,0,62
96,vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram_2.v.out,398,134347,10,2121,1,1024,0,454
97,vtr_designs/verilog/koios/bnn.v.out,11734,153967,11464,153697,0,0,0,7865
98,vtr_designs/verilog/koios/clstm_like.large.v.out,169938,2522379,137582,2068519,56,102276,0,71912
99,vtr_designs/verilog/koios/clstm_like.medium.v.out,117077,1743007,95198,1433191,38,69984,0,48911
100,vtr_designs/verilog/koios/clstm_like.small.v.out,64216,963623,52814,797857,20,36720,0,25910
101,vtr_designs/verilog/koios/conv_layer.v.out,7650,116583,5249,87204,14,229376,0,4392
102,vtr_designs/verilog/koios/conv_layer_hls.v.out,8609,103001,5711,92555,21,9984,0,5103
103,vtr_designs/verilog/koios/conv_layer_submodules/matmul_4x4_systolic.v.out,949,13304,674,10458,0,0,0,476
104,vtr_designs/verilog/koios/conv_layer_submodules/output_logic.v.out,90,2337,40,925,0,0,0,59
105,vtr_designs/verilog/koios/conv_layer_submodules/processing_element.v.out,46,610,35,538,0,0,0,23
106,vtr_designs/verilog/koios/conv_layer_submodules/qadd.v.out,3,96,3,96,0,0,0,1
107,vtr_designs/verilog/koios/conv_layer_submodules/qmult.v.out,3,64,3,64,0,0,0,1
108,vtr_designs/verilog/koios/conv_layer_submodules/ram.v.out,42,1149,10,317,1,16384,0,48
109,vtr_designs/verilog/koios/conv_layer_submodules/seq_mac.v.out,26,496,21,430,0,0,0,12
110,vtr_designs/verilog/koios/conv_layer_submodules/systolic_data_setup.v.out,124,1052,52,688,0,0,0,106
111,vtr_designs/verilog/koios/conv_layer_submodules/systolic_pe_matrix.v.out,641,8412,499,7508,0,0,0,288
112,vtr_designs/verilog/koios/dla_like.medium.v.out,59205,960350,41053,629719,336,36096,0,35815
113,vtr_designs/verilog/koios/dla_like.small.v.out,23581,385624,15337,243480,96,12096,0,14923
114,vtr_designs/verilog/koios/eltwise_layer.v.out,16179,151428,10722,111299,18,294912,0,10071
115,vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub.v.out,233,1761,150,1360,0,0,0,160
116,vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_AlignModule.v.out,8,71,8,71,0,0,0,5
117,vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_AlignShift1.v.out,11,114,9,112,0,0,0,11
118,vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_AlignShift2.v.out,11,63,5,57,0,0,0,17
119,vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_ExceptionModule.v.out,23,61,13,51,0,0,0,15
120,vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_ExecutionModule.v.out,13,84,10,49,0,0,0,6
121,vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_NormalizeModule.v.out,16,116,4,56,0,0,0,14
122,vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_NormalizeShift1.v.out,26,175,7,140,0,0,0,41
123,vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_NormalizeShift2.v.out,14,62,13,61,0,0,0,6
124,vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_PrealignModule.v.out,30,295,16,95,0,0,0,19
125,vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_RoundModule.v.out,36,130,20,78,0,0,0,22
126,vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_16.v.out,86,741,72,660,0,0,0,33
127,vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7
128,vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_NormalizeModule.v.out,9,119,7,55,0,0,0,3
129,vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15
130,vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3
131,vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v.out,2523,20672,1722,16546,0,0,0,1556
132,vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic.v.out,82,733,27,367,0,0,0,71
133,vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic.v.out,21,249,13,161,0,0,0,12
134,vtr_designs/verilog/koios/eltwise_layer_submodules/pe_array.v.out,2381,19090,1649,15486,0,0,0,1465
135,vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v.out,591,4723,408,3822,0,0,0,366
136,vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v.out,42,1149,10,317,1,16384,0,48
137,vtr_designs/verilog/koios/eltwise_layer_submodules/seq_add.v.out,9,114,9,114,0,0,0,4
138,vtr_designs/verilog/koios/eltwise_layer_submodules/seq_mul.v.out,95,855,81,774,0,0,0,36
139,vtr_designs/verilog/koios/eltwise_layer_submodules/seq_sub.v.out,242,1875,159,1474,0,0,0,163
140,vtr_designs/verilog/koios/gemm_layer.v.out,170031,1592804,95585,1209011,0,0,0,143788
141,vtr_designs/verilog/koios/lstm.v.out,18643,408125,12261,303929,13,778240,0,15957
142,vtr_designs/verilog/koios/reduction_layer.v.out,1988,39979,1311,30640,1,65536,0,1327
143,vtr_designs/verilog/koios/softmax.v.out,16892,126151,10628,95382,0,0,0,10901
144,vtr_designs/verilog/koios/spmv.v.out,13935,65715,7908,40492,229,234240,0,9013
145,vtr_designs/verilog/koios/test.v.out,176,2502,154,1906,0,0,0,68
146,vtr_designs/verilog/koios/test_submodules/FPMult_16.v.out,86,741,72,660,0,0,0,33
147,vtr_designs/verilog/koios/test_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7
148,vtr_designs/verilog/koios/test_submodules/FPMult_NormalizeModule.v.out,9,119,7,55,0,0,0,3
149,vtr_designs/verilog/koios/test_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15
150,vtr_designs/verilog/koios/test_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3
151,vtr_designs/verilog/koios/test_submodules/dot_product_16_8_30_4.v.out,67,1480,59,968,0,0,0,32
152,vtr_designs/verilog/koios/test_submodules/dsp_block_16_8.v.out,19,518,15,262,0,0,0,9
153,vtr_designs/verilog/koios/test_submodules/seq_mul.v.out,95,855,81,774,0,0,0,36
154,vtr_designs/verilog/koios/tiny_darknet_like.medium.v.out,216648,1572385,144988,1241436,629,51074912,0,126996
155,vtr_designs/verilog/koios/tiny_darknet_like.small.v.out,63929,463452,42771,369669,156,50585920,0,37336
156,vtr_designs/verilog/koios/tpu_like.medium.v.out,38478,386427,32382,318961,2,16384,0,16920
157,vtr_designs/verilog/koios/tpu_like.medium_submodules/activation.v.out,1749,6723,28,3339,0,0,0,1833
158,vtr_designs/verilog/koios/tpu_like.medium_submodules/cfg.v.out,125,677,50,508,0,0,0,117
159,vtr_designs/verilog/koios/tpu_like.medium_submodules/control.v.out,51,90,15,18,0,0,0,39
160,vtr_designs/verilog/koios/tpu_like.medium_submodules/matmul_32x32_systolic.v.out,35730,356766,32143,305274,0,0,0,13971
161,vtr_designs/verilog/koios/tpu_like.medium_submodules/norm.v.out,157,2690,20,1626,0,0,0,148
162,vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic.v.out,1227,49758,1071,16732,0,0,0,193
163,vtr_designs/verilog/koios/tpu_like.medium_submodules/pool.v.out,38,1226,17,1132,0,0,0,32
164,vtr_designs/verilog/koios/tpu_like.medium_submodules/processing_element.v.out,28,253,25,236,0,0,0,12
165,vtr_designs/verilog/koios/tpu_like.medium_submodules/qadd.v.out,3,48,3,48,0,0,0,1
166,vtr_designs/verilog/koios/tpu_like.medium_submodules/qmult.v.out,3,32,3,32,0,0,0,1
167,vtr_designs/verilog/koios/tpu_like.medium_submodules/ram.v.out,266,6709,10,1141,1,8192,0,384
168,vtr_designs/verilog/koios/tpu_like.medium_submodules/seq_mac.v.out,20,203,17,186,0,0,0,10
169,vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup.v.out,1433,10235,1081,9215,0,0,0,1416
170,vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_pe_matrix.v.out,31814,284676,28742,267268,0,0,0,12289
171,vtr_designs/verilog/koios/tpu_like.small.v.out,10815,107209,8414,85473,2,16384,0,5304
172,vtr_designs/verilog/koios/tpu_like.small_submodules/activation.v.out,901,3427,28,1707,0,0,0,937
173,vtr_designs/verilog/koios/tpu_like.small_submodules/cfg.v.out,125,613,50,444,0,0,0,117
174,vtr_designs/verilog/koios/tpu_like.small_submodules/control.v.out,51,90,15,18,0,0,0,39
175,vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v.out,9239,91662,8175,78074,0,0,0,3704
176,vtr_designs/verilog/koios/tpu_like.small_submodules/norm.v.out,93,1394,20,842,0,0,0,84
177,vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v.out,382,12862,287,4316,0,0,0,116
178,vtr_designs/verilog/koios/tpu_like.small_submodules/pool.v.out,34,664,17,588,0,0,0,27
179,vtr_designs/verilog/koios/tpu_like.small_submodules/processing_element.v.out,28,253,25,236,0,0,0,12
180,vtr_designs/verilog/koios/tpu_like.small_submodules/qadd.v.out,3,48,3,48,0,0,0,1
181,vtr_designs/verilog/koios/tpu_like.small_submodules/qmult.v.out,3,32,3,32,0,0,0,1
182,vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v.out,138,3349,10,597,1,8192,0,192
183,vtr_designs/verilog/koios/tpu_like.small_submodules/seq_mac.v.out,20,203,17,186,0,0,0,10
184,vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v.out,489,3211,297,2623,0,0,0,472
185,vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_pe_matrix.v.out,7974,71428,7206,67076,0,0,0,3073
186,vtr_designs/verilog/mcml.v.out,11823,358449,10050,317148,10,3616,0,5699
187,vtr_designs/verilog/mkDelayWorker32B.v.out,2100,38523,1238,29389,9,7781,0,1395
188,vtr_designs/verilog/mkPktMerge.v.out,459,9878,223,6840,3,1836,0,318
189,vtr_designs/verilog/mkSMAdapter4B.v.out,1355,8415,834,6877,3,607,0,899
190,vtr_designs/verilog/multiclock_output_and_latch.v.out,19,53,15,18,0,0,0,7
191,vtr_designs/verilog/multiclock_output_and_latch_submodules/and_latch.v.out,5,5,4,4,0,0,0,2
192,vtr_designs/verilog/multiclock_reader_writer.v.out,27,100,7,18,0,0,0,27
193,vtr_designs/verilog/multiclock_separate_and_latch.v.out,15,18,13,16,0,0,0,4
194,vtr_designs/verilog/multiclock_separate_and_latch_submodules/and_latch.v.out,5,5,4,4,0,0,0,2
195,vtr_designs/verilog/or1200.v.out,1279,11924,567,6634,2,320,0,932
196,vtr_designs/verilog/raygentop.v.out,1853,9675,539,6114,1,168,0,1559
197,vtr_designs/verilog/sha.v.out,251,3527,48,1376,0,0,0,246
198,vtr_designs/verilog/single_ff.v.out,3,3,3,3,0,0,0,1
199,vtr_designs/verilog/single_wire.v.out,2,2,2,2,0,0,0,0
200,vtr_designs/verilog/spree.v.out,1114,7376,587,5470,4,960,0,679
201,vtr_designs/verilog/stereovision0.v.out,3960,31478,3389,26813,0,0,0,2374
202,vtr_designs/verilog/stereovision0_submodules/combine_res.v.out,13,110,11,88,0,0,0,8
203,vtr_designs/verilog/stereovision0_submodules/find_max.v.out,130,949,71,614,0,0,0,105
204,vtr_designs/verilog/stereovision0_submodules/lp_fltr.v.out,14,112,12,92,0,0,0,11
205,vtr_designs/verilog/stereovision0_submodules/lp_fltr_v1.v.out,26,174,24,154,0,0,0,14
206,vtr_designs/verilog/stereovision0_submodules/lp_fltr_v2.v.out,26,174,24,154,0,0,0,14
207,vtr_designs/verilog/stereovision0_submodules/lp_fltr_v4.v.out,26,174,24,154,0,0,0,14
208,vtr_designs/verilog/stereovision0_submodules/my_fifo_1.v.out,6,34,6,34,0,0,0,3
209,vtr_designs/verilog/stereovision0_submodules/my_fifo_179.v.out,6,34,6,34,0,0,0,3
210,vtr_designs/verilog/stereovision0_submodules/my_fifo_2.v.out,6,38,6,38,0,0,0,3
211,vtr_designs/verilog/stereovision0_submodules/my_fifo_316.v.out,6,34,6,34,0,0,0,3
212,vtr_designs/verilog/stereovision0_submodules/my_fifo_359.v.out,6,34,6,34,0,0,0,3
213,vtr_designs/verilog/stereovision0_submodules/my_fifo_496.v.out,6,34,6,34,0,0,0,3
214,vtr_designs/verilog/stereovision0_submodules/my_fifo_89.v.out,6,34,6,34,0,0,0,3
215,vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v.out,117,773,98,754,0,0,0,109
216,vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v.out,145,1365,106,1033,0,0,0,130
217,vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v.out,185,1760,127,1247,0,0,0,173
218,vtr_designs/verilog/stereovision0_submodules/scaler.v.out,161,1167,131,925,0,0,0,100
219,vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v.out,92,660,82,544,0,0,0,45
220,vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v.out,43,408,33,292,0,0,0,39
221,vtr_designs/verilog/stereovision0_submodules/sh_reg_1.v.out,4,18,4,18,0,0,0,1
222,vtr_designs/verilog/stereovision0_submodules/v_fltr_316.v.out,32,186,32,186,0,0,0,12
223,vtr_designs/verilog/stereovision0_submodules/v_fltr_496.v.out,88,522,88,522,0,0,0,36
224,vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v.out,245,2827,206,2495,0,0,0,172
225,vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_5_20.v.out,280,3182,222,2669,0,0,0,215
226,vtr_designs/verilog/stereovision1.v.out,4583,40610,3241,28070,0,0,0,2709
227,vtr_designs/verilog/stereovision1_submodules/corr.v.out,13,146,10,98,0,0,0,7
228,vtr_designs/verilog/stereovision1_submodules/corr_seq.v.out,17,178,14,130,0,0,0,11
229,vtr_designs/verilog/stereovision1_submodules/my_divider.v.out,53,373,26,122,0,0,0,42
230,vtr_designs/verilog/stereovision1_submodules/my_wrapper_divider.v.out,72,440,38,181,0,0,0,53
231,vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v.out,120,860,98,757,0,0,0,79
232,vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v.out,94,1052,70,950,0,0,0,85
233,vtr_designs/verilog/stereovision1_submodules/sh_reg.v.out,6,34,6,34,0,0,0,2
234,vtr_designs/verilog/stereovision1_submodules/wrapper_corr_10.v.out,195,2184,162,1656,0,0,0,100
235,vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20.v.out,92,1058,92,1058,0,0,0,64
236,vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v.out,176,1644,158,1356,0,0,0,86
237,vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v.out,21,292,15,195,0,0,0,18
238,vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_10.v.out,258,3042,213,2320,0,0,0,136
239,vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_20.v.out,123,1492,123,1492,0,0,0,66
240,vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v.out,522,4182,356,2664,0,0,0,330
241,vtr_designs/verilog/stereovision1_submodules/wrapper_norm_seq.v.out,165,1172,91,557,0,0,0,122
242,vtr_designs/verilog/stereovision2.v.out,3134,57735,1969,30601,0,0,0,2314
243,vtr_designs/verilog/stereovision2_submodules/fifo226.v.out,6,34,6,34,0,0,0,3
244,vtr_designs/verilog/stereovision2_submodules/fifo316.v.out,6,34,6,34,0,0,0,3
245,vtr_designs/verilog/stereovision2_submodules/fifo496.v.out,6,34,6,34,0,0,0,3
246,vtr_designs/verilog/stereovision2_submodules/fltr_compute_f1.v.out,24,451,11,212,0,0,0,22
247,vtr_designs/verilog/stereovision2_submodules/fltr_compute_f2.v.out,22,417,11,212,0,0,0,20
248,vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3.v.out,22,414,11,212,0,0,0,19
249,vtr_designs/verilog/stereovision2_submodules/fltr_compute_h1.v.out,22,414,11,212,0,0,0,19
250,vtr_designs/verilog/stereovision2_submodules/fltr_compute_h2.v.out,22,417,11,212,0,0,0,20
251,vtr_designs/verilog/stereovision2_submodules/fltr_compute_h3.v.out,22,414,11,212,0,0,0,19
252,vtr_designs/verilog/stereovision2_submodules/fltr_compute_h4.v.out,24,451,11,212,0,0,0,22
253,vtr_designs/verilog/stereovision2_submodules/h_fltr.v.out,256,5604,156,2643,0,0,0,197
254,vtr_designs/verilog/stereovision2_submodules/my_fir_f1.v.out,25,560,11,143,0,0,0,22
255,vtr_designs/verilog/stereovision2_submodules/my_fir_f2.v.out,23,496,11,143,0,0,0,20
256,vtr_designs/verilog/stereovision2_submodules/my_fir_f3.v.out,23,496,11,143,0,0,0,20
257,vtr_designs/verilog/stereovision2_submodules/my_fir_h1.v.out,23,496,11,143,0,0,0,20
258,vtr_designs/verilog/stereovision2_submodules/my_fir_h2.v.out,23,496,11,143,0,0,0,20
259,vtr_designs/verilog/stereovision2_submodules/my_fir_h3.v.out,23,496,11,143,0,0,0,20
260,vtr_designs/verilog/stereovision2_submodules/my_fir_h4.v.out,23,496,11,143,0,0,0,20
261,vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v.out,86,1034,65,948,0,0,0,58
262,vtr_designs/verilog/stereovision2_submodules/steer_fltr.v.out,51,1363,37,937,0,0,0,42
263,vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v.out,218,3402,137,1908,0,0,0,162
264,vtr_designs/verilog/stereovision2_submodules/v_fltr_316x7.v.out,60,424,60,424,0,0,0,28
265,vtr_designs/verilog/stereovision2_submodules/v_fltr_496x7.v.out,60,424,60,424,0,0,0,28
266,vtr_designs/verilog/stereovision3.v.out,266,641,33,181,0,0,0,256
