module ALU_N_bits#(parameter N) (input logic [N-1:0] num_1, num_2,
											input logic [3:0] ctrl,
											output logic [3:0] flags,
											output logic [N-1:0] y);
											
					//flags 3 2 1 0
					//      Z N C V
					
					//conrol 
					//0001 suma
					//0010 resta
					//0011 and
					//0100 or
					//0101 xor
					//0110 not
					//0111 left shift aritmetico
					//1000 right shift aritmetico
					//1001 left shift logico
					//1010 right shift logico
					
					
					
					
					
					
											
											
											
											
endmodule 
	  