================================================================================ 
Commit: 6e11293166bf4a4590c4436a76a57c1355e98364 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 11:11:21 2025 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen and License file for ARL-S 5192_81 label.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 0469df9ef406895a0361f42012e61d89449ecbe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:04:25 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_5192_81

Hsd-es-id: N/A"
Original commit date: Wed May 7 10:00:41 2025 -0700
Original commit hash: b72f4046b2f28d81b7a4bf03eb0e2f75fd33460a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 19facb14c9bca94eb351389b65d10b6dba67381e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:04:21 2025 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL-P][CRB] Enable S0ix Support for MTL-P CRB Platform"

This reverts commit 37c7f786e4fbc036c7e3564f9665655f39ecf13c.

Wed May 7 21:19:20 2025 +0530
Original commit date: Wed May 7 21:19:20 2025 +0530
Original commit hash: e26a2a152ec11996e9e7e7597aa713f4afb62094

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5CrbFab2Bom2.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 660848d9e1dc4b48112a21645075b02370b09e5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:04:16 2025 +0530 
-------------------------------------------------------------------------------- 
Revert "[ECG][MTL] Cleanup ECG MTL Specific Code"

This reverts commit cc10bc0c5687a2094e5343ccd8bde5cb1d5ce513.

Wed May 7 21:18:46 2025 +0530
Original commit date: Wed May 7 21:18:46 2025 +0530
Original commit hash: a480755ab7b9b8f081eb5471020f88b28e387556

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5CrbFab2.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5CrbFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvpFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5RvpFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5TcpRvpFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5PpvFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePCrbBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsSbcBoardConfigPatchTable.h

================================================================================ 
Commit: ab87c53cd1625726708dc1124ff94ee5d67c3efc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:04:11 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_5192_80

Hsd-es-id: N/A"
Original commit date: Wed May 7 06:41:49 2025 -0700
Original commit hash: 9b4d14321d73ec35386e2943dc7ac64548caf9cc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b80f8215a1de12191b76be24276e98502f3faa8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:04:07 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_5192_00

Hsd-es-id: N/A"
Original commit date: Tue May 6 21:32:04 2025 -0700
Change-Id: Ibe9ee4b08e50f0e8ed2f0c0ab065bbb654539d4e
Original commit hash: 4a7e2b7b10e09b3d06dbee0a8de28595a705c405

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 34c1ea1c5565492f8279dfc7703ca3e5f37959f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:04:03 2025 +0530 
-------------------------------------------------------------------------------- 
TBT5 Mail box SetMaxPayloadSize() command failed due to timeout

[Issue Description]
TBT5 on PCH RP Mail box SetMaxPayloadSize() command failed
due to timeout.

[Resolution]
Since PCI Bus number is starting 80h on PCH RP, add RP Bus base number
for temp Bus number assignment.

Package/Module: PlatSamplePkg

[Impacted Platform]
S, Hx

Hsd-es-id: 16027298786
Original commit date: Tue Apr 29 14:57:06 2025 +0800
Change-Id: I4768ebb9c909d36910c8fd0060861789f5355efe
Original commit hash: 6fa064173bb4b4676d1457b3160f037b5928f215

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c

================================================================================ 
Commit: 8e0f1a4770cb66dc5529e3a0b73c919d0b690c0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:03:58 2025 +0530 
-------------------------------------------------------------------------------- 
DLRM for Storage - incorrect description

[Issue Description]
The wording at the end of the description for DLRM knob is incorrect.

[Resolution]
Updated the description for the DLRM knob to correctly reflect that, it
reduces active power usage.

Package/Module:PlatSamplePkg

[Impacted Platform]
All

Hsd-es-id: 14024957501
Original commit date: Fri Apr 25 15:05:29 2025 -0700
Change-Id: I77be3dafde419677405b66bec73a382221261442
Original commit hash: 4556df8e76a044bb79f11f4bcf617d7961a10a07

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: c70edc98914d98c87d4ef087ed9bcc1531825f73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:03:54 2025 +0530 
-------------------------------------------------------------------------------- 
Enable BME for Barlow Ridge Router

[Feature Description]
BIOS shall set the BME on all Intel Barlow Ridge PCIe switches.
It will be done on the end of DXE phase to enable BME before
connecting device drivers including PXE OPROM
behind the BR PCIe tree.

Package/Module:
PlatSamplePkg

[Impacted Platform]
All

Hsd-es-id: 15017737279
Original commit date: Thu Jan 2 16:57:31 2025 +0800
Change-Id: I93c2aed325bb9428be45a730e5b85b29aea91736
Original commit hash: 5a97aef755082d2a00c28919420dc9292bf39a3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeTbtDisBmeLib.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.c
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakePlatSamplePkg/Features/Tbt/Include/Library/BrRouterSupportLib.h
MeteorLakePlatSamplePkg/Features/Tbt/Library/BrRouterSupportLib/BrRouterSupportLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/BrRouterSupportLib/BrRouterSupportLib.inf
MeteorLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c
MeteorLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.inf
MeteorLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 2c6fb53b36375aeed4747a6c9444f93e363c1601 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:03:48 2025 +0530 
-------------------------------------------------------------------------------- 
[OC] Need to disable 32B memory accesses from graphics

[Feature Description]
When XMP is enabled or other manual memory OC, BIOS
needs to clear bit 30 in GT and Media to disable 32B memory
access.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S, HX

Hsd-es-id: 16027298541
Original commit date: Wed Apr 23 12:12:05 2025 -0700
Change-Id: I17c0d3626805c4e09938d0df312e03856eed0fdc
Original commit hash: 6e38f688948a42c22701accd323a66258d6c7a99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c

================================================================================ 
Commit: 12bf23789e36f66d24bf0ec1b210465e84d73e1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:03:43 2025 +0530 
-------------------------------------------------------------------------------- 
Pen Testing fixes

[Feature Description]
Pen Testing fixes

Package/Module: Intel\Features\BluetoothPkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16027186954
Original commit date: Thu Apr 24 14:58:37 2025 +0530
Change-Id: I05e3bdd65cfbe630867a00adef1255181039165f
Original commit hash: a8848b6ca2ee2686b264248d56799ea80f9c8336

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigGetRemoteData.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gap.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_client.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/hci.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/l2cap.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/smp.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/src/utils.c
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.c
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidParser.c
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidProtocol.c
Features/BluetoothPkg/HidKbDxe/KeyBoard.c
Features/BluetoothPkg/HidMouseDxe/EfiMouse.c

================================================================================ 
Commit: 740ca28294fd0c5097f9d7379258516ac9d429ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:03:38 2025 +0530 
-------------------------------------------------------------------------------- 
Incorrect CSME version shown in BIOS page.

[Issue Description]
Incorrect CSME version shown in BIOS page, as BIOS
has overwritten the first byte of MBP Item containing
CSME version

[Resolution]
Fixed macro to build abstract MBP Item definition

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 13013004971
Original commit date: Thu Apr 10 15:18:35 2025 +0200
Change-Id: Iff58995b4cde2ca4a52be842326faade14c912ae
Original commit hash: 6fbdbea6df281b10107fb0e45a3d54ab64c86cd6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MeBiosPayloadData.h

================================================================================ 
Commit: fef33cdfeb1f06f86b5ac749c4cf65fd93957332 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:03:34 2025 +0530 
-------------------------------------------------------------------------------- 
Fix function parameters in SerialIoSpiPrivateLib

[Issue Description]
Parameters in SerialIoSpiControllerBusInit are swapped.

[Resolution]
Fixed function call.

Package/Module: ClientOneSiliconPkg/Spi

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18041989631
Original commit date: Thu Apr 3 13:41:56 2025 +0200
Change-Id: Ic4302a9af6987a9193ded950ce6d07e16a96f0a3
Original commit hash: 07d146d4f629477f48db7308c596687bdbe9afc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiPrivateLib.c

================================================================================ 
Commit: e8c01607f41ecbbe9c2b1efbc4c0f4ac89faccc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:03:30 2025 +0530 
-------------------------------------------------------------------------------- 
[ECG][MTL] Cleanup ECG MTL Specific Code

[Issue Description]
  Need to cleanup ECG MTL Code related to GPIO and Patch Table, which is causing GPIO Overflow
  error in BIOS as maximum GPIO Configurable limit is set as 100

[Resolution]
  Cleanup ECG MTL Code related to GPIO and Patch Table, which is causing GPIO Overflow
  error in BIOS as maximum GPIO Configurable limit is set as 100

Package/Module:
  MeteorLakeBoardPkg

[Impacted Platform]
    MTL

Hsd-es-id: 16027028551
Original commit date: Fri Feb 7 21:30:39 2025 +0530
Change-Id: Icc652fce7a052ec0a5438d13991805ef13bb5bb9
Original commit hash: cc10bc0c5687a2094e5343ccd8bde5cb1d5ce513

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5CrbFab2.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5CrbFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvpFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5RvpFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5TcpRvpFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5PpvFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePCrbBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsSbcBoardConfigPatchTable.h

================================================================================ 
Commit: fc69a94047735f4980a5f34f52320feb37ad621a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:03:24 2025 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][CRB] Enable S0ix Support for MTL-P CRB Platform

[Issue Description]
  MTL-P CRB system not able to get s0ix value when enter Modern Standby mode
  due to shared CLKREQ#/REFCLK across multiple root ports

[Resolution]
  For S0ix implementation an independent CLKREQ#/REFCLK signal is required per root port and
  modifying the existing sharedCLK configuration will block the usage of other device on the root port.
  so for S0ix support, new FAB-ID is created with which S0ix can be validated.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
  MTL`

Hsd-es-id: 16026978760
Original commit date: Sat Mar 29 14:00:21 2025 +0530
Change-Id: I004b6964e6a489de967db598a1bb3b3f35890bee
Original commit hash: 37c7f786e4fbc036c7e3564f9665655f39ecf13c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5CrbFab2Bom2.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 372fc221b29c6cbe1920e4f6a00afa312badf289 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:03:15 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 2.10.4.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Apr 23 09:15:03 2025 -0700
Change-Id: Ib6479c164fe88bee617e192283dbbdbdba89012c
Original commit hash: 01bc7177b3e655b0e5d9c0d2c3375c8b77a98f2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 18dd714764a5890b4e4b19589b8eac27fe33aabd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:03:11 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 2.10.3.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Apr 23 09:11:37 2025 -0700
Change-Id: I6ae749a164b039bfe270b7dbe6dd7015aa636474
Original commit hash: 3976c5477ac14d3259c5be0ae566d7d7912b9b3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4ef0ad033e912e0992d68a302cf0e83829c68ee2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:03:05 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-S/Hx | DDR5] Vendor Specific settings for all Configs

[Feature Description]
MRC must apply the following settings:
1. Need to apply vendor specific taps for 1DPC 2R for
   5600 capable dimms

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, Hx

Hsd-es-id: 14024916875
Original commit date: Fri Apr 18 14:09:29 2025 -0700
Change-Id: I65db121da29b8adf1854ebf56390dfd0b687d875
Original commit hash: fd9ad2a48050a97f85277191e8914cf20271278f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 1a4bf46dbae944e69fd299f101376c041213b738 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:02:59 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 2.10.3.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 17 15:40:03 2025 -0700
Change-Id: Ib4c7ffe895b41665d4b935e668be0454aae24e21
Original commit hash: 34f977a7f2853f666067cfe9e0e0dc65717c0421

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0febfe85de43e9f63a863eff9a5fcd8a00758f0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:02:55 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-S/Hx | DDR5] Vendor Specific settings for all Configs

[Feature Description]
MRC must apply the following settings:
1. TxVref to 74p for Dual Rank
2. Apply the existing vendor specific settings for DIMM
   capable frequency
3. Change timing offset for 6400.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, Hx

Hsd-es-id: 14024702647
Original commit date: Thu Mar 27 10:01:54 2025 -0700
Change-Id: Id591f2809a37dae24f53c3fc2c3395c65625a373
Original commit hash: cd3c2351c6ebe0b2d89b5bd4b15d450759a77239

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: e7decf173e48d84d807cb59a9802202856ed8b5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:02:47 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 2.10.3.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 17 15:22:36 2025 -0700
Change-Id: I439d318ac480287020d6cfbf3270b2b30436b0e2
Original commit hash: 5b7045907de7c802fdbb02d618eb20215114e205

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a83d66b8e94dc34f2b175fc45f395a1db32eda92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:02:41 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-S/Hx | DDR5] Force CKD disable for 2DPC 1R1R config

[Feature Description]
MRC must force CKD feature in disable mode for 2DPC 1R1R configs

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, Hx

Hsd-es-id: 14024887189
Original commit date: Thu Mar 27 10:52:42 2025 -0700
Change-Id: I47a778096c6251764ca6281287e3f4f9b87e7c31
Original commit hash: f9f7c39fc9b3bd417150f9b30522b7a4281e45e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 6a5917915a3c9fac92f54fe43b90bebec0c2990b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:02:35 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 2.10.3.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 17 15:21:15 2025 -0700
Change-Id: Ia7017aa6f9e6518ead0c530472bef6f4210d7139
Original commit hash: d285a87064a3ed2d5e8e6abf799a983a19afd2a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aaab87200f7a4547b1f5e2c03e11dbab4a55dc6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:02:30 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] Modify ECT pattern and Add Functional CMD test

[Feature Description]
1. ECT: Create 2N pattern
   Create new pattern: ConfigCadbLmnPatternGalois
   Change UniseqMode: LMN + PatBuf + GALOIS
2. Add Option CaParityForCmd and default to Auto
3. Add knob IsCaParityForCmd
   With CaParityForCmd=Auto, set IsCaParityForCmd=0 to run Functional
   CMD mode
4. Setup functional CMD mode with SetupIOTestCADB and SelectReutRanks
5. Change BitLaneFailures from UINT64 to UINT32 to avoid buffer
   overflow
6. Move JEDEC Reset in Linear1DSweep to be before ChangeMargin as
   JEDEC Reset will resets the changes applied in ChangeMargin
7. Trigger IoReset and DllReset when the runs failed in
   CmdT and CmdV sweep
8. Extend CmdT sweep range for 2N with functional CMD mode
9. Add CaT, CsT, CaV, CsV to RMT margin list

Additional Changes:
Current NCount is not matching with spec.
Calculate NCount based on frequency with added 10% guardband,
round to the next 32 multiplier - 1 due to PatBuf will repeats
every 32 UI.
Disable RMC for Boot Time Optimization

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL DDR5

Hsd-es-id: 15017573952
Original commit date: Tue Mar 11 13:47:13 2025 +0800
Change-Id: I100e1f50c37b4f0a84bfb29c38ddcac8c1554215
Original commit hash: 997062168b8cfc8e596212aa5b302b91acf05f29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 3b010423f643d0505486bc123f8f53bad97a71b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:02:20 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 2.10.3.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 17 15:20:13 2025 -0700
Change-Id: I3e5097a9323631465f4fffe6ab08da614bff7342
Original commit hash: 093ceddec2eb8313e60a713d863c9ef1ffe00b6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60d9f31133cbb220c90d5b785e5231d85d999afb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:02:14 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_5124_84

Hsd-es-id: N/A"
Original commit date: Thu Apr 24 03:25:11 2025 -0700
Original commit hash: 3990c0f1621a9aca01fdbdd5ac04fa84055f07eb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d6ab1913f2147d6a22025030c8f1d0691dfbf587 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 19 10:02:03 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_5124_83

Hsd-es-id: N/A"
Original commit date: Tue Apr 1 07:25:44 2025 -0700
Original commit hash: 45ce09039fad37486ac76c63fa16c43438d4d689

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
