$date
	Mon Dec 09 14:22:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 8 ! count [7:0] $end
$var reg 1 " clk $end
$var reg 1 # m $end
$var reg 1 $ rst $end
$var integer 32 % delay [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # mode $end
$var wire 1 $ rst $end
$var reg 8 & count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b111 %
1$
1#
0"
b0 !
$end
#5
b11111111 !
b11111111 &
0$
1"
#7
0#
#10
0"
#14
b1101 %
1#
#15
b11111110 !
b11111110 &
1"
#20
0"
#25
b11111101 !
b11111101 &
1"
#27
b101 %
0#
#30
0"
#32
b1010 %
1#
#35
b11111100 !
b11111100 &
1"
#40
0"
#42
b1011 %
#45
b11111011 !
b11111011 &
1"
#50
0"
#53
b1101 %
#55
b11111010 !
b11111010 &
1"
#60
0"
#65
b11111001 !
b11111001 &
1"
#66
b1001 %
#70
0"
#75
b11111010 !
b11111010 &
1"
b1000 %
0#
#80
0"
#83
b111 %
1#
#85
b11111001 !
b11111001 &
1"
#90
0"
b1101 %
0#
#95
b11111010 !
b11111010 &
1"
#100
0"
#103
b1001 %
1#
#105
b11111001 !
b11111001 &
1"
#110
0"
#112
0#
#115
b11111010 !
b11111010 &
1"
#120
0"
#121
1#
#125
b11111001 !
b11111001 &
1"
#130
0"
b111 %
0#
#135
b11111010 !
b11111010 &
1"
#137
b1010 %
#140
0"
#145
b11111011 !
b11111011 &
1"
#147
b1011 %
#150
0"
#155
b11111100 !
b11111100 &
1"
#158
b1000 %
1#
#160
0"
#165
b11111011 !
b11111011 &
1"
#166
b101 %
0#
#170
0"
#171
b110 %
#175
b11111100 !
b11111100 &
1"
#177
b1001 %
1#
#180
0"
#185
b11111011 !
b11111011 &
1"
#186
b1000 %
0#
#190
0"
#194
b1001 %
1#
#195
b11111010 !
b11111010 &
1"
#200
0"
#203
b1010 %
#205
b11111001 !
b11111001 &
1"
#210
0"
#213
b110 %
0#
#215
b11111010 !
b11111010 &
1"
#219
b1101 %
1#
#220
0"
#225
b11111001 !
b11111001 &
1"
#230
0"
#232
b1001 %
#235
b11111000 !
b11111000 &
1"
#240
0"
#241
b111 %
#245
b11110111 !
b11110111 &
1"
#248
b1110 %
#250
0"
#255
b11110110 !
b11110110 &
1"
#260
0"
#265
b11110101 !
b11110101 &
1"
#270
0"
#275
b11110100 !
b11110100 &
1"
#276
