{"vcs1":{"timestamp_begin":1747742678.556761618, "rt":12.09, "ut":12.25, "st":0.74}}
{"vcselab":{"timestamp_begin":1747742690.727650297, "rt":0.43, "ut":0.30, "st":0.12}}
{"link":{"timestamp_begin":1747742691.243789556, "rt":0.46, "ut":0.21, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747742677.782148446}
{"VCS_COMP_START_TIME": 1747742677.782148446}
{"VCS_COMP_END_TIME": 1747742691.849586409}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 493604}}
{"vcselab": {"peak_mem": 183888}}
