{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 12:50:36 2015 " "Info: Processing started: Tue Sep 29 12:50:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2CLK -c DE2CLK --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2CLK -c DE2CLK --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "templ\[2\]~latch " "Warning: Node \"templ\[2\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templ\[3\]~latch " "Warning: Node \"templ\[3\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templ\[0\]~latch " "Warning: Node \"templ\[0\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templ\[1\]~latch " "Warning: Node \"templ\[1\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temph\[1\]~latch " "Warning: Node \"temph\[1\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temph\[0\]~latch " "Warning: Node \"temph\[0\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temph\[2\]~latch " "Warning: Node \"temph\[2\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temph\[3\]~latch " "Warning: Node \"temph\[3\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "keyb:u11\|pressout " "Info: Detected ripple clock \"keyb:u11\|pressout\" as buffer" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyb:u11\|pressout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:u1\|clks " "Info: Detected ripple clock \"clkdiv:u1\|clks\" as buffer" {  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkdiv:u1\|clks" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:u1\|clkms " "Info: Detected ripple clock \"clkdiv:u1\|clkms\" as buffer" {  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 10 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkdiv:u1\|clkms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyb:u2\|pressout " "Info: Detected ripple clock \"keyb:u2\|pressout\" as buffer" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyb:u2\|pressout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register keyb:u2\|sft\[6\] register keyb:u2\|pressout 292.57 MHz 3.418 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 292.57 MHz between source register \"keyb:u2\|sft\[6\]\" and destination register \"keyb:u2\|pressout\" (period= 3.418 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.969 ns + Longest register register " "Info: + Longest register to register delay is 2.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyb:u2\|sft\[6\] 1 REG LCFF_X2_Y12_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N7; Fanout = 3; REG Node = 'keyb:u2\|sft\[6\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u2|sft[6] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.512 ns) 0.927 ns keyb:u2\|Equal0~1 2 COMB LCCOMB_X2_Y12_N28 1 " "Info: 2: + IC(0.415 ns) + CELL(0.512 ns) = 0.927 ns; Loc. = LCCOMB_X2_Y12_N28; Fanout = 1; COMB Node = 'keyb:u2\|Equal0~1'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.927 ns" { keyb:u2|sft[6] keyb:u2|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfiles/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.322 ns) 2.035 ns keyb:u2\|Equal0~2 3 COMB LCCOMB_X2_Y12_N2 1 " "Info: 3: + IC(0.786 ns) + CELL(0.322 ns) = 2.035 ns; Loc. = LCCOMB_X2_Y12_N2; Fanout = 1; COMB Node = 'keyb:u2\|Equal0~2'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.108 ns" { keyb:u2|Equal0~1 keyb:u2|Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfiles/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.521 ns) 2.873 ns keyb:u2\|pressout~0 4 COMB LCCOMB_X2_Y12_N14 1 " "Info: 4: + IC(0.317 ns) + CELL(0.521 ns) = 2.873 ns; Loc. = LCCOMB_X2_Y12_N14; Fanout = 1; COMB Node = 'keyb:u2\|pressout~0'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.838 ns" { keyb:u2|Equal0~2 keyb:u2|pressout~0 } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.969 ns keyb:u2\|pressout 5 REG LCFF_X2_Y12_N15 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.969 ns; Loc. = LCFF_X2_Y12_N15; Fanout = 2; REG Node = 'keyb:u2\|pressout'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { keyb:u2|pressout~0 keyb:u2|pressout } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.451 ns ( 48.87 % ) " "Info: Total cell delay = 1.451 ns ( 48.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.518 ns ( 51.13 % ) " "Info: Total interconnect delay = 1.518 ns ( 51.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.969 ns" { keyb:u2|sft[6] keyb:u2|Equal0~1 keyb:u2|Equal0~2 keyb:u2|pressout~0 keyb:u2|pressout } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.969 ns" { keyb:u2|sft[6] {} keyb:u2|Equal0~1 {} keyb:u2|Equal0~2 {} keyb:u2|pressout~0 {} keyb:u2|pressout {} } { 0.000ns 0.415ns 0.786ns 0.317ns 0.000ns } { 0.000ns 0.512ns 0.322ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.210 ns - Smallest " "Info: - Smallest clock skew is -0.210 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.651 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.602 ns) 2.651 ns keyb:u2\|pressout 2 REG LCFF_X2_Y12_N15 2 " "Info: 2: + IC(1.023 ns) + CELL(0.602 ns) = 2.651 ns; Loc. = LCFF_X2_Y12_N15; Fanout = 2; REG Node = 'keyb:u2\|pressout'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.625 ns" { CLOCK_50 keyb:u2|pressout } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 61.41 % ) " "Info: Total cell delay = 1.628 ns ( 61.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 38.59 % ) " "Info: Total interconnect delay = 1.023 ns ( 38.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 keyb:u2|pressout } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.651 ns" { CLOCK_50 {} CLOCK_50~combout {} keyb:u2|pressout {} } { 0.000ns 0.000ns 1.023ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.861 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns keyb:u2\|sft\[6\] 3 REG LCFF_X2_Y12_N7 3 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X2_Y12_N7; Fanout = 3; REG Node = 'keyb:u2\|sft\[6\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.597 ns" { CLOCK_50~clkctrl keyb:u2|sft[6] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u2|sft[6] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u2|sft[6] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 keyb:u2|pressout } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.651 ns" { CLOCK_50 {} CLOCK_50~combout {} keyb:u2|pressout {} } { 0.000ns 0.000ns 1.023ns } { 0.000ns 1.026ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u2|sft[6] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u2|sft[6] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.969 ns" { keyb:u2|sft[6] keyb:u2|Equal0~1 keyb:u2|Equal0~2 keyb:u2|pressout~0 keyb:u2|pressout } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.969 ns" { keyb:u2|sft[6] {} keyb:u2|Equal0~1 {} keyb:u2|Equal0~2 {} keyb:u2|pressout~0 {} keyb:u2|pressout {} } { 0.000ns 0.415ns 0.786ns 0.317ns 0.000ns } { 0.000ns 0.512ns 0.322ns 0.521ns 0.096ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 keyb:u2|pressout } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.651 ns" { CLOCK_50 {} CLOCK_50~combout {} keyb:u2|pressout {} } { 0.000ns 0.000ns 1.023ns } { 0.000ns 1.026ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u2|sft[6] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u2|sft[6] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ss temphh\[2\] CLOCK_50 163 ps " "Info: Found hold time violation between source  pin or register \"ss\" and destination pin or register \"temphh\[2\]\" for clock \"CLOCK_50\" (Hold time is 163 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.986 ns + Largest " "Info: + Largest clock skew is 0.986 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.189 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 7.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.879 ns) 3.481 ns clkdiv:u1\|clkms 2 REG LCFF_X10_Y21_N25 21 " "Info: 2: + IC(1.576 ns) + CELL(0.879 ns) = 3.481 ns; Loc. = LCFF_X10_Y21_N25; Fanout = 21; REG Node = 'clkdiv:u1\|clkms'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.455 ns" { CLOCK_50 clkdiv:u1|clkms } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.123 ns) + CELL(0.000 ns) 5.604 ns clkdiv:u1\|clkms~clkctrl 3 COMB CLKCTRL_G10 16 " "Info: 3: + IC(2.123 ns) + CELL(0.000 ns) = 5.604 ns; Loc. = CLKCTRL_G10; Fanout = 16; COMB Node = 'clkdiv:u1\|clkms~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.123 ns" { clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 7.189 ns temphh\[2\] 4 REG LCFF_X38_Y22_N21 7 " "Info: 4: + IC(0.983 ns) + CELL(0.602 ns) = 7.189 ns; Loc. = LCFF_X38_Y22_N21; Fanout = 7; REG Node = 'temphh\[2\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.585 ns" { clkdiv:u1|clkms~clkctrl temphh[2] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 34.87 % ) " "Info: Total cell delay = 2.507 ns ( 34.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.682 ns ( 65.13 % ) " "Info: Total interconnect delay = 4.682 ns ( 65.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.189 ns" { CLOCK_50 clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl temphh[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.189 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clkms {} clkdiv:u1|clkms~clkctrl {} temphh[2] {} } { 0.000ns 0.000ns 1.576ns 2.123ns 0.983ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.203 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 6.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.285 ns) + CELL(0.879 ns) 4.190 ns keyb:u11\|pressout 2 REG LCFF_X26_Y22_N17 2 " "Info: 2: + IC(2.285 ns) + CELL(0.879 ns) = 4.190 ns; Loc. = LCFF_X26_Y22_N17; Fanout = 2; REG Node = 'keyb:u11\|pressout'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.164 ns" { CLOCK_50 keyb:u11|pressout } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.602 ns) 6.203 ns ss 3 REG LCFF_X38_Y22_N25 17 " "Info: 3: + IC(1.411 ns) + CELL(0.602 ns) = 6.203 ns; Loc. = LCFF_X38_Y22_N25; Fanout = 17; REG Node = 'ss'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.013 ns" { keyb:u11|pressout ss } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 40.42 % ) " "Info: Total cell delay = 2.507 ns ( 40.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.696 ns ( 59.58 % ) " "Info: Total interconnect delay = 3.696 ns ( 59.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.203 ns" { CLOCK_50 keyb:u11|pressout ss } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.203 ns" { CLOCK_50 {} CLOCK_50~combout {} keyb:u11|pressout {} ss {} } { 0.000ns 0.000ns 2.285ns 1.411ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.189 ns" { CLOCK_50 clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl temphh[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.189 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clkms {} clkdiv:u1|clkms~clkctrl {} temphh[2] {} } { 0.000ns 0.000ns 1.576ns 2.123ns 0.983ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.203 ns" { CLOCK_50 keyb:u11|pressout ss } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.203 ns" { CLOCK_50 {} CLOCK_50~combout {} keyb:u11|pressout {} ss {} } { 0.000ns 0.000ns 2.285ns 1.411ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.832 ns - Shortest register register " "Info: - Shortest register to register delay is 0.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ss 1 REG LCFF_X38_Y22_N25 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y22_N25; Fanout = 17; REG Node = 'ss'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ss } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.322 ns) 0.736 ns temphh~2 2 COMB LCCOMB_X38_Y22_N20 1 " "Info: 2: + IC(0.414 ns) + CELL(0.322 ns) = 0.736 ns; Loc. = LCCOMB_X38_Y22_N20; Fanout = 1; COMB Node = 'temphh~2'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.736 ns" { ss temphh~2 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.832 ns temphh\[2\] 3 REG LCFF_X38_Y22_N21 7 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.832 ns; Loc. = LCFF_X38_Y22_N21; Fanout = 7; REG Node = 'temphh\[2\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { temphh~2 temphh[2] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.418 ns ( 50.24 % ) " "Info: Total cell delay = 0.418 ns ( 50.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.414 ns ( 49.76 % ) " "Info: Total interconnect delay = 0.414 ns ( 49.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.832 ns" { ss temphh~2 temphh[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.832 ns" { ss {} temphh~2 {} temphh[2] {} } { 0.000ns 0.414ns 0.000ns } { 0.000ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 23 -1 0 } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.189 ns" { CLOCK_50 clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl temphh[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.189 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clkms {} clkdiv:u1|clkms~clkctrl {} temphh[2] {} } { 0.000ns 0.000ns 1.576ns 2.123ns 0.983ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.203 ns" { CLOCK_50 keyb:u11|pressout ss } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.203 ns" { CLOCK_50 {} CLOCK_50~combout {} keyb:u11|pressout {} ss {} } { 0.000ns 0.000ns 2.285ns 1.411ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.832 ns" { ss temphh~2 temphh[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.832 ns" { ss {} temphh~2 {} temphh[2] {} } { 0.000ns 0.414ns 0.000ns } { 0.000ns 0.322ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "keyb:u2\|sft\[0\] KEY\[0\] CLOCK_50 4.904 ns register " "Info: tsu for register \"keyb:u2\|sft\[0\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 4.904 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.803 ns + Longest pin register " "Info: + Longest pin to register delay is 7.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 PIN PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; PIN Node = 'KEY\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.526 ns) + CELL(0.413 ns) 7.803 ns keyb:u2\|sft\[0\] 2 REG LCFF_X2_Y12_N13 3 " "Info: 2: + IC(6.526 ns) + CELL(0.413 ns) = 7.803 ns; Loc. = LCFF_X2_Y12_N13; Fanout = 3; REG Node = 'keyb:u2\|sft\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.939 ns" { KEY[0] keyb:u2|sft[0] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.277 ns ( 16.37 % ) " "Info: Total cell delay = 1.277 ns ( 16.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.526 ns ( 83.63 % ) " "Info: Total interconnect delay = 6.526 ns ( 83.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.803 ns" { KEY[0] keyb:u2|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.803 ns" { KEY[0] {} KEY[0]~combout {} keyb:u2|sft[0] {} } { 0.000ns 0.000ns 6.526ns } { 0.000ns 0.864ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.861 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns keyb:u2\|sft\[0\] 3 REG LCFF_X2_Y12_N13 3 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X2_Y12_N13; Fanout = 3; REG Node = 'keyb:u2\|sft\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.597 ns" { CLOCK_50~clkctrl keyb:u2|sft[0] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u2|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u2|sft[0] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.803 ns" { KEY[0] keyb:u2|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.803 ns" { KEY[0] {} KEY[0]~combout {} keyb:u2|sft[0] {} } { 0.000ns 0.000ns 6.526ns } { 0.000ns 0.864ns 0.413ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u2|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u2|sft[0] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX2\[4\] dclk:u3\|mincntl\[1\] 16.293 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX2\[4\]\" through register \"dclk:u3\|mincntl\[1\]\" is 16.293 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.159 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 7.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.879 ns) 3.481 ns clkdiv:u1\|clks 2 REG LCFF_X10_Y21_N27 2 " "Info: 2: + IC(1.576 ns) + CELL(0.879 ns) = 3.481 ns; Loc. = LCFF_X10_Y21_N27; Fanout = 2; REG Node = 'clkdiv:u1\|clks'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.455 ns" { CLOCK_50 clkdiv:u1|clks } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.000 ns) 5.568 ns clkdiv:u1\|clks~clkctrl 3 COMB CLKCTRL_G1 27 " "Info: 3: + IC(2.087 ns) + CELL(0.000 ns) = 5.568 ns; Loc. = CLKCTRL_G1; Fanout = 27; COMB Node = 'clkdiv:u1\|clks~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.087 ns" { clkdiv:u1|clks clkdiv:u1|clks~clkctrl } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 7.159 ns dclk:u3\|mincntl\[1\] 4 REG LCFF_X35_Y22_N29 8 " "Info: 4: + IC(0.989 ns) + CELL(0.602 ns) = 7.159 ns; Loc. = LCFF_X35_Y22_N29; Fanout = 8; REG Node = 'dclk:u3\|mincntl\[1\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.591 ns" { clkdiv:u1|clks~clkctrl dclk:u3|mincntl[1] } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.02 % ) " "Info: Total cell delay = 2.507 ns ( 35.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.652 ns ( 64.98 % ) " "Info: Total interconnect delay = 4.652 ns ( 64.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.159 ns" { CLOCK_50 clkdiv:u1|clks clkdiv:u1|clks~clkctrl dclk:u3|mincntl[1] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.159 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clks {} clkdiv:u1|clks~clkctrl {} dclk:u3|mincntl[1] {} } { 0.000ns 0.000ns 1.576ns 2.087ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 119 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.857 ns + Longest register pin " "Info: + Longest register to pin delay is 8.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dclk:u3\|mincntl\[1\] 1 REG LCFF_X35_Y22_N29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y22_N29; Fanout = 8; REG Node = 'dclk:u3\|mincntl\[1\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dclk:u3|mincntl[1] } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.544 ns) 1.192 ns templ\[1\]~head_lut 2 COMB LCCOMB_X35_Y22_N30 7 " "Info: 2: + IC(0.648 ns) + CELL(0.544 ns) = 1.192 ns; Loc. = LCCOMB_X35_Y22_N30; Fanout = 7; COMB Node = 'templ\[1\]~head_lut'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.192 ns" { dclk:u3|mincntl[1] templ[1]~head_lut } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.215 ns) + CELL(0.513 ns) 4.920 ns seg:u6\|Mux4~0 3 COMB LCCOMB_X2_Y23_N22 1 " "Info: 3: + IC(3.215 ns) + CELL(0.513 ns) = 4.920 ns; Loc. = LCCOMB_X2_Y23_N22; Fanout = 1; COMB Node = 'seg:u6\|Mux4~0'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.728 ns" { templ[1]~head_lut seg:u6|Mux4~0 } "NODE_NAME" } } { "seg.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/seg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(2.840 ns) 8.857 ns HEX2\[4\] 4 PIN PIN_E3 0 " "Info: 4: + IC(1.097 ns) + CELL(2.840 ns) = 8.857 ns; Loc. = PIN_E3; Fanout = 0; PIN Node = 'HEX2\[4\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.937 ns" { seg:u6|Mux4~0 HEX2[4] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.897 ns ( 44.00 % ) " "Info: Total cell delay = 3.897 ns ( 44.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.960 ns ( 56.00 % ) " "Info: Total interconnect delay = 4.960 ns ( 56.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.857 ns" { dclk:u3|mincntl[1] templ[1]~head_lut seg:u6|Mux4~0 HEX2[4] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.857 ns" { dclk:u3|mincntl[1] {} templ[1]~head_lut {} seg:u6|Mux4~0 {} HEX2[4] {} } { 0.000ns 0.648ns 3.215ns 1.097ns } { 0.000ns 0.544ns 0.513ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.159 ns" { CLOCK_50 clkdiv:u1|clks clkdiv:u1|clks~clkctrl dclk:u3|mincntl[1] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.159 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clks {} clkdiv:u1|clks~clkctrl {} dclk:u3|mincntl[1] {} } { 0.000ns 0.000ns 1.576ns 2.087ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.857 ns" { dclk:u3|mincntl[1] templ[1]~head_lut seg:u6|Mux4~0 HEX2[4] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.857 ns" { dclk:u3|mincntl[1] {} templ[1]~head_lut {} seg:u6|Mux4~0 {} HEX2[4] {} } { 0.000ns 0.648ns 3.215ns 1.097ns } { 0.000ns 0.544ns 0.513ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[7\] LEDG\[7\] 9.226 ns Longest " "Info: Longest tpd from source pin \"KEY\[7\]\" to destination pin \"LEDG\[7\]\" is 9.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns KEY\[7\] 1 PIN PIN_P15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P15; Fanout = 1; PIN Node = 'KEY\[7\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[7] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.502 ns) + CELL(2.870 ns) 9.226 ns LEDG\[7\] 2 PIN PIN_Y21 0 " "Info: 2: + IC(5.502 ns) + CELL(2.870 ns) = 9.226 ns; Loc. = PIN_Y21; Fanout = 0; PIN Node = 'LEDG\[7\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.372 ns" { KEY[7] LEDG[7] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.724 ns ( 40.36 % ) " "Info: Total cell delay = 3.724 ns ( 40.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.502 ns ( 59.64 % ) " "Info: Total interconnect delay = 5.502 ns ( 59.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.226 ns" { KEY[7] LEDG[7] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.226 ns" { KEY[7] {} KEY[7]~combout {} LEDG[7] {} } { 0.000ns 0.000ns 5.502ns } { 0.000ns 0.854ns 2.870ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keyb:u11\|sft\[0\] KEY\[1\] CLOCK_50 -4.546 ns register " "Info: th for register \"keyb:u11\|sft\[0\]\" (data pin = \"KEY\[1\]\", clock pin = \"CLOCK_50\") is -4.546 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.847 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns keyb:u11\|sft\[0\] 3 REG LCFF_X26_Y22_N31 3 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X26_Y22_N31; Fanout = 3; REG Node = 'keyb:u11\|sft\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.583 ns" { CLOCK_50~clkctrl keyb:u11|sft[0] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u11|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u11|sft[0] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.679 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[1\] 1 PIN PIN_R21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; PIN Node = 'KEY\[1\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.541 ns) + CELL(0.178 ns) 7.583 ns keyb:u11\|sft\[0\]~feeder 2 COMB LCCOMB_X26_Y22_N30 1 " "Info: 2: + IC(6.541 ns) + CELL(0.178 ns) = 7.583 ns; Loc. = LCCOMB_X26_Y22_N30; Fanout = 1; COMB Node = 'keyb:u11\|sft\[0\]~feeder'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.719 ns" { KEY[1] keyb:u11|sft[0]~feeder } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.679 ns keyb:u11\|sft\[0\] 3 REG LCFF_X26_Y22_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.679 ns; Loc. = LCFF_X26_Y22_N31; Fanout = 3; REG Node = 'keyb:u11\|sft\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { keyb:u11|sft[0]~feeder keyb:u11|sft[0] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 14.82 % ) " "Info: Total cell delay = 1.138 ns ( 14.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.541 ns ( 85.18 % ) " "Info: Total interconnect delay = 6.541 ns ( 85.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.679 ns" { KEY[1] keyb:u11|sft[0]~feeder keyb:u11|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.679 ns" { KEY[1] {} KEY[1]~combout {} keyb:u11|sft[0]~feeder {} keyb:u11|sft[0] {} } { 0.000ns 0.000ns 6.541ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u11|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u11|sft[0] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.679 ns" { KEY[1] keyb:u11|sft[0]~feeder keyb:u11|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.679 ns" { KEY[1] {} KEY[1]~combout {} keyb:u11|sft[0]~feeder {} keyb:u11|sft[0] {} } { 0.000ns 0.000ns 6.541ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 12:50:36 2015 " "Info: Processing ended: Tue Sep 29 12:50:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
