   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"pio_handler.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.pio_handler_process,"ax",%progbits
  20              		.align	2
  21              		.global	pio_handler_process
  22              		.thumb
  23              		.thumb_func
  25              	pio_handler_process:
  26              	.LFB73:
  27              		.file 1 "../src/pio/pio_handler.c"
   1:../src/pio/pio_handler.c **** /**
   2:../src/pio/pio_handler.c ****  * \file
   3:../src/pio/pio_handler.c ****  *
   4:../src/pio/pio_handler.c ****  * \brief Parallel Input/Output (PIO) interrupt handler for SAM.
   5:../src/pio/pio_handler.c ****  *
   6:../src/pio/pio_handler.c ****  * Copyright (c) 2011-2015 Atmel Corporation. All rights reserved.
   7:../src/pio/pio_handler.c ****  *
   8:../src/pio/pio_handler.c ****  * \asf_license_start
   9:../src/pio/pio_handler.c ****  *
  10:../src/pio/pio_handler.c ****  * \page License
  11:../src/pio/pio_handler.c ****  *
  12:../src/pio/pio_handler.c ****  * Redistribution and use in source and binary forms, with or without
  13:../src/pio/pio_handler.c ****  * modification, are permitted provided that the following conditions are met:
  14:../src/pio/pio_handler.c ****  *
  15:../src/pio/pio_handler.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../src/pio/pio_handler.c ****  *    this list of conditions and the following disclaimer.
  17:../src/pio/pio_handler.c ****  *
  18:../src/pio/pio_handler.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../src/pio/pio_handler.c ****  *    this list of conditions and the following disclaimer in the documentation
  20:../src/pio/pio_handler.c ****  *    and/or other materials provided with the distribution.
  21:../src/pio/pio_handler.c ****  *
  22:../src/pio/pio_handler.c ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../src/pio/pio_handler.c ****  *    from this software without specific prior written permission.
  24:../src/pio/pio_handler.c ****  *
  25:../src/pio/pio_handler.c ****  * 4. This software may only be redistributed and used in connection with an
  26:../src/pio/pio_handler.c ****  *    Atmel microcontroller product.
  27:../src/pio/pio_handler.c ****  *
  28:../src/pio/pio_handler.c ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../src/pio/pio_handler.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../src/pio/pio_handler.c ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../src/pio/pio_handler.c ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../src/pio/pio_handler.c ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../src/pio/pio_handler.c ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../src/pio/pio_handler.c ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../src/pio/pio_handler.c ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../src/pio/pio_handler.c ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../src/pio/pio_handler.c ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../src/pio/pio_handler.c ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../src/pio/pio_handler.c ****  *
  40:../src/pio/pio_handler.c ****  * \asf_license_stop
  41:../src/pio/pio_handler.c ****  *
  42:../src/pio/pio_handler.c ****  */
  43:../src/pio/pio_handler.c **** /*
  44:../src/pio/pio_handler.c ****  * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
  45:../src/pio/pio_handler.c ****  */
  46:../src/pio/pio_handler.c **** 
  47:../src/pio/pio_handler.c **** #include "pio.h"
  48:../src/pio/pio_handler.c **** #include "pio_handler.h"
  49:../src/pio/pio_handler.c **** 
  50:../src/pio/pio_handler.c **** /**
  51:../src/pio/pio_handler.c ****  * Maximum number of interrupt sources that can be defined. This
  52:../src/pio/pio_handler.c ****  * constant can be increased, but the current value is the smallest possible one
  53:../src/pio/pio_handler.c ****  * that will be compatible with all existing projects.
  54:../src/pio/pio_handler.c ****  */
  55:../src/pio/pio_handler.c **** #define MAX_INTERRUPT_SOURCES       7
  56:../src/pio/pio_handler.c **** 
  57:../src/pio/pio_handler.c **** /**
  58:../src/pio/pio_handler.c ****  * Describes a PIO interrupt source, including the PIO instance triggering the
  59:../src/pio/pio_handler.c ****  * interrupt and the associated interrupt handler.
  60:../src/pio/pio_handler.c ****  */
  61:../src/pio/pio_handler.c **** struct s_interrupt_source {
  62:../src/pio/pio_handler.c **** 	uint32_t id;
  63:../src/pio/pio_handler.c **** 	uint32_t mask;
  64:../src/pio/pio_handler.c **** 	uint32_t attr;
  65:../src/pio/pio_handler.c **** 
  66:../src/pio/pio_handler.c **** 	/* Interrupt handler. */
  67:../src/pio/pio_handler.c **** 	void (*handler) (const uint32_t, const uint32_t);
  68:../src/pio/pio_handler.c **** };
  69:../src/pio/pio_handler.c **** 
  70:../src/pio/pio_handler.c **** 
  71:../src/pio/pio_handler.c **** /* List of interrupt sources. */
  72:../src/pio/pio_handler.c **** static struct s_interrupt_source gs_interrupt_sources[MAX_INTERRUPT_SOURCES];
  73:../src/pio/pio_handler.c **** 
  74:../src/pio/pio_handler.c **** /* Number of currently defined interrupt sources. */
  75:../src/pio/pio_handler.c **** static uint32_t gs_ul_nb_sources = 0;
  76:../src/pio/pio_handler.c **** 
  77:../src/pio/pio_handler.c **** #if (SAM3S || SAM4S || SAM4E)
  78:../src/pio/pio_handler.c **** /* PIO Capture handler */
  79:../src/pio/pio_handler.c **** static void (*pio_capture_handler)(Pio *) = NULL;
  80:../src/pio/pio_handler.c **** extern uint32_t pio_capture_enable_flag;
  81:../src/pio/pio_handler.c **** #endif
  82:../src/pio/pio_handler.c **** 
  83:../src/pio/pio_handler.c **** /**
  84:../src/pio/pio_handler.c ****  * \brief Process an interrupt request on the given PIO controller.
  85:../src/pio/pio_handler.c ****  *
  86:../src/pio/pio_handler.c ****  * \param p_pio PIO controller base address.
  87:../src/pio/pio_handler.c ****  * \param ul_id PIO controller ID.
  88:../src/pio/pio_handler.c ****  */
  89:../src/pio/pio_handler.c **** void pio_handler_process(Pio *p_pio, uint32_t ul_id)
  90:../src/pio/pio_handler.c **** {
  28              		.loc 1 90 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
  33 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  34              		.cfi_def_cfa_offset 24
  35              		.cfi_offset 4, -24
  36              		.cfi_offset 5, -20
  37              		.cfi_offset 6, -16
  38              		.cfi_offset 7, -12
  39              		.cfi_offset 8, -8
  40              		.cfi_offset 14, -4
  41 0004 0746     		mov	r7, r0
  42 0006 0E46     		mov	r6, r1
  91:../src/pio/pio_handler.c **** 	uint32_t status;
  92:../src/pio/pio_handler.c **** 	uint32_t i;
  93:../src/pio/pio_handler.c **** 
  94:../src/pio/pio_handler.c **** 	/* Read PIO controller status */
  95:../src/pio/pio_handler.c **** 	status = pio_get_interrupt_status(p_pio);
  43              		.loc 1 95 0
  44 0008 FFF7FEFF 		bl	pio_get_interrupt_status
  45              	.LVL1:
  46 000c 0546     		mov	r5, r0
  47              	.LVL2:
  96:../src/pio/pio_handler.c **** 	status &= pio_get_interrupt_mask(p_pio);
  48              		.loc 1 96 0
  49 000e 3846     		mov	r0, r7
  50              	.LVL3:
  51 0010 FFF7FEFF 		bl	pio_get_interrupt_mask
  52              	.LVL4:
  97:../src/pio/pio_handler.c **** 
  98:../src/pio/pio_handler.c **** 	/* Check pending events */
  99:../src/pio/pio_handler.c **** 	if (status != 0) {
  53              		.loc 1 99 0
  54 0014 0540     		ands	r5, r5, r0
  55              	.LVL5:
  56 0016 17D1     		bne	.L7
  57 0018 19E0     		b	.L3
  58              	.LVL6:
  59              	.L5:
 100:../src/pio/pio_handler.c **** 		/* Find triggering source */
 101:../src/pio/pio_handler.c **** 		i = 0;
 102:../src/pio/pio_handler.c **** 		while (status != 0) {
 103:../src/pio/pio_handler.c **** 			/* Source is configured on the same controller */
 104:../src/pio/pio_handler.c **** 			if (gs_interrupt_sources[i].id == ul_id) {
  60              		.loc 1 104 0
  61 001a 2301     		lsls	r3, r4, #4
  62 001c 114A     		ldr	r2, .L9
  63 001e D058     		ldr	r0, [r2, r3]
  64 0020 B042     		cmp	r0, r6
  65 0022 0DD1     		bne	.L4
 105:../src/pio/pio_handler.c **** 				/* Source has PIOs whose statuses have changed */
 106:../src/pio/pio_handler.c **** 				if ((status & gs_interrupt_sources[i].mask) != 0) {
  66              		.loc 1 106 0
  67 0024 02EB0413 		add	r3, r2, r4, lsl #4
  68 0028 5968     		ldr	r1, [r3, #4]
  69 002a 0D42     		tst	r5, r1
  70 002c 08D0     		beq	.L4
 107:../src/pio/pio_handler.c **** 					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  71              		.loc 1 107 0
  72 002e 02EB0418 		add	r8, r2, r4, lsl #4
  73 0032 D8F80C30 		ldr	r3, [r8, #12]
  74 0036 9847     		blx	r3
  75              	.LVL7:
 108:../src/pio/pio_handler.c **** 							gs_interrupt_sources[i].mask);
 109:../src/pio/pio_handler.c **** 					status &= ~(gs_interrupt_sources[i].mask);
  76              		.loc 1 109 0
  77 0038 D8F80430 		ldr	r3, [r8, #4]
  78 003c 25EA0305 		bic	r5, r5, r3
  79              	.LVL8:
  80              	.L4:
 110:../src/pio/pio_handler.c **** 				}
 111:../src/pio/pio_handler.c **** 			}
 112:../src/pio/pio_handler.c **** 			i++;
  81              		.loc 1 112 0
  82 0040 0134     		adds	r4, r4, #1
  83              	.LVL9:
 113:../src/pio/pio_handler.c **** 			if (i >= MAX_INTERRUPT_SOURCES) {
  84              		.loc 1 113 0
  85 0042 062C     		cmp	r4, #6
  86 0044 01D9     		bls	.L2
  87 0046 02E0     		b	.L3
  88              	.LVL10:
  89              	.L7:
  90 0048 0024     		movs	r4, #0
  91              	.L2:
  92              	.LVL11:
 102:../src/pio/pio_handler.c **** 			/* Source is configured on the same controller */
  93              		.loc 1 102 0
  94 004a 002D     		cmp	r5, #0
  95 004c E5D1     		bne	.L5
  96              	.LVL12:
  97              	.L3:
 114:../src/pio/pio_handler.c **** 				break;
 115:../src/pio/pio_handler.c **** 			}
 116:../src/pio/pio_handler.c **** 		}
 117:../src/pio/pio_handler.c **** 	}
 118:../src/pio/pio_handler.c **** 
 119:../src/pio/pio_handler.c **** 	/* Check capture events */
 120:../src/pio/pio_handler.c **** #if (SAM3S || SAM4S || SAM4E)
 121:../src/pio/pio_handler.c **** 	if (pio_capture_enable_flag) {
  98              		.loc 1 121 0
  99 004e 064B     		ldr	r3, .L9+4
 100 0050 1B68     		ldr	r3, [r3]
 101 0052 23B1     		cbz	r3, .L1
 122:../src/pio/pio_handler.c **** 		if (pio_capture_handler) {
 102              		.loc 1 122 0
 103 0054 054B     		ldr	r3, .L9+8
 104 0056 1B68     		ldr	r3, [r3]
 105 0058 0BB1     		cbz	r3, .L1
 123:../src/pio/pio_handler.c **** 			pio_capture_handler(p_pio);
 106              		.loc 1 123 0
 107 005a 3846     		mov	r0, r7
 108 005c 9847     		blx	r3
 109              	.LVL13:
 110              	.L1:
 111 005e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 112              	.LVL14:
 113              	.L10:
 114 0062 00BF     		.align	2
 115              	.L9:
 116 0064 00000000 		.word	.LANCHOR0
 117 0068 00000000 		.word	pio_capture_enable_flag
 118 006c 00000000 		.word	.LANCHOR1
 119              		.cfi_endproc
 120              	.LFE73:
 122              		.section	.text.pio_handler_set,"ax",%progbits
 123              		.align	2
 124              		.global	pio_handler_set
 125              		.thumb
 126              		.thumb_func
 128              	pio_handler_set:
 129              	.LFB74:
 124:../src/pio/pio_handler.c **** 		}
 125:../src/pio/pio_handler.c **** 	}
 126:../src/pio/pio_handler.c **** #endif
 127:../src/pio/pio_handler.c **** }
 128:../src/pio/pio_handler.c **** 
 129:../src/pio/pio_handler.c **** /**
 130:../src/pio/pio_handler.c ****  * \brief Set an interrupt handler for the provided pins.
 131:../src/pio/pio_handler.c ****  * The provided handler will be called with the triggering pin as its parameter
 132:../src/pio/pio_handler.c ****  * as soon as an interrupt is detected.
 133:../src/pio/pio_handler.c ****  *
 134:../src/pio/pio_handler.c ****  * \param p_pio PIO controller base address.
 135:../src/pio/pio_handler.c ****  * \param ul_id PIO ID.
 136:../src/pio/pio_handler.c ****  * \param ul_mask Pins (bit mask) to configure.
 137:../src/pio/pio_handler.c ****  * \param ul_attr Pins attribute to configure.
 138:../src/pio/pio_handler.c ****  * \param p_handler Interrupt handler function pointer.
 139:../src/pio/pio_handler.c ****  *
 140:../src/pio/pio_handler.c ****  * \return 0 if successful, 1 if the maximum number of sources has been defined.
 141:../src/pio/pio_handler.c ****  */
 142:../src/pio/pio_handler.c **** uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
 143:../src/pio/pio_handler.c **** 		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
 144:../src/pio/pio_handler.c **** {
 130              		.loc 1 144 0
 131              		.cfi_startproc
 132              		@ args = 4, pretend = 0, frame = 0
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134              	.LVL15:
 135 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 136              		.cfi_def_cfa_offset 24
 137              		.cfi_offset 3, -24
 138              		.cfi_offset 4, -20
 139              		.cfi_offset 5, -16
 140              		.cfi_offset 6, -12
 141              		.cfi_offset 7, -8
 142              		.cfi_offset 14, -4
 145:../src/pio/pio_handler.c **** 	struct s_interrupt_source *pSource;
 146:../src/pio/pio_handler.c **** 
 147:../src/pio/pio_handler.c **** 	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
 143              		.loc 1 147 0
 144 0002 0C4C     		ldr	r4, .L15
 145 0004 2468     		ldr	r4, [r4]
 146 0006 062C     		cmp	r4, #6
 147 0008 11D8     		bhi	.L13
 148 000a 1546     		mov	r5, r2
 149              	.LVL16:
 148:../src/pio/pio_handler.c **** 		return 1;
 149:../src/pio/pio_handler.c **** 
 150:../src/pio/pio_handler.c **** 	/* Define new source */
 151:../src/pio/pio_handler.c **** 	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
 152:../src/pio/pio_handler.c **** 	pSource->id = ul_id;
 150              		.loc 1 152 0
 151 000c 0A4F     		ldr	r7, .L15+4
 152 000e 2601     		lsls	r6, r4, #4
 153 0010 BA19     		adds	r2, r7, r6
 154              	.LVL17:
 155 0012 B951     		str	r1, [r7, r6]
 153:../src/pio/pio_handler.c **** 	pSource->mask = ul_mask;
 156              		.loc 1 153 0
 157 0014 5560     		str	r5, [r2, #4]
 154:../src/pio/pio_handler.c **** 	pSource->attr = ul_attr;
 158              		.loc 1 154 0
 159 0016 9360     		str	r3, [r2, #8]
 155:../src/pio/pio_handler.c **** 	pSource->handler = p_handler;
 160              		.loc 1 155 0
 161 0018 0699     		ldr	r1, [sp, #24]
 162              	.LVL18:
 163 001a D160     		str	r1, [r2, #12]
 156:../src/pio/pio_handler.c **** 	gs_ul_nb_sources++;
 164              		.loc 1 156 0
 165 001c 0134     		adds	r4, r4, #1
 166              	.LVL19:
 167 001e 054A     		ldr	r2, .L15
 168              	.LVL20:
 169 0020 1460     		str	r4, [r2]
 157:../src/pio/pio_handler.c **** 
 158:../src/pio/pio_handler.c **** 	/* Configure interrupt mode */
 159:../src/pio/pio_handler.c **** 	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
 170              		.loc 1 159 0
 171 0022 1A46     		mov	r2, r3
 172 0024 2946     		mov	r1, r5
 173 0026 FFF7FEFF 		bl	pio_configure_interrupt
 174              	.LVL21:
 160:../src/pio/pio_handler.c **** 
 161:../src/pio/pio_handler.c **** 	return 0;
 175              		.loc 1 161 0
 176 002a 0020     		movs	r0, #0
 177 002c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 178              	.LVL22:
 179              	.L13:
 148:../src/pio/pio_handler.c **** 
 180              		.loc 1 148 0
 181 002e 0120     		movs	r0, #1
 182              	.LVL23:
 162:../src/pio/pio_handler.c **** }
 183              		.loc 1 162 0
 184 0030 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 185              	.LVL24:
 186              	.L16:
 187 0032 00BF     		.align	2
 188              	.L15:
 189 0034 00000000 		.word	.LANCHOR2
 190 0038 00000000 		.word	.LANCHOR0
 191              		.cfi_endproc
 192              	.LFE74:
 194              		.section	.text.pio_capture_handler_set,"ax",%progbits
 195              		.align	2
 196              		.global	pio_capture_handler_set
 197              		.thumb
 198              		.thumb_func
 200              	pio_capture_handler_set:
 201              	.LFB75:
 163:../src/pio/pio_handler.c **** 
 164:../src/pio/pio_handler.c **** #if (SAM3S || SAM4S || SAM4E)
 165:../src/pio/pio_handler.c **** /**
 166:../src/pio/pio_handler.c ****  * \brief Set a capture interrupt handler for all PIO.
 167:../src/pio/pio_handler.c ****  *
 168:../src/pio/pio_handler.c ****  * The handler will be called with the triggering PIO as its parameter
 169:../src/pio/pio_handler.c ****  * as soon as an interrupt is detected.
 170:../src/pio/pio_handler.c ****  *
 171:../src/pio/pio_handler.c ****  * \param p_handler Interrupt handler function pointer.
 172:../src/pio/pio_handler.c ****  *
 173:../src/pio/pio_handler.c ****  */
 174:../src/pio/pio_handler.c **** void pio_capture_handler_set(void (*p_handler)(Pio *))
 175:../src/pio/pio_handler.c **** {
 202              		.loc 1 175 0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		@ link register save eliminated.
 207              	.LVL25:
 176:../src/pio/pio_handler.c **** 	pio_capture_handler = p_handler;
 208              		.loc 1 176 0
 209 0000 014B     		ldr	r3, .L18
 210 0002 1860     		str	r0, [r3]
 211 0004 7047     		bx	lr
 212              	.L19:
 213 0006 00BF     		.align	2
 214              	.L18:
 215 0008 00000000 		.word	.LANCHOR1
 216              		.cfi_endproc
 217              	.LFE75:
 219              		.section	.text.pio_handler_set_pin,"ax",%progbits
 220              		.align	2
 221              		.global	pio_handler_set_pin
 222              		.thumb
 223              		.thumb_func
 225              	pio_handler_set_pin:
 226              	.LFB76:
 177:../src/pio/pio_handler.c **** }
 178:../src/pio/pio_handler.c **** #endif
 179:../src/pio/pio_handler.c **** 
 180:../src/pio/pio_handler.c **** #ifdef ID_PIOA
 181:../src/pio/pio_handler.c **** /**
 182:../src/pio/pio_handler.c ****  * \brief Set an interrupt handler for the specified pin.
 183:../src/pio/pio_handler.c ****  * The provided handler will be called with the triggering pin as its parameter
 184:../src/pio/pio_handler.c ****  * as soon as an interrupt is detected.
 185:../src/pio/pio_handler.c ****  *
 186:../src/pio/pio_handler.c ****  * \param ul_pin Pin index to configure.
 187:../src/pio/pio_handler.c ****  * \param ul_flag Pin flag.
 188:../src/pio/pio_handler.c ****  * \param p_handler Interrupt handler function pointer.
 189:../src/pio/pio_handler.c ****  *
 190:../src/pio/pio_handler.c ****  * \return 0 if successful, 1 if the maximum number of sources has been defined.
 191:../src/pio/pio_handler.c ****  */
 192:../src/pio/pio_handler.c **** uint32_t pio_handler_set_pin(uint32_t ul_pin, uint32_t ul_flag,
 193:../src/pio/pio_handler.c **** 		void (*p_handler) (uint32_t, uint32_t))
 194:../src/pio/pio_handler.c **** {
 227              		.loc 1 194 0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              	.LVL26:
 232 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 233              		.cfi_def_cfa_offset 24
 234              		.cfi_offset 4, -24
 235              		.cfi_offset 5, -20
 236              		.cfi_offset 6, -16
 237              		.cfi_offset 7, -12
 238              		.cfi_offset 8, -8
 239              		.cfi_offset 14, -4
 240 0004 82B0     		sub	sp, sp, #8
 241              		.cfi_def_cfa_offset 32
 242 0006 0446     		mov	r4, r0
 243 0008 0F46     		mov	r7, r1
 244 000a 9046     		mov	r8, r2
 195:../src/pio/pio_handler.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 245              		.loc 1 195 0
 246 000c FFF7FEFF 		bl	pio_get_pin_group
 247              	.LVL27:
 248 0010 0546     		mov	r5, r0
 249              	.LVL28:
 196:../src/pio/pio_handler.c **** 	uint32_t group_id =  pio_get_pin_group_id(ul_pin);
 250              		.loc 1 196 0
 251 0012 2046     		mov	r0, r4
 252              	.LVL29:
 253 0014 FFF7FEFF 		bl	pio_get_pin_group_id
 254              	.LVL30:
 255 0018 0646     		mov	r6, r0
 256              	.LVL31:
 197:../src/pio/pio_handler.c **** 	uint32_t group_mask = pio_get_pin_group_mask(ul_pin);
 257              		.loc 1 197 0
 258 001a 2046     		mov	r0, r4
 259              	.LVL32:
 260 001c FFF7FEFF 		bl	pio_get_pin_group_mask
 261              	.LVL33:
 198:../src/pio/pio_handler.c **** 
 199:../src/pio/pio_handler.c **** 	return pio_handler_set(p_pio, group_id, group_mask, ul_flag, p_handler);
 262              		.loc 1 199 0
 263 0020 CDF80080 		str	r8, [sp]
 264 0024 3B46     		mov	r3, r7
 265 0026 0246     		mov	r2, r0
 266 0028 3146     		mov	r1, r6
 267 002a 2846     		mov	r0, r5
 268              	.LVL34:
 269 002c FFF7FEFF 		bl	pio_handler_set
 270              	.LVL35:
 200:../src/pio/pio_handler.c **** }
 271              		.loc 1 200 0
 272 0030 02B0     		add	sp, sp, #8
 273              		.cfi_def_cfa_offset 24
 274              		@ sp needed
 275 0032 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 276              		.cfi_endproc
 277              	.LFE76:
 279 0036 00BF     		.section	.text.PIOA_Handler,"ax",%progbits
 280              		.align	2
 281              		.global	PIOA_Handler
 282              		.thumb
 283              		.thumb_func
 285              	PIOA_Handler:
 286              	.LFB77:
 201:../src/pio/pio_handler.c **** 
 202:../src/pio/pio_handler.c **** /**
 203:../src/pio/pio_handler.c ****  * \brief Parallel IO Controller A interrupt handler.
 204:../src/pio/pio_handler.c ****  * Redefined PIOA interrupt handler for NVIC interrupt table.
 205:../src/pio/pio_handler.c ****  */
 206:../src/pio/pio_handler.c **** void PIOA_Handler(void)
 207:../src/pio/pio_handler.c **** {
 287              		.loc 1 207 0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291 0000 08B5     		push	{r3, lr}
 292              		.cfi_def_cfa_offset 8
 293              		.cfi_offset 3, -8
 294              		.cfi_offset 14, -4
 208:../src/pio/pio_handler.c **** 	pio_handler_process(PIOA, ID_PIOA);
 295              		.loc 1 208 0
 296 0002 0B21     		movs	r1, #11
 297 0004 0148     		ldr	r0, .L24
 298 0006 FFF7FEFF 		bl	pio_handler_process
 299              	.LVL36:
 300 000a 08BD     		pop	{r3, pc}
 301              	.L25:
 302              		.align	2
 303              	.L24:
 304 000c 000E0E40 		.word	1074662912
 305              		.cfi_endproc
 306              	.LFE77:
 308              		.section	.text.PIOB_Handler,"ax",%progbits
 309              		.align	2
 310              		.global	PIOB_Handler
 311              		.thumb
 312              		.thumb_func
 314              	PIOB_Handler:
 315              	.LFB78:
 209:../src/pio/pio_handler.c **** }
 210:../src/pio/pio_handler.c **** #endif
 211:../src/pio/pio_handler.c **** 
 212:../src/pio/pio_handler.c **** #ifdef ID_PIOB
 213:../src/pio/pio_handler.c **** /**
 214:../src/pio/pio_handler.c ****  * \brief Parallel IO Controller B interrupt handler
 215:../src/pio/pio_handler.c ****  * Redefined PIOB interrupt handler for NVIC interrupt table.
 216:../src/pio/pio_handler.c ****  */
 217:../src/pio/pio_handler.c **** void PIOB_Handler(void)
 218:../src/pio/pio_handler.c **** {
 316              		.loc 1 218 0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 0
 319              		@ frame_needed = 0, uses_anonymous_args = 0
 320 0000 08B5     		push	{r3, lr}
 321              		.cfi_def_cfa_offset 8
 322              		.cfi_offset 3, -8
 323              		.cfi_offset 14, -4
 219:../src/pio/pio_handler.c ****     pio_handler_process(PIOB, ID_PIOB);
 324              		.loc 1 219 0
 325 0002 0C21     		movs	r1, #12
 326 0004 0148     		ldr	r0, .L28
 327 0006 FFF7FEFF 		bl	pio_handler_process
 328              	.LVL37:
 329 000a 08BD     		pop	{r3, pc}
 330              	.L29:
 331              		.align	2
 332              	.L28:
 333 000c 00100E40 		.word	1074663424
 334              		.cfi_endproc
 335              	.LFE78:
 337              		.section	.text.pio_handler_set_priority,"ax",%progbits
 338              		.align	2
 339              		.global	pio_handler_set_priority
 340              		.thumb
 341              		.thumb_func
 343              	pio_handler_set_priority:
 344              	.LFB79:
 220:../src/pio/pio_handler.c **** }
 221:../src/pio/pio_handler.c **** #endif
 222:../src/pio/pio_handler.c **** 
 223:../src/pio/pio_handler.c **** #ifdef ID_PIOC
 224:../src/pio/pio_handler.c **** /**
 225:../src/pio/pio_handler.c ****  * \brief Parallel IO Controller C interrupt handler.
 226:../src/pio/pio_handler.c ****  * Redefined PIOC interrupt handler for NVIC interrupt table.
 227:../src/pio/pio_handler.c ****  */
 228:../src/pio/pio_handler.c **** void PIOC_Handler(void)
 229:../src/pio/pio_handler.c **** {
 230:../src/pio/pio_handler.c **** 	pio_handler_process(PIOC, ID_PIOC);
 231:../src/pio/pio_handler.c **** }
 232:../src/pio/pio_handler.c **** #endif
 233:../src/pio/pio_handler.c **** 
 234:../src/pio/pio_handler.c **** #ifdef ID_PIOD
 235:../src/pio/pio_handler.c **** /**
 236:../src/pio/pio_handler.c ****  * \brief Parallel IO Controller D interrupt handler.
 237:../src/pio/pio_handler.c ****  * Redefined PIOD interrupt handler for NVIC interrupt table.
 238:../src/pio/pio_handler.c ****  */
 239:../src/pio/pio_handler.c **** void PIOD_Handler(void)
 240:../src/pio/pio_handler.c **** {
 241:../src/pio/pio_handler.c **** 	pio_handler_process(PIOD, ID_PIOD);
 242:../src/pio/pio_handler.c **** }
 243:../src/pio/pio_handler.c **** #endif
 244:../src/pio/pio_handler.c **** 
 245:../src/pio/pio_handler.c **** #ifdef ID_PIOE
 246:../src/pio/pio_handler.c **** /**
 247:../src/pio/pio_handler.c ****  * \brief Parallel IO Controller E interrupt handler.
 248:../src/pio/pio_handler.c ****  * Redefined PIOE interrupt handler for NVIC interrupt table.
 249:../src/pio/pio_handler.c ****  */
 250:../src/pio/pio_handler.c **** void PIOE_Handler(void)
 251:../src/pio/pio_handler.c **** {
 252:../src/pio/pio_handler.c **** 	pio_handler_process(PIOE, ID_PIOE);
 253:../src/pio/pio_handler.c **** }
 254:../src/pio/pio_handler.c **** #endif
 255:../src/pio/pio_handler.c **** 
 256:../src/pio/pio_handler.c **** #ifdef ID_PIOF
 257:../src/pio/pio_handler.c **** /**
 258:../src/pio/pio_handler.c ****  * \brief Parallel IO Controller F interrupt handler.
 259:../src/pio/pio_handler.c ****  * Redefined PIOF interrupt handler for NVIC interrupt table.
 260:../src/pio/pio_handler.c ****  */
 261:../src/pio/pio_handler.c **** void PIOF_Handler(void)
 262:../src/pio/pio_handler.c **** {
 263:../src/pio/pio_handler.c **** 	pio_handler_process(PIOF, ID_PIOF);
 264:../src/pio/pio_handler.c **** }
 265:../src/pio/pio_handler.c **** #endif
 266:../src/pio/pio_handler.c **** 
 267:../src/pio/pio_handler.c **** /**
 268:../src/pio/pio_handler.c ****  * \brief Initialize PIO interrupt management logic.
 269:../src/pio/pio_handler.c ****  *
 270:../src/pio/pio_handler.c ****  * \param p_pio PIO controller base address.
 271:../src/pio/pio_handler.c ****  * \param ul_irqn NVIC line number.
 272:../src/pio/pio_handler.c ****  * \param ul_priority PIO controller interrupts priority.
 273:../src/pio/pio_handler.c ****  */
 274:../src/pio/pio_handler.c **** void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
 275:../src/pio/pio_handler.c **** {
 345              		.loc 1 275 0
 346              		.cfi_startproc
 347              		@ args = 0, pretend = 0, frame = 0
 348              		@ frame_needed = 0, uses_anonymous_args = 0
 349              	.LVL38:
 350 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 351              		.cfi_def_cfa_offset 24
 352              		.cfi_offset 3, -24
 353              		.cfi_offset 4, -20
 354              		.cfi_offset 5, -16
 355              		.cfi_offset 6, -12
 356              		.cfi_offset 7, -8
 357              		.cfi_offset 14, -4
 358 0002 0646     		mov	r6, r0
 359 0004 0C46     		mov	r4, r1
 360 0006 1546     		mov	r5, r2
 361              	.LVL39:
 276:../src/pio/pio_handler.c **** 	uint32_t bitmask = 0;
 277:../src/pio/pio_handler.c **** 
 278:../src/pio/pio_handler.c **** 	bitmask = pio_get_interrupt_mask(p_pio);
 362              		.loc 1 278 0
 363 0008 FFF7FEFF 		bl	pio_get_interrupt_mask
 364              	.LVL40:
 365 000c 0746     		mov	r7, r0
 366              	.LVL41:
 279:../src/pio/pio_handler.c **** 	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
 367              		.loc 1 279 0
 368 000e 4FF0FF31 		mov	r1, #-1
 369 0012 3046     		mov	r0, r6
 370              	.LVL42:
 371 0014 FFF7FEFF 		bl	pio_disable_interrupt
 372              	.LVL43:
 280:../src/pio/pio_handler.c **** 	pio_get_interrupt_status(p_pio);
 373              		.loc 1 280 0
 374 0018 3046     		mov	r0, r6
 375 001a FFF7FEFF 		bl	pio_get_interrupt_status
 376              	.LVL44:
 377              	.LBB10:
 378              	.LBB11:
 379              		.file 2 "/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h"
   1:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /**************************************************************************//**
   2:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  * @file     core_cm3.h
   3:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  * @version  V4.00
   5:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  * @date     22. August 2014
   6:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  *
   7:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  * @note
   8:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  *
   9:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  ******************************************************************************/
  10:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  12:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    All rights reserved.
  13:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  14:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  15:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  16:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  17:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  18:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  19:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****      documentation and/or other materials provided with the distribution.
  20:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****      to endorse or promote products derived from this software without
  22:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****      specific prior written permission.
  23:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    *
  24:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    ---------------------------------------------------------------------------*/
  36:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  37:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  38:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if defined ( __ICCARM__ )
  39:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
  41:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  42:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  43:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  44:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  45:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #ifdef __cplusplus
  46:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  extern "C" {
  47:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
  48:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  49:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  52:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  54:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  55:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****      Unions are used for effective representation of core registers.
  57:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  58:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  60:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
  61:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  62:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  63:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*******************************************************************************
  64:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  *                 CMSIS definitions
  65:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  ******************************************************************************/
  66:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup Cortex_M3
  67:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
  68:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
  69:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  70:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*  CMSIS CM3 definitions */
  71:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04)                                   /*!< [31:16] CMSIS HAL m
  72:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  73:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | \
  74:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  76:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define __CORTEX_M                (0x03)                                   /*!< Cortex-M Core      
  77:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  78:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  79:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if   defined ( __CC_ARM )
  80:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  83:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  84:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __GNUC__ )
  85:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __STATIC_INLINE  static inline
  88:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  89:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __ICCARM__ )
  90:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __STATIC_INLINE  static inline
  93:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  94:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __TMS470__ )
  95:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __STATIC_INLINE  static inline
  97:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  98:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __TASKING__ )
  99:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __STATIC_INLINE  static inline
 102:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 103:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __CSMC__ )
 104:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __packed
 105:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __STATIC_INLINE  static inline
 108:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 109:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 110:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 111:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 112:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     This core does not support an FPU at all
 113:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** */
 114:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define __FPU_USED       0
 115:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 116:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if defined ( __CC_ARM )
 117:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 118:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 119:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 120:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 121:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __GNUC__ )
 122:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 123:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 124:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 125:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 126:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __ICCARM__ )
 127:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #if defined __ARMVFP__
 128:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 129:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 130:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 131:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __TMS470__ )
 132:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #if defined __TI__VFP_SUPPORT____
 133:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 134:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 135:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 136:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __TASKING__ )
 137:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #if defined __FPU_VFP__
 138:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 140:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 141:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 142:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #if ( __CSMC__ & 0x400)		// FPU present for parser
 143:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 145:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 146:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 147:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #include <stdint.h>                      /* standard types definitions                      */
 148:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 149:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 150:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 151:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #ifdef __cplusplus
 152:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
 153:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 154:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 155:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 156:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 157:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #ifndef __CMSIS_GENERIC
 158:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 159:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 160:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 161:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 162:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #ifdef __cplusplus
 163:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  extern "C" {
 164:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 165:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 166:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* check device defines and use defaults */
 167:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 168:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #ifndef __CM3_REV
 169:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #define __CM3_REV               0x0200
 170:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 171:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 172:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 173:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #ifndef __MPU_PRESENT
 174:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #define __MPU_PRESENT             0
 175:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 176:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 177:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 178:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 179:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #define __NVIC_PRIO_BITS          4
 180:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 181:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 182:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 183:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 184:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #define __Vendor_SysTickConfig    0
 185:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 186:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 187:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 188:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 189:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 190:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /**
 191:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 192:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 193:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 194:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \li to specify the access to peripheral variables.
 195:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 196:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** */
 197:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #ifdef __cplusplus
 198:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 199:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #else
 200:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 201:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 202:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 203:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 204:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 205:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of group Cortex_M3 */
 206:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 207:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 208:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 209:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*******************************************************************************
 210:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  *                 Register Abstraction
 211:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   Core Register contain:
 212:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core Register
 213:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core NVIC Register
 214:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core SCB Register
 215:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core SysTick Register
 216:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core Debug Register
 217:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core MPU Register
 218:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  ******************************************************************************/
 219:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 220:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 221:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** */
 222:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 223:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup    CMSIS_core_register
 224:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 225:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief  Core Register type definitions.
 226:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
 227:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 228:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 229:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 230:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 231:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef union
 232:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 233:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   struct
 234:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   {
 235:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if (__CORTEX_M != 0x04)
 236:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 237:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #else
 238:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 239:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 240:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 241:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 242:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 243:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 244:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 245:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 246:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 247:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } APSR_Type;
 250:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 251:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 252:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 253:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 254:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef union
 255:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 256:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   struct
 257:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   {
 258:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 259:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 260:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 261:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 262:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } IPSR_Type;
 263:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 264:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 265:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 266:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 267:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef union
 268:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 269:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   struct
 270:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   {
 271:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 272:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if (__CORTEX_M != 0x04)
 273:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 274:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #else
 275:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 276:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 277:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 278:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 279:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 280:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 281:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 282:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 283:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 284:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 285:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 286:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 287:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 288:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } xPSR_Type;
 289:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 290:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 291:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 292:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 293:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef union
 294:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 295:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   struct
 296:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   {
 297:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 298:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 299:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 300:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 301:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 302:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 303:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } CONTROL_Type;
 304:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 305:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of group CMSIS_CORE */
 306:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 307:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 308:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup    CMSIS_core_register
 309:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 310:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the NVIC Registers
 311:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
 312:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 313:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 314:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 315:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 316:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
 317:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 318:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 319:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED0[24];
 320:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 321:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RSERVED1[24];
 322:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 323:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED2[24];
 324:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 325:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED3[24];
 326:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 327:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED4[56];
 328:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 329:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED5[644];
 330:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 331:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }  NVIC_Type;
 332:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 333:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 334:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 335:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 336:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 337:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 338:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 339:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 340:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_core_register
 341:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 342:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the System Control Block Registers
 343:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
 344:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 345:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 346:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 347:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 348:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
 349:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 350:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 351:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 352:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 353:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 354:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 355:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 356:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 357:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 358:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 359:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 360:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 361:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 362:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 363:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 364:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 365:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 366:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 367:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 368:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 369:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED0[5];
 370:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 371:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } SCB_Type;
 372:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 373:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB CPUID Register Definitions */
 374:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 375:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 376:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 377:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 378:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 379:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 380:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 381:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 382:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 383:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 384:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 385:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 386:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 387:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 388:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 389:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 390:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 391:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 392:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 393:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 394:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 395:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 396:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 397:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 398:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 399:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 400:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 401:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 402:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 403:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 404:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 405:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 406:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 407:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 408:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 409:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 410:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 411:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 412:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 413:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 414:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 415:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 416:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 417:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 418:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 419:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 420:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 421:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if (__CM3_REV < 0x0201)                   /* core r2p1 */
 422:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 423:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 424:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 425:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 426:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 427:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #else
 428:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 429:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 430:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 431:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 432:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 433:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 434:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 435:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 436:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 437:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 438:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 439:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 440:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 441:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 442:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 443:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 444:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 445:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 446:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 447:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 448:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 449:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 450:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 451:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 452:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 453:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 454:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB System Control Register Definitions */
 455:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 456:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 457:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 458:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 459:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 460:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 461:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 462:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 463:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 464:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 465:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 466:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 467:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 468:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 469:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 470:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 471:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 472:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 473:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 474:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 475:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 476:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 477:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 478:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 479:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 480:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 481:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 482:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 483:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 484:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 485:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 486:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 487:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 488:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 489:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 490:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 491:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 492:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 493:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 494:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 495:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 496:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 497:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 498:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 499:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 500:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 501:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 502:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 503:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 504:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 505:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 506:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 507:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 508:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 509:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 510:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 511:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 512:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 513:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 514:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 515:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 516:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 517:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 518:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 519:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 520:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 521:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 522:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 523:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 524:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 525:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 526:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 527:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 528:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 529:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 530:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 531:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 532:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 533:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 534:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 535:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 536:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 537:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 538:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 539:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 540:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 541:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 542:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 543:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 544:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 545:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 546:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 547:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 548:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 549:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 550:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 551:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 552:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 553:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 554:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 555:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 556:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 557:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 558:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 559:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 560:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 561:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 562:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of group CMSIS_SCB */
 563:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 564:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 565:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_core_register
 566:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 567:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 568:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
 569:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 570:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 571:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 572:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 573:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
 574:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 575:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED0[1];
 576:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 577:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 578:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 579:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #else
 580:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED1[1];
 581:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 582:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } SCnSCB_Type;
 583:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 584:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 585:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 586:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 587:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 588:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* Auxiliary Control Register Definitions */
 589:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 590:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 591:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 592:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 593:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 594:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 595:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 596:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 597:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 598:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 599:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 600:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 601:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 602:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_core_register
 603:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 604:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the System Timer Registers.
 605:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
 606:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 607:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 608:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 609:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 610:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
 611:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 612:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 613:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 614:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 615:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 616:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } SysTick_Type;
 617:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 618:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 619:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 620:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 621:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 622:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 623:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 624:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 625:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 626:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 627:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 628:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 629:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 630:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 631:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SysTick Reload Register Definitions */
 632:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 633:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 634:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 635:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SysTick Current Register Definitions */
 636:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 637:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 638:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 639:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SysTick Calibration Register Definitions */
 640:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 641:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 642:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 643:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 644:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 645:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 646:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 647:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_CALIB_TENMS_Pos)        /*!< SysT
 648:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 649:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 650:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 651:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 652:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_core_register
 653:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 654:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 655:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
 656:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 657:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 658:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 659:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 660:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
 661:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 662:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __O  union
 663:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   {
 664:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 665:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 666:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 667:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 668:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED0[864];
 669:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 670:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED1[15];
 671:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 672:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED2[15];
 673:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 674:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED3[29];
 675:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 676:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 677:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 678:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED4[43];
 679:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 680:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 681:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED5[6];
 682:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 683:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 684:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 685:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 686:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 687:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 688:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 689:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 690:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 691:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 692:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 693:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 694:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } ITM_Type;
 695:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 696:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 697:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 698:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 699:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 700:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* ITM Trace Control Register Definitions */
 701:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 702:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 703:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 704:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 705:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 706:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 707:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 708:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 709:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 710:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 711:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 712:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 713:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 714:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 715:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 716:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 717:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 718:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 719:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 720:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 721:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 722:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 723:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 724:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 725:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 726:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 727:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 728:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* ITM Integration Write Register Definitions */
 729:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 730:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 731:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 732:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* ITM Integration Read Register Definitions */
 733:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 734:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 735:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 736:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 737:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 738:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 739:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 740:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* ITM Lock Status Register Definitions */
 741:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 742:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 743:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 744:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 745:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 746:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 747:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 748:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 749:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 750:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 751:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 752:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 753:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_core_register
 754:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 755:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 756:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
 757:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 758:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 759:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 760:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 761:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
 762:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 763:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 764:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 765:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 766:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 767:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 768:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 769:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 770:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 771:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 772:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 773:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 774:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED0[1];
 775:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 776:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 777:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 778:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED1[1];
 779:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 780:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 781:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 782:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED2[1];
 783:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 784:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 785:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 786:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } DWT_Type;
 787:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 788:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* DWT Control Register Definitions */
 789:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 790:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 791:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 792:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 793:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 794:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 795:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 796:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 797:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 798:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 799:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 800:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 801:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 802:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 803:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 804:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 805:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 806:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 807:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 808:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 809:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 810:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 811:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 812:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 813:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 814:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 815:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 816:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 817:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 818:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 819:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 820:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 821:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 822:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 823:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 824:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 825:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 826:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 827:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 828:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 829:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 830:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 831:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 832:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 833:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 834:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 835:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 836:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 837:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 838:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 839:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 840:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 841:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 842:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 843:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* DWT CPI Count Register Definitions */
 844:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 845:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 846:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 847:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 848:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 849:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 850:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 851:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 852:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 853:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 854:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 855:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* DWT LSU Count Register Definitions */
 856:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 857:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 858:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 859:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 860:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 861:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 862:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 863:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 864:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 865:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 866:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 867:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 868:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 869:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 870:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 871:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 872:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 873:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 874:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 875:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 876:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 877:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 878:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 879:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 880:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 881:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 882:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 883:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 884:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 885:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 886:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 887:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 888:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 889:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 890:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 891:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 892:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 893:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 894:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 895:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 896:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 897:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 898:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_core_register
 899:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 900:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 901:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
 902:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 903:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 904:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 905:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 906:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
 907:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 908:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 909:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 910:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED0[2];
 911:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 912:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED1[55];
 913:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 914:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED2[131];
 915:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 916:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 917:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 918:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED3[759];
 919:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 920:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 921:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 922:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED4[1];
 923:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 924:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 925:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 926:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED5[39];
 927:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 928:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 929:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED7[8];
 930:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 931:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 932:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } TPI_Type;
 933:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 934:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 935:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 936:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 937:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 938:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
 939:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 940:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 941:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 942:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
 943:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 944:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 945:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 946:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 947:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 948:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 949:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 950:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 951:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 952:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 953:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 954:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 955:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
 956:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 957:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 958:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 959:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 960:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 961:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 962:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI TRIGGER Register Definitions */
 963:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 964:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 965:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 966:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 967:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 968:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 969:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 970:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 971:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 972:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 973:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 974:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 975:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 976:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 977:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 978:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 979:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 980:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 981:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 982:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 983:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 984:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 985:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 986:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
 987:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 988:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
 989:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
 990:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
 991:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 992:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
 993:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 994:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
 995:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 996:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 997:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
 998:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 999:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1000:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1001:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1002:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1003:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1004:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1005:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1006:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1007:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1008:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1009:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1010:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1011:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1012:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1013:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1014:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1015:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1016:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1017:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1018:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1019:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1020:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1021:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1022:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI DEVID Register Definitions */
1023:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1024:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1025:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1026:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1027:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1028:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1029:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1030:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1031:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1032:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1033:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1034:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1035:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1036:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1037:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1038:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1039:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1040:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1041:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1042:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1043:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1044:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1045:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1046:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1047:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1048:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1049:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1050:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1051:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if (__MPU_PRESENT == 1)
1052:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_core_register
1053:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1054:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1055:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
1056:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1057:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1058:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1059:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1060:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
1061:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1062:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1063:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1064:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1065:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1066:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1067:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1068:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1069:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1070:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1071:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1072:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1073:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } MPU_Type;
1074:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1075:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* MPU Type Register */
1076:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1077:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1078:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1079:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1080:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1081:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1082:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1083:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1084:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1085:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* MPU Control Register */
1086:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1087:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1088:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1089:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1090:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1091:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1092:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1093:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1094:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1095:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* MPU Region Number Register */
1096:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1097:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1098:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1099:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* MPU Region Base Address Register */
1100:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1101:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1102:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1103:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1104:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1105:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1106:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1107:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1108:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1109:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* MPU Region Attribute and Size Register */
1110:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1111:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1112:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1113:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1114:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1115:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1116:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1117:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1118:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1119:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1120:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1121:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1122:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1123:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1124:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1125:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1126:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1127:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1128:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1129:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1130:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1131:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1132:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1133:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1134:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1135:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1136:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1137:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1138:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1139:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1140:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of group CMSIS_MPU */
1141:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
1142:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1143:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1144:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_core_register
1145:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1146:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the Core Debug Registers
1147:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
1148:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1149:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1150:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1151:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1152:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
1153:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1154:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1155:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1156:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1157:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1158:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } CoreDebug_Type;
1159:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1160:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* Debug Halting Control and Status Register */
1161:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1162:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1163:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1164:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1165:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1166:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1167:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1168:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1169:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1170:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1171:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1172:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1173:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1174:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1175:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1176:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1177:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1178:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1179:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1180:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1181:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1182:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1183:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1184:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1185:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1186:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1187:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1188:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1189:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1190:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1191:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1192:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1193:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1194:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1195:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1196:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1197:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* Debug Core Register Selector Register */
1198:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1199:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1200:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1201:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1202:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1203:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1204:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* Debug Exception and Monitor Control Register */
1205:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1206:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1207:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1208:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1209:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1210:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1211:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1212:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1213:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1214:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1215:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1216:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1217:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1218:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1219:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1220:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1221:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1222:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1223:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1224:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1225:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1226:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1227:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1228:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1229:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1230:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1231:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1232:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1233:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1234:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1235:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1236:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1237:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1238:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1239:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1240:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1241:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1242:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1243:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1244:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1245:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1246:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1247:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup    CMSIS_core_register
1248:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup   CMSIS_core_base     Core Definitions
1249:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Definitions for base addresses, unions, and structures.
1250:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
1251:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1252:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1253:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1254:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1255:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1256:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1257:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1258:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1259:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1260:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1261:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1262:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1263:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1264:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1265:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1266:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1267:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1268:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1269:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1270:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1271:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1272:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if (__MPU_PRESENT == 1)
1273:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1274:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1275:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
1276:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1277:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} */
1278:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1279:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1280:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1281:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*******************************************************************************
1282:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  *                Hardware Abstraction Layer
1283:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   Core Function Interface contains:
1284:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core NVIC Functions
1285:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core SysTick Functions
1286:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core Debug Functions
1287:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core Register Access Functions
1288:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  ******************************************************************************/
1289:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1290:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** */
1291:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1292:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1293:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1294:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1295:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1296:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1297:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1298:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     @{
1299:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1300:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1301:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Set Priority Grouping
1302:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1303:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   The function sets the priority grouping field using the required unlock sequence.
1304:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1305:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   Only values from 0..7 are used.
1306:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   In case of a conflict between priority grouping and available
1307:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1308:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1309:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field.
1310:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1311:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1312:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1313:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t reg_value;
1314:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1315:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1316:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1317:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1318:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   reg_value  =  (reg_value                                 |
1319:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1320:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1321:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   SCB->AIRCR =  reg_value;
1322:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1323:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1324:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1325:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Get Priority Grouping
1326:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1327:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1328:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1329:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1330:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1331:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1332:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1333:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1334:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1335:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1336:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1337:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Enable External Interrupt
1338:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1339:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1340:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1341:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1342:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1343:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1344:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1345:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
1346:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1347:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1348:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1349:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Disable External Interrupt
1350:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1351:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1352:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1353:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1354:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1355:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1356:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1357:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 380              		.loc 2 1357 0
 381 001e 6209     		lsrs	r2, r4, #5
 382 0020 E0B2     		uxtb	r0, r4
 383 0022 00F01F03 		and	r3, r0, #31
 384 0026 0121     		movs	r1, #1
 385 0028 01FA03F3 		lsl	r3, r1, r3
 386 002c 1149     		ldr	r1, .L34
 387 002e 02F1200E 		add	lr, r2, #32
 388 0032 41F82E30 		str	r3, [r1, lr, lsl #2]
 389              	.LVL45:
 390              	.LBE11:
 391              	.LBE10:
 392              	.LBB12:
 393              	.LBB13:
1358:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1359:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1360:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1361:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Get Pending Interrupt
1362:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1363:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function reads the pending register in the NVIC and returns the pending bit
1364:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     for the specified interrupt.
1365:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1366:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1367:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1368:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \return             0  Interrupt status is not pending.
1369:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \return             1  Interrupt status is pending.
1370:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1371:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1372:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1373:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1374:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1375:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1376:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1377:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Set Pending Interrupt
1378:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1379:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function sets the pending bit of an external interrupt.
1380:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1381:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1382:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1383:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1384:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1385:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1386:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1387:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1388:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1389:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Clear Pending Interrupt
1390:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1391:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function clears the pending bit of an external interrupt.
1392:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1393:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1394:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1395:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1396:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1397:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
 394              		.loc 2 1397 0
 395 0036 02F1600E 		add	lr, r2, #96
 396 003a 41F82E30 		str	r3, [r1, lr, lsl #2]
 397              	.LVL46:
 398              	.LBE13:
 399              	.LBE12:
 400              	.LBB14:
 401              	.LBB15:
1398:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1399:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1400:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1401:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Get Active Interrupt
1402:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1403:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function reads the active register in NVIC and returns the active bit.
1404:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1405:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1406:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1407:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \return             0  Interrupt status is not active.
1408:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \return             1  Interrupt status is active.
1409:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1410:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1411:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1412:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1413:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1414:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1415:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1416:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Set Interrupt Priority
1417:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1418:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function sets the priority of an interrupt.
1419:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1420:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \note The priority cannot be set for every core interrupt.
1421:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1422:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1423:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]  priority  Priority to set.
1424:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1425:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1426:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1427:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   if(IRQn < 0) {
 402              		.loc 2 1427 0
 403 003e 002C     		cmp	r4, #0
 404 0040 07DA     		bge	.L31
1428:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 405              		.loc 2 1428 0
 406 0042 00F00F00 		and	r0, r0, #15
 407 0046 2D01     		lsls	r5, r5, #4
 408              	.LVL47:
 409 0048 EDB2     		uxtb	r5, r5
 410 004a 01F61441 		addw	r1, r1, #3092
 411 004e 0D54     		strb	r5, [r1, r0]
 412 0050 07E0     		b	.L32
 413              	.LVL48:
 414              	.L31:
1429:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   else {
1430:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
 415              		.loc 2 1430 0
 416 0052 2D01     		lsls	r5, r5, #4
 417              	.LVL49:
 418 0054 EDB2     		uxtb	r5, r5
 419 0056 04F16044 		add	r4, r4, #-536870912
 420              	.LVL50:
 421 005a 04F56144 		add	r4, r4, #57600
 422              	.LVL51:
 423 005e 84F80053 		strb	r5, [r4, #768]
 424              	.LVL52:
 425              	.L32:
 426              	.LBE15:
 427              	.LBE14:
 428              	.LBB16:
 429              	.LBB17:
1345:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
 430              		.loc 2 1345 0
 431 0062 0449     		ldr	r1, .L34
 432 0064 41F82230 		str	r3, [r1, r2, lsl #2]
 433              	.LBE17:
 434              	.LBE16:
 281:../src/pio/pio_handler.c **** 	NVIC_DisableIRQ(ul_irqn);
 282:../src/pio/pio_handler.c **** 	NVIC_ClearPendingIRQ(ul_irqn);
 283:../src/pio/pio_handler.c **** 	NVIC_SetPriority(ul_irqn, ul_priority);
 284:../src/pio/pio_handler.c **** 	NVIC_EnableIRQ(ul_irqn);
 285:../src/pio/pio_handler.c **** 	pio_enable_interrupt(p_pio, bitmask);
 435              		.loc 1 285 0
 436 0068 3946     		mov	r1, r7
 437 006a 3046     		mov	r0, r6
 438 006c FFF7FEFF 		bl	pio_enable_interrupt
 439              	.LVL53:
 440 0070 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 441              	.LVL54:
 442              	.L35:
 443 0072 00BF     		.align	2
 444              	.L34:
 445 0074 00E100E0 		.word	-536813312
 446              		.cfi_endproc
 447              	.LFE79:
 449              		.section	.bss.gs_ul_nb_sources,"aw",%nobits
 450              		.align	2
 451              		.set	.LANCHOR2,. + 0
 454              	gs_ul_nb_sources:
 455 0000 00000000 		.space	4
 456              		.section	.bss.pio_capture_handler,"aw",%nobits
 457              		.align	2
 458              		.set	.LANCHOR1,. + 0
 461              	pio_capture_handler:
 462 0000 00000000 		.space	4
 463              		.section	.bss.cpu_irq_critical_section_counter,"aw",%nobits
 464              		.align	2
 467              	cpu_irq_critical_section_counter:
 468 0000 00000000 		.space	4
 469              		.section	.bss.gs_interrupt_sources,"aw",%nobits
 470              		.align	2
 471              		.set	.LANCHOR0,. + 0
 474              	gs_interrupt_sources:
 475 0000 00000000 		.space	112
 475      00000000 
 475      00000000 
 475      00000000 
 475      00000000 
 476              		.section	.bss.cpu_irq_prev_interrupt_state,"aw",%nobits
 479              	cpu_irq_prev_interrupt_state:
 480 0000 00       		.space	1
 481              		.text
 482              	.Letext0:
 483              		.file 3 "/usr/local/gcc-arm-none-eabi-5_2-2015q4/arm-none-eabi/include/machine/_default_types.h"
 484              		.file 4 "/usr/local/gcc-arm-none-eabi-5_2-2015q4/arm-none-eabi/include/sys/_stdint.h"
 485              		.file 5 "/home/bekeband/workspace/OLIMEX_Start/src/sam3s4b.h"
 486              		.file 6 "/home/bekeband/workspace/OLIMEX_Start/src/component/component_pio.h"
 487              		.file 7 "/home/bekeband/workspace/OLIMEX_Start/src/interrupt/interrupt_sam_nvic.h"
 488              		.file 8 "../src/pio/pio.h"
DEFINED SYMBOLS
                            *ABS*:00000000 pio_handler.c
     /tmp/cczSXdBi.s:20     .text.pio_handler_process:00000000 $t
     /tmp/cczSXdBi.s:25     .text.pio_handler_process:00000000 pio_handler_process
     /tmp/cczSXdBi.s:116    .text.pio_handler_process:00000064 $d
     /tmp/cczSXdBi.s:123    .text.pio_handler_set:00000000 $t
     /tmp/cczSXdBi.s:128    .text.pio_handler_set:00000000 pio_handler_set
     /tmp/cczSXdBi.s:189    .text.pio_handler_set:00000034 $d
     /tmp/cczSXdBi.s:195    .text.pio_capture_handler_set:00000000 $t
     /tmp/cczSXdBi.s:200    .text.pio_capture_handler_set:00000000 pio_capture_handler_set
     /tmp/cczSXdBi.s:215    .text.pio_capture_handler_set:00000008 $d
     /tmp/cczSXdBi.s:220    .text.pio_handler_set_pin:00000000 $t
     /tmp/cczSXdBi.s:225    .text.pio_handler_set_pin:00000000 pio_handler_set_pin
     /tmp/cczSXdBi.s:280    .text.PIOA_Handler:00000000 $t
     /tmp/cczSXdBi.s:285    .text.PIOA_Handler:00000000 PIOA_Handler
     /tmp/cczSXdBi.s:304    .text.PIOA_Handler:0000000c $d
     /tmp/cczSXdBi.s:309    .text.PIOB_Handler:00000000 $t
     /tmp/cczSXdBi.s:314    .text.PIOB_Handler:00000000 PIOB_Handler
     /tmp/cczSXdBi.s:333    .text.PIOB_Handler:0000000c $d
     /tmp/cczSXdBi.s:338    .text.pio_handler_set_priority:00000000 $t
     /tmp/cczSXdBi.s:343    .text.pio_handler_set_priority:00000000 pio_handler_set_priority
     /tmp/cczSXdBi.s:445    .text.pio_handler_set_priority:00000074 $d
     /tmp/cczSXdBi.s:450    .bss.gs_ul_nb_sources:00000000 $d
     /tmp/cczSXdBi.s:454    .bss.gs_ul_nb_sources:00000000 gs_ul_nb_sources
     /tmp/cczSXdBi.s:457    .bss.pio_capture_handler:00000000 $d
     /tmp/cczSXdBi.s:461    .bss.pio_capture_handler:00000000 pio_capture_handler
     /tmp/cczSXdBi.s:464    .bss.cpu_irq_critical_section_counter:00000000 $d
     /tmp/cczSXdBi.s:467    .bss.cpu_irq_critical_section_counter:00000000 cpu_irq_critical_section_counter
     /tmp/cczSXdBi.s:470    .bss.gs_interrupt_sources:00000000 $d
     /tmp/cczSXdBi.s:474    .bss.gs_interrupt_sources:00000000 gs_interrupt_sources
     /tmp/cczSXdBi.s:479    .bss.cpu_irq_prev_interrupt_state:00000000 cpu_irq_prev_interrupt_state
     /tmp/cczSXdBi.s:480    .bss.cpu_irq_prev_interrupt_state:00000000 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.0.22b0b12aa5a71f1d303bb4102a500f20
                           .group:00000000 wm4.stddef.h.39.a38874c8f8a57e66301090908ec2a69f
                           .group:00000000 wm4.parts.h.48.e0e2ea619afac603c89fe3ed31aee15f
                           .group:00000000 wm4.tpaste.h.48.b41cf557065b1d02756f7dcff09d49b9
                           .group:00000000 wm4.stringz.h.48.ed3117824abe39c5e1281f5c5c443171
                           .group:00000000 wm4.mrepeat.h.62.d4f39ef966b631e185fbb702f9b80ecc
                           .group:00000000 wm4.features.h.22.2e382148a0560adabf236cddd4e880f4
                           .group:00000000 wm4._default_types.h.15.933e8edd27a65e0b69af4a865eb623d2
                           .group:00000000 wm4._intsup.h.10.b82bf99f69d6a5c085fc866de0d3eb9b
                           .group:00000000 wm4._stdint.h.10.f76354baea1c7088202064e6f3d4f5e3
                           .group:00000000 wm4.stdint.h.23.373a9d32a9e4c2e88fd347156532d281
                           .group:00000000 wm4.sam3s4b.h.226.24ac70e3db261e60e9d210f1232ad825
                           .group:00000000 wm4.core_cm3.h.43.614605f47657df9251f3b3f57590a49a
                           .group:00000000 wm4.core_cmInstr.h.39.53f0cdf363d7ba01993152fdcb6be5d3
                           .group:00000000 wm4.core_cm3.h.160.e022dd848961f928eab0fbd8650d106b
                           .group:00000000 wm4.component_acc.h.46.865c75bb2e3a9d4f38652271e089b5c8
                           .group:00000000 wm4.component_adc.h.46.52ba0aeb0af22cb1f1d91b64dde93956
                           .group:00000000 wm4.component_chipid.h.46.43a273f46f4c32081dfee459ad8862da
                           .group:00000000 wm4.component_crccu.h.46.3d5d84ebcceb8af0782dcb99da35d7d0
                           .group:00000000 wm4.component_dacc.h.46.9b850907590bd31997b006351cf81000
                           .group:00000000 wm4.component_efc.h.46.5a9ec99498daf6c49989fb6d077d312d
                           .group:00000000 wm4.component_gpbr.h.46.1788b80e501f9df943793fa21cfbbe21
                           .group:00000000 wm4.component_hsmci.h.46.2dc64c4ca9a764fbaa2fd4fd1541de68
                           .group:00000000 wm4.component_matrix.h.46.2f4d70bb97c9923e855a3d0c5f56d95e
                           .group:00000000 wm4.component_pdc.h.46.dfd3350dd71c534e17334339feb77f7c
                           .group:00000000 wm4.component_pio.h.46.dc6628e5aa2d62d441a2f9edf013a75a
                           .group:00000000 wm4.component_pmc.h.46.3a13206d3ecf2f1946cf88c02281a26b
                           .group:00000000 wm4.component_pwm.h.46.89366ac40583cd8cd91a5fed13cff02c
                           .group:00000000 wm4.component_rstc.h.46.ef0fbefe4bc03f652c9f4a03bfd1ef46
                           .group:00000000 wm4.component_rtc.h.46.cb1a84d0ff4d043a12d4d2139109e615
                           .group:00000000 wm4.component_rtt.h.46.e35d95fd2652721ab93a68f868a14334
                           .group:00000000 wm4.component_spi.h.46.fbe616cc22048ae3dbe0157a75a200d2
                           .group:00000000 wm4.component_ssc.h.46.bf814ca321f25fab9ac26489e1dec9f0
                           .group:00000000 wm4.component_supc.h.46.013b2a48420cc402d8153de678272576
                           .group:00000000 wm4.component_tc.h.46.8ee6425921e5bd880a2aabd4ecd71522
                           .group:00000000 wm4.component_twi.h.46.1b26436f50ce08e4cbf79a4fdffbcc40
                           .group:00000000 wm4.component_uart.h.46.2ec10b01d23d880667901e3e18729356
                           .group:00000000 wm4.component_udp.h.46.817a2ee6a2f80ac39e7bfbe0ff852001
                           .group:00000000 wm4.component_usart.h.46.e73badf8b79b1144a5e58ae3c7f99afd
                           .group:00000000 wm4.component_wdt.h.46.9058aedbbe8c7f88e4bce28490af6b23
                           .group:00000000 wm4.instance_hsmci.h.46.0921b488c345ac98ef3ba7ad69508825
                           .group:00000000 wm4.instance_ssc.h.46.eebd23f2ef145a585a82c5cef060c7ea
                           .group:00000000 wm4.instance_spi.h.46.26621c46b178e9ca6762bb17a24ec410
                           .group:00000000 wm4.instance_tc0.h.46.ead4b45558da2f42ca95730d1beaaa00
                           .group:00000000 wm4.instance_twi0.h.46.cb546cfb1d37706d80f563947a14da44
                           .group:00000000 wm4.instance_twi1.h.46.5f1af4ccf4d6b33c96c4e388359796ac
                           .group:00000000 wm4.instance_pwm.h.46.76f280edd0f8b1bfcce61f4d903d0259
                           .group:00000000 wm4.instance_usart0.h.46.3c469d2b920fd3e12092b7294ca82da9
                           .group:00000000 wm4.instance_usart1.h.46.398f0294bdd8277ea274c7a419e95901
                           .group:00000000 wm4.instance_udp.h.46.40973cfe8c89095098371468c1887576
                           .group:00000000 wm4.instance_adc.h.46.63258f34d0c27b11736611a7b2b2f27b
                           .group:00000000 wm4.instance_dacc.h.46.5ae4a5035dc78df5a5c17d9d1e76e633
                           .group:00000000 wm4.instance_acc.h.46.2e4a9cb4cb3a92c914800b95f627dc57
                           .group:00000000 wm4.instance_crccu.h.46.184237fe1c77c165bb334c02320f869e
                           .group:00000000 wm4.instance_matrix.h.46.d111ad2ca1e7198ed94a2e1213aa58a3
                           .group:00000000 wm4.instance_pmc.h.46.d5d037bdb46a612e424292373f68d9f8
                           .group:00000000 wm4.instance_uart0.h.46.dc252f382de697c23724fa503782af1d
                           .group:00000000 wm4.instance_chipid.h.46.8f77c51e2ab9edf7d26da8400aab7875
                           .group:00000000 wm4.instance_uart1.h.46.283c4a1cf98fcb8466ac9bceadb0b677
                           .group:00000000 wm4.instance_efc.h.46.9f291aa734b1cb8d75fd144e72f97e2b
                           .group:00000000 wm4.instance_pioa.h.46.cf0f81cda67dc3776fe52603ff60a82f
                           .group:00000000 wm4.instance_piob.h.46.fd1caa7213e73c46d15f69de6af123fb
                           .group:00000000 wm4.instance_rstc.h.46.cb75da875c2442dd75e5a8799bd32e87
                           .group:00000000 wm4.instance_supc.h.46.90f370dafc0bdfb8646ce68458e514e6
                           .group:00000000 wm4.instance_rtt.h.46.5758ae3574a477219b8abb8fe940acb4
                           .group:00000000 wm4.instance_wdt.h.46.b7fdc89b044099cb92c28a2f305b0c66
                           .group:00000000 wm4.instance_rtc.h.46.9d6ddf34c4ffdc6eec5effd1b6d4f045
                           .group:00000000 wm4.instance_gpbr.h.46.672198928bf79182f671b278dd185af8
                           .group:00000000 wm4.sam3s4b.h.317.e7cdc49d5fdc97b75252ee6763540354
                           .group:00000000 wm4.pio_sam3s4b.h.46.b91cb9b5c8fcc478a4299e5df5dba6ff
                           .group:00000000 wm4.sam3s4b.h.452.d371283092f6029dc967aa8f16a63977
                           .group:00000000 wm4.newlib.h.8.2702bca278809460f0af6fba1d84eb68
                           .group:00000000 wm4.config.h.220.a09b0b0de3c25be3f39d71990e617bff
                           .group:00000000 wm4._ansi.h.23.9f8fcfa20193763fcf364fb91705c94b
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:00000000 wm4.cdefs.h.47.f5f8300e4d8e4fd74800d02abaf0cc79
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4._types.h.54.d3d34a3b7f3cc230cd159baf022b4b08
                           .group:00000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:00000000 wm4.reent.h.17.850ac0a908956e5fb788be1b80de2f32
                           .group:00000000 wm4.types.h.24.b2be5f53932a9c9d07787288b29b6d75
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4._timeval.h.30.81d73a3eee9df6c17d94febfd4f5f751
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.31.43869e1a2488877c4cd47d2792524430
                           .group:00000000 wm4.types.h.91.482c289990230376cfd504a2907d47e7
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.68.a99a2db1e55915cfd1b035cc1e9fcff1
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.54.8f3036bd0ed314ae051372ccc1fe8f02
                           .group:00000000 wm4.compiler.h.91.eeb6296462f96c51e8e0205ed94a5b09
                           .group:00000000 wm4.interrupt_sam_nvic.h.48.062d9b5b508e1df54b17551a6cd30aa3
                           .group:00000000 wm4.compiler.h.430.149e09620daad34df46237982e03ccfa
                           .group:00000000 wm4.pio.h.57.53307dd851290ce6b9bd12b9af1b2e4a

UNDEFINED SYMBOLS
pio_get_interrupt_status
pio_get_interrupt_mask
pio_capture_enable_flag
pio_configure_interrupt
pio_get_pin_group
pio_get_pin_group_id
pio_get_pin_group_mask
pio_disable_interrupt
pio_enable_interrupt
