Design a 4-bit decimal counter module with a 1-bit clock input clk, reset rst, enable en, and a 4-bit output q (0-9). module_name is "bcd_counter_4bit". input pin: clk, rst, en. output pin: q[3:0].
