$date
	Date is omitted in quiet mode
$end
$version
	ucsim
$end
$timescale 1ns $end
$scope module ucsim_vcd_0 $end
$var wire 1 ! loc1.0 $end
$var wire 1 " loc1.1 $end
$var wire 1 # loc1.2 $end
$var wire 1 $ loc1.3 $end
$var wire 1 % loc1.4 $end
$var wire 1 & loc1.5 $end
$var wire 1 ' loc1.6 $end
$var wire 1 ( loc1.7 $end
$var wire 8 ) loc2 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
b00000000 )
$end
#6250
