$date
	Sat Oct 29 23:33:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d_ff_reset_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#10000
0!
1"
#20000
0"
1#
#30000
1!
1"
#40000
0!
0"
0#
1$
#50000
1"
#60000
0"
1#
#70000
1"
#80000
0"
