read -sv run_verilog_mid/adder_32b_12_77_5f748b0cdb84c79ee5567da60aa9cd32.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_77_5f748b0cdb84c79ee5567da60aa9cd32_yosys.v
