<?xml version="1.0" encoding="UTF-8"?>
<processor class="otawa::hard::Processor"
    xmlns:xi="http://www.w3.org/2001/XInclude"
    xmlns:xsl="http://www.w3.org/1999/XSL/Transform">
	
	<!-- DOCUMENTATION
		https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=&ved=2ahUKEwiS6uKPoMaCAxXmRaQEHQjOAUkQFnoECA0QAQ&url=https%3A%2F%2Fdocumentation-service.arm.com%2Fstatic%2F5f042788cafe527e86f5cc83%3Ftoken%3D&usg=AOvVaw1t9Z6H0AlFH7k6BFcIRvB5&opi=89978449
		https://docs.xilinx.com/v/u/en-US/ds891-zynq-ultrascale-plus-overview
        https://www.researchgate.net/figure/Disabled-structures-in-the-Cortex-R5-pipeline-when-enabling-the-high-resilience-mode_fig1_320436627
	-->
    <!-- TODO : rewrite arch, model-->
	<arch>armv7-r</arch>
	<model>Zynq UltraScale+â„¢ MPSoC</model>
	<frequency>600000000</frequency> <!-- CPU frequency: Up to 600 MHz - doc 2,1 -->
	<stages> <!-- doc: 1, 29-->
		<stage id="FE">
			<name>PreFetch</name>
			<type>FETCH</type>
			<width>2</width>
            <latency>2</latency> <!-- 2 fetch stages - doc 3 -->
		</stage>
		<stage id="DE">
			<name>Decode</name>
			<type>LAZY</type>
			<width>2</width>
		</stage>
		
		<stage id="EXE">
			<name>EXE</name>
			<type>EXEC</type>
			<fus>
				<fu id="EXEC_F"> <!-- FPU -->
					<name>EXEC_F</name>
					<pipelined>true</pipelined>
					<latency>2</latency>
				</fu>
				<fu id="EXEC_DPU"> <!-- DPU -->
					<name>EXEC_DPU</name>
					<pipelined>true</pipelined>
					<latency>2</latency>
				</fu>
				<fu id="EXEC_LSU"> <!-- DPU -->
					<name>EXEC_LSU</name>
					<pipelined>true</pipelined>
					<latency>2</latency>
					<mem>true</mem>
				</fu>
			</fus>
			<dispatch>
				<inst> <type>IS_FLOAT|IS_SPECIAL</type> <fu ref="EXEC_F"/> </inst>
				<inst> <type>IS_MEM</type> <fu ref="EXEC_LSU"/> </inst>
				<inst> <type>IS_LOAD</type> <fu ref="EXEC_LSU"/> </inst>
				<inst> <type>IS_STORE</type> <fu ref="EXEC_LSU"/> </inst>
				<inst> <type></type> <fu ref="EXEC_DPU"/> </inst>
			</dispatch>
			
		</stage> 

		<stage id="WR">
			<name>Write</name>
			<type>COMMIT</type>
			<width>2</width>
			<!-- <latency>0</latency> -->
			<mem>true</mem>
		</stage>
	</stages>
</processor>
