 
****************************************
Report : design
Design : CHIP_TOP
Version: O-2018.06-SP1
Date   : Sat Nov 26 03:48:06 2022
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    slow (File: /project/designkit/TSMC_90/aci/sc-x/synopsys/slow.db)
    USERLIB (File: /project/CK_Riscv/libs/DP_SRAM/SRAM_4096_32_ff_1.1_125.0_syn.db)

Local Link Library:

    {slow.db, SRAM_4096_32_ff_1.1_125.0_syn.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : slow
    Library : slow
    Process :   1.00
    Temperature : 125.00
    Voltage :   0.90
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
