"use strict";(self.webpackChunkdocs_riscv_org=self.webpackChunkdocs_riscv_org||[]).push([[1112],{840:(e,t,o)=>{o.r(t),o.d(t,{assets:()=>c,contentTitle:()=>r,default:()=>f,frontMatter:()=>a,metadata:()=>n,toc:()=>d});const n=JSON.parse('{"id":"spec/non-isa/debug","title":"Debug Specification","description":"Outlines a standard architecture for debug support on RISC-V hardware platforms. This architecture allows a variety of implementations and tradeoffs, which is complementary to the wide range of RISC-V implementations. At the same time, this specification defines common interfaces to allow debugging tools and components to target a variety of hardware platforms based on the RISC-V ISA.","source":"@site/docs/spec/non-isa/debug-specification.md","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/debug","permalink":"/docs/spec/non-isa/debug","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"Debug Specification","id":"debug","hide_table_of_contents":true,"pdf":"../../../pdf/riscv-debug-specification.pdf"},"sidebar":"specSidebar","previous":{"title":"Server SoC Specification","permalink":"/docs/spec/non-isa/server-soc"},"next":{"title":"Efficient Trace","permalink":"/docs/spec/non-isa/efficient-trace"}}');var i=o(4848),s=o(8453);const a={title:"Debug Specification",id:"debug",hide_table_of_contents:!0,pdf:"../../../pdf/riscv-debug-specification.pdf"},r=void 0,c={},d=[];function p(e){const t={p:"p",...(0,s.R)(),...e.components},{PDF:o}=t;return o||function(e,t){throw new Error("Expected "+(t?"component":"object")+" `"+e+"` to be defined: you likely forgot to import, pass, or provide it.")}("PDF",!0),(0,i.jsxs)(i.Fragment,{children:[(0,i.jsx)(t.p,{children:"Outlines a standard architecture for debug support on RISC-V hardware platforms. This architecture allows a variety of implementations and tradeoffs, which is complementary to the wide range of RISC-V implementations. At the same time, this specification defines common interfaces to allow debugging tools and components to target a variety of hardware platforms based on the RISC-V ISA."}),"\n",(0,i.jsx)(o,{download:a.pdf,title:a.title})]})}function f(e={}){const{wrapper:t}={...(0,s.R)(),...e.components};return t?(0,i.jsx)(t,{...e,children:(0,i.jsx)(p,{...e})}):p(e)}},8453:(e,t,o)=>{o.d(t,{R:()=>a,x:()=>r});var n=o(6540);const i={},s=n.createContext(i);function a(e){const t=n.useContext(s);return n.useMemo(function(){return"function"==typeof e?e(t):{...t,...e}},[t,e])}function r(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(i):e.components||i:a(e.components),n.createElement(s.Provider,{value:t},e.children)}}}]);