// Seed: 2174796285
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  always @(posedge 1'b0 or(1)) begin
    id_2 <= id_1;
  end
  reg   id_2;
  logic id_3;
  reg   id_4 = id_2;
  logic id_5;
  type_10(
      1, 1, id_2
  );
  logic id_6;
endmodule
