{"Source Block": ["hdl/library/util_hbm/util_hbm.v@203:213@HdlStmAssign", "\n// Aggregate end of transfer from all masters\nreg [NUM_M-1:0] wr_eot_pending = {NUM_M{1'b0}};\nreg [NUM_M-1:0] rd_eot_pending = {NUM_M{1'b0}};\n\nassign wr_eot_pending_all = &wr_eot_pending;\nassign rd_eot_pending_all = &rd_eot_pending;\n\nwire [NUM_M-1:0] s_axis_ready_loc;\nassign s_axis_ready = &s_axis_ready_loc;\n\n"], "Clone Blocks": [["hdl/library/util_hbm/util_hbm.v@207:217", "\nassign wr_eot_pending_all = &wr_eot_pending;\nassign rd_eot_pending_all = &rd_eot_pending;\n\nwire [NUM_M-1:0] s_axis_ready_loc;\nassign s_axis_ready = &s_axis_ready_loc;\n\nwire [NUM_M-1:0] m_axis_last_loc;\nassign m_axis_last = &m_axis_last_loc;\n\nwire [NUM_M-1:0] m_axis_valid_loc;\n"], ["hdl/library/util_hbm/util_hbm.v@201:211", "assign wr_request_ready = &wr_request_ready_loc;\nassign rd_request_ready = &rd_request_ready_loc;\n\n// Aggregate end of transfer from all masters\nreg [NUM_M-1:0] wr_eot_pending = {NUM_M{1'b0}};\nreg [NUM_M-1:0] rd_eot_pending = {NUM_M{1'b0}};\n\nassign wr_eot_pending_all = &wr_eot_pending;\nassign rd_eot_pending_all = &rd_eot_pending;\n\nwire [NUM_M-1:0] s_axis_ready_loc;\n"], ["hdl/library/util_hbm/util_hbm.v@200:210", "\nassign wr_request_ready = &wr_request_ready_loc;\nassign rd_request_ready = &rd_request_ready_loc;\n\n// Aggregate end of transfer from all masters\nreg [NUM_M-1:0] wr_eot_pending = {NUM_M{1'b0}};\nreg [NUM_M-1:0] rd_eot_pending = {NUM_M{1'b0}};\n\nassign wr_eot_pending_all = &wr_eot_pending;\nassign rd_eot_pending_all = &rd_eot_pending;\n\n"], ["hdl/library/util_hbm/util_hbm.v@204:214", "// Aggregate end of transfer from all masters\nreg [NUM_M-1:0] wr_eot_pending = {NUM_M{1'b0}};\nreg [NUM_M-1:0] rd_eot_pending = {NUM_M{1'b0}};\n\nassign wr_eot_pending_all = &wr_eot_pending;\nassign rd_eot_pending_all = &rd_eot_pending;\n\nwire [NUM_M-1:0] s_axis_ready_loc;\nassign s_axis_ready = &s_axis_ready_loc;\n\nwire [NUM_M-1:0] m_axis_last_loc;\n"], ["hdl/library/util_hbm/util_hbm.v@206:216", "reg [NUM_M-1:0] rd_eot_pending = {NUM_M{1'b0}};\n\nassign wr_eot_pending_all = &wr_eot_pending;\nassign rd_eot_pending_all = &rd_eot_pending;\n\nwire [NUM_M-1:0] s_axis_ready_loc;\nassign s_axis_ready = &s_axis_ready_loc;\n\nwire [NUM_M-1:0] m_axis_last_loc;\nassign m_axis_last = &m_axis_last_loc;\n\n"]], "Diff Content": {"Delete": [[208, "assign wr_eot_pending_all = &wr_eot_pending;\n"]], "Add": []}}