
*** Running vivado
    with args -log bsp_sis8300ku_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bsp_sis8300ku_top.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bsp_sis8300ku_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/kristiaanpelckmans/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2312.668 ; gain = 0.000 ; free physical = 103346 ; free virtual = 120146
Command: synth_design -top bsp_sis8300ku_top -part xcku040-ffva1156-1-c -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2020.10' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xcku040-ffva1156-1-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2579508
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2610.891 ; gain = 210.688 ; free physical = 102487 ; free virtual = 119287
---------------------------------------------------------------------------------
WARNING: [Synth 8-4747] shared variables must be of a protected type [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/ram/dual_port_memory.vhd:48]
INFO: [Synth 8-638] synthesizing module 'bsp_sis8300ku_top' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/bsp_sis8300ku_top.vhd:151]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_payload' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/sis8300ku_payload.vhd:41]
INFO: [Synth 8-638] synthesizing module 'app_top' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:94]
WARNING: [Synth 8-506] null port 'pi_rj45' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:78]
WARNING: [Synth 8-506] null port 'po_rj45' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:79]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:50]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:73]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:81]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:89]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:97]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:214]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:260]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:283]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:350]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:373]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:241]
INFO: [Synth 8-638] synthesizing module 'app' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/app.vhd:43]
WARNING: [Synth 8-506] null port 'pi_addrmap[ID][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/app.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[VERSION][changes][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/app.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[VERSION][patch][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/app.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[VERSION][minor][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/app.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[VERSION][major][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/app.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[FB_SWITCH][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/app.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[MLVDS_O][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/app.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[MLVDS_OE][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/app.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[ROTATION][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/app.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[DPM_MODE][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/app.vhd:38]
WARNING: [Synth 8-506] null port 'po_addrmap[MLVDS_I][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/app.vhd:39]
INFO: [Synth 8-638] synthesizing module 'app_decoder_axi4l' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/app_decoder_axi4l.vhd.vhd:61]
	Parameter G_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/app_decoder_axi4l.vhd.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'app_decoder_axi4l' (1#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/app_decoder_axi4l.vhd.vhd:61]
INFO: [Synth 8-638] synthesizing module 'app_ID' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:588]
WARNING: [Synth 8-506] null port 'pi_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:583]
INFO: [Synth 8-256] done synthesizing module 'app_ID' (2#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:588]
INFO: [Synth 8-638] synthesizing module 'app_VERSION' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:630]
WARNING: [Synth 8-506] null port 'pi_reg[changes][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:625]
WARNING: [Synth 8-506] null port 'pi_reg[patch][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:625]
WARNING: [Synth 8-506] null port 'pi_reg[minor][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:625]
WARNING: [Synth 8-506] null port 'pi_reg[major][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:625]
INFO: [Synth 8-256] done synthesizing module 'app_VERSION' (3#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:630]
INFO: [Synth 8-638] synthesizing module 'app_IRQ_ACK_CNT' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:693]
INFO: [Synth 8-256] done synthesizing module 'app_IRQ_ACK_CNT' (4#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:693]
INFO: [Synth 8-638] synthesizing module 'app_SCRATCH' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:749]
INFO: [Synth 8-256] done synthesizing module 'app_SCRATCH' (5#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:749]
INFO: [Synth 8-638] synthesizing module 'app_ADC_OV_LATCHED' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:806]
INFO: [Synth 8-256] done synthesizing module 'app_ADC_OV_LATCHED' (6#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:806]
INFO: [Synth 8-638] synthesizing module 'app_CNT_EVENTS' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:863]
INFO: [Synth 8-256] done synthesizing module 'app_CNT_EVENTS' (7#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:863]
INFO: [Synth 8-638] synthesizing module 'app_FB_SWITCH' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:920]
WARNING: [Synth 8-506] null port 'pi_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:915]
INFO: [Synth 8-256] done synthesizing module 'app_FB_SWITCH' (8#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:920]
INFO: [Synth 8-638] synthesizing module 'app_MLVDS_I' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:979]
WARNING: [Synth 8-506] null port 'po_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:975]
INFO: [Synth 8-256] done synthesizing module 'app_MLVDS_I' (9#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:979]
INFO: [Synth 8-638] synthesizing module 'app_MLVDS_O' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:1022]
WARNING: [Synth 8-506] null port 'pi_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:1017]
INFO: [Synth 8-256] done synthesizing module 'app_MLVDS_O' (10#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:1022]
INFO: [Synth 8-638] synthesizing module 'app_MLVDS_OE' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:1081]
WARNING: [Synth 8-506] null port 'pi_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:1076]
INFO: [Synth 8-256] done synthesizing module 'app_MLVDS_OE' (11#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:1081]
INFO: [Synth 8-638] synthesizing module 'app_TIMESTAMP' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:1140]
INFO: [Synth 8-256] done synthesizing module 'app_TIMESTAMP' (12#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:1140]
INFO: [Synth 8-638] synthesizing module 'app_CNT_RJ45' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:1196]
INFO: [Synth 8-256] done synthesizing module 'app_CNT_RJ45' (13#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:1196]
INFO: [Synth 8-638] synthesizing module 'app_ROTATION' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:1253]
WARNING: [Synth 8-506] null port 'pi_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:1248]
INFO: [Synth 8-256] done synthesizing module 'app_ROTATION' (14#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:1253]
INFO: [Synth 8-638] synthesizing module 'app_DPM_MODE' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:1312]
WARNING: [Synth 8-506] null port 'pi_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:1307]
INFO: [Synth 8-256] done synthesizing module 'app_DPM_MODE' (15#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/pkg_app.vhd:1312]
INFO: [Synth 8-256] done synthesizing module 'app' (16#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/APP/app.vhd:43]
WARNING: [Synth 8-614] signal 'cnt_events' is read in the process but is not in the sensitivity list [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:187]
WARNING: [Synth 8-614] signal 'cnt_events' is read in the process but is not in the sensitivity list [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:187]
WARNING: [Synth 8-614] signal 'cnt_events' is read in the process but is not in the sensitivity list [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:187]
WARNING: [Synth 8-614] signal 'cnt_events' is read in the process but is not in the sensitivity list [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:187]
WARNING: [Synth 8-614] signal 'cnt_events' is read in the process but is not in the sensitivity list [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:187]
WARNING: [Synth 8-614] signal 'cnt_events' is read in the process but is not in the sensitivity list [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:187]
WARNING: [Synth 8-614] signal 'cnt_events' is read in the process but is not in the sensitivity list [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:187]
WARNING: [Synth 8-614] signal 'cnt_events' is read in the process but is not in the sensitivity list [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:187]
WARNING: [Synth 8-614] signal 'cnt_events' is read in the process but is not in the sensitivity list [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:187]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/ram/dual_port_memory.vhd:46]
	Parameter G_DATA_WIDTH bound to: 16 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory' (17#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/ram/dual_port_memory.vhd:46]
INFO: [Synth 8-638] synthesizing module 'active' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/mimo/hdl/active.vhd:26]
	Parameter G_len_active bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'active' (18#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/mimo/hdl/active.vhd:26]
INFO: [Synth 8-638] synthesizing module 'mimo' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/mimo/hdl/mimo.vhd:69]
	Parameter G_len_input bound to: 2 - type: integer 
	Parameter G_len_output bound to: 10 - type: integer 
	Parameter G_len_reference bound to: 2 - type: integer 
	Parameter G_len_intern bound to: 8 - type: integer 
	Parameter G_order bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayline' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/mimo/hdl/delayline.vhd:26]
	Parameter G_Delay bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayline' (19#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/mimo/hdl/delayline.vhd:26]
INFO: [Synth 8-638] synthesizing module 'iq' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/mimo/hdl/iq.vhd:39]
	Parameter G_Ratio bound to: 25 - type: integer 
	Parameter G_mag bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iq' (20#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/mimo/hdl/iq.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ilc16' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/mimo/hdl/ilc16.vhd:26]
	Parameter G_len_input bound to: 10 - type: integer 
	Parameter G_len_output bound to: 10 - type: integer 
	Parameter G_repetition_rate bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ilc16' (21#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/mimo/hdl/ilc16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'mimo' (22#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/mimo/hdl/mimo.vhd:69]
	Parameter G_CLK_FREQ bound to: 125000000 - type: integer 
	Parameter G_ADD_ILOCK_BUF bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rtm_dwc8vm1_top' declared at '/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/rtm_dwc8vm1/hdl/rtm_dwc8vm1_top.vhd:36' bound to instance 'ins_rtm_dwc8vm1_top' of component 'rtm_dwc8vm1_top' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:365]
INFO: [Synth 8-638] synthesizing module 'rtm_dwc8vm1_top' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/rtm_dwc8vm1/hdl/rtm_dwc8vm1_top.vhd:56]
	Parameter G_CLK_FREQ bound to: 125000000 - type: integer 
WARNING: [Synth 8-3819] Generic 'g_add_ilock_buf' not present in instantiated entity will be ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:365]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:50]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:73]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:81]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:89]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:97]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:126]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:149]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:172]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:311]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:357]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:404]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:497]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:200]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:223]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:246]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:269]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:292]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:338]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:385]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:432]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:455]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:478]
INFO: [Synth 8-638] synthesizing module 'rtm' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:43]
WARNING: [Synth 8-506] null port 'pi_addrmap[ID][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[VERSION][changes][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[VERSION][patch][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[VERSION][minor][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[VERSION][major][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[RF_PERMIT][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[ATT_SEL][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[ATT_VAL][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[ADC_READ_ENA][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[DACAB][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[DAC][0][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[DAC][1][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[HYT271_READ_ENA][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:38]
WARNING: [Synth 8-506] null port 'po_addrmap[ATT_STATUS][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[ADC_A][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[ADC_B][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[ADC_C][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[ADC_D][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[ADC_STATUS][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[DAC_STATUS][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[EXT_INTERLOCK][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[HYT271_TEMP][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[HYT271_HUMI][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:39]
INFO: [Synth 8-638] synthesizing module 'rtm_decoder_axi4l' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm_decoder_axi4l.vhd.vhd:51]
	Parameter G_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter G_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rtm_decoder_axi4l' (23#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm_decoder_axi4l.vhd.vhd:51]
INFO: [Synth 8-638] synthesizing module 'rtm_ID' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:638]
WARNING: [Synth 8-506] null port 'pi_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:633]
INFO: [Synth 8-256] done synthesizing module 'rtm_ID' (24#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:638]
INFO: [Synth 8-638] synthesizing module 'rtm_VERSION' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:680]
WARNING: [Synth 8-506] null port 'pi_reg[changes][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:675]
WARNING: [Synth 8-506] null port 'pi_reg[patch][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:675]
WARNING: [Synth 8-506] null port 'pi_reg[minor][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:675]
WARNING: [Synth 8-506] null port 'pi_reg[major][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:675]
INFO: [Synth 8-256] done synthesizing module 'rtm_VERSION' (25#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:680]
INFO: [Synth 8-638] synthesizing module 'rtm_RF_PERMIT' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:743]
WARNING: [Synth 8-506] null port 'pi_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:738]
INFO: [Synth 8-256] done synthesizing module 'rtm_RF_PERMIT' (26#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:743]
INFO: [Synth 8-638] synthesizing module 'rtm_ATT_SEL' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:802]
WARNING: [Synth 8-506] null port 'pi_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:797]
INFO: [Synth 8-256] done synthesizing module 'rtm_ATT_SEL' (27#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:802]
INFO: [Synth 8-638] synthesizing module 'rtm_ATT_VAL' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:861]
WARNING: [Synth 8-506] null port 'pi_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:856]
INFO: [Synth 8-256] done synthesizing module 'rtm_ATT_VAL' (28#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:861]
INFO: [Synth 8-638] synthesizing module 'rtm_ATT_STATUS' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:924]
WARNING: [Synth 8-506] null port 'po_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:920]
INFO: [Synth 8-256] done synthesizing module 'rtm_ATT_STATUS' (29#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:924]
INFO: [Synth 8-638] synthesizing module 'rtm_ADC_A' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:967]
WARNING: [Synth 8-506] null port 'po_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:963]
INFO: [Synth 8-256] done synthesizing module 'rtm_ADC_A' (30#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:967]
INFO: [Synth 8-638] synthesizing module 'rtm_ADC_B' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1010]
WARNING: [Synth 8-506] null port 'po_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1006]
INFO: [Synth 8-256] done synthesizing module 'rtm_ADC_B' (31#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1010]
INFO: [Synth 8-638] synthesizing module 'rtm_ADC_C' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1053]
WARNING: [Synth 8-506] null port 'po_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1049]
INFO: [Synth 8-256] done synthesizing module 'rtm_ADC_C' (32#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1053]
INFO: [Synth 8-638] synthesizing module 'rtm_ADC_D' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1096]
WARNING: [Synth 8-506] null port 'po_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1092]
INFO: [Synth 8-256] done synthesizing module 'rtm_ADC_D' (33#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1096]
INFO: [Synth 8-638] synthesizing module 'rtm_ADC_READ_ENA' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1139]
WARNING: [Synth 8-506] null port 'pi_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1134]
INFO: [Synth 8-256] done synthesizing module 'rtm_ADC_READ_ENA' (34#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'rtm_ADC_STATUS' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1198]
WARNING: [Synth 8-506] null port 'po_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1194]
INFO: [Synth 8-256] done synthesizing module 'rtm_ADC_STATUS' (35#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1198]
INFO: [Synth 8-638] synthesizing module 'rtm_DACAB' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1241]
WARNING: [Synth 8-506] null port 'pi_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1236]
INFO: [Synth 8-256] done synthesizing module 'rtm_DACAB' (36#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1241]
INFO: [Synth 8-638] synthesizing module 'rtm_DAC_STATUS' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1304]
WARNING: [Synth 8-506] null port 'po_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1300]
INFO: [Synth 8-256] done synthesizing module 'rtm_DAC_STATUS' (37#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1304]
INFO: [Synth 8-638] synthesizing module 'rtm_DAC' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1347]
WARNING: [Synth 8-506] null port 'pi_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1342]
INFO: [Synth 8-256] done synthesizing module 'rtm_DAC' (38#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1347]
INFO: [Synth 8-638] synthesizing module 'rtm_EXT_INTERLOCK' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1410]
WARNING: [Synth 8-506] null port 'po_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1406]
INFO: [Synth 8-256] done synthesizing module 'rtm_EXT_INTERLOCK' (39#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1410]
INFO: [Synth 8-638] synthesizing module 'rtm_HYT271_TEMP' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1453]
WARNING: [Synth 8-506] null port 'po_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1449]
INFO: [Synth 8-256] done synthesizing module 'rtm_HYT271_TEMP' (40#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'rtm_HYT271_HUMI' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1496]
WARNING: [Synth 8-506] null port 'po_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1492]
INFO: [Synth 8-256] done synthesizing module 'rtm_HYT271_HUMI' (41#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1496]
INFO: [Synth 8-638] synthesizing module 'rtm_HYT271_READ_ENA' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1539]
WARNING: [Synth 8-506] null port 'pi_reg[data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'rtm_HYT271_READ_ENA' (42#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/pkg_rtm.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'rtm' (43#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/RTM/rtm.vhd:43]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ins_hrl_ibuf_p' to cell 'IOBUF' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/rtm_dwc8vm1/hdl/rtm_dwc8vm1_top.vhd:95]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ins_hrl_ibuf_n' to cell 'IOBUF' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/rtm_dwc8vm1/hdl/rtm_dwc8vm1_top.vhd:96]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'inst_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/rtm_dwc8vm1/hdl/rtm_dwc8vm1_top.vhd:102]
INFO: [Synth 8-638] synthesizing module 'i2c_subsys' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/rtm_dwc8vm1/hdl/i2c_subsys.vhd:117]
	Parameter G_I2C_CLK_DIV bound to: 1250 - type: integer 
	Parameter G_NEGATED_CS bound to: 16'b0000000000001000 
INFO: [Synth 8-638] synthesizing module 'ad5624_over_pca9535' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/ad5624_over_pca9535.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'ad5624_over_pca9535' (44#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/ad5624_over_pca9535.vhd:60]
INFO: [Synth 8-638] synthesizing module 'hmc624_over_pca9535' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/hmc624_over_pca9535.vhd:68]
	Parameter G_PCA9535_I2C_ADDR bound to: 8'b00100000 
	Parameter G_MAX_CHANNELS bound to: 9 - type: integer 
	Parameter G_DEFAULT_VALUES bound to: 16'b0000100000000000 
INFO: [Synth 8-638] synthesizing module 'pca9535' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/pca9535.vhd:51]
	Parameter G_PORT_NB bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pca9535' (45#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/pca9535.vhd:51]
INFO: [Synth 8-638] synthesizing module 'pca9535__parameterized0' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/pca9535.vhd:51]
	Parameter G_PORT_NB bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pca9535__parameterized0' (45#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/pca9535.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'hmc624_over_pca9535' (46#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/hmc624_over_pca9535.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ltc2493' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/ltc2493.vhd:73]
	Parameter G_ADDR bound to: 7'b0110100 
	Parameter G_CLK_FREQ bound to: 125000000 - type: integer 
	Parameter G_DISABLE_DIFF_MODE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'ltc2493' (47#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/ltc2493.vhd:73]
INFO: [Synth 8-638] synthesizing module 'hyt271' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/hyt271.vhd:53]
	Parameter G_ADDR bound to: 7'b0101000 
INFO: [Synth 8-256] done synthesizing module 'hyt271' (48#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/hyt271.vhd:53]
INFO: [Synth 8-638] synthesizing module 'i2c_control_arbiter' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/i2c_control_arbiter.vhd:68]
	Parameter G_PORTS_NUM bound to: 4 - type: integer 
	Parameter G_I2C_CLK_DIV bound to: 1250 - type: integer 
	Parameter G_CS_ENA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'i2c_controller' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/i2c_controller.vhd:57]
	Parameter G_DIVIDER bound to: 1250 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_controller' (49#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/i2c_controller.vhd:57]
INFO: [Synth 8-638] synthesizing module 'arbiter_priority_synced' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/misc/arbiter/arbiter_priority_synced.vhd:39]
	Parameter G_REQUESTER bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'arbiter_priority_synced' (50#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/misc/arbiter/arbiter_priority_synced.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'i2c_control_arbiter' (51#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/i2c_control_arbiter.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'i2c_subsys' (52#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/rtm_dwc8vm1/hdl/i2c_subsys.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'rtm_dwc8vm1_top' (53#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/rtm_dwc8vm1/hdl/rtm_dwc8vm1_top.vhd:56]
INFO: [Synth 8-638] synthesizing module 'timing_top' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/timing_top.vhd:49]
	Parameter G_OUT_TRG bound to: 3 - type: integer 
	Parameter G_EXT_TRG bound to: 8 - type: integer 
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:72]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:80]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:88]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:96]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:125]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:148]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:171]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:194]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:263]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:286]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:309]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:221]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:244]
INFO: [Synth 8-638] synthesizing module 'timing' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:43]
WARNING: [Synth 8-506] null port 'pi_addrmap[VERSION][changes][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[VERSION][patch][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[VERSION][minor][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[VERSION][major][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[ENABLE][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[SOURCE_SEL][0][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[SOURCE_SEL][1][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[SOURCE_SEL][2][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[SYNC_SEL][0][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[SYNC_SEL][1][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[SYNC_SEL][2][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[DIVIDER_VALUE][0][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[DIVIDER_VALUE][1][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[DIVIDER_VALUE][2][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[DELAY_ENABLE][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[DELAY_VALUE][0][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[DELAY_VALUE][1][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[DELAY_VALUE][2][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[MANUAL_TRG][0][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[MANUAL_TRG][1][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'pi_addrmap[MANUAL_TRG][2][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:38]
WARNING: [Synth 8-506] null port 'po_addrmap[TRIGGER_CNT][0][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[TRIGGER_CNT][1][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[TRIGGER_CNT][2][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[EXT_TRIGGER_CNT][0][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[EXT_TRIGGER_CNT][1][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[EXT_TRIGGER_CNT][2][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[EXT_TRIGGER_CNT][3][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[EXT_TRIGGER_CNT][4][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[EXT_TRIGGER_CNT][5][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:39]
WARNING: [Synth 8-506] null port 'po_addrmap[EXT_TRIGGER_CNT][6][data][data]' ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:39]
INFO: [Common 17-14] Message 'Synth 8-506' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'timing_decoder_axi4l' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing_decoder_axi4l.vhd.vhd:51]
	Parameter G_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter G_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_decoder_axi4l' (54#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing_decoder_axi4l.vhd.vhd:51]
INFO: [Synth 8-638] synthesizing module 'timing_ID' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:435]
INFO: [Synth 8-256] done synthesizing module 'timing_ID' (55#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:435]
INFO: [Synth 8-638] synthesizing module 'timing_VERSION' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:491]
INFO: [Synth 8-256] done synthesizing module 'timing_VERSION' (56#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:491]
INFO: [Synth 8-638] synthesizing module 'timing_ENABLE' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'timing_ENABLE' (57#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:554]
INFO: [Synth 8-638] synthesizing module 'timing_SOURCE_SEL' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:613]
INFO: [Synth 8-256] done synthesizing module 'timing_SOURCE_SEL' (58#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:613]
INFO: [Synth 8-638] synthesizing module 'timing_SYNC_SEL' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:672]
INFO: [Synth 8-256] done synthesizing module 'timing_SYNC_SEL' (59#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:672]
INFO: [Synth 8-638] synthesizing module 'timing_DIVIDER_VALUE' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:731]
INFO: [Synth 8-256] done synthesizing module 'timing_DIVIDER_VALUE' (60#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:731]
INFO: [Synth 8-638] synthesizing module 'timing_TRIGGER_CNT' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:789]
INFO: [Synth 8-256] done synthesizing module 'timing_TRIGGER_CNT' (61#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:789]
INFO: [Synth 8-638] synthesizing module 'timing_EXT_TRIGGER_CNT' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:831]
INFO: [Synth 8-256] done synthesizing module 'timing_EXT_TRIGGER_CNT' (62#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:831]
INFO: [Synth 8-638] synthesizing module 'timing_DELAY_ENABLE' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'timing_DELAY_ENABLE' (63#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:873]
INFO: [Synth 8-638] synthesizing module 'timing_DELAY_VALUE' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:932]
INFO: [Synth 8-256] done synthesizing module 'timing_DELAY_VALUE' (64#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:932]
INFO: [Synth 8-638] synthesizing module 'timing_MANUAL_TRG' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:990]
INFO: [Synth 8-256] done synthesizing module 'timing_MANUAL_TRG' (65#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/pkg_timing.vhd:990]
INFO: [Synth 8-256] done synthesizing module 'timing' (66#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/TIMING/timing.vhd:43]
INFO: [Synth 8-638] synthesizing module 'trigger_generation' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:45]
	Parameter G_EXT_TRG bound to: 8 - type: integer 
	Parameter G_OUT_TRG bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trigger_generation' (67#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:45]
INFO: [Synth 8-638] synthesizing module 'trigger_delay' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/misc/trigger_delay.vhd:39]
	Parameter G_COUNT_DELAYED_TRG bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/misc/trigger_delay.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'trigger_delay' (68#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/misc/trigger_delay.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'timing_top' (69#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/timing_top.vhd:49]
INFO: [Synth 8-638] synthesizing module 'daq_top' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/daq/hdl/daq_top.vhd:72]
	Parameter G_FIFO_ARCH bound to: ULTRASCALE - type: string 
	Parameter G_FIFO_FWFT bound to: 1 - type: integer 
	Parameter G_INPUT_DATA_CHANNEL_COUNT bound to: 12 - type: integer 
	Parameter G_CHANNEL_WIDTH bound to: 32 - type: integer 
	Parameter G_ADD_INPUT_BUF bound to: 1 - type: integer 
	Parameter G_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter G_EXT_STR_ENA bound to: 1'b0 
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:72]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:80]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:88]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:96]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:125]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:148]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:171]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:217]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:240]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:355]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:378]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:447]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:198]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:267]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:290]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:313]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:336]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:405]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:428]
INFO: [Synth 8-638] synthesizing module 'daq' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/daq.vhd:43]
INFO: [Synth 8-638] synthesizing module 'daq_decoder_axi4l' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/daq_decoder_axi4l.vhd.vhd:58]
	Parameter G_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter G_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'daq_decoder_axi4l' (70#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/daq_decoder_axi4l.vhd.vhd:58]
INFO: [Synth 8-638] synthesizing module 'daq_ID' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:641]
INFO: [Synth 8-256] done synthesizing module 'daq_ID' (71#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:641]
INFO: [Synth 8-638] synthesizing module 'daq_VERSION' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'daq_VERSION' (72#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:697]
INFO: [Synth 8-638] synthesizing module 'daq_ENABLE' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:760]
INFO: [Synth 8-256] done synthesizing module 'daq_ENABLE' (73#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:760]
INFO: [Synth 8-638] synthesizing module 'daq_TAB_SEL' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:819]
INFO: [Synth 8-256] done synthesizing module 'daq_TAB_SEL' (74#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:819]
INFO: [Synth 8-638] synthesizing module 'daq_STROBE_DIV' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:877]
INFO: [Synth 8-256] done synthesizing module 'daq_STROBE_DIV' (75#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:877]
INFO: [Synth 8-638] synthesizing module 'daq_STROBE_CNT' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:935]
INFO: [Synth 8-256] done synthesizing module 'daq_STROBE_CNT' (76#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:935]
INFO: [Synth 8-638] synthesizing module 'daq_SAMPLES' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:977]
INFO: [Synth 8-256] done synthesizing module 'daq_SAMPLES' (77#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:977]
INFO: [Synth 8-638] synthesizing module 'daq_DOUBLE_BUF_ENA' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1035]
INFO: [Synth 8-256] done synthesizing module 'daq_DOUBLE_BUF_ENA' (78#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'daq_ACTIVE_BUF' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1094]
INFO: [Synth 8-256] done synthesizing module 'daq_ACTIVE_BUF' (79#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1094]
INFO: [Synth 8-638] synthesizing module 'daq_INACTIVE_BUF_ID' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1137]
INFO: [Synth 8-256] done synthesizing module 'daq_INACTIVE_BUF_ID' (80#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1137]
INFO: [Synth 8-638] synthesizing module 'daq_FIFO_STATUS' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1179]
INFO: [Synth 8-256] done synthesizing module 'daq_FIFO_STATUS' (81#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1179]
INFO: [Synth 8-638] synthesizing module 'daq_SENT_BURST_CNT' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1221]
INFO: [Synth 8-256] done synthesizing module 'daq_SENT_BURST_CNT' (82#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1221]
INFO: [Synth 8-638] synthesizing module 'daq_TRG_DELAY_VAL' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1263]
INFO: [Synth 8-256] done synthesizing module 'daq_TRG_DELAY_VAL' (83#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1263]
INFO: [Synth 8-638] synthesizing module 'daq_TRG_DELAY_ENA' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1321]
INFO: [Synth 8-256] done synthesizing module 'daq_TRG_DELAY_ENA' (84#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1321]
INFO: [Synth 8-638] synthesizing module 'daq_TRG_CNT_BUF0' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1380]
INFO: [Synth 8-256] done synthesizing module 'daq_TRG_CNT_BUF0' (85#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'daq_TRG_CNT_BUF1' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1423]
INFO: [Synth 8-256] done synthesizing module 'daq_TRG_CNT_BUF1' (86#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1423]
INFO: [Synth 8-638] synthesizing module 'daq_TIMESTAMP_RST' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1466]
INFO: [Synth 8-256] done synthesizing module 'daq_TIMESTAMP_RST' (87#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/pkg_daq.vhd:1466]
INFO: [Synth 8-256] done synthesizing module 'daq' (88#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/DAQ/daq.vhd:43]
INFO: [Synth 8-638] synthesizing module 'trigger_divider' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/misc/trigger_divider.vhd:45]
	Parameter G_CHANNELS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trigger_divider' (89#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/misc/trigger_divider.vhd:45]
INFO: [Synth 8-638] synthesizing module 'daq_mux' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/daq/hdl/daq_mux.vhd:54]
	Parameter G_CHANNEL_WIDTH bound to: 32 - type: integer 
	Parameter G_IN_CHANNEL_COUNT bound to: 12 - type: integer 
	Parameter G_OUT_CHANNEL_COUNT bound to: 8 - type: integer 
	Parameter G_TAB_COUNT bound to: 1 - type: integer 
	Parameter G_SEL_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'daq_mux' (90#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/daq/hdl/daq_mux.vhd:54]
INFO: [Synth 8-638] synthesizing module 'burst_generator' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/daq/hdl/burst_generator.vhd:65]
	Parameter G_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_BURST_LEN bound to: 64 - type: integer 
	Parameter G_INPUT_DATA_WIDTH bound to: 256 - type: integer 
	Parameter G_MODE_IS_CONTINUOUS bound to: 0 - type: integer 
	Parameter G_BUF_SIZE bound to: 524288 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/daq/hdl/burst_generator.vhd:84]
WARNING: [Synth 8-3919] null assignment ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/daq/hdl/burst_generator.vhd:84]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/daq/hdl/burst_generator.vhd:94]
WARNING: [Synth 8-3919] null assignment ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/daq/hdl/burst_generator.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'burst_generator' (91#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/daq/hdl/burst_generator.vhd:65]
INFO: [Synth 8-638] synthesizing module 'daq_to_axi' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/daq/hdl/daq_to_axi.vhd:59]
	Parameter G_ARCH_TYPE bound to: ULTRASCALE - type: string 
	Parameter G_AXI_ID bound to: 4'b0000 
	Parameter G_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_BURST_LEN bound to: 64 - type: integer 
	Parameter G_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter G_FIFO_FWFT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo.vhd:67]
	Parameter G_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter G_FIFO_WIDTH bound to: 32 - type: integer 
	Parameter G_FIFO_READ_WIDTH bound to: 32 - type: integer 
	Parameter G_FIFO_WRITE_WIDTH bound to: 32 - type: integer 
	Parameter G_FIFO_TYPE bound to: ULTRASCALE - type: string 
	Parameter G_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter G_CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter G_FIFO_VIRTEX_MAX_LAYERS bound to: 0 - type: integer 
	Parameter G_FIFO_VIRTEX_MAX_IN_LAYER bound to: 0 - type: integer 
	Parameter G_FIFO_FWFT bound to: 1 - type: integer 
	Parameter G_FIFO_PROG_FULL_OFFSET bound to: 0 - type: integer 
	Parameter G_FIFO_PROG_EMPTY_OFFSET bound to: 0 - type: integer 
	Parameter G_FIFO_ENABLE_ECC bound to: 0 - type: bool 
	Parameter G_FIFO_LAYER_NUM bound to: 1 - type: integer 
	Parameter G_FIFO18_NUM bound to: 1 - type: integer 
	Parameter G_FIFO36_NUM bound to: 0 - type: integer 
	Parameter G_FIFO36_WIDTH bound to: 72 - type: integer 
	Parameter G_FIFO_WIDTH bound to: 36 - type: integer 
	Parameter G_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter G_FIFO_FWFT bound to: 1 - type: integer 
	Parameter G_FIFO_PROG_FULL_OFFSET bound to: 0 - type: integer 
	Parameter G_FIFO_PROG_EMPTY_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_ultrascale' declared at '/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:30' bound to instance 'ins_fifo_ultrascale' of component 'fifo_ultrascale' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo.vhd:273]
INFO: [Synth 8-638] synthesizing module 'fifo_ultrascale' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:58]
	Parameter G_FIFO_LAYER_NUM bound to: 1 - type: integer 
	Parameter G_FIFO18_NUM bound to: 1 - type: integer 
	Parameter G_FIFO36_NUM bound to: 0 - type: integer 
	Parameter G_FIFO36_WIDTH bound to: 72 - type: integer 
	Parameter G_FIFO_WIDTH bound to: 36 - type: integer 
	Parameter G_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter G_FIFO_FWFT bound to: 1 - type: integer 
	Parameter G_FIFO_PROG_FULL_OFFSET bound to: 0 - type: integer 
	Parameter G_FIFO_PROG_EMPTY_OFFSET bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:414]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:415]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:416]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:417]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:418]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:419]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:420]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:421]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:437]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:438]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:439]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:440]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:441]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:442]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:443]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:444]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:445]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:446]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:447]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:448]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter PROG_EMPTY_THRESH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 1 - type: integer 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 36 - type: integer 
	Parameter REGISTER_MODE bound to: UNREGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'FIFO18E2' declared at '/home/kristiaanpelckmans/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:14187' bound to instance 'ins_single_fifo18e2' of component 'fifo18e2' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:716]
INFO: [Synth 8-6157] synthesizing module 'FIFO18E2' [/home/kristiaanpelckmans/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:14187]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 1 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 36 - type: integer 
	Parameter REGISTER_MODE bound to: UNREGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO18E2' (92#1) [/home/kristiaanpelckmans/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:14187]
INFO: [Synth 8-256] done synthesizing module 'fifo_ultrascale' (93#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fifo' (94#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo.vhd:67]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo.vhd:67]
	Parameter G_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter G_FIFO_WIDTH bound to: 288 - type: integer 
	Parameter G_FIFO_READ_WIDTH bound to: 288 - type: integer 
	Parameter G_FIFO_WRITE_WIDTH bound to: 288 - type: integer 
	Parameter G_FIFO_TYPE bound to: ULTRASCALE - type: string 
	Parameter G_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter G_CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter G_FIFO_VIRTEX_MAX_LAYERS bound to: 0 - type: integer 
	Parameter G_FIFO_VIRTEX_MAX_IN_LAYER bound to: 0 - type: integer 
	Parameter G_FIFO_FWFT bound to: 1 - type: integer 
	Parameter G_FIFO_PROG_FULL_OFFSET bound to: 446 - type: integer 
	Parameter G_FIFO_PROG_EMPTY_OFFSET bound to: 62 - type: integer 
	Parameter G_FIFO_ENABLE_ECC bound to: 0 - type: bool 
WARNING: [Synth 8-3919] null assignment ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo.vhd:271]
	Parameter G_FIFO_LAYER_NUM bound to: 1 - type: integer 
	Parameter G_FIFO18_NUM bound to: 0 - type: integer 
	Parameter G_FIFO36_NUM bound to: 4 - type: integer 
	Parameter G_FIFO36_WIDTH bound to: 72 - type: integer 
	Parameter G_FIFO_WIDTH bound to: 288 - type: integer 
	Parameter G_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter G_FIFO_FWFT bound to: 1 - type: integer 
	Parameter G_FIFO_PROG_FULL_OFFSET bound to: 446 - type: integer 
	Parameter G_FIFO_PROG_EMPTY_OFFSET bound to: 62 - type: integer 
INFO: [Synth 8-3491] module 'fifo_ultrascale' declared at '/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:30' bound to instance 'ins_fifo_ultrascale' of component 'fifo_ultrascale' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo.vhd:273]
INFO: [Synth 8-638] synthesizing module 'fifo_ultrascale__parameterized1' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:58]
	Parameter G_FIFO_LAYER_NUM bound to: 1 - type: integer 
	Parameter G_FIFO18_NUM bound to: 0 - type: integer 
	Parameter G_FIFO36_NUM bound to: 4 - type: integer 
	Parameter G_FIFO36_WIDTH bound to: 72 - type: integer 
	Parameter G_FIFO_WIDTH bound to: 288 - type: integer 
	Parameter G_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter G_FIFO_FWFT bound to: 1 - type: integer 
	Parameter G_FIFO_PROG_FULL_OFFSET bound to: 446 - type: integer 
	Parameter G_FIFO_PROG_EMPTY_OFFSET bound to: 62 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:426]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:427]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:428]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:429]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:430]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:431]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:432]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:433]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:452]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:453]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:454]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:455]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:456]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:457]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:458]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:459]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:460]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:461]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:462]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:463]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PROG_EMPTY_THRESH bound to: 62 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 446 - type: integer 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: UNREGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'FIFO36E2' declared at '/home/kristiaanpelckmans/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:14446' bound to instance 'ins_single_fifo36e2' of component 'fifo36e2' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:645]
INFO: [Synth 8-6157] synthesizing module 'FIFO36E2' [/home/kristiaanpelckmans/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:14446]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 62 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 446 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: UNREGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO36E2' (95#1) [/home/kristiaanpelckmans/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:14446]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PROG_EMPTY_THRESH bound to: 62 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 446 - type: integer 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: UNREGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'FIFO36E2' declared at '/home/kristiaanpelckmans/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:14446' bound to instance 'ins_single_fifo36e2' of component 'fifo36e2' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:645]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PROG_EMPTY_THRESH bound to: 62 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 446 - type: integer 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: UNREGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'FIFO36E2' declared at '/home/kristiaanpelckmans/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:14446' bound to instance 'ins_single_fifo36e2' of component 'fifo36e2' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:645]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PROG_EMPTY_THRESH bound to: 62 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 446 - type: integer 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: UNREGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'FIFO36E2' declared at '/home/kristiaanpelckmans/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:14446' bound to instance 'ins_single_fifo36e2' of component 'fifo36e2' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:645]
INFO: [Synth 8-256] done synthesizing module 'fifo_ultrascale__parameterized1' (95#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo_ultrascale.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (95#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/fifo/fifo.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'daq_to_axi' (96#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/daq/hdl/daq_to_axi.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'daq_top' (97#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/daq/hdl/daq_top.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'app_top' (98#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:94]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/sis8300ku_payload.vhd:92]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/sis8300ku_payload.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_payload' (99#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/sis8300ku_payload.vhd:41]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'ins_pcie_ibufds_gte3' to cell 'IBUFDS_GTE3' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/bsp_sis8300ku_top.vhd:210]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_sysclk_buf' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/bsp_sis8300ku_top.vhd:214]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_system_wrapper' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/imports/hdl/sis8300ku_bsp_system_wrapper.vhd:125]
INFO: [Synth 8-3491] module 'sis8300ku_bsp_system' declared at '/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/synth/sis8300ku_bsp_system.vhd:1775' bound to instance 'sis8300ku_bsp_system_i' of component 'sis8300ku_bsp_system' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/imports/hdl/sis8300ku_bsp_system_wrapper.vhd:237]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_system' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/synth/sis8300ku_bsp_system.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'ddr_imp_QC2Z9C' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/synth/sis8300ku_bsp_system.vhd:117]
INFO: [Synth 8-3491] module 'sis8300ku_bsp_system_axi_interconnect_ddr_0' declared at '/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.runs/synth_1/.Xil/Vivado-2579398-workstation/realtime/sis8300ku_bsp_system_axi_interconnect_ddr_0_stub.vhdl:5' bound to instance 'axi_interconnect_ddr' of component 'sis8300ku_bsp_system_axi_interconnect_ddr_0' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/synth/sis8300ku_bsp_system.vhd:555]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_system_axi_interconnect_ddr_0' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.runs/synth_1/.Xil/Vivado-2579398-workstation/realtime/sis8300ku_bsp_system_axi_interconnect_ddr_0_stub.vhdl:126]
INFO: [Synth 8-3491] module 'sis8300ku_bsp_system_ddr4_0_0' declared at '/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.runs/synth_1/.Xil/Vivado-2579398-workstation/realtime/sis8300ku_bsp_system_ddr4_0_0_stub.vhdl:5' bound to instance 'ddr4_0' of component 'sis8300ku_bsp_system_ddr4_0_0' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/synth/sis8300ku_bsp_system.vhd:673]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_system_ddr4_0_0' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.runs/synth_1/.Xil/Vivado-2579398-workstation/realtime/sis8300ku_bsp_system_ddr4_0_0_stub.vhdl:70]
INFO: [Synth 8-3491] module 'sis8300ku_bsp_system_sys_reset_0_0' declared at '/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.runs/synth_1/.Xil/Vivado-2579398-workstation/realtime/sis8300ku_bsp_system_sys_reset_0_0_stub.vhdl:5' bound to instance 'sys_reset_0' of component 'sis8300ku_bsp_system_sys_reset_0_0' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/synth/sis8300ku_bsp_system.vhd:735]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_system_sys_reset_0_0' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.runs/synth_1/.Xil/Vivado-2579398-workstation/realtime/sis8300ku_bsp_system_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'sis8300ku_bsp_system_xlconstant_0_0' declared at '/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xlconstant_0_0/synth/sis8300ku_bsp_system_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'sis8300ku_bsp_system_xlconstant_0_0' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/synth/sis8300ku_bsp_system.vhd:748]
INFO: [Synth 8-6157] synthesizing module 'sis8300ku_bsp_system_xlconstant_0_0' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xlconstant_0_0/synth/sis8300ku_bsp_system_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (100#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sis8300ku_bsp_system_xlconstant_0_0' (101#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xlconstant_0_0/synth/sis8300ku_bsp_system_xlconstant_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'ddr_imp_QC2Z9C' (102#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/synth/sis8300ku_bsp_system.vhd:117]
INFO: [Synth 8-638] synthesizing module 'pcie_imp_P1MTX3' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/synth/sis8300ku_bsp_system.vhd:855]
INFO: [Synth 8-3491] module 'sis8300ku_bsp_system_axi_interconnect_dma_0' declared at '/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.runs/synth_1/.Xil/Vivado-2579398-workstation/realtime/sis8300ku_bsp_system_axi_interconnect_dma_0_stub.vhdl:5' bound to instance 'axi_interconnect_dma' of component 'sis8300ku_bsp_system_axi_interconnect_dma_0' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/synth/sis8300ku_bsp_system.vhd:1459]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_system_axi_interconnect_dma_0' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.runs/synth_1/.Xil/Vivado-2579398-workstation/realtime/sis8300ku_bsp_system_axi_interconnect_dma_0_stub.vhdl:133]
INFO: [Synth 8-3491] module 'sis8300ku_bsp_system_axi_interconnect_reg_0' declared at '/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.runs/synth_1/.Xil/Vivado-2579398-workstation/realtime/sis8300ku_bsp_system_axi_interconnect_reg_0_stub.vhdl:5' bound to instance 'axi_interconnect_reg' of component 'sis8300ku_bsp_system_axi_interconnect_reg_0' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/synth/sis8300ku_bsp_system.vhd:1584]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_system_axi_interconnect_reg_0' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.runs/synth_1/.Xil/Vivado-2579398-workstation/realtime/sis8300ku_bsp_system_axi_interconnect_reg_0_stub.vhdl:112]
INFO: [Synth 8-3491] module 'sis8300ku_bsp_system_xdma_0_0' declared at '/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.runs/synth_1/.Xil/Vivado-2579398-workstation/realtime/sis8300ku_bsp_system_xdma_0_0_stub.vhdl:5' bound to instance 'xdma_0' of component 'sis8300ku_bsp_system_xdma_0_0' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/synth/sis8300ku_bsp_system.vhd:1688]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_system_xdma_0_0' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.runs/synth_1/.Xil/Vivado-2579398-workstation/realtime/sis8300ku_bsp_system_xdma_0_0_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'pcie_imp_P1MTX3' (103#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/synth/sis8300ku_bsp_system.vhd:855]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_system' (104#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/synth/sis8300ku_bsp_system.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_system_wrapper' (105#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/imports/hdl/sis8300ku_bsp_system_wrapper.vhd:125]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_top' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/sis8300ku_bsp_logic_top.vhd:119]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:50]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:73]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:81]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:89]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:97]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:126]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:149]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:157]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:165]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:173]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:202]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:225]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:248]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:271]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:294]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:317]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:340]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:409]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:455]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:500]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:524]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:569]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:592]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:660]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:683]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:367]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:390]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:436]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:710]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/sis8300ku_bsp_logic.vhd:43]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_decoder_axi4l' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/sis8300ku_bsp_logic_decoder_axi4l.vhd.vhd:54]
	Parameter G_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter G_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_decoder_axi4l' (106#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/sis8300ku_bsp_logic_decoder_axi4l.vhd.vhd:54]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_ID' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:869]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_ID' (107#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:869]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_VERSION' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:911]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_VERSION' (108#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:911]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_PRJ_ID' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:974]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_PRJ_ID' (109#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:974]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_PRJ_VERSION' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1016]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_PRJ_VERSION' (110#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1016]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_PRJ_SHASUM' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1079]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_PRJ_SHASUM' (111#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1079]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_PRJ_TIMESTAMP' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1121]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_PRJ_TIMESTAMP' (112#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1121]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_SCRATCH' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1163]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_SCRATCH' (113#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1163]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_RESET_N' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1221]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_RESET_N' (114#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1221]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_CLK_MUX' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1280]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_CLK_MUX' (115#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1280]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_CLK_SEL' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1339]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_CLK_SEL' (116#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1339]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_CLK_RST' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1398]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_CLK_RST' (117#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1398]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_CLK_FREQ' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1457]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_CLK_FREQ' (118#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1457]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_CLK_ERR' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1499]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_CLK_ERR' (119#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1499]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_SPI_DIV_SEL' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1542]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_SPI_DIV_SEL' (120#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1542]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_SPI_DIV_BUSY' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1601]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_SPI_DIV_BUSY' (121#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1601]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_ADC_ENA' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1644]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_ADC_ENA' (122#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1644]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_ADC_IDELAY_CNT' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1703]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_ADC_IDELAY_CNT' (123#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1703]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_ADC_REVERT_CLK' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1760]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_ADC_REVERT_CLK' (124#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1760]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_SPI_ADC_SEL' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1823]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_SPI_ADC_SEL' (125#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1823]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_SPI_ADC_BUSY' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1882]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_SPI_ADC_BUSY' (126#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1882]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_DAC_ENA' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1939]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_DAC_ENA' (127#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1939]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_DAC_IDELAY_INC' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1998]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_DAC_IDELAY_INC' (128#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:1998]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_DAC_IDELAY_CNT' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:2061]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_DAC_IDELAY_CNT' (129#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:2061]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_DDR_CALIB_DONE' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:2118]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_DDR_CALIB_DONE' (130#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:2118]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_BOOT_STATUS' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:2175]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_BOOT_STATUS' (131#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:2175]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_PCIE_IRQ_ENA' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:2234]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_PCIE_IRQ_ENA' (132#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:2234]
INFO: [Synth 8-638] synthesizing module 'sis8300ku_bsp_logic_PCIE_IRQ_ACK_TIMEOUT' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:2293]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_PCIE_IRQ_ACK_TIMEOUT' (133#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/pkg_sis8300ku_bsp_logic.vhd:2293]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic' (134#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/BSP/sis8300ku_bsp_logic.vhd:43]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ext_clk05_diff' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/sis8300ku_bsp_logic_top.vhd:268]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ext_clk69_diff' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/sis8300ku_bsp_logic_top.vhd:269]
INFO: [Synth 8-113] binding component instance 'ins_bufg_ext_clk' to cell 'BUFG' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/sis8300ku_bsp_logic_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'bsp_mmcm_wrapper' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/bsp_mmcm_wrapper.vhd:40]
	Parameter g_brd_clk_div bound to: 8 - type: integer 
	Parameter g_app_clk_freq bound to: 125000000 - type: integer 
INFO: [Synth 8-113] binding component instance 'ins_clk_board_buf' to cell 'BUFG' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/bsp_mmcm_wrapper.vhd:55]
INFO: [Synth 8-113] binding component instance 'ins_clk_app_buf' to cell 'BUFG' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/bsp_mmcm_wrapper.vhd:56]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'inst_mmcme3_base' to cell 'MMCME3_BASE' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/bsp_mmcm_wrapper.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'bsp_mmcm_wrapper' (135#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/bsp_mmcm_wrapper.vhd:40]
INFO: [Synth 8-638] synthesizing module 'app_mmcm_wrapper' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/app_mmcm_wrapper.vhd:53]
	Parameter g_ext_freq bound to: 125000000 - type: integer 
	Parameter BANDWIDTH bound to: optimized - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 1 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLOCK_HOLD bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: zhold - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'inst_mmcm_adv' to cell 'MMCM_ADV' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/app_mmcm_wrapper.vhd:168]
INFO: [Synth 8-113] binding component instance 'clkfb_buf' to cell 'BUFG' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/app_mmcm_wrapper.vhd:238]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/app_mmcm_wrapper.vhd:240]
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFG' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/app_mmcm_wrapper.vhd:241]
INFO: [Synth 8-113] binding component instance 'clkout3_buf' to cell 'BUFG' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/app_mmcm_wrapper.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'app_mmcm_wrapper' (136#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/app_mmcm_wrapper.vhd:53]
INFO: [Synth 8-638] synthesizing module 'app_clk_ctrl' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/misc/clock/app_clk_ctrl.vhd:41]
	Parameter GEN_CTRL_CLK_FREQ bound to: 125000000 - type: integer 
	Parameter GEN_MIN_CLK_FREQ bound to: 123000000 - type: integer 
	Parameter GEN_MAX_CLK_FREQ bound to: 127000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'app_clk_ctrl' (137#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/misc/clock/app_clk_ctrl.vhd:41]
INFO: [Synth 8-638] synthesizing module 'axi4_spi_3w' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/spi/axi4_spi_3w.vhd:54]
	Parameter G_CLK_DIV bound to: 3 - type: integer 
	Parameter G_BI_DIR bound to: 1'b1 
	Parameter G_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi4_spi_3w' (138#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/spi/axi4_spi_3w.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_freq' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/misc/clock/clock_freq.vhd:53]
	Parameter G_CLOCK_FREQ bound to: 125000000 - type: integer 
	Parameter G_CLOCK_COUNT bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_freq' (139#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/misc/clock/clock_freq.vhd:53]
INFO: [Synth 8-638] synthesizing module 'xdma_irq_handler' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/misc/xdma_irq_handler.vhd:47]
	Parameter G_IRQ_CNT bound to: 16 - type: integer 
	Parameter G_TIMEOUT_CNT bound to: 125000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xdma_irq_handler' (140#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/misc/xdma_irq_handler.vhd:47]
INFO: [Synth 8-638] synthesizing module 'axi4_spi_3w__parameterized0' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/spi/axi4_spi_3w.vhd:54]
	Parameter G_CLK_DIV bound to: 3 - type: integer 
	Parameter G_BI_DIR bound to: 1'b1 
	Parameter G_ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi4_spi_3w__parameterized0' (140#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/spi/axi4_spi_3w.vhd:54]
INFO: [Synth 8-638] synthesizing module 'ad9628' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:78]
	Parameter G_MAX_DELAY bound to: 32 - type: integer 
	Parameter G_USE_DCO bound to: 0 - type: integer 
	Parameter G_USE_FIFO bound to: 0 - type: integer 
	Parameter G_DELAY_VALUE bound to: 155'b00000000000000000000000010100000000000000000000000000001010000000000000000000000000000101000000000000000000000000000001100100000000000000000000000000011110 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-113] binding component instance 'ins_idelayctrl' to cell 'IDELAYCTRL' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:116]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds_or' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:154]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds_dco' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:164]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds_or' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:154]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds_dco' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:164]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds_or' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:154]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds_dco' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:164]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds_or' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:154]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds_dco' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:164]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ins_ibufds' to cell 'IBUFDS' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:143]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 80 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 50 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 30 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ad9628' (141#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/adc/ad9628.vhd:78]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-638] synthesizing module 'max5878' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/dac/max5878.vhd:72]
	Parameter G_ODELAY_DATA_DELAY bound to: 496'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter G_ODELAY_SEL_DELAY bound to: 0 - type: integer 
	Parameter G_ODELAY_CLK_DELAY bound to: 0 - type: integer 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b1 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'max5878' (142#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/dac/max5878.vhd:72]
INFO: [Synth 8-638] synthesizing module 'sn74lv8153' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/sn74lv8153.vhd:41]
	Parameter G_DEV_ADDR bound to: 3'b001 
	Parameter G_CLK_FREQ bound to: 125000000 - type: integer 
	Parameter G_BAUD_RATE bound to: 10000 - type: integer 
	Parameter G_REFRESH_RATE bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sn74lv8153' (143#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/sn74lv8153.vhd:41]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_top' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/fpga_config_manager/hdl/fpga_config_manager_top.vhd:63]
	Parameter g_arch bound to: ULTRASCALE - type: string 
	Parameter g_icap_clk_div bound to: 2 - type: integer 
	Parameter g_ecc_enable bound to: 0 - type: integer 
	Parameter g_mem_addr_width bound to: 23 - type: integer 
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:50]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:73]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:96]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:143]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:166]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:189]
INFO: [Common 17-14] Message 'Synth 8-5389' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/fpga_config_manager.vhd:43]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_decoder_axi4l' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/fpga_config_manager_decoder_axi4l.vhd.vhd:58]
	Parameter G_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter G_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_decoder_axi4l' (144#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/fpga_config_manager_decoder_axi4l.vhd.vhd:58]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_SPI_DIVIDER' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:620]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_SPI_DIVIDER' (145#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:620]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_BYTES_TO_WRITE' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:679]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_BYTES_TO_WRITE' (146#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:679]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_BYTES_TO_READ' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:738]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_BYTES_TO_READ' (147#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:738]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_CONTROL' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:797]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_CONTROL' (148#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:797]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_JTAG_TCK' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:863]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_JTAG_TCK' (149#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:863]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_JTAG_TMS' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:922]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_JTAG_TMS' (150#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:922]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_JTAG_TDI' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:981]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_JTAG_TDI' (151#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:981]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_JTAG_TDO' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1040]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_JTAG_TDO' (152#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1040]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_MAGIC' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1097]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_MAGIC' (153#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1097]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_REV_SWITCH' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1153]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_REV_SWITCH' (154#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1153]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_REV_SEL' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1211]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_REV_SEL' (155#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1211]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_CRC_ERROR' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1270]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_CRC_ERROR' (156#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1270]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_CRC_ERROR_CNT' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1327]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_CRC_ERROR_CNT' (157#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1327]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_ECC_ERROR_CNT' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1389]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_ECC_ERROR_CNT' (158#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1389]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_ECC_SYNDROME' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1451]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_ECC_SYNDROME' (159#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1451]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_ID' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1508]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_ID' (160#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1508]
INFO: [Synth 8-638] synthesizing module 'fpga_config_manager_VERSION' [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1550]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_VERSION' (161#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/pkg_fpga_config_manager.vhd:1550]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager' (162#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.desyrdl/vhdl/FCM/fpga_config_manager.vhd:43]
INFO: [Synth 8-638] synthesizing module 'fpga_spi_io_phy' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/fpga_config_manager/hdl/fpga_spi_io_phy.vhd:56]
	Parameter g_arch bound to: ULTRASCALE - type: string 
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 10.000000 - type: double 
INFO: [Synth 8-3491] module 'STARTUPE3' declared at '/home/kristiaanpelckmans/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78263' bound to instance 'ins_startup3' of component 'STARTUPE3' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/fpga_config_manager/hdl/fpga_spi_io_phy.vhd:243]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE3' [/home/kristiaanpelckmans/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78263]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 10.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE3' (163#1) [/home/kristiaanpelckmans/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78263]
INFO: [Synth 8-256] done synthesizing module 'fpga_spi_io_phy' (164#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/fpga_config_manager/hdl/fpga_spi_io_phy.vhd:56]
INFO: [Synth 8-638] synthesizing module 'fpga_spi_programmer' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/fpga_config_manager/hdl/fpga_spi_programmer.vhd:59]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized0' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/ram/dual_port_memory.vhd:46]
	Parameter G_DATA_WIDTH bound to: 8 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized0' (164#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/ram/dual_port_memory.vhd:46]
INFO: [Synth 8-638] synthesizing module 'dual_port_memory__parameterized1' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/ram/dual_port_memory.vhd:46]
	Parameter G_DATA_WIDTH bound to: 8 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_port_memory__parameterized1' (164#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/memory/ram/dual_port_memory.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'fpga_spi_programmer' (165#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/fpga_config_manager/hdl/fpga_spi_programmer.vhd:59]
INFO: [Synth 8-638] synthesizing module 'icap_handler' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/fpga_config_manager/hdl/icap_handler.vhd:41]
	Parameter g_arch bound to: ULTRASCALE - type: string 
	Parameter g_icap_clk_div bound to: 2 - type: integer 
	Parameter g_mem_addr_width bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'icap_wrapper' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/fpga_config_manager/hdl/icap_wrapper.vhd:39]
	Parameter g_arch bound to: ULTRASCALE - type: string 
	Parameter g_icap_clk_div bound to: 2 - type: integer 
	Parameter DEVICE_ID bound to: 00000011011000101000000010010011 - type: string 
	Parameter ICAP_AUTO_SWITCH bound to: DISABLE - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-3491] module 'ICAPE3' declared at '/home/kristiaanpelckmans/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:34816' bound to instance 'inst_icape3' of component 'ICAPE3' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/fpga_config_manager/hdl/icap_wrapper.vhd:229]
INFO: [Synth 8-6157] synthesizing module 'ICAPE3' [/home/kristiaanpelckmans/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:34816]
	Parameter DEVICE_ID bound to: 0011 - type: string 
	Parameter ICAP_AUTO_SWITCH bound to: DISABLE - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ICAPE3' (166#1) [/home/kristiaanpelckmans/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:34816]
INFO: [Synth 8-256] done synthesizing module 'icap_wrapper' (167#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/fpga_config_manager/hdl/icap_wrapper.vhd:39]
INFO: [Synth 8-638] synthesizing module 'icap_boot_fsm' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/fpga_config_manager/hdl/icap_boot_fsm.vhd:48]
	Parameter g_arch bound to: ULTRASCALE - type: string 
	Parameter g_icap_clk_div bound to: 2 - type: integer 
	Parameter g_mem_addr_width bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icap_boot_fsm' (168#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/fpga_config_manager/hdl/icap_boot_fsm.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'icap_handler' (169#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/fpga_config_manager/hdl/icap_handler.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'fpga_config_manager_top' (170#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/fpga_config_manager/hdl/fpga_config_manager_top.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'sis8300ku_bsp_logic_top' (171#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/sis8300ku_bsp_logic_top.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'bsp_sis8300ku_top' (172#1) [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/hdl/bsp_sis8300ku_top.vhd:151]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2790.797 ; gain = 390.594 ; free physical = 102385 ; free virtual = 119189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2805.641 ; gain = 405.438 ; free physical = 102416 ; free virtual = 119219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2805.641 ; gain = 405.438 ; free physical = 102416 ; free virtual = 119219
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2811.578 ; gain = 0.000 ; free physical = 102380 ; free virtual = 119184
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc] for cell 'ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc:6]
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc] for cell 'ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0'
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_axi_interconnect_reg_0/sis8300ku_bsp_system_axi_interconnect_reg_0/sis8300ku_bsp_system_axi_interconnect_reg_0_in_context.xdc] for cell 'ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg'
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_axi_interconnect_reg_0/sis8300ku_bsp_system_axi_interconnect_reg_0/sis8300ku_bsp_system_axi_interconnect_reg_0_in_context.xdc] for cell 'ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg'
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_axi_interconnect_dma_0/sis8300ku_bsp_system_axi_interconnect_dma_0/sis8300ku_bsp_system_axi_interconnect_dma_0_in_context.xdc] for cell 'ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma'
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_axi_interconnect_dma_0/sis8300ku_bsp_system_axi_interconnect_dma_0/sis8300ku_bsp_system_axi_interconnect_dma_0_in_context.xdc] for cell 'ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma'
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_axi_interconnect_ddr_0/sis8300ku_bsp_system_axi_interconnect_ddr_0/sis8300ku_bsp_system_axi_interconnect_ddr_0_in_context.xdc] for cell 'ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr'
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_axi_interconnect_ddr_0/sis8300ku_bsp_system_axi_interconnect_ddr_0/sis8300ku_bsp_system_axi_interconnect_ddr_0_in_context.xdc] for cell 'ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr'
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_sys_reset_0_0/sis8300ku_bsp_system_sys_reset_0_0/sis8300ku_bsp_system_sys_reset_0_0_in_context.xdc] for cell 'ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/sys_reset_0'
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_sys_reset_0_0/sis8300ku_bsp_system_sys_reset_0_0/sis8300ku_bsp_system_sys_reset_0_0_in_context.xdc] for cell 'ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/sys_reset_0'
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc] for cell 'ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0'
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc] for cell 'ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0'
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/cstr/default_sis8300ku.xdc]
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/cstr/default_sis8300ku.xdc]
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_clocks.xdc]
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_clocks.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bsp_sis8300ku_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bsp_sis8300ku_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_adc.xdc]
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_adc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_adc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bsp_sis8300ku_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bsp_sis8300ku_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_dac.xdc]
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_dac.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_dac.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bsp_sis8300ku_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bsp_sis8300ku_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_rtm.xdc]
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_rtm.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_rtm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bsp_sis8300ku_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bsp_sis8300ku_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_misc.xdc]
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_misc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_misc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bsp_sis8300ku_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bsp_sis8300ku_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_pcie.xdc]
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_pcie.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_pcie.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bsp_sis8300ku_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bsp_sis8300ku_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_ddr4.xdc]
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_ddr4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/pin_assignments_ddr4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bsp_sis8300ku_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bsp_sis8300ku_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_adc_default.xdc]
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_adc_default.xdc]
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_clocks.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_clocks.xdc:21]
WARNING: [Vivado 12-3521] Clock specified in more than one group: DAC_CLK [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_clocks.xdc:26]
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_clocks.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bsp_sis8300ku_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bsp_sis8300ku_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_dac.xdc]
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_dac.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_dac.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bsp_sis8300ku_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bsp_sis8300ku_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/false_paths.xdc]
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/false_paths.xdc]
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/bitstream_config.xdc]
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/bitstream_config.xdc]
Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.391 ; gain = 0.000 ; free physical = 102249 ; free virtual = 119053
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 233 instances were transformed.
  BUFG => BUFGCE: 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 95 instances
  IBUFDS_LVDS_25 => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IDDRE1 => ISERDESE3 (inverted pins: CLK_B): 85 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  MMCME3_BASE => MMCME3_ADV: 1 instance 
  MMCM_ADV => MMCME3_ADV: 1 instance 
  OBUFDS_LVDS_25 => OBUFDS: 21 instances
  ODDRE1 => OSERDESE3: 17 instances
  ODDRE1 => OSERDESE3 (inverted pins: CLKDIV): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2974.391 ; gain = 0.000 ; free physical = 102249 ; free virtual = 119053
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2974.391 ; gain = 574.188 ; free physical = 102389 ; free virtual = 119193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-1-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2974.391 ; gain = 574.188 ; free physical = 102389 ; free virtual = 119193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pi_pcie_rx_n[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pi_pcie_rx_n[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for pi_pcie_rx_n[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pi_pcie_rx_n[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for pi_pcie_rx_n[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pi_pcie_rx_n[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for pi_pcie_rx_n[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pi_pcie_rx_n[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for pi_pcie_rx_p[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pi_pcie_rx_p[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for pi_pcie_rx_p[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pi_pcie_rx_p[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for pi_pcie_rx_p[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pi_pcie_rx_p[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for pi_pcie_rx_p[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pi_pcie_rx_p[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for po_pcie_tx_n[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_pcie_tx_n[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for po_pcie_tx_n[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_pcie_tx_n[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for po_pcie_tx_n[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_pcie_tx_n[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for po_pcie_tx_n[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_pcie_tx_n[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for po_pcie_tx_p[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_pcie_tx_p[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for po_pcie_tx_p[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_pcie_tx_p[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for po_pcie_tx_p[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_pcie_tx_p[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for po_pcie_tx_p[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_pcie_tx_p[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0/sis8300ku_bsp_system_xdma_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_act_n. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_act_n. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[10]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[10]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[11]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[11]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[12]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[12]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[13]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[13]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[14]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[14]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[15]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[15]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[16]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[16]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[4]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[4]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[5]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[5]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[6]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[6]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[7]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[7]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[8]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[8]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_adr[9]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_adr[9]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_ba[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_ba[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_ba[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_ba[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_bg[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_bg[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_ck_c[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_ck_c[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_ck_t[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_ck_t[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_cke[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_cke[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_cs_n[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_cs_n[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dm_dbi_n[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dm_dbi_n[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dm_dbi_n[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dm_dbi_n[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dm_dbi_n[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dm_dbi_n[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dm_dbi_n[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dm_dbi_n[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dm_dbi_n[4]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dm_dbi_n[4]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dm_dbi_n[5]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dm_dbi_n[5]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dm_dbi_n[6]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dm_dbi_n[6]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dm_dbi_n[7]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dm_dbi_n[7]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[10]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[10]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[11]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[11]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[12]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[12]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[13]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[13]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[14]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[14]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[15]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[15]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[16]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[16]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[17]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[17]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[18]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[18]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[19]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[19]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[20]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[20]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[21]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[21]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[22]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[22]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[23]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[23]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[24]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[24]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[25]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[25]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[26]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[26]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[27]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[27]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[28]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[28]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[29]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[29]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[30]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[30]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[31]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[31]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[32]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[32]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[33]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[33]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[34]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[34]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[35]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[35]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[36]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[36]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[37]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[37]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[38]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[38]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[39]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[39]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[40]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[40]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[41]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[41]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[42]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[42]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[43]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[43]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[44]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[44]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[45]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[45]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[46]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[46]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[47]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[47]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[48]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[48]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[49]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[49]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[4]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[4]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[50]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[50]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[51]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[51]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[52]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[52]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[53]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[53]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[54]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[54]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[55]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[55]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[56]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[56]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[57]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[57]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[58]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[58]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[59]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[59]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[5]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[5]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[60]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[60]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[61]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[61]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[62]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[62]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[63]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[63]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[6]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[6]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[7]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[7]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[8]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[8]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dq[9]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dq[9]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dqs_c[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dqs_c[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dqs_c[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dqs_c[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dqs_c[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dqs_c[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dqs_c[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dqs_c[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dqs_c[4]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dqs_c[4]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dqs_c[5]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dqs_c[5]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dqs_c[6]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dqs_c[6]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dqs_c[7]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dqs_c[7]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dqs_t[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dqs_t[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dqs_t[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dqs_t[1]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dqs_t[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dqs_t[2]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dqs_t[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dqs_t[3]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dqs_t[4]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dqs_t[4]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dqs_t[5]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dqs_t[5]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dqs_t[6]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dqs_t[6]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for pio_ddr4_dqs_t[7]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pio_ddr4_dqs_t[7]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_odt[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_odt[0]. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for po_ddr4_rst_n. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for po_ddr4_rst_n. (constraint file  /home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.srcs/sources_1/bd/sis8300ku_bsp_system/ip/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0/sis8300ku_bsp_system_ddr4_0_0_in_context.xdc, line 230).
Applied set_property DONT_TOUCH = true for ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2974.391 ; gain = 574.188 ; free physical = 102388 ; free virtual = 119192
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'app_decoder_axi4l'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'app_decoder_axi4l'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'rtm_decoder_axi4l'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'rtm_decoder_axi4l'
INFO: [Synth 8-802] inferred FSM for state register 'reg_state_reg' in module 'ltc2493'
INFO: [Synth 8-802] inferred FSM for state register 'sig_state_reg' in module 'hyt271'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'timing_decoder_axi4l'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'timing_decoder_axi4l'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'daq_decoder_axi4l'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'daq_decoder_axi4l'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_MAIN_FSM_0.ST_state_reg' in module 'burst_generator'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'sis8300ku_bsp_logic_decoder_axi4l'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'sis8300ku_bsp_logic_decoder_axi4l'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'fpga_config_manager_decoder_axi4l'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'fpga_config_manager_decoder_axi4l'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fpga_spi_programmer'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fsm_7.l_state_reg' in module 'icap_boot_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg' in module 'axi4_spi_3w'
INFO: [Synth 8-802] inferred FSM for state register 'gen_irq[0].state_irq_reg[0]' in module 'xdma_irq_handler'
INFO: [Synth 8-802] inferred FSM for state register 'gen_irq[1].state_irq_reg[1]' in module 'xdma_irq_handler'
INFO: [Synth 8-802] inferred FSM for state register 'gen_irq[2].state_irq_reg[2]' in module 'xdma_irq_handler'
INFO: [Synth 8-802] inferred FSM for state register 'gen_irq[3].state_irq_reg[3]' in module 'xdma_irq_handler'
INFO: [Synth 8-802] inferred FSM for state register 'gen_irq[4].state_irq_reg[4]' in module 'xdma_irq_handler'
INFO: [Synth 8-802] inferred FSM for state register 'gen_irq[5].state_irq_reg[5]' in module 'xdma_irq_handler'
INFO: [Synth 8-802] inferred FSM for state register 'gen_irq[6].state_irq_reg[6]' in module 'xdma_irq_handler'
INFO: [Synth 8-802] inferred FSM for state register 'gen_irq[7].state_irq_reg[7]' in module 'xdma_irq_handler'
INFO: [Synth 8-802] inferred FSM for state register 'gen_irq[8].state_irq_reg[8]' in module 'xdma_irq_handler'
INFO: [Synth 8-802] inferred FSM for state register 'gen_irq[9].state_irq_reg[9]' in module 'xdma_irq_handler'
INFO: [Synth 8-802] inferred FSM for state register 'gen_irq[10].state_irq_reg[10]' in module 'xdma_irq_handler'
INFO: [Synth 8-802] inferred FSM for state register 'gen_irq[11].state_irq_reg[11]' in module 'xdma_irq_handler'
INFO: [Synth 8-802] inferred FSM for state register 'gen_irq[12].state_irq_reg[12]' in module 'xdma_irq_handler'
INFO: [Synth 8-802] inferred FSM for state register 'gen_irq[13].state_irq_reg[13]' in module 'xdma_irq_handler'
INFO: [Synth 8-802] inferred FSM for state register 'gen_irq[14].state_irq_reg[14]' in module 'xdma_irq_handler'
INFO: [Synth 8-802] inferred FSM for state register 'gen_irq[15].state_irq_reg[15]' in module 'xdma_irq_handler'
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg' in module 'axi4_spi_3w__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'sn74lv8153'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           st_write_idle |                          0000001 |                              000
      st_write_wait_data |                          1000000 |                              001
      st_write_wait_addr |                          0100000 |                              010
         st_write_select |                          0010000 |                              011
       st_write_mem_busy |                          0001000 |                              100
       st_write_ext_busy |                          0000100 |                              101
           st_write_resp |                          0000010 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'app_decoder_axi4l'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            st_read_idle |                              000 |                              000
          st_read_select |                              001 |                              001
        st_read_mem_busy |                              010 |                              100
        st_read_ext_addr |                              011 |                              101
        st_read_ext_busy |                              100 |                              110
        st_read_reg_busy |                              101 |                              011
           st_read_valid |                              110 |                              010
            st_read_done |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'app_decoder_axi4l'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"dual_port_memory:/ram_data_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "dual_port_memory:/ram_data_reg"
INFO: [Synth 8-3971] The signal "dual_port_memory:/ram_data_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            st_read_idle |                              000 |                              000
          st_read_select |                              001 |                              001
        st_read_reg_busy |                              010 |                              011
           st_read_valid |                              011 |                              010
            st_read_done |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'rtm_decoder_axi4l'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           st_write_idle |                            00001 |                              000
      st_write_wait_data |                            10000 |                              001
      st_write_wait_addr |                            01000 |                              010
         st_write_select |                            00100 |                              011
           st_write_resp |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'rtm_decoder_axi4l'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |  0000000000000000000000000000000
                 iSTATE0 |                          0000010 |  0000000000000000000000000000001
                 iSTATE1 |                          0000100 |  0000000000000000000000000000010
                 iSTATE2 |                          0001000 |  0000000000000000000000000000011
                 iSTATE3 |                          0010000 |  0000000000000000000000000000100
                 iSTATE4 |                          0100000 |  0000000000000000000000000000101
                 iSTATE5 |                          1000000 |  0000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reg_state_reg' using encoding 'one-hot' in module 'ltc2493'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                   st_mr |                              001 |                              001
            st_mr_finish |                              010 |                              101
                 st_read |                              011 |                              010
           st_read_check |                              100 |                              011
               st_finish |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_state_reg' using encoding 'sequential' in module 'hyt271'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            st_read_idle |                              000 |                              000
          st_read_select |                              001 |                              001
        st_read_reg_busy |                              010 |                              011
           st_read_valid |                              011 |                              010
            st_read_done |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'timing_decoder_axi4l'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           st_write_idle |                            00001 |                              000
      st_write_wait_data |                            10000 |                              001
      st_write_wait_addr |                            01000 |                              010
         st_write_select |                            00100 |                              011
           st_write_resp |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'timing_decoder_axi4l'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           st_write_idle |                           000001 |                              000
      st_write_wait_data |                           100000 |                              001
      st_write_wait_addr |                           010000 |                              010
         st_write_select |                           001000 |                              011
       st_write_mem_busy |                           000100 |                              100
           st_write_resp |                           000010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'daq_decoder_axi4l'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            st_read_idle |                              000 |                              000
          st_read_select |                              001 |                              001
        st_read_mem_busy |                              010 |                              100
        st_read_reg_busy |                              011 |                              011
           st_read_valid |                              100 |                              010
            st_read_done |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'daq_decoder_axi4l'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              001 |                               00
                    idle |                              010 |                               01
             transaction |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_MAIN_FSM_0.ST_state_reg' using encoding 'one-hot' in module 'burst_generator'
WARNING: [Synth 8-327] inferring latch for variable 'gen_events_cnt[0].cnt_events_reg[0]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'gen_events_cnt[1].cnt_events_reg[1]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'gen_events_cnt[2].cnt_events_reg[2]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'gen_events_cnt[3].cnt_events_reg[3]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'gen_events_cnt[4].cnt_events_reg[4]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'gen_events_cnt[5].cnt_events_reg[5]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'gen_events_cnt[6].cnt_events_reg[6]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'gen_events_cnt[7].cnt_events_reg[7]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'gen_events_cnt[8].cnt_events_reg[8]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'gen_events_cnt[9].cnt_events_reg[9]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/hdl/app_top.vhd:186]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            st_read_idle |                              000 |                              000
          st_read_select |                              001 |                              001
        st_read_ext_addr |                              010 |                              100
        st_read_ext_busy |                              011 |                              101
        st_read_reg_busy |                              100 |                              011
           st_read_valid |                              101 |                              010
            st_read_done |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'sis8300ku_bsp_logic_decoder_axi4l'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           st_write_idle |                           000001 |                              000
      st_write_wait_data |                           100000 |                              001
      st_write_wait_addr |                           010000 |                              010
         st_write_select |                           001000 |                              011
       st_write_ext_busy |                           000100 |                              100
           st_write_resp |                           000010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'sis8300ku_bsp_logic_decoder_axi4l'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           st_write_idle |                           000001 |                              000
      st_write_wait_data |                           100000 |                              001
      st_write_wait_addr |                           010000 |                              010
         st_write_select |                           001000 |                              011
       st_write_mem_busy |                           000100 |                              100
           st_write_resp |                           000010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'fpga_config_manager_decoder_axi4l'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            st_read_idle |                              000 |                              000
          st_read_select |                              001 |                              001
        st_read_mem_busy |                              010 |                              100
        st_read_reg_busy |                              011 |                              011
           st_read_valid |                              100 |                              010
            st_read_done |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'fpga_config_manager_decoder_axi4l'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"dual_port_memory__parameterized0:/ram_data_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "dual_port_memory__parameterized0:/ram_data_reg"
INFO: [Synth 8-3971] The signal "dual_port_memory__parameterized0:/ram_data_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"dual_port_memory__parameterized1:/ram_data_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "dual_port_memory__parameterized1:/ram_data_reg"
INFO: [Synth 8-3971] The signal "dual_port_memory__parameterized1:/ram_data_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
              st_writing |                              001 |                              001
         st_intermediate |                              010 |                              010
              st_reading |                              011 |                              011
                 st_done |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fpga_spi_programmer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |  0000000000000000000000000000000
                  iSTATE |                               01 |  0000000000000000000000000000001
                 iSTATE1 |                               10 |  0000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fsm_7.l_state_reg' using encoding 'sequential' in module 'icap_boot_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                             0000 |                             0000
               st_wstart |                             0001 |                             0100
            st_wwaitdata |                             0010 |                             0011
            st_wwaitaddr |                             0011 |                             0010
              st_writing |                             0100 |                             0110
                st_wdone |                             0101 |                             1000
               st_rstart |                             0110 |                             0001
              st_reading |                             0111 |                             0101
                st_rdone |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg' using encoding 'sequential' in module 'axi4_spi_3w'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
              st_go_high |                              010 |                               10
               st_go_low |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_irq[1].state_irq_reg[1]' using encoding 'one-hot' in module 'xdma_irq_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
              st_go_high |                              010 |                               10
               st_go_low |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_irq[2].state_irq_reg[2]' using encoding 'one-hot' in module 'xdma_irq_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
              st_go_high |                              010 |                               10
               st_go_low |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_irq[3].state_irq_reg[3]' using encoding 'one-hot' in module 'xdma_irq_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
              st_go_high |                              010 |                               10
               st_go_low |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_irq[4].state_irq_reg[4]' using encoding 'one-hot' in module 'xdma_irq_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
              st_go_high |                              010 |                               10
               st_go_low |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_irq[5].state_irq_reg[5]' using encoding 'one-hot' in module 'xdma_irq_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
              st_go_high |                              010 |                               10
               st_go_low |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_irq[6].state_irq_reg[6]' using encoding 'one-hot' in module 'xdma_irq_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
              st_go_high |                              010 |                               10
               st_go_low |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_irq[7].state_irq_reg[7]' using encoding 'one-hot' in module 'xdma_irq_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
              st_go_high |                              010 |                               10
               st_go_low |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_irq[8].state_irq_reg[8]' using encoding 'one-hot' in module 'xdma_irq_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
              st_go_high |                              010 |                               10
               st_go_low |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_irq[9].state_irq_reg[9]' using encoding 'one-hot' in module 'xdma_irq_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
              st_go_high |                              010 |                               10
               st_go_low |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_irq[10].state_irq_reg[10]' using encoding 'one-hot' in module 'xdma_irq_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
              st_go_high |                              010 |                               10
               st_go_low |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_irq[11].state_irq_reg[11]' using encoding 'one-hot' in module 'xdma_irq_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
              st_go_high |                              010 |                               10
               st_go_low |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_irq[12].state_irq_reg[12]' using encoding 'one-hot' in module 'xdma_irq_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
              st_go_high |                              010 |                               10
               st_go_low |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_irq[13].state_irq_reg[13]' using encoding 'one-hot' in module 'xdma_irq_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
              st_go_high |                              010 |                               10
               st_go_low |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_irq[14].state_irq_reg[14]' using encoding 'one-hot' in module 'xdma_irq_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
              st_go_high |                              010 |                               10
               st_go_low |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_irq[15].state_irq_reg[15]' using encoding 'one-hot' in module 'xdma_irq_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              001 |                               00
              st_go_high |                              010 |                               10
               st_go_low |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_irq[0].state_irq_reg[0]' using encoding 'one-hot' in module 'xdma_irq_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                             0000 |                             0000
               st_wstart |                             0001 |                             0100
            st_wwaitdata |                             0010 |                             0011
            st_wwaitaddr |                             0011 |                             0010
              st_writing |                             0100 |                             0110
                st_wdone |                             0101 |                             1000
               st_rstart |                             0110 |                             0001
              st_reading |                             0111 |                             0101
                st_rdone |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg' using encoding 'sequential' in module 'axi4_spi_3w__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
                   s_st0 |                              001 |                              001
                   s_st1 |                              010 |                              010
                  s_addr |                              011 |                              011
                  s_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'sn74lv8153'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2974.391 ; gain = 574.188 ; free physical = 102339 ; free virtual = 119160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 14    
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 18    
	   3 Input   16 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               73 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               45 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 120   
	               31 Bit    Registers := 19    
	               30 Bit    Registers := 2     
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 4     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 71    
	               14 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 40    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 60    
	                1 Bit    Registers := 449   
+---RAMs : 
	              16K Bit	(1024 X 16 bit)          RAMs := 4     
	               8K Bit	(1024 X 8 bit)          RAMs := 2     
+---Muxes : 
	  77 Input   73 Bit        Muxes := 1     
	  67 Input   58 Bit        Muxes := 1     
	  14 Input   58 Bit        Muxes := 1     
	  37 Input   57 Bit        Muxes := 1     
	   4 Input   45 Bit        Muxes := 2     
	  10 Input   45 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 58    
	  10 Input   32 Bit        Muxes := 4     
	   7 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 2     
	   9 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 13    
	   9 Input   31 Bit        Muxes := 3     
	  10 Input   31 Bit        Muxes := 4     
	   7 Input   31 Bit        Muxes := 5     
	   6 Input   31 Bit        Muxes := 6     
	   8 Input   31 Bit        Muxes := 1     
	   3 Input   31 Bit        Muxes := 1     
	  31 Input   30 Bit        Muxes := 1     
	  18 Input   30 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 20    
	   9 Input   24 Bit        Muxes := 3     
	   3 Input   23 Bit        Muxes := 1     
	  21 Input   20 Bit        Muxes := 1     
	   9 Input   20 Bit        Muxes := 1     
	  21 Input   17 Bit        Muxes := 1     
	  12 Input   17 Bit        Muxes := 1     
	  20 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 16    
	   5 Input   16 Bit        Muxes := 1     
	  12 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   5 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 7     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 6     
	   7 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 10    
	  13 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 3     
	   3 Input    6 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 19    
	   9 Input    4 Bit        Muxes := 4     
	   7 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 3     
	  11 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	  67 Input    4 Bit        Muxes := 4     
	  14 Input    4 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 28    
	   4 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 20    
	  21 Input    3 Bit        Muxes := 2     
	  12 Input    3 Bit        Muxes := 2     
	  77 Input    3 Bit        Muxes := 2     
	  37 Input    3 Bit        Muxes := 2     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 20    
	  10 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 3     
	   8 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	  14 Input    2 Bit        Muxes := 1     
	  67 Input    2 Bit        Muxes := 1     
	  12 Input    2 Bit        Muxes := 4     
	  21 Input    2 Bit        Muxes := 1     
	  77 Input    2 Bit        Muxes := 1     
	  37 Input    2 Bit        Muxes := 1     
	  20 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	  21 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 347   
	   5 Input    1 Bit        Muxes := 19    
	  20 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 43    
	   4 Input    1 Bit        Muxes := 6     
	  10 Input    1 Bit        Muxes := 32    
	   7 Input    1 Bit        Muxes := 43    
	   6 Input    1 Bit        Muxes := 30    
	  11 Input    1 Bit        Muxes := 1     
	  67 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 77    
	   8 Input    1 Bit        Muxes := 6     
	  58 Input    1 Bit        Muxes := 1     
	  31 Input    1 Bit        Muxes := 1     
	  30 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 2     
	  17 Input    1 Bit        Muxes := 2     
	  73 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rtarget" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_rd_stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wr_stb" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_act_chan_reg' and it is trimmed from '3' to '2' bits. [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/i2c/ad5624_over_pca9535.vhd:129]
WARNING: [Synth 8-7129] Port pi_addr[3][7] in module i2c_control_arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_addr[2][7] in module i2c_control_arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_addr[1][7] in module i2c_control_arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_addr[0][7] in module i2c_control_arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_sci in module i2c_control_arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_data[31] in module hyt271 is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_slow_clk in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[71] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[70] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[69] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[68] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[67] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[66] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[65] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[64] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[63] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[62] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[61] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[60] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[59] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[58] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[57] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[56] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[55] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[54] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[53] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[52] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[51] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[50] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[49] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[48] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[47] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[46] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[45] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[44] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[43] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[42] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[41] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[40] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[39] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[38] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[37] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[36] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[35] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[34] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[33] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[32] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[31] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[30] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[29] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[28] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[27] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[26] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[25] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[24] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[23] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[22] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[21] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[20] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[19] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[18] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[17] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[16] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[15] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[14] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[13] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[12] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[11] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[10] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[9] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[8] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[7] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[6] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[5] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[4] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[3] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[2] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[1] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port po_cs_data[0] in module i2c_subsys is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][31] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][30] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][29] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][28] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][27] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][26] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][25] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][24] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][23] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][22] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][21] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][20] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][19] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][18] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][17] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][16] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][15] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][14] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][13] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][12] in module rtm_decoder_axi4l is either unconnected or has no load
WARNING: [Synth 8-7129] Port pi_s_top[awaddr][11] in module rtm_decoder_axi4l is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_reg[0] )
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[0]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[0]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[0]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[8]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[8]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[8]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[8]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[16]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[16]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[16]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[16]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[24]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[24]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[24]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[1]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[9]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[1]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[1]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[9]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[9]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[17]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[17]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[17]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[25]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[25]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[25]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[2]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[10]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[2]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[2]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[10]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[10]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[18]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[18]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[18]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[26]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[26]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[26]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[3]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/reg_data_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[3]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[11]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[11]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[11]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[11]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[19]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[19]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[19]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[19]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[27]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[27]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[27]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[4]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/reg_data_out_reg[4]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/reg_data_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[12]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[4]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[4]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[12]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[12]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[12]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[12]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[20]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[20]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[20]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[20]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[28]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[28]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[28]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[5]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/reg_data_out_reg[5]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/reg_data_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[13]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[5]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[5]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[13]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[13]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[13]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[13]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[21]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[21]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[21]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[21]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[29]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[29]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[29]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[6]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/reg_data_out_reg[6]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/reg_data_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[14] )
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[6]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[6]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[14]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[14]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[14]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[14]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[22]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[22]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[22]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[22]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[30]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[30]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[30]' (FDCE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[7]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/reg_data_out_reg[7]' (FDE) to 'blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/reg_data_dir_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/reg_data_dir_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/reg_data_dir_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/next_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/next_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/po_data_width_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[0].ins_pca9535/po_data_width_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_att/gen_ports[1].ins_pca9535/po_data_width_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/sig_rep_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/v_next_st_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/sig_scl_w_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_dac_strobes_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ins_desyrdl/ins_decoder_axi4l/invalid_rdata_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_ad5624/reg_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_data_reg[31] )
INFO: [Synth 8-5546] ROM "rtarget" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_rd_stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wr_stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[1].ins_trg_gen/gen_edge_detect[1].prev_trg_reg[1:1]' into 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[0].ins_trg_gen/gen_edge_detect[1].prev_trg_reg[1:1]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:92]
INFO: [Synth 8-4471] merging register 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[1].ins_trg_gen/gen_edge_detect[2].prev_trg_reg[2:2]' into 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[0].ins_trg_gen/gen_edge_detect[2].prev_trg_reg[2:2]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:92]
INFO: [Synth 8-4471] merging register 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[1].ins_trg_gen/gen_edge_detect[3].prev_trg_reg[3:3]' into 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[0].ins_trg_gen/gen_edge_detect[3].prev_trg_reg[3:3]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:92]
INFO: [Synth 8-4471] merging register 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[1].ins_trg_gen/gen_edge_detect[4].prev_trg_reg[4:4]' into 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[0].ins_trg_gen/gen_edge_detect[4].prev_trg_reg[4:4]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:92]
INFO: [Synth 8-4471] merging register 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[1].ins_trg_gen/gen_edge_detect[5].prev_trg_reg[5:5]' into 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[0].ins_trg_gen/gen_edge_detect[5].prev_trg_reg[5:5]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:92]
INFO: [Synth 8-4471] merging register 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[1].ins_trg_gen/gen_edge_detect[6].prev_trg_reg[6:6]' into 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[0].ins_trg_gen/gen_edge_detect[6].prev_trg_reg[6:6]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:92]
INFO: [Synth 8-4471] merging register 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[1].ins_trg_gen/gen_edge_detect[7].prev_trg_reg[7:7]' into 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[0].ins_trg_gen/gen_edge_detect[7].prev_trg_reg[7:7]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:92]
INFO: [Synth 8-4471] merging register 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[1].ins_trg_gen/gen_edge_detect[8].prev_trg_reg[8:8]' into 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[0].ins_trg_gen/gen_edge_detect[8].prev_trg_reg[8:8]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:92]
INFO: [Synth 8-4471] merging register 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[2].ins_trg_gen/gen_edge_detect[1].prev_trg_reg[1:1]' into 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[0].ins_trg_gen/gen_edge_detect[1].prev_trg_reg[1:1]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:92]
INFO: [Synth 8-4471] merging register 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[2].ins_trg_gen/gen_edge_detect[2].prev_trg_reg[2:2]' into 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[0].ins_trg_gen/gen_edge_detect[2].prev_trg_reg[2:2]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:92]
INFO: [Synth 8-4471] merging register 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[2].ins_trg_gen/gen_edge_detect[3].prev_trg_reg[3:3]' into 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[0].ins_trg_gen/gen_edge_detect[3].prev_trg_reg[3:3]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:92]
INFO: [Synth 8-4471] merging register 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[2].ins_trg_gen/gen_edge_detect[4].prev_trg_reg[4:4]' into 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[0].ins_trg_gen/gen_edge_detect[4].prev_trg_reg[4:4]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:92]
INFO: [Synth 8-4471] merging register 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[2].ins_trg_gen/gen_edge_detect[5].prev_trg_reg[5:5]' into 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[0].ins_trg_gen/gen_edge_detect[5].prev_trg_reg[5:5]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:92]
INFO: [Synth 8-4471] merging register 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[2].ins_trg_gen/gen_edge_detect[6].prev_trg_reg[6:6]' into 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[0].ins_trg_gen/gen_edge_detect[6].prev_trg_reg[6:6]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:92]
INFO: [Synth 8-4471] merging register 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[2].ins_trg_gen/gen_edge_detect[7].prev_trg_reg[7:7]' into 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[0].ins_trg_gen/gen_edge_detect[7].prev_trg_reg[7:7]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:92]
INFO: [Synth 8-4471] merging register 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[2].ins_trg_gen/gen_edge_detect[8].prev_trg_reg[8:8]' into 'blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[0].ins_trg_gen/gen_edge_detect[8].prev_trg_reg[8:8]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/timing/hdl/trigger_generation.vhd:92]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element blk_mimo.ins_dpm_ffd_q/ram_data_reg was removed. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"app_top__GCB0/blk_mimo.ins_dpm_ffd_q/ram_data_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "app_top__GCB0/blk_mimo.ins_dpm_ffd_q/ram_data_reg"
WARNING: [Synth 8-6014] Unused sequential element blk_mimo.ins_dpm_ffd_i/ram_data_reg was removed. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"app_top__GCB0/blk_mimo.ins_dpm_ffd_i/ram_data_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "app_top__GCB0/blk_mimo.ins_dpm_ffd_i/ram_data_reg"
WARNING: [Synth 8-6014] Unused sequential element blk_dac.ins_dpm_dac_i/ram_data_reg was removed. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"app_top__GCB0/blk_dac.ins_dpm_dac_i/ram_data_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "app_top__GCB0/blk_dac.ins_dpm_dac_i/ram_data_reg"
WARNING: [Synth 8-6014] Unused sequential element blk_dac.ins_dpm_dac_q/ram_data_reg was removed. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"app_top__GCB0/blk_dac.ins_dpm_dac_q/ram_data_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "app_top__GCB0/blk_dac.ins_dpm_dac_q/ram_data_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[2].ins_trigger_delay/GEN_TRG_DLY[0].l_delay_val_q_reg[32] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_timing.ins_timing/ins_timing_desyrdl /\blk_ID.inst_ID/data_storage.l_field_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_desyrdl.ins_registers /\blk_TIMESTAMP.inst_TIMESTAMP/data_storage.l_field_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_desyrdl.ins_registers /\mem_data_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_timing.ins_timing/ins_timing_desyrdl /\ins_decoder_axi4l/invalid_rdata_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_desyrdl.ins_registers /\reg_data_out_reg[31] )
INFO: [Synth 8-4471] merging register 'blk_mimo.ins_mimo/ins_iq2/d_s_reg[15:0]' into 'blk_mimo.ins_mimo/ins_iq2/d_s_reg[15:0]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/mimo/hdl/iq.vhd:69]
INFO: [Synth 8-4471] merging register 'blk_mimo.ins_mimo/ev_reg[4][15:0]' into 'blk_mimo.ins_mimo/ev_reg[4][15:0]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/mimo/hdl/mimo.vhd:160]
INFO: [Synth 8-4471] merging register 'blk_mimo.ins_mimo/ev_reg[0][15:0]' into 'blk_mimo.ins_mimo/ev_reg[0][15:0]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/mimo/hdl/mimo.vhd:160]
INFO: [Synth 8-4471] merging register 'blk_mimo.ins_mimo/ins_iq2/l_i_reg[15:0]' into 'blk_mimo.ins_mimo/ins_iq2/l_i_reg[15:0]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/mimo/hdl/iq.vhd:56]
INFO: [Synth 8-4471] merging register 'blk_mimo.ins_mimo/ins_iq2/l_q_reg[15:0]' into 'blk_mimo.ins_mimo/ins_iq2/l_q_reg[15:0]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/mimo/hdl/iq.vhd:57]
DSP Report: Generating DSP blk_mimo.ins_mimo/ins_iq2/ARG0, operation Mode is: A*B2.
DSP Report: register blk_mimo.ins_mimo/ins_iq2/d_s_reg is absorbed into DSP blk_mimo.ins_mimo/ins_iq2/ARG0.
DSP Report: operator blk_mimo.ins_mimo/ins_iq2/ARG0 is absorbed into DSP blk_mimo.ins_mimo/ins_iq2/ARG0.
DSP Report: Generating DSP blk_mimo.ins_mimo/ins_iq2/ARG, operation Mode is: PCIN-A2*B.
DSP Report: register blk_mimo.ins_mimo/ins_iq2/d_sin_reg is absorbed into DSP blk_mimo.ins_mimo/ins_iq2/ARG.
DSP Report: operator blk_mimo.ins_mimo/ins_iq2/ARG is absorbed into DSP blk_mimo.ins_mimo/ins_iq2/ARG.
DSP Report: operator blk_mimo.ins_mimo/ins_iq2/ARG0 is absorbed into DSP blk_mimo.ins_mimo/ins_iq2/ARG.
DSP Report: Generating DSP blk_mimo.ins_mimo/ins_iq2/ARG0, operation Mode is: A2*B.
DSP Report: register blk_mimo.ins_mimo/ins_iq2/d_cos_reg is absorbed into DSP blk_mimo.ins_mimo/ins_iq2/ARG0.
DSP Report: operator blk_mimo.ins_mimo/ins_iq2/ARG0 is absorbed into DSP blk_mimo.ins_mimo/ins_iq2/ARG0.
DSP Report: Generating DSP blk_mimo.ins_mimo/ins_iq2/ARG, operation Mode is: PCIN-A*B2.
DSP Report: register blk_mimo.ins_mimo/ins_iq2/d_s_reg is absorbed into DSP blk_mimo.ins_mimo/ins_iq2/ARG.
DSP Report: operator blk_mimo.ins_mimo/ins_iq2/ARG is absorbed into DSP blk_mimo.ins_mimo/ins_iq2/ARG.
DSP Report: operator blk_mimo.ins_mimo/ins_iq2/ARG0 is absorbed into DSP blk_mimo.ins_mimo/ins_iq2/ARG.
DSP Report: Generating DSP blk_mimo.ins_mimo/ins_iq2/ARG0, operation Mode is: A*B2.
DSP Report: register blk_mimo.ins_mimo/ins_iq2/l_i_reg is absorbed into DSP blk_mimo.ins_mimo/ins_iq2/ARG0.
DSP Report: operator blk_mimo.ins_mimo/ins_iq2/ARG0 is absorbed into DSP blk_mimo.ins_mimo/ins_iq2/ARG0.
DSP Report: Generating DSP blk_mimo.ins_mimo/ins_iq2/ARG, operation Mode is: PCIN+A*B2.
DSP Report: register blk_mimo.ins_mimo/ins_iq2/l_q_reg is absorbed into DSP blk_mimo.ins_mimo/ins_iq2/ARG.
DSP Report: operator blk_mimo.ins_mimo/ins_iq2/ARG is absorbed into DSP blk_mimo.ins_mimo/ins_iq2/ARG.
DSP Report: operator blk_mimo.ins_mimo/ins_iq2/ARG0 is absorbed into DSP blk_mimo.ins_mimo/ins_iq2/ARG.
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awid][3] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awid][2] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awid][1] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awid][0] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awlock] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awlen][7] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awlen][6] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awlen][5] driven by constant 1
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awlen][4] driven by constant 1
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awlen][3] driven by constant 1
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awlen][2] driven by constant 1
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awlen][1] driven by constant 1
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awlen][0] driven by constant 1
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awsize][2] driven by constant 1
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awsize][1] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awsize][0] driven by constant 1
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awburst][1] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awburst][0] driven by constant 1
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awcache][3] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awcache][2] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awcache][1] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awcache][0] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awprot][2] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awprot][1] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awprot][0] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awqos][3] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awqos][2] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awqos][1] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awqos][0] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awregion][3] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awregion][2] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awregion][1] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awregion][0] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[awuser][0] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1023] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1022] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1021] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1020] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1019] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1018] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1017] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1016] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1015] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1014] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1013] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1012] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1011] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1010] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1009] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1008] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1007] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1006] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1005] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1004] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1003] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1002] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1001] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][1000] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][999] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][998] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][997] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][996] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][995] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][994] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][993] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][992] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][991] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][990] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][989] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][988] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][987] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][986] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][985] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][984] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][983] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][982] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][981] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][980] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][979] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][978] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][977] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][976] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][975] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][974] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][973] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][972] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][971] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][970] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][969] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][968] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][967] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][966] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][965] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][964] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][963] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][962] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][961] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][960] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][959] driven by constant 0
WARNING: [Synth 8-3917] design app_top__GCB1 has port po_m_axi4_daq[wdata][958] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_trg_dly/GEN_TRG_DLY[0].l_delay_val_q_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_strobe_divider/gen_trg[0].v_prev_reg )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_daq.l_daq_data_q_reg[8][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.sample_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.sample_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_strobe_divider/gen_trg[0].ext_trg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.sample_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.sample_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.sample_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.sample_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_mux /po_transaction_end_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/prev_pulse_num_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_daq.inst_daq_top/ins_daq_desyrdl /\blk_ID.inst_ID/data_storage.l_field_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_daq.inst_daq_top/ins_daq_desyrdl /\mem_data_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_MAIN_FSM_0.user_transaction_end_buf_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_MAIN_FSM_0.reset_hold_cnt_reg[6] )
INFO: [Synth 8-4471] merging register 'blk_adc.ins_spi_ad9268/po_axi4l_s2m_reg[bresp][1:0]' into 'blk_clock.ins_spi_ad9510/po_axi4l_s2m_reg[bresp][1:0]' [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/desy_vhdl/hdl/peripheral/spi/axi4_spi_3w.vhd:95]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_adc.l_adc_idelay_str_q_reg )
WARNING: [Synth 8-6014] Unused sequential element ins_config_manager/ins_programmer/ins_dpm_wr/ram_data_reg was removed. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"sis8300ku_bsp_logic_top__GCB1/ins_config_manager/ins_programmer/ins_dpm_wr/ram_data_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "sis8300ku_bsp_logic_top__GCB1/ins_config_manager/ins_programmer/ins_dpm_wr/ram_data_reg"
WARNING: [Synth 8-6014] Unused sequential element ins_config_manager/ins_programmer/ins_dpm_rd/ram_data_reg was removed. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"sis8300ku_bsp_logic_top__GCB1/ins_config_manager/ins_programmer/ins_dpm_rd/ram_data_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "sis8300ku_bsp_logic_top__GCB1/ins_config_manager/ins_programmer/ins_dpm_rd/ram_data_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_clock.ins_clk_status/gen_clk_counters[0].counter_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_clock.ins_clk_status/gen_clk_counters[2].counter_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_clock.ins_clk_status/gen_clk_counters[3].counter_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_clock.ins_clk_status/gen_clk_counters[4].counter_reg[4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_clock.ins_clk_status/gen_clk_counters[5].counter_reg[5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_clock.ins_clk_status/gen_clk_counters[6].counter_reg[6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blk_clock.ins_clk_status/gen_clk_counters[7].counter_reg[7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ins_config_manager/ins_top_reg /\blk_MAGIC.inst_MAGIC/data_storage.l_field_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ins_config_manager/ins_top_reg /i_3/\blk_CRC_ERROR_CNT.inst_CRC_ERROR_CNT/data_storage.l_field_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ins_config_manager/ins_top_reg /i_4/\blk_ECC_ERROR_CNT.inst_ECC_ERROR_CNT/data_storage.l_field_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ins_config_manager/ins_top_reg /\mem_data_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ins_config_manager/ins_top_reg /i_3/\blk_CRC_ERROR_CNT.inst_CRC_ERROR_CNT/data_storage.l_field_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ins_config_manager/ins_top_reg /i_4/\blk_ECC_ERROR_CNT.inst_ECC_ERROR_CNT/data_storage.l_field_reg_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:50 . Memory (MB): peak = 2974.391 ; gain = 574.188 ; free physical = 97411 ; free virtual = 114250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                   | RTL Object                                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|app_top__GCB0                 | blk_mimo.ins_dpm_ffd_q/ram_data_reg                       | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|app_top__GCB0                 | blk_mimo.ins_dpm_ffd_i/ram_data_reg                       | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|app_top__GCB0                 | blk_dac.ins_dpm_dac_i/ram_data_reg                        | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|app_top__GCB0                 | blk_dac.ins_dpm_dac_q/ram_data_reg                        | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|sis8300ku_bsp_logic_top__GCB1 | ins_config_manager/ins_programmer/ins_dpm_wr/ram_data_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|sis8300ku_bsp_logic_top__GCB1 | ins_config_manager/ins_programmer/ins_dpm_rd/ram_data_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
+------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|iq            | A*B2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|iq            | PCIN-A2*B   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|iq            | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|iq            | PCIN-A*B2   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|app_top__GCB1 | A*B2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|app_top__GCB1 | PCIN+A*B2   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] create_generated_clock : Empty source list for constraint at line 23 of /home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_clocks.xdc. [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_clocks.xdc:23]
Clock DAC_CLK not yet defined at line 26 of file /home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_dac.xdc
Clock DAC_CLK not yet defined at line 27 of file /home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_dac.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:02:28 . Memory (MB): peak = 2974.391 ; gain = 574.188 ; free physical = 97164 ; free virtual = 114019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:35 . Memory (MB): peak = 2974.391 ; gain = 574.188 ; free physical = 97135 ; free virtual = 113990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                   | RTL Object                                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|app_top__GCB0                 | blk_mimo.ins_dpm_ffd_q/ram_data_reg                       | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|app_top__GCB0                 | blk_mimo.ins_dpm_ffd_i/ram_data_reg                       | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|app_top__GCB0                 | blk_dac.ins_dpm_dac_i/ram_data_reg                        | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|app_top__GCB0                 | blk_dac.ins_dpm_dac_q/ram_data_reg                        | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|sis8300ku_bsp_logic_top__GCB1 | ins_config_manager/ins_programmer/ins_dpm_wr/ram_data_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|sis8300ku_bsp_logic_top__GCB1 | ins_config_manager/ins_programmer/ins_dpm_rd/ram_data_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
+------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_2/blk_mimo.ins_dpm_ffd_q/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/blk_mimo.ins_dpm_ffd_q/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/blk_mimo.ins_dpm_ffd_i/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/blk_mimo.ins_dpm_ffd_i/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/blk_dac.ins_dpm_dac_i/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/blk_dac.ins_dpm_dac_i/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/blk_dac.ins_dpm_dac_q/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/blk_dac.ins_dpm_dac_q/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7/ins_config_manager/ins_programmer/ins_dpm_wr/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7/ins_config_manager/ins_programmer/ins_dpm_wr/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7/ins_config_manager/ins_programmer/ins_dpm_rd/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 33 of /home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/cstr/default_sis8300ku.xdc. [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/dev4/cstr/default_sis8300ku.xdc:33]
WARNING: [Synth 8-3321] create_generated_clock : Empty source list for constraint at line 23 of /home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_clocks.xdc. [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_clocks.xdc:23]
Clock DAC_CLK not yet defined at line 26 of file /home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_dac.xdc
Clock DAC_CLK not yet defined at line 27 of file /home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/bsp_sis8300ku/cstr/timing_dac.xdc
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:03:14 . Memory (MB): peak = 3014.285 ; gain = 614.082 ; free physical = 96855 ; free virtual = 113715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ins_payload/ins_app_top/blk_mimo.ins_dpm_ffd_q/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ins_payload/ins_app_top/blk_mimo.ins_dpm_ffd_q/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ins_payload/ins_app_top/blk_mimo.ins_dpm_ffd_i/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ins_payload/ins_app_top/blk_mimo.ins_dpm_ffd_i/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ins_payload/ins_app_top/blk_dac.ins_dpm_dac_i/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ins_payload/ins_app_top/blk_dac.ins_dpm_dac_i/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ins_payload/ins_app_top/blk_dac.ins_dpm_dac_q/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ins_payload/ins_app_top/blk_dac.ins_dpm_dac_q/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ins_sis8300ku_bsp_logic_top/ins_config_manager/ins_programmer/ins_dpm_wr/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ins_sis8300ku_bsp_logic_top/ins_config_manager/ins_programmer/ins_dpm_wr/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ins_sis8300ku_bsp_logic_top/ins_config_manager/ins_programmer/ins_dpm_rd/ram_data_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/kristiaanpelckmans/Downloads/dev4/fw/src/hw/fpga_config_manager/hdl/icap_wrapper.vhd:229]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:03:19 . Memory (MB): peak = 3014.285 ; gain = 614.082 ; free physical = 96821 ; free virtual = 113695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:03:20 . Memory (MB): peak = 3014.285 ; gain = 614.082 ; free physical = 96821 ; free virtual = 113695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:03:22 . Memory (MB): peak = 3014.285 ; gain = 614.082 ; free physical = 96818 ; free virtual = 113692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:03:22 . Memory (MB): peak = 3014.285 ; gain = 614.082 ; free physical = 96818 ; free virtual = 113692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:03:23 . Memory (MB): peak = 3014.285 ; gain = 614.082 ; free physical = 96817 ; free virtual = 113691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:03:23 . Memory (MB): peak = 3014.285 ; gain = 614.082 ; free physical = 96817 ; free virtual = 113691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|bsp_sis8300ku_top | ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/sig_r_buf_reg[4] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | gen_no_fifo.gen_delay[4].reg_adcb_dly_reg[31] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__1     | gen_no_fifo.gen_delay[4].reg_adca_dly_reg[31] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__2     | gen_no_fifo.gen_delay[3].reg_adcb_dly_reg[31] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__3     | gen_no_fifo.gen_delay[3].reg_adca_dly_reg[31] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__4     | gen_no_fifo.gen_delay[2].reg_adcb_dly_reg[31] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__5     | gen_no_fifo.gen_delay[2].reg_adca_dly_reg[31] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__6     | gen_no_fifo.gen_delay[1].reg_adcb_dly_reg[31] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__7     | gen_no_fifo.gen_delay[1].reg_adca_dly_reg[31] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__8     | gen_no_fifo.gen_delay[0].reg_adcb_dly_reg[31] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__9     | gen_no_fifo.gen_delay[0].reg_adca_dly_reg[31] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------------+----------+
|      |BlackBox name                               |Instances |
+------+--------------------------------------------+----------+
|1     |sis8300ku_bsp_system_axi_interconnect_ddr_0 |         1|
|2     |sis8300ku_bsp_system_ddr4_0_0               |         1|
|3     |sis8300ku_bsp_system_sys_reset_0_0          |         1|
|4     |sis8300ku_bsp_system_axi_interconnect_dma_0 |         1|
|5     |sis8300ku_bsp_system_axi_interconnect_reg_0 |         1|
|6     |sis8300ku_bsp_system_xdma_0_0               |         1|
+------+--------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------------+------+
|      |Cell                                             |Count |
+------+-------------------------------------------------+------+
|1     |sis8300ku_bsp_system_axi_interconnect_ddr_0_bbox |     1|
|2     |sis8300ku_bsp_system_axi_interconnect_dma_0_bbox |     1|
|3     |sis8300ku_bsp_system_axi_interconnect_reg_0_bbox |     1|
|4     |sis8300ku_bsp_system_ddr4_0_0_bbox               |     1|
|5     |sis8300ku_bsp_system_sys_reset_0_0_bbox          |     1|
|6     |sis8300ku_bsp_system_xdma_0_0_bbox               |     1|
|7     |BUFG                                             |     8|
|8     |CARRY8                                           |   456|
|9     |DSP_ALU                                          |     6|
|10    |DSP_A_B_DATA                                     |     6|
|12    |DSP_C_DATA                                       |     6|
|13    |DSP_MULTIPLIER                                   |     6|
|14    |DSP_M_DATA                                       |     6|
|15    |DSP_OUTPUT                                       |     6|
|16    |DSP_PREADD                                       |     6|
|17    |DSP_PREADD_DATA                                  |     6|
|18    |FIFO18E2                                         |     1|
|19    |FIFO36E2                                         |     4|
|20    |IBUFDS_GTE3                                      |     1|
|21    |ICAPE3                                           |     1|
|22    |IDDRE1                                           |    85|
|23    |IDELAYCTRL                                       |     2|
|24    |IDELAYE3                                         |    85|
|27    |LUT1                                             |   167|
|28    |LUT2                                             |  1590|
|29    |LUT3                                             |   847|
|30    |LUT4                                             |   754|
|31    |LUT5                                             |   646|
|32    |LUT6                                             |  1861|
|33    |MMCME3_BASE                                      |     1|
|34    |MMCM_ADV                                         |     1|
|35    |MUXF7                                            |     5|
|36    |ODDRE1                                           |    18|
|37    |ODELAYE3                                         |    18|
|39    |RAMB18E2                                         |     6|
|40    |SRL16E                                           |     1|
|41    |STARTUPE3                                        |     1|
|42    |FDCE                                             |   179|
|43    |FDPE                                             |    10|
|44    |FDRE                                             |  7137|
|45    |FDSE                                             |   141|
|46    |LD                                               |   160|
|47    |IBUF                                             |     9|
|48    |IBUFDS                                           |    95|
|49    |IBUFDS_LVDS                                      |     3|
|50    |IOBUF                                            |     4|
|51    |OBUF                                             |    46|
|52    |OBUFDS_LVDS                                      |    21|
+------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:03:23 . Memory (MB): peak = 3014.285 ; gain = 614.082 ; free physical = 96817 ; free virtual = 113691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 469 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:37 ; elapsed = 00:03:19 . Memory (MB): peak = 3017.250 ; gain = 448.297 ; free physical = 102147 ; free virtual = 119020
Synthesis Optimization Complete : Time (s): cpu = 00:01:50 ; elapsed = 00:03:28 . Memory (MB): peak = 3017.250 ; gain = 617.047 ; free physical = 102154 ; free virtual = 119020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3017.250 ; gain = 0.000 ; free physical = 102135 ; free virtual = 119002
INFO: [Netlist 29-17] Analyzing 957 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3087.113 ; gain = 0.000 ; free physical = 102091 ; free virtual = 118958
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 411 instances were transformed.
  BUFG => BUFGCE: 8 instances
  DSP48E2 => DSP48E2 (inverted pins: CLK) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 6 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 9 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 95 instances
  IBUFDS_LVDS_25 => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IDDRE1 => ISERDESE3 (inverted pins: CLK_B): 85 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 4 instances
  LD => LDCE: 160 instances
  MMCME3_BASE => MMCME3_ADV: 1 instance 
  MMCM_ADV => MMCME3_ADV: 1 instance 
  OBUFDS_LVDS_25 => OBUFDS: 21 instances
  ODDRE1 => OSERDESE3: 17 instances
  ODDRE1 => OSERDESE3 (inverted pins: CLKDIV): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
833 Infos, 487 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:03 ; elapsed = 00:03:46 . Memory (MB): peak = 3087.113 ; gain = 774.445 ; free physical = 102247 ; free virtual = 119114
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/kristiaanpelckmans/Downloads/dev4/fw/prj/dev4_dwc8vm1/dev4_dwc8vm1.runs/synth_1/bsp_sis8300ku_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bsp_sis8300ku_top_utilization_synth.rpt -pb bsp_sis8300ku_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 25 13:15:33 2023...
