// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "06/15/2017 18:24:54"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pipeCPU (
	clock,
	resetn,
	op1,
	op2,
	inputLight,
	outputLight,
	testlight,
	hex1,
	hex2,
	hex3,
	hex4,
	hex5,
	hex6,
	hex7,
	hex8);
input 	clock;
input 	resetn;
input 	[3:0] op1;
input 	[3:0] op2;
output 	[7:0] inputLight;
output 	[4:0] outputLight;
output 	testlight;
output 	[6:0] hex1;
output 	[6:0] hex2;
output 	[6:0] hex3;
output 	[6:0] hex4;
output 	[6:0] hex5;
output 	[6:0] hex6;
output 	[6:0] hex7;
output 	[6:0] hex8;

// Design Ports Information
// inputLight[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inputLight[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inputLight[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inputLight[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inputLight[4]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inputLight[5]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inputLight[6]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inputLight[7]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputLight[0]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputLight[1]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputLight[2]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputLight[3]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputLight[4]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testlight	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex5[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex5[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex5[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex5[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex5[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex5[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex5[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex6[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex6[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex6[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex6[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex6[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex6[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex6[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex7[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex7[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex7[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex7[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex7[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex7[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex7[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex8[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex8[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex8[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex8[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex8[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex8[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex8[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// op1[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// op1[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// op1[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// op1[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// op2[0]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// op2[1]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// op2[2]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// op2[3]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// resetn	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pipeCPU_v_fast.sdo");
// synopsys translate_on

wire \CPU|exe_stage|ad4|y[2]~0_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~8_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~10_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~12_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~14_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~8_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~10_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~12_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~14_combout ;
wire \CPU|exe_stage|pipe_alu|Add10~2_combout ;
wire \CPU|exe_stage|pipe_alu|Add15~2_combout ;
wire \CPU|exe_stage|pipe_alu|Add15~7 ;
wire \CPU|exe_stage|pipe_alu|Add15~8_combout ;
wire \CPU|exe_stage|pipe_alu|Add26~1 ;
wire \CPU|exe_stage|pipe_alu|Add26~2_combout ;
wire \CPU|exe_stage|pipe_alu|Add26~3 ;
wire \CPU|exe_stage|pipe_alu|Add26~4_combout ;
wire \CPU|exe_stage|pipe_alu|Add26~5 ;
wire \CPU|exe_stage|pipe_alu|Add26~6_combout ;
wire \CPU|exe_stage|pipe_alu|Add18~0_combout ;
wire \CPU|exe_stage|pipe_alu|Add18~3 ;
wire \CPU|exe_stage|pipe_alu|Add18~4_combout ;
wire \CPU|exe_stage|pipe_alu|Add18~5 ;
wire \CPU|exe_stage|pipe_alu|Add18~6_combout ;
wire \CPU|exe_stage|pipe_alu|Add22~0_combout ;
wire \CPU|exe_stage|pipe_alu|Add22~3 ;
wire \CPU|exe_stage|pipe_alu|Add22~4_combout ;
wire \CPU|exe_stage|pipe_alu|Add22~5 ;
wire \CPU|exe_stage|pipe_alu|Add22~6_combout ;
wire \CPU|exe_stage|pipe_alu|Add22~7 ;
wire \CPU|exe_stage|pipe_alu|Add22~8_combout ;
wire \CPU|exe_stage|pipe_alu|Add30~0_combout ;
wire \CPU|exe_stage|pipe_alu|Add30~2_combout ;
wire \CPU|exe_stage|pipe_alu|Add30~7 ;
wire \CPU|exe_stage|pipe_alu|Add30~8_combout ;
wire \CPU|exe_stage|ad4|y[9]~14_combout ;
wire \CPU|exe_stage|ad4|y[11]~18_combout ;
wire \CPU|exe_stage|ad4|y[13]~22_combout ;
wire \CPU|exe_stage|ad4|y[19]~34_combout ;
wire \CPU|exe_stage|ad4|y[23]~42_combout ;
wire \CPU|exe_stage|ad4|y[25]~46_combout ;
wire \CPU|exe_stage|ad4|y[27]~50_combout ;
wire \CPU|exe_stage|ad4|y[28]~52_combout ;
wire \CPU|exe_stage|ad4|y[30]~57 ;
wire \CPU|exe_stage|ad4|y[31]~58_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~16_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~18_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~22_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~26_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~28_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~32_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~38_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~48_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~61 ;
wire \CPU|exe_stage|pipe_alu|Add1~62_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~22_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~24_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~28_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~32_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~36_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~54_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~61 ;
wire \CPU|exe_stage|pipe_alu|Add0~62_combout ;
wire \CPU|if_stage|p4|y[5]~6_combout ;
wire \CPU|if_stage|p4|y[7]~10_combout ;
wire \CPU|if_stage|p4|y[10]~16_combout ;
wire \CPU|if_stage|p4|y[18]~32_combout ;
wire \CPU|if_stage|p4|y[21]~38_combout ;
wire \CPU|if_stage|p4|y[22]~40_combout ;
wire \CPU|if_stage|p4|y[30]~57 ;
wire \CPU|if_stage|p4|y[31]~58_combout ;
wire \CPU|id_stage|bpc[6]~8_combout ;
wire \CPU|id_stage|bpc[9]~14_combout ;
wire \CPU|id_stage|bpc[10]~16_combout ;
wire \CPU|id_stage|bpc[11]~18_combout ;
wire \CPU|id_stage|bpc[12]~20_combout ;
wire \CPU|id_stage|bpc[13]~22_combout ;
wire \CPU|id_stage|bpc[15]~26_combout ;
wire \CPU|id_stage|bpc[17]~30_combout ;
wire \CPU|id_stage|bpc[18]~32_combout ;
wire \CPU|id_stage|bpc[21]~38_combout ;
wire \CPU|id_stage|bpc[23]~42_combout ;
wire \CPU|id_stage|bpc[26]~48_combout ;
wire \CPU|id_stage|bpc[28]~52_combout ;
wire \CPU|id_stage|bpc[29]~54_combout ;
wire \CPU|id_stage|bpc[30]~57 ;
wire \CPU|id_stage|bpc[31]~58_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~11_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~13_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~14_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~26_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~17_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~21_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~31_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~21_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~36_combout ;
wire \CPU|exe_stage|judge_ealu|y[7]~32_combout ;
wire \CPU|exe_stage|judge_ealu|y[7]~33_combout ;
wire \CPU|exe_stage|judge_ealu|y[7]~34_combout ;
wire \CPU|exe_stage|judge_ealu|y[7]~35_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~43_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~41_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~42_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~43_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~36_combout ;
wire \CPU|exe_stage|judge_ealu|y[5]~45_combout ;
wire \CPU|exe_stage|judge_ealu|y[5]~46_combout ;
wire \CPU|exe_stage|pipe_alu|s~130_combout ;
wire \CPU|exe_stage|judge_ealu|y[5]~47_combout ;
wire \CPU|exe_stage|judge_ealu|y[5]~48_combout ;
wire \CPU|exe_stage|pipe_alu|s~134_combout ;
wire \CPU|exe_stage|pipe_alu|Add12~0_combout ;
wire \CPU|exe_stage|pipe_alu|Add12~1_combout ;
wire \CPU|exe_stage|pipe_alu|Add8~1_combout ;
wire \CPU|exe_stage|pipe_alu|Add3~1_combout ;
wire \CPU|exe_stage|pipe_alu|Add7~1_combout ;
wire \CPU|exe_stage|pipe_alu|Add7~3_combout ;
wire \CPU|exe_stage|pipe_alu|Add24~0_combout ;
wire \CPU|exe_stage|muxa|y[27]~15_combout ;
wire \CPU|exe_stage|pipe_alu|Add28~0_combout ;
wire \CPU|exe_stage|pipe_alu|Add24~1_combout ;
wire \CPU|exe_stage|pipe_alu|Add28~1_combout ;
wire \CPU|exe_stage|pipe_alu|Add24~2_combout ;
wire \CPU|exe_stage|pipe_alu|Add20~0_combout ;
wire \CPU|exe_stage|pipe_alu|s~139_combout ;
wire \CPU|exe_stage|pipe_alu|Add16~0_combout ;
wire \CPU|exe_stage|pipe_alu|Add16~1_combout ;
wire \CPU|exe_stage|judge_ealu|y[5]~51_combout ;
wire \CPU|exe_stage|judge_ealu|y[5]~52_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~54_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~55_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~60_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~61_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~63_combout ;
wire \CPU|exe_stage|judge_ealu|y[4]~56_combout ;
wire \CPU|exe_stage|judge_ealu|y[4]~57_combout ;
wire \CPU|exe_stage|judge_ealu|y[4]~60_combout ;
wire \CPU|exe_stage|judge_ealu|y[4]~61_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~65_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~42_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~65_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~80_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~43_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~71_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~72_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~75_combout ;
wire \CPU|exe_stage|judge_ealu|y[3]~87_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~75_combout ;
wire \CPU|exe_stage|judge_ealu|y[3]~88_combout ;
wire \CPU|exe_stage|judge_ealu|y[3]~92_combout ;
wire \CPU|id_stage|fw_instance|always2~0_combout ;
wire \CPU|id_stage|fw_instance|fwdb[1]~0_combout ;
wire \CPU|id_stage|fw_instance|always2~3_combout ;
wire \CPU|id_stage|fw_instance|always1~4_combout ;
wire \CPU|id_stage|fw_instance|always2~4_combout ;
wire \CPU|id_stage|data_b|Mux29~0_combout ;
wire \CPU|id_stage|data_b|Mux29~2_combout ;
wire \CPU|id_stage|data_b|Mux29~3_combout ;
wire \CPU|id_stage|rf|register[19][2]~regout ;
wire \CPU|id_stage|data_b|Mux28~17_combout ;
wire \CPU|id_stage|data_b|Mux28~18_combout ;
wire \CPU|id_stage|fw_instance|fwda[1]~0_combout ;
wire \CPU|id_stage|fw_instance|fwda[1]~1_combout ;
wire \CPU|id_stage|data_a|Mux31~2_combout ;
wire \CPU|id_stage|data_a|Mux31~3_combout ;
wire \CPU|id_stage|rf|register[23][0]~regout ;
wire \CPU|id_stage|rf|register[19][0]~regout ;
wire \CPU|id_stage|data_a|Mux31~7_combout ;
wire \CPU|id_stage|data_a|Mux31~8_combout ;
wire \CPU|id_stage|rf|register[15][0]~regout ;
wire \CPU|exe_stage|pipe_alu|Mux31~14_combout ;
wire \CPU|exe_stage|pipe_alu|Mux31~15_combout ;
wire \CPU|exe_stage|pipe_alu|Mux31~16_combout ;
wire \CPU|id_stage|data_a|Mux7~4_combout ;
wire \CPU|id_stage|rf|register[21][1]~regout ;
wire \CPU|id_stage|rf|register[17][1]~regout ;
wire \CPU|id_stage|data_a|Mux30~2_combout ;
wire \CPU|id_stage|data_a|Mux30~3_combout ;
wire \CPU|id_stage|rf|register[13][1]~regout ;
wire \CPU|exe_stage|pipe_alu|s~140_combout ;
wire \CPU|exe_stage|pipe_alu|Mux30~1_combout ;
wire \CPU|exe_stage|pipe_alu|Mux30~5_combout ;
wire \CPU|exe_stage|pipe_alu|Mux30~6_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~76_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~83_combout ;
wire \CPU|id_stage|data_b|Mux31~0_combout ;
wire \CPU|id_stage|data_b|Mux31~9_combout ;
wire \CPU|id_stage|data_b|Mux31~17_combout ;
wire \CPU|id_stage|data_b|Mux31~18_combout ;
wire \CPU|id_stage|data_b|Mux30~2_combout ;
wire \CPU|id_stage|data_b|Mux30~17_combout ;
wire \CPU|id_stage|data_b|Mux30~18_combout ;
wire \CPU|id_stage|rf|register[1][4]~regout ;
wire \CPU|id_stage|data_b|Mux25~0_combout ;
wire \CPU|id_stage|data_b|Mux25~1_combout ;
wire \CPU|id_stage|data_b|Mux25~2_combout ;
wire \CPU|id_stage|data_b|Mux25~3_combout ;
wire \CPU|id_stage|data_b|Mux26~4_combout ;
wire \CPU|id_stage|data_b|Mux26~5_combout ;
wire \CPU|id_stage|rf|register[22][5]~regout ;
wire \CPU|id_stage|data_b|Mux26~12_combout ;
wire \CPU|id_stage|data_b|Mux26~13_combout ;
wire \CPU|id_stage|data_b|Mux24~7_combout ;
wire \CPU|id_stage|data_b|Mux24~8_combout ;
wire \CPU|id_stage|data_b|Mux24~14_combout ;
wire \CPU|id_stage|rf|register[15][7]~regout ;
wire \CPU|id_stage|data_a|Mux29~7_combout ;
wire \CPU|id_stage|data_a|Mux29~14_combout ;
wire \CPU|id_stage|data_b|Mux0~7_combout ;
wire \CPU|id_stage|data_b|Mux0~8_combout ;
wire \CPU|id_stage|rf|register[9][31]~regout ;
wire \CPU|id_stage|rf|register[10][31]~regout ;
wire \CPU|id_stage|rf|register[8][31]~regout ;
wire \CPU|id_stage|data_b|Mux0~10_combout ;
wire \CPU|id_stage|rf|register[11][31]~regout ;
wire \CPU|id_stage|data_b|Mux0~11_combout ;
wire \CPU|id_stage|rf|register[6][31]~regout ;
wire \CPU|id_stage|rf|register[5][31]~regout ;
wire \CPU|id_stage|rf|register[4][31]~regout ;
wire \CPU|id_stage|data_b|Mux0~12_combout ;
wire \CPU|id_stage|rf|register[7][31]~regout ;
wire \CPU|id_stage|data_b|Mux0~13_combout ;
wire \CPU|id_stage|rf|register[2][31]~regout ;
wire \CPU|id_stage|rf|register[1][31]~regout ;
wire \CPU|id_stage|data_b|Mux0~14_combout ;
wire \CPU|id_stage|rf|register[3][31]~regout ;
wire \CPU|id_stage|data_b|Mux0~15_combout ;
wire \CPU|id_stage|data_b|Mux0~16_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~45_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~54_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~55_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~56_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~61_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~64_combout ;
wire \CPU|exe_stage|muxb|y[20]~29_combout ;
wire \CPU|exe_stage|muxa|y[13]~27_combout ;
wire \CPU|exe_stage|pipe_alu|Mux0~4_combout ;
wire \CPU|exe_stage|pipe_alu|Mux0~5_combout ;
wire \CPU|exe_stage|pipe_alu|Mux0~6_combout ;
wire \CPU|id_stage|rf|register[9][28]~regout ;
wire \CPU|id_stage|rf|register[10][28]~regout ;
wire \CPU|id_stage|rf|register[8][28]~regout ;
wire \CPU|id_stage|data_b|Mux3~10_combout ;
wire \CPU|id_stage|rf|register[11][28]~regout ;
wire \CPU|id_stage|data_b|Mux3~11_combout ;
wire \CPU|id_stage|data_b|Mux3~12_combout ;
wire \CPU|id_stage|rf|register[7][28]~regout ;
wire \CPU|id_stage|data_b|Mux3~13_combout ;
wire \CPU|id_stage|data_b|Mux3~14_combout ;
wire \CPU|id_stage|rf|register[3][28]~regout ;
wire \CPU|id_stage|data_b|Mux3~15_combout ;
wire \CPU|id_stage|data_b|Mux3~16_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~104_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~68_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~69_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~108_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~75_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~76_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~116_combout ;
wire \CPU|id_stage|data_b|Mux4~0_combout ;
wire \CPU|id_stage|data_b|Mux4~1_combout ;
wire \CPU|id_stage|data_b|Mux4~2_combout ;
wire \CPU|id_stage|data_b|Mux4~3_combout ;
wire \CPU|id_stage|rf|register[22][27]~regout ;
wire \CPU|id_stage|rf|register[3][27]~regout ;
wire \CPU|exe_stage|judge_ealu|y[27]~122_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~85_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~86_combout ;
wire \CPU|exe_stage|judge_ealu|y[27]~123_combout ;
wire \CPU|exe_stage|judge_ealu|y[27]~124_combout ;
wire \CPU|exe_stage|judge_ealu|y[27]~126_combout ;
wire \CPU|exe_stage|judge_ealu|y[27]~127_combout ;
wire \CPU|exe_stage|judge_ealu|y[27]~129_combout ;
wire \CPU|exe_stage|judge_ealu|y[27]~130_combout ;
wire \CPU|id_stage|data_b|Mux1~4_combout ;
wire \CPU|id_stage|rf|register[31][30]~regout ;
wire \CPU|id_stage|rf|register[10][30]~regout ;
wire \CPU|id_stage|rf|register[8][30]~regout ;
wire \CPU|id_stage|data_b|Mux1~10_combout ;
wire \CPU|id_stage|data_b|Mux1~14_combout ;
wire \CPU|id_stage|data_b|Mux1~17_combout ;
wire \CPU|id_stage|data_b|Mux1~18_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~90_combout ;
wire \CPU|exe_stage|pipe_alu|Mux1~4_combout ;
wire \CPU|exe_stage|pipe_alu|Mux1~5_combout ;
wire \CPU|exe_stage|pipe_alu|Mux1~6_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~91_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~96_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~97_combout ;
wire \CPU|exe_stage|pipe_alu|Mux1~13_combout ;
wire \CPU|id_stage|data_b|Mux2~0_combout ;
wire \CPU|id_stage|data_b|Mux2~2_combout ;
wire \CPU|id_stage|rf|register[29][29]~regout ;
wire \CPU|id_stage|data_b|Mux2~3_combout ;
wire \CPU|id_stage|rf|register[13][29]~regout ;
wire \CPU|id_stage|rf|register[14][29]~regout ;
wire \CPU|id_stage|rf|register[12][29]~regout ;
wire \CPU|id_stage|data_b|Mux2~17_combout ;
wire \CPU|id_stage|rf|register[15][29]~regout ;
wire \CPU|id_stage|data_b|Mux2~18_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~104_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~105_combout ;
wire \CPU|exe_stage|judge_ealu|y[29]~133_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~109_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~110_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~113_combout ;
wire \CPU|id_stage|rf|register[28][26]~regout ;
wire \CPU|id_stage|data_b|Mux5~10_combout ;
wire \CPU|id_stage|rf|register[14][26]~regout ;
wire \CPU|id_stage|rf|register[13][26]~regout ;
wire \CPU|id_stage|data_b|Mux5~17_combout ;
wire \CPU|id_stage|data_b|Mux5~18_combout ;
wire \CPU|id_stage|rf|register[22][24]~regout ;
wire \CPU|id_stage|data_b|Mux7~0_combout ;
wire \CPU|id_stage|data_b|Mux7~1_combout ;
wire \CPU|id_stage|rf|register[14][24]~regout ;
wire \CPU|id_stage|rf|register[12][24]~regout ;
wire \CPU|id_stage|data_b|Mux7~17_combout ;
wire \CPU|id_stage|data_b|Mux7~18_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~121_combout ;
wire \CPU|id_stage|rf|register[11][25]~regout ;
wire \CPU|id_stage|rf|register[22][25]~regout ;
wire \CPU|id_stage|rf|register[28][25]~regout ;
wire \CPU|id_stage|rf|register[7][25]~regout ;
wire \CPU|exe_stage|judge_ealu|y[25]~160_combout ;
wire \CPU|id_stage|rf|register[31][23]~regout ;
wire \CPU|id_stage|rf|register[13][23]~regout ;
wire \CPU|id_stage|rf|register[14][23]~regout ;
wire \CPU|id_stage|rf|register[12][23]~regout ;
wire \CPU|id_stage|data_b|Mux8~17_combout ;
wire \CPU|id_stage|rf|register[15][23]~regout ;
wire \CPU|id_stage|data_b|Mux8~18_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~127_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~128_combout ;
wire \CPU|exe_stage|judge_ealu|y[23]~171_combout ;
wire \CPU|exe_stage|judge_ealu|y[23]~172_combout ;
wire \CPU|exe_stage|judge_ealu|y[23]~174_combout ;
wire \CPU|exe_stage|judge_ealu|y[23]~175_combout ;
wire \CPU|id_stage|data_a|Mux1~0_combout ;
wire \CPU|id_stage|data_a|Mux1~1_combout ;
wire \CPU|id_stage|data_a|Mux1~2_combout ;
wire \CPU|id_stage|data_a|Mux1~3_combout ;
wire \CPU|id_stage|data_a|Mux2~7_combout ;
wire \CPU|id_stage|data_a|Mux2~17_combout ;
wire \CPU|id_stage|data_a|Mux2~18_combout ;
wire \CPU|id_stage|data_a|Mux3~0_combout ;
wire \CPU|id_stage|data_a|Mux3~1_combout ;
wire \CPU|id_stage|data_a|Mux3~17_combout ;
wire \CPU|id_stage|data_a|Mux4~0_combout ;
wire \CPU|id_stage|data_a|Mux4~1_combout ;
wire \CPU|id_stage|data_a|Mux4~4_combout ;
wire \CPU|id_stage|data_a|Mux5~2_combout ;
wire \CPU|id_stage|data_a|Mux5~3_combout ;
wire \CPU|id_stage|data_a|Mux6~0_combout ;
wire \CPU|id_stage|data_a|Mux6~1_combout ;
wire \CPU|id_stage|data_a|Mux6~10_combout ;
wire \CPU|id_stage|data_a|Mux6~11_combout ;
wire \CPU|id_stage|data_a|Mux6~12_combout ;
wire \CPU|id_stage|data_a|Mux6~13_combout ;
wire \CPU|id_stage|data_a|Mux6~14_combout ;
wire \CPU|id_stage|data_a|Mux6~15_combout ;
wire \CPU|id_stage|data_a|Mux6~16_combout ;
wire \CPU|id_stage|data_a|Mux7~12_combout ;
wire \CPU|id_stage|data_a|Mux7~13_combout ;
wire \CPU|id_stage|data_a|Mux7~18_combout ;
wire \CPU|id_stage|data_a|Mux7~19_combout ;
wire \CPU|id_stage|data_a|Mux7~20_combout ;
wire \CPU|id_stage|data_a|Mux7~21_combout ;
wire \CPU|id_stage|data_a|Mux7~23_combout ;
wire \CPU|id_stage|data_a|Mux8~7_combout ;
wire \CPU|id_stage|data_a|Mux8~8_combout ;
wire \CPU|id_stage|data_a|Mux8~17_combout ;
wire \CPU|id_stage|data_a|Mux8~18_combout ;
wire \CPU|id_stage|rf|register[9][22]~regout ;
wire \CPU|id_stage|rf|register[8][22]~regout ;
wire \CPU|id_stage|data_a|Mux9~0_combout ;
wire \CPU|id_stage|rf|register[13][22]~regout ;
wire \CPU|id_stage|rf|register[14][22]~regout ;
wire \CPU|id_stage|rf|register[12][22]~regout ;
wire \CPU|id_stage|data_a|Mux9~17_combout ;
wire \CPU|id_stage|rf|register[15][22]~regout ;
wire \CPU|id_stage|data_a|Mux9~18_combout ;
wire \CPU|id_stage|rf|register[22][21]~regout ;
wire \CPU|id_stage|data_a|Mux10~0_combout ;
wire \CPU|id_stage|data_a|Mux10~1_combout ;
wire \CPU|id_stage|rf|register[10][21]~regout ;
wire \CPU|id_stage|rf|register[8][21]~regout ;
wire \CPU|id_stage|data_a|Mux10~10_combout ;
wire \CPU|id_stage|rf|register[3][21]~regout ;
wire \CPU|exe_stage|judge_ealu|y[21]~187_combout ;
wire \CPU|exe_stage|judge_ealu|y[21]~188_combout ;
wire \CPU|id_stage|rf|register[25][19]~regout ;
wire \CPU|id_stage|data_a|Mux12~2_combout ;
wire \CPU|id_stage|data_a|Mux12~3_combout ;
wire \CPU|id_stage|rf|register[23][19]~regout ;
wire \CPU|id_stage|rf|register[5][19]~regout ;
wire \CPU|id_stage|rf|register[14][19]~regout ;
wire \CPU|id_stage|rf|register[12][19]~regout ;
wire \CPU|id_stage|data_a|Mux12~17_combout ;
wire \CPU|exe_stage|judge_ealu|y[19]~194_combout ;
wire \CPU|exe_stage|judge_ealu|y[19]~195_combout ;
wire \CPU|id_stage|rf|register[27][18]~regout ;
wire \CPU|id_stage|rf|register[10][18]~regout ;
wire \CPU|id_stage|rf|register[8][18]~regout ;
wire \CPU|id_stage|data_a|Mux13~10_combout ;
wire \CPU|exe_stage|judge_ealu|y[18]~201_combout ;
wire \CPU|id_stage|data_a|Mux23~0_combout ;
wire \CPU|id_stage|rf|register[11][8]~regout ;
wire \CPU|id_stage|data_a|Mux23~1_combout ;
wire \CPU|exe_stage|judge_ealu|y[8]~211_combout ;
wire \CPU|exe_stage|judge_ealu|y[8]~212_combout ;
wire \CPU|exe_stage|judge_ealu|y[14]~214_combout ;
wire \CPU|id_stage|data_a|Mux0~0_combout ;
wire \CPU|id_stage|data_a|Mux0~10_combout ;
wire \CPU|id_stage|data_a|Mux0~11_combout ;
wire \CPU|id_stage|data_a|Mux0~12_combout ;
wire \CPU|id_stage|data_a|Mux0~13_combout ;
wire \CPU|id_stage|data_a|Mux0~14_combout ;
wire \CPU|id_stage|data_a|Mux0~15_combout ;
wire \CPU|id_stage|data_a|Mux0~16_combout ;
wire \CPU|id_stage|data_a|Mux11~6_combout ;
wire \CPU|id_stage|data_a|Mux14~0_combout ;
wire \CPU|id_stage|data_a|Mux14~1_combout ;
wire \CPU|id_stage|rf|register[27][17]~regout ;
wire \CPU|id_stage|data_a|Mux14~9_combout ;
wire \CPU|id_stage|data_a|Mux14~10_combout ;
wire \CPU|id_stage|rf|register[3][17]~regout ;
wire \CPU|id_stage|data_a|Mux15~10_combout ;
wire \CPU|exe_stage|pipe_alu|Mux15~5_combout ;
wire \CPU|exe_stage|pipe_alu|Mux15~6_combout ;
wire \CPU|exe_stage|pipe_alu|Mux15~7_combout ;
wire \CPU|exe_stage|pipe_alu|Mux15~9_combout ;
wire \CPU|exe_stage|pipe_alu|Mux15~10_combout ;
wire \CPU|id_stage|rf|register[9][15]~regout ;
wire \CPU|id_stage|data_a|Mux16~0_combout ;
wire \CPU|id_stage|data_a|Mux16~1_combout ;
wire \CPU|id_stage|rf|register[30][15]~regout ;
wire \CPU|id_stage|rf|register[27][15]~regout ;
wire \CPU|id_stage|data_a|Mux16~9_combout ;
wire \CPU|id_stage|data_a|Mux16~10_combout ;
wire \CPU|exe_stage|pipe_alu|Mux16~8_combout ;
wire \CPU|mem_stage|mem_io_mux|y[14]~25_combout ;
wire \CPU|id_stage|rf|register[22][14]~regout ;
wire \CPU|id_stage|data_a|Mux17~0_combout ;
wire \CPU|id_stage|data_a|Mux17~1_combout ;
wire \CPU|id_stage|rf|register[29][14]~regout ;
wire \CPU|id_stage|data_a|Mux17~4_combout ;
wire \CPU|id_stage|rf|register[28][14]~regout ;
wire \CPU|id_stage|data_a|Mux17~5_combout ;
wire \CPU|id_stage|rf|register[23][14]~regout ;
wire \CPU|id_stage|rf|register[19][14]~regout ;
wire \CPU|id_stage|data_a|Mux17~7_combout ;
wire \CPU|id_stage|rf|register[13][14]~regout ;
wire \CPU|id_stage|data_a|Mux17~17_combout ;
wire \CPU|exe_stage|judge_ealu|y[14]~235_combout ;
wire \CPU|exe_stage|judge_ealu|y[14]~236_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~87_combout ;
wire \CPU|exe_stage|judge_ealu|y[14]~238_combout ;
wire \CPU|exe_stage|judge_ealu|y[14]~239_combout ;
wire \CPU|id_stage|rf|register[9][13]~regout ;
wire \CPU|id_stage|data_a|Mux18~0_combout ;
wire \CPU|id_stage|rf|register[25][13]~regout ;
wire \CPU|id_stage|rf|register[27][13]~regout ;
wire \CPU|id_stage|rf|register[23][13]~regout ;
wire \CPU|id_stage|rf|register[19][13]~regout ;
wire \CPU|id_stage|data_a|Mux18~9_combout ;
wire \CPU|id_stage|rf|register[31][13]~regout ;
wire \CPU|id_stage|data_a|Mux18~10_combout ;
wire \CPU|id_stage|rf|register[5][13]~regout ;
wire \CPU|exe_stage|judge_ealu|y[13]~248_combout ;
wire \CPU|id_stage|rf|register[22][12]~regout ;
wire \CPU|id_stage|data_a|Mux19~0_combout ;
wire \CPU|id_stage|data_a|Mux19~1_combout ;
wire \CPU|id_stage|data_a|Mux19~17_combout ;
wire \CPU|id_stage|rf|register[15][12]~regout ;
wire \CPU|id_stage|data_a|Mux19~18_combout ;
wire \CPU|exe_stage|judge_ealu|y[12]~254_combout ;
wire \CPU|id_stage|data_a|Mux21~0_combout ;
wire \CPU|id_stage|data_a|Mux21~1_combout ;
wire \CPU|id_stage|rf|register[31][10]~regout ;
wire \CPU|exe_stage|judge_ealu|y[10]~262_combout ;
wire \CPU|id_stage|data_a|Mux22~0_combout ;
wire \CPU|id_stage|data_a|Mux22~10_combout ;
wire \CPU|id_stage|data_a|Mux22~11_combout ;
wire \CPU|id_stage|data_a|Mux22~12_combout ;
wire \CPU|id_stage|data_a|Mux22~13_combout ;
wire \CPU|id_stage|data_a|Mux22~14_combout ;
wire \CPU|id_stage|rf|register[3][9]~regout ;
wire \CPU|id_stage|data_a|Mux22~15_combout ;
wire \CPU|id_stage|data_a|Mux22~16_combout ;
wire \CPU|id_stage|rf|register[22][11]~regout ;
wire \CPU|id_stage|rf|register[9][11]~regout ;
wire \CPU|id_stage|data_a|Mux20~14_combout ;
wire \CPU|id_stage|rf|register[13][11]~regout ;
wire \CPU|id_stage|rf|register[12][11]~regout ;
wire \CPU|id_stage|data_a|Mux20~17_combout ;
wire \CPU|exe_stage|judge_ealu|y[11]~275_combout ;
wire \CPU|exe_stage|judge_ealu|y[11]~276_combout ;
wire \CPU|exe_stage|judge_ealu|y[11]~277_combout ;
wire \CPU|id_stage|data_a|Mux24~0_combout ;
wire \CPU|id_stage|data_a|Mux24~1_combout ;
wire \CPU|id_stage|data_a|Mux24~17_combout ;
wire \CPU|id_stage|data_a|Mux24~18_combout ;
wire \CPU|id_stage|data_a|Mux27~4_combout ;
wire \CPU|id_stage|data_a|Mux27~5_combout ;
wire \CPU|id_stage|data_a|Mux27~6_combout ;
wire \CPU|id_stage|data_a|Mux27~7_combout ;
wire \CPU|id_stage|data_a|Mux27~8_combout ;
wire \CPU|id_stage|data_a|Mux27~9_combout ;
wire \CPU|id_stage|data_b|Mux23~2_combout ;
wire \CPU|id_stage|data_b|Mux23~9_combout ;
wire \CPU|id_stage|data_b|Mux23~10_combout ;
wire \CPU|id_stage|data_b|Mux23~17_combout ;
wire \CPU|id_stage|data_b|Mux22~17_combout ;
wire \CPU|id_stage|data_b|Mux22~18_combout ;
wire \CPU|id_stage|data_b|Mux17~9_combout ;
wire \CPU|id_stage|data_b|Mux17~10_combout ;
wire \CPU|id_stage|data_b|Mux18~7_combout ;
wire \CPU|id_stage|data_b|Mux18~8_combout ;
wire \CPU|id_stage|data_b|Mux18~17_combout ;
wire \CPU|id_stage|data_b|Mux20~0_combout ;
wire \CPU|id_stage|data_b|Mux20~1_combout ;
wire \CPU|id_stage|data_b|Mux20~17_combout ;
wire \CPU|id_stage|data_b|Mux20~18_combout ;
wire \CPU|id_stage|data_b|Mux9~0_combout ;
wire \CPU|id_stage|data_b|Mux9~17_combout ;
wire \CPU|id_stage|data_b|Mux9~18_combout ;
wire \CPU|id_stage|data_b|Mux10~7_combout ;
wire \CPU|id_stage|data_b|Mux10~10_combout ;
wire \CPU|id_stage|data_b|Mux10~11_combout ;
wire \CPU|id_stage|data_b|Mux10~12_combout ;
wire \CPU|id_stage|data_b|Mux10~13_combout ;
wire \CPU|id_stage|data_b|Mux10~14_combout ;
wire \CPU|id_stage|data_b|Mux10~15_combout ;
wire \CPU|id_stage|data_b|Mux10~16_combout ;
wire \CPU|id_stage|data_b|Mux12~7_combout ;
wire \CPU|id_stage|data_b|Mux12~8_combout ;
wire \CPU|id_stage|data_b|Mux12~10_combout ;
wire \CPU|id_stage|data_b|Mux12~14_combout ;
wire \CPU|id_stage|data_b|Mux12~17_combout ;
wire \CPU|id_stage|data_b|Mux12~18_combout ;
wire \CPU|id_stage|data_b|Mux13~0_combout ;
wire \CPU|id_stage|data_b|Mux13~1_combout ;
wire \CPU|id_stage|data_b|Mux13~2_combout ;
wire \CPU|id_stage|data_b|Mux13~3_combout ;
wire \CPU|id_stage|data_b|Mux15~9_combout ;
wire \CPU|id_stage|data_b|Mux15~10_combout ;
wire \CPU|id_stage|data_b|Mux16~0_combout ;
wire \CPU|id_stage|data_b|Mux16~1_combout ;
wire \CPU|id_stage|data_b|Mux16~14_combout ;
wire \CPU|id_stage|cu|wmem~0_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~0_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~5_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~13_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~15_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~19_combout ;
wire \CPU|id_stage|cu|regrt~0_combout ;
wire \CPU|mem_stage|mem_we~combout ;
wire \CPU|id_stage|cu|wreg~0_combout ;
wire \CPU|if_stage|nextpc|Mux31~0_combout ;
wire \CPU|if_stage|nextpc|Mux30~0_combout ;
wire \CPU|if_stage|nextpc|Mux30~1_combout ;
wire \CPU|if_stage|nextpc|Mux0~0_combout ;
wire \CPU|if_stage|nextpc|Mux0~1_combout ;
wire \CPU|if_stage|nextpc|Mux2~0_combout ;
wire \CPU|if_stage|nextpc|Mux2~1_combout ;
wire \CPU|if_stage|nextpc|Mux3~0_combout ;
wire \CPU|if_stage|nextpc|Mux3~1_combout ;
wire \CPU|if_stage|nextpc|Mux5~0_combout ;
wire \CPU|if_stage|nextpc|Mux5~1_combout ;
wire \CPU|if_stage|nextpc|Mux8~0_combout ;
wire \CPU|if_stage|nextpc|Mux8~1_combout ;
wire \CPU|if_stage|nextpc|Mux10~0_combout ;
wire \CPU|if_stage|nextpc|Mux10~1_combout ;
wire \CPU|if_stage|nextpc|Mux13~0_combout ;
wire \CPU|if_stage|nextpc|Mux13~1_combout ;
wire \CPU|if_stage|nextpc|Mux14~0_combout ;
wire \CPU|if_stage|nextpc|Mux14~1_combout ;
wire \CPU|if_stage|nextpc|Mux18~0_combout ;
wire \CPU|if_stage|nextpc|Mux18~1_combout ;
wire \CPU|if_stage|nextpc|Mux19~0_combout ;
wire \CPU|if_stage|nextpc|Mux19~1_combout ;
wire \CPU|if_stage|nextpc|Mux20~0_combout ;
wire \CPU|if_stage|nextpc|Mux20~1_combout ;
wire \CPU|if_stage|nextpc|Mux21~0_combout ;
wire \CPU|if_stage|nextpc|Mux21~1_combout ;
wire \CPU|exe_stage|pipe_alu|s~144_combout ;
wire \CPU|exe_stage|pipe_alu|s~146_combout ;
wire \CPU|exe_stage|pipe_alu|s~148_combout ;
wire \CPU|exe_stage|pipe_alu|s~154_combout ;
wire \CPU|exe_stage|pipe_alu|s~155_combout ;
wire \CPU|exe_stage|pipe_alu|s~157_combout ;
wire \CPU|exe_stage|pipe_alu|s~159_combout ;
wire \CPU|exe_stage|pipe_alu|Mux1~17_combout ;
wire \CPU|exe_stage|pipe_alu|s~160_combout ;
wire \CPU|exe_stage|pipe_alu|s~165_combout ;
wire \CPU|exe_stage|pipe_alu|s~167_combout ;
wire \CPU|exe_stage|pipe_alu|s~169_combout ;
wire \CPU|exe_stage|pipe_alu|s~171_combout ;
wire \CPU|exe_stage|pipe_alu|s~172_combout ;
wire \CPU|exe_stage|pipe_alu|s~173_combout ;
wire \CPU|exe_stage|pipe_alu|s~176_combout ;
wire \CPU|exe_stage|pipe_alu|s~177_combout ;
wire \CPU|exe_stage|pipe_alu|s~178_combout ;
wire \CPU|exe_stage|pipe_alu|s~179_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~97_combout ;
wire \CPU|id_stage|data_a|Mux27~25_combout ;
wire \CPU|de_reg|epc4[7]~0_combout ;
wire \CPU|de_reg|epc4[5]~2_combout ;
wire \CPU|de_reg|epc4[31]~6_combout ;
wire \CPU|de_reg|epc4[27]~10_combout ;
wire \CPU|de_reg|epc4[25]~12_combout ;
wire \CPU|de_reg|epc4[24]~13_combout ;
wire \CPU|de_reg|epc4[22]~15_combout ;
wire \CPU|de_reg|epc4[21]~16_combout ;
wire \CPU|de_reg|epc4[18]~19_combout ;
wire \CPU|de_reg|epc4[16]~21_combout ;
wire \CPU|de_reg|epc4[15]~22_combout ;
wire \CPU|de_reg|epc4[11]~26_combout ;
wire \CPU|de_reg|epc4[10]~27_combout ;
wire \CPU|inst_reg|dpc4[7]~0_combout ;
wire \CPU|inst_reg|dpc4[5]~2_combout ;
wire \CPU|inst_reg|dpc4[31]~6_combout ;
wire \CPU|inst_reg|dpc4[22]~15_combout ;
wire \CPU|inst_reg|dpc4[21]~16_combout ;
wire \CPU|inst_reg|dpc4[18]~19_combout ;
wire \CPU|inst_reg|dpc4[10]~27_combout ;
wire \CPU|mw_reg|wmo[0]~feeder_combout ;
wire \CPU|mw_reg|wmo[27]~feeder_combout ;
wire \CPU|mw_reg|walu[9]~feeder_combout ;
wire \CPU|id_stage|rf|register[15][0]~feeder_combout ;
wire \CPU|id_stage|rf|register[22][5]~feeder_combout ;
wire \CPU|id_stage|rf|register[15][7]~feeder_combout ;
wire \CPU|id_stage|rf|register[6][31]~feeder_combout ;
wire \CPU|id_stage|rf|register[1][31]~feeder_combout ;
wire \CPU|id_stage|rf|register[3][31]~feeder_combout ;
wire \CPU|id_stage|rf|register[2][31]~feeder_combout ;
wire \CPU|id_stage|rf|register[7][31]~feeder_combout ;
wire \CPU|id_stage|rf|register[8][31]~feeder_combout ;
wire \CPU|id_stage|rf|register[9][31]~feeder_combout ;
wire \CPU|id_stage|rf|register[10][28]~feeder_combout ;
wire \CPU|id_stage|rf|register[7][28]~feeder_combout ;
wire \CPU|id_stage|rf|register[3][27]~feeder_combout ;
wire \CPU|id_stage|rf|register[31][30]~feeder_combout ;
wire \CPU|id_stage|rf|register[22][24]~feeder_combout ;
wire \CPU|id_stage|rf|register[7][25]~feeder_combout ;
wire \CPU|id_stage|rf|register[28][25]~feeder_combout ;
wire \CPU|id_stage|rf|register[9][22]~feeder_combout ;
wire \CPU|id_stage|rf|register[3][21]~feeder_combout ;
wire \CPU|id_stage|rf|register[27][18]~feeder_combout ;
wire \CPU|id_stage|rf|register[3][17]~feeder_combout ;
wire \CPU|id_stage|rf|register[30][15]~feeder_combout ;
wire \CPU|id_stage|rf|register[29][14]~feeder_combout ;
wire \CPU|id_stage|rf|register[23][14]~feeder_combout ;
wire \CPU|id_stage|rf|register[19][14]~feeder_combout ;
wire \CPU|id_stage|rf|register[25][13]~feeder_combout ;
wire \CPU|id_stage|rf|register[23][13]~feeder_combout ;
wire \CPU|id_stage|rf|register[19][13]~feeder_combout ;
wire \CPU|id_stage|rf|register[15][12]~feeder_combout ;
wire \CPU|id_stage|rf|register[9][11]~feeder_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \CPU|de_reg|ea[2]~feeder_combout ;
wire \resetn~combout ;
wire \CPU|if_stage|p4|y[2]~1 ;
wire \CPU|if_stage|p4|y[3]~3 ;
wire \CPU|if_stage|p4|y[4]~4_combout ;
wire \CPU|inst_reg|dpc4[4]~3_combout ;
wire \CPU|inst_reg|inst[26]~20_combout ;
wire \CPU|id_stage|cu|i_j~0_combout ;
wire \CPU|prog_cnt|test|q[6]~_wirecell_combout ;
wire \CPU|prog_cnt|test|q[7]~_wirecell_combout ;
wire \CPU|inst_reg|inst[5]~24_combout ;
wire \CPU|id_stage|cu|i_jr~combout ;
wire \CPU|inst_reg|inst[2]~4_combout ;
wire \CPU|id_stage|cu|comb~3_combout ;
wire \CPU|id_stage|cu|aluc[0]~5_combout ;
wire \CPU|inst_reg|inst~15_combout ;
wire \CPU|inst_reg|inst[14]~36_combout ;
wire \CPU|id_stage|cu|comb~0_combout ;
wire \CPU|id_stage|cu|aluc[0]~6_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~30_combout ;
wire \CPU|if_stage|p4|y[3]~2_combout ;
wire \CPU|inst_reg|dpc4[3]~4_combout ;
wire \CPU|de_reg|epc4[3]~4_combout ;
wire \CPU|if_stage|p4|y[2]~0_combout ;
wire \CPU|inst_reg|dpc4[2]~5_combout ;
wire \CPU|de_reg|epc4[2]~5_combout ;
wire \CPU|exe_stage|ad4|y[2]~1 ;
wire \CPU|exe_stage|ad4|y[3]~3 ;
wire \CPU|exe_stage|ad4|y[4]~5 ;
wire \CPU|exe_stage|ad4|y[5]~7 ;
wire \CPU|exe_stage|ad4|y[6]~8_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~28_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~29_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~44_combout ;
wire \CPU|id_stage|cu|aluimm~0_combout ;
wire \CPU|inst_reg|inst~17_combout ;
wire \CPU|id_stage|cu|m2reg~0_combout ;
wire \CPU|id_stage|cu|aluimm~1_combout ;
wire \CPU|id_stage|cu|aluimm~2_combout ;
wire \CPU|de_reg|ealuimm~feeder_combout ;
wire \CPU|de_reg|ealuimm~regout ;
wire \CPU|exe_stage|muxb|y[0]~2_combout ;
wire \CPU|inst_reg|inst~22_combout ;
wire \CPU|de_reg|eimm[6]~feeder_combout ;
wire \CPU|inst_reg|inst[1]~25_combout ;
wire \CPU|id_stage|cu|shift~0_combout ;
wire \CPU|de_reg|eshift~regout ;
wire \CPU|exe_stage|muxa|y[0]~0_combout ;
wire \CPU|exe_stage|pipe_alu|Equal0~0_combout ;
wire \CPU|id_stage|cu|aluc[3]~4_combout ;
wire \CPU|mem_stage|inputPort|Selector2~0_combout ;
wire \CPU|em_reg|mm2reg~regout ;
wire \CPU|inst_reg|inst~30_combout ;
wire \CPU|inst_reg|inst[27]~19_combout ;
wire \CPU|id_stage|cu|i_lw~0_combout ;
wire \CPU|id_stage|cu|comb~1_combout ;
wire \CPU|id_stage|cu|regrt~1_combout ;
wire \CPU|id_stage|reg_wn|y[4]~4_combout ;
wire \CPU|inst_reg|inst~32_combout ;
wire \CPU|id_stage|reg_wn|y[3]~2_combout ;
wire \CPU|inst_reg|inst~7_combout ;
wire \CPU|em_reg|mrn[2]~feeder_combout ;
wire \CPU|id_stage|fw_instance|fwdb[1]~2_combout ;
wire \CPU|id_stage|cu|wreg~1_combout ;
wire \CPU|inst_reg|inst[3]~21_combout ;
wire \CPU|id_stage|cu|comb~6_combout ;
wire \CPU|id_stage|cu|wreg~2_combout ;
wire \CPU|de_reg|ewreg~regout ;
wire \CPU|em_reg|mwreg~feeder_combout ;
wire \CPU|em_reg|mwreg~regout ;
wire \CPU|inst_reg|inst~5_combout ;
wire \CPU|id_stage|reg_wn|y[0]~1_combout ;
wire \CPU|inst_reg|inst~6_combout ;
wire \CPU|id_stage|reg_wn|y[1]~0_combout ;
wire \CPU|id_stage|fw_instance|always1~3_combout ;
wire \CPU|id_stage|fw_instance|fwdb[1]~1_combout ;
wire \CPU|id_stage|fw_instance|fwdb[1]~3_combout ;
wire \CPU|id_stage|fw_instance|fwdb[0]~5_combout ;
wire \CPU|inst_reg|inst~9_combout ;
wire \CPU|inst_reg|inst~8_combout ;
wire \CPU|id_stage|data_b|Mux6~3_combout ;
wire \CPU|id_stage|data_b|Mux6~2_combout ;
wire \CPU|id_stage|data_b|Mux6~5_combout ;
wire \CPU|id_stage|data_b|Mux6~4_combout ;
wire \CPU|mw_reg|wm2reg~regout ;
wire \CPU|wb_stage|y[3]~1_combout ;
wire \CPU|mw_reg|wwreg~regout ;
wire \CPU|id_stage|rf|Decoder0~10_combout ;
wire \CPU|id_stage|rf|Decoder0~11_combout ;
wire \CPU|id_stage|rf|register[2][3]~regout ;
wire \CPU|id_stage|rf|Decoder0~12_combout ;
wire \CPU|id_stage|rf|Decoder0~17_combout ;
wire \CPU|id_stage|rf|register[1][3]~regout ;
wire \CPU|id_stage|data_b|Mux28~14_combout ;
wire \CPU|id_stage|rf|Decoder0~14_combout ;
wire \CPU|id_stage|rf|register[6][3]~regout ;
wire \CPU|id_stage|rf|register[7][3]~feeder_combout ;
wire \CPU|id_stage|rf|Decoder0~16_combout ;
wire \CPU|id_stage|rf|register[7][3]~regout ;
wire \CPU|id_stage|rf|Decoder0~15_combout ;
wire \CPU|id_stage|rf|register[4][3]~regout ;
wire \CPU|id_stage|rf|Decoder0~13_combout ;
wire \CPU|id_stage|rf|register[5][3]~regout ;
wire \CPU|id_stage|data_b|Mux28~12_combout ;
wire \CPU|id_stage|data_b|Mux28~13_combout ;
wire \CPU|id_stage|data_b|Mux28~15_combout ;
wire \CPU|id_stage|rf|register[8][3]~feeder_combout ;
wire \CPU|id_stage|rf|Decoder0~0_combout ;
wire \CPU|id_stage|rf|Decoder0~4_combout ;
wire \CPU|id_stage|rf|register[8][3]~regout ;
wire \CPU|id_stage|rf|Decoder0~1_combout ;
wire \CPU|id_stage|rf|register[10][3]~regout ;
wire \CPU|id_stage|data_b|Mux28~10_combout ;
wire \CPU|id_stage|rf|Decoder0~2_combout ;
wire \CPU|id_stage|rf|Decoder0~5_combout ;
wire \CPU|id_stage|rf|register[11][3]~regout ;
wire \CPU|id_stage|rf|Decoder0~3_combout ;
wire \CPU|id_stage|rf|register[9][3]~regout ;
wire \CPU|id_stage|data_b|Mux28~11_combout ;
wire \CPU|id_stage|data_b|Mux28~16_combout ;
wire \CPU|id_stage|rf|register[30][3]~feeder_combout ;
wire \CPU|id_stage|rf|Decoder0~27_combout ;
wire \CPU|id_stage|rf|Decoder0~30_combout ;
wire \CPU|id_stage|rf|register[30][3]~regout ;
wire \CPU|id_stage|rf|Decoder0~28_combout ;
wire \CPU|id_stage|rf|register[26][3]~regout ;
wire \CPU|id_stage|rf|register[18][3]~feeder_combout ;
wire \CPU|id_stage|rf|Decoder0~25_combout ;
wire \CPU|id_stage|rf|Decoder0~29_combout ;
wire \CPU|id_stage|rf|register[18][3]~regout ;
wire \CPU|id_stage|data_b|Mux28~0_combout ;
wire \CPU|id_stage|rf|Decoder0~26_combout ;
wire \CPU|id_stage|rf|register[22][3]~regout ;
wire \CPU|id_stage|data_b|Mux28~1_combout ;
wire \CPU|id_stage|rf|Decoder0~21_combout ;
wire \CPU|id_stage|rf|Decoder0~36_combout ;
wire \CPU|id_stage|rf|register[23][3]~regout ;
wire \CPU|id_stage|rf|Decoder0~37_combout ;
wire \CPU|id_stage|rf|register[19][3]~regout ;
wire \CPU|id_stage|data_b|Mux28~7_combout ;
wire \CPU|id_stage|rf|Decoder0~19_combout ;
wire \CPU|id_stage|rf|Decoder0~38_combout ;
wire \CPU|id_stage|rf|register[31][3]~regout ;
wire \CPU|id_stage|rf|Decoder0~35_combout ;
wire \CPU|id_stage|rf|register[27][3]~regout ;
wire \CPU|id_stage|data_b|Mux28~8_combout ;
wire \CPU|id_stage|rf|Decoder0~22_combout ;
wire \CPU|id_stage|rf|register[21][3]~regout ;
wire \CPU|id_stage|rf|Decoder0~23_combout ;
wire \CPU|id_stage|rf|register[17][3]~regout ;
wire \CPU|id_stage|data_b|Mux28~2_combout ;
wire \CPU|id_stage|rf|Decoder0~24_combout ;
wire \CPU|id_stage|rf|register[29][3]~regout ;
wire \CPU|id_stage|data_b|Mux28~3_combout ;
wire \CPU|id_stage|rf|Decoder0~34_combout ;
wire \CPU|id_stage|rf|register[28][3]~regout ;
wire \CPU|id_stage|rf|Decoder0~32_combout ;
wire \CPU|id_stage|rf|register[24][3]~regout ;
wire \CPU|id_stage|rf|Decoder0~33_combout ;
wire \CPU|id_stage|rf|register[16][3]~regout ;
wire \CPU|id_stage|data_b|Mux28~4_combout ;
wire \CPU|id_stage|data_b|Mux28~5_combout ;
wire \CPU|id_stage|data_b|Mux28~6_combout ;
wire \CPU|id_stage|data_b|Mux28~9_combout ;
wire \CPU|id_stage|data_b|Mux28~19_combout ;
wire \CPU|id_stage|data_b|Mux28~20_combout ;
wire \CPU|id_stage|data_b|Mux28~combout ;
wire \CPU|de_reg|eb[3]~feeder_combout ;
wire \CPU|em_reg|mb[3]~feeder_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~283_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~18_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~25_combout ;
wire \CPU|exe_stage|muxb|y[4]~4_combout ;
wire \CPU|exe_stage|pipe_alu|s~137_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~284_combout ;
wire \CPU|exe_stage|judge_ealu|y[4]~58_combout ;
wire \CPU|id_stage|cu|comb~4_combout ;
wire \CPU|id_stage|cu|comb~5_combout ;
wire \CPU|id_stage|cu|i_ori~0_combout ;
wire \CPU|id_stage|offset[18]~0_combout ;
wire \CPU|inst_reg|inst~29_combout ;
wire \CPU|exe_stage|muxa|y[3]~3_combout ;
wire \CPU|exe_stage|pipe_alu|Mux0~7_combout ;
wire \CPU|exe_stage|pipe_alu|Mux0~8_combout ;
wire \CPU|exe_stage|pipe_alu|Mux0~9_combout ;
wire \CPU|id_stage|data_b|Mux26~23_combout ;
wire \CPU|wb_stage|y[5]~6_combout ;
wire \CPU|id_stage|rf|register[3][5]~feeder_combout ;
wire \CPU|id_stage|rf|Decoder0~18_combout ;
wire \CPU|id_stage|rf|register[3][5]~regout ;
wire \CPU|id_stage|rf|register[1][5]~feeder_combout ;
wire \CPU|id_stage|rf|register[1][5]~regout ;
wire \CPU|id_stage|rf|register[2][5]~feeder_combout ;
wire \CPU|id_stage|rf|register[2][5]~regout ;
wire \CPU|id_stage|data_b|Mux26~8_combout ;
wire \CPU|id_stage|rf|register[7][5]~feeder_combout ;
wire \CPU|id_stage|rf|register[7][5]~regout ;
wire \CPU|id_stage|rf|register[4][5]~regout ;
wire \CPU|id_stage|rf|register[5][5]~feeder_combout ;
wire \CPU|id_stage|rf|register[5][5]~regout ;
wire \CPU|id_stage|data_b|Mux26~6_combout ;
wire \CPU|id_stage|data_b|Mux26~7_combout ;
wire \CPU|id_stage|data_b|Mux26~9_combout ;
wire \CPU|id_stage|data_b|Mux26~25_combout ;
wire \CPU|id_stage|rf|Decoder0~8_combout ;
wire \CPU|id_stage|rf|register[12][5]~regout ;
wire \CPU|id_stage|rf|Decoder0~6_combout ;
wire \CPU|id_stage|rf|register[13][5]~regout ;
wire \CPU|id_stage|data_b|Mux26~10_combout ;
wire \CPU|id_stage|rf|register[15][5]~feeder_combout ;
wire \CPU|id_stage|rf|Decoder0~9_combout ;
wire \CPU|id_stage|rf|register[15][5]~regout ;
wire \CPU|id_stage|data_b|Mux26~11_combout ;
wire \CPU|id_stage|rf|register[23][5]~regout ;
wire \CPU|id_stage|rf|register[19][5]~regout ;
wire \CPU|id_stage|data_b|Mux26~19_combout ;
wire \CPU|id_stage|rf|register[27][5]~regout ;
wire \CPU|id_stage|rf|register[31][5]~regout ;
wire \CPU|id_stage|data_b|Mux26~20_combout ;
wire \CPU|id_stage|rf|register[20][5]~feeder_combout ;
wire \CPU|id_stage|rf|Decoder0~31_combout ;
wire \CPU|id_stage|rf|register[20][5]~regout ;
wire \CPU|id_stage|rf|register[24][5]~regout ;
wire \CPU|id_stage|rf|register[16][5]~regout ;
wire \CPU|id_stage|data_b|Mux26~16_combout ;
wire \CPU|id_stage|data_b|Mux26~17_combout ;
wire \CPU|id_stage|rf|register[17][5]~regout ;
wire \CPU|id_stage|rf|register[21][5]~regout ;
wire \CPU|id_stage|data_b|Mux26~14_combout ;
wire \CPU|id_stage|rf|Decoder0~20_combout ;
wire \CPU|id_stage|rf|register[25][5]~regout ;
wire \CPU|id_stage|rf|register[29][5]~regout ;
wire \CPU|id_stage|data_b|Mux26~15_combout ;
wire \CPU|id_stage|data_b|Mux26~18_combout ;
wire \CPU|id_stage|data_b|Mux26~21_combout ;
wire \CPU|id_stage|data_b|Mux26~26_combout ;
wire \CPU|id_stage|data_b|Mux26~22_combout ;
wire \CPU|id_stage|data_b|Mux26~24_combout ;
wire \CPU|id_stage|data_b|Mux26~combout ;
wire \CPU|mw_reg|walu[6]~feeder_combout ;
wire \CPU|wb_stage|y[6]~5_combout ;
wire \CPU|id_stage|rf|register[13][6]~regout ;
wire \CPU|id_stage|rf|Decoder0~7_combout ;
wire \CPU|id_stage|rf|register[14][6]~regout ;
wire \CPU|id_stage|rf|register[12][6]~regout ;
wire \CPU|id_stage|data_b|Mux25~17_combout ;
wire \CPU|id_stage|rf|register[15][6]~regout ;
wire \CPU|id_stage|data_b|Mux25~18_combout ;
wire \CPU|id_stage|rf|register[2][6]~regout ;
wire \CPU|id_stage|rf|register[3][6]~regout ;
wire \CPU|id_stage|rf|register[1][6]~regout ;
wire \CPU|id_stage|rf|register[5][6]~regout ;
wire \CPU|id_stage|rf|register[7][6]~regout ;
wire \CPU|id_stage|rf|register[6][6]~regout ;
wire \CPU|id_stage|data_b|Mux25~12_combout ;
wire \CPU|id_stage|data_b|Mux25~13_combout ;
wire \CPU|id_stage|data_b|Mux25~14_combout ;
wire \CPU|id_stage|data_b|Mux25~15_combout ;
wire \CPU|id_stage|rf|register[31][6]~regout ;
wire \CPU|id_stage|rf|register[23][6]~regout ;
wire \CPU|id_stage|rf|register[19][6]~regout ;
wire \CPU|id_stage|data_b|Mux25~9_combout ;
wire \CPU|id_stage|data_b|Mux25~10_combout ;
wire \CPU|id_stage|rf|register[28][6]~feeder_combout ;
wire \CPU|id_stage|rf|register[28][6]~regout ;
wire \CPU|id_stage|rf|register[24][6]~regout ;
wire \CPU|id_stage|rf|register[16][6]~regout ;
wire \CPU|id_stage|data_b|Mux25~6_combout ;
wire \CPU|id_stage|rf|register[20][6]~feeder_combout ;
wire \CPU|id_stage|rf|register[20][6]~regout ;
wire \CPU|id_stage|data_b|Mux25~7_combout ;
wire \CPU|id_stage|rf|register[30][6]~regout ;
wire \CPU|id_stage|rf|register[22][6]~regout ;
wire \CPU|id_stage|rf|register[26][6]~feeder_combout ;
wire \CPU|id_stage|rf|register[26][6]~regout ;
wire \CPU|id_stage|rf|register[18][6]~feeder_combout ;
wire \CPU|id_stage|rf|register[18][6]~regout ;
wire \CPU|id_stage|data_b|Mux25~4_combout ;
wire \CPU|id_stage|data_b|Mux25~5_combout ;
wire \CPU|id_stage|data_b|Mux25~8_combout ;
wire \CPU|id_stage|data_b|Mux25~11_combout ;
wire \CPU|id_stage|data_b|Mux25~16_combout ;
wire \CPU|id_stage|data_b|Mux25~19_combout ;
wire \CPU|id_stage|data_b|Mux25~20_combout ;
wire \CPU|id_stage|data_b|Mux25~combout ;
wire \CPU|id_stage|data_b|Mux6~0_combout ;
wire \CPU|id_stage|data_b|Mux6~1_combout ;
wire \CPU|exe_stage|judge_ealu|y[21]~117_combout ;
wire \CPU|exe_stage|muxb|y[27]~22_combout ;
wire \CPU|exe_stage|pipe_alu|s~158_combout ;
wire \CPU|exe_stage|judge_ealu|y[21]~106_combout ;
wire \CPU|exe_stage|muxb|y[26]~23_combout ;
wire \CPU|exe_stage|judge_ealu|y[14]~217_combout ;
wire \CPU|inst_reg|inst~28_combout ;
wire \CPU|de_reg|eimm[8]~feeder_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ;
wire \CPU|exe_stage|muxb|y[31]~9_combout ;
wire \CPU|de_reg|eb[13]~feeder_combout ;
wire \CPU|wb_stage|y[14]~26_combout ;
wire \CPU|id_stage|rf|register[12][14]~regout ;
wire \CPU|id_stage|rf|register[14][14]~regout ;
wire \CPU|id_stage|data_b|Mux17~17_combout ;
wire \CPU|id_stage|rf|register[15][14]~regout ;
wire \CPU|id_stage|data_b|Mux17~18_combout ;
wire \CPU|id_stage|rf|register[11][14]~regout ;
wire \CPU|id_stage|rf|register[9][14]~regout ;
wire \CPU|id_stage|rf|register[8][14]~regout ;
wire \CPU|id_stage|data_b|Mux17~0_combout ;
wire \CPU|id_stage|rf|register[10][14]~regout ;
wire \CPU|id_stage|data_b|Mux17~1_combout ;
wire \CPU|id_stage|rf|register[3][14]~regout ;
wire \CPU|id_stage|rf|register[1][14]~regout ;
wire \CPU|id_stage|rf|register[5][14]~regout ;
wire \CPU|id_stage|rf|register[7][14]~regout ;
wire \CPU|id_stage|rf|register[4][14]~regout ;
wire \CPU|id_stage|rf|register[6][14]~regout ;
wire \CPU|id_stage|data_b|Mux17~12_combout ;
wire \CPU|id_stage|data_b|Mux17~13_combout ;
wire \CPU|id_stage|data_b|Mux17~14_combout ;
wire \CPU|id_stage|data_b|Mux17~15_combout ;
wire \CPU|id_stage|rf|register[17][14]~regout ;
wire \CPU|id_stage|rf|register[21][14]~regout ;
wire \CPU|id_stage|data_b|Mux17~2_combout ;
wire \CPU|id_stage|rf|register[25][14]~regout ;
wire \CPU|id_stage|data_b|Mux17~3_combout ;
wire \CPU|id_stage|rf|register[30][14]~regout ;
wire \CPU|id_stage|rf|register[18][14]~regout ;
wire \CPU|id_stage|rf|register[26][14]~regout ;
wire \CPU|id_stage|data_b|Mux17~4_combout ;
wire \CPU|id_stage|data_b|Mux17~5_combout ;
wire \CPU|id_stage|rf|register[20][14]~regout ;
wire \CPU|id_stage|rf|register[16][14]~regout ;
wire \CPU|id_stage|rf|register[24][14]~regout ;
wire \CPU|id_stage|data_b|Mux17~6_combout ;
wire \CPU|id_stage|data_b|Mux17~7_combout ;
wire \CPU|id_stage|data_b|Mux17~8_combout ;
wire \CPU|id_stage|data_b|Mux17~11_combout ;
wire \CPU|id_stage|data_b|Mux17~16_combout ;
wire \CPU|id_stage|data_b|Mux17~19_combout ;
wire \CPU|id_stage|data_b|Mux17~20_combout ;
wire \CPU|id_stage|data_b|Mux17~combout ;
wire \CPU|exe_stage|muxb|y[19]~30_combout ;
wire \CPU|id_stage|fw_instance|fwda[0]~5_combout ;
wire \CPU|exe_stage|muxb|y[18]~31_combout ;
wire \CPU|exe_stage|pipe_alu|s~175_combout ;
wire \CPU|exe_stage|judge_ealu|y[21]~168_combout ;
wire \CPU|exe_stage|judge_ealu|y[21]~177_combout ;
wire \CPU|exe_stage|judge_ealu|y[21]~178_combout ;
wire \CPU|exe_stage|muxb|y[17]~32_combout ;
wire \CPU|id_stage|cu|pcsource[0]~1_combout ;
wire \CPU|if_stage|p4|y[12]~21 ;
wire \CPU|if_stage|p4|y[13]~22_combout ;
wire \CPU|inst_reg|dpc4[13]~24_combout ;
wire \CPU|inst_reg|inst~31_combout ;
wire \CPU|if_stage|p4|y[11]~18_combout ;
wire \CPU|inst_reg|dpc4[11]~26_combout ;
wire \CPU|inst_reg|inst~27_combout ;
wire \CPU|id_stage|cu|i_jr~0_combout ;
wire \CPU|prog_cnt|test|q[0]~0_combout ;
wire \CPU|id_stage|bpc[2]~1 ;
wire \CPU|id_stage|bpc[3]~3 ;
wire \CPU|id_stage|bpc[4]~5 ;
wire \CPU|id_stage|bpc[5]~7 ;
wire \CPU|id_stage|bpc[6]~9 ;
wire \CPU|id_stage|bpc[7]~11 ;
wire \CPU|id_stage|bpc[8]~12_combout ;
wire \CPU|if_stage|nextpc|Mux25~0_combout ;
wire \CPU|if_stage|nextpc|Mux23~0_combout ;
wire \CPU|if_stage|nextpc|Mux23~1_combout ;
wire \CPU|inst_reg|inst~11_combout ;
wire \CPU|id_stage|data_a|Mux7~5_combout ;
wire \CPU|inst_reg|inst~13_combout ;
wire \CPU|id_stage|data_a|Mux7~0_combout ;
wire \CPU|inst_reg|inst~10_combout ;
wire \CPU|id_stage|data_a|Mux7~3_combout ;
wire \CPU|mem_stage|mem_io_mux|y[7]~31_combout ;
wire \CPU|wb_stage|y[7]~7_combout ;
wire \CPU|id_stage|rf|register[1][7]~regout ;
wire \CPU|id_stage|rf|register[2][7]~regout ;
wire \CPU|id_stage|data_a|Mux24~14_combout ;
wire \CPU|id_stage|rf|register[3][7]~regout ;
wire \CPU|id_stage|rf|register[6][7]~feeder_combout ;
wire \CPU|id_stage|rf|register[6][7]~regout ;
wire \CPU|id_stage|rf|register[5][7]~regout ;
wire \CPU|id_stage|rf|register[4][7]~regout ;
wire \CPU|id_stage|data_a|Mux24~12_combout ;
wire \CPU|id_stage|rf|register[7][7]~regout ;
wire \CPU|id_stage|data_a|Mux24~13_combout ;
wire \CPU|id_stage|data_a|Mux24~15_combout ;
wire \CPU|id_stage|rf|register[8][7]~feeder_combout ;
wire \CPU|id_stage|rf|register[8][7]~regout ;
wire \CPU|id_stage|rf|register[10][7]~feeder_combout ;
wire \CPU|id_stage|rf|register[10][7]~regout ;
wire \CPU|id_stage|data_a|Mux24~10_combout ;
wire \CPU|id_stage|rf|register[9][7]~regout ;
wire \CPU|id_stage|rf|register[11][7]~feeder_combout ;
wire \CPU|id_stage|rf|register[11][7]~regout ;
wire \CPU|id_stage|data_a|Mux24~11_combout ;
wire \CPU|id_stage|data_a|Mux24~16_combout ;
wire \CPU|id_stage|rf|register[29][7]~feeder_combout ;
wire \CPU|id_stage|rf|register[29][7]~regout ;
wire \CPU|id_stage|rf|register[17][7]~regout ;
wire \CPU|id_stage|rf|register[21][7]~regout ;
wire \CPU|id_stage|data_a|Mux24~2_combout ;
wire \CPU|id_stage|data_a|Mux24~3_combout ;
wire \CPU|id_stage|rf|register[28][7]~feeder_combout ;
wire \CPU|id_stage|rf|register[28][7]~regout ;
wire \CPU|id_stage|rf|register[16][7]~regout ;
wire \CPU|id_stage|rf|register[24][7]~regout ;
wire \CPU|id_stage|data_a|Mux24~4_combout ;
wire \CPU|id_stage|data_a|Mux24~5_combout ;
wire \CPU|id_stage|data_a|Mux24~6_combout ;
wire \CPU|id_stage|rf|register[27][7]~regout ;
wire \CPU|id_stage|rf|register[31][7]~regout ;
wire \CPU|id_stage|rf|register[23][7]~regout ;
wire \CPU|id_stage|rf|register[19][7]~regout ;
wire \CPU|id_stage|data_a|Mux24~7_combout ;
wire \CPU|id_stage|data_a|Mux24~8_combout ;
wire \CPU|id_stage|data_a|Mux24~9_combout ;
wire \CPU|id_stage|data_a|Mux24~19_combout ;
wire \CPU|id_stage|data_a|Mux24~20_combout ;
wire \CPU|id_stage|data_a|Mux24~combout ;
wire \CPU|id_stage|bpc[7]~10_combout ;
wire \CPU|if_stage|nextpc|Mux24~0_combout ;
wire \CPU|if_stage|nextpc|Mux24~1_combout ;
wire \CPU|if_stage|p4|y[4]~5 ;
wire \CPU|if_stage|p4|y[5]~7 ;
wire \CPU|if_stage|p4|y[6]~9 ;
wire \CPU|if_stage|p4|y[7]~11 ;
wire \CPU|if_stage|p4|y[8]~12_combout ;
wire \CPU|inst_reg|dpc4[8]~29_combout ;
wire \CPU|id_stage|bpc[8]~13 ;
wire \CPU|id_stage|bpc[9]~15 ;
wire \CPU|id_stage|bpc[10]~17 ;
wire \CPU|id_stage|bpc[11]~19 ;
wire \CPU|id_stage|bpc[12]~21 ;
wire \CPU|id_stage|bpc[13]~23 ;
wire \CPU|id_stage|bpc[14]~24_combout ;
wire \CPU|if_stage|nextpc|Mux17~0_combout ;
wire \CPU|if_stage|nextpc|Mux17~1_combout ;
wire \CPU|if_stage|p4|y[13]~23 ;
wire \CPU|if_stage|p4|y[14]~24_combout ;
wire \CPU|inst_reg|dpc4[14]~23_combout ;
wire \CPU|de_reg|epc4[14]~23_combout ;
wire \CPU|de_reg|epc4[13]~24_combout ;
wire \CPU|if_stage|p4|y[8]~13 ;
wire \CPU|if_stage|p4|y[9]~14_combout ;
wire \CPU|inst_reg|dpc4[9]~28_combout ;
wire \CPU|de_reg|epc4[9]~28_combout ;
wire \CPU|de_reg|epc4[8]~29_combout ;
wire \CPU|exe_stage|ad4|y[7]~11 ;
wire \CPU|exe_stage|ad4|y[8]~13 ;
wire \CPU|exe_stage|ad4|y[9]~15 ;
wire \CPU|exe_stage|ad4|y[10]~17 ;
wire \CPU|exe_stage|ad4|y[11]~19 ;
wire \CPU|exe_stage|ad4|y[12]~21 ;
wire \CPU|exe_stage|ad4|y[13]~23 ;
wire \CPU|exe_stage|ad4|y[14]~25 ;
wire \CPU|exe_stage|ad4|y[15]~27 ;
wire \CPU|exe_stage|ad4|y[16]~28_combout ;
wire \CPU|exe_stage|muxa|y[2]~2_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~78_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~53_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~79_combout ;
wire \CPU|exe_stage|pipe_alu|Mux15~0_combout ;
wire \CPU|exe_stage|pipe_alu|Mux15~8_combout ;
wire \CPU|exe_stage|pipe_alu|Mux16~3_combout ;
wire \CPU|exe_stage|pipe_alu|Mux15~11_combout ;
wire \CPU|exe_stage|muxa|y[4]~4_combout ;
wire \CPU|exe_stage|pipe_alu|Mux31~21_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~23_combout ;
wire \CPU|exe_stage|pipe_alu|Mux15~2_combout ;
wire \CPU|exe_stage|muxb|y[3]~1_combout ;
wire \CPU|exe_stage|muxb|y[1]~3_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~39_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~35_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~40_combout ;
wire \CPU|exe_stage|muxb|y[8]~11_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~79_combout ;
wire \CPU|exe_stage|muxb|y[7]~7_combout ;
wire \CPU|exe_stage|muxb|y[5]~6_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~12_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~80_combout ;
wire \CPU|exe_stage|pipe_alu|Mux15~1_combout ;
wire \CPU|exe_stage|pipe_alu|Mux15~3_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~101_combout ;
wire \CPU|exe_stage|pipe_alu|Mux15~4_combout ;
wire \CPU|exe_stage|pipe_alu|Mux15~12_combout ;
wire \CPU|exe_stage|judge_ealu|y[16]~233_combout ;
wire \CPU|wb_stage|y[16]~24_combout ;
wire \CPU|id_stage|rf|register[15][16]~regout ;
wire \CPU|id_stage|rf|register[13][16]~regout ;
wire \CPU|id_stage|rf|register[12][16]~regout ;
wire \CPU|id_stage|data_a|Mux15~17_combout ;
wire \CPU|id_stage|rf|register[14][16]~regout ;
wire \CPU|id_stage|data_a|Mux15~18_combout ;
wire \CPU|id_stage|data_a|Mux7~1_combout ;
wire \CPU|id_stage|rf|register[3][16]~feeder_combout ;
wire \CPU|id_stage|rf|register[3][16]~regout ;
wire \CPU|id_stage|data_a|Mux7~2_combout ;
wire \CPU|id_stage|rf|register[2][16]~regout ;
wire \CPU|id_stage|rf|register[1][16]~feeder_combout ;
wire \CPU|id_stage|rf|register[1][16]~regout ;
wire \CPU|id_stage|data_a|Mux15~14_combout ;
wire \CPU|id_stage|rf|register[7][16]~regout ;
wire \CPU|id_stage|rf|register[6][16]~feeder_combout ;
wire \CPU|id_stage|rf|register[6][16]~regout ;
wire \CPU|id_stage|rf|register[4][16]~feeder_combout ;
wire \CPU|id_stage|rf|register[4][16]~regout ;
wire \CPU|id_stage|rf|register[5][16]~feeder_combout ;
wire \CPU|id_stage|rf|register[5][16]~regout ;
wire \CPU|id_stage|data_a|Mux15~12_combout ;
wire \CPU|id_stage|data_a|Mux15~13_combout ;
wire \CPU|id_stage|data_a|Mux15~15_combout ;
wire \CPU|id_stage|rf|register[11][16]~regout ;
wire \CPU|id_stage|rf|register[9][16]~feeder_combout ;
wire \CPU|id_stage|rf|register[9][16]~regout ;
wire \CPU|id_stage|data_a|Mux15~11_combout ;
wire \CPU|id_stage|data_a|Mux15~16_combout ;
wire \CPU|id_stage|rf|register[22][16]~regout ;
wire \CPU|id_stage|rf|register[26][16]~feeder_combout ;
wire \CPU|id_stage|rf|register[26][16]~regout ;
wire \CPU|id_stage|rf|register[18][16]~feeder_combout ;
wire \CPU|id_stage|rf|register[18][16]~regout ;
wire \CPU|id_stage|data_a|Mux15~0_combout ;
wire \CPU|id_stage|data_a|Mux15~1_combout ;
wire \CPU|id_stage|rf|register[27][16]~regout ;
wire \CPU|id_stage|rf|register[31][16]~regout ;
wire \CPU|id_stage|rf|register[23][16]~regout ;
wire \CPU|id_stage|rf|register[19][16]~regout ;
wire \CPU|id_stage|data_a|Mux15~7_combout ;
wire \CPU|id_stage|data_a|Mux15~8_combout ;
wire \CPU|id_stage|rf|register[25][16]~regout ;
wire \CPU|id_stage|rf|register[29][16]~regout ;
wire \CPU|id_stage|rf|register[21][16]~feeder_combout ;
wire \CPU|id_stage|rf|register[21][16]~regout ;
wire \CPU|id_stage|rf|register[17][16]~feeder_combout ;
wire \CPU|id_stage|rf|register[17][16]~regout ;
wire \CPU|id_stage|data_a|Mux15~2_combout ;
wire \CPU|id_stage|data_a|Mux15~3_combout ;
wire \CPU|id_stage|rf|register[20][16]~regout ;
wire \CPU|id_stage|rf|register[28][16]~regout ;
wire \CPU|id_stage|rf|register[16][16]~regout ;
wire \CPU|id_stage|rf|register[24][16]~regout ;
wire \CPU|id_stage|data_a|Mux15~4_combout ;
wire \CPU|id_stage|data_a|Mux15~5_combout ;
wire \CPU|id_stage|data_a|Mux15~6_combout ;
wire \CPU|id_stage|data_a|Mux15~9_combout ;
wire \CPU|id_stage|data_a|Mux15~19_combout ;
wire \CPU|id_stage|data_a|Mux15~20_combout ;
wire \CPU|id_stage|data_a|Mux15~combout ;
wire \CPU|de_reg|ea[16]~feeder_combout ;
wire \CPU|exe_stage|muxa|y[16]~26_combout ;
wire \CPU|exe_stage|muxb|y[15]~18_combout ;
wire \CPU|exe_stage|muxa|y[14]~9_combout ;
wire \CPU|inst_reg|inst~34_combout ;
wire \CPU|exe_stage|muxb|y[13]~15_combout ;
wire \CPU|em_reg|mb[21]~feeder_combout ;
wire \CPU|exe_stage|muxa|y[22]~10_combout ;
wire \CPU|exe_stage|muxb|y[21]~28_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~39 ;
wire \CPU|exe_stage|pipe_alu|Add0~40_combout ;
wire \CPU|exe_stage|muxa|y[15]~23_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~30_combout ;
wire \CPU|exe_stage|pipe_alu|Mux16~6_combout ;
wire \CPU|exe_stage|muxb|y[14]~13_combout ;
wire \CPU|inst_reg|inst~33_combout ;
wire \CPU|exe_stage|muxb|y[12]~14_combout ;
wire \CPU|mem_stage|mem_io_mux|y[11]~30_combout ;
wire \CPU|mw_reg|wmo[11]~feeder_combout ;
wire \CPU|wb_stage|y[11]~31_combout ;
wire \CPU|id_stage|rf|register[27][11]~regout ;
wire \CPU|id_stage|rf|register[23][11]~regout ;
wire \CPU|id_stage|rf|register[19][11]~regout ;
wire \CPU|id_stage|data_a|Mux20~7_combout ;
wire \CPU|id_stage|data_a|Mux20~8_combout ;
wire \CPU|id_stage|rf|register[29][11]~regout ;
wire \CPU|id_stage|rf|register[17][11]~regout ;
wire \CPU|id_stage|rf|register[21][11]~feeder_combout ;
wire \CPU|id_stage|rf|register[21][11]~regout ;
wire \CPU|id_stage|data_a|Mux20~2_combout ;
wire \CPU|id_stage|data_a|Mux20~3_combout ;
wire \CPU|id_stage|rf|register[28][11]~regout ;
wire \CPU|id_stage|rf|register[20][11]~feeder_combout ;
wire \CPU|id_stage|rf|register[20][11]~regout ;
wire \CPU|id_stage|rf|register[24][11]~feeder_combout ;
wire \CPU|id_stage|rf|register[24][11]~regout ;
wire \CPU|id_stage|rf|register[16][11]~regout ;
wire \CPU|id_stage|data_a|Mux20~4_combout ;
wire \CPU|id_stage|data_a|Mux20~5_combout ;
wire \CPU|id_stage|data_a|Mux20~6_combout ;
wire \CPU|id_stage|rf|register[18][11]~regout ;
wire \CPU|id_stage|rf|register[26][11]~regout ;
wire \CPU|id_stage|data_a|Mux20~0_combout ;
wire \CPU|id_stage|rf|register[30][11]~feeder_combout ;
wire \CPU|id_stage|rf|register[30][11]~regout ;
wire \CPU|id_stage|data_a|Mux20~1_combout ;
wire \CPU|id_stage|data_a|Mux20~9_combout ;
wire \CPU|id_stage|rf|register[15][11]~regout ;
wire \CPU|id_stage|rf|register[14][11]~regout ;
wire \CPU|id_stage|data_a|Mux20~18_combout ;
wire \CPU|id_stage|rf|register[11][11]~regout ;
wire \CPU|id_stage|rf|register[8][11]~feeder_combout ;
wire \CPU|id_stage|rf|register[8][11]~regout ;
wire \CPU|id_stage|rf|register[10][11]~regout ;
wire \CPU|id_stage|data_a|Mux20~10_combout ;
wire \CPU|id_stage|data_a|Mux20~11_combout ;
wire \CPU|id_stage|rf|register[3][11]~regout ;
wire \CPU|id_stage|rf|register[6][11]~feeder_combout ;
wire \CPU|id_stage|rf|register[6][11]~regout ;
wire \CPU|id_stage|rf|register[7][11]~regout ;
wire \CPU|id_stage|rf|register[4][11]~feeder_combout ;
wire \CPU|id_stage|rf|register[4][11]~regout ;
wire \CPU|id_stage|rf|register[5][11]~regout ;
wire \CPU|id_stage|data_a|Mux20~12_combout ;
wire \CPU|id_stage|data_a|Mux20~13_combout ;
wire \CPU|id_stage|data_a|Mux20~15_combout ;
wire \CPU|id_stage|data_a|Mux20~16_combout ;
wire \CPU|id_stage|data_a|Mux20~19_combout ;
wire \CPU|id_stage|data_a|Mux20~20_combout ;
wire \CPU|id_stage|data_a|Mux20~combout ;
wire \CPU|exe_stage|muxa|y[11]~29_combout ;
wire \CPU|exe_stage|muxb|y[10]~10_combout ;
wire \CPU|exe_stage|muxb|y[9]~12_combout ;
wire \CPU|exe_stage|muxb|y[6]~5_combout ;
wire \CPU|exe_stage|muxa|y[5]~7_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~1 ;
wire \CPU|exe_stage|pipe_alu|Add1~3 ;
wire \CPU|exe_stage|pipe_alu|Add1~5 ;
wire \CPU|exe_stage|pipe_alu|Add1~7 ;
wire \CPU|exe_stage|pipe_alu|Add1~9 ;
wire \CPU|exe_stage|pipe_alu|Add1~11 ;
wire \CPU|exe_stage|pipe_alu|Add1~13 ;
wire \CPU|exe_stage|pipe_alu|Add1~15 ;
wire \CPU|exe_stage|pipe_alu|Add1~17 ;
wire \CPU|exe_stage|pipe_alu|Add1~19 ;
wire \CPU|exe_stage|pipe_alu|Add1~21 ;
wire \CPU|exe_stage|pipe_alu|Add1~23 ;
wire \CPU|exe_stage|pipe_alu|Add1~25 ;
wire \CPU|exe_stage|pipe_alu|Add1~27 ;
wire \CPU|exe_stage|pipe_alu|Add1~29 ;
wire \CPU|exe_stage|pipe_alu|Add1~30_combout ;
wire \CPU|exe_stage|pipe_alu|Mux16~5_combout ;
wire \CPU|exe_stage|pipe_alu|Mux16~7_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~50_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~49_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~51_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~46_combout ;
wire \CPU|inst_reg|inst~35_combout ;
wire \CPU|de_reg|eimm[11]~feeder_combout ;
wire \CPU|exe_stage|muxb|y[11]~16_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~47_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~48_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~52_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~53_combout ;
wire \CPU|exe_stage|pipe_alu|Mux16~12_combout ;
wire \CPU|exe_stage|pipe_alu|Mux16~4_combout ;
wire \CPU|exe_stage|pipe_alu|Mux16~2_combout ;
wire \CPU|exe_stage|pipe_alu|Mux16~9_combout ;
wire \CPU|exe_stage|muxb|y[31]~8_combout ;
wire \CPU|exe_stage|pipe_alu|Mux16~10_combout ;
wire \CPU|exe_stage|pipe_alu|Mux16~11_combout ;
wire \CPU|exe_stage|ad4|y[15]~26_combout ;
wire \CPU|exe_stage|judge_ealu|y[15]~234_combout ;
wire \CPU|wb_stage|y[15]~25_combout ;
wire \CPU|id_stage|rf|register[15][15]~regout ;
wire \CPU|id_stage|rf|register[13][15]~regout ;
wire \CPU|id_stage|rf|register[12][15]~regout ;
wire \CPU|id_stage|rf|register[14][15]~regout ;
wire \CPU|id_stage|data_a|Mux16~17_combout ;
wire \CPU|id_stage|data_a|Mux16~18_combout ;
wire \CPU|id_stage|rf|register[3][15]~regout ;
wire \CPU|id_stage|rf|register[2][15]~feeder_combout ;
wire \CPU|id_stage|rf|register[2][15]~regout ;
wire \CPU|id_stage|rf|register[5][15]~feeder_combout ;
wire \CPU|id_stage|rf|register[5][15]~regout ;
wire \CPU|id_stage|rf|register[7][15]~feeder_combout ;
wire \CPU|id_stage|rf|register[7][15]~regout ;
wire \CPU|id_stage|rf|register[6][15]~regout ;
wire \CPU|id_stage|rf|register[4][15]~regout ;
wire \CPU|id_stage|data_a|Mux16~12_combout ;
wire \CPU|id_stage|data_a|Mux16~13_combout ;
wire \CPU|id_stage|rf|register[1][15]~feeder_combout ;
wire \CPU|id_stage|rf|register[1][15]~regout ;
wire \CPU|id_stage|data_a|Mux16~14_combout ;
wire \CPU|id_stage|data_a|Mux16~15_combout ;
wire \CPU|id_stage|rf|register[17][15]~regout ;
wire \CPU|id_stage|rf|register[21][15]~regout ;
wire \CPU|id_stage|data_a|Mux16~2_combout ;
wire \CPU|id_stage|rf|register[29][15]~regout ;
wire \CPU|id_stage|rf|register[25][15]~regout ;
wire \CPU|id_stage|data_a|Mux16~3_combout ;
wire \CPU|id_stage|rf|register[20][15]~regout ;
wire \CPU|id_stage|rf|register[16][15]~regout ;
wire \CPU|id_stage|rf|register[24][15]~regout ;
wire \CPU|id_stage|data_a|Mux16~6_combout ;
wire \CPU|id_stage|data_a|Mux16~7_combout ;
wire \CPU|id_stage|rf|register[22][15]~regout ;
wire \CPU|id_stage|rf|register[18][15]~feeder_combout ;
wire \CPU|id_stage|rf|register[18][15]~regout ;
wire \CPU|id_stage|rf|register[26][15]~regout ;
wire \CPU|id_stage|data_a|Mux16~4_combout ;
wire \CPU|id_stage|data_a|Mux16~5_combout ;
wire \CPU|id_stage|data_a|Mux16~8_combout ;
wire \CPU|id_stage|data_a|Mux16~11_combout ;
wire \CPU|id_stage|data_a|Mux16~16_combout ;
wire \CPU|id_stage|data_a|Mux16~19_combout ;
wire \CPU|id_stage|data_a|Mux16~20_combout ;
wire \CPU|id_stage|data_a|Mux16~combout ;
wire \CPU|if_stage|nextpc|Mux16~0_combout ;
wire \CPU|if_stage|nextpc|Mux16~1_combout ;
wire \CPU|if_stage|p4|y[14]~25 ;
wire \CPU|if_stage|p4|y[15]~27 ;
wire \CPU|if_stage|p4|y[16]~28_combout ;
wire \CPU|inst_reg|dpc4[16]~21_combout ;
wire \CPU|if_stage|p4|y[15]~26_combout ;
wire \CPU|inst_reg|dpc4[15]~22_combout ;
wire \CPU|id_stage|bpc[14]~25 ;
wire \CPU|id_stage|bpc[15]~27 ;
wire \CPU|id_stage|bpc[16]~28_combout ;
wire \CPU|if_stage|nextpc|Mux15~0_combout ;
wire \CPU|if_stage|nextpc|Mux15~1_combout ;
wire \CPU|if_stage|p4|y[16]~29 ;
wire \CPU|if_stage|p4|y[17]~30_combout ;
wire \CPU|inst_reg|dpc4[17]~20_combout ;
wire \CPU|id_stage|bpc[16]~29 ;
wire \CPU|id_stage|bpc[17]~31 ;
wire \CPU|id_stage|bpc[18]~33 ;
wire \CPU|id_stage|bpc[19]~35 ;
wire \CPU|id_stage|bpc[20]~36_combout ;
wire \CPU|if_stage|nextpc|Mux11~0_combout ;
wire \CPU|if_stage|nextpc|Mux11~1_combout ;
wire \CPU|if_stage|p4|y[17]~31 ;
wire \CPU|if_stage|p4|y[18]~33 ;
wire \CPU|if_stage|p4|y[19]~34_combout ;
wire \CPU|id_stage|bpc[19]~34_combout ;
wire \CPU|if_stage|nextpc|Mux12~0_combout ;
wire \CPU|if_stage|nextpc|Mux12~1_combout ;
wire \CPU|if_stage|p4|y[19]~35 ;
wire \CPU|if_stage|p4|y[20]~36_combout ;
wire \CPU|inst_reg|dpc4[20]~17_combout ;
wire \CPU|de_reg|epc4[20]~17_combout ;
wire \CPU|inst_reg|dpc4[19]~18_combout ;
wire \CPU|de_reg|epc4[19]~18_combout ;
wire \CPU|de_reg|epc4[17]~20_combout ;
wire \CPU|exe_stage|ad4|y[16]~29 ;
wire \CPU|exe_stage|ad4|y[17]~31 ;
wire \CPU|exe_stage|ad4|y[18]~33 ;
wire \CPU|exe_stage|ad4|y[19]~35 ;
wire \CPU|exe_stage|ad4|y[20]~36_combout ;
wire \CPU|mem_stage|mem_io_mux|y[19]~18_combout ;
wire \CPU|wb_stage|y[19]~19_combout ;
wire \CPU|id_stage|rf|register[13][19]~regout ;
wire \CPU|id_stage|rf|register[15][19]~feeder_combout ;
wire \CPU|id_stage|rf|register[15][19]~regout ;
wire \CPU|id_stage|data_a|Mux12~18_combout ;
wire \CPU|id_stage|rf|register[9][19]~regout ;
wire \CPU|id_stage|rf|register[8][19]~regout ;
wire \CPU|id_stage|data_a|Mux12~0_combout ;
wire \CPU|id_stage|rf|register[10][19]~regout ;
wire \CPU|id_stage|rf|register[11][19]~regout ;
wire \CPU|id_stage|data_a|Mux12~1_combout ;
wire \CPU|id_stage|rf|register[3][19]~regout ;
wire \CPU|id_stage|rf|register[2][19]~regout ;
wire \CPU|id_stage|rf|register[1][19]~regout ;
wire \CPU|id_stage|rf|register[7][19]~regout ;
wire \CPU|id_stage|rf|register[4][19]~regout ;
wire \CPU|id_stage|rf|register[6][19]~regout ;
wire \CPU|id_stage|data_a|Mux12~12_combout ;
wire \CPU|id_stage|data_a|Mux12~13_combout ;
wire \CPU|id_stage|data_a|Mux12~14_combout ;
wire \CPU|id_stage|data_a|Mux12~15_combout ;
wire \CPU|id_stage|rf|register[19][19]~regout ;
wire \CPU|id_stage|data_a|Mux12~9_combout ;
wire \CPU|id_stage|rf|register[27][19]~regout ;
wire \CPU|id_stage|rf|register[31][19]~regout ;
wire \CPU|id_stage|data_a|Mux12~10_combout ;
wire \CPU|id_stage|rf|register[26][19]~feeder_combout ;
wire \CPU|id_stage|rf|register[26][19]~regout ;
wire \CPU|id_stage|rf|register[18][19]~regout ;
wire \CPU|id_stage|data_a|Mux12~4_combout ;
wire \CPU|id_stage|rf|register[22][19]~feeder_combout ;
wire \CPU|id_stage|rf|register[22][19]~regout ;
wire \CPU|id_stage|data_a|Mux12~5_combout ;
wire \CPU|id_stage|rf|register[20][19]~regout ;
wire \CPU|id_stage|rf|register[28][19]~regout ;
wire \CPU|id_stage|rf|register[16][19]~feeder_combout ;
wire \CPU|id_stage|rf|register[16][19]~regout ;
wire \CPU|id_stage|rf|register[24][19]~feeder_combout ;
wire \CPU|id_stage|rf|register[24][19]~regout ;
wire \CPU|id_stage|data_a|Mux12~6_combout ;
wire \CPU|id_stage|data_a|Mux12~7_combout ;
wire \CPU|id_stage|data_a|Mux12~8_combout ;
wire \CPU|id_stage|data_a|Mux12~11_combout ;
wire \CPU|id_stage|data_a|Mux12~16_combout ;
wire \CPU|id_stage|data_a|Mux12~19_combout ;
wire \CPU|id_stage|data_a|Mux12~20_combout ;
wire \CPU|id_stage|data_a|Mux12~combout ;
wire \CPU|exe_stage|muxa|y[19]~19_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~37 ;
wire \CPU|exe_stage|pipe_alu|Add1~39 ;
wire \CPU|exe_stage|pipe_alu|Add1~40_combout ;
wire \CPU|exe_stage|judge_ealu|y[21]~169_combout ;
wire \CPU|exe_stage|judge_ealu|y[21]~170_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~38_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~41_combout ;
wire \CPU|exe_stage|judge_ealu|y[20]~219_combout ;
wire \CPU|exe_stage|muxb|y[16]~17_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~73_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~74_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~77_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~81_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~82_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~83_combout ;
wire \CPU|exe_stage|judge_ealu|y[20]~220_combout ;
wire \CPU|exe_stage|judge_ealu|y[20]~221_combout ;
wire \CPU|exe_stage|judge_ealu|y[24]~67_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~103_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~105_combout ;
wire \CPU|em_reg|mb[29]~feeder_combout ;
wire \CPU|if_stage|p4|y[23]~43 ;
wire \CPU|if_stage|p4|y[24]~44_combout ;
wire \CPU|mem_stage|mem_io_mux|y[24]~13_combout ;
wire \CPU|wb_stage|y[24]~14_combout ;
wire \CPU|id_stage|rf|register[13][24]~regout ;
wire \CPU|id_stage|rf|register[15][24]~regout ;
wire \CPU|id_stage|data_a|Mux7~24_combout ;
wire \CPU|id_stage|rf|register[11][24]~regout ;
wire \CPU|id_stage|rf|register[10][24]~regout ;
wire \CPU|id_stage|rf|register[9][24]~regout ;
wire \CPU|id_stage|rf|register[8][24]~regout ;
wire \CPU|id_stage|data_a|Mux7~6_combout ;
wire \CPU|id_stage|data_a|Mux7~7_combout ;
wire \CPU|id_stage|rf|register[30][24]~regout ;
wire \CPU|id_stage|rf|register[18][24]~regout ;
wire \CPU|id_stage|rf|register[26][24]~regout ;
wire \CPU|id_stage|data_a|Mux7~10_combout ;
wire \CPU|id_stage|data_a|Mux7~11_combout ;
wire \CPU|id_stage|data_a|Mux7~14_combout ;
wire \CPU|id_stage|rf|register[25][24]~regout ;
wire \CPU|id_stage|rf|register[29][24]~feeder_combout ;
wire \CPU|id_stage|rf|register[29][24]~regout ;
wire \CPU|id_stage|rf|register[21][24]~regout ;
wire \CPU|id_stage|rf|register[17][24]~regout ;
wire \CPU|id_stage|data_a|Mux7~8_combout ;
wire \CPU|id_stage|data_a|Mux7~9_combout ;
wire \CPU|id_stage|rf|register[31][24]~regout ;
wire \CPU|id_stage|rf|register[27][24]~regout ;
wire \CPU|id_stage|rf|register[19][24]~regout ;
wire \CPU|id_stage|rf|register[23][24]~regout ;
wire \CPU|id_stage|data_a|Mux7~15_combout ;
wire \CPU|id_stage|data_a|Mux7~16_combout ;
wire \CPU|id_stage|data_a|Mux7~17_combout ;
wire \CPU|id_stage|data_a|Mux7~22_combout ;
wire \CPU|id_stage|data_a|Mux7~25_combout ;
wire \CPU|id_stage|data_a|Mux7~26_combout ;
wire \CPU|id_stage|data_a|Mux7~combout ;
wire \CPU|inst_reg|dpc4[24]~13_combout ;
wire \CPU|id_stage|bpc[20]~37 ;
wire \CPU|id_stage|bpc[21]~39 ;
wire \CPU|id_stage|bpc[22]~41 ;
wire \CPU|id_stage|bpc[23]~43 ;
wire \CPU|id_stage|bpc[24]~44_combout ;
wire \CPU|if_stage|nextpc|Mux7~0_combout ;
wire \CPU|if_stage|nextpc|Mux7~1_combout ;
wire \CPU|if_stage|p4|y[24]~45 ;
wire \CPU|if_stage|p4|y[25]~46_combout ;
wire \CPU|inst_reg|dpc4[25]~12_combout ;
wire \CPU|id_stage|bpc[24]~45 ;
wire \CPU|id_stage|bpc[25]~46_combout ;
wire \CPU|if_stage|nextpc|Mux6~0_combout ;
wire \CPU|if_stage|nextpc|Mux6~1_combout ;
wire \CPU|if_stage|p4|y[25]~47 ;
wire \CPU|if_stage|p4|y[26]~49 ;
wire \CPU|if_stage|p4|y[27]~50_combout ;
wire \CPU|inst_reg|dpc4[27]~10_combout ;
wire \CPU|if_stage|p4|y[26]~48_combout ;
wire \CPU|inst_reg|dpc4[26]~11_combout ;
wire \CPU|id_stage|bpc[25]~47 ;
wire \CPU|id_stage|bpc[26]~49 ;
wire \CPU|id_stage|bpc[27]~50_combout ;
wire \CPU|if_stage|nextpc|Mux4~0_combout ;
wire \CPU|if_stage|nextpc|Mux4~1_combout ;
wire \CPU|if_stage|p4|y[27]~51 ;
wire \CPU|if_stage|p4|y[28]~52_combout ;
wire \CPU|inst_reg|dpc4[28]~9_combout ;
wire \CPU|id_stage|bpc[27]~51 ;
wire \CPU|id_stage|bpc[28]~53 ;
wire \CPU|id_stage|bpc[29]~55 ;
wire \CPU|id_stage|bpc[30]~56_combout ;
wire \CPU|if_stage|nextpc|Mux1~0_combout ;
wire \CPU|if_stage|nextpc|Mux1~1_combout ;
wire \CPU|if_stage|p4|y[28]~53 ;
wire \CPU|if_stage|p4|y[29]~55 ;
wire \CPU|if_stage|p4|y[30]~56_combout ;
wire \CPU|inst_reg|dpc4[30]~7_combout ;
wire \CPU|de_reg|epc4[30]~7_combout ;
wire \CPU|if_stage|p4|y[29]~54_combout ;
wire \CPU|inst_reg|dpc4[29]~8_combout ;
wire \CPU|de_reg|epc4[29]~8_combout ;
wire \CPU|de_reg|epc4[28]~9_combout ;
wire \CPU|de_reg|epc4[26]~11_combout ;
wire \CPU|exe_stage|ad4|y[24]~45 ;
wire \CPU|exe_stage|ad4|y[25]~47 ;
wire \CPU|exe_stage|ad4|y[26]~49 ;
wire \CPU|exe_stage|ad4|y[27]~51 ;
wire \CPU|exe_stage|ad4|y[28]~53 ;
wire \CPU|exe_stage|ad4|y[29]~55 ;
wire \CPU|exe_stage|ad4|y[30]~56_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~52_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~86_combout ;
wire \CPU|exe_stage|pipe_alu|Mux1~14_combout ;
wire \CPU|exe_stage|pipe_alu|Mux1~18_combout ;
wire \CPU|exe_stage|pipe_alu|Mux1~15_combout ;
wire \CPU|exe_stage|muxb|y[30]~19_combout ;
wire \CPU|exe_stage|muxb|y[29]~20_combout ;
wire \CPU|exe_stage|muxa|y[28]~16_combout ;
wire \CPU|exe_stage|ad4|y[26]~48_combout ;
wire \CPU|exe_stage|pipe_alu|s~162_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~52_combout ;
wire \CPU|exe_stage|judge_ealu|y[26]~148_combout ;
wire \CPU|exe_stage|pipe_alu|s~161_combout ;
wire \CPU|exe_stage|muxa|y[25]~13_combout ;
wire \CPU|exe_stage|muxa|y[24]~12_combout ;
wire \CPU|exe_stage|muxb|y[23]~26_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~45 ;
wire \CPU|exe_stage|pipe_alu|Add0~47 ;
wire \CPU|exe_stage|pipe_alu|Add0~49 ;
wire \CPU|exe_stage|pipe_alu|Add0~51 ;
wire \CPU|exe_stage|pipe_alu|Add0~52_combout ;
wire \CPU|exe_stage|judge_ealu|y[26]~146_combout ;
wire \CPU|exe_stage|judge_ealu|y[27]~125_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~99_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~30_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~31_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~119_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~120_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~94_combout ;
wire \CPU|mem_stage|inputPort|Selector3~0_combout ;
wire \CPU|mem_stage|mem_io_mux|y[0]~2_combout ;
wire \CPU|if_stage|nextpc|Mux31~1_combout ;
wire \CPU|prog_cnt|test|q[0]~1_combout ;
wire \CPU|mem_stage|mem_io_mux|y[30]~10_combout ;
wire \CPU|mw_reg|wmo[30]~feeder_combout ;
wire \CPU|wb_stage|y[30]~11_combout ;
wire \CPU|id_stage|rf|register[15][30]~feeder_combout ;
wire \CPU|id_stage|rf|register[15][30]~regout ;
wire \CPU|id_stage|rf|register[13][30]~regout ;
wire \CPU|id_stage|rf|register[12][30]~feeder_combout ;
wire \CPU|id_stage|rf|register[12][30]~regout ;
wire \CPU|id_stage|rf|register[14][30]~feeder_combout ;
wire \CPU|id_stage|rf|register[14][30]~regout ;
wire \CPU|id_stage|data_a|Mux1~17_combout ;
wire \CPU|id_stage|data_a|Mux1~18_combout ;
wire \CPU|id_stage|rf|register[18][30]~regout ;
wire \CPU|id_stage|rf|register[26][30]~regout ;
wire \CPU|id_stage|data_a|Mux1~4_combout ;
wire \CPU|id_stage|rf|register[30][30]~regout ;
wire \CPU|id_stage|rf|register[22][30]~regout ;
wire \CPU|id_stage|data_a|Mux1~5_combout ;
wire \CPU|id_stage|rf|register[20][30]~regout ;
wire \CPU|id_stage|rf|register[16][30]~regout ;
wire \CPU|id_stage|rf|register[24][30]~regout ;
wire \CPU|id_stage|data_a|Mux1~6_combout ;
wire \CPU|id_stage|data_a|Mux1~7_combout ;
wire \CPU|id_stage|data_a|Mux1~8_combout ;
wire \CPU|id_stage|rf|register[27][30]~regout ;
wire \CPU|id_stage|rf|register[19][30]~regout ;
wire \CPU|id_stage|rf|register[23][30]~feeder_combout ;
wire \CPU|id_stage|rf|register[23][30]~regout ;
wire \CPU|id_stage|data_a|Mux1~9_combout ;
wire \CPU|id_stage|data_a|Mux1~10_combout ;
wire \CPU|id_stage|data_a|Mux1~11_combout ;
wire \CPU|id_stage|rf|register[2][30]~regout ;
wire \CPU|id_stage|rf|register[3][30]~regout ;
wire \CPU|id_stage|rf|register[1][30]~regout ;
wire \CPU|id_stage|rf|register[5][30]~regout ;
wire \CPU|id_stage|rf|register[7][30]~regout ;
wire \CPU|id_stage|rf|register[4][30]~regout ;
wire \CPU|id_stage|rf|register[6][30]~feeder_combout ;
wire \CPU|id_stage|rf|register[6][30]~regout ;
wire \CPU|id_stage|data_a|Mux1~12_combout ;
wire \CPU|id_stage|data_a|Mux1~13_combout ;
wire \CPU|id_stage|data_a|Mux1~14_combout ;
wire \CPU|id_stage|data_a|Mux1~15_combout ;
wire \CPU|id_stage|data_a|Mux1~16_combout ;
wire \CPU|id_stage|data_a|Mux1~19_combout ;
wire \CPU|id_stage|data_a|Mux1~20_combout ;
wire \CPU|id_stage|data_a|Mux1~combout ;
wire \CPU|exe_stage|muxa|y[30]~24_combout ;
wire \CPU|exe_stage|pipe_alu|s~156_combout ;
wire \CPU|exe_stage|muxa|y[31]~25_combout ;
wire \CPU|exe_stage|pipe_alu|Add31~1_cout ;
wire \CPU|exe_stage|pipe_alu|Add31~2_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~0_combout ;
wire \CPU|exe_stage|pipe_alu|Mux31~8_combout ;
wire \CPU|exe_stage|pipe_alu|Mux31~13_combout ;
wire \CPU|exe_stage|pipe_alu|Mux31~22_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~15_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~46_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~62_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~27_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~36_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~56_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~76_combout ;
wire \CPU|exe_stage|pipe_alu|Mux31~17_combout ;
wire \CPU|exe_stage|pipe_alu|Mux31~18_combout ;
wire \CPU|exe_stage|pipe_alu|Mux31~19_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~0_combout ;
wire \CPU|exe_stage|pipe_alu|Mux31~9_combout ;
wire \CPU|exe_stage|pipe_alu|Mux31~10_combout ;
wire \CPU|exe_stage|pipe_alu|Mux31~11_combout ;
wire \CPU|exe_stage|pipe_alu|Mux31~20_combout ;
wire \CPU|exe_stage|judge_ealu|y[0]~97_combout ;
wire \CPU|exe_stage|judge_ealu|y[0]~98_combout ;
wire \CPU|wb_stage|y[0]~2_combout ;
wire \CPU|id_stage|rf|register[13][0]~regout ;
wire \CPU|id_stage|rf|register[12][0]~regout ;
wire \CPU|id_stage|data_a|Mux31~17_combout ;
wire \CPU|id_stage|rf|register[14][0]~regout ;
wire \CPU|id_stage|data_a|Mux31~18_combout ;
wire \CPU|id_stage|rf|register[20][0]~regout ;
wire \CPU|id_stage|rf|register[16][0]~regout ;
wire \CPU|id_stage|data_a|Mux31~4_combout ;
wire \CPU|id_stage|rf|register[24][0]~regout ;
wire \CPU|id_stage|rf|register[28][0]~regout ;
wire \CPU|id_stage|data_a|Mux31~5_combout ;
wire \CPU|id_stage|data_a|Mux31~6_combout ;
wire \CPU|id_stage|rf|register[22][0]~regout ;
wire \CPU|id_stage|rf|register[30][0]~regout ;
wire \CPU|id_stage|rf|register[26][0]~regout ;
wire \CPU|id_stage|rf|register[18][0]~feeder_combout ;
wire \CPU|id_stage|rf|register[18][0]~regout ;
wire \CPU|id_stage|data_a|Mux31~0_combout ;
wire \CPU|id_stage|data_a|Mux31~1_combout ;
wire \CPU|id_stage|data_a|Mux31~9_combout ;
wire \CPU|id_stage|rf|register[3][0]~regout ;
wire \CPU|id_stage|rf|register[7][0]~regout ;
wire \CPU|id_stage|rf|register[5][0]~regout ;
wire \CPU|id_stage|rf|register[4][0]~regout ;
wire \CPU|id_stage|data_a|Mux31~12_combout ;
wire \CPU|id_stage|rf|register[6][0]~regout ;
wire \CPU|id_stage|data_a|Mux31~13_combout ;
wire \CPU|id_stage|rf|register[1][0]~regout ;
wire \CPU|id_stage|rf|register[2][0]~regout ;
wire \CPU|id_stage|data_a|Mux31~14_combout ;
wire \CPU|id_stage|data_a|Mux31~15_combout ;
wire \CPU|id_stage|rf|register[9][0]~regout ;
wire \CPU|id_stage|rf|register[11][0]~regout ;
wire \CPU|id_stage|rf|register[8][0]~regout ;
wire \CPU|id_stage|rf|register[10][0]~feeder_combout ;
wire \CPU|id_stage|rf|register[10][0]~regout ;
wire \CPU|id_stage|data_a|Mux31~10_combout ;
wire \CPU|id_stage|data_a|Mux31~11_combout ;
wire \CPU|id_stage|data_a|Mux31~16_combout ;
wire \CPU|id_stage|data_a|Mux31~19_combout ;
wire \CPU|id_stage|data_a|Mux31~20_combout ;
wire \CPU|id_stage|data_a|Mux31~combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~70_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~95_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~131_combout ;
wire \CPU|exe_stage|judge_ealu|y[26]~144_combout ;
wire \CPU|exe_stage|judge_ealu|y[26]~145_combout ;
wire \CPU|exe_stage|judge_ealu|y[26]~147_combout ;
wire \CPU|exe_stage|judge_ealu|y[21]~286_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~64_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~88_combout ;
wire \CPU|exe_stage|judge_ealu|y[26]~149_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~96_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~67_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~68_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~46_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~84_combout ;
wire \CPU|exe_stage|judge_ealu|y[26]~150_combout ;
wire \CPU|exe_stage|judge_ealu|y[26]~151_combout ;
wire \CPU|exe_stage|judge_ealu|y[26]~289_combout ;
wire \CPU|mw_reg|wmo[26]~feeder_combout ;
wire \CPU|wb_stage|y[26]~13_combout ;
wire \CPU|id_stage|rf|register[12][26]~regout ;
wire \CPU|id_stage|data_a|Mux5~17_combout ;
wire \CPU|id_stage|rf|register[15][26]~feeder_combout ;
wire \CPU|id_stage|rf|register[15][26]~regout ;
wire \CPU|id_stage|data_a|Mux5~18_combout ;
wire \CPU|id_stage|rf|register[9][26]~regout ;
wire \CPU|id_stage|rf|register[8][26]~regout ;
wire \CPU|id_stage|data_a|Mux5~0_combout ;
wire \CPU|id_stage|rf|register[10][26]~feeder_combout ;
wire \CPU|id_stage|rf|register[10][26]~regout ;
wire \CPU|id_stage|data_a|Mux5~1_combout ;
wire \CPU|id_stage|rf|register[2][26]~feeder_combout ;
wire \CPU|id_stage|rf|register[2][26]~regout ;
wire \CPU|id_stage|rf|register[3][26]~regout ;
wire \CPU|id_stage|rf|register[1][26]~regout ;
wire \CPU|id_stage|rf|register[5][26]~feeder_combout ;
wire \CPU|id_stage|rf|register[5][26]~regout ;
wire \CPU|id_stage|rf|register[7][26]~regout ;
wire \CPU|id_stage|rf|register[4][26]~regout ;
wire \CPU|id_stage|rf|register[6][26]~regout ;
wire \CPU|id_stage|data_a|Mux5~12_combout ;
wire \CPU|id_stage|data_a|Mux5~13_combout ;
wire \CPU|id_stage|data_a|Mux5~14_combout ;
wire \CPU|id_stage|data_a|Mux5~15_combout ;
wire \CPU|id_stage|rf|register[20][26]~regout ;
wire \CPU|id_stage|rf|register[24][26]~regout ;
wire \CPU|id_stage|rf|register[16][26]~regout ;
wire \CPU|id_stage|data_a|Mux5~6_combout ;
wire \CPU|id_stage|data_a|Mux5~7_combout ;
wire \CPU|id_stage|rf|register[22][26]~regout ;
wire \CPU|id_stage|rf|register[30][26]~regout ;
wire \CPU|id_stage|rf|register[26][26]~regout ;
wire \CPU|id_stage|rf|register[18][26]~feeder_combout ;
wire \CPU|id_stage|rf|register[18][26]~regout ;
wire \CPU|id_stage|data_a|Mux5~4_combout ;
wire \CPU|id_stage|data_a|Mux5~5_combout ;
wire \CPU|id_stage|data_a|Mux5~8_combout ;
wire \CPU|id_stage|rf|register[27][26]~regout ;
wire \CPU|id_stage|rf|register[23][26]~feeder_combout ;
wire \CPU|id_stage|rf|register[23][26]~regout ;
wire \CPU|id_stage|rf|register[19][26]~regout ;
wire \CPU|id_stage|data_a|Mux5~9_combout ;
wire \CPU|id_stage|data_a|Mux5~10_combout ;
wire \CPU|id_stage|data_a|Mux5~11_combout ;
wire \CPU|id_stage|data_a|Mux5~16_combout ;
wire \CPU|id_stage|data_a|Mux5~19_combout ;
wire \CPU|id_stage|data_a|Mux5~20_combout ;
wire \CPU|id_stage|data_a|Mux5~combout ;
wire \CPU|exe_stage|muxa|y[26]~14_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~53 ;
wire \CPU|exe_stage|pipe_alu|Add0~55 ;
wire \CPU|exe_stage|pipe_alu|Add0~57 ;
wire \CPU|exe_stage|pipe_alu|Add0~59 ;
wire \CPU|exe_stage|pipe_alu|Add0~60_combout ;
wire \CPU|exe_stage|pipe_alu|Mux1~11_combout ;
wire \CPU|exe_stage|muxb|y[28]~21_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~55 ;
wire \CPU|exe_stage|pipe_alu|Add1~57 ;
wire \CPU|exe_stage|pipe_alu|Add1~59 ;
wire \CPU|exe_stage|pipe_alu|Add1~60_combout ;
wire \CPU|exe_stage|pipe_alu|Mux1~10_combout ;
wire \CPU|exe_stage|pipe_alu|Mux1~12_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~101_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~102_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~103_combout ;
wire \CPU|exe_stage|pipe_alu|Mux1~7_combout ;
wire \CPU|exe_stage|pipe_alu|Mux1~8_combout ;
wire \CPU|exe_stage|pipe_alu|Mux1~9_combout ;
wire \CPU|exe_stage|pipe_alu|Mux1~16_combout ;
wire \CPU|exe_stage|judge_ealu|y[30]~132_combout ;
wire \CPU|em_reg|malu[30]~feeder_combout ;
wire \CPU|id_stage|data_b|Mux1~12_combout ;
wire \CPU|id_stage|data_b|Mux1~13_combout ;
wire \CPU|id_stage|data_b|Mux1~15_combout ;
wire \CPU|id_stage|rf|register[11][30]~regout ;
wire \CPU|id_stage|rf|register[9][30]~regout ;
wire \CPU|id_stage|data_b|Mux1~11_combout ;
wire \CPU|id_stage|data_b|Mux1~16_combout ;
wire \CPU|id_stage|data_b|Mux1~7_combout ;
wire \CPU|id_stage|data_b|Mux1~8_combout ;
wire \CPU|id_stage|rf|register[28][30]~regout ;
wire \CPU|id_stage|data_b|Mux1~5_combout ;
wire \CPU|id_stage|rf|register[21][30]~regout ;
wire \CPU|id_stage|rf|register[17][30]~regout ;
wire \CPU|id_stage|data_b|Mux1~2_combout ;
wire \CPU|id_stage|rf|register[25][30]~regout ;
wire \CPU|id_stage|rf|register[29][30]~regout ;
wire \CPU|id_stage|data_b|Mux1~3_combout ;
wire \CPU|id_stage|data_b|Mux1~6_combout ;
wire \CPU|id_stage|data_b|Mux1~0_combout ;
wire \CPU|id_stage|data_b|Mux1~1_combout ;
wire \CPU|id_stage|data_b|Mux1~9_combout ;
wire \CPU|id_stage|data_b|Mux1~19_combout ;
wire \CPU|id_stage|data_b|Mux1~20_combout ;
wire \CPU|id_stage|data_b|Mux1~combout ;
wire \CPU|em_reg|mb[30]~feeder_combout ;
wire \CPU|mem_stage|mem_io_mux|y[28]~8_combout ;
wire \CPU|wb_stage|y[28]~9_combout ;
wire \CPU|id_stage|rf|register[13][28]~regout ;
wire \CPU|id_stage|rf|register[15][28]~regout ;
wire \CPU|id_stage|data_a|Mux3~18_combout ;
wire \CPU|id_stage|rf|register[2][28]~regout ;
wire \CPU|id_stage|rf|register[5][28]~regout ;
wire \CPU|id_stage|rf|register[6][28]~regout ;
wire \CPU|id_stage|rf|register[4][28]~regout ;
wire \CPU|id_stage|data_a|Mux3~12_combout ;
wire \CPU|id_stage|data_a|Mux3~13_combout ;
wire \CPU|id_stage|rf|register[1][28]~feeder_combout ;
wire \CPU|id_stage|rf|register[1][28]~regout ;
wire \CPU|id_stage|data_a|Mux3~14_combout ;
wire \CPU|id_stage|data_a|Mux3~15_combout ;
wire \CPU|id_stage|rf|register[29][28]~regout ;
wire \CPU|id_stage|rf|register[17][28]~regout ;
wire \CPU|id_stage|rf|register[21][28]~feeder_combout ;
wire \CPU|id_stage|rf|register[21][28]~regout ;
wire \CPU|id_stage|data_a|Mux3~2_combout ;
wire \CPU|id_stage|rf|register[25][28]~feeder_combout ;
wire \CPU|id_stage|rf|register[25][28]~regout ;
wire \CPU|id_stage|data_a|Mux3~3_combout ;
wire \CPU|id_stage|rf|register[27][28]~regout ;
wire \CPU|id_stage|rf|register[23][28]~regout ;
wire \CPU|id_stage|rf|register[19][28]~feeder_combout ;
wire \CPU|id_stage|rf|register[19][28]~regout ;
wire \CPU|id_stage|data_a|Mux3~9_combout ;
wire \CPU|id_stage|rf|register[31][28]~regout ;
wire \CPU|id_stage|data_a|Mux3~10_combout ;
wire \CPU|id_stage|rf|register[30][28]~regout ;
wire \CPU|id_stage|rf|register[22][28]~regout ;
wire \CPU|id_stage|rf|register[18][28]~regout ;
wire \CPU|id_stage|rf|register[26][28]~regout ;
wire \CPU|id_stage|data_a|Mux3~4_combout ;
wire \CPU|id_stage|data_a|Mux3~5_combout ;
wire \CPU|id_stage|rf|register[28][28]~regout ;
wire \CPU|id_stage|rf|register[20][28]~regout ;
wire \CPU|id_stage|rf|register[16][28]~regout ;
wire \CPU|id_stage|rf|register[24][28]~regout ;
wire \CPU|id_stage|data_a|Mux3~6_combout ;
wire \CPU|id_stage|data_a|Mux3~7_combout ;
wire \CPU|id_stage|data_a|Mux3~8_combout ;
wire \CPU|id_stage|data_a|Mux3~11_combout ;
wire \CPU|id_stage|data_a|Mux3~16_combout ;
wire \CPU|id_stage|data_a|Mux3~19_combout ;
wire \CPU|id_stage|data_a|Mux3~20_combout ;
wire \CPU|id_stage|data_a|Mux3~combout ;
wire \CPU|de_reg|ea[28]~feeder_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~285_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~56_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~51_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~52_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~93_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~81_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~92_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~114_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~115_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~107_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~78_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~84_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~56_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~111_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~62_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~35_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~71_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~72_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~72_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~109_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~110_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~112_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~113_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~118_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~119_combout ;
wire \CPU|exe_stage|judge_ealu|y[28]~120_combout ;
wire \CPU|id_stage|rf|register[14][28]~regout ;
wire \CPU|id_stage|rf|register[12][28]~regout ;
wire \CPU|id_stage|data_b|Mux3~17_combout ;
wire \CPU|id_stage|data_b|Mux3~18_combout ;
wire \CPU|id_stage|data_b|Mux3~0_combout ;
wire \CPU|id_stage|data_b|Mux3~1_combout ;
wire \CPU|id_stage|data_b|Mux3~4_combout ;
wire \CPU|id_stage|data_b|Mux3~5_combout ;
wire \CPU|id_stage|data_b|Mux3~2_combout ;
wire \CPU|id_stage|data_b|Mux3~3_combout ;
wire \CPU|id_stage|data_b|Mux3~6_combout ;
wire \CPU|id_stage|data_b|Mux3~7_combout ;
wire \CPU|id_stage|data_b|Mux3~8_combout ;
wire \CPU|id_stage|data_b|Mux3~9_combout ;
wire \CPU|id_stage|data_b|Mux3~19_combout ;
wire \CPU|id_stage|data_b|Mux3~20_combout ;
wire \CPU|id_stage|data_b|Mux3~combout ;
wire \CPU|em_reg|mb[28]~feeder_combout ;
wire \CPU|mem_stage|mem_io_mux|y[29]~11_combout ;
wire \CPU|wb_stage|y[29]~12_combout ;
wire \CPU|id_stage|rf|register[1][29]~regout ;
wire \CPU|id_stage|rf|register[2][29]~feeder_combout ;
wire \CPU|id_stage|rf|register[2][29]~regout ;
wire \CPU|id_stage|data_a|Mux2~14_combout ;
wire \CPU|id_stage|rf|register[3][29]~regout ;
wire \CPU|id_stage|rf|register[7][29]~regout ;
wire \CPU|id_stage|rf|register[6][29]~regout ;
wire \CPU|id_stage|rf|register[5][29]~regout ;
wire \CPU|id_stage|rf|register[4][29]~feeder_combout ;
wire \CPU|id_stage|rf|register[4][29]~regout ;
wire \CPU|id_stage|data_a|Mux2~12_combout ;
wire \CPU|id_stage|data_a|Mux2~13_combout ;
wire \CPU|id_stage|data_a|Mux2~15_combout ;
wire \CPU|id_stage|rf|register[9][29]~regout ;
wire \CPU|id_stage|rf|register[11][29]~regout ;
wire \CPU|id_stage|rf|register[8][29]~regout ;
wire \CPU|id_stage|rf|register[10][29]~regout ;
wire \CPU|id_stage|data_a|Mux2~10_combout ;
wire \CPU|id_stage|data_a|Mux2~11_combout ;
wire \CPU|id_stage|data_a|Mux2~16_combout ;
wire \CPU|id_stage|rf|register[22][29]~regout ;
wire \CPU|id_stage|rf|register[30][29]~regout ;
wire \CPU|id_stage|rf|register[26][29]~regout ;
wire \CPU|id_stage|rf|register[18][29]~regout ;
wire \CPU|id_stage|data_a|Mux2~0_combout ;
wire \CPU|id_stage|data_a|Mux2~1_combout ;
wire \CPU|id_stage|rf|register[27][29]~regout ;
wire \CPU|id_stage|rf|register[31][29]~feeder_combout ;
wire \CPU|id_stage|rf|register[31][29]~regout ;
wire \CPU|id_stage|data_a|Mux2~8_combout ;
wire \CPU|id_stage|rf|register[25][29]~regout ;
wire \CPU|id_stage|rf|register[17][29]~regout ;
wire \CPU|id_stage|rf|register[21][29]~feeder_combout ;
wire \CPU|id_stage|rf|register[21][29]~regout ;
wire \CPU|id_stage|data_a|Mux2~2_combout ;
wire \CPU|id_stage|data_a|Mux2~3_combout ;
wire \CPU|id_stage|rf|register[20][29]~regout ;
wire \CPU|id_stage|rf|register[24][29]~regout ;
wire \CPU|id_stage|data_a|Mux2~4_combout ;
wire \CPU|id_stage|data_a|Mux2~5_combout ;
wire \CPU|id_stage|data_a|Mux2~6_combout ;
wire \CPU|id_stage|data_a|Mux2~9_combout ;
wire \CPU|id_stage|data_a|Mux2~19_combout ;
wire \CPU|id_stage|data_a|Mux2~20_combout ;
wire \CPU|id_stage|data_a|Mux2~combout ;
wire \CPU|exe_stage|muxa|y[29]~17_combout ;
wire \CPU|exe_stage|ad4|y[29]~54_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~58_combout ;
wire \CPU|exe_stage|judge_ealu|y[21]~287_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~40_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~21_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~41_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~87_combout ;
wire \CPU|exe_stage|judge_ealu|y[29]~138_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~83_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~95_combout ;
wire \CPU|exe_stage|judge_ealu|y[29]~139_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~98_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~114_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~100_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~115_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~116_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~117_combout ;
wire \CPU|exe_stage|pipe_alu|s~150_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~58_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~89_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~106_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~107_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~111_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~108_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~130_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~112_combout ;
wire \CPU|exe_stage|judge_ealu|y[29]~134_combout ;
wire \CPU|exe_stage|judge_ealu|y[29]~135_combout ;
wire \CPU|exe_stage|judge_ealu|y[29]~136_combout ;
wire \CPU|exe_stage|judge_ealu|y[29]~137_combout ;
wire \CPU|exe_stage|judge_ealu|y[29]~140_combout ;
wire \CPU|exe_stage|judge_ealu|y[29]~141_combout ;
wire \CPU|exe_stage|judge_ealu|y[29]~142_combout ;
wire \CPU|exe_stage|judge_ealu|y[29]~143_combout ;
wire \CPU|id_stage|data_b|Mux2~1_combout ;
wire \CPU|id_stage|data_b|Mux2~12_combout ;
wire \CPU|id_stage|data_b|Mux2~13_combout ;
wire \CPU|id_stage|data_b|Mux2~14_combout ;
wire \CPU|id_stage|data_b|Mux2~15_combout ;
wire \CPU|id_stage|rf|register[19][29]~regout ;
wire \CPU|id_stage|rf|register[23][29]~feeder_combout ;
wire \CPU|id_stage|rf|register[23][29]~regout ;
wire \CPU|id_stage|data_b|Mux2~9_combout ;
wire \CPU|id_stage|data_b|Mux2~10_combout ;
wire \CPU|id_stage|data_b|Mux2~4_combout ;
wire \CPU|id_stage|data_b|Mux2~5_combout ;
wire \CPU|id_stage|rf|register[28][29]~feeder_combout ;
wire \CPU|id_stage|rf|register[28][29]~regout ;
wire \CPU|id_stage|rf|register[16][29]~regout ;
wire \CPU|id_stage|data_b|Mux2~6_combout ;
wire \CPU|id_stage|data_b|Mux2~7_combout ;
wire \CPU|id_stage|data_b|Mux2~8_combout ;
wire \CPU|id_stage|data_b|Mux2~11_combout ;
wire \CPU|id_stage|data_b|Mux2~16_combout ;
wire \CPU|id_stage|data_b|Mux2~19_combout ;
wire \CPU|id_stage|data_b|Mux2~20_combout ;
wire \CPU|id_stage|data_b|Mux2~combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~50_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~90_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~30_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~57_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~58_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~59_combout ;
wire \CPU|exe_stage|judge_ealu|y[20]~222_combout ;
wire \CPU|exe_stage|judge_ealu|y[20]~223_combout ;
wire \CPU|exe_stage|judge_ealu|y[20]~224_combout ;
wire \CPU|exe_stage|judge_ealu|y[20]~225_combout ;
wire \CPU|wb_stage|y[20]~22_combout ;
wire \CPU|id_stage|rf|register[14][20]~feeder_combout ;
wire \CPU|id_stage|rf|register[14][20]~regout ;
wire \CPU|id_stage|rf|register[12][20]~regout ;
wire \CPU|id_stage|data_a|Mux11~17_combout ;
wire \CPU|id_stage|rf|register[15][20]~feeder_combout ;
wire \CPU|id_stage|rf|register[15][20]~regout ;
wire \CPU|id_stage|data_a|Mux11~18_combout ;
wire \CPU|id_stage|rf|register[8][20]~regout ;
wire \CPU|id_stage|rf|register[9][20]~feeder_combout ;
wire \CPU|id_stage|rf|register[9][20]~regout ;
wire \CPU|id_stage|data_a|Mux11~0_combout ;
wire \CPU|id_stage|rf|register[11][20]~regout ;
wire \CPU|id_stage|rf|register[10][20]~feeder_combout ;
wire \CPU|id_stage|rf|register[10][20]~regout ;
wire \CPU|id_stage|data_a|Mux11~1_combout ;
wire \CPU|id_stage|rf|register[3][20]~feeder_combout ;
wire \CPU|id_stage|rf|register[3][20]~regout ;
wire \CPU|id_stage|rf|register[2][20]~feeder_combout ;
wire \CPU|id_stage|rf|register[2][20]~regout ;
wire \CPU|id_stage|rf|register[1][20]~feeder_combout ;
wire \CPU|id_stage|rf|register[1][20]~regout ;
wire \CPU|id_stage|rf|register[7][20]~regout ;
wire \CPU|id_stage|rf|register[5][20]~regout ;
wire \CPU|id_stage|rf|register[6][20]~regout ;
wire \CPU|id_stage|rf|register[4][20]~regout ;
wire \CPU|id_stage|data_a|Mux11~12_combout ;
wire \CPU|id_stage|data_a|Mux11~13_combout ;
wire \CPU|id_stage|data_a|Mux11~14_combout ;
wire \CPU|id_stage|data_a|Mux11~15_combout ;
wire \CPU|id_stage|rf|register[31][20]~feeder_combout ;
wire \CPU|id_stage|rf|register[31][20]~regout ;
wire \CPU|id_stage|rf|register[27][20]~feeder_combout ;
wire \CPU|id_stage|rf|register[27][20]~regout ;
wire \CPU|id_stage|rf|register[23][20]~regout ;
wire \CPU|id_stage|rf|register[19][20]~regout ;
wire \CPU|id_stage|data_a|Mux11~9_combout ;
wire \CPU|id_stage|data_a|Mux11~10_combout ;
wire \CPU|id_stage|rf|register[28][20]~regout ;
wire \CPU|id_stage|rf|register[20][20]~regout ;
wire \CPU|id_stage|data_a|Mux11~7_combout ;
wire \CPU|id_stage|rf|register[30][20]~regout ;
wire \CPU|id_stage|rf|register[22][20]~feeder_combout ;
wire \CPU|id_stage|rf|register[22][20]~regout ;
wire \CPU|id_stage|rf|register[18][20]~feeder_combout ;
wire \CPU|id_stage|rf|register[18][20]~regout ;
wire \CPU|id_stage|rf|register[26][20]~regout ;
wire \CPU|id_stage|data_a|Mux11~4_combout ;
wire \CPU|id_stage|data_a|Mux11~5_combout ;
wire \CPU|id_stage|data_a|Mux11~8_combout ;
wire \CPU|id_stage|rf|register[25][20]~regout ;
wire \CPU|id_stage|rf|register[29][20]~regout ;
wire \CPU|id_stage|rf|register[21][20]~feeder_combout ;
wire \CPU|id_stage|rf|register[21][20]~regout ;
wire \CPU|id_stage|rf|register[17][20]~feeder_combout ;
wire \CPU|id_stage|rf|register[17][20]~regout ;
wire \CPU|id_stage|data_a|Mux11~2_combout ;
wire \CPU|id_stage|data_a|Mux11~3_combout ;
wire \CPU|id_stage|data_a|Mux11~11_combout ;
wire \CPU|id_stage|data_a|Mux11~16_combout ;
wire \CPU|id_stage|data_a|Mux11~19_combout ;
wire \CPU|id_stage|data_a|Mux11~20_combout ;
wire \CPU|id_stage|data_a|Mux11~combout ;
wire \CPU|exe_stage|muxa|y[20]~20_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~41 ;
wire \CPU|exe_stage|pipe_alu|Add0~43 ;
wire \CPU|exe_stage|pipe_alu|Add0~44_combout ;
wire \CPU|exe_stage|ad4|y[20]~37 ;
wire \CPU|exe_stage|ad4|y[21]~39 ;
wire \CPU|exe_stage|ad4|y[22]~40_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~33_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~24_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~23_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~44_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~41_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~42_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~25_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~26_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~89_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~27_combout ;
wire \CPU|exe_stage|judge_ealu|y[22]~183_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~39_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~40_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~45_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~47_combout ;
wire \CPU|exe_stage|judge_ealu|y[22]~184_combout ;
wire \CPU|exe_stage|muxb|y[22]~27_combout ;
wire \CPU|exe_stage|pipe_alu|s~170_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~42_combout ;
wire \CPU|exe_stage|ad4|y[21]~38_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~58_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~31_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~57_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~59_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~91_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~38_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~39_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~42_combout ;
wire \CPU|exe_stage|judge_ealu|y[21]~190_combout ;
wire \CPU|exe_stage|judge_ealu|y[21]~191_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~41 ;
wire \CPU|exe_stage|pipe_alu|Add1~42_combout ;
wire \CPU|exe_stage|judge_ealu|y[21]~189_combout ;
wire \CPU|exe_stage|judge_ealu|y[21]~192_combout ;
wire \CPU|exe_stage|judge_ealu|y[21]~193_combout ;
wire \CPU|em_reg|malu[21]~feeder_combout ;
wire \CPU|mw_reg|walu[21]~feeder_combout ;
wire \CPU|wb_stage|y[21]~18_combout ;
wire \CPU|id_stage|rf|register[15][21]~feeder_combout ;
wire \CPU|id_stage|rf|register[15][21]~regout ;
wire \CPU|id_stage|rf|register[14][21]~feeder_combout ;
wire \CPU|id_stage|rf|register[14][21]~regout ;
wire \CPU|id_stage|rf|register[13][21]~regout ;
wire \CPU|id_stage|rf|register[12][21]~regout ;
wire \CPU|id_stage|data_a|Mux10~17_combout ;
wire \CPU|id_stage|data_a|Mux10~18_combout ;
wire \CPU|id_stage|rf|register[1][21]~regout ;
wire \CPU|id_stage|rf|register[2][21]~regout ;
wire \CPU|id_stage|data_a|Mux10~14_combout ;
wire \CPU|id_stage|rf|register[7][21]~feeder_combout ;
wire \CPU|id_stage|rf|register[7][21]~regout ;
wire \CPU|id_stage|rf|register[6][21]~regout ;
wire \CPU|id_stage|rf|register[5][21]~regout ;
wire \CPU|id_stage|rf|register[4][21]~feeder_combout ;
wire \CPU|id_stage|rf|register[4][21]~regout ;
wire \CPU|id_stage|data_a|Mux10~12_combout ;
wire \CPU|id_stage|data_a|Mux10~13_combout ;
wire \CPU|id_stage|data_a|Mux10~15_combout ;
wire \CPU|id_stage|rf|register[9][21]~regout ;
wire \CPU|id_stage|rf|register[11][21]~feeder_combout ;
wire \CPU|id_stage|rf|register[11][21]~regout ;
wire \CPU|id_stage|data_a|Mux10~11_combout ;
wire \CPU|id_stage|data_a|Mux10~16_combout ;
wire \CPU|id_stage|rf|register[27][21]~feeder_combout ;
wire \CPU|id_stage|rf|register[27][21]~regout ;
wire \CPU|id_stage|rf|register[31][21]~feeder_combout ;
wire \CPU|id_stage|rf|register[31][21]~regout ;
wire \CPU|id_stage|rf|register[19][21]~feeder_combout ;
wire \CPU|id_stage|rf|register[19][21]~regout ;
wire \CPU|id_stage|rf|register[23][21]~feeder_combout ;
wire \CPU|id_stage|rf|register[23][21]~regout ;
wire \CPU|id_stage|data_a|Mux10~7_combout ;
wire \CPU|id_stage|data_a|Mux10~8_combout ;
wire \CPU|id_stage|rf|register[25][21]~regout ;
wire \CPU|id_stage|rf|register[21][21]~regout ;
wire \CPU|id_stage|rf|register[17][21]~feeder_combout ;
wire \CPU|id_stage|rf|register[17][21]~regout ;
wire \CPU|id_stage|data_a|Mux10~2_combout ;
wire \CPU|id_stage|data_a|Mux10~3_combout ;
wire \CPU|id_stage|rf|register[20][21]~regout ;
wire \CPU|id_stage|rf|register[24][21]~feeder_combout ;
wire \CPU|id_stage|rf|register[24][21]~regout ;
wire \CPU|id_stage|rf|register[16][21]~regout ;
wire \CPU|id_stage|data_a|Mux10~4_combout ;
wire \CPU|id_stage|rf|register[28][21]~regout ;
wire \CPU|id_stage|data_a|Mux10~5_combout ;
wire \CPU|id_stage|data_a|Mux10~6_combout ;
wire \CPU|id_stage|data_a|Mux10~9_combout ;
wire \CPU|id_stage|data_a|Mux10~19_combout ;
wire \CPU|id_stage|data_a|Mux10~20_combout ;
wire \CPU|id_stage|data_a|Mux10~combout ;
wire \CPU|exe_stage|muxa|y[21]~21_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~43 ;
wire \CPU|exe_stage|pipe_alu|Add1~44_combout ;
wire \CPU|exe_stage|judge_ealu|y[22]~182_combout ;
wire \CPU|exe_stage|pipe_alu|Mux30~0_combout ;
wire \CPU|exe_stage|pipe_alu|s~143_combout ;
wire \CPU|exe_stage|judge_ealu|y[22]~180_combout ;
wire \CPU|exe_stage|judge_ealu|y[22]~181_combout ;
wire \CPU|exe_stage|judge_ealu|y[22]~185_combout ;
wire \CPU|exe_stage|judge_ealu|y[22]~186_combout ;
wire \CPU|em_reg|malu[22]~feeder_combout ;
wire \CPU|wb_stage|y[22]~17_combout ;
wire \CPU|id_stage|rf|register[11][22]~regout ;
wire \CPU|id_stage|rf|register[10][22]~feeder_combout ;
wire \CPU|id_stage|rf|register[10][22]~regout ;
wire \CPU|id_stage|data_a|Mux9~1_combout ;
wire \CPU|id_stage|rf|register[2][22]~feeder_combout ;
wire \CPU|id_stage|rf|register[2][22]~regout ;
wire \CPU|id_stage|rf|register[3][22]~regout ;
wire \CPU|id_stage|rf|register[1][22]~feeder_combout ;
wire \CPU|id_stage|rf|register[1][22]~regout ;
wire \CPU|id_stage|rf|register[5][22]~regout ;
wire \CPU|id_stage|rf|register[7][22]~feeder_combout ;
wire \CPU|id_stage|rf|register[7][22]~regout ;
wire \CPU|id_stage|rf|register[6][22]~regout ;
wire \CPU|id_stage|rf|register[4][22]~regout ;
wire \CPU|id_stage|data_a|Mux9~12_combout ;
wire \CPU|id_stage|data_a|Mux9~13_combout ;
wire \CPU|id_stage|data_a|Mux9~14_combout ;
wire \CPU|id_stage|data_a|Mux9~15_combout ;
wire \CPU|id_stage|rf|register[29][22]~regout ;
wire \CPU|id_stage|rf|register[25][22]~regout ;
wire \CPU|id_stage|rf|register[17][22]~feeder_combout ;
wire \CPU|id_stage|rf|register[17][22]~regout ;
wire \CPU|id_stage|data_a|Mux9~2_combout ;
wire \CPU|id_stage|data_a|Mux9~3_combout ;
wire \CPU|id_stage|rf|register[31][22]~regout ;
wire \CPU|id_stage|rf|register[23][22]~regout ;
wire \CPU|id_stage|rf|register[19][22]~regout ;
wire \CPU|id_stage|data_a|Mux9~9_combout ;
wire \CPU|id_stage|rf|register[27][22]~regout ;
wire \CPU|id_stage|data_a|Mux9~10_combout ;
wire \CPU|id_stage|rf|register[20][22]~feeder_combout ;
wire \CPU|id_stage|rf|register[20][22]~regout ;
wire \CPU|id_stage|rf|register[28][22]~regout ;
wire \CPU|id_stage|rf|register[24][22]~regout ;
wire \CPU|id_stage|rf|register[16][22]~regout ;
wire \CPU|id_stage|data_a|Mux9~6_combout ;
wire \CPU|id_stage|data_a|Mux9~7_combout ;
wire \CPU|id_stage|rf|register[22][22]~feeder_combout ;
wire \CPU|id_stage|rf|register[22][22]~regout ;
wire \CPU|id_stage|rf|register[30][22]~regout ;
wire \CPU|id_stage|rf|register[26][22]~regout ;
wire \CPU|id_stage|rf|register[18][22]~regout ;
wire \CPU|id_stage|data_a|Mux9~4_combout ;
wire \CPU|id_stage|data_a|Mux9~5_combout ;
wire \CPU|id_stage|data_a|Mux9~8_combout ;
wire \CPU|id_stage|data_a|Mux9~11_combout ;
wire \CPU|id_stage|data_a|Mux9~16_combout ;
wire \CPU|id_stage|data_a|Mux9~19_combout ;
wire \CPU|id_stage|data_a|Mux9~20_combout ;
wire \CPU|id_stage|data_a|Mux9~combout ;
wire \CPU|id_stage|bpc[22]~40_combout ;
wire \CPU|if_stage|nextpc|Mux9~0_combout ;
wire \CPU|if_stage|nextpc|Mux9~1_combout ;
wire \CPU|if_stage|p4|y[20]~37 ;
wire \CPU|if_stage|p4|y[21]~39 ;
wire \CPU|if_stage|p4|y[22]~41 ;
wire \CPU|if_stage|p4|y[23]~42_combout ;
wire \CPU|inst_reg|dpc4[23]~14_combout ;
wire \CPU|de_reg|epc4[23]~14_combout ;
wire \CPU|exe_stage|ad4|y[22]~41 ;
wire \CPU|exe_stage|ad4|y[23]~43 ;
wire \CPU|exe_stage|ad4|y[24]~44_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~14_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~49_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~77_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~89_combout ;
wire \CPU|exe_stage|judge_ealu|y[24]~157_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~85_combout ;
wire \CPU|exe_stage|judge_ealu|y[24]~158_combout ;
wire \CPU|exe_stage|muxb|y[24]~25_combout ;
wire \CPU|exe_stage|pipe_alu|s~164_combout ;
wire \CPU|exe_stage|judge_ealu|y[24]~156_combout ;
wire \CPU|exe_stage|pipe_alu|s~145_combout ;
wire \CPU|exe_stage|pipe_alu|s~163_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~48_combout ;
wire \CPU|exe_stage|judge_ealu|y[24]~154_combout ;
wire \CPU|exe_stage|judge_ealu|y[27]~121_combout ;
wire \CPU|exe_stage|judge_ealu|y[24]~152_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~122_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~123_combout ;
wire \CPU|exe_stage|judge_ealu|y[24]~153_combout ;
wire \CPU|exe_stage|judge_ealu|y[24]~155_combout ;
wire \CPU|exe_stage|judge_ealu|y[24]~159_combout ;
wire \CPU|exe_stage|judge_ealu|y[24]~290_combout ;
wire \CPU|em_reg|malu[24]~feeder_combout ;
wire \CPU|id_stage|data_b|Mux7~10_combout ;
wire \CPU|id_stage|data_b|Mux7~11_combout ;
wire \CPU|id_stage|rf|register[3][24]~regout ;
wire \CPU|id_stage|rf|register[2][24]~regout ;
wire \CPU|id_stage|rf|register[1][24]~regout ;
wire \CPU|id_stage|data_b|Mux7~14_combout ;
wire \CPU|id_stage|rf|register[7][24]~feeder_combout ;
wire \CPU|id_stage|rf|register[7][24]~regout ;
wire \CPU|id_stage|rf|register[6][24]~regout ;
wire \CPU|id_stage|rf|register[5][24]~regout ;
wire \CPU|id_stage|rf|register[4][24]~feeder_combout ;
wire \CPU|id_stage|rf|register[4][24]~regout ;
wire \CPU|id_stage|data_b|Mux7~12_combout ;
wire \CPU|id_stage|data_b|Mux7~13_combout ;
wire \CPU|id_stage|data_b|Mux7~15_combout ;
wire \CPU|id_stage|data_b|Mux7~16_combout ;
wire \CPU|id_stage|data_b|Mux7~7_combout ;
wire \CPU|id_stage|data_b|Mux7~8_combout ;
wire \CPU|id_stage|data_b|Mux7~2_combout ;
wire \CPU|id_stage|data_b|Mux7~3_combout ;
wire \CPU|id_stage|rf|register[20][24]~feeder_combout ;
wire \CPU|id_stage|rf|register[20][24]~regout ;
wire \CPU|id_stage|rf|register[28][24]~feeder_combout ;
wire \CPU|id_stage|rf|register[28][24]~regout ;
wire \CPU|id_stage|rf|register[24][24]~regout ;
wire \CPU|id_stage|rf|register[16][24]~feeder_combout ;
wire \CPU|id_stage|rf|register[16][24]~regout ;
wire \CPU|id_stage|data_b|Mux7~4_combout ;
wire \CPU|id_stage|data_b|Mux7~5_combout ;
wire \CPU|id_stage|data_b|Mux7~6_combout ;
wire \CPU|id_stage|data_b|Mux7~9_combout ;
wire \CPU|id_stage|data_b|Mux7~19_combout ;
wire \CPU|id_stage|data_b|Mux7~20_combout ;
wire \CPU|id_stage|data_b|Mux7~combout ;
wire \CPU|mem_stage|mem_io_mux|y[23]~15_combout ;
wire \CPU|em_reg|malu[23]~feeder_combout ;
wire \CPU|wb_stage|y[23]~16_combout ;
wire \CPU|id_stage|rf|register[9][23]~regout ;
wire \CPU|id_stage|rf|register[11][23]~regout ;
wire \CPU|id_stage|rf|register[8][23]~regout ;
wire \CPU|id_stage|rf|register[10][23]~regout ;
wire \CPU|id_stage|data_a|Mux8~10_combout ;
wire \CPU|id_stage|data_a|Mux8~11_combout ;
wire \CPU|id_stage|rf|register[3][23]~feeder_combout ;
wire \CPU|id_stage|rf|register[3][23]~regout ;
wire \CPU|id_stage|rf|register[1][23]~feeder_combout ;
wire \CPU|id_stage|rf|register[1][23]~regout ;
wire \CPU|id_stage|rf|register[2][23]~feeder_combout ;
wire \CPU|id_stage|rf|register[2][23]~regout ;
wire \CPU|id_stage|data_a|Mux8~14_combout ;
wire \CPU|id_stage|rf|register[6][23]~regout ;
wire \CPU|id_stage|rf|register[5][23]~regout ;
wire \CPU|id_stage|rf|register[4][23]~feeder_combout ;
wire \CPU|id_stage|rf|register[4][23]~regout ;
wire \CPU|id_stage|data_a|Mux8~12_combout ;
wire \CPU|id_stage|data_a|Mux8~13_combout ;
wire \CPU|id_stage|data_a|Mux8~15_combout ;
wire \CPU|id_stage|data_a|Mux8~16_combout ;
wire \CPU|id_stage|rf|register[30][23]~feeder_combout ;
wire \CPU|id_stage|rf|register[30][23]~regout ;
wire \CPU|id_stage|rf|register[22][23]~feeder_combout ;
wire \CPU|id_stage|rf|register[22][23]~regout ;
wire \CPU|id_stage|rf|register[26][23]~feeder_combout ;
wire \CPU|id_stage|rf|register[26][23]~regout ;
wire \CPU|id_stage|rf|register[18][23]~feeder_combout ;
wire \CPU|id_stage|rf|register[18][23]~regout ;
wire \CPU|id_stage|data_a|Mux8~0_combout ;
wire \CPU|id_stage|data_a|Mux8~1_combout ;
wire \CPU|id_stage|rf|register[25][23]~regout ;
wire \CPU|id_stage|rf|register[21][23]~regout ;
wire \CPU|id_stage|rf|register[17][23]~feeder_combout ;
wire \CPU|id_stage|rf|register[17][23]~regout ;
wire \CPU|id_stage|data_a|Mux8~2_combout ;
wire \CPU|id_stage|data_a|Mux8~3_combout ;
wire \CPU|id_stage|rf|register[20][23]~regout ;
wire \CPU|id_stage|rf|register[28][23]~feeder_combout ;
wire \CPU|id_stage|rf|register[28][23]~regout ;
wire \CPU|id_stage|rf|register[24][23]~regout ;
wire \CPU|id_stage|rf|register[16][23]~regout ;
wire \CPU|id_stage|data_a|Mux8~4_combout ;
wire \CPU|id_stage|data_a|Mux8~5_combout ;
wire \CPU|id_stage|data_a|Mux8~6_combout ;
wire \CPU|id_stage|data_a|Mux8~9_combout ;
wire \CPU|id_stage|data_a|Mux8~19_combout ;
wire \CPU|id_stage|data_a|Mux8~20_combout ;
wire \CPU|id_stage|data_a|Mux8~combout ;
wire \CPU|exe_stage|pipe_alu|s~168_combout ;
wire \CPU|exe_stage|muxa|y[23]~11_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~45 ;
wire \CPU|exe_stage|pipe_alu|Add1~46_combout ;
wire \CPU|exe_stage|judge_ealu|y[23]~173_combout ;
wire \CPU|exe_stage|judge_ealu|y[23]~176_combout ;
wire \CPU|exe_stage|judge_ealu|y[23]~179_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~46_combout ;
wire \CPU|id_stage|data_b|Mux8~0_combout ;
wire \CPU|id_stage|data_b|Mux8~1_combout ;
wire \CPU|id_stage|rf|register[7][23]~feeder_combout ;
wire \CPU|id_stage|rf|register[7][23]~regout ;
wire \CPU|id_stage|data_b|Mux8~12_combout ;
wire \CPU|id_stage|data_b|Mux8~13_combout ;
wire \CPU|id_stage|data_b|Mux8~14_combout ;
wire \CPU|id_stage|data_b|Mux8~15_combout ;
wire \CPU|id_stage|rf|register[27][23]~regout ;
wire \CPU|id_stage|rf|register[23][23]~regout ;
wire \CPU|id_stage|rf|register[19][23]~regout ;
wire \CPU|id_stage|data_b|Mux8~9_combout ;
wire \CPU|id_stage|data_b|Mux8~10_combout ;
wire \CPU|id_stage|rf|register[29][23]~regout ;
wire \CPU|id_stage|data_b|Mux8~2_combout ;
wire \CPU|id_stage|data_b|Mux8~3_combout ;
wire \CPU|id_stage|data_b|Mux8~4_combout ;
wire \CPU|id_stage|data_b|Mux8~5_combout ;
wire \CPU|id_stage|data_b|Mux8~6_combout ;
wire \CPU|id_stage|data_b|Mux8~7_combout ;
wire \CPU|id_stage|data_b|Mux8~8_combout ;
wire \CPU|id_stage|data_b|Mux8~11_combout ;
wire \CPU|id_stage|data_b|Mux8~16_combout ;
wire \CPU|id_stage|data_b|Mux8~19_combout ;
wire \CPU|id_stage|data_b|Mux8~20_combout ;
wire \CPU|id_stage|data_b|Mux8~combout ;
wire \CPU|em_reg|mb[23]~feeder_combout ;
wire \CPU|mem_stage|mem_io_mux|y[20]~21_combout ;
wire \CPU|id_stage|rf|register[13][20]~regout ;
wire \CPU|id_stage|data_b|Mux11~17_combout ;
wire \CPU|id_stage|data_b|Mux11~18_combout ;
wire \CPU|id_stage|data_b|Mux11~0_combout ;
wire \CPU|id_stage|data_b|Mux11~1_combout ;
wire \CPU|id_stage|data_b|Mux11~9_combout ;
wire \CPU|id_stage|data_b|Mux11~10_combout ;
wire \CPU|id_stage|rf|register[24][20]~regout ;
wire \CPU|id_stage|rf|register[16][20]~regout ;
wire \CPU|id_stage|data_b|Mux11~6_combout ;
wire \CPU|id_stage|data_b|Mux11~7_combout ;
wire \CPU|id_stage|data_b|Mux11~4_combout ;
wire \CPU|id_stage|data_b|Mux11~5_combout ;
wire \CPU|id_stage|data_b|Mux11~8_combout ;
wire \CPU|id_stage|data_b|Mux11~2_combout ;
wire \CPU|id_stage|data_b|Mux11~3_combout ;
wire \CPU|id_stage|data_b|Mux11~11_combout ;
wire \CPU|id_stage|data_b|Mux11~12_combout ;
wire \CPU|id_stage|data_b|Mux11~13_combout ;
wire \CPU|id_stage|data_b|Mux11~14_combout ;
wire \CPU|id_stage|data_b|Mux11~15_combout ;
wire \CPU|id_stage|data_b|Mux11~16_combout ;
wire \CPU|id_stage|data_b|Mux11~19_combout ;
wire \CPU|id_stage|data_b|Mux11~20_combout ;
wire \CPU|id_stage|data_b|Mux11~combout ;
wire \CPU|mem_stage|mem_io_mux|y[12]~27_combout ;
wire \CPU|wb_stage|y[12]~28_combout ;
wire \CPU|id_stage|rf|register[11][12]~feeder_combout ;
wire \CPU|id_stage|rf|register[11][12]~regout ;
wire \CPU|id_stage|rf|register[9][12]~feeder_combout ;
wire \CPU|id_stage|rf|register[9][12]~regout ;
wire \CPU|id_stage|rf|register[10][12]~feeder_combout ;
wire \CPU|id_stage|rf|register[10][12]~regout ;
wire \CPU|id_stage|rf|register[8][12]~feeder_combout ;
wire \CPU|id_stage|rf|register[8][12]~regout ;
wire \CPU|id_stage|data_a|Mux19~10_combout ;
wire \CPU|id_stage|data_a|Mux19~11_combout ;
wire \CPU|id_stage|rf|register[3][12]~regout ;
wire \CPU|id_stage|rf|register[7][12]~regout ;
wire \CPU|id_stage|rf|register[5][12]~regout ;
wire \CPU|id_stage|rf|register[4][12]~regout ;
wire \CPU|id_stage|data_a|Mux19~12_combout ;
wire \CPU|id_stage|data_a|Mux19~13_combout ;
wire \CPU|id_stage|rf|register[1][12]~regout ;
wire \CPU|id_stage|rf|register[2][12]~regout ;
wire \CPU|id_stage|data_a|Mux19~14_combout ;
wire \CPU|id_stage|data_a|Mux19~15_combout ;
wire \CPU|id_stage|data_a|Mux19~16_combout ;
wire \CPU|id_stage|rf|register[31][12]~regout ;
wire \CPU|id_stage|rf|register[23][12]~feeder_combout ;
wire \CPU|id_stage|rf|register[23][12]~regout ;
wire \CPU|id_stage|rf|register[19][12]~regout ;
wire \CPU|id_stage|data_a|Mux19~7_combout ;
wire \CPU|id_stage|data_a|Mux19~8_combout ;
wire \CPU|id_stage|rf|register[21][12]~regout ;
wire \CPU|id_stage|rf|register[17][12]~regout ;
wire \CPU|id_stage|data_a|Mux19~2_combout ;
wire \CPU|id_stage|rf|register[25][12]~regout ;
wire \CPU|id_stage|rf|register[29][12]~feeder_combout ;
wire \CPU|id_stage|rf|register[29][12]~regout ;
wire \CPU|id_stage|data_a|Mux19~3_combout ;
wire \CPU|id_stage|rf|register[28][12]~feeder_combout ;
wire \CPU|id_stage|rf|register[28][12]~regout ;
wire \CPU|id_stage|rf|register[20][12]~regout ;
wire \CPU|id_stage|rf|register[24][12]~regout ;
wire \CPU|id_stage|rf|register[16][12]~regout ;
wire \CPU|id_stage|data_a|Mux19~4_combout ;
wire \CPU|id_stage|data_a|Mux19~5_combout ;
wire \CPU|id_stage|data_a|Mux19~6_combout ;
wire \CPU|id_stage|data_a|Mux19~9_combout ;
wire \CPU|id_stage|data_a|Mux19~19_combout ;
wire \CPU|id_stage|data_a|Mux19~20_combout ;
wire \CPU|id_stage|data_a|Mux19~combout ;
wire \CPU|exe_stage|muxa|y[12]~28_combout ;
wire \CPU|wb_stage|y[8]~21_combout ;
wire \CPU|id_stage|rf|register[15][8]~regout ;
wire \CPU|id_stage|rf|register[13][8]~feeder_combout ;
wire \CPU|id_stage|rf|register[13][8]~regout ;
wire \CPU|id_stage|rf|register[12][8]~feeder_combout ;
wire \CPU|id_stage|rf|register[12][8]~regout ;
wire \CPU|id_stage|rf|register[14][8]~feeder_combout ;
wire \CPU|id_stage|rf|register[14][8]~regout ;
wire \CPU|id_stage|data_a|Mux23~17_combout ;
wire \CPU|id_stage|data_a|Mux23~18_combout ;
wire \CPU|id_stage|rf|register[2][8]~regout ;
wire \CPU|id_stage|rf|register[3][8]~regout ;
wire \CPU|id_stage|rf|register[1][8]~regout ;
wire \CPU|id_stage|rf|register[7][8]~regout ;
wire \CPU|id_stage|rf|register[6][8]~regout ;
wire \CPU|id_stage|rf|register[4][8]~regout ;
wire \CPU|id_stage|data_a|Mux23~12_combout ;
wire \CPU|id_stage|data_a|Mux23~13_combout ;
wire \CPU|id_stage|data_a|Mux23~14_combout ;
wire \CPU|id_stage|data_a|Mux23~15_combout ;
wire \CPU|id_stage|rf|register[31][8]~regout ;
wire \CPU|id_stage|rf|register[23][8]~feeder_combout ;
wire \CPU|id_stage|rf|register[23][8]~regout ;
wire \CPU|id_stage|rf|register[19][8]~regout ;
wire \CPU|id_stage|data_a|Mux23~9_combout ;
wire \CPU|id_stage|rf|register[27][8]~regout ;
wire \CPU|id_stage|data_a|Mux23~10_combout ;
wire \CPU|id_stage|rf|register[25][8]~regout ;
wire \CPU|id_stage|rf|register[21][8]~regout ;
wire \CPU|id_stage|rf|register[17][8]~regout ;
wire \CPU|id_stage|data_a|Mux23~2_combout ;
wire \CPU|id_stage|data_a|Mux23~3_combout ;
wire \CPU|id_stage|rf|register[26][8]~feeder_combout ;
wire \CPU|id_stage|rf|register[26][8]~regout ;
wire \CPU|id_stage|rf|register[18][8]~feeder_combout ;
wire \CPU|id_stage|rf|register[18][8]~regout ;
wire \CPU|id_stage|data_a|Mux23~4_combout ;
wire \CPU|id_stage|rf|register[22][8]~regout ;
wire \CPU|id_stage|data_a|Mux23~5_combout ;
wire \CPU|id_stage|rf|register[28][8]~regout ;
wire \CPU|id_stage|rf|register[20][8]~feeder_combout ;
wire \CPU|id_stage|rf|register[20][8]~regout ;
wire \CPU|id_stage|rf|register[24][8]~regout ;
wire \CPU|id_stage|rf|register[16][8]~regout ;
wire \CPU|id_stage|data_a|Mux23~6_combout ;
wire \CPU|id_stage|data_a|Mux23~7_combout ;
wire \CPU|id_stage|data_a|Mux23~8_combout ;
wire \CPU|id_stage|data_a|Mux23~11_combout ;
wire \CPU|id_stage|data_a|Mux23~16_combout ;
wire \CPU|id_stage|data_a|Mux23~19_combout ;
wire \CPU|id_stage|data_a|Mux23~20_combout ;
wire \CPU|id_stage|data_a|Mux23~combout ;
wire \CPU|de_reg|ea[8]~feeder_combout ;
wire \CPU|exe_stage|muxa|y[8]~31_combout ;
wire \CPU|exe_stage|muxa|y[7]~5_combout ;
wire \CPU|exe_stage|muxa|y[6]~6_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~1 ;
wire \CPU|exe_stage|pipe_alu|Add0~3 ;
wire \CPU|exe_stage|pipe_alu|Add0~5 ;
wire \CPU|exe_stage|pipe_alu|Add0~7 ;
wire \CPU|exe_stage|pipe_alu|Add0~9 ;
wire \CPU|exe_stage|pipe_alu|Add0~11 ;
wire \CPU|exe_stage|pipe_alu|Add0~13 ;
wire \CPU|exe_stage|pipe_alu|Add0~15 ;
wire \CPU|exe_stage|pipe_alu|Add0~17 ;
wire \CPU|exe_stage|pipe_alu|Add0~19 ;
wire \CPU|exe_stage|pipe_alu|Add0~21 ;
wire \CPU|exe_stage|pipe_alu|Add0~23 ;
wire \CPU|exe_stage|pipe_alu|Add0~25 ;
wire \CPU|exe_stage|pipe_alu|Add0~27 ;
wire \CPU|exe_stage|pipe_alu|Add0~29 ;
wire \CPU|exe_stage|pipe_alu|Add0~31 ;
wire \CPU|exe_stage|pipe_alu|Add0~33 ;
wire \CPU|exe_stage|pipe_alu|Add0~34_combout ;
wire \CPU|exe_stage|ad4|y[17]~30_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~9_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~44_combout ;
wire \CPU|exe_stage|judge_ealu|y[17]~226_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~124_combout ;
wire \CPU|exe_stage|judge_ealu|y[17]~227_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~81_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~91_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~82_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~85_combout ;
wire \CPU|exe_stage|judge_ealu|y[17]~229_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~77_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~78_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~79_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~80_combout ;
wire \CPU|exe_stage|judge_ealu|y[17]~230_combout ;
wire \CPU|exe_stage|pipe_alu|s~180_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~31 ;
wire \CPU|exe_stage|pipe_alu|Add1~33 ;
wire \CPU|exe_stage|pipe_alu|Add1~34_combout ;
wire \CPU|exe_stage|judge_ealu|y[17]~228_combout ;
wire \CPU|exe_stage|judge_ealu|y[17]~231_combout ;
wire \CPU|exe_stage|judge_ealu|y[17]~232_combout ;
wire \CPU|wb_stage|y[17]~23_combout ;
wire \CPU|id_stage|rf|register[13][17]~feeder_combout ;
wire \CPU|id_stage|rf|register[13][17]~regout ;
wire \CPU|id_stage|rf|register[12][17]~regout ;
wire \CPU|id_stage|rf|register[14][17]~feeder_combout ;
wire \CPU|id_stage|rf|register[14][17]~regout ;
wire \CPU|id_stage|data_a|Mux14~17_combout ;
wire \CPU|id_stage|rf|register[15][17]~regout ;
wire \CPU|id_stage|data_a|Mux14~18_combout ;
wire \CPU|id_stage|rf|register[2][17]~feeder_combout ;
wire \CPU|id_stage|rf|register[2][17]~regout ;
wire \CPU|id_stage|rf|register[1][17]~feeder_combout ;
wire \CPU|id_stage|rf|register[1][17]~regout ;
wire \CPU|id_stage|rf|register[5][17]~regout ;
wire \CPU|id_stage|rf|register[7][17]~regout ;
wire \CPU|id_stage|rf|register[6][17]~feeder_combout ;
wire \CPU|id_stage|rf|register[6][17]~regout ;
wire \CPU|id_stage|rf|register[4][17]~regout ;
wire \CPU|id_stage|data_a|Mux14~12_combout ;
wire \CPU|id_stage|data_a|Mux14~13_combout ;
wire \CPU|id_stage|data_a|Mux14~14_combout ;
wire \CPU|id_stage|data_a|Mux14~15_combout ;
wire \CPU|id_stage|rf|register[25][17]~regout ;
wire \CPU|id_stage|rf|register[29][17]~regout ;
wire \CPU|id_stage|rf|register[21][17]~feeder_combout ;
wire \CPU|id_stage|rf|register[21][17]~regout ;
wire \CPU|id_stage|rf|register[17][17]~feeder_combout ;
wire \CPU|id_stage|rf|register[17][17]~regout ;
wire \CPU|id_stage|data_a|Mux14~2_combout ;
wire \CPU|id_stage|data_a|Mux14~3_combout ;
wire \CPU|id_stage|rf|register[22][17]~feeder_combout ;
wire \CPU|id_stage|rf|register[22][17]~regout ;
wire \CPU|id_stage|rf|register[30][17]~regout ;
wire \CPU|id_stage|rf|register[18][17]~feeder_combout ;
wire \CPU|id_stage|rf|register[18][17]~regout ;
wire \CPU|id_stage|rf|register[26][17]~regout ;
wire \CPU|id_stage|data_a|Mux14~4_combout ;
wire \CPU|id_stage|data_a|Mux14~5_combout ;
wire \CPU|id_stage|rf|register[28][17]~regout ;
wire \CPU|id_stage|rf|register[16][17]~regout ;
wire \CPU|id_stage|rf|register[24][17]~regout ;
wire \CPU|id_stage|data_a|Mux14~6_combout ;
wire \CPU|id_stage|data_a|Mux14~7_combout ;
wire \CPU|id_stage|data_a|Mux14~8_combout ;
wire \CPU|id_stage|data_a|Mux14~11_combout ;
wire \CPU|id_stage|data_a|Mux14~16_combout ;
wire \CPU|id_stage|data_a|Mux14~19_combout ;
wire \CPU|id_stage|data_a|Mux14~20_combout ;
wire \CPU|id_stage|data_a|Mux14~combout ;
wire \CPU|exe_stage|muxa|y[17]~22_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~35 ;
wire \CPU|exe_stage|pipe_alu|Add1~36_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~90_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~92_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~93_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~118_combout ;
wire \CPU|exe_stage|judge_ealu|y[18]~202_combout ;
wire \CPU|exe_stage|judge_ealu|y[18]~203_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~65_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~53_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~33_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~66_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~67_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~68_combout ;
wire \CPU|exe_stage|judge_ealu|y[18]~204_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~66_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~69_combout ;
wire \CPU|exe_stage|judge_ealu|y[18]~205_combout ;
wire \CPU|exe_stage|judge_ealu|y[18]~206_combout ;
wire \CPU|exe_stage|ad4|y[18]~32_combout ;
wire \CPU|exe_stage|judge_ealu|y[18]~207_combout ;
wire \CPU|wb_stage|y[18]~20_combout ;
wire \CPU|id_stage|rf|register[15][18]~regout ;
wire \CPU|id_stage|rf|register[14][18]~feeder_combout ;
wire \CPU|id_stage|rf|register[14][18]~regout ;
wire \CPU|id_stage|rf|register[13][18]~regout ;
wire \CPU|id_stage|rf|register[12][18]~regout ;
wire \CPU|id_stage|data_a|Mux13~17_combout ;
wire \CPU|id_stage|data_a|Mux13~18_combout ;
wire \CPU|id_stage|rf|register[19][18]~regout ;
wire \CPU|id_stage|rf|register[23][18]~feeder_combout ;
wire \CPU|id_stage|rf|register[23][18]~regout ;
wire \CPU|id_stage|data_a|Mux13~7_combout ;
wire \CPU|id_stage|rf|register[31][18]~regout ;
wire \CPU|id_stage|data_a|Mux13~8_combout ;
wire \CPU|id_stage|rf|register[22][18]~regout ;
wire \CPU|id_stage|rf|register[30][18]~regout ;
wire \CPU|id_stage|rf|register[26][18]~regout ;
wire \CPU|id_stage|rf|register[18][18]~regout ;
wire \CPU|id_stage|data_a|Mux13~0_combout ;
wire \CPU|id_stage|data_a|Mux13~1_combout ;
wire \CPU|id_stage|rf|register[20][18]~regout ;
wire \CPU|id_stage|rf|register[24][18]~regout ;
wire \CPU|id_stage|rf|register[16][18]~regout ;
wire \CPU|id_stage|data_a|Mux13~4_combout ;
wire \CPU|id_stage|rf|register[28][18]~feeder_combout ;
wire \CPU|id_stage|rf|register[28][18]~regout ;
wire \CPU|id_stage|data_a|Mux13~5_combout ;
wire \CPU|id_stage|rf|register[29][18]~regout ;
wire \CPU|id_stage|rf|register[25][18]~regout ;
wire \CPU|id_stage|rf|register[21][18]~regout ;
wire \CPU|id_stage|rf|register[17][18]~feeder_combout ;
wire \CPU|id_stage|rf|register[17][18]~regout ;
wire \CPU|id_stage|data_a|Mux13~2_combout ;
wire \CPU|id_stage|data_a|Mux13~3_combout ;
wire \CPU|id_stage|data_a|Mux13~6_combout ;
wire \CPU|id_stage|data_a|Mux13~9_combout ;
wire \CPU|id_stage|rf|register[11][18]~regout ;
wire \CPU|id_stage|rf|register[9][18]~regout ;
wire \CPU|id_stage|data_a|Mux13~11_combout ;
wire \CPU|id_stage|rf|register[3][18]~regout ;
wire \CPU|id_stage|rf|register[2][18]~feeder_combout ;
wire \CPU|id_stage|rf|register[2][18]~regout ;
wire \CPU|id_stage|rf|register[1][18]~feeder_combout ;
wire \CPU|id_stage|rf|register[1][18]~regout ;
wire \CPU|id_stage|data_a|Mux13~14_combout ;
wire \CPU|id_stage|rf|register[7][18]~feeder_combout ;
wire \CPU|id_stage|rf|register[7][18]~regout ;
wire \CPU|id_stage|rf|register[5][18]~feeder_combout ;
wire \CPU|id_stage|rf|register[5][18]~regout ;
wire \CPU|id_stage|rf|register[4][18]~feeder_combout ;
wire \CPU|id_stage|rf|register[4][18]~regout ;
wire \CPU|id_stage|data_a|Mux13~12_combout ;
wire \CPU|id_stage|data_a|Mux13~13_combout ;
wire \CPU|id_stage|data_a|Mux13~15_combout ;
wire \CPU|id_stage|data_a|Mux13~16_combout ;
wire \CPU|id_stage|data_a|Mux13~19_combout ;
wire \CPU|id_stage|data_a|Mux13~20_combout ;
wire \CPU|id_stage|data_a|Mux13~combout ;
wire \CPU|exe_stage|muxa|y[18]~18_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~35 ;
wire \CPU|exe_stage|pipe_alu|Add0~37 ;
wire \CPU|exe_stage|pipe_alu|Add0~38_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~70_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~71_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~74_combout ;
wire \CPU|exe_stage|judge_ealu|y[19]~197_combout ;
wire \CPU|exe_stage|judge_ealu|y[19]~198_combout ;
wire \CPU|exe_stage|pipe_alu|s~174_combout ;
wire \CPU|exe_stage|judge_ealu|y[19]~196_combout ;
wire \CPU|exe_stage|judge_ealu|y[19]~199_combout ;
wire \CPU|exe_stage|judge_ealu|y[19]~200_combout ;
wire \CPU|id_stage|data_b|Mux12~11_combout ;
wire \CPU|id_stage|data_b|Mux12~12_combout ;
wire \CPU|id_stage|data_b|Mux12~13_combout ;
wire \CPU|id_stage|data_b|Mux12~15_combout ;
wire \CPU|id_stage|data_b|Mux12~16_combout ;
wire \CPU|id_stage|rf|register[29][19]~regout ;
wire \CPU|id_stage|rf|register[17][19]~regout ;
wire \CPU|id_stage|rf|register[21][19]~feeder_combout ;
wire \CPU|id_stage|rf|register[21][19]~regout ;
wire \CPU|id_stage|data_b|Mux12~2_combout ;
wire \CPU|id_stage|data_b|Mux12~3_combout ;
wire \CPU|id_stage|data_b|Mux12~4_combout ;
wire \CPU|id_stage|data_b|Mux12~5_combout ;
wire \CPU|id_stage|data_b|Mux12~6_combout ;
wire \CPU|id_stage|rf|register[30][19]~regout ;
wire \CPU|id_stage|data_b|Mux12~0_combout ;
wire \CPU|id_stage|data_b|Mux12~1_combout ;
wire \CPU|id_stage|data_b|Mux12~9_combout ;
wire \CPU|id_stage|data_b|Mux12~19_combout ;
wire \CPU|id_stage|data_b|Mux12~20_combout ;
wire \CPU|id_stage|data_b|Mux12~combout ;
wire \CPU|de_reg|eb[19]~feeder_combout ;
wire \CPU|mem_stage|mem_io_mux|y[18]~19_combout ;
wire \CPU|id_stage|data_b|Mux13~17_combout ;
wire \CPU|id_stage|data_b|Mux13~18_combout ;
wire \CPU|id_stage|data_b|Mux13~9_combout ;
wire \CPU|id_stage|data_b|Mux13~10_combout ;
wire \CPU|id_stage|data_b|Mux13~4_combout ;
wire \CPU|id_stage|data_b|Mux13~5_combout ;
wire \CPU|id_stage|data_b|Mux13~6_combout ;
wire \CPU|id_stage|data_b|Mux13~7_combout ;
wire \CPU|id_stage|data_b|Mux13~8_combout ;
wire \CPU|id_stage|data_b|Mux13~11_combout ;
wire \CPU|id_stage|rf|register[6][18]~feeder_combout ;
wire \CPU|id_stage|rf|register[6][18]~regout ;
wire \CPU|id_stage|data_b|Mux13~12_combout ;
wire \CPU|id_stage|data_b|Mux13~13_combout ;
wire \CPU|id_stage|data_b|Mux13~14_combout ;
wire \CPU|id_stage|data_b|Mux13~15_combout ;
wire \CPU|id_stage|data_b|Mux13~16_combout ;
wire \CPU|id_stage|data_b|Mux13~19_combout ;
wire \CPU|id_stage|data_b|Mux13~20_combout ;
wire \CPU|id_stage|data_b|Mux13~combout ;
wire \CPU|mem_stage|mem_io_mux|y[17]~22_combout ;
wire \CPU|id_stage|data_b|Mux14~17_combout ;
wire \CPU|id_stage|data_b|Mux14~18_combout ;
wire \CPU|id_stage|rf|register[31][17]~feeder_combout ;
wire \CPU|id_stage|rf|register[31][17]~regout ;
wire \CPU|id_stage|rf|register[23][17]~regout ;
wire \CPU|id_stage|rf|register[19][17]~regout ;
wire \CPU|id_stage|data_b|Mux14~7_combout ;
wire \CPU|id_stage|data_b|Mux14~8_combout ;
wire \CPU|id_stage|data_b|Mux14~0_combout ;
wire \CPU|id_stage|data_b|Mux14~1_combout ;
wire \CPU|id_stage|rf|register[20][17]~regout ;
wire \CPU|id_stage|data_b|Mux14~4_combout ;
wire \CPU|id_stage|data_b|Mux14~5_combout ;
wire \CPU|id_stage|data_b|Mux14~2_combout ;
wire \CPU|id_stage|data_b|Mux14~3_combout ;
wire \CPU|id_stage|data_b|Mux14~6_combout ;
wire \CPU|id_stage|data_b|Mux14~9_combout ;
wire \CPU|id_stage|rf|register[11][17]~regout ;
wire \CPU|id_stage|rf|register[9][17]~feeder_combout ;
wire \CPU|id_stage|rf|register[9][17]~regout ;
wire \CPU|id_stage|rf|register[10][17]~feeder_combout ;
wire \CPU|id_stage|rf|register[10][17]~regout ;
wire \CPU|id_stage|rf|register[8][17]~feeder_combout ;
wire \CPU|id_stage|rf|register[8][17]~regout ;
wire \CPU|id_stage|data_b|Mux14~10_combout ;
wire \CPU|id_stage|data_b|Mux14~11_combout ;
wire \CPU|id_stage|data_b|Mux14~14_combout ;
wire \CPU|id_stage|data_b|Mux14~12_combout ;
wire \CPU|id_stage|data_b|Mux14~13_combout ;
wire \CPU|id_stage|data_b|Mux14~15_combout ;
wire \CPU|id_stage|data_b|Mux14~16_combout ;
wire \CPU|id_stage|data_b|Mux14~19_combout ;
wire \CPU|id_stage|data_b|Mux14~20_combout ;
wire \CPU|id_stage|data_b|Mux14~combout ;
wire \CPU|mem_stage|mem_io_mux|y[16]~23_combout ;
wire \CPU|id_stage|data_b|Mux15~17_combout ;
wire \CPU|id_stage|data_b|Mux15~18_combout ;
wire \CPU|id_stage|rf|register[10][16]~regout ;
wire \CPU|id_stage|rf|register[8][16]~regout ;
wire \CPU|id_stage|data_b|Mux15~0_combout ;
wire \CPU|id_stage|data_b|Mux15~1_combout ;
wire \CPU|id_stage|data_b|Mux15~6_combout ;
wire \CPU|id_stage|data_b|Mux15~7_combout ;
wire \CPU|id_stage|rf|register[30][16]~feeder_combout ;
wire \CPU|id_stage|rf|register[30][16]~regout ;
wire \CPU|id_stage|data_b|Mux15~4_combout ;
wire \CPU|id_stage|data_b|Mux15~5_combout ;
wire \CPU|id_stage|data_b|Mux15~8_combout ;
wire \CPU|id_stage|data_b|Mux15~2_combout ;
wire \CPU|id_stage|data_b|Mux15~3_combout ;
wire \CPU|id_stage|data_b|Mux15~11_combout ;
wire \CPU|id_stage|data_b|Mux15~12_combout ;
wire \CPU|id_stage|data_b|Mux15~13_combout ;
wire \CPU|id_stage|data_b|Mux15~14_combout ;
wire \CPU|id_stage|data_b|Mux15~15_combout ;
wire \CPU|id_stage|data_b|Mux15~16_combout ;
wire \CPU|id_stage|data_b|Mux15~19_combout ;
wire \CPU|id_stage|data_b|Mux15~20_combout ;
wire \CPU|id_stage|data_b|Mux15~combout ;
wire \CPU|de_reg|eb[16]~feeder_combout ;
wire \CPU|mem_stage|mem_io_mux|y[15]~24_combout ;
wire \CPU|id_stage|data_b|Mux16~17_combout ;
wire \CPU|id_stage|data_b|Mux16~18_combout ;
wire \CPU|id_stage|rf|register[31][15]~regout ;
wire \CPU|id_stage|rf|register[19][15]~feeder_combout ;
wire \CPU|id_stage|rf|register[19][15]~regout ;
wire \CPU|id_stage|rf|register[23][15]~feeder_combout ;
wire \CPU|id_stage|rf|register[23][15]~regout ;
wire \CPU|id_stage|data_b|Mux16~7_combout ;
wire \CPU|id_stage|data_b|Mux16~8_combout ;
wire \CPU|id_stage|data_b|Mux16~2_combout ;
wire \CPU|id_stage|data_b|Mux16~3_combout ;
wire \CPU|id_stage|rf|register[28][15]~regout ;
wire \CPU|id_stage|data_b|Mux16~4_combout ;
wire \CPU|id_stage|data_b|Mux16~5_combout ;
wire \CPU|id_stage|data_b|Mux16~6_combout ;
wire \CPU|id_stage|data_b|Mux16~9_combout ;
wire \CPU|id_stage|rf|register[11][15]~regout ;
wire \CPU|id_stage|rf|register[8][15]~regout ;
wire \CPU|id_stage|rf|register[10][15]~regout ;
wire \CPU|id_stage|data_b|Mux16~10_combout ;
wire \CPU|id_stage|data_b|Mux16~11_combout ;
wire \CPU|id_stage|data_b|Mux16~12_combout ;
wire \CPU|id_stage|data_b|Mux16~13_combout ;
wire \CPU|id_stage|data_b|Mux16~15_combout ;
wire \CPU|id_stage|data_b|Mux16~16_combout ;
wire \CPU|id_stage|data_b|Mux16~19_combout ;
wire \CPU|id_stage|data_b|Mux16~20_combout ;
wire \CPU|id_stage|data_b|Mux16~combout ;
wire \CPU|mem_stage|mem_io_mux|y[21]~17_combout ;
wire \CPU|id_stage|data_b|Mux10~17_combout ;
wire \CPU|id_stage|data_b|Mux10~18_combout ;
wire \CPU|id_stage|data_b|Mux10~8_combout ;
wire \CPU|id_stage|data_b|Mux10~4_combout ;
wire \CPU|id_stage|data_b|Mux10~5_combout ;
wire \CPU|id_stage|rf|register[29][21]~regout ;
wire \CPU|id_stage|data_b|Mux10~2_combout ;
wire \CPU|id_stage|data_b|Mux10~3_combout ;
wire \CPU|id_stage|data_b|Mux10~6_combout ;
wire \CPU|id_stage|rf|register[30][21]~regout ;
wire \CPU|id_stage|rf|register[18][21]~feeder_combout ;
wire \CPU|id_stage|rf|register[18][21]~regout ;
wire \CPU|id_stage|rf|register[26][21]~regout ;
wire \CPU|id_stage|data_b|Mux10~0_combout ;
wire \CPU|id_stage|data_b|Mux10~1_combout ;
wire \CPU|id_stage|data_b|Mux10~9_combout ;
wire \CPU|id_stage|data_b|Mux10~19_combout ;
wire \CPU|id_stage|data_b|Mux10~20_combout ;
wire \CPU|id_stage|data_b|Mux10~combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~32_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~33_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~84_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~50_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~37_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~45_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~47_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~80_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~75_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~94_combout ;
wire \CPU|exe_stage|judge_ealu|y[9]~270_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~86_combout ;
wire \CPU|exe_stage|judge_ealu|y[9]~271_combout ;
wire \CPU|exe_stage|judge_ealu|y[14]~213_combout ;
wire \CPU|exe_stage|pipe_alu|s~141_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~125_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~126_combout ;
wire \CPU|exe_stage|judge_ealu|y[9]~272_combout ;
wire \CPU|exe_stage|judge_ealu|y[9]~273_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~18_combout ;
wire \CPU|exe_stage|muxa|y[9]~8_combout ;
wire \CPU|exe_stage|judge_ealu|y[9]~267_combout ;
wire \CPU|exe_stage|judge_ealu|y[9]~268_combout ;
wire \CPU|exe_stage|judge_ealu|y[9]~269_combout ;
wire \CPU|exe_stage|judge_ealu|y[9]~274_combout ;
wire \CPU|id_stage|rf|register[15][9]~feeder_combout ;
wire \CPU|id_stage|rf|register[15][9]~regout ;
wire \CPU|id_stage|rf|register[14][9]~feeder_combout ;
wire \CPU|id_stage|rf|register[14][9]~regout ;
wire \CPU|id_stage|rf|register[13][9]~regout ;
wire \CPU|id_stage|rf|register[12][9]~regout ;
wire \CPU|id_stage|data_a|Mux22~17_combout ;
wire \CPU|id_stage|data_a|Mux22~18_combout ;
wire \CPU|id_stage|rf|register[27][9]~regout ;
wire \CPU|id_stage|rf|register[31][9]~regout ;
wire \CPU|id_stage|rf|register[19][9]~feeder_combout ;
wire \CPU|id_stage|rf|register[19][9]~regout ;
wire \CPU|id_stage|rf|register[23][9]~feeder_combout ;
wire \CPU|id_stage|rf|register[23][9]~regout ;
wire \CPU|id_stage|data_a|Mux22~7_combout ;
wire \CPU|id_stage|data_a|Mux22~8_combout ;
wire \CPU|id_stage|rf|register[30][9]~regout ;
wire \CPU|id_stage|rf|register[22][9]~regout ;
wire \CPU|id_stage|data_a|Mux22~1_combout ;
wire \CPU|id_stage|rf|register[25][9]~regout ;
wire \CPU|id_stage|rf|register[21][9]~regout ;
wire \CPU|id_stage|rf|register[17][9]~regout ;
wire \CPU|id_stage|data_a|Mux22~2_combout ;
wire \CPU|id_stage|rf|register[29][9]~regout ;
wire \CPU|id_stage|data_a|Mux22~3_combout ;
wire \CPU|id_stage|rf|register[20][9]~regout ;
wire \CPU|id_stage|rf|register[28][9]~regout ;
wire \CPU|id_stage|rf|register[24][9]~regout ;
wire \CPU|id_stage|rf|register[16][9]~regout ;
wire \CPU|id_stage|data_a|Mux22~4_combout ;
wire \CPU|id_stage|data_a|Mux22~5_combout ;
wire \CPU|id_stage|data_a|Mux22~6_combout ;
wire \CPU|id_stage|data_a|Mux22~9_combout ;
wire \CPU|id_stage|data_a|Mux22~19_combout ;
wire \CPU|id_stage|data_a|Mux22~20_combout ;
wire \CPU|id_stage|data_a|Mux22~combout ;
wire \CPU|if_stage|nextpc|Mux22~0_combout ;
wire \CPU|if_stage|nextpc|Mux22~1_combout ;
wire \CPU|if_stage|p4|y[9]~15 ;
wire \CPU|if_stage|p4|y[10]~17 ;
wire \CPU|if_stage|p4|y[11]~19 ;
wire \CPU|if_stage|p4|y[12]~20_combout ;
wire \CPU|inst_reg|dpc4[12]~25_combout ;
wire \CPU|de_reg|epc4[12]~25_combout ;
wire \CPU|exe_stage|ad4|y[12]~20_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~24_combout ;
wire \CPU|exe_stage|judge_ealu|y[12]~251_combout ;
wire \CPU|exe_stage|judge_ealu|y[12]~252_combout ;
wire \CPU|exe_stage|judge_ealu|y[12]~253_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~71_combout ;
wire \CPU|exe_stage|judge_ealu|y[12]~255_combout ;
wire \CPU|exe_stage|pipe_alu|s~133_combout ;
wire \CPU|exe_stage|judge_ealu|y[12]~256_combout ;
wire \CPU|exe_stage|judge_ealu|y[12]~257_combout ;
wire \CPU|exe_stage|judge_ealu|y[12]~258_combout ;
wire \CPU|em_reg|malu[12]~feeder_combout ;
wire \CPU|id_stage|data_b|Mux19~0_combout ;
wire \CPU|id_stage|data_b|Mux19~1_combout ;
wire \CPU|id_stage|rf|register[13][12]~regout ;
wire \CPU|id_stage|rf|register[14][12]~regout ;
wire \CPU|id_stage|rf|register[12][12]~feeder_combout ;
wire \CPU|id_stage|rf|register[12][12]~regout ;
wire \CPU|id_stage|data_b|Mux19~17_combout ;
wire \CPU|id_stage|data_b|Mux19~18_combout ;
wire \CPU|id_stage|data_b|Mux19~2_combout ;
wire \CPU|id_stage|data_b|Mux19~3_combout ;
wire \CPU|id_stage|rf|register[27][12]~regout ;
wire \CPU|id_stage|data_b|Mux19~9_combout ;
wire \CPU|id_stage|data_b|Mux19~10_combout ;
wire \CPU|id_stage|rf|register[18][12]~regout ;
wire \CPU|id_stage|rf|register[26][12]~feeder_combout ;
wire \CPU|id_stage|rf|register[26][12]~regout ;
wire \CPU|id_stage|data_b|Mux19~4_combout ;
wire \CPU|id_stage|rf|register[30][12]~regout ;
wire \CPU|id_stage|data_b|Mux19~5_combout ;
wire \CPU|id_stage|data_b|Mux19~6_combout ;
wire \CPU|id_stage|data_b|Mux19~7_combout ;
wire \CPU|id_stage|data_b|Mux19~8_combout ;
wire \CPU|id_stage|data_b|Mux19~11_combout ;
wire \CPU|id_stage|rf|register[6][12]~regout ;
wire \CPU|id_stage|data_b|Mux19~12_combout ;
wire \CPU|id_stage|data_b|Mux19~13_combout ;
wire \CPU|id_stage|data_b|Mux19~14_combout ;
wire \CPU|id_stage|data_b|Mux19~15_combout ;
wire \CPU|id_stage|data_b|Mux19~16_combout ;
wire \CPU|id_stage|data_b|Mux19~19_combout ;
wire \CPU|id_stage|data_b|Mux19~20_combout ;
wire \CPU|id_stage|data_b|Mux19~combout ;
wire \CPU|mem_stage|mem_io_mux|y[22]~16_combout ;
wire \CPU|id_stage|data_b|Mux9~1_combout ;
wire \CPU|id_stage|rf|register[21][22]~regout ;
wire \CPU|id_stage|data_b|Mux9~2_combout ;
wire \CPU|id_stage|data_b|Mux9~3_combout ;
wire \CPU|id_stage|data_b|Mux9~9_combout ;
wire \CPU|id_stage|data_b|Mux9~10_combout ;
wire \CPU|id_stage|data_b|Mux9~6_combout ;
wire \CPU|id_stage|data_b|Mux9~7_combout ;
wire \CPU|id_stage|data_b|Mux9~4_combout ;
wire \CPU|id_stage|data_b|Mux9~5_combout ;
wire \CPU|id_stage|data_b|Mux9~8_combout ;
wire \CPU|id_stage|data_b|Mux9~11_combout ;
wire \CPU|id_stage|data_b|Mux9~12_combout ;
wire \CPU|id_stage|data_b|Mux9~13_combout ;
wire \CPU|id_stage|data_b|Mux9~14_combout ;
wire \CPU|id_stage|data_b|Mux9~15_combout ;
wire \CPU|id_stage|data_b|Mux9~16_combout ;
wire \CPU|id_stage|data_b|Mux9~19_combout ;
wire \CPU|id_stage|data_b|Mux9~20_combout ;
wire \CPU|id_stage|data_b|Mux9~combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~32_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~72_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~24_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~73_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~8_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~10_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~87_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~88_combout ;
wire \CPU|exe_stage|pipe_alu|s~132_combout ;
wire \CPU|exe_stage|judge_ealu|y[11]~280_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~20_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~22_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~82_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~94_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~76_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~93_combout ;
wire \CPU|exe_stage|judge_ealu|y[11]~278_combout ;
wire \CPU|exe_stage|judge_ealu|y[11]~279_combout ;
wire \CPU|exe_stage|judge_ealu|y[11]~281_combout ;
wire \CPU|exe_stage|judge_ealu|y[11]~282_combout ;
wire \CPU|id_stage|data_b|Mux20~12_combout ;
wire \CPU|id_stage|data_b|Mux20~13_combout ;
wire \CPU|id_stage|rf|register[1][11]~regout ;
wire \CPU|id_stage|rf|register[2][11]~regout ;
wire \CPU|id_stage|data_b|Mux20~14_combout ;
wire \CPU|id_stage|data_b|Mux20~15_combout ;
wire \CPU|id_stage|data_b|Mux20~10_combout ;
wire \CPU|id_stage|data_b|Mux20~11_combout ;
wire \CPU|id_stage|data_b|Mux20~16_combout ;
wire \CPU|id_stage|data_b|Mux20~4_combout ;
wire \CPU|id_stage|data_b|Mux20~5_combout ;
wire \CPU|id_stage|rf|register[25][11]~regout ;
wire \CPU|id_stage|data_b|Mux20~2_combout ;
wire \CPU|id_stage|data_b|Mux20~3_combout ;
wire \CPU|id_stage|data_b|Mux20~6_combout ;
wire \CPU|id_stage|rf|register[31][11]~regout ;
wire \CPU|id_stage|data_b|Mux20~7_combout ;
wire \CPU|id_stage|data_b|Mux20~8_combout ;
wire \CPU|id_stage|data_b|Mux20~9_combout ;
wire \CPU|id_stage|data_b|Mux20~19_combout ;
wire \CPU|id_stage|data_b|Mux20~20_combout ;
wire \CPU|id_stage|data_b|Mux20~combout ;
wire \CPU|em_reg|mb[11]~feeder_combout ;
wire \CPU|mem_stage|mem_io_mux|y[10]~28_combout ;
wire \CPU|exe_stage|ad4|y[10]~16_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~20_combout ;
wire \CPU|wb_stage|y[10]~29_combout ;
wire \CPU|id_stage|rf|register[15][10]~feeder_combout ;
wire \CPU|id_stage|rf|register[15][10]~regout ;
wire \CPU|id_stage|rf|register[13][10]~regout ;
wire \CPU|id_stage|rf|register[14][10]~regout ;
wire \CPU|id_stage|rf|register[12][10]~regout ;
wire \CPU|id_stage|data_a|Mux21~17_combout ;
wire \CPU|id_stage|data_a|Mux21~18_combout ;
wire \CPU|id_stage|rf|register[21][10]~regout ;
wire \CPU|id_stage|rf|register[17][10]~regout ;
wire \CPU|id_stage|data_a|Mux21~2_combout ;
wire \CPU|id_stage|rf|register[25][10]~regout ;
wire \CPU|id_stage|rf|register[29][10]~feeder_combout ;
wire \CPU|id_stage|rf|register[29][10]~regout ;
wire \CPU|id_stage|data_a|Mux21~3_combout ;
wire \CPU|id_stage|rf|register[27][10]~regout ;
wire \CPU|id_stage|rf|register[23][10]~feeder_combout ;
wire \CPU|id_stage|rf|register[23][10]~regout ;
wire \CPU|id_stage|rf|register[19][10]~regout ;
wire \CPU|id_stage|data_a|Mux21~9_combout ;
wire \CPU|id_stage|data_a|Mux21~10_combout ;
wire \CPU|id_stage|rf|register[20][10]~regout ;
wire \CPU|id_stage|rf|register[28][10]~regout ;
wire \CPU|id_stage|rf|register[24][10]~regout ;
wire \CPU|id_stage|rf|register[16][10]~regout ;
wire \CPU|id_stage|data_a|Mux21~6_combout ;
wire \CPU|id_stage|data_a|Mux21~7_combout ;
wire \CPU|id_stage|rf|register[22][10]~feeder_combout ;
wire \CPU|id_stage|rf|register[22][10]~regout ;
wire \CPU|id_stage|rf|register[26][10]~feeder_combout ;
wire \CPU|id_stage|rf|register[26][10]~regout ;
wire \CPU|id_stage|rf|register[18][10]~regout ;
wire \CPU|id_stage|data_a|Mux21~4_combout ;
wire \CPU|id_stage|data_a|Mux21~5_combout ;
wire \CPU|id_stage|data_a|Mux21~8_combout ;
wire \CPU|id_stage|data_a|Mux21~11_combout ;
wire \CPU|id_stage|rf|register[3][10]~feeder_combout ;
wire \CPU|id_stage|rf|register[3][10]~regout ;
wire \CPU|id_stage|rf|register[2][10]~regout ;
wire \CPU|id_stage|rf|register[1][10]~regout ;
wire \CPU|id_stage|rf|register[5][10]~regout ;
wire \CPU|id_stage|rf|register[7][10]~regout ;
wire \CPU|id_stage|rf|register[6][10]~feeder_combout ;
wire \CPU|id_stage|rf|register[6][10]~regout ;
wire \CPU|id_stage|rf|register[4][10]~feeder_combout ;
wire \CPU|id_stage|rf|register[4][10]~regout ;
wire \CPU|id_stage|data_a|Mux21~12_combout ;
wire \CPU|id_stage|data_a|Mux21~13_combout ;
wire \CPU|id_stage|data_a|Mux21~14_combout ;
wire \CPU|id_stage|data_a|Mux21~15_combout ;
wire \CPU|id_stage|data_a|Mux21~16_combout ;
wire \CPU|id_stage|data_a|Mux21~19_combout ;
wire \CPU|id_stage|data_a|Mux21~20_combout ;
wire \CPU|id_stage|data_a|Mux21~combout ;
wire \CPU|de_reg|ea[10]~feeder_combout ;
wire \CPU|exe_stage|muxa|y[10]~30_combout ;
wire \CPU|exe_stage|judge_ealu|y[10]~259_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~20_combout ;
wire \CPU|exe_stage|judge_ealu|y[10]~260_combout ;
wire \CPU|exe_stage|judge_ealu|y[10]~261_combout ;
wire \CPU|exe_stage|judge_ealu|y[10]~263_combout ;
wire \CPU|exe_stage|pipe_alu|s~131_combout ;
wire \CPU|exe_stage|judge_ealu|y[10]~264_combout ;
wire \CPU|exe_stage|judge_ealu|y[10]~265_combout ;
wire \CPU|exe_stage|judge_ealu|y[10]~266_combout ;
wire \CPU|id_stage|rf|register[8][10]~regout ;
wire \CPU|id_stage|rf|register[9][10]~regout ;
wire \CPU|id_stage|data_b|Mux21~0_combout ;
wire \CPU|id_stage|rf|register[11][10]~regout ;
wire \CPU|id_stage|rf|register[10][10]~regout ;
wire \CPU|id_stage|data_b|Mux21~1_combout ;
wire \CPU|id_stage|data_b|Mux21~17_combout ;
wire \CPU|id_stage|data_b|Mux21~18_combout ;
wire \CPU|id_stage|data_b|Mux21~2_combout ;
wire \CPU|id_stage|data_b|Mux21~3_combout ;
wire \CPU|id_stage|data_b|Mux21~6_combout ;
wire \CPU|id_stage|data_b|Mux21~7_combout ;
wire \CPU|id_stage|rf|register[30][10]~regout ;
wire \CPU|id_stage|data_b|Mux21~4_combout ;
wire \CPU|id_stage|data_b|Mux21~5_combout ;
wire \CPU|id_stage|data_b|Mux21~8_combout ;
wire \CPU|id_stage|data_b|Mux21~9_combout ;
wire \CPU|id_stage|data_b|Mux21~10_combout ;
wire \CPU|id_stage|data_b|Mux21~11_combout ;
wire \CPU|id_stage|data_b|Mux21~12_combout ;
wire \CPU|id_stage|data_b|Mux21~13_combout ;
wire \CPU|id_stage|data_b|Mux21~14_combout ;
wire \CPU|id_stage|data_b|Mux21~15_combout ;
wire \CPU|id_stage|data_b|Mux21~16_combout ;
wire \CPU|id_stage|data_b|Mux21~19_combout ;
wire \CPU|id_stage|data_b|Mux21~20_combout ;
wire \CPU|id_stage|data_b|Mux21~combout ;
wire \CPU|de_reg|eb[10]~feeder_combout ;
wire \CPU|mem_stage|mem_io_mux|y[9]~29_combout ;
wire \CPU|wb_stage|y[9]~30_combout ;
wire \CPU|id_stage|rf|register[11][9]~regout ;
wire \CPU|id_stage|rf|register[9][9]~feeder_combout ;
wire \CPU|id_stage|rf|register[9][9]~regout ;
wire \CPU|id_stage|rf|register[8][9]~regout ;
wire \CPU|id_stage|rf|register[10][9]~regout ;
wire \CPU|id_stage|data_b|Mux22~10_combout ;
wire \CPU|id_stage|data_b|Mux22~11_combout ;
wire \CPU|id_stage|rf|register[1][9]~regout ;
wire \CPU|id_stage|rf|register[2][9]~regout ;
wire \CPU|id_stage|data_b|Mux22~14_combout ;
wire \CPU|id_stage|rf|register[4][9]~regout ;
wire \CPU|id_stage|rf|register[5][9]~regout ;
wire \CPU|id_stage|data_b|Mux22~12_combout ;
wire \CPU|id_stage|rf|register[7][9]~regout ;
wire \CPU|id_stage|rf|register[6][9]~regout ;
wire \CPU|id_stage|data_b|Mux22~13_combout ;
wire \CPU|id_stage|data_b|Mux22~15_combout ;
wire \CPU|id_stage|data_b|Mux22~16_combout ;
wire \CPU|id_stage|rf|register[18][9]~regout ;
wire \CPU|id_stage|rf|register[26][9]~regout ;
wire \CPU|id_stage|data_b|Mux22~0_combout ;
wire \CPU|id_stage|data_b|Mux22~1_combout ;
wire \CPU|id_stage|data_b|Mux22~7_combout ;
wire \CPU|id_stage|data_b|Mux22~8_combout ;
wire \CPU|id_stage|data_b|Mux22~4_combout ;
wire \CPU|id_stage|data_b|Mux22~5_combout ;
wire \CPU|id_stage|data_b|Mux22~2_combout ;
wire \CPU|id_stage|data_b|Mux22~3_combout ;
wire \CPU|id_stage|data_b|Mux22~6_combout ;
wire \CPU|id_stage|data_b|Mux22~9_combout ;
wire \CPU|id_stage|data_b|Mux22~19_combout ;
wire \CPU|id_stage|data_b|Mux22~20_combout ;
wire \CPU|id_stage|data_b|Mux22~combout ;
wire \CPU|em_reg|mb[9]~feeder_combout ;
wire \CPU|mem_stage|mem_io_mux|y[25]~14_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~47 ;
wire \CPU|exe_stage|pipe_alu|Add1~49 ;
wire \CPU|exe_stage|pipe_alu|Add1~50_combout ;
wire \CPU|wb_stage|y[25]~15_combout ;
wire \CPU|id_stage|rf|register[12][25]~regout ;
wire \CPU|id_stage|rf|register[13][25]~regout ;
wire \CPU|id_stage|data_a|Mux6~17_combout ;
wire \CPU|id_stage|rf|register[14][25]~regout ;
wire \CPU|id_stage|data_a|Mux6~18_combout ;
wire \CPU|id_stage|rf|register[31][25]~feeder_combout ;
wire \CPU|id_stage|rf|register[31][25]~regout ;
wire \CPU|id_stage|rf|register[27][25]~regout ;
wire \CPU|id_stage|rf|register[19][25]~regout ;
wire \CPU|id_stage|rf|register[23][25]~feeder_combout ;
wire \CPU|id_stage|rf|register[23][25]~regout ;
wire \CPU|id_stage|data_a|Mux6~7_combout ;
wire \CPU|id_stage|data_a|Mux6~8_combout ;
wire \CPU|id_stage|rf|register[29][25]~feeder_combout ;
wire \CPU|id_stage|rf|register[29][25]~regout ;
wire \CPU|id_stage|rf|register[25][25]~feeder_combout ;
wire \CPU|id_stage|rf|register[25][25]~regout ;
wire \CPU|id_stage|rf|register[17][25]~regout ;
wire \CPU|id_stage|rf|register[21][25]~feeder_combout ;
wire \CPU|id_stage|rf|register[21][25]~regout ;
wire \CPU|id_stage|data_a|Mux6~2_combout ;
wire \CPU|id_stage|data_a|Mux6~3_combout ;
wire \CPU|id_stage|rf|register[20][25]~regout ;
wire \CPU|id_stage|rf|register[24][25]~feeder_combout ;
wire \CPU|id_stage|rf|register[24][25]~regout ;
wire \CPU|id_stage|rf|register[16][25]~regout ;
wire \CPU|id_stage|data_a|Mux6~4_combout ;
wire \CPU|id_stage|data_a|Mux6~5_combout ;
wire \CPU|id_stage|data_a|Mux6~6_combout ;
wire \CPU|id_stage|data_a|Mux6~9_combout ;
wire \CPU|id_stage|data_a|Mux6~19_combout ;
wire \CPU|id_stage|data_a|Mux6~20_combout ;
wire \CPU|id_stage|data_a|Mux6~combout ;
wire \CPU|de_reg|ea[25]~feeder_combout ;
wire \CPU|exe_stage|pipe_alu|s~166_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~50_combout ;
wire \CPU|exe_stage|judge_ealu|y[25]~162_combout ;
wire \CPU|exe_stage|judge_ealu|y[25]~161_combout ;
wire \CPU|exe_stage|judge_ealu|y[25]~163_combout ;
wire \CPU|exe_stage|judge_ealu|y[25]~164_combout ;
wire \CPU|exe_stage|judge_ealu|y[25]~165_combout ;
wire \CPU|exe_stage|judge_ealu|y[25]~166_combout ;
wire \CPU|exe_stage|judge_ealu|y[25]~167_combout ;
wire \CPU|exe_stage|judge_ealu|y[25]~291_combout ;
wire \CPU|id_stage|rf|register[10][25]~regout ;
wire \CPU|id_stage|rf|register[9][25]~regout ;
wire \CPU|id_stage|rf|register[8][25]~regout ;
wire \CPU|id_stage|data_b|Mux6~6_combout ;
wire \CPU|id_stage|data_b|Mux6~7_combout ;
wire \CPU|id_stage|data_b|Mux6~23_combout ;
wire \CPU|id_stage|rf|register[15][25]~regout ;
wire \CPU|id_stage|data_b|Mux6~24_combout ;
wire \CPU|id_stage|rf|register[2][25]~feeder_combout ;
wire \CPU|id_stage|rf|register[2][25]~regout ;
wire \CPU|id_stage|rf|register[3][25]~feeder_combout ;
wire \CPU|id_stage|rf|register[3][25]~regout ;
wire \CPU|id_stage|rf|register[1][25]~feeder_combout ;
wire \CPU|id_stage|rf|register[1][25]~regout ;
wire \CPU|id_stage|rf|register[5][25]~regout ;
wire \CPU|id_stage|rf|register[4][25]~feeder_combout ;
wire \CPU|id_stage|rf|register[4][25]~regout ;
wire \CPU|id_stage|rf|register[6][25]~regout ;
wire \CPU|id_stage|data_b|Mux6~18_combout ;
wire \CPU|id_stage|data_b|Mux6~19_combout ;
wire \CPU|id_stage|data_b|Mux6~20_combout ;
wire \CPU|id_stage|data_b|Mux6~21_combout ;
wire \CPU|id_stage|data_b|Mux6~8_combout ;
wire \CPU|id_stage|data_b|Mux6~9_combout ;
wire \CPU|id_stage|data_b|Mux6~15_combout ;
wire \CPU|id_stage|data_b|Mux6~16_combout ;
wire \CPU|id_stage|data_b|Mux6~12_combout ;
wire \CPU|id_stage|data_b|Mux6~13_combout ;
wire \CPU|id_stage|rf|register[30][25]~regout ;
wire \CPU|id_stage|rf|register[18][25]~feeder_combout ;
wire \CPU|id_stage|rf|register[18][25]~regout ;
wire \CPU|id_stage|rf|register[26][25]~feeder_combout ;
wire \CPU|id_stage|rf|register[26][25]~regout ;
wire \CPU|id_stage|data_b|Mux6~10_combout ;
wire \CPU|id_stage|data_b|Mux6~11_combout ;
wire \CPU|id_stage|data_b|Mux6~14_combout ;
wire \CPU|id_stage|data_b|Mux6~17_combout ;
wire \CPU|id_stage|data_b|Mux6~22_combout ;
wire \CPU|id_stage|data_b|Mux6~25_combout ;
wire \CPU|id_stage|data_b|Mux6~26_combout ;
wire \CPU|id_stage|data_b|Mux6~combout ;
wire \CPU|exe_stage|muxb|y[25]~24_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~51 ;
wire \CPU|exe_stage|pipe_alu|Add1~53 ;
wire \CPU|exe_stage|pipe_alu|Add1~54_combout ;
wire \CPU|exe_stage|judge_ealu|y[27]~128_combout ;
wire \CPU|exe_stage|judge_ealu|y[27]~131_combout ;
wire \CPU|exe_stage|judge_ealu|y[27]~288_combout ;
wire \CPU|em_reg|malu[27]~feeder_combout ;
wire \CPU|wb_stage|y[27]~10_combout ;
wire \CPU|id_stage|rf|register[15][27]~feeder_combout ;
wire \CPU|id_stage|rf|register[15][27]~regout ;
wire \CPU|id_stage|rf|register[13][27]~regout ;
wire \CPU|id_stage|rf|register[14][27]~regout ;
wire \CPU|id_stage|data_b|Mux4~17_combout ;
wire \CPU|id_stage|data_b|Mux4~18_combout ;
wire \CPU|id_stage|rf|register[2][27]~feeder_combout ;
wire \CPU|id_stage|rf|register[2][27]~regout ;
wire \CPU|id_stage|rf|register[1][27]~feeder_combout ;
wire \CPU|id_stage|rf|register[1][27]~regout ;
wire \CPU|id_stage|rf|register[5][27]~regout ;
wire \CPU|id_stage|rf|register[7][27]~regout ;
wire \CPU|id_stage|rf|register[4][27]~regout ;
wire \CPU|id_stage|rf|register[6][27]~regout ;
wire \CPU|id_stage|data_b|Mux4~12_combout ;
wire \CPU|id_stage|data_b|Mux4~13_combout ;
wire \CPU|id_stage|data_b|Mux4~14_combout ;
wire \CPU|id_stage|data_b|Mux4~15_combout ;
wire \CPU|id_stage|rf|register[30][27]~regout ;
wire \CPU|id_stage|rf|register[18][27]~regout ;
wire \CPU|id_stage|rf|register[26][27]~regout ;
wire \CPU|id_stage|data_b|Mux4~4_combout ;
wire \CPU|id_stage|data_b|Mux4~5_combout ;
wire \CPU|id_stage|rf|register[20][27]~regout ;
wire \CPU|id_stage|rf|register[28][27]~regout ;
wire \CPU|id_stage|rf|register[16][27]~regout ;
wire \CPU|id_stage|rf|register[24][27]~regout ;
wire \CPU|id_stage|data_b|Mux4~6_combout ;
wire \CPU|id_stage|data_b|Mux4~7_combout ;
wire \CPU|id_stage|data_b|Mux4~8_combout ;
wire \CPU|id_stage|rf|register[31][27]~regout ;
wire \CPU|id_stage|rf|register[27][27]~regout ;
wire \CPU|id_stage|rf|register[19][27]~regout ;
wire \CPU|id_stage|rf|register[23][27]~regout ;
wire \CPU|id_stage|data_b|Mux4~9_combout ;
wire \CPU|id_stage|data_b|Mux4~10_combout ;
wire \CPU|id_stage|data_b|Mux4~11_combout ;
wire \CPU|id_stage|data_b|Mux4~16_combout ;
wire \CPU|id_stage|data_b|Mux4~19_combout ;
wire \CPU|id_stage|data_b|Mux4~20_combout ;
wire \CPU|id_stage|data_b|Mux4~combout ;
wire \CPU|em_reg|mb[27]~feeder_combout ;
wire \CPU|mem_stage|mem_io_mux|y[26]~12_combout ;
wire \CPU|id_stage|rf|register[29][26]~regout ;
wire \CPU|id_stage|rf|register[25][26]~regout ;
wire \CPU|id_stage|rf|register[21][26]~regout ;
wire \CPU|id_stage|rf|register[17][26]~regout ;
wire \CPU|id_stage|data_b|Mux5~2_combout ;
wire \CPU|id_stage|data_b|Mux5~3_combout ;
wire \CPU|id_stage|data_b|Mux5~4_combout ;
wire \CPU|id_stage|data_b|Mux5~5_combout ;
wire \CPU|id_stage|data_b|Mux5~6_combout ;
wire \CPU|id_stage|rf|register[31][26]~feeder_combout ;
wire \CPU|id_stage|rf|register[31][26]~regout ;
wire \CPU|id_stage|data_b|Mux5~7_combout ;
wire \CPU|id_stage|data_b|Mux5~8_combout ;
wire \CPU|id_stage|data_b|Mux5~0_combout ;
wire \CPU|id_stage|data_b|Mux5~1_combout ;
wire \CPU|id_stage|data_b|Mux5~9_combout ;
wire \CPU|id_stage|rf|register[11][26]~regout ;
wire \CPU|id_stage|data_b|Mux5~11_combout ;
wire \CPU|id_stage|data_b|Mux5~14_combout ;
wire \CPU|id_stage|data_b|Mux5~12_combout ;
wire \CPU|id_stage|data_b|Mux5~13_combout ;
wire \CPU|id_stage|data_b|Mux5~15_combout ;
wire \CPU|id_stage|data_b|Mux5~16_combout ;
wire \CPU|id_stage|data_b|Mux5~19_combout ;
wire \CPU|id_stage|data_b|Mux5~20_combout ;
wire \CPU|id_stage|data_b|Mux5~combout ;
wire \CPU|em_reg|mb[26]~feeder_combout ;
wire \CPU|id_stage|data_b|Mux24~10_combout ;
wire \CPU|id_stage|data_b|Mux24~11_combout ;
wire \CPU|id_stage|data_b|Mux24~12_combout ;
wire \CPU|id_stage|data_b|Mux24~13_combout ;
wire \CPU|id_stage|data_b|Mux24~15_combout ;
wire \CPU|id_stage|data_b|Mux24~16_combout ;
wire \CPU|id_stage|rf|register[12][7]~regout ;
wire \CPU|id_stage|rf|register[13][7]~regout ;
wire \CPU|id_stage|data_b|Mux24~17_combout ;
wire \CPU|id_stage|rf|register[14][7]~regout ;
wire \CPU|id_stage|data_b|Mux24~18_combout ;
wire \CPU|id_stage|rf|register[26][7]~regout ;
wire \CPU|id_stage|rf|register[18][7]~regout ;
wire \CPU|id_stage|data_b|Mux24~0_combout ;
wire \CPU|id_stage|rf|register[22][7]~regout ;
wire \CPU|id_stage|rf|register[30][7]~regout ;
wire \CPU|id_stage|data_b|Mux24~1_combout ;
wire \CPU|id_stage|rf|register[20][7]~regout ;
wire \CPU|id_stage|data_b|Mux24~4_combout ;
wire \CPU|id_stage|data_b|Mux24~5_combout ;
wire \CPU|id_stage|rf|register[25][7]~feeder_combout ;
wire \CPU|id_stage|rf|register[25][7]~regout ;
wire \CPU|id_stage|data_b|Mux24~2_combout ;
wire \CPU|id_stage|data_b|Mux24~3_combout ;
wire \CPU|id_stage|data_b|Mux24~6_combout ;
wire \CPU|id_stage|data_b|Mux24~9_combout ;
wire \CPU|id_stage|data_b|Mux24~19_combout ;
wire \CPU|id_stage|data_b|Mux24~20_combout ;
wire \CPU|id_stage|data_b|Mux24~combout ;
wire \CPU|mem_stage|mem_io_mux|y[31]~7_combout ;
wire \CPU|wb_stage|y[31]~8_combout ;
wire \CPU|id_stage|rf|register[14][31]~regout ;
wire \CPU|id_stage|rf|register[12][31]~regout ;
wire \CPU|id_stage|rf|register[13][31]~regout ;
wire \CPU|id_stage|data_a|Mux0~17_combout ;
wire \CPU|id_stage|data_a|Mux0~18_combout ;
wire \CPU|id_stage|rf|register[30][31]~regout ;
wire \CPU|id_stage|rf|register[22][31]~feeder_combout ;
wire \CPU|id_stage|rf|register[22][31]~regout ;
wire \CPU|id_stage|data_a|Mux0~1_combout ;
wire \CPU|id_stage|rf|register[21][31]~regout ;
wire \CPU|id_stage|rf|register[17][31]~feeder_combout ;
wire \CPU|id_stage|rf|register[17][31]~regout ;
wire \CPU|id_stage|data_a|Mux0~2_combout ;
wire \CPU|id_stage|rf|register[29][31]~regout ;
wire \CPU|id_stage|data_a|Mux0~3_combout ;
wire \CPU|id_stage|rf|register[28][31]~regout ;
wire \CPU|id_stage|rf|register[16][31]~regout ;
wire \CPU|id_stage|data_a|Mux0~4_combout ;
wire \CPU|id_stage|data_a|Mux0~5_combout ;
wire \CPU|id_stage|data_a|Mux0~6_combout ;
wire \CPU|id_stage|rf|register[31][31]~regout ;
wire \CPU|id_stage|rf|register[27][31]~feeder_combout ;
wire \CPU|id_stage|rf|register[27][31]~regout ;
wire \CPU|id_stage|rf|register[19][31]~regout ;
wire \CPU|id_stage|rf|register[23][31]~regout ;
wire \CPU|id_stage|data_a|Mux0~7_combout ;
wire \CPU|id_stage|data_a|Mux0~8_combout ;
wire \CPU|id_stage|data_a|Mux0~9_combout ;
wire \CPU|id_stage|data_a|Mux0~19_combout ;
wire \CPU|id_stage|data_a|Mux0~20_combout ;
wire \CPU|id_stage|data_a|Mux0~combout ;
wire \CPU|exe_stage|pipe_alu|Mux0~11_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~65_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~63_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~66_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~58_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~57_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~59_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~60_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~67_combout ;
wire \CPU|exe_stage|pipe_alu|Mux0~2_combout ;
wire \CPU|exe_stage|pipe_alu|Mux0~3_combout ;
wire \CPU|exe_stage|pipe_alu|Mux0~10_combout ;
wire \CPU|exe_stage|judge_ealu|y[31]~102_combout ;
wire \CPU|id_stage|rf|register[15][31]~feeder_combout ;
wire \CPU|id_stage|rf|register[15][31]~regout ;
wire \CPU|id_stage|data_b|Mux0~17_combout ;
wire \CPU|id_stage|data_b|Mux0~18_combout ;
wire \CPU|id_stage|rf|register[25][31]~regout ;
wire \CPU|id_stage|data_b|Mux0~2_combout ;
wire \CPU|id_stage|data_b|Mux0~3_combout ;
wire \CPU|id_stage|rf|register[20][31]~regout ;
wire \CPU|id_stage|rf|register[24][31]~regout ;
wire \CPU|id_stage|data_b|Mux0~4_combout ;
wire \CPU|id_stage|data_b|Mux0~5_combout ;
wire \CPU|id_stage|data_b|Mux0~6_combout ;
wire \CPU|id_stage|rf|register[26][31]~regout ;
wire \CPU|id_stage|rf|register[18][31]~regout ;
wire \CPU|id_stage|data_b|Mux0~0_combout ;
wire \CPU|id_stage|data_b|Mux0~1_combout ;
wire \CPU|id_stage|data_b|Mux0~9_combout ;
wire \CPU|id_stage|data_b|Mux0~19_combout ;
wire \CPU|id_stage|data_b|Mux0~20_combout ;
wire \CPU|id_stage|data_b|Mux0~combout ;
wire \CPU|de_reg|eb[31]~feeder_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~61_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~62_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~92_combout ;
wire \CPU|exe_stage|judge_ealu|y[4]~59_combout ;
wire \CPU|exe_stage|pipe_alu|s~128_combout ;
wire \CPU|exe_stage|pipe_alu|s~135_combout ;
wire \CPU|exe_stage|pipe_alu|Add8~0_combout ;
wire \CPU|exe_stage|pipe_alu|Add12~2_combout ;
wire \CPU|exe_stage|pipe_alu|Add10~1 ;
wire \CPU|exe_stage|pipe_alu|Add10~3 ;
wire \CPU|exe_stage|pipe_alu|Add10~5 ;
wire \CPU|exe_stage|pipe_alu|Add10~6_combout ;
wire \CPU|exe_stage|pipe_alu|Add10~4_combout ;
wire \CPU|exe_stage|pipe_alu|s~136_combout ;
wire \CPU|exe_stage|pipe_alu|Add4~1_combout ;
wire \CPU|exe_stage|pipe_alu|Add4~0_combout ;
wire \CPU|exe_stage|pipe_alu|Add3~0_combout ;
wire \CPU|exe_stage|pipe_alu|Add7~0_combout ;
wire \CPU|exe_stage|pipe_alu|Add6~0_combout ;
wire \CPU|exe_stage|pipe_alu|Add7~2_combout ;
wire \CPU|exe_stage|pipe_alu|Add10~0_combout ;
wire \CPU|exe_stage|pipe_alu|Add14~1 ;
wire \CPU|exe_stage|pipe_alu|Add14~3 ;
wire \CPU|exe_stage|pipe_alu|Add14~5 ;
wire \CPU|exe_stage|pipe_alu|Add14~6_combout ;
wire \CPU|exe_stage|pipe_alu|Add14~4_combout ;
wire \CPU|exe_stage|pipe_alu|Add14~2_combout ;
wire \CPU|exe_stage|pipe_alu|Add14~0_combout ;
wire \CPU|exe_stage|pipe_alu|Add15~1 ;
wire \CPU|exe_stage|pipe_alu|Add15~3 ;
wire \CPU|exe_stage|pipe_alu|Add15~5 ;
wire \CPU|exe_stage|pipe_alu|Add15~6_combout ;
wire \CPU|exe_stage|pipe_alu|Add15~4_combout ;
wire \CPU|exe_stage|pipe_alu|s~152_combout ;
wire \CPU|exe_stage|pipe_alu|s~151_combout ;
wire \CPU|exe_stage|pipe_alu|s~153_combout ;
wire \CPU|exe_stage|pipe_alu|Add20~1_combout ;
wire \CPU|exe_stage|pipe_alu|Add20~2_combout ;
wire \CPU|exe_stage|pipe_alu|Add18~1 ;
wire \CPU|exe_stage|pipe_alu|Add18~2_combout ;
wire \CPU|exe_stage|pipe_alu|s~147_combout ;
wire \CPU|exe_stage|pipe_alu|s~149_combout ;
wire \CPU|exe_stage|pipe_alu|Add28~2_combout ;
wire \CPU|exe_stage|pipe_alu|Add26~0_combout ;
wire \CPU|exe_stage|pipe_alu|Add22~1 ;
wire \CPU|exe_stage|pipe_alu|Add22~2_combout ;
wire \CPU|exe_stage|pipe_alu|Add15~0_combout ;
wire \CPU|exe_stage|pipe_alu|Add30~1 ;
wire \CPU|exe_stage|pipe_alu|Add30~3 ;
wire \CPU|exe_stage|pipe_alu|Add30~5 ;
wire \CPU|exe_stage|pipe_alu|Add30~6_combout ;
wire \CPU|exe_stage|pipe_alu|Add30~4_combout ;
wire \CPU|exe_stage|pipe_alu|Add31~3 ;
wire \CPU|exe_stage|pipe_alu|Add31~5 ;
wire \CPU|exe_stage|pipe_alu|Add31~7 ;
wire \CPU|exe_stage|pipe_alu|Add31~9 ;
wire \CPU|exe_stage|pipe_alu|Add31~10_combout ;
wire \CPU|exe_stage|judge_ealu|y[4]~62_combout ;
wire \CPU|exe_stage|judge_ealu|y[4]~63_combout ;
wire \CPU|id_stage|data_b|Mux27~20_combout ;
wire \CPU|wb_stage|y[4]~4_combout ;
wire \CPU|id_stage|rf|register[14][4]~regout ;
wire \CPU|id_stage|rf|register[12][4]~regout ;
wire \CPU|id_stage|data_b|Mux27~2_combout ;
wire \CPU|id_stage|rf|register[13][4]~regout ;
wire \CPU|id_stage|rf|register[15][4]~feeder_combout ;
wire \CPU|id_stage|rf|register[15][4]~regout ;
wire \CPU|id_stage|data_b|Mux27~3_combout ;
wire \CPU|id_stage|rf|register[10][4]~feeder_combout ;
wire \CPU|id_stage|rf|register[10][4]~regout ;
wire \CPU|id_stage|rf|register[11][4]~feeder_combout ;
wire \CPU|id_stage|rf|register[11][4]~regout ;
wire \CPU|id_stage|rf|register[8][4]~feeder_combout ;
wire \CPU|id_stage|rf|register[8][4]~regout ;
wire \CPU|id_stage|rf|register[9][4]~feeder_combout ;
wire \CPU|id_stage|rf|register[9][4]~regout ;
wire \CPU|id_stage|data_b|Mux27~0_combout ;
wire \CPU|id_stage|data_b|Mux27~1_combout ;
wire \CPU|id_stage|rf|register[21][4]~regout ;
wire \CPU|id_stage|rf|register[17][4]~regout ;
wire \CPU|id_stage|data_b|Mux27~8_combout ;
wire \CPU|id_stage|rf|register[25][4]~regout ;
wire \CPU|id_stage|rf|register[29][4]~regout ;
wire \CPU|id_stage|data_b|Mux27~9_combout ;
wire \CPU|id_stage|rf|register[19][4]~feeder_combout ;
wire \CPU|id_stage|rf|register[19][4]~regout ;
wire \CPU|id_stage|rf|register[23][4]~feeder_combout ;
wire \CPU|id_stage|rf|register[23][4]~regout ;
wire \CPU|id_stage|data_b|Mux27~15_combout ;
wire \CPU|id_stage|rf|register[27][4]~regout ;
wire \CPU|id_stage|data_b|Mux27~16_combout ;
wire \CPU|id_stage|rf|register[28][4]~feeder_combout ;
wire \CPU|id_stage|rf|register[28][4]~regout ;
wire \CPU|id_stage|rf|register[24][4]~regout ;
wire \CPU|id_stage|rf|register[16][4]~regout ;
wire \CPU|id_stage|data_b|Mux27~12_combout ;
wire \CPU|id_stage|data_b|Mux27~13_combout ;
wire \CPU|id_stage|rf|register[30][4]~regout ;
wire \CPU|id_stage|rf|register[22][4]~regout ;
wire \CPU|id_stage|rf|register[18][4]~regout ;
wire \CPU|id_stage|rf|register[26][4]~feeder_combout ;
wire \CPU|id_stage|rf|register[26][4]~regout ;
wire \CPU|id_stage|data_b|Mux27~10_combout ;
wire \CPU|id_stage|data_b|Mux27~11_combout ;
wire \CPU|id_stage|data_b|Mux27~14_combout ;
wire \CPU|id_stage|data_b|Mux27~17_combout ;
wire \CPU|id_stage|rf|register[3][4]~feeder_combout ;
wire \CPU|id_stage|rf|register[3][4]~regout ;
wire \CPU|id_stage|rf|register[2][4]~regout ;
wire \CPU|id_stage|rf|register[5][4]~regout ;
wire \CPU|id_stage|rf|register[7][4]~regout ;
wire \CPU|id_stage|rf|register[4][4]~regout ;
wire \CPU|id_stage|rf|register[6][4]~feeder_combout ;
wire \CPU|id_stage|rf|register[6][4]~regout ;
wire \CPU|id_stage|data_b|Mux27~4_combout ;
wire \CPU|id_stage|data_b|Mux27~5_combout ;
wire \CPU|id_stage|data_b|Mux27~6_combout ;
wire \CPU|id_stage|data_b|Mux27~7_combout ;
wire \CPU|id_stage|data_b|Mux27~18_combout ;
wire \CPU|id_stage|data_b|Mux27~19_combout ;
wire \CPU|id_stage|data_b|Mux27~21_combout ;
wire \CPU|id_stage|data_b|Mux27~combout ;
wire \CPU|mem_stage|mem_io_mux|y[1]~3_combout ;
wire \CPU|wb_stage|y[1]~3_combout ;
wire \CPU|id_stage|rf|register[9][1]~regout ;
wire \CPU|id_stage|rf|register[10][1]~regout ;
wire \CPU|id_stage|rf|register[8][1]~feeder_combout ;
wire \CPU|id_stage|rf|register[8][1]~regout ;
wire \CPU|id_stage|data_b|Mux30~10_combout ;
wire \CPU|id_stage|rf|register[11][1]~feeder_combout ;
wire \CPU|id_stage|rf|register[11][1]~regout ;
wire \CPU|id_stage|data_b|Mux30~11_combout ;
wire \CPU|id_stage|rf|register[2][1]~regout ;
wire \CPU|id_stage|rf|register[1][1]~regout ;
wire \CPU|id_stage|data_b|Mux30~14_combout ;
wire \CPU|id_stage|rf|register[3][1]~feeder_combout ;
wire \CPU|id_stage|rf|register[3][1]~regout ;
wire \CPU|id_stage|rf|register[7][1]~feeder_combout ;
wire \CPU|id_stage|rf|register[7][1]~regout ;
wire \CPU|id_stage|rf|register[6][1]~regout ;
wire \CPU|id_stage|rf|register[5][1]~feeder_combout ;
wire \CPU|id_stage|rf|register[5][1]~regout ;
wire \CPU|id_stage|rf|register[4][1]~feeder_combout ;
wire \CPU|id_stage|rf|register[4][1]~regout ;
wire \CPU|id_stage|data_b|Mux30~12_combout ;
wire \CPU|id_stage|data_b|Mux30~13_combout ;
wire \CPU|id_stage|data_b|Mux30~15_combout ;
wire \CPU|id_stage|data_b|Mux30~16_combout ;
wire \CPU|id_stage|rf|register[23][1]~regout ;
wire \CPU|id_stage|rf|register[19][1]~regout ;
wire \CPU|id_stage|data_b|Mux30~7_combout ;
wire \CPU|id_stage|rf|register[27][1]~regout ;
wire \CPU|id_stage|data_b|Mux30~8_combout ;
wire \CPU|id_stage|rf|register[30][1]~regout ;
wire \CPU|id_stage|rf|register[22][1]~regout ;
wire \CPU|id_stage|rf|register[26][1]~regout ;
wire \CPU|id_stage|rf|register[18][1]~regout ;
wire \CPU|id_stage|data_b|Mux30~0_combout ;
wire \CPU|id_stage|data_b|Mux30~1_combout ;
wire \CPU|id_stage|rf|register[20][1]~feeder_combout ;
wire \CPU|id_stage|rf|register[20][1]~regout ;
wire \CPU|id_stage|rf|register[28][1]~regout ;
wire \CPU|id_stage|rf|register[24][1]~regout ;
wire \CPU|id_stage|rf|register[16][1]~regout ;
wire \CPU|id_stage|data_b|Mux30~4_combout ;
wire \CPU|id_stage|data_b|Mux30~5_combout ;
wire \CPU|id_stage|rf|register[29][1]~regout ;
wire \CPU|id_stage|rf|register[25][1]~regout ;
wire \CPU|id_stage|data_b|Mux30~3_combout ;
wire \CPU|id_stage|data_b|Mux30~6_combout ;
wire \CPU|id_stage|data_b|Mux30~9_combout ;
wire \CPU|id_stage|data_b|Mux30~19_combout ;
wire \CPU|id_stage|data_b|Mux30~20_combout ;
wire \CPU|id_stage|data_b|Mux30~combout ;
wire \CPU|mem_stage|mem_io_mux|y[27]~9_combout ;
wire \CPU|id_stage|rf|register[12][27]~regout ;
wire \CPU|id_stage|data_a|Mux4~17_combout ;
wire \CPU|id_stage|data_a|Mux4~18_combout ;
wire \CPU|id_stage|data_a|Mux4~12_combout ;
wire \CPU|id_stage|data_a|Mux4~13_combout ;
wire \CPU|id_stage|data_a|Mux4~14_combout ;
wire \CPU|id_stage|data_a|Mux4~15_combout ;
wire \CPU|id_stage|rf|register[9][27]~regout ;
wire \CPU|id_stage|rf|register[11][27]~regout ;
wire \CPU|id_stage|rf|register[8][27]~regout ;
wire \CPU|id_stage|rf|register[10][27]~regout ;
wire \CPU|id_stage|data_a|Mux4~10_combout ;
wire \CPU|id_stage|data_a|Mux4~11_combout ;
wire \CPU|id_stage|data_a|Mux4~16_combout ;
wire \CPU|id_stage|data_a|Mux4~5_combout ;
wire \CPU|id_stage|rf|register[29][27]~feeder_combout ;
wire \CPU|id_stage|rf|register[29][27]~regout ;
wire \CPU|id_stage|rf|register[21][27]~regout ;
wire \CPU|id_stage|rf|register[17][27]~regout ;
wire \CPU|id_stage|data_a|Mux4~2_combout ;
wire \CPU|id_stage|rf|register[25][27]~feeder_combout ;
wire \CPU|id_stage|rf|register[25][27]~regout ;
wire \CPU|id_stage|data_a|Mux4~3_combout ;
wire \CPU|id_stage|data_a|Mux4~6_combout ;
wire \CPU|id_stage|data_a|Mux4~7_combout ;
wire \CPU|id_stage|data_a|Mux4~8_combout ;
wire \CPU|id_stage|data_a|Mux4~9_combout ;
wire \CPU|id_stage|data_a|Mux4~19_combout ;
wire \CPU|id_stage|data_a|Mux4~20_combout ;
wire \CPU|id_stage|data_a|Mux4~combout ;
wire \CPU|de_reg|ea[27]~feeder_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~16_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~18_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~15_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~19_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~20_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ;
wire \CPU|exe_stage|pipe_alu|Mux31~12_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~60_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~34_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~35_combout ;
wire \CPU|exe_stage|pipe_alu|Mux30~7_combout ;
wire \CPU|exe_stage|pipe_alu|Mux30~8_combout ;
wire \CPU|exe_stage|pipe_alu|Mux30~9_combout ;
wire \CPU|exe_stage|pipe_alu|Mux30~10_combout ;
wire \CPU|exe_stage|pipe_alu|Mux30~11_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~2_combout ;
wire \CPU|exe_stage|pipe_alu|Mux30~2_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~2_combout ;
wire \CPU|exe_stage|pipe_alu|Mux30~3_combout ;
wire \CPU|exe_stage|pipe_alu|Mux30~4_combout ;
wire \CPU|exe_stage|pipe_alu|Mux30~12_combout ;
wire \CPU|exe_stage|pipe_alu|Add31~4_combout ;
wire \CPU|exe_stage|judge_ealu|y[1]~99_combout ;
wire \CPU|exe_stage|judge_ealu|y[1]~100_combout ;
wire \CPU|id_stage|rf|register[15][1]~regout ;
wire \CPU|id_stage|rf|register[14][1]~regout ;
wire \CPU|id_stage|rf|register[12][1]~regout ;
wire \CPU|id_stage|data_a|Mux30~17_combout ;
wire \CPU|id_stage|data_a|Mux30~18_combout ;
wire \CPU|id_stage|data_a|Mux30~0_combout ;
wire \CPU|id_stage|data_a|Mux30~1_combout ;
wire \CPU|id_stage|rf|register[31][1]~regout ;
wire \CPU|id_stage|data_a|Mux30~9_combout ;
wire \CPU|id_stage|data_a|Mux30~10_combout ;
wire \CPU|id_stage|data_a|Mux30~6_combout ;
wire \CPU|id_stage|data_a|Mux30~7_combout ;
wire \CPU|id_stage|data_a|Mux30~4_combout ;
wire \CPU|id_stage|data_a|Mux30~5_combout ;
wire \CPU|id_stage|data_a|Mux30~8_combout ;
wire \CPU|id_stage|data_a|Mux30~11_combout ;
wire \CPU|id_stage|data_a|Mux30~12_combout ;
wire \CPU|id_stage|data_a|Mux30~13_combout ;
wire \CPU|id_stage|data_a|Mux30~14_combout ;
wire \CPU|id_stage|data_a|Mux30~15_combout ;
wire \CPU|id_stage|data_a|Mux30~16_combout ;
wire \CPU|id_stage|data_a|Mux30~19_combout ;
wire \CPU|id_stage|data_a|Mux30~20_combout ;
wire \CPU|id_stage|data_a|Mux30~combout ;
wire \CPU|de_reg|ea[1]~feeder_combout ;
wire \CPU|exe_stage|muxa|y[1]~1_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~28_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~29_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~32_combout ;
wire \CPU|exe_stage|pipe_alu|s~129_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~30_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~51_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~20_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~28_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~55_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~54_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~56_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~29_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~22_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~37_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~38_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~39_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~40_combout ;
wire \CPU|mem_stage|mem_io_mux|y[8]~20_combout ;
wire \CPU|exe_stage|ad4|y[8]~12_combout ;
wire \CPU|exe_stage|judge_ealu|y[8]~208_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~16_combout ;
wire \CPU|exe_stage|judge_ealu|y[8]~209_combout ;
wire \CPU|exe_stage|judge_ealu|y[8]~210_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~95_combout ;
wire \CPU|exe_stage|judge_ealu|y[8]~215_combout ;
wire \CPU|exe_stage|judge_ealu|y[8]~216_combout ;
wire \CPU|exe_stage|judge_ealu|y[8]~218_combout ;
wire \CPU|id_stage|data_b|Mux23~18_combout ;
wire \CPU|id_stage|rf|register[8][8]~regout ;
wire \CPU|id_stage|rf|register[9][8]~feeder_combout ;
wire \CPU|id_stage|rf|register[9][8]~regout ;
wire \CPU|id_stage|data_b|Mux23~0_combout ;
wire \CPU|id_stage|rf|register[10][8]~feeder_combout ;
wire \CPU|id_stage|rf|register[10][8]~regout ;
wire \CPU|id_stage|data_b|Mux23~1_combout ;
wire \CPU|id_stage|rf|register[29][8]~regout ;
wire \CPU|id_stage|data_b|Mux23~3_combout ;
wire \CPU|id_stage|data_b|Mux23~6_combout ;
wire \CPU|id_stage|data_b|Mux23~7_combout ;
wire \CPU|id_stage|rf|register[30][8]~feeder_combout ;
wire \CPU|id_stage|rf|register[30][8]~regout ;
wire \CPU|id_stage|data_b|Mux23~4_combout ;
wire \CPU|id_stage|data_b|Mux23~5_combout ;
wire \CPU|id_stage|data_b|Mux23~8_combout ;
wire \CPU|id_stage|data_b|Mux23~11_combout ;
wire \CPU|id_stage|rf|register[5][8]~regout ;
wire \CPU|id_stage|data_b|Mux23~12_combout ;
wire \CPU|id_stage|data_b|Mux23~13_combout ;
wire \CPU|id_stage|data_b|Mux23~14_combout ;
wire \CPU|id_stage|data_b|Mux23~15_combout ;
wire \CPU|id_stage|data_b|Mux23~16_combout ;
wire \CPU|id_stage|data_b|Mux23~19_combout ;
wire \CPU|id_stage|data_b|Mux23~20_combout ;
wire \CPU|id_stage|data_b|Mux23~combout ;
wire \CPU|de_reg|eb[8]~feeder_combout ;
wire \CPU|mem_stage|mem_io_mux|y[13]~26_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~26_combout ;
wire \CPU|exe_stage|judge_ealu|y[13]~243_combout ;
wire \CPU|exe_stage|judge_ealu|y[13]~244_combout ;
wire \CPU|exe_stage|judge_ealu|y[13]~245_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~43_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~44_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~48_combout ;
wire \CPU|exe_stage|judge_ealu|y[13]~246_combout ;
wire \CPU|exe_stage|judge_ealu|y[13]~247_combout ;
wire \CPU|exe_stage|judge_ealu|y[13]~249_combout ;
wire \CPU|exe_stage|judge_ealu|y[13]~250_combout ;
wire \CPU|wb_stage|y[13]~27_combout ;
wire \CPU|id_stage|rf|register[14][13]~regout ;
wire \CPU|id_stage|rf|register[15][13]~feeder_combout ;
wire \CPU|id_stage|rf|register[15][13]~regout ;
wire \CPU|id_stage|data_b|Mux18~18_combout ;
wire \CPU|id_stage|rf|register[22][13]~regout ;
wire \CPU|id_stage|rf|register[26][13]~regout ;
wire \CPU|id_stage|rf|register[18][13]~regout ;
wire \CPU|id_stage|data_b|Mux18~0_combout ;
wire \CPU|id_stage|data_b|Mux18~1_combout ;
wire \CPU|id_stage|rf|register[29][13]~regout ;
wire \CPU|id_stage|rf|register[17][13]~regout ;
wire \CPU|id_stage|rf|register[21][13]~regout ;
wire \CPU|id_stage|data_b|Mux18~2_combout ;
wire \CPU|id_stage|data_b|Mux18~3_combout ;
wire \CPU|id_stage|rf|register[28][13]~feeder_combout ;
wire \CPU|id_stage|rf|register[28][13]~regout ;
wire \CPU|id_stage|rf|register[20][13]~regout ;
wire \CPU|id_stage|rf|register[24][13]~regout ;
wire \CPU|id_stage|rf|register[16][13]~regout ;
wire \CPU|id_stage|data_b|Mux18~4_combout ;
wire \CPU|id_stage|data_b|Mux18~5_combout ;
wire \CPU|id_stage|data_b|Mux18~6_combout ;
wire \CPU|id_stage|data_b|Mux18~9_combout ;
wire \CPU|id_stage|rf|register[8][13]~regout ;
wire \CPU|id_stage|rf|register[10][13]~regout ;
wire \CPU|id_stage|data_b|Mux18~10_combout ;
wire \CPU|id_stage|rf|register[11][13]~regout ;
wire \CPU|id_stage|data_b|Mux18~11_combout ;
wire \CPU|id_stage|rf|register[1][13]~regout ;
wire \CPU|id_stage|rf|register[2][13]~regout ;
wire \CPU|id_stage|data_b|Mux18~14_combout ;
wire \CPU|id_stage|rf|register[6][13]~regout ;
wire \CPU|id_stage|rf|register[4][13]~regout ;
wire \CPU|id_stage|data_b|Mux18~12_combout ;
wire \CPU|id_stage|data_b|Mux18~13_combout ;
wire \CPU|id_stage|data_b|Mux18~15_combout ;
wire \CPU|id_stage|data_b|Mux18~16_combout ;
wire \CPU|id_stage|data_b|Mux18~19_combout ;
wire \CPU|id_stage|data_b|Mux18~20_combout ;
wire \CPU|id_stage|data_b|Mux18~combout ;
wire \CPU|id_stage|rf|register[13][13]~regout ;
wire \CPU|id_stage|rf|register[12][13]~feeder_combout ;
wire \CPU|id_stage|rf|register[12][13]~regout ;
wire \CPU|id_stage|data_a|Mux18~17_combout ;
wire \CPU|id_stage|data_a|Mux18~18_combout ;
wire \CPU|id_stage|data_a|Mux18~1_combout ;
wire \CPU|id_stage|rf|register[7][13]~regout ;
wire \CPU|id_stage|data_a|Mux18~12_combout ;
wire \CPU|id_stage|data_a|Mux18~13_combout ;
wire \CPU|id_stage|data_a|Mux18~14_combout ;
wire \CPU|id_stage|rf|register[3][13]~regout ;
wire \CPU|id_stage|data_a|Mux18~15_combout ;
wire \CPU|id_stage|data_a|Mux18~2_combout ;
wire \CPU|id_stage|data_a|Mux18~3_combout ;
wire \CPU|id_stage|data_a|Mux18~6_combout ;
wire \CPU|id_stage|data_a|Mux18~7_combout ;
wire \CPU|id_stage|rf|register[30][13]~feeder_combout ;
wire \CPU|id_stage|rf|register[30][13]~regout ;
wire \CPU|id_stage|data_a|Mux18~4_combout ;
wire \CPU|id_stage|data_a|Mux18~5_combout ;
wire \CPU|id_stage|data_a|Mux18~8_combout ;
wire \CPU|id_stage|data_a|Mux18~11_combout ;
wire \CPU|id_stage|data_a|Mux18~16_combout ;
wire \CPU|id_stage|data_a|Mux18~19_combout ;
wire \CPU|id_stage|data_a|Mux18~20_combout ;
wire \CPU|id_stage|data_a|Mux18~combout ;
wire \CPU|id_stage|a_equ_b|Equal0~7_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~6_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~8_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~9_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~16_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~17_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~18_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~10_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~11_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~12_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~14_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~20_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~3_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~1_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~2_combout ;
wire \CPU|id_stage|a_equ_b|Equal0~4_combout ;
wire \CPU|id_stage|cu|pcsource~0_combout ;
wire \CPU|id_stage|cu|if_flush~combout ;
wire \CPU|inst_reg|inst[0]~26_combout ;
wire \CPU|id_stage|cu|aluc[2]~1_combout ;
wire \CPU|id_stage|cu|aluc[2]~0_combout ;
wire \CPU|id_stage|cu|aluc[2]~2_combout ;
wire \CPU|exe_stage|judge_ealu|y[4]~49_combout ;
wire \CPU|exe_stage|judge_ealu|y[4]~50_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~34_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~37_combout ;
wire \CPU|exe_stage|pipe_alu|Add31~11 ;
wire \CPU|exe_stage|pipe_alu|Add31~12_combout ;
wire \CPU|exe_stage|judge_ealu|y[5]~53_combout ;
wire \CPU|exe_stage|judge_ealu|y[5]~54_combout ;
wire \CPU|exe_stage|ad4|y[5]~6_combout ;
wire \CPU|exe_stage|judge_ealu|y[5]~55_combout ;
wire \CPU|mem_stage|mem_io_mux|y[6]~5_combout ;
wire \CPU|id_stage|data_a|Mux25~17_combout ;
wire \CPU|id_stage|data_a|Mux25~18_combout ;
wire \CPU|id_stage|rf|register[10][6]~regout ;
wire \CPU|id_stage|rf|register[9][6]~regout ;
wire \CPU|id_stage|rf|register[8][6]~feeder_combout ;
wire \CPU|id_stage|rf|register[8][6]~regout ;
wire \CPU|id_stage|data_a|Mux25~0_combout ;
wire \CPU|id_stage|rf|register[11][6]~regout ;
wire \CPU|id_stage|data_a|Mux25~1_combout ;
wire \CPU|id_stage|rf|register[4][6]~regout ;
wire \CPU|id_stage|data_a|Mux25~12_combout ;
wire \CPU|id_stage|data_a|Mux25~13_combout ;
wire \CPU|id_stage|data_a|Mux25~14_combout ;
wire \CPU|id_stage|data_a|Mux25~15_combout ;
wire \CPU|id_stage|rf|register[27][6]~regout ;
wire \CPU|id_stage|data_a|Mux25~9_combout ;
wire \CPU|id_stage|data_a|Mux25~10_combout ;
wire \CPU|id_stage|data_a|Mux25~6_combout ;
wire \CPU|id_stage|data_a|Mux25~7_combout ;
wire \CPU|id_stage|data_a|Mux25~4_combout ;
wire \CPU|id_stage|data_a|Mux25~5_combout ;
wire \CPU|id_stage|data_a|Mux25~8_combout ;
wire \CPU|id_stage|rf|register[25][6]~regout ;
wire \CPU|id_stage|rf|register[29][6]~regout ;
wire \CPU|id_stage|rf|register[17][6]~regout ;
wire \CPU|id_stage|rf|register[21][6]~regout ;
wire \CPU|id_stage|data_a|Mux25~2_combout ;
wire \CPU|id_stage|data_a|Mux25~3_combout ;
wire \CPU|id_stage|data_a|Mux25~11_combout ;
wire \CPU|id_stage|data_a|Mux25~16_combout ;
wire \CPU|id_stage|data_a|Mux25~19_combout ;
wire \CPU|id_stage|data_a|Mux25~20_combout ;
wire \CPU|id_stage|data_a|Mux25~combout ;
wire \CPU|if_stage|nextpc|Mux25~1_combout ;
wire \CPU|if_stage|nextpc|Mux25~2_combout ;
wire \CPU|if_stage|p4|y[6]~8_combout ;
wire \CPU|inst_reg|dpc4[6]~1_combout ;
wire \CPU|de_reg|epc4[6]~1_combout ;
wire \CPU|exe_stage|ad4|y[6]~9 ;
wire \CPU|exe_stage|ad4|y[7]~10_combout ;
wire \CPU|exe_stage|judge_ealu|y[7]~36_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~31_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~25_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~88_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~28_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~29_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~37_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~38_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~22_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~21_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~27_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~17_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~19_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~20_combout ;
wire \CPU|exe_stage|judge_ealu|y[7]~23_combout ;
wire \CPU|exe_stage|judge_ealu|y[7]~24_combout ;
wire \CPU|exe_stage|judge_ealu|y[7]~26_combout ;
wire \CPU|exe_stage|judge_ealu|y[7]~27_combout ;
wire \CPU|mem_stage|mem_io_mux|y[5]~6_combout ;
wire \CPU|id_stage|data_a|Mux26~20_combout ;
wire \CPU|id_stage|rf|register[14][5]~regout ;
wire \CPU|id_stage|data_a|Mux26~2_combout ;
wire \CPU|id_stage|data_a|Mux26~3_combout ;
wire \CPU|id_stage|rf|register[11][5]~regout ;
wire \CPU|id_stage|rf|register[10][5]~regout ;
wire \CPU|id_stage|rf|register[9][5]~regout ;
wire \CPU|id_stage|rf|register[8][5]~regout ;
wire \CPU|id_stage|data_a|Mux26~0_combout ;
wire \CPU|id_stage|data_a|Mux26~1_combout ;
wire \CPU|id_stage|rf|register[6][5]~regout ;
wire \CPU|id_stage|data_a|Mux26~4_combout ;
wire \CPU|id_stage|data_a|Mux26~5_combout ;
wire \CPU|id_stage|data_a|Mux26~6_combout ;
wire \CPU|id_stage|data_a|Mux26~7_combout ;
wire \CPU|id_stage|data_a|Mux26~8_combout ;
wire \CPU|id_stage|data_a|Mux26~9_combout ;
wire \CPU|id_stage|rf|register[30][5]~feeder_combout ;
wire \CPU|id_stage|rf|register[30][5]~regout ;
wire \CPU|id_stage|rf|register[18][5]~feeder_combout ;
wire \CPU|id_stage|rf|register[18][5]~regout ;
wire \CPU|id_stage|rf|register[26][5]~regout ;
wire \CPU|id_stage|data_a|Mux26~10_combout ;
wire \CPU|id_stage|data_a|Mux26~11_combout ;
wire \CPU|id_stage|rf|register[28][5]~feeder_combout ;
wire \CPU|id_stage|rf|register[28][5]~regout ;
wire \CPU|id_stage|data_a|Mux26~12_combout ;
wire \CPU|id_stage|data_a|Mux26~13_combout ;
wire \CPU|id_stage|data_a|Mux26~14_combout ;
wire \CPU|id_stage|data_a|Mux26~15_combout ;
wire \CPU|id_stage|data_a|Mux26~16_combout ;
wire \CPU|id_stage|data_a|Mux26~17_combout ;
wire \CPU|id_stage|data_a|Mux26~18_combout ;
wire \CPU|id_stage|data_a|Mux26~19_combout ;
wire \CPU|id_stage|data_a|Mux26~21_combout ;
wire \CPU|id_stage|data_a|Mux26~combout ;
wire \CPU|id_stage|bpc[5]~6_combout ;
wire \CPU|if_stage|nextpc|Mux26~0_combout ;
wire \CPU|if_stage|nextpc|Mux26~1_combout ;
wire \CPU|prog_cnt|test|q[5]~_wirecell_combout ;
wire \CPU|inst_reg|inst~18_combout ;
wire \CPU|id_stage|cu|m2reg~1_combout ;
wire \CPU|id_stage|cu|m2reg~2_combout ;
wire \CPU|de_reg|em2reg~regout ;
wire \CPU|inst_reg|inst[26]~37_combout ;
wire \CPU|de_reg|epc4[4]~3_combout ;
wire \CPU|exe_stage|ad4|y[4]~4_combout ;
wire \CPU|exe_stage|judge_ealu|y[4]~64_combout ;
wire \CPU|mem_stage|mem_io_mux|y[4]~4_combout ;
wire \CPU|id_stage|data_a|Mux27~23_combout ;
wire \CPU|id_stage|data_a|Mux27~12_combout ;
wire \CPU|id_stage|data_a|Mux27~13_combout ;
wire \CPU|id_stage|rf|register[31][4]~regout ;
wire \CPU|id_stage|data_a|Mux27~19_combout ;
wire \CPU|id_stage|data_a|Mux27~20_combout ;
wire \CPU|id_stage|data_a|Mux27~14_combout ;
wire \CPU|id_stage|data_a|Mux27~15_combout ;
wire \CPU|id_stage|rf|register[20][4]~regout ;
wire \CPU|id_stage|data_a|Mux27~16_combout ;
wire \CPU|id_stage|data_a|Mux27~17_combout ;
wire \CPU|id_stage|data_a|Mux27~18_combout ;
wire \CPU|id_stage|data_a|Mux27~21_combout ;
wire \CPU|id_stage|data_a|Mux27~10_combout ;
wire \CPU|id_stage|data_a|Mux27~11_combout ;
wire \CPU|id_stage|data_a|Mux27~26_combout ;
wire \CPU|id_stage|data_a|Mux27~22_combout ;
wire \CPU|id_stage|data_a|Mux27~24_combout ;
wire \CPU|id_stage|data_a|Mux27~combout ;
wire \CPU|id_stage|bpc[4]~4_combout ;
wire \CPU|if_stage|nextpc|Mux27~0_combout ;
wire \CPU|if_stage|nextpc|Mux27~1_combout ;
wire \CPU|prog_cnt|test|q[4]~_wirecell_combout ;
wire \CPU|inst_reg|inst[4]~23_combout ;
wire \CPU|id_stage|cu|comb~2_combout ;
wire \CPU|id_stage|cu|aluc[1]~3_combout ;
wire \CPU|id_stage|cu|aluc[1]~7_combout ;
wire \CPU|exe_stage|ad4|y[14]~24_combout ;
wire \CPU|exe_stage|judge_ealu|y[14]~237_combout ;
wire \CPU|exe_stage|pipe_alu|s~142_combout ;
wire \CPU|exe_stage|judge_ealu|y[14]~240_combout ;
wire \CPU|exe_stage|judge_ealu|y[14]~241_combout ;
wire \CPU|exe_stage|judge_ealu|y[14]~242_combout ;
wire \CPU|id_stage|data_a|Mux17~18_combout ;
wire \CPU|id_stage|rf|register[27][14]~regout ;
wire \CPU|id_stage|rf|register[31][14]~regout ;
wire \CPU|id_stage|data_a|Mux17~8_combout ;
wire \CPU|id_stage|data_a|Mux17~2_combout ;
wire \CPU|id_stage|data_a|Mux17~3_combout ;
wire \CPU|id_stage|data_a|Mux17~6_combout ;
wire \CPU|id_stage|data_a|Mux17~9_combout ;
wire \CPU|id_stage|data_a|Mux17~10_combout ;
wire \CPU|id_stage|data_a|Mux17~11_combout ;
wire \CPU|id_stage|rf|register[2][14]~regout ;
wire \CPU|id_stage|data_a|Mux17~14_combout ;
wire \CPU|id_stage|data_a|Mux17~12_combout ;
wire \CPU|id_stage|data_a|Mux17~13_combout ;
wire \CPU|id_stage|data_a|Mux17~15_combout ;
wire \CPU|id_stage|data_a|Mux17~16_combout ;
wire \CPU|id_stage|data_a|Mux17~19_combout ;
wire \CPU|id_stage|data_a|Mux17~20_combout ;
wire \CPU|id_stage|data_a|Mux17~combout ;
wire \CPU|de_reg|ea[14]~feeder_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~22_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~23_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~24_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftLeft0~25_combout ;
wire \CPU|exe_stage|judge_ealu|y[6]~19_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~69_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~68_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~70_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~6_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~6_combout ;
wire \CPU|exe_stage|judge_ealu|y[3]~93_combout ;
wire \CPU|exe_stage|judge_ealu|y[3]~89_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~64_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~73_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~34_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~74_combout ;
wire \CPU|exe_stage|judge_ealu|y[3]~90_combout ;
wire \CPU|exe_stage|judge_ealu|y[3]~91_combout ;
wire \CPU|exe_stage|judge_ealu|y[3]~94_combout ;
wire \CPU|exe_stage|judge_ealu|y[3]~95_combout ;
wire \CPU|exe_stage|ad4|y[3]~2_combout ;
wire \CPU|exe_stage|judge_ealu|y[3]~85_combout ;
wire \CPU|exe_stage|pipe_alu|Add31~8_combout ;
wire \CPU|exe_stage|judge_ealu|y[3]~86_combout ;
wire \CPU|exe_stage|judge_ealu|y[3]~96_combout ;
wire \CPU|em_reg|malu[3]~feeder_combout ;
wire \CPU|mem_stage|inputPort|Selector1~0_combout ;
wire \CPU|mem_stage|mem_io_mux|y[2]~0_combout ;
wire \CPU|wb_stage|y[2]~0_combout ;
wire \CPU|id_stage|rf|register[10][2]~regout ;
wire \CPU|id_stage|rf|register[11][2]~feeder_combout ;
wire \CPU|id_stage|rf|register[11][2]~regout ;
wire \CPU|id_stage|data_b|Mux29~1_combout ;
wire \CPU|id_stage|rf|register[2][2]~regout ;
wire \CPU|id_stage|rf|register[3][2]~regout ;
wire \CPU|id_stage|rf|register[1][2]~regout ;
wire \CPU|id_stage|rf|register[7][2]~feeder_combout ;
wire \CPU|id_stage|rf|register[7][2]~regout ;
wire \CPU|id_stage|rf|register[4][2]~feeder_combout ;
wire \CPU|id_stage|rf|register[4][2]~regout ;
wire \CPU|id_stage|rf|register[6][2]~feeder_combout ;
wire \CPU|id_stage|rf|register[6][2]~regout ;
wire \CPU|id_stage|data_b|Mux29~4_combout ;
wire \CPU|id_stage|data_b|Mux29~5_combout ;
wire \CPU|id_stage|data_b|Mux29~6_combout ;
wire \CPU|id_stage|data_b|Mux29~7_combout ;
wire \CPU|id_stage|rf|register[31][2]~feeder_combout ;
wire \CPU|id_stage|rf|register[31][2]~regout ;
wire \CPU|id_stage|rf|register[27][2]~feeder_combout ;
wire \CPU|id_stage|rf|register[27][2]~regout ;
wire \CPU|id_stage|rf|register[23][2]~regout ;
wire \CPU|id_stage|data_b|Mux29~15_combout ;
wire \CPU|id_stage|data_b|Mux29~16_combout ;
wire \CPU|id_stage|rf|register[29][2]~regout ;
wire \CPU|id_stage|rf|register[17][2]~regout ;
wire \CPU|id_stage|rf|register[21][2]~feeder_combout ;
wire \CPU|id_stage|rf|register[21][2]~regout ;
wire \CPU|id_stage|data_b|Mux29~8_combout ;
wire \CPU|id_stage|data_b|Mux29~9_combout ;
wire \CPU|id_stage|rf|register[22][2]~regout ;
wire \CPU|id_stage|rf|register[30][2]~regout ;
wire \CPU|id_stage|rf|register[18][2]~regout ;
wire \CPU|id_stage|rf|register[26][2]~regout ;
wire \CPU|id_stage|data_b|Mux29~10_combout ;
wire \CPU|id_stage|data_b|Mux29~11_combout ;
wire \CPU|id_stage|rf|register[16][2]~regout ;
wire \CPU|id_stage|rf|register[24][2]~feeder_combout ;
wire \CPU|id_stage|rf|register[24][2]~regout ;
wire \CPU|id_stage|data_b|Mux29~12_combout ;
wire \CPU|id_stage|rf|register[28][2]~regout ;
wire \CPU|id_stage|rf|register[20][2]~feeder_combout ;
wire \CPU|id_stage|rf|register[20][2]~regout ;
wire \CPU|id_stage|data_b|Mux29~13_combout ;
wire \CPU|id_stage|data_b|Mux29~14_combout ;
wire \CPU|id_stage|data_b|Mux29~17_combout ;
wire \CPU|id_stage|data_b|Mux29~18_combout ;
wire \CPU|id_stage|data_b|Mux29~19_combout ;
wire \CPU|id_stage|data_b|Mux29~20_combout ;
wire \CPU|id_stage|data_b|Mux29~21_combout ;
wire \CPU|exe_stage|muxb|y[2]~0_combout ;
wire \CPU|exe_stage|pipe_alu|s~138_combout ;
wire \CPU|exe_stage|pipe_alu|Add1~4_combout ;
wire \CPU|exe_stage|pipe_alu|Add0~4_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~81_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~63_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~70_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~48_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight1~49_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~73_combout ;
wire \CPU|exe_stage|pipe_alu|ShiftRight0~69_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~74_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~77_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~78_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~79_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~82_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~83_combout ;
wire \CPU|exe_stage|pipe_alu|Add31~6_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~66_combout ;
wire \CPU|exe_stage|judge_ealu|y[2]~84_combout ;
wire \CPU|mem_stage|inputPort|Selector0~0_combout ;
wire \CPU|mem_stage|mem_io_mux|y[3]~1_combout ;
wire \CPU|id_stage|rf|register[15][3]~feeder_combout ;
wire \CPU|id_stage|rf|register[15][3]~regout ;
wire \CPU|id_stage|rf|register[12][3]~feeder_combout ;
wire \CPU|id_stage|rf|register[12][3]~regout ;
wire \CPU|id_stage|rf|register[14][3]~regout ;
wire \CPU|id_stage|data_a|Mux28~2_combout ;
wire \CPU|id_stage|rf|register[13][3]~regout ;
wire \CPU|id_stage|data_a|Mux28~3_combout ;
wire \CPU|id_stage|data_a|Mux28~0_combout ;
wire \CPU|id_stage|data_a|Mux28~1_combout ;
wire \CPU|id_stage|rf|register[3][3]~regout ;
wire \CPU|id_stage|data_a|Mux28~4_combout ;
wire \CPU|id_stage|data_a|Mux28~5_combout ;
wire \CPU|id_stage|data_a|Mux28~6_combout ;
wire \CPU|id_stage|data_a|Mux28~7_combout ;
wire \CPU|id_stage|data_a|Mux28~15_combout ;
wire \CPU|id_stage|data_a|Mux28~16_combout ;
wire \CPU|id_stage|rf|register[25][3]~regout ;
wire \CPU|id_stage|data_a|Mux28~8_combout ;
wire \CPU|id_stage|data_a|Mux28~9_combout ;
wire \CPU|id_stage|rf|register[20][3]~feeder_combout ;
wire \CPU|id_stage|rf|register[20][3]~regout ;
wire \CPU|id_stage|data_a|Mux28~12_combout ;
wire \CPU|id_stage|data_a|Mux28~13_combout ;
wire \CPU|id_stage|data_a|Mux28~10_combout ;
wire \CPU|id_stage|data_a|Mux28~11_combout ;
wire \CPU|id_stage|data_a|Mux28~14_combout ;
wire \CPU|id_stage|data_a|Mux28~17_combout ;
wire \CPU|id_stage|data_a|Mux28~18_combout ;
wire \CPU|id_stage|data_a|Mux28~19_combout ;
wire \CPU|id_stage|data_a|Mux28~20_combout ;
wire \CPU|id_stage|data_a|Mux28~21_combout ;
wire \CPU|id_stage|bpc[3]~2_combout ;
wire \CPU|if_stage|nextpc|Mux28~0_combout ;
wire \CPU|if_stage|nextpc|Mux28~1_combout ;
wire \CPU|prog_cnt|test|q[3]~_wirecell_combout ;
wire \CPU|inst_reg|inst~14_combout ;
wire \CPU|id_stage|fw_instance|fwda[1]~2_combout ;
wire \CPU|id_stage|fw_instance|fwda[1]~3_combout ;
wire \CPU|id_stage|fw_instance|fwda[1]~4_combout ;
wire \CPU|id_stage|rf|register[15][2]~regout ;
wire \CPU|id_stage|rf|register[14][2]~regout ;
wire \CPU|id_stage|rf|register[12][2]~regout ;
wire \CPU|id_stage|rf|register[13][2]~regout ;
wire \CPU|id_stage|data_a|Mux29~17_combout ;
wire \CPU|id_stage|data_a|Mux29~18_combout ;
wire \CPU|id_stage|rf|register[9][2]~regout ;
wire \CPU|id_stage|rf|register[8][2]~regout ;
wire \CPU|id_stage|data_a|Mux29~10_combout ;
wire \CPU|id_stage|data_a|Mux29~11_combout ;
wire \CPU|id_stage|rf|register[5][2]~feeder_combout ;
wire \CPU|id_stage|rf|register[5][2]~regout ;
wire \CPU|id_stage|data_a|Mux29~12_combout ;
wire \CPU|id_stage|data_a|Mux29~13_combout ;
wire \CPU|id_stage|data_a|Mux29~15_combout ;
wire \CPU|id_stage|data_a|Mux29~16_combout ;
wire \CPU|id_stage|data_a|Mux29~8_combout ;
wire \CPU|id_stage|data_a|Mux29~0_combout ;
wire \CPU|id_stage|data_a|Mux29~1_combout ;
wire \CPU|id_stage|rf|register[25][2]~feeder_combout ;
wire \CPU|id_stage|rf|register[25][2]~regout ;
wire \CPU|id_stage|data_a|Mux29~2_combout ;
wire \CPU|id_stage|data_a|Mux29~3_combout ;
wire \CPU|id_stage|data_a|Mux29~4_combout ;
wire \CPU|id_stage|data_a|Mux29~5_combout ;
wire \CPU|id_stage|data_a|Mux29~6_combout ;
wire \CPU|id_stage|data_a|Mux29~9_combout ;
wire \CPU|id_stage|data_a|Mux29~19_combout ;
wire \CPU|id_stage|data_a|Mux29~20_combout ;
wire \CPU|id_stage|data_a|Mux29~combout ;
wire \CPU|id_stage|bpc[2]~0_combout ;
wire \CPU|if_stage|nextpc|Mux29~0_combout ;
wire \CPU|if_stage|nextpc|Mux29~1_combout ;
wire \CPU|prog_cnt|test|q[2]~_wirecell_combout ;
wire \CPU|inst_reg|inst~12_combout ;
wire \CPU|id_stage|fw_instance|always1~1_combout ;
wire \CPU|id_stage|fw_instance|always1~0_combout ;
wire \CPU|id_stage|fw_instance|always1~2_combout ;
wire \CPU|id_stage|fw_instance|always0~0_combout ;
wire \CPU|inst_reg|inst[28]~16_combout ;
wire \CPU|id_stage|cu|comb~7_combout ;
wire \CPU|id_stage|cu|jal~combout ;
wire \CPU|de_reg|ejal~regout ;
wire \CPU|id_stage|reg_wn|y[2]~3_combout ;
wire \CPU|id_stage|fw_instance|always2~1_combout ;
wire \CPU|id_stage|fw_instance|always2~2_combout ;
wire \CPU|id_stage|fw_instance|fwdb[1]~4_combout ;
wire \CPU|id_stage|data_b|Mux31~1_combout ;
wire \CPU|id_stage|data_b|Mux31~12_combout ;
wire \CPU|id_stage|data_b|Mux31~13_combout ;
wire \CPU|id_stage|data_b|Mux31~14_combout ;
wire \CPU|id_stage|data_b|Mux31~15_combout ;
wire \CPU|id_stage|rf|register[29][0]~feeder_combout ;
wire \CPU|id_stage|rf|register[29][0]~regout ;
wire \CPU|id_stage|rf|register[25][0]~regout ;
wire \CPU|id_stage|rf|register[21][0]~feeder_combout ;
wire \CPU|id_stage|rf|register[21][0]~regout ;
wire \CPU|id_stage|rf|register[17][0]~regout ;
wire \CPU|id_stage|data_b|Mux31~2_combout ;
wire \CPU|id_stage|data_b|Mux31~3_combout ;
wire \CPU|id_stage|rf|register[27][0]~regout ;
wire \CPU|id_stage|rf|register[31][0]~regout ;
wire \CPU|id_stage|data_b|Mux31~10_combout ;
wire \CPU|id_stage|data_b|Mux31~6_combout ;
wire \CPU|id_stage|data_b|Mux31~7_combout ;
wire \CPU|id_stage|data_b|Mux31~4_combout ;
wire \CPU|id_stage|data_b|Mux31~5_combout ;
wire \CPU|id_stage|data_b|Mux31~8_combout ;
wire \CPU|id_stage|data_b|Mux31~11_combout ;
wire \CPU|id_stage|data_b|Mux31~16_combout ;
wire \CPU|id_stage|data_b|Mux31~19_combout ;
wire \CPU|id_stage|data_b|Mux31~20_combout ;
wire \CPU|id_stage|data_b|Mux31~combout ;
wire \CPU|de_reg|ewmem~0_combout ;
wire \CPU|de_reg|ewmem~regout ;
wire \CPU|em_reg|mwmem~feeder_combout ;
wire \CPU|em_reg|mwmem~regout ;
wire \CPU|mem_stage|outputPort|always0~0_combout ;
wire \CPU|mem_stage|outputPort|always0~1_combout ;
wire \BCD3|WideOr7~0_combout ;
wire \BCD3|WideOr10~0_combout ;
wire \BCD3|WideOr9~0_combout ;
wire \BCD3|WideOr8~0_combout ;
wire \BCD3|WideOr6~0_combout ;
wire \BCD3|WideOr6~1_combout ;
wire \BCD3|WideOr5~0_combout ;
wire \BCD3|WideOr5~1_combout ;
wire \BCD3|WideOr4~0_combout ;
wire \BCD3|WideOr4~1_combout ;
wire \BCD3|WideOr3~1_combout ;
wire \BCD3|WideOr3~0_combout ;
wire \BCD3|WideOr3~2_combout ;
wire \BCD3|WideOr2~0_combout ;
wire \BCD3|WideOr1~0_combout ;
wire \BCD3|WideOr1~1_combout ;
wire \BCD3|WideOr0~0_combout ;
wire \BCD3|WideOr0~1_combout ;
wire [31:0] \CPU|exe_stage|judge_ealu|y ;
wire [31:0] \CPU|prog_cnt|test|q ;
wire [31:0] \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a ;
wire [31:0] \CPU|inst_reg|inst ;
wire [31:0] \CPU|inst_reg|dpc4 ;
wire [4:0] \CPU|de_reg|ern0 ;
wire [31:0] \CPU|de_reg|epc4 ;
wire [31:0] \CPU|de_reg|eimm ;
wire [31:0] \CPU|de_reg|eb ;
wire [3:0] \CPU|de_reg|ealuc ;
wire [31:0] \CPU|de_reg|ea ;
wire [4:0] \CPU|exe_stage|ern ;
wire [3:0] \op2~combout ;
wire [4:0] \CPU|mem_stage|outputPort|mid ;
wire [4:0] \CPU|mw_reg|wrn ;
wire [31:0] \CPU|em_reg|mb ;
wire [4:0] \CPU|em_reg|mrn ;
wire [31:0] \CPU|mw_reg|walu ;
wire [31:0] \CPU|mw_reg|wmo ;
wire [31:0] \CPU|em_reg|malu ;
wire [3:0] \op1~combout ;
wire [31:0] \CPU|mem_stage|inputPort|mid ;
wire [31:0] \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a ;

wire [13:0] \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [31:0] \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [0] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [1] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [2] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [3] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [4] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [5] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [6] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [7] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [26] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [27] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [28] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [29] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [30] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [31] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [8] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [9] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [10] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [11] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [12] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [13] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [14] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [15] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [16] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [17] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [18] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [19] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [20] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [21] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [22] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [23] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [24] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];
assign \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [25] = \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [17];

assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [0] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [1] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [2] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [3] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [4] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [5] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [6] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [7] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [8] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [9] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [10] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [11] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [12] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [13] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [14] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [15] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [16] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [17] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [18] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [19] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [20] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [21] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [22] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [23] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [24] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [25] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [26] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [27] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [28] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [29] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [30] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [31] = \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

// Location: LCCOMB_X31_Y21_N2
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[2]~0 (
// Equation(s):
// \CPU|exe_stage|ad4|y[2]~0_combout  = \CPU|de_reg|epc4 [2] $ (VCC)
// \CPU|exe_stage|ad4|y[2]~1  = CARRY(\CPU|de_reg|epc4 [2])

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|ad4|y[2]~0_combout ),
	.cout(\CPU|exe_stage|ad4|y[2]~1 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[2]~0 .lut_mask = 16'h33CC;
defparam \CPU|exe_stage|ad4|y[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~8 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~8_combout  = ((\CPU|exe_stage|muxb|y[4]~4_combout  $ (\CPU|exe_stage|muxa|y[4]~4_combout  $ (\CPU|exe_stage|pipe_alu|Add1~7 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add1~9  = CARRY((\CPU|exe_stage|muxb|y[4]~4_combout  & (\CPU|exe_stage|muxa|y[4]~4_combout  & !\CPU|exe_stage|pipe_alu|Add1~7 )) # (!\CPU|exe_stage|muxb|y[4]~4_combout  & ((\CPU|exe_stage|muxa|y[4]~4_combout ) # 
// (!\CPU|exe_stage|pipe_alu|Add1~7 ))))

	.dataa(\CPU|exe_stage|muxb|y[4]~4_combout ),
	.datab(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~7 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~8_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~9 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~8 .lut_mask = 16'h964D;
defparam \CPU|exe_stage|pipe_alu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~10 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~10_combout  = (\CPU|exe_stage|muxb|y[5]~6_combout  & ((\CPU|exe_stage|muxa|y[5]~7_combout  & (!\CPU|exe_stage|pipe_alu|Add1~9 )) # (!\CPU|exe_stage|muxa|y[5]~7_combout  & ((\CPU|exe_stage|pipe_alu|Add1~9 ) # (GND))))) # 
// (!\CPU|exe_stage|muxb|y[5]~6_combout  & ((\CPU|exe_stage|muxa|y[5]~7_combout  & (\CPU|exe_stage|pipe_alu|Add1~9  & VCC)) # (!\CPU|exe_stage|muxa|y[5]~7_combout  & (!\CPU|exe_stage|pipe_alu|Add1~9 ))))
// \CPU|exe_stage|pipe_alu|Add1~11  = CARRY((\CPU|exe_stage|muxb|y[5]~6_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~9 ) # (!\CPU|exe_stage|muxa|y[5]~7_combout ))) # (!\CPU|exe_stage|muxb|y[5]~6_combout  & (!\CPU|exe_stage|muxa|y[5]~7_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~9 )))

	.dataa(\CPU|exe_stage|muxb|y[5]~6_combout ),
	.datab(\CPU|exe_stage|muxa|y[5]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~9 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~10_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~11 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~10 .lut_mask = 16'h692B;
defparam \CPU|exe_stage|pipe_alu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~12 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~12_combout  = ((\CPU|exe_stage|muxa|y[6]~6_combout  $ (\CPU|exe_stage|muxb|y[6]~5_combout  $ (\CPU|exe_stage|pipe_alu|Add1~11 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add1~13  = CARRY((\CPU|exe_stage|muxa|y[6]~6_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~11 ) # (!\CPU|exe_stage|muxb|y[6]~5_combout ))) # (!\CPU|exe_stage|muxa|y[6]~6_combout  & (!\CPU|exe_stage|muxb|y[6]~5_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~11 )))

	.dataa(\CPU|exe_stage|muxa|y[6]~6_combout ),
	.datab(\CPU|exe_stage|muxb|y[6]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~11 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~12_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~13 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~12 .lut_mask = 16'h962B;
defparam \CPU|exe_stage|pipe_alu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~14 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~14_combout  = (\CPU|exe_stage|muxa|y[7]~5_combout  & ((\CPU|exe_stage|muxb|y[7]~7_combout  & (!\CPU|exe_stage|pipe_alu|Add1~13 )) # (!\CPU|exe_stage|muxb|y[7]~7_combout  & (\CPU|exe_stage|pipe_alu|Add1~13  & VCC)))) # 
// (!\CPU|exe_stage|muxa|y[7]~5_combout  & ((\CPU|exe_stage|muxb|y[7]~7_combout  & ((\CPU|exe_stage|pipe_alu|Add1~13 ) # (GND))) # (!\CPU|exe_stage|muxb|y[7]~7_combout  & (!\CPU|exe_stage|pipe_alu|Add1~13 ))))
// \CPU|exe_stage|pipe_alu|Add1~15  = CARRY((\CPU|exe_stage|muxa|y[7]~5_combout  & (\CPU|exe_stage|muxb|y[7]~7_combout  & !\CPU|exe_stage|pipe_alu|Add1~13 )) # (!\CPU|exe_stage|muxa|y[7]~5_combout  & ((\CPU|exe_stage|muxb|y[7]~7_combout ) # 
// (!\CPU|exe_stage|pipe_alu|Add1~13 ))))

	.dataa(\CPU|exe_stage|muxa|y[7]~5_combout ),
	.datab(\CPU|exe_stage|muxb|y[7]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~13 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~14_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~15 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~14 .lut_mask = 16'h694D;
defparam \CPU|exe_stage|pipe_alu|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~8 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~8_combout  = ((\CPU|exe_stage|muxa|y[4]~4_combout  $ (\CPU|exe_stage|muxb|y[4]~4_combout  $ (!\CPU|exe_stage|pipe_alu|Add0~7 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add0~9  = CARRY((\CPU|exe_stage|muxa|y[4]~4_combout  & ((\CPU|exe_stage|muxb|y[4]~4_combout ) # (!\CPU|exe_stage|pipe_alu|Add0~7 ))) # (!\CPU|exe_stage|muxa|y[4]~4_combout  & (\CPU|exe_stage|muxb|y[4]~4_combout  & 
// !\CPU|exe_stage|pipe_alu|Add0~7 )))

	.dataa(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datab(\CPU|exe_stage|muxb|y[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~7 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~8_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~9 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~8 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~10 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~10_combout  = (\CPU|exe_stage|muxa|y[5]~7_combout  & ((\CPU|exe_stage|muxb|y[5]~6_combout  & (\CPU|exe_stage|pipe_alu|Add0~9  & VCC)) # (!\CPU|exe_stage|muxb|y[5]~6_combout  & (!\CPU|exe_stage|pipe_alu|Add0~9 )))) # 
// (!\CPU|exe_stage|muxa|y[5]~7_combout  & ((\CPU|exe_stage|muxb|y[5]~6_combout  & (!\CPU|exe_stage|pipe_alu|Add0~9 )) # (!\CPU|exe_stage|muxb|y[5]~6_combout  & ((\CPU|exe_stage|pipe_alu|Add0~9 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add0~11  = CARRY((\CPU|exe_stage|muxa|y[5]~7_combout  & (!\CPU|exe_stage|muxb|y[5]~6_combout  & !\CPU|exe_stage|pipe_alu|Add0~9 )) # (!\CPU|exe_stage|muxa|y[5]~7_combout  & ((!\CPU|exe_stage|pipe_alu|Add0~9 ) # 
// (!\CPU|exe_stage|muxb|y[5]~6_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[5]~7_combout ),
	.datab(\CPU|exe_stage|muxb|y[5]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~9 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~10_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~11 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~10 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~12 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~12_combout  = ((\CPU|exe_stage|muxb|y[6]~5_combout  $ (\CPU|exe_stage|muxa|y[6]~6_combout  $ (!\CPU|exe_stage|pipe_alu|Add0~11 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add0~13  = CARRY((\CPU|exe_stage|muxb|y[6]~5_combout  & ((\CPU|exe_stage|muxa|y[6]~6_combout ) # (!\CPU|exe_stage|pipe_alu|Add0~11 ))) # (!\CPU|exe_stage|muxb|y[6]~5_combout  & (\CPU|exe_stage|muxa|y[6]~6_combout  & 
// !\CPU|exe_stage|pipe_alu|Add0~11 )))

	.dataa(\CPU|exe_stage|muxb|y[6]~5_combout ),
	.datab(\CPU|exe_stage|muxa|y[6]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~11 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~12_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~13 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~12 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~14 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~14_combout  = (\CPU|exe_stage|muxb|y[7]~7_combout  & ((\CPU|exe_stage|muxa|y[7]~5_combout  & (\CPU|exe_stage|pipe_alu|Add0~13  & VCC)) # (!\CPU|exe_stage|muxa|y[7]~5_combout  & (!\CPU|exe_stage|pipe_alu|Add0~13 )))) # 
// (!\CPU|exe_stage|muxb|y[7]~7_combout  & ((\CPU|exe_stage|muxa|y[7]~5_combout  & (!\CPU|exe_stage|pipe_alu|Add0~13 )) # (!\CPU|exe_stage|muxa|y[7]~5_combout  & ((\CPU|exe_stage|pipe_alu|Add0~13 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add0~15  = CARRY((\CPU|exe_stage|muxb|y[7]~7_combout  & (!\CPU|exe_stage|muxa|y[7]~5_combout  & !\CPU|exe_stage|pipe_alu|Add0~13 )) # (!\CPU|exe_stage|muxb|y[7]~7_combout  & ((!\CPU|exe_stage|pipe_alu|Add0~13 ) # 
// (!\CPU|exe_stage|muxa|y[7]~5_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[7]~7_combout ),
	.datab(\CPU|exe_stage|muxa|y[7]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~13 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~14_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~15 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~14 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add10~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add10~2_combout  = (\CPU|exe_stage|pipe_alu|Add12~1_combout  & ((\CPU|exe_stage|pipe_alu|Add8~0_combout  & (\CPU|exe_stage|pipe_alu|Add10~1  & VCC)) # (!\CPU|exe_stage|pipe_alu|Add8~0_combout  & (!\CPU|exe_stage|pipe_alu|Add10~1 
// )))) # (!\CPU|exe_stage|pipe_alu|Add12~1_combout  & ((\CPU|exe_stage|pipe_alu|Add8~0_combout  & (!\CPU|exe_stage|pipe_alu|Add10~1 )) # (!\CPU|exe_stage|pipe_alu|Add8~0_combout  & ((\CPU|exe_stage|pipe_alu|Add10~1 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add10~3  = CARRY((\CPU|exe_stage|pipe_alu|Add12~1_combout  & (!\CPU|exe_stage|pipe_alu|Add8~0_combout  & !\CPU|exe_stage|pipe_alu|Add10~1 )) # (!\CPU|exe_stage|pipe_alu|Add12~1_combout  & ((!\CPU|exe_stage|pipe_alu|Add10~1 ) # 
// (!\CPU|exe_stage|pipe_alu|Add8~0_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Add12~1_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add8~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add10~1 ),
	.combout(\CPU|exe_stage|pipe_alu|Add10~2_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add10~3 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add10~2 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add15~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add15~2_combout  = (\CPU|exe_stage|pipe_alu|Add14~2_combout  & (!\CPU|exe_stage|pipe_alu|Add15~1 )) # (!\CPU|exe_stage|pipe_alu|Add14~2_combout  & ((\CPU|exe_stage|pipe_alu|Add15~1 ) # (GND)))
// \CPU|exe_stage|pipe_alu|Add15~3  = CARRY((!\CPU|exe_stage|pipe_alu|Add15~1 ) # (!\CPU|exe_stage|pipe_alu|Add14~2_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|Add14~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add15~1 ),
	.combout(\CPU|exe_stage|pipe_alu|Add15~2_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add15~3 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add15~2 .lut_mask = 16'h3C3F;
defparam \CPU|exe_stage|pipe_alu|Add15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add15~6 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add15~6_combout  = (\CPU|exe_stage|pipe_alu|Add14~6_combout  & (!\CPU|exe_stage|pipe_alu|Add15~5 )) # (!\CPU|exe_stage|pipe_alu|Add14~6_combout  & ((\CPU|exe_stage|pipe_alu|Add15~5 ) # (GND)))
// \CPU|exe_stage|pipe_alu|Add15~7  = CARRY((!\CPU|exe_stage|pipe_alu|Add15~5 ) # (!\CPU|exe_stage|pipe_alu|Add14~6_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|Add14~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add15~5 ),
	.combout(\CPU|exe_stage|pipe_alu|Add15~6_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add15~7 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add15~6 .lut_mask = 16'h3C3F;
defparam \CPU|exe_stage|pipe_alu|Add15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add15~8 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add15~8_combout  = !\CPU|exe_stage|pipe_alu|Add15~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add15~7 ),
	.combout(\CPU|exe_stage|pipe_alu|Add15~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add15~8 .lut_mask = 16'h0F0F;
defparam \CPU|exe_stage|pipe_alu|Add15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add26~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add26~0_combout  = (\CPU|exe_stage|pipe_alu|Add24~2_combout  & (\CPU|exe_stage|pipe_alu|Add28~2_combout  $ (VCC))) # (!\CPU|exe_stage|pipe_alu|Add24~2_combout  & (\CPU|exe_stage|pipe_alu|Add28~2_combout  & VCC))
// \CPU|exe_stage|pipe_alu|Add26~1  = CARRY((\CPU|exe_stage|pipe_alu|Add24~2_combout  & \CPU|exe_stage|pipe_alu|Add28~2_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|Add24~2_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add28~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add26~0_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add26~1 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add26~0 .lut_mask = 16'h6688;
defparam \CPU|exe_stage|pipe_alu|Add26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add26~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add26~2_combout  = (\CPU|exe_stage|pipe_alu|Add24~1_combout  & ((\CPU|exe_stage|pipe_alu|Add28~1_combout  & (\CPU|exe_stage|pipe_alu|Add26~1  & VCC)) # (!\CPU|exe_stage|pipe_alu|Add28~1_combout  & (!\CPU|exe_stage|pipe_alu|Add26~1 
// )))) # (!\CPU|exe_stage|pipe_alu|Add24~1_combout  & ((\CPU|exe_stage|pipe_alu|Add28~1_combout  & (!\CPU|exe_stage|pipe_alu|Add26~1 )) # (!\CPU|exe_stage|pipe_alu|Add28~1_combout  & ((\CPU|exe_stage|pipe_alu|Add26~1 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add26~3  = CARRY((\CPU|exe_stage|pipe_alu|Add24~1_combout  & (!\CPU|exe_stage|pipe_alu|Add28~1_combout  & !\CPU|exe_stage|pipe_alu|Add26~1 )) # (!\CPU|exe_stage|pipe_alu|Add24~1_combout  & ((!\CPU|exe_stage|pipe_alu|Add26~1 ) # 
// (!\CPU|exe_stage|pipe_alu|Add28~1_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Add24~1_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add28~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add26~1 ),
	.combout(\CPU|exe_stage|pipe_alu|Add26~2_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add26~3 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add26~2 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add26~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add26~4 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add26~4_combout  = ((\CPU|exe_stage|pipe_alu|Add28~0_combout  $ (\CPU|exe_stage|pipe_alu|Add24~0_combout  $ (!\CPU|exe_stage|pipe_alu|Add26~3 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add26~5  = CARRY((\CPU|exe_stage|pipe_alu|Add28~0_combout  & ((\CPU|exe_stage|pipe_alu|Add24~0_combout ) # (!\CPU|exe_stage|pipe_alu|Add26~3 ))) # (!\CPU|exe_stage|pipe_alu|Add28~0_combout  & 
// (\CPU|exe_stage|pipe_alu|Add24~0_combout  & !\CPU|exe_stage|pipe_alu|Add26~3 )))

	.dataa(\CPU|exe_stage|pipe_alu|Add28~0_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add24~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add26~3 ),
	.combout(\CPU|exe_stage|pipe_alu|Add26~4_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add26~5 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add26~4 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add26~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add26~6 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add26~6_combout  = \CPU|exe_stage|pipe_alu|Add26~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add26~5 ),
	.combout(\CPU|exe_stage|pipe_alu|Add26~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add26~6 .lut_mask = 16'hF0F0;
defparam \CPU|exe_stage|pipe_alu|Add26~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add18~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add18~0_combout  = (\CPU|exe_stage|pipe_alu|Add16~1_combout  & (\CPU|exe_stage|pipe_alu|Add20~2_combout  $ (VCC))) # (!\CPU|exe_stage|pipe_alu|Add16~1_combout  & (\CPU|exe_stage|pipe_alu|Add20~2_combout  & VCC))
// \CPU|exe_stage|pipe_alu|Add18~1  = CARRY((\CPU|exe_stage|pipe_alu|Add16~1_combout  & \CPU|exe_stage|pipe_alu|Add20~2_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|Add16~1_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add20~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add18~0_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add18~1 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add18~0 .lut_mask = 16'h6688;
defparam \CPU|exe_stage|pipe_alu|Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add18~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add18~2_combout  = (\CPU|exe_stage|pipe_alu|Add16~0_combout  & ((\CPU|exe_stage|pipe_alu|Add20~1_combout  & (\CPU|exe_stage|pipe_alu|Add18~1  & VCC)) # (!\CPU|exe_stage|pipe_alu|Add20~1_combout  & (!\CPU|exe_stage|pipe_alu|Add18~1 
// )))) # (!\CPU|exe_stage|pipe_alu|Add16~0_combout  & ((\CPU|exe_stage|pipe_alu|Add20~1_combout  & (!\CPU|exe_stage|pipe_alu|Add18~1 )) # (!\CPU|exe_stage|pipe_alu|Add20~1_combout  & ((\CPU|exe_stage|pipe_alu|Add18~1 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add18~3  = CARRY((\CPU|exe_stage|pipe_alu|Add16~0_combout  & (!\CPU|exe_stage|pipe_alu|Add20~1_combout  & !\CPU|exe_stage|pipe_alu|Add18~1 )) # (!\CPU|exe_stage|pipe_alu|Add16~0_combout  & ((!\CPU|exe_stage|pipe_alu|Add18~1 ) # 
// (!\CPU|exe_stage|pipe_alu|Add20~1_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Add16~0_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add20~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add18~1 ),
	.combout(\CPU|exe_stage|pipe_alu|Add18~2_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add18~3 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add18~2 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add18~4 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add18~4_combout  = (\CPU|exe_stage|pipe_alu|Add20~0_combout  & (\CPU|exe_stage|pipe_alu|Add18~3  $ (GND))) # (!\CPU|exe_stage|pipe_alu|Add20~0_combout  & (!\CPU|exe_stage|pipe_alu|Add18~3  & VCC))
// \CPU|exe_stage|pipe_alu|Add18~5  = CARRY((\CPU|exe_stage|pipe_alu|Add20~0_combout  & !\CPU|exe_stage|pipe_alu|Add18~3 ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|Add20~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add18~3 ),
	.combout(\CPU|exe_stage|pipe_alu|Add18~4_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add18~5 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add18~4 .lut_mask = 16'hC30C;
defparam \CPU|exe_stage|pipe_alu|Add18~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add18~6 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add18~6_combout  = \CPU|exe_stage|pipe_alu|Add18~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add18~5 ),
	.combout(\CPU|exe_stage|pipe_alu|Add18~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add18~6 .lut_mask = 16'hF0F0;
defparam \CPU|exe_stage|pipe_alu|Add18~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add22~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add22~0_combout  = (\CPU|exe_stage|pipe_alu|Add18~0_combout  & (\CPU|exe_stage|pipe_alu|Add26~0_combout  $ (VCC))) # (!\CPU|exe_stage|pipe_alu|Add18~0_combout  & (\CPU|exe_stage|pipe_alu|Add26~0_combout  & VCC))
// \CPU|exe_stage|pipe_alu|Add22~1  = CARRY((\CPU|exe_stage|pipe_alu|Add18~0_combout  & \CPU|exe_stage|pipe_alu|Add26~0_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|Add18~0_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add26~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add22~0_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add22~1 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add22~0 .lut_mask = 16'h6688;
defparam \CPU|exe_stage|pipe_alu|Add22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add22~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add22~2_combout  = (\CPU|exe_stage|pipe_alu|Add26~2_combout  & ((\CPU|exe_stage|pipe_alu|Add18~2_combout  & (\CPU|exe_stage|pipe_alu|Add22~1  & VCC)) # (!\CPU|exe_stage|pipe_alu|Add18~2_combout  & (!\CPU|exe_stage|pipe_alu|Add22~1 
// )))) # (!\CPU|exe_stage|pipe_alu|Add26~2_combout  & ((\CPU|exe_stage|pipe_alu|Add18~2_combout  & (!\CPU|exe_stage|pipe_alu|Add22~1 )) # (!\CPU|exe_stage|pipe_alu|Add18~2_combout  & ((\CPU|exe_stage|pipe_alu|Add22~1 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add22~3  = CARRY((\CPU|exe_stage|pipe_alu|Add26~2_combout  & (!\CPU|exe_stage|pipe_alu|Add18~2_combout  & !\CPU|exe_stage|pipe_alu|Add22~1 )) # (!\CPU|exe_stage|pipe_alu|Add26~2_combout  & ((!\CPU|exe_stage|pipe_alu|Add22~1 ) # 
// (!\CPU|exe_stage|pipe_alu|Add18~2_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Add26~2_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add18~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add22~1 ),
	.combout(\CPU|exe_stage|pipe_alu|Add22~2_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add22~3 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add22~2 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add22~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add22~4 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add22~4_combout  = ((\CPU|exe_stage|pipe_alu|Add26~4_combout  $ (\CPU|exe_stage|pipe_alu|Add18~4_combout  $ (!\CPU|exe_stage|pipe_alu|Add22~3 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add22~5  = CARRY((\CPU|exe_stage|pipe_alu|Add26~4_combout  & ((\CPU|exe_stage|pipe_alu|Add18~4_combout ) # (!\CPU|exe_stage|pipe_alu|Add22~3 ))) # (!\CPU|exe_stage|pipe_alu|Add26~4_combout  & 
// (\CPU|exe_stage|pipe_alu|Add18~4_combout  & !\CPU|exe_stage|pipe_alu|Add22~3 )))

	.dataa(\CPU|exe_stage|pipe_alu|Add26~4_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add18~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add22~3 ),
	.combout(\CPU|exe_stage|pipe_alu|Add22~4_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add22~5 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add22~4 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add22~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add22~6 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add22~6_combout  = (\CPU|exe_stage|pipe_alu|Add18~6_combout  & ((\CPU|exe_stage|pipe_alu|Add26~6_combout  & (\CPU|exe_stage|pipe_alu|Add22~5  & VCC)) # (!\CPU|exe_stage|pipe_alu|Add26~6_combout  & (!\CPU|exe_stage|pipe_alu|Add22~5 
// )))) # (!\CPU|exe_stage|pipe_alu|Add18~6_combout  & ((\CPU|exe_stage|pipe_alu|Add26~6_combout  & (!\CPU|exe_stage|pipe_alu|Add22~5 )) # (!\CPU|exe_stage|pipe_alu|Add26~6_combout  & ((\CPU|exe_stage|pipe_alu|Add22~5 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add22~7  = CARRY((\CPU|exe_stage|pipe_alu|Add18~6_combout  & (!\CPU|exe_stage|pipe_alu|Add26~6_combout  & !\CPU|exe_stage|pipe_alu|Add22~5 )) # (!\CPU|exe_stage|pipe_alu|Add18~6_combout  & ((!\CPU|exe_stage|pipe_alu|Add22~5 ) # 
// (!\CPU|exe_stage|pipe_alu|Add26~6_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Add18~6_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add26~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add22~5 ),
	.combout(\CPU|exe_stage|pipe_alu|Add22~6_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add22~7 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add22~6 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add22~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add22~8 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add22~8_combout  = !\CPU|exe_stage|pipe_alu|Add22~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add22~7 ),
	.combout(\CPU|exe_stage|pipe_alu|Add22~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add22~8 .lut_mask = 16'h0F0F;
defparam \CPU|exe_stage|pipe_alu|Add22~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add30~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add30~0_combout  = (\CPU|exe_stage|pipe_alu|Add22~0_combout  & (\CPU|exe_stage|pipe_alu|Add15~0_combout  $ (VCC))) # (!\CPU|exe_stage|pipe_alu|Add22~0_combout  & (\CPU|exe_stage|pipe_alu|Add15~0_combout  & VCC))
// \CPU|exe_stage|pipe_alu|Add30~1  = CARRY((\CPU|exe_stage|pipe_alu|Add22~0_combout  & \CPU|exe_stage|pipe_alu|Add15~0_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|Add22~0_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add15~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add30~0_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add30~1 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add30~0 .lut_mask = 16'h6688;
defparam \CPU|exe_stage|pipe_alu|Add30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add30~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add30~2_combout  = (\CPU|exe_stage|pipe_alu|Add15~2_combout  & ((\CPU|exe_stage|pipe_alu|Add22~2_combout  & (\CPU|exe_stage|pipe_alu|Add30~1  & VCC)) # (!\CPU|exe_stage|pipe_alu|Add22~2_combout  & (!\CPU|exe_stage|pipe_alu|Add30~1 
// )))) # (!\CPU|exe_stage|pipe_alu|Add15~2_combout  & ((\CPU|exe_stage|pipe_alu|Add22~2_combout  & (!\CPU|exe_stage|pipe_alu|Add30~1 )) # (!\CPU|exe_stage|pipe_alu|Add22~2_combout  & ((\CPU|exe_stage|pipe_alu|Add30~1 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add30~3  = CARRY((\CPU|exe_stage|pipe_alu|Add15~2_combout  & (!\CPU|exe_stage|pipe_alu|Add22~2_combout  & !\CPU|exe_stage|pipe_alu|Add30~1 )) # (!\CPU|exe_stage|pipe_alu|Add15~2_combout  & ((!\CPU|exe_stage|pipe_alu|Add30~1 ) # 
// (!\CPU|exe_stage|pipe_alu|Add22~2_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Add15~2_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add22~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add30~1 ),
	.combout(\CPU|exe_stage|pipe_alu|Add30~2_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add30~3 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add30~2 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add30~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add30~6 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add30~6_combout  = (\CPU|exe_stage|pipe_alu|Add22~6_combout  & ((\CPU|exe_stage|pipe_alu|Add15~6_combout  & (\CPU|exe_stage|pipe_alu|Add30~5  & VCC)) # (!\CPU|exe_stage|pipe_alu|Add15~6_combout  & (!\CPU|exe_stage|pipe_alu|Add30~5 
// )))) # (!\CPU|exe_stage|pipe_alu|Add22~6_combout  & ((\CPU|exe_stage|pipe_alu|Add15~6_combout  & (!\CPU|exe_stage|pipe_alu|Add30~5 )) # (!\CPU|exe_stage|pipe_alu|Add15~6_combout  & ((\CPU|exe_stage|pipe_alu|Add30~5 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add30~7  = CARRY((\CPU|exe_stage|pipe_alu|Add22~6_combout  & (!\CPU|exe_stage|pipe_alu|Add15~6_combout  & !\CPU|exe_stage|pipe_alu|Add30~5 )) # (!\CPU|exe_stage|pipe_alu|Add22~6_combout  & ((!\CPU|exe_stage|pipe_alu|Add30~5 ) # 
// (!\CPU|exe_stage|pipe_alu|Add15~6_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Add22~6_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add15~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add30~5 ),
	.combout(\CPU|exe_stage|pipe_alu|Add30~6_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add30~7 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add30~6 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add30~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add30~8 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add30~8_combout  = \CPU|exe_stage|pipe_alu|Add22~8_combout  $ (\CPU|exe_stage|pipe_alu|Add30~7  $ (!\CPU|exe_stage|pipe_alu|Add15~8_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|Add22~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|exe_stage|pipe_alu|Add15~8_combout ),
	.cin(\CPU|exe_stage|pipe_alu|Add30~7 ),
	.combout(\CPU|exe_stage|pipe_alu|Add30~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add30~8 .lut_mask = 16'h5AA5;
defparam \CPU|exe_stage|pipe_alu|Add30~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[9]~14 (
// Equation(s):
// \CPU|exe_stage|ad4|y[9]~14_combout  = (\CPU|de_reg|epc4 [9] & (!\CPU|exe_stage|ad4|y[8]~13 )) # (!\CPU|de_reg|epc4 [9] & ((\CPU|exe_stage|ad4|y[8]~13 ) # (GND)))
// \CPU|exe_stage|ad4|y[9]~15  = CARRY((!\CPU|exe_stage|ad4|y[8]~13 ) # (!\CPU|de_reg|epc4 [9]))

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[8]~13 ),
	.combout(\CPU|exe_stage|ad4|y[9]~14_combout ),
	.cout(\CPU|exe_stage|ad4|y[9]~15 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[9]~14 .lut_mask = 16'h3C3F;
defparam \CPU|exe_stage|ad4|y[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[11]~18 (
// Equation(s):
// \CPU|exe_stage|ad4|y[11]~18_combout  = (\CPU|de_reg|epc4 [11] & (!\CPU|exe_stage|ad4|y[10]~17 )) # (!\CPU|de_reg|epc4 [11] & ((\CPU|exe_stage|ad4|y[10]~17 ) # (GND)))
// \CPU|exe_stage|ad4|y[11]~19  = CARRY((!\CPU|exe_stage|ad4|y[10]~17 ) # (!\CPU|de_reg|epc4 [11]))

	.dataa(\CPU|de_reg|epc4 [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[10]~17 ),
	.combout(\CPU|exe_stage|ad4|y[11]~18_combout ),
	.cout(\CPU|exe_stage|ad4|y[11]~19 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[11]~18 .lut_mask = 16'h5A5F;
defparam \CPU|exe_stage|ad4|y[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[13]~22 (
// Equation(s):
// \CPU|exe_stage|ad4|y[13]~22_combout  = (\CPU|de_reg|epc4 [13] & (!\CPU|exe_stage|ad4|y[12]~21 )) # (!\CPU|de_reg|epc4 [13] & ((\CPU|exe_stage|ad4|y[12]~21 ) # (GND)))
// \CPU|exe_stage|ad4|y[13]~23  = CARRY((!\CPU|exe_stage|ad4|y[12]~21 ) # (!\CPU|de_reg|epc4 [13]))

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[12]~21 ),
	.combout(\CPU|exe_stage|ad4|y[13]~22_combout ),
	.cout(\CPU|exe_stage|ad4|y[13]~23 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[13]~22 .lut_mask = 16'h3C3F;
defparam \CPU|exe_stage|ad4|y[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[19]~34 (
// Equation(s):
// \CPU|exe_stage|ad4|y[19]~34_combout  = (\CPU|de_reg|epc4 [19] & (!\CPU|exe_stage|ad4|y[18]~33 )) # (!\CPU|de_reg|epc4 [19] & ((\CPU|exe_stage|ad4|y[18]~33 ) # (GND)))
// \CPU|exe_stage|ad4|y[19]~35  = CARRY((!\CPU|exe_stage|ad4|y[18]~33 ) # (!\CPU|de_reg|epc4 [19]))

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[18]~33 ),
	.combout(\CPU|exe_stage|ad4|y[19]~34_combout ),
	.cout(\CPU|exe_stage|ad4|y[19]~35 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[19]~34 .lut_mask = 16'h3C3F;
defparam \CPU|exe_stage|ad4|y[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[23]~42 (
// Equation(s):
// \CPU|exe_stage|ad4|y[23]~42_combout  = (\CPU|de_reg|epc4 [23] & (!\CPU|exe_stage|ad4|y[22]~41 )) # (!\CPU|de_reg|epc4 [23] & ((\CPU|exe_stage|ad4|y[22]~41 ) # (GND)))
// \CPU|exe_stage|ad4|y[23]~43  = CARRY((!\CPU|exe_stage|ad4|y[22]~41 ) # (!\CPU|de_reg|epc4 [23]))

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[22]~41 ),
	.combout(\CPU|exe_stage|ad4|y[23]~42_combout ),
	.cout(\CPU|exe_stage|ad4|y[23]~43 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[23]~42 .lut_mask = 16'h3C3F;
defparam \CPU|exe_stage|ad4|y[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[25]~46 (
// Equation(s):
// \CPU|exe_stage|ad4|y[25]~46_combout  = (\CPU|de_reg|epc4 [25] & (!\CPU|exe_stage|ad4|y[24]~45 )) # (!\CPU|de_reg|epc4 [25] & ((\CPU|exe_stage|ad4|y[24]~45 ) # (GND)))
// \CPU|exe_stage|ad4|y[25]~47  = CARRY((!\CPU|exe_stage|ad4|y[24]~45 ) # (!\CPU|de_reg|epc4 [25]))

	.dataa(\CPU|de_reg|epc4 [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[24]~45 ),
	.combout(\CPU|exe_stage|ad4|y[25]~46_combout ),
	.cout(\CPU|exe_stage|ad4|y[25]~47 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[25]~46 .lut_mask = 16'h5A5F;
defparam \CPU|exe_stage|ad4|y[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[27]~50 (
// Equation(s):
// \CPU|exe_stage|ad4|y[27]~50_combout  = (\CPU|de_reg|epc4 [27] & (!\CPU|exe_stage|ad4|y[26]~49 )) # (!\CPU|de_reg|epc4 [27] & ((\CPU|exe_stage|ad4|y[26]~49 ) # (GND)))
// \CPU|exe_stage|ad4|y[27]~51  = CARRY((!\CPU|exe_stage|ad4|y[26]~49 ) # (!\CPU|de_reg|epc4 [27]))

	.dataa(\CPU|de_reg|epc4 [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[26]~49 ),
	.combout(\CPU|exe_stage|ad4|y[27]~50_combout ),
	.cout(\CPU|exe_stage|ad4|y[27]~51 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[27]~50 .lut_mask = 16'h5A5F;
defparam \CPU|exe_stage|ad4|y[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[28]~52 (
// Equation(s):
// \CPU|exe_stage|ad4|y[28]~52_combout  = (\CPU|de_reg|epc4 [28] & (\CPU|exe_stage|ad4|y[27]~51  $ (GND))) # (!\CPU|de_reg|epc4 [28] & (!\CPU|exe_stage|ad4|y[27]~51  & VCC))
// \CPU|exe_stage|ad4|y[28]~53  = CARRY((\CPU|de_reg|epc4 [28] & !\CPU|exe_stage|ad4|y[27]~51 ))

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[27]~51 ),
	.combout(\CPU|exe_stage|ad4|y[28]~52_combout ),
	.cout(\CPU|exe_stage|ad4|y[28]~53 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[28]~52 .lut_mask = 16'hC30C;
defparam \CPU|exe_stage|ad4|y[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[30]~56 (
// Equation(s):
// \CPU|exe_stage|ad4|y[30]~56_combout  = (\CPU|de_reg|epc4 [30] & (\CPU|exe_stage|ad4|y[29]~55  $ (GND))) # (!\CPU|de_reg|epc4 [30] & (!\CPU|exe_stage|ad4|y[29]~55  & VCC))
// \CPU|exe_stage|ad4|y[30]~57  = CARRY((\CPU|de_reg|epc4 [30] & !\CPU|exe_stage|ad4|y[29]~55 ))

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[29]~55 ),
	.combout(\CPU|exe_stage|ad4|y[30]~56_combout ),
	.cout(\CPU|exe_stage|ad4|y[30]~57 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[30]~56 .lut_mask = 16'hC30C;
defparam \CPU|exe_stage|ad4|y[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[31]~58 (
// Equation(s):
// \CPU|exe_stage|ad4|y[31]~58_combout  = \CPU|exe_stage|ad4|y[30]~57  $ (\CPU|de_reg|epc4 [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|epc4 [31]),
	.cin(\CPU|exe_stage|ad4|y[30]~57 ),
	.combout(\CPU|exe_stage|ad4|y[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[31]~58 .lut_mask = 16'h0FF0;
defparam \CPU|exe_stage|ad4|y[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~16 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~16_combout  = ((\CPU|exe_stage|muxa|y[8]~31_combout  $ (\CPU|exe_stage|muxb|y[8]~11_combout  $ (\CPU|exe_stage|pipe_alu|Add1~15 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add1~17  = CARRY((\CPU|exe_stage|muxa|y[8]~31_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~15 ) # (!\CPU|exe_stage|muxb|y[8]~11_combout ))) # (!\CPU|exe_stage|muxa|y[8]~31_combout  & (!\CPU|exe_stage|muxb|y[8]~11_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~15 )))

	.dataa(\CPU|exe_stage|muxa|y[8]~31_combout ),
	.datab(\CPU|exe_stage|muxb|y[8]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~15 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~16_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~17 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~16 .lut_mask = 16'h962B;
defparam \CPU|exe_stage|pipe_alu|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~18 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~18_combout  = (\CPU|exe_stage|muxa|y[9]~8_combout  & ((\CPU|exe_stage|muxb|y[9]~12_combout  & (!\CPU|exe_stage|pipe_alu|Add1~17 )) # (!\CPU|exe_stage|muxb|y[9]~12_combout  & (\CPU|exe_stage|pipe_alu|Add1~17  & VCC)))) # 
// (!\CPU|exe_stage|muxa|y[9]~8_combout  & ((\CPU|exe_stage|muxb|y[9]~12_combout  & ((\CPU|exe_stage|pipe_alu|Add1~17 ) # (GND))) # (!\CPU|exe_stage|muxb|y[9]~12_combout  & (!\CPU|exe_stage|pipe_alu|Add1~17 ))))
// \CPU|exe_stage|pipe_alu|Add1~19  = CARRY((\CPU|exe_stage|muxa|y[9]~8_combout  & (\CPU|exe_stage|muxb|y[9]~12_combout  & !\CPU|exe_stage|pipe_alu|Add1~17 )) # (!\CPU|exe_stage|muxa|y[9]~8_combout  & ((\CPU|exe_stage|muxb|y[9]~12_combout ) # 
// (!\CPU|exe_stage|pipe_alu|Add1~17 ))))

	.dataa(\CPU|exe_stage|muxa|y[9]~8_combout ),
	.datab(\CPU|exe_stage|muxb|y[9]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~17 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~18_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~19 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~18 .lut_mask = 16'h694D;
defparam \CPU|exe_stage|pipe_alu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~22 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~22_combout  = (\CPU|exe_stage|muxb|y[11]~16_combout  & ((\CPU|exe_stage|muxa|y[11]~29_combout  & (!\CPU|exe_stage|pipe_alu|Add1~21 )) # (!\CPU|exe_stage|muxa|y[11]~29_combout  & ((\CPU|exe_stage|pipe_alu|Add1~21 ) # (GND))))) 
// # (!\CPU|exe_stage|muxb|y[11]~16_combout  & ((\CPU|exe_stage|muxa|y[11]~29_combout  & (\CPU|exe_stage|pipe_alu|Add1~21  & VCC)) # (!\CPU|exe_stage|muxa|y[11]~29_combout  & (!\CPU|exe_stage|pipe_alu|Add1~21 ))))
// \CPU|exe_stage|pipe_alu|Add1~23  = CARRY((\CPU|exe_stage|muxb|y[11]~16_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~21 ) # (!\CPU|exe_stage|muxa|y[11]~29_combout ))) # (!\CPU|exe_stage|muxb|y[11]~16_combout  & (!\CPU|exe_stage|muxa|y[11]~29_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~21 )))

	.dataa(\CPU|exe_stage|muxb|y[11]~16_combout ),
	.datab(\CPU|exe_stage|muxa|y[11]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~21 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~22_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~23 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~22 .lut_mask = 16'h692B;
defparam \CPU|exe_stage|pipe_alu|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~26 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~26_combout  = (\CPU|exe_stage|muxa|y[13]~27_combout  & ((\CPU|exe_stage|muxb|y[13]~15_combout  & (!\CPU|exe_stage|pipe_alu|Add1~25 )) # (!\CPU|exe_stage|muxb|y[13]~15_combout  & (\CPU|exe_stage|pipe_alu|Add1~25  & VCC)))) # 
// (!\CPU|exe_stage|muxa|y[13]~27_combout  & ((\CPU|exe_stage|muxb|y[13]~15_combout  & ((\CPU|exe_stage|pipe_alu|Add1~25 ) # (GND))) # (!\CPU|exe_stage|muxb|y[13]~15_combout  & (!\CPU|exe_stage|pipe_alu|Add1~25 ))))
// \CPU|exe_stage|pipe_alu|Add1~27  = CARRY((\CPU|exe_stage|muxa|y[13]~27_combout  & (\CPU|exe_stage|muxb|y[13]~15_combout  & !\CPU|exe_stage|pipe_alu|Add1~25 )) # (!\CPU|exe_stage|muxa|y[13]~27_combout  & ((\CPU|exe_stage|muxb|y[13]~15_combout ) # 
// (!\CPU|exe_stage|pipe_alu|Add1~25 ))))

	.dataa(\CPU|exe_stage|muxa|y[13]~27_combout ),
	.datab(\CPU|exe_stage|muxb|y[13]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~25 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~26_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~27 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~26 .lut_mask = 16'h694D;
defparam \CPU|exe_stage|pipe_alu|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~28 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~28_combout  = ((\CPU|exe_stage|muxa|y[14]~9_combout  $ (\CPU|exe_stage|muxb|y[14]~13_combout  $ (\CPU|exe_stage|pipe_alu|Add1~27 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add1~29  = CARRY((\CPU|exe_stage|muxa|y[14]~9_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~27 ) # (!\CPU|exe_stage|muxb|y[14]~13_combout ))) # (!\CPU|exe_stage|muxa|y[14]~9_combout  & (!\CPU|exe_stage|muxb|y[14]~13_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~27 )))

	.dataa(\CPU|exe_stage|muxa|y[14]~9_combout ),
	.datab(\CPU|exe_stage|muxb|y[14]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~27 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~28_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~29 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~28 .lut_mask = 16'h962B;
defparam \CPU|exe_stage|pipe_alu|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~32 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~32_combout  = ((\CPU|exe_stage|muxa|y[16]~26_combout  $ (\CPU|exe_stage|muxb|y[16]~17_combout  $ (\CPU|exe_stage|pipe_alu|Add1~31 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add1~33  = CARRY((\CPU|exe_stage|muxa|y[16]~26_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~31 ) # (!\CPU|exe_stage|muxb|y[16]~17_combout ))) # (!\CPU|exe_stage|muxa|y[16]~26_combout  & (!\CPU|exe_stage|muxb|y[16]~17_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~31 )))

	.dataa(\CPU|exe_stage|muxa|y[16]~26_combout ),
	.datab(\CPU|exe_stage|muxb|y[16]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~31 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~32_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~33 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~32 .lut_mask = 16'h962B;
defparam \CPU|exe_stage|pipe_alu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~38 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~38_combout  = (\CPU|exe_stage|muxb|y[19]~30_combout  & ((\CPU|exe_stage|muxa|y[19]~19_combout  & (!\CPU|exe_stage|pipe_alu|Add1~37 )) # (!\CPU|exe_stage|muxa|y[19]~19_combout  & ((\CPU|exe_stage|pipe_alu|Add1~37 ) # (GND))))) 
// # (!\CPU|exe_stage|muxb|y[19]~30_combout  & ((\CPU|exe_stage|muxa|y[19]~19_combout  & (\CPU|exe_stage|pipe_alu|Add1~37  & VCC)) # (!\CPU|exe_stage|muxa|y[19]~19_combout  & (!\CPU|exe_stage|pipe_alu|Add1~37 ))))
// \CPU|exe_stage|pipe_alu|Add1~39  = CARRY((\CPU|exe_stage|muxb|y[19]~30_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~37 ) # (!\CPU|exe_stage|muxa|y[19]~19_combout ))) # (!\CPU|exe_stage|muxb|y[19]~30_combout  & (!\CPU|exe_stage|muxa|y[19]~19_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~37 )))

	.dataa(\CPU|exe_stage|muxb|y[19]~30_combout ),
	.datab(\CPU|exe_stage|muxa|y[19]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~37 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~38_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~39 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~38 .lut_mask = 16'h692B;
defparam \CPU|exe_stage|pipe_alu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~48 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~48_combout  = ((\CPU|exe_stage|muxb|y[24]~25_combout  $ (\CPU|exe_stage|muxa|y[24]~12_combout  $ (\CPU|exe_stage|pipe_alu|Add1~47 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add1~49  = CARRY((\CPU|exe_stage|muxb|y[24]~25_combout  & (\CPU|exe_stage|muxa|y[24]~12_combout  & !\CPU|exe_stage|pipe_alu|Add1~47 )) # (!\CPU|exe_stage|muxb|y[24]~25_combout  & ((\CPU|exe_stage|muxa|y[24]~12_combout ) # 
// (!\CPU|exe_stage|pipe_alu|Add1~47 ))))

	.dataa(\CPU|exe_stage|muxb|y[24]~25_combout ),
	.datab(\CPU|exe_stage|muxa|y[24]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~47 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~48_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~49 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~48 .lut_mask = 16'h964D;
defparam \CPU|exe_stage|pipe_alu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~60 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~60_combout  = ((\CPU|exe_stage|muxa|y[30]~24_combout  $ (\CPU|exe_stage|muxb|y[30]~19_combout  $ (\CPU|exe_stage|pipe_alu|Add1~59 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add1~61  = CARRY((\CPU|exe_stage|muxa|y[30]~24_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~59 ) # (!\CPU|exe_stage|muxb|y[30]~19_combout ))) # (!\CPU|exe_stage|muxa|y[30]~24_combout  & (!\CPU|exe_stage|muxb|y[30]~19_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~59 )))

	.dataa(\CPU|exe_stage|muxa|y[30]~24_combout ),
	.datab(\CPU|exe_stage|muxb|y[30]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~59 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~60_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~61 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~60 .lut_mask = 16'h962B;
defparam \CPU|exe_stage|pipe_alu|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~62 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~62_combout  = \CPU|exe_stage|muxb|y[31]~8_combout  $ (\CPU|exe_stage|pipe_alu|Add1~61  $ (!\CPU|exe_stage|muxa|y[31]~25_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|muxa|y[31]~25_combout ),
	.cin(\CPU|exe_stage|pipe_alu|Add1~61 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~62 .lut_mask = 16'h3CC3;
defparam \CPU|exe_stage|pipe_alu|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~22 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~22_combout  = (\CPU|exe_stage|muxa|y[11]~29_combout  & ((\CPU|exe_stage|muxb|y[11]~16_combout  & (\CPU|exe_stage|pipe_alu|Add0~21  & VCC)) # (!\CPU|exe_stage|muxb|y[11]~16_combout  & (!\CPU|exe_stage|pipe_alu|Add0~21 )))) # 
// (!\CPU|exe_stage|muxa|y[11]~29_combout  & ((\CPU|exe_stage|muxb|y[11]~16_combout  & (!\CPU|exe_stage|pipe_alu|Add0~21 )) # (!\CPU|exe_stage|muxb|y[11]~16_combout  & ((\CPU|exe_stage|pipe_alu|Add0~21 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add0~23  = CARRY((\CPU|exe_stage|muxa|y[11]~29_combout  & (!\CPU|exe_stage|muxb|y[11]~16_combout  & !\CPU|exe_stage|pipe_alu|Add0~21 )) # (!\CPU|exe_stage|muxa|y[11]~29_combout  & ((!\CPU|exe_stage|pipe_alu|Add0~21 ) # 
// (!\CPU|exe_stage|muxb|y[11]~16_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[11]~29_combout ),
	.datab(\CPU|exe_stage|muxb|y[11]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~21 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~22_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~23 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~22 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~24 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~24_combout  = ((\CPU|exe_stage|muxb|y[12]~14_combout  $ (\CPU|exe_stage|muxa|y[12]~28_combout  $ (!\CPU|exe_stage|pipe_alu|Add0~23 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add0~25  = CARRY((\CPU|exe_stage|muxb|y[12]~14_combout  & ((\CPU|exe_stage|muxa|y[12]~28_combout ) # (!\CPU|exe_stage|pipe_alu|Add0~23 ))) # (!\CPU|exe_stage|muxb|y[12]~14_combout  & (\CPU|exe_stage|muxa|y[12]~28_combout  & 
// !\CPU|exe_stage|pipe_alu|Add0~23 )))

	.dataa(\CPU|exe_stage|muxb|y[12]~14_combout ),
	.datab(\CPU|exe_stage|muxa|y[12]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~23 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~24_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~25 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~24 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~28 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~28_combout  = ((\CPU|exe_stage|muxb|y[14]~13_combout  $ (\CPU|exe_stage|muxa|y[14]~9_combout  $ (!\CPU|exe_stage|pipe_alu|Add0~27 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add0~29  = CARRY((\CPU|exe_stage|muxb|y[14]~13_combout  & ((\CPU|exe_stage|muxa|y[14]~9_combout ) # (!\CPU|exe_stage|pipe_alu|Add0~27 ))) # (!\CPU|exe_stage|muxb|y[14]~13_combout  & (\CPU|exe_stage|muxa|y[14]~9_combout  & 
// !\CPU|exe_stage|pipe_alu|Add0~27 )))

	.dataa(\CPU|exe_stage|muxb|y[14]~13_combout ),
	.datab(\CPU|exe_stage|muxa|y[14]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~27 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~28_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~29 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~28 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~32 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~32_combout  = ((\CPU|exe_stage|muxb|y[16]~17_combout  $ (\CPU|exe_stage|muxa|y[16]~26_combout  $ (!\CPU|exe_stage|pipe_alu|Add0~31 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add0~33  = CARRY((\CPU|exe_stage|muxb|y[16]~17_combout  & ((\CPU|exe_stage|muxa|y[16]~26_combout ) # (!\CPU|exe_stage|pipe_alu|Add0~31 ))) # (!\CPU|exe_stage|muxb|y[16]~17_combout  & (\CPU|exe_stage|muxa|y[16]~26_combout  & 
// !\CPU|exe_stage|pipe_alu|Add0~31 )))

	.dataa(\CPU|exe_stage|muxb|y[16]~17_combout ),
	.datab(\CPU|exe_stage|muxa|y[16]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~31 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~32_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~33 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~32 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~36 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~36_combout  = ((\CPU|exe_stage|muxb|y[18]~31_combout  $ (\CPU|exe_stage|muxa|y[18]~18_combout  $ (!\CPU|exe_stage|pipe_alu|Add0~35 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add0~37  = CARRY((\CPU|exe_stage|muxb|y[18]~31_combout  & ((\CPU|exe_stage|muxa|y[18]~18_combout ) # (!\CPU|exe_stage|pipe_alu|Add0~35 ))) # (!\CPU|exe_stage|muxb|y[18]~31_combout  & (\CPU|exe_stage|muxa|y[18]~18_combout  & 
// !\CPU|exe_stage|pipe_alu|Add0~35 )))

	.dataa(\CPU|exe_stage|muxb|y[18]~31_combout ),
	.datab(\CPU|exe_stage|muxa|y[18]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~35 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~36_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~37 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~36 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~54 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~54_combout  = (\CPU|exe_stage|muxa|y[27]~15_combout  & ((\CPU|exe_stage|muxb|y[27]~22_combout  & (\CPU|exe_stage|pipe_alu|Add0~53  & VCC)) # (!\CPU|exe_stage|muxb|y[27]~22_combout  & (!\CPU|exe_stage|pipe_alu|Add0~53 )))) # 
// (!\CPU|exe_stage|muxa|y[27]~15_combout  & ((\CPU|exe_stage|muxb|y[27]~22_combout  & (!\CPU|exe_stage|pipe_alu|Add0~53 )) # (!\CPU|exe_stage|muxb|y[27]~22_combout  & ((\CPU|exe_stage|pipe_alu|Add0~53 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add0~55  = CARRY((\CPU|exe_stage|muxa|y[27]~15_combout  & (!\CPU|exe_stage|muxb|y[27]~22_combout  & !\CPU|exe_stage|pipe_alu|Add0~53 )) # (!\CPU|exe_stage|muxa|y[27]~15_combout  & ((!\CPU|exe_stage|pipe_alu|Add0~53 ) # 
// (!\CPU|exe_stage|muxb|y[27]~22_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[27]~15_combout ),
	.datab(\CPU|exe_stage|muxb|y[27]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~53 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~54_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~55 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~54 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~60 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~60_combout  = ((\CPU|exe_stage|muxa|y[30]~24_combout  $ (\CPU|exe_stage|muxb|y[30]~19_combout  $ (!\CPU|exe_stage|pipe_alu|Add0~59 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add0~61  = CARRY((\CPU|exe_stage|muxa|y[30]~24_combout  & ((\CPU|exe_stage|muxb|y[30]~19_combout ) # (!\CPU|exe_stage|pipe_alu|Add0~59 ))) # (!\CPU|exe_stage|muxa|y[30]~24_combout  & (\CPU|exe_stage|muxb|y[30]~19_combout  & 
// !\CPU|exe_stage|pipe_alu|Add0~59 )))

	.dataa(\CPU|exe_stage|muxa|y[30]~24_combout ),
	.datab(\CPU|exe_stage|muxb|y[30]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~59 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~60_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~61 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~60 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~62 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~62_combout  = \CPU|exe_stage|muxa|y[31]~25_combout  $ (\CPU|exe_stage|muxb|y[31]~8_combout  $ (\CPU|exe_stage|pipe_alu|Add0~61 ))

	.dataa(\CPU|exe_stage|muxa|y[31]~25_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~61 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~62 .lut_mask = 16'h9696;
defparam \CPU|exe_stage|pipe_alu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X26_Y20
cycloneii_ram_block \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\CPU|mem_stage|mem_we~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU|em_reg|mb [25],\CPU|em_reg|mb [24],\CPU|em_reg|mb [23],\CPU|em_reg|mb [22],\CPU|em_reg|mb [21],\CPU|em_reg|mb [20],\CPU|em_reg|mb [19],\CPU|em_reg|mb [18],\CPU|em_reg|mb [17],\CPU|em_reg|mb [16],\CPU|em_reg|mb [15],\CPU|em_reg|mb [14],\CPU|em_reg|mb [13],\CPU|em_reg|mb [12],\CPU|em_reg|mb [11],\CPU|em_reg|mb [10],\CPU|em_reg|mb [9],
\CPU|em_reg|mb [8]}),
	.portaaddr({\CPU|em_reg|malu [6],\CPU|em_reg|malu [5],\CPU|em_reg|malu [4],\CPU|em_reg|malu [3],\CPU|em_reg|malu [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./sc_datamem.mif";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ALTSYNCRAM";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 576'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y19
cycloneii_ram_block \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(32'b00000000000000000000000000000000),
	.portaaddr({\CPU|prog_cnt|test|q[7]~_wirecell_combout ,\CPU|prog_cnt|test|q[6]~_wirecell_combout ,\CPU|prog_cnt|test|q[5]~_wirecell_combout ,\CPU|prog_cnt|test|q[4]~_wirecell_combout ,\CPU|prog_cnt|test|q[3]~_wirecell_combout ,\CPU|prog_cnt|test|q[2]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./sc_instmem.mif";
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ALTSYNCRAM";
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AC64000000222027200200CA00E40820000539008C4500008C240000200300F4200200F8200100FC;
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneii_lcell_comb \CPU|if_stage|p4|y[5]~6 (
// Equation(s):
// \CPU|if_stage|p4|y[5]~6_combout  = (\CPU|prog_cnt|test|q [5] & ((\CPU|if_stage|p4|y[4]~5 ) # (GND))) # (!\CPU|prog_cnt|test|q [5] & (!\CPU|if_stage|p4|y[4]~5 ))
// \CPU|if_stage|p4|y[5]~7  = CARRY((\CPU|prog_cnt|test|q [5]) # (!\CPU|if_stage|p4|y[4]~5 ))

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[4]~5 ),
	.combout(\CPU|if_stage|p4|y[5]~6_combout ),
	.cout(\CPU|if_stage|p4|y[5]~7 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[5]~6 .lut_mask = 16'hC3CF;
defparam \CPU|if_stage|p4|y[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneii_lcell_comb \CPU|if_stage|p4|y[7]~10 (
// Equation(s):
// \CPU|if_stage|p4|y[7]~10_combout  = (\CPU|prog_cnt|test|q [7] & ((\CPU|if_stage|p4|y[6]~9 ) # (GND))) # (!\CPU|prog_cnt|test|q [7] & (!\CPU|if_stage|p4|y[6]~9 ))
// \CPU|if_stage|p4|y[7]~11  = CARRY((\CPU|prog_cnt|test|q [7]) # (!\CPU|if_stage|p4|y[6]~9 ))

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[6]~9 ),
	.combout(\CPU|if_stage|p4|y[7]~10_combout ),
	.cout(\CPU|if_stage|p4|y[7]~11 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[7]~10 .lut_mask = 16'hC3CF;
defparam \CPU|if_stage|p4|y[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneii_lcell_comb \CPU|if_stage|p4|y[10]~16 (
// Equation(s):
// \CPU|if_stage|p4|y[10]~16_combout  = (\CPU|prog_cnt|test|q [10] & (!\CPU|if_stage|p4|y[9]~15  & VCC)) # (!\CPU|prog_cnt|test|q [10] & (\CPU|if_stage|p4|y[9]~15  $ (GND)))
// \CPU|if_stage|p4|y[10]~17  = CARRY((!\CPU|prog_cnt|test|q [10] & !\CPU|if_stage|p4|y[9]~15 ))

	.dataa(\CPU|prog_cnt|test|q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[9]~15 ),
	.combout(\CPU|if_stage|p4|y[10]~16_combout ),
	.cout(\CPU|if_stage|p4|y[10]~17 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[10]~16 .lut_mask = 16'h5A05;
defparam \CPU|if_stage|p4|y[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneii_lcell_comb \CPU|if_stage|p4|y[18]~32 (
// Equation(s):
// \CPU|if_stage|p4|y[18]~32_combout  = (\CPU|prog_cnt|test|q [18] & (!\CPU|if_stage|p4|y[17]~31  & VCC)) # (!\CPU|prog_cnt|test|q [18] & (\CPU|if_stage|p4|y[17]~31  $ (GND)))
// \CPU|if_stage|p4|y[18]~33  = CARRY((!\CPU|prog_cnt|test|q [18] & !\CPU|if_stage|p4|y[17]~31 ))

	.dataa(\CPU|prog_cnt|test|q [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[17]~31 ),
	.combout(\CPU|if_stage|p4|y[18]~32_combout ),
	.cout(\CPU|if_stage|p4|y[18]~33 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[18]~32 .lut_mask = 16'h5A05;
defparam \CPU|if_stage|p4|y[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneii_lcell_comb \CPU|if_stage|p4|y[21]~38 (
// Equation(s):
// \CPU|if_stage|p4|y[21]~38_combout  = (\CPU|prog_cnt|test|q [21] & ((\CPU|if_stage|p4|y[20]~37 ) # (GND))) # (!\CPU|prog_cnt|test|q [21] & (!\CPU|if_stage|p4|y[20]~37 ))
// \CPU|if_stage|p4|y[21]~39  = CARRY((\CPU|prog_cnt|test|q [21]) # (!\CPU|if_stage|p4|y[20]~37 ))

	.dataa(\CPU|prog_cnt|test|q [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[20]~37 ),
	.combout(\CPU|if_stage|p4|y[21]~38_combout ),
	.cout(\CPU|if_stage|p4|y[21]~39 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[21]~38 .lut_mask = 16'hA5AF;
defparam \CPU|if_stage|p4|y[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneii_lcell_comb \CPU|if_stage|p4|y[22]~40 (
// Equation(s):
// \CPU|if_stage|p4|y[22]~40_combout  = (\CPU|prog_cnt|test|q [22] & (!\CPU|if_stage|p4|y[21]~39  & VCC)) # (!\CPU|prog_cnt|test|q [22] & (\CPU|if_stage|p4|y[21]~39  $ (GND)))
// \CPU|if_stage|p4|y[22]~41  = CARRY((!\CPU|prog_cnt|test|q [22] & !\CPU|if_stage|p4|y[21]~39 ))

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[21]~39 ),
	.combout(\CPU|if_stage|p4|y[22]~40_combout ),
	.cout(\CPU|if_stage|p4|y[22]~41 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[22]~40 .lut_mask = 16'h3C03;
defparam \CPU|if_stage|p4|y[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneii_lcell_comb \CPU|if_stage|p4|y[30]~56 (
// Equation(s):
// \CPU|if_stage|p4|y[30]~56_combout  = (\CPU|prog_cnt|test|q [30] & (!\CPU|if_stage|p4|y[29]~55  & VCC)) # (!\CPU|prog_cnt|test|q [30] & (\CPU|if_stage|p4|y[29]~55  $ (GND)))
// \CPU|if_stage|p4|y[30]~57  = CARRY((!\CPU|prog_cnt|test|q [30] & !\CPU|if_stage|p4|y[29]~55 ))

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[29]~55 ),
	.combout(\CPU|if_stage|p4|y[30]~56_combout ),
	.cout(\CPU|if_stage|p4|y[30]~57 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[30]~56 .lut_mask = 16'h3C03;
defparam \CPU|if_stage|p4|y[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneii_lcell_comb \CPU|if_stage|p4|y[31]~58 (
// Equation(s):
// \CPU|if_stage|p4|y[31]~58_combout  = \CPU|if_stage|p4|y[30]~57  $ (!\CPU|prog_cnt|test|q [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|prog_cnt|test|q [31]),
	.cin(\CPU|if_stage|p4|y[30]~57 ),
	.combout(\CPU|if_stage|p4|y[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|p4|y[31]~58 .lut_mask = 16'hF00F;
defparam \CPU|if_stage|p4|y[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneii_lcell_comb \CPU|id_stage|bpc[6]~8 (
// Equation(s):
// \CPU|id_stage|bpc[6]~8_combout  = ((\CPU|inst_reg|dpc4 [6] $ (\CPU|inst_reg|inst [4] $ (\CPU|id_stage|bpc[5]~7 )))) # (GND)
// \CPU|id_stage|bpc[6]~9  = CARRY((\CPU|inst_reg|dpc4 [6] & (\CPU|inst_reg|inst [4] & !\CPU|id_stage|bpc[5]~7 )) # (!\CPU|inst_reg|dpc4 [6] & ((\CPU|inst_reg|inst [4]) # (!\CPU|id_stage|bpc[5]~7 ))))

	.dataa(\CPU|inst_reg|dpc4 [6]),
	.datab(\CPU|inst_reg|inst [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[5]~7 ),
	.combout(\CPU|id_stage|bpc[6]~8_combout ),
	.cout(\CPU|id_stage|bpc[6]~9 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[6]~8 .lut_mask = 16'h964D;
defparam \CPU|id_stage|bpc[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneii_lcell_comb \CPU|id_stage|bpc[9]~14 (
// Equation(s):
// \CPU|id_stage|bpc[9]~14_combout  = (\CPU|inst_reg|dpc4 [9] & ((\CPU|inst_reg|inst [7] & (!\CPU|id_stage|bpc[8]~13 )) # (!\CPU|inst_reg|inst [7] & ((\CPU|id_stage|bpc[8]~13 ) # (GND))))) # (!\CPU|inst_reg|dpc4 [9] & ((\CPU|inst_reg|inst [7] & 
// (\CPU|id_stage|bpc[8]~13  & VCC)) # (!\CPU|inst_reg|inst [7] & (!\CPU|id_stage|bpc[8]~13 ))))
// \CPU|id_stage|bpc[9]~15  = CARRY((\CPU|inst_reg|dpc4 [9] & ((!\CPU|id_stage|bpc[8]~13 ) # (!\CPU|inst_reg|inst [7]))) # (!\CPU|inst_reg|dpc4 [9] & (!\CPU|inst_reg|inst [7] & !\CPU|id_stage|bpc[8]~13 )))

	.dataa(\CPU|inst_reg|dpc4 [9]),
	.datab(\CPU|inst_reg|inst [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[8]~13 ),
	.combout(\CPU|id_stage|bpc[9]~14_combout ),
	.cout(\CPU|id_stage|bpc[9]~15 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[9]~14 .lut_mask = 16'h692B;
defparam \CPU|id_stage|bpc[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneii_lcell_comb \CPU|id_stage|bpc[10]~16 (
// Equation(s):
// \CPU|id_stage|bpc[10]~16_combout  = ((\CPU|inst_reg|dpc4 [10] $ (\CPU|inst_reg|inst [8] $ (\CPU|id_stage|bpc[9]~15 )))) # (GND)
// \CPU|id_stage|bpc[10]~17  = CARRY((\CPU|inst_reg|dpc4 [10] & (\CPU|inst_reg|inst [8] & !\CPU|id_stage|bpc[9]~15 )) # (!\CPU|inst_reg|dpc4 [10] & ((\CPU|inst_reg|inst [8]) # (!\CPU|id_stage|bpc[9]~15 ))))

	.dataa(\CPU|inst_reg|dpc4 [10]),
	.datab(\CPU|inst_reg|inst [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[9]~15 ),
	.combout(\CPU|id_stage|bpc[10]~16_combout ),
	.cout(\CPU|id_stage|bpc[10]~17 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[10]~16 .lut_mask = 16'h964D;
defparam \CPU|id_stage|bpc[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneii_lcell_comb \CPU|id_stage|bpc[11]~18 (
// Equation(s):
// \CPU|id_stage|bpc[11]~18_combout  = (\CPU|inst_reg|inst [9] & ((\CPU|inst_reg|dpc4 [11] & (!\CPU|id_stage|bpc[10]~17 )) # (!\CPU|inst_reg|dpc4 [11] & (\CPU|id_stage|bpc[10]~17  & VCC)))) # (!\CPU|inst_reg|inst [9] & ((\CPU|inst_reg|dpc4 [11] & 
// ((\CPU|id_stage|bpc[10]~17 ) # (GND))) # (!\CPU|inst_reg|dpc4 [11] & (!\CPU|id_stage|bpc[10]~17 ))))
// \CPU|id_stage|bpc[11]~19  = CARRY((\CPU|inst_reg|inst [9] & (\CPU|inst_reg|dpc4 [11] & !\CPU|id_stage|bpc[10]~17 )) # (!\CPU|inst_reg|inst [9] & ((\CPU|inst_reg|dpc4 [11]) # (!\CPU|id_stage|bpc[10]~17 ))))

	.dataa(\CPU|inst_reg|inst [9]),
	.datab(\CPU|inst_reg|dpc4 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[10]~17 ),
	.combout(\CPU|id_stage|bpc[11]~18_combout ),
	.cout(\CPU|id_stage|bpc[11]~19 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[11]~18 .lut_mask = 16'h694D;
defparam \CPU|id_stage|bpc[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneii_lcell_comb \CPU|id_stage|bpc[12]~20 (
// Equation(s):
// \CPU|id_stage|bpc[12]~20_combout  = ((\CPU|inst_reg|dpc4 [12] $ (\CPU|inst_reg|inst [10] $ (\CPU|id_stage|bpc[11]~19 )))) # (GND)
// \CPU|id_stage|bpc[12]~21  = CARRY((\CPU|inst_reg|dpc4 [12] & (\CPU|inst_reg|inst [10] & !\CPU|id_stage|bpc[11]~19 )) # (!\CPU|inst_reg|dpc4 [12] & ((\CPU|inst_reg|inst [10]) # (!\CPU|id_stage|bpc[11]~19 ))))

	.dataa(\CPU|inst_reg|dpc4 [12]),
	.datab(\CPU|inst_reg|inst [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[11]~19 ),
	.combout(\CPU|id_stage|bpc[12]~20_combout ),
	.cout(\CPU|id_stage|bpc[12]~21 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[12]~20 .lut_mask = 16'h964D;
defparam \CPU|id_stage|bpc[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneii_lcell_comb \CPU|id_stage|bpc[13]~22 (
// Equation(s):
// \CPU|id_stage|bpc[13]~22_combout  = (\CPU|inst_reg|inst [11] & ((\CPU|inst_reg|dpc4 [13] & (!\CPU|id_stage|bpc[12]~21 )) # (!\CPU|inst_reg|dpc4 [13] & (\CPU|id_stage|bpc[12]~21  & VCC)))) # (!\CPU|inst_reg|inst [11] & ((\CPU|inst_reg|dpc4 [13] & 
// ((\CPU|id_stage|bpc[12]~21 ) # (GND))) # (!\CPU|inst_reg|dpc4 [13] & (!\CPU|id_stage|bpc[12]~21 ))))
// \CPU|id_stage|bpc[13]~23  = CARRY((\CPU|inst_reg|inst [11] & (\CPU|inst_reg|dpc4 [13] & !\CPU|id_stage|bpc[12]~21 )) # (!\CPU|inst_reg|inst [11] & ((\CPU|inst_reg|dpc4 [13]) # (!\CPU|id_stage|bpc[12]~21 ))))

	.dataa(\CPU|inst_reg|inst [11]),
	.datab(\CPU|inst_reg|dpc4 [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[12]~21 ),
	.combout(\CPU|id_stage|bpc[13]~22_combout ),
	.cout(\CPU|id_stage|bpc[13]~23 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[13]~22 .lut_mask = 16'h694D;
defparam \CPU|id_stage|bpc[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneii_lcell_comb \CPU|id_stage|bpc[15]~26 (
// Equation(s):
// \CPU|id_stage|bpc[15]~26_combout  = (\CPU|inst_reg|inst [13] & ((\CPU|inst_reg|dpc4 [15] & (!\CPU|id_stage|bpc[14]~25 )) # (!\CPU|inst_reg|dpc4 [15] & (\CPU|id_stage|bpc[14]~25  & VCC)))) # (!\CPU|inst_reg|inst [13] & ((\CPU|inst_reg|dpc4 [15] & 
// ((\CPU|id_stage|bpc[14]~25 ) # (GND))) # (!\CPU|inst_reg|dpc4 [15] & (!\CPU|id_stage|bpc[14]~25 ))))
// \CPU|id_stage|bpc[15]~27  = CARRY((\CPU|inst_reg|inst [13] & (\CPU|inst_reg|dpc4 [15] & !\CPU|id_stage|bpc[14]~25 )) # (!\CPU|inst_reg|inst [13] & ((\CPU|inst_reg|dpc4 [15]) # (!\CPU|id_stage|bpc[14]~25 ))))

	.dataa(\CPU|inst_reg|inst [13]),
	.datab(\CPU|inst_reg|dpc4 [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[14]~25 ),
	.combout(\CPU|id_stage|bpc[15]~26_combout ),
	.cout(\CPU|id_stage|bpc[15]~27 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[15]~26 .lut_mask = 16'h694D;
defparam \CPU|id_stage|bpc[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneii_lcell_comb \CPU|id_stage|bpc[17]~30 (
// Equation(s):
// \CPU|id_stage|bpc[17]~30_combout  = (\CPU|inst_reg|inst [15] & ((\CPU|inst_reg|dpc4 [17] & (!\CPU|id_stage|bpc[16]~29 )) # (!\CPU|inst_reg|dpc4 [17] & (\CPU|id_stage|bpc[16]~29  & VCC)))) # (!\CPU|inst_reg|inst [15] & ((\CPU|inst_reg|dpc4 [17] & 
// ((\CPU|id_stage|bpc[16]~29 ) # (GND))) # (!\CPU|inst_reg|dpc4 [17] & (!\CPU|id_stage|bpc[16]~29 ))))
// \CPU|id_stage|bpc[17]~31  = CARRY((\CPU|inst_reg|inst [15] & (\CPU|inst_reg|dpc4 [17] & !\CPU|id_stage|bpc[16]~29 )) # (!\CPU|inst_reg|inst [15] & ((\CPU|inst_reg|dpc4 [17]) # (!\CPU|id_stage|bpc[16]~29 ))))

	.dataa(\CPU|inst_reg|inst [15]),
	.datab(\CPU|inst_reg|dpc4 [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[16]~29 ),
	.combout(\CPU|id_stage|bpc[17]~30_combout ),
	.cout(\CPU|id_stage|bpc[17]~31 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[17]~30 .lut_mask = 16'h694D;
defparam \CPU|id_stage|bpc[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneii_lcell_comb \CPU|id_stage|bpc[18]~32 (
// Equation(s):
// \CPU|id_stage|bpc[18]~32_combout  = ((\CPU|inst_reg|dpc4 [18] $ (\CPU|id_stage|offset[18]~0_combout  $ (\CPU|id_stage|bpc[17]~31 )))) # (GND)
// \CPU|id_stage|bpc[18]~33  = CARRY((\CPU|inst_reg|dpc4 [18] & (\CPU|id_stage|offset[18]~0_combout  & !\CPU|id_stage|bpc[17]~31 )) # (!\CPU|inst_reg|dpc4 [18] & ((\CPU|id_stage|offset[18]~0_combout ) # (!\CPU|id_stage|bpc[17]~31 ))))

	.dataa(\CPU|inst_reg|dpc4 [18]),
	.datab(\CPU|id_stage|offset[18]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[17]~31 ),
	.combout(\CPU|id_stage|bpc[18]~32_combout ),
	.cout(\CPU|id_stage|bpc[18]~33 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[18]~32 .lut_mask = 16'h964D;
defparam \CPU|id_stage|bpc[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneii_lcell_comb \CPU|id_stage|bpc[21]~38 (
// Equation(s):
// \CPU|id_stage|bpc[21]~38_combout  = (\CPU|inst_reg|dpc4 [21] & ((\CPU|id_stage|offset[18]~0_combout  & (!\CPU|id_stage|bpc[20]~37 )) # (!\CPU|id_stage|offset[18]~0_combout  & ((\CPU|id_stage|bpc[20]~37 ) # (GND))))) # (!\CPU|inst_reg|dpc4 [21] & 
// ((\CPU|id_stage|offset[18]~0_combout  & (\CPU|id_stage|bpc[20]~37  & VCC)) # (!\CPU|id_stage|offset[18]~0_combout  & (!\CPU|id_stage|bpc[20]~37 ))))
// \CPU|id_stage|bpc[21]~39  = CARRY((\CPU|inst_reg|dpc4 [21] & ((!\CPU|id_stage|bpc[20]~37 ) # (!\CPU|id_stage|offset[18]~0_combout ))) # (!\CPU|inst_reg|dpc4 [21] & (!\CPU|id_stage|offset[18]~0_combout  & !\CPU|id_stage|bpc[20]~37 )))

	.dataa(\CPU|inst_reg|dpc4 [21]),
	.datab(\CPU|id_stage|offset[18]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[20]~37 ),
	.combout(\CPU|id_stage|bpc[21]~38_combout ),
	.cout(\CPU|id_stage|bpc[21]~39 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[21]~38 .lut_mask = 16'h692B;
defparam \CPU|id_stage|bpc[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneii_lcell_comb \CPU|id_stage|bpc[23]~42 (
// Equation(s):
// \CPU|id_stage|bpc[23]~42_combout  = (\CPU|inst_reg|dpc4 [23] & ((\CPU|id_stage|offset[18]~0_combout  & (!\CPU|id_stage|bpc[22]~41 )) # (!\CPU|id_stage|offset[18]~0_combout  & ((\CPU|id_stage|bpc[22]~41 ) # (GND))))) # (!\CPU|inst_reg|dpc4 [23] & 
// ((\CPU|id_stage|offset[18]~0_combout  & (\CPU|id_stage|bpc[22]~41  & VCC)) # (!\CPU|id_stage|offset[18]~0_combout  & (!\CPU|id_stage|bpc[22]~41 ))))
// \CPU|id_stage|bpc[23]~43  = CARRY((\CPU|inst_reg|dpc4 [23] & ((!\CPU|id_stage|bpc[22]~41 ) # (!\CPU|id_stage|offset[18]~0_combout ))) # (!\CPU|inst_reg|dpc4 [23] & (!\CPU|id_stage|offset[18]~0_combout  & !\CPU|id_stage|bpc[22]~41 )))

	.dataa(\CPU|inst_reg|dpc4 [23]),
	.datab(\CPU|id_stage|offset[18]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[22]~41 ),
	.combout(\CPU|id_stage|bpc[23]~42_combout ),
	.cout(\CPU|id_stage|bpc[23]~43 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[23]~42 .lut_mask = 16'h692B;
defparam \CPU|id_stage|bpc[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneii_lcell_comb \CPU|id_stage|bpc[26]~48 (
// Equation(s):
// \CPU|id_stage|bpc[26]~48_combout  = ((\CPU|id_stage|offset[18]~0_combout  $ (\CPU|inst_reg|dpc4 [26] $ (\CPU|id_stage|bpc[25]~47 )))) # (GND)
// \CPU|id_stage|bpc[26]~49  = CARRY((\CPU|id_stage|offset[18]~0_combout  & ((!\CPU|id_stage|bpc[25]~47 ) # (!\CPU|inst_reg|dpc4 [26]))) # (!\CPU|id_stage|offset[18]~0_combout  & (!\CPU|inst_reg|dpc4 [26] & !\CPU|id_stage|bpc[25]~47 )))

	.dataa(\CPU|id_stage|offset[18]~0_combout ),
	.datab(\CPU|inst_reg|dpc4 [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[25]~47 ),
	.combout(\CPU|id_stage|bpc[26]~48_combout ),
	.cout(\CPU|id_stage|bpc[26]~49 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[26]~48 .lut_mask = 16'h962B;
defparam \CPU|id_stage|bpc[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneii_lcell_comb \CPU|id_stage|bpc[28]~52 (
// Equation(s):
// \CPU|id_stage|bpc[28]~52_combout  = ((\CPU|id_stage|offset[18]~0_combout  $ (\CPU|inst_reg|dpc4 [28] $ (\CPU|id_stage|bpc[27]~51 )))) # (GND)
// \CPU|id_stage|bpc[28]~53  = CARRY((\CPU|id_stage|offset[18]~0_combout  & ((!\CPU|id_stage|bpc[27]~51 ) # (!\CPU|inst_reg|dpc4 [28]))) # (!\CPU|id_stage|offset[18]~0_combout  & (!\CPU|inst_reg|dpc4 [28] & !\CPU|id_stage|bpc[27]~51 )))

	.dataa(\CPU|id_stage|offset[18]~0_combout ),
	.datab(\CPU|inst_reg|dpc4 [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[27]~51 ),
	.combout(\CPU|id_stage|bpc[28]~52_combout ),
	.cout(\CPU|id_stage|bpc[28]~53 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[28]~52 .lut_mask = 16'h962B;
defparam \CPU|id_stage|bpc[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneii_lcell_comb \CPU|id_stage|bpc[29]~54 (
// Equation(s):
// \CPU|id_stage|bpc[29]~54_combout  = (\CPU|inst_reg|dpc4 [29] & ((\CPU|id_stage|offset[18]~0_combout  & (!\CPU|id_stage|bpc[28]~53 )) # (!\CPU|id_stage|offset[18]~0_combout  & ((\CPU|id_stage|bpc[28]~53 ) # (GND))))) # (!\CPU|inst_reg|dpc4 [29] & 
// ((\CPU|id_stage|offset[18]~0_combout  & (\CPU|id_stage|bpc[28]~53  & VCC)) # (!\CPU|id_stage|offset[18]~0_combout  & (!\CPU|id_stage|bpc[28]~53 ))))
// \CPU|id_stage|bpc[29]~55  = CARRY((\CPU|inst_reg|dpc4 [29] & ((!\CPU|id_stage|bpc[28]~53 ) # (!\CPU|id_stage|offset[18]~0_combout ))) # (!\CPU|inst_reg|dpc4 [29] & (!\CPU|id_stage|offset[18]~0_combout  & !\CPU|id_stage|bpc[28]~53 )))

	.dataa(\CPU|inst_reg|dpc4 [29]),
	.datab(\CPU|id_stage|offset[18]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[28]~53 ),
	.combout(\CPU|id_stage|bpc[29]~54_combout ),
	.cout(\CPU|id_stage|bpc[29]~55 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[29]~54 .lut_mask = 16'h692B;
defparam \CPU|id_stage|bpc[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneii_lcell_comb \CPU|id_stage|bpc[30]~56 (
// Equation(s):
// \CPU|id_stage|bpc[30]~56_combout  = ((\CPU|id_stage|offset[18]~0_combout  $ (\CPU|inst_reg|dpc4 [30] $ (\CPU|id_stage|bpc[29]~55 )))) # (GND)
// \CPU|id_stage|bpc[30]~57  = CARRY((\CPU|id_stage|offset[18]~0_combout  & ((!\CPU|id_stage|bpc[29]~55 ) # (!\CPU|inst_reg|dpc4 [30]))) # (!\CPU|id_stage|offset[18]~0_combout  & (!\CPU|inst_reg|dpc4 [30] & !\CPU|id_stage|bpc[29]~55 )))

	.dataa(\CPU|id_stage|offset[18]~0_combout ),
	.datab(\CPU|inst_reg|dpc4 [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[29]~55 ),
	.combout(\CPU|id_stage|bpc[30]~56_combout ),
	.cout(\CPU|id_stage|bpc[30]~57 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[30]~56 .lut_mask = 16'h962B;
defparam \CPU|id_stage|bpc[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneii_lcell_comb \CPU|id_stage|bpc[31]~58 (
// Equation(s):
// \CPU|id_stage|bpc[31]~58_combout  = \CPU|inst_reg|dpc4 [31] $ (\CPU|id_stage|bpc[30]~57  $ (!\CPU|id_stage|offset[18]~0_combout ))

	.dataa(vcc),
	.datab(\CPU|inst_reg|dpc4 [31]),
	.datac(vcc),
	.datad(\CPU|id_stage|offset[18]~0_combout ),
	.cin(\CPU|id_stage|bpc[30]~57 ),
	.combout(\CPU|id_stage|bpc[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|bpc[31]~58 .lut_mask = 16'h3CC3;
defparam \CPU|id_stage|bpc[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y18_N21
cycloneii_lcell_ff \CPU|de_reg|eimm[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|inst_reg|inst [7]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [7]));

// Location: LCCOMB_X28_Y15_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~11 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~11_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[4]~4_combout ))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[6]~5_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|muxb|y[6]~5_combout ),
	.datad(\CPU|exe_stage|muxb|y[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~11 .lut_mask = 16'hFC30;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N7
cycloneii_lcell_ff \CPU|de_reg|eimm[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|inst_reg|inst [5]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [5]));

// Location: LCCOMB_X27_Y15_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~13 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~13_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~11_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~12_combout )))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~11_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~13 .lut_mask = 16'hF3C0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~14 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~14_combout  = (!\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~10_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftLeft0~13_combout )))))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~10_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~14 .lut_mask = 16'h5140;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~26 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~26_combout  = (\CPU|de_reg|eb [31] & ((\CPU|de_reg|eshift~regout  & ((\CPU|de_reg|eimm [9]))) # (!\CPU|de_reg|eshift~regout  & (\CPU|de_reg|ea [3]))))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(\CPU|de_reg|ea [3]),
	.datac(\CPU|de_reg|eimm [9]),
	.datad(\CPU|de_reg|eb [31]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~26 .lut_mask = 16'hE400;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~17 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~17_combout  = (\CPU|de_reg|eshift~regout ) # ((!\CPU|de_reg|ea [23] & (!\CPU|de_reg|ea [24] & !\CPU|de_reg|ea [22])))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(\CPU|de_reg|ea [23]),
	.datac(\CPU|de_reg|ea [24]),
	.datad(\CPU|de_reg|ea [22]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~17 .lut_mask = 16'hAAAB;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~21 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~21_combout  = (\CPU|de_reg|eshift~regout ) # ((!\CPU|de_reg|ea [17] & (!\CPU|de_reg|ea [16] & !\CPU|de_reg|ea [15])))

	.dataa(\CPU|de_reg|ea [17]),
	.datab(\CPU|de_reg|ea [16]),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [15]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~21 .lut_mask = 16'hF0F1;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~31 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~31_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~15_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~30_combout )))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~15_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~30_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~31 .lut_mask = 16'hF5A0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~21 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~21_combout  = (\CPU|exe_stage|muxb|y[31]~9_combout  & ((\CPU|exe_stage|muxa|y[2]~2_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight1~34_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~16_combout )))) # 
// (!\CPU|exe_stage|muxb|y[31]~9_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight1~34_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout )))

	.dataa(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~34_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.datad(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~21 .lut_mask = 16'hEAC0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~36 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~36_combout  = (\CPU|de_reg|ealuimm~regout  & (((!\CPU|de_reg|eimm [31])))) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|exe_stage|muxa|y[0]~0_combout ) # ((!\CPU|de_reg|eb [17]))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|de_reg|eb [17]),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~36 .lut_mask = 16'h0FBB;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N21
cycloneii_lcell_ff \CPU|de_reg|epc4[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|epc4[7]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [7]));

// Location: LCFF_X30_Y21_N13
cycloneii_lcell_ff \CPU|de_reg|epc4[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|epc4[5]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [5]));

// Location: LCCOMB_X28_Y22_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[7]~32 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[7]~32_combout  = (\CPU|de_reg|ealuc [0] & ((\CPU|exe_stage|muxa|y[7]~5_combout ) # ((\CPU|exe_stage|muxb|y[7]~7_combout )))) # (!\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|pipe_alu|Add1~14_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[7]~5_combout ),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|muxb|y[7]~7_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add1~14_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[7]~32 .lut_mask = 16'hFBC8;
defparam \CPU|exe_stage|judge_ealu|y[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[7]~33 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[7]~33_combout  = (\CPU|de_reg|ealuc [2] & (((\CPU|de_reg|ealuc [0]) # (!\CPU|de_reg|ealuc [1])) # (!\CPU|de_reg|ealuc [3])))

	.dataa(\CPU|de_reg|ealuc [3]),
	.datab(\CPU|de_reg|ealuc [1]),
	.datac(\CPU|de_reg|ealuc [2]),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[7]~33 .lut_mask = 16'hF070;
defparam \CPU|exe_stage|judge_ealu|y[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[7]~34 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[7]~34_combout  = (\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|muxb|y[7]~7_combout  & (\CPU|exe_stage|muxa|y[7]~5_combout ))) # (!\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|pipe_alu|Add0~14_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[7]~7_combout ),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|muxa|y[7]~5_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add0~14_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[7]~34 .lut_mask = 16'hB380;
defparam \CPU|exe_stage|judge_ealu|y[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[7]~35 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[7]~35_combout  = (\CPU|exe_stage|judge_ealu|y[7]~34_combout  & (((\CPU|exe_stage|judge_ealu|y[7]~33_combout  & \CPU|exe_stage|judge_ealu|y[7]~32_combout )) # (!\CPU|de_reg|ealuc [2]))) # 
// (!\CPU|exe_stage|judge_ealu|y[7]~34_combout  & (\CPU|exe_stage|judge_ealu|y[7]~33_combout  & (\CPU|exe_stage|judge_ealu|y[7]~32_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[7]~34_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[7]~33_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[7]~32_combout ),
	.datad(\CPU|de_reg|ealuc [2]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[7]~35 .lut_mask = 16'hC0EA;
defparam \CPU|exe_stage|judge_ealu|y[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~43 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~43_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~41_combout ) # ((!\CPU|exe_stage|muxa|y[0]~0_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~42_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~41_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~42_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~43 .lut_mask = 16'hF3F0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~41 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~41_combout  = (\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|muxb|y[6]~5_combout ) # (\CPU|exe_stage|muxa|y[6]~6_combout )))) # (!\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|pipe_alu|Add1~12_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|Add1~12_combout ),
	.datab(\CPU|exe_stage|muxb|y[6]~5_combout ),
	.datac(\CPU|de_reg|ealuc [0]),
	.datad(\CPU|exe_stage|muxa|y[6]~6_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~41 .lut_mask = 16'hFACA;
defparam \CPU|exe_stage|judge_ealu|y[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~42 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~42_combout  = (\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|muxb|y[6]~5_combout  & \CPU|exe_stage|muxa|y[6]~6_combout )))) # (!\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|pipe_alu|Add0~12_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|Add0~12_combout ),
	.datab(\CPU|exe_stage|muxb|y[6]~5_combout ),
	.datac(\CPU|de_reg|ealuc [0]),
	.datad(\CPU|exe_stage|muxa|y[6]~6_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~42 .lut_mask = 16'hCA0A;
defparam \CPU|exe_stage|judge_ealu|y[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~43 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~43_combout  = (\CPU|de_reg|ealuc [2] & (((\CPU|exe_stage|judge_ealu|y[7]~33_combout  & \CPU|exe_stage|judge_ealu|y[6]~41_combout )))) # (!\CPU|de_reg|ealuc [2] & ((\CPU|exe_stage|judge_ealu|y[6]~42_combout ) # 
// ((\CPU|exe_stage|judge_ealu|y[7]~33_combout  & \CPU|exe_stage|judge_ealu|y[6]~41_combout ))))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~42_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[7]~33_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~41_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~43 .lut_mask = 16'hF444;
defparam \CPU|exe_stage|judge_ealu|y[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~36 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~36_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~35_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~30_combout )))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~35_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~36 .lut_mask = 16'hF5A0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[5]~45 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[5]~45_combout  = (\CPU|exe_stage|judge_ealu|y[6]~21_combout  & ((\CPU|exe_stage|judge_ealu|y[6]~22_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~48_combout )) # (!\CPU|exe_stage|judge_ealu|y[6]~22_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~42_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[6]~21_combout  & (\CPU|exe_stage|judge_ealu|y[6]~22_combout ))

	.dataa(\CPU|exe_stage|judge_ealu|y[6]~21_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~22_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~48_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[5]~45 .lut_mask = 16'hE6C4;
defparam \CPU|exe_stage|judge_ealu|y[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[5]~46 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[5]~46_combout  = (\CPU|exe_stage|judge_ealu|y[5]~45_combout  & (((\CPU|exe_stage|judge_ealu|y[6]~20_combout ) # (\CPU|exe_stage|pipe_alu|ShiftRight0~37_combout )))) # (!\CPU|exe_stage|judge_ealu|y[5]~45_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight0~35_combout  & (!\CPU|exe_stage|judge_ealu|y[6]~20_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[5]~45_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~35_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~20_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[5]~46 .lut_mask = 16'hAEA4;
defparam \CPU|exe_stage|judge_ealu|y[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~130 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~130_combout  = \CPU|exe_stage|muxa|y[5]~7_combout  $ (((\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [5])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [5])))))

	.dataa(\CPU|de_reg|eimm [5]),
	.datab(\CPU|de_reg|eb [5]),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|exe_stage|muxa|y[5]~7_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~130 .lut_mask = 16'h53AC;
defparam \CPU|exe_stage|pipe_alu|s~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[5]~47 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[5]~47_combout  = (\CPU|exe_stage|judge_ealu|y[6]~25_combout  & (((\CPU|exe_stage|judge_ealu|y[5]~46_combout  & \CPU|exe_stage|judge_ealu|y[6]~284_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~25_combout  & 
// ((\CPU|exe_stage|pipe_alu|s~130_combout ) # ((!\CPU|exe_stage|judge_ealu|y[6]~284_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~130_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~25_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[5]~46_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~284_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[5]~47 .lut_mask = 16'hE233;
defparam \CPU|exe_stage|judge_ealu|y[5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[5]~48 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[5]~48_combout  = (\CPU|exe_stage|judge_ealu|y[6]~283_combout  & ((\CPU|exe_stage|judge_ealu|y[5]~47_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~91_combout ))) # (!\CPU|exe_stage|judge_ealu|y[5]~47_combout  & 
// (\CPU|exe_stage|muxb|y[31]~8_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~283_combout  & (((\CPU|exe_stage|judge_ealu|y[5]~47_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~283_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[5]~47_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~91_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[5]~48 .lut_mask = 16'hF838;
defparam \CPU|exe_stage|judge_ealu|y[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~134 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~134_combout  = \CPU|exe_stage|muxb|y[13]~15_combout  $ (((!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [13])))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(\CPU|de_reg|ea [13]),
	.datac(vcc),
	.datad(\CPU|exe_stage|muxb|y[13]~15_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~134 .lut_mask = 16'hBB44;
defparam \CPU|exe_stage|pipe_alu|s~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add12~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add12~0_combout  = (\CPU|exe_stage|pipe_alu|s~134_combout  & (\CPU|exe_stage|pipe_alu|s~131_combout  & (\CPU|exe_stage|pipe_alu|s~132_combout  & \CPU|exe_stage|pipe_alu|s~133_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|s~134_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~131_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~132_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~133_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add12~0 .lut_mask = 16'h8000;
defparam \CPU|exe_stage|pipe_alu|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add12~1 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add12~1_combout  = (\CPU|exe_stage|pipe_alu|s~134_combout  & ((\CPU|exe_stage|pipe_alu|s~133_combout  & ((!\CPU|exe_stage|pipe_alu|s~131_combout ) # (!\CPU|exe_stage|pipe_alu|s~132_combout ))) # 
// (!\CPU|exe_stage|pipe_alu|s~133_combout  & ((\CPU|exe_stage|pipe_alu|s~132_combout ) # (\CPU|exe_stage|pipe_alu|s~131_combout ))))) # (!\CPU|exe_stage|pipe_alu|s~134_combout  & ((\CPU|exe_stage|pipe_alu|s~133_combout  & 
// ((\CPU|exe_stage|pipe_alu|s~132_combout ) # (\CPU|exe_stage|pipe_alu|s~131_combout ))) # (!\CPU|exe_stage|pipe_alu|s~133_combout  & (\CPU|exe_stage|pipe_alu|s~132_combout  & \CPU|exe_stage|pipe_alu|s~131_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~134_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~133_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~132_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~131_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add12~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add12~1 .lut_mask = 16'h7EE8;
defparam \CPU|exe_stage|pipe_alu|Add12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add8~1 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add8~1_combout  = \CPU|exe_stage|muxb|y[9]~12_combout  $ (\CPU|exe_stage|muxa|y[9]~8_combout  $ (\CPU|exe_stage|pipe_alu|s~128_combout  $ (\CPU|exe_stage|pipe_alu|s~135_combout )))

	.dataa(\CPU|exe_stage|muxb|y[9]~12_combout ),
	.datab(\CPU|exe_stage|muxa|y[9]~8_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~128_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~135_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add8~1 .lut_mask = 16'h6996;
defparam \CPU|exe_stage|pipe_alu|Add8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add3~1 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add3~1_combout  = (\CPU|exe_stage|pipe_alu|Add0~0_combout  & ((\CPU|exe_stage|pipe_alu|s~138_combout ) # (\CPU|exe_stage|muxa|y[1]~1_combout  $ (\CPU|exe_stage|muxb|y[1]~3_combout )))) # (!\CPU|exe_stage|pipe_alu|Add0~0_combout  & 
// (\CPU|exe_stage|pipe_alu|s~138_combout  & (\CPU|exe_stage|muxa|y[1]~1_combout  $ (\CPU|exe_stage|muxb|y[1]~3_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add0~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~138_combout ),
	.datad(\CPU|exe_stage|muxb|y[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add3~1 .lut_mask = 16'hD4E8;
defparam \CPU|exe_stage|pipe_alu|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add7~1 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add7~1_combout  = (\CPU|exe_stage|pipe_alu|Add3~1_combout  & ((\CPU|exe_stage|pipe_alu|Add4~1_combout  & ((!\CPU|exe_stage|pipe_alu|Add6~0_combout ) # (!\CPU|exe_stage|pipe_alu|Add7~0_combout ))) # 
// (!\CPU|exe_stage|pipe_alu|Add4~1_combout  & ((\CPU|exe_stage|pipe_alu|Add7~0_combout ) # (\CPU|exe_stage|pipe_alu|Add6~0_combout ))))) # (!\CPU|exe_stage|pipe_alu|Add3~1_combout  & ((\CPU|exe_stage|pipe_alu|Add4~1_combout  & 
// ((\CPU|exe_stage|pipe_alu|Add7~0_combout ) # (\CPU|exe_stage|pipe_alu|Add6~0_combout ))) # (!\CPU|exe_stage|pipe_alu|Add4~1_combout  & (\CPU|exe_stage|pipe_alu|Add7~0_combout  & \CPU|exe_stage|pipe_alu|Add6~0_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Add3~1_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add4~1_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add7~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add6~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add7~1 .lut_mask = 16'h7EE8;
defparam \CPU|exe_stage|pipe_alu|Add7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add7~3 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add7~3_combout  = \CPU|exe_stage|muxa|y[6]~6_combout  $ (\CPU|exe_stage|muxb|y[6]~5_combout  $ (\CPU|exe_stage|pipe_alu|Add4~0_combout  $ (\CPU|exe_stage|pipe_alu|Add3~0_combout )))

	.dataa(\CPU|exe_stage|muxa|y[6]~6_combout ),
	.datab(\CPU|exe_stage|muxb|y[6]~5_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add4~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add3~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add7~3 .lut_mask = 16'h6996;
defparam \CPU|exe_stage|pipe_alu|Add7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add24~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add24~0_combout  = (\CPU|exe_stage|pipe_alu|s~145_combout  & (\CPU|exe_stage|pipe_alu|s~146_combout  & (\CPU|exe_stage|pipe_alu|s~144_combout  & \CPU|exe_stage|pipe_alu|s~143_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|s~145_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~146_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~144_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~143_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add24~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add24~0 .lut_mask = 16'h8000;
defparam \CPU|exe_stage|pipe_alu|Add24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[27]~15 (
// Equation(s):
// \CPU|exe_stage|muxa|y[27]~15_combout  = (\CPU|de_reg|ea [27] & !\CPU|de_reg|eshift~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [27]),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[27]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[27]~15 .lut_mask = 16'h00F0;
defparam \CPU|exe_stage|muxa|y[27]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add28~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add28~0_combout  = (\CPU|exe_stage|pipe_alu|s~148_combout  & (\CPU|exe_stage|pipe_alu|s~147_combout  & (\CPU|exe_stage|pipe_alu|s~149_combout  & \CPU|exe_stage|pipe_alu|s~150_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|s~148_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~147_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~149_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~150_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add28~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add28~0 .lut_mask = 16'h8000;
defparam \CPU|exe_stage|pipe_alu|Add28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add24~1 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add24~1_combout  = (\CPU|exe_stage|pipe_alu|s~145_combout  & ((\CPU|exe_stage|pipe_alu|s~146_combout  & ((!\CPU|exe_stage|pipe_alu|s~143_combout ) # (!\CPU|exe_stage|pipe_alu|s~144_combout ))) # 
// (!\CPU|exe_stage|pipe_alu|s~146_combout  & ((\CPU|exe_stage|pipe_alu|s~144_combout ) # (\CPU|exe_stage|pipe_alu|s~143_combout ))))) # (!\CPU|exe_stage|pipe_alu|s~145_combout  & ((\CPU|exe_stage|pipe_alu|s~146_combout  & 
// ((\CPU|exe_stage|pipe_alu|s~144_combout ) # (\CPU|exe_stage|pipe_alu|s~143_combout ))) # (!\CPU|exe_stage|pipe_alu|s~146_combout  & (\CPU|exe_stage|pipe_alu|s~144_combout  & \CPU|exe_stage|pipe_alu|s~143_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~145_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~146_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~144_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~143_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add24~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add24~1 .lut_mask = 16'h7EE8;
defparam \CPU|exe_stage|pipe_alu|Add24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add28~1 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add28~1_combout  = (\CPU|exe_stage|pipe_alu|s~148_combout  & ((\CPU|exe_stage|pipe_alu|s~147_combout  & ((!\CPU|exe_stage|pipe_alu|s~150_combout ) # (!\CPU|exe_stage|pipe_alu|s~149_combout ))) # 
// (!\CPU|exe_stage|pipe_alu|s~147_combout  & ((\CPU|exe_stage|pipe_alu|s~149_combout ) # (\CPU|exe_stage|pipe_alu|s~150_combout ))))) # (!\CPU|exe_stage|pipe_alu|s~148_combout  & ((\CPU|exe_stage|pipe_alu|s~147_combout  & 
// ((\CPU|exe_stage|pipe_alu|s~149_combout ) # (\CPU|exe_stage|pipe_alu|s~150_combout ))) # (!\CPU|exe_stage|pipe_alu|s~147_combout  & (\CPU|exe_stage|pipe_alu|s~149_combout  & \CPU|exe_stage|pipe_alu|s~150_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~148_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~147_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~149_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~150_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add28~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add28~1 .lut_mask = 16'h7EE8;
defparam \CPU|exe_stage|pipe_alu|Add28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add24~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add24~2_combout  = \CPU|exe_stage|pipe_alu|s~143_combout  $ (\CPU|exe_stage|pipe_alu|s~146_combout  $ (\CPU|exe_stage|pipe_alu|s~144_combout  $ (\CPU|exe_stage|pipe_alu|s~145_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|s~143_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~146_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~144_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~145_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add24~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add24~2 .lut_mask = 16'h6996;
defparam \CPU|exe_stage|pipe_alu|Add24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add20~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add20~0_combout  = (\CPU|exe_stage|pipe_alu|s~154_combout  & (\CPU|exe_stage|pipe_alu|s~152_combout  & (\CPU|exe_stage|pipe_alu|s~151_combout  & \CPU|exe_stage|pipe_alu|s~153_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|s~154_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~152_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~151_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~153_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add20~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add20~0 .lut_mask = 16'h8000;
defparam \CPU|exe_stage|pipe_alu|Add20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~139 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~139_combout  = \CPU|exe_stage|muxb|y[16]~17_combout  $ (((!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [16])))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[16]~17_combout ),
	.datad(\CPU|de_reg|ea [16]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~139 .lut_mask = 16'hA5F0;
defparam \CPU|exe_stage|pipe_alu|s~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add16~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add16~0_combout  = (\CPU|exe_stage|pipe_alu|s~139_combout  & ((\CPU|exe_stage|pipe_alu|s~155_combout ) # (\CPU|exe_stage|muxa|y[15]~23_combout  $ (\CPU|exe_stage|muxb|y[15]~18_combout )))) # (!\CPU|exe_stage|pipe_alu|s~139_combout  
// & (\CPU|exe_stage|pipe_alu|s~155_combout  & (\CPU|exe_stage|muxa|y[15]~23_combout  $ (\CPU|exe_stage|muxb|y[15]~18_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~139_combout ),
	.datab(\CPU|exe_stage|muxa|y[15]~23_combout ),
	.datac(\CPU|exe_stage|muxb|y[15]~18_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~155_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add16~0 .lut_mask = 16'hBE28;
defparam \CPU|exe_stage|pipe_alu|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add16~1 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add16~1_combout  = \CPU|exe_stage|muxb|y[15]~18_combout  $ (\CPU|exe_stage|muxa|y[15]~23_combout  $ (\CPU|exe_stage|pipe_alu|s~139_combout  $ (\CPU|exe_stage|pipe_alu|s~155_combout )))

	.dataa(\CPU|exe_stage|muxb|y[15]~18_combout ),
	.datab(\CPU|exe_stage|muxa|y[15]~23_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~139_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~155_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add16~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add16~1 .lut_mask = 16'h6996;
defparam \CPU|exe_stage|pipe_alu|Add16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[5]~51 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[5]~51_combout  = (\CPU|de_reg|ealuc [2] & (((\CPU|exe_stage|muxb|y[5]~6_combout ) # (\CPU|exe_stage|muxa|y[5]~7_combout )) # (!\CPU|de_reg|ealuc [0]))) # (!\CPU|de_reg|ealuc [2] & (\CPU|de_reg|ealuc [0] & 
// (\CPU|exe_stage|muxb|y[5]~6_combout  & \CPU|exe_stage|muxa|y[5]~7_combout )))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|muxb|y[5]~6_combout ),
	.datad(\CPU|exe_stage|muxa|y[5]~7_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[5]~51 .lut_mask = 16'hEAA2;
defparam \CPU|exe_stage|judge_ealu|y[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[5]~52 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[5]~52_combout  = (\CPU|exe_stage|judge_ealu|y[5]~51_combout  & ((\CPU|exe_stage|pipe_alu|Add1~10_combout ) # ((\CPU|de_reg|ealuc [0])))) # (!\CPU|exe_stage|judge_ealu|y[5]~51_combout  & 
// (((\CPU|exe_stage|pipe_alu|Add0~10_combout  & !\CPU|de_reg|ealuc [0]))))

	.dataa(\CPU|exe_stage|pipe_alu|Add1~10_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[5]~51_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add0~10_combout ),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[5]~52 .lut_mask = 16'hCCB8;
defparam \CPU|exe_stage|judge_ealu|y[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~54 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~54_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|muxb|y[7]~7_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxb|y[6]~5_combout )))))

	.dataa(\CPU|exe_stage|muxb|y[7]~7_combout ),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|muxb|y[6]~5_combout ),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~54 .lut_mask = 16'h88C0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~55 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~55_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~54_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight1~63_combout  & !\CPU|exe_stage|muxa|y[1]~1_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~63_combout ),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~55 .lut_mask = 16'hFF22;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~60 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~60_combout  = (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [18]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [16]))))

	.dataa(\CPU|de_reg|eb [16]),
	.datab(\CPU|de_reg|eb [18]),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~60 .lut_mask = 16'h00CA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~61 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~61_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~60_combout ) # ((\CPU|exe_stage|muxa|y[0]~0_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~43_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~60_combout ),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~61 .lut_mask = 16'hE0A0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~63 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~63_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~61_combout ) # ((\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|muxb|y[31]~9_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~62_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~61_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~62_combout ),
	.datad(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~63 .lut_mask = 16'hEEFC;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[4]~56 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[4]~56_combout  = (\CPU|exe_stage|judge_ealu|y[6]~21_combout  & ((\CPU|exe_stage|judge_ealu|y[6]~22_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~63_combout ))) # (!\CPU|exe_stage|judge_ealu|y[6]~22_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight0~59_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~21_combout  & (\CPU|exe_stage|judge_ealu|y[6]~22_combout ))

	.dataa(\CPU|exe_stage|judge_ealu|y[6]~21_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~22_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~59_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[4]~56 .lut_mask = 16'hEC64;
defparam \CPU|exe_stage|judge_ealu|y[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[4]~57 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[4]~57_combout  = (\CPU|exe_stage|judge_ealu|y[4]~56_combout  & (((\CPU|exe_stage|judge_ealu|y[6]~20_combout ) # (\CPU|exe_stage|pipe_alu|ShiftRight0~56_combout )))) # (!\CPU|exe_stage|judge_ealu|y[4]~56_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight0~55_combout  & (!\CPU|exe_stage|judge_ealu|y[6]~20_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[4]~56_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~55_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~20_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[4]~57 .lut_mask = 16'hAEA4;
defparam \CPU|exe_stage|judge_ealu|y[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[4]~60 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[4]~60_combout  = (\CPU|de_reg|ealuc [2] & ((\CPU|exe_stage|muxa|y[4]~4_combout ) # ((\CPU|exe_stage|muxb|y[4]~4_combout ) # (!\CPU|de_reg|ealuc [0])))) # (!\CPU|de_reg|ealuc [2] & (\CPU|exe_stage|muxa|y[4]~4_combout  & 
// (\CPU|exe_stage|muxb|y[4]~4_combout  & \CPU|de_reg|ealuc [0])))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datac(\CPU|exe_stage|muxb|y[4]~4_combout ),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[4]~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[4]~60 .lut_mask = 16'hE8AA;
defparam \CPU|exe_stage|judge_ealu|y[4]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[4]~61 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[4]~61_combout  = (\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|judge_ealu|y[4]~60_combout )))) # (!\CPU|de_reg|ealuc [0] & ((\CPU|exe_stage|judge_ealu|y[4]~60_combout  & (\CPU|exe_stage|pipe_alu|Add1~8_combout )) # 
// (!\CPU|exe_stage|judge_ealu|y[4]~60_combout  & ((\CPU|exe_stage|pipe_alu|Add0~8_combout )))))

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(\CPU|exe_stage|pipe_alu|Add1~8_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[4]~60_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[4]~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[4]~61 .lut_mask = 16'hE5E0;
defparam \CPU|exe_stage|judge_ealu|y[4]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~65 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~65_combout  = (\CPU|de_reg|ejal~regout  & \CPU|exe_stage|ad4|y[2]~0_combout )

	.dataa(\CPU|de_reg|ejal~regout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|ad4|y[2]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~65 .lut_mask = 16'hA0A0;
defparam \CPU|exe_stage|judge_ealu|y[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~42 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~42_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~29_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~42 .lut_mask = 16'hF000;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~65 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~65_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~64_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight1~33_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight1~53_combout )))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~33_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~64_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~53_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~65 .lut_mask = 16'hD080;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~80 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~80_combout  = (\CPU|exe_stage|muxb|y[2]~0_combout  & ((\CPU|de_reg|ealuc [2]) # ((\CPU|de_reg|ealuc [0] & \CPU|exe_stage|muxa|y[2]~2_combout )))) # (!\CPU|exe_stage|muxb|y[2]~0_combout  & (\CPU|de_reg|ealuc [2] & 
// ((\CPU|exe_stage|muxa|y[2]~2_combout ) # (!\CPU|de_reg|ealuc [0]))))

	.dataa(\CPU|exe_stage|muxb|y[2]~0_combout ),
	.datab(\CPU|de_reg|ealuc [2]),
	.datac(\CPU|de_reg|ealuc [0]),
	.datad(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~80 .lut_mask = 16'hEC8C;
defparam \CPU|exe_stage|judge_ealu|y[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~43 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~43_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~8_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~9_combout  & \CPU|exe_stage|muxa|y[1]~1_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~9_combout ),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~8_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~43 .lut_mask = 16'hF800;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~71 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~71_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~22_combout ))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~22_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~71 .lut_mask = 16'h8800;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~72 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~72_combout  = (\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout  & \CPU|de_reg|eb [31])))

	.dataa(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datab(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.datad(\CPU|de_reg|eb [31]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~72 .lut_mask = 16'hEAAA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~75 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~75_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|muxb|y[4]~4_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxb|y[3]~1_combout )))

	.dataa(\CPU|exe_stage|muxb|y[4]~4_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[3]~1_combout ),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~75 .lut_mask = 16'hAAF0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[3]~87 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[3]~87_combout  = (\CPU|exe_stage|judge_ealu|y[2]~72_combout  & (((!\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout )))) # (!\CPU|exe_stage|judge_ealu|y[2]~72_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight1~75_combout )) # (!\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~29_combout )))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~75_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[2]~72_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~29_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[3]~87 .lut_mask = 16'h22FC;
defparam \CPU|exe_stage|judge_ealu|y[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~75 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~75_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~37_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight1~38_combout )))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & 
// (((\CPU|exe_stage|pipe_alu|ShiftRight1~31_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~37_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~38_combout ),
	.datac(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~31_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~75 .lut_mask = 16'hEFE0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[3]~88 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[3]~88_combout  = (\CPU|exe_stage|judge_ealu|y[3]~87_combout  & (((\CPU|exe_stage|pipe_alu|ShiftRight0~75_combout ) # (!\CPU|exe_stage|judge_ealu|y[2]~72_combout )))) # (!\CPU|exe_stage|judge_ealu|y[3]~87_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight1~60_combout  & ((\CPU|exe_stage|judge_ealu|y[2]~72_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~60_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~75_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[3]~87_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[2]~72_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[3]~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[3]~88 .lut_mask = 16'hCAF0;
defparam \CPU|exe_stage|judge_ealu|y[3]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[3]~92 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[3]~92_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|de_reg|ealuc [2]) # ((\CPU|exe_stage|muxb|y[3]~1_combout  & \CPU|de_reg|ealuc [0])))) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|de_reg|ealuc [2] & 
// ((\CPU|exe_stage|muxb|y[3]~1_combout ) # (!\CPU|de_reg|ealuc [0]))))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|exe_stage|muxb|y[3]~1_combout ),
	.datac(\CPU|de_reg|ealuc [0]),
	.datad(\CPU|de_reg|ealuc [2]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[3]~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[3]~92 .lut_mask = 16'hEF80;
defparam \CPU|exe_stage|judge_ealu|y[3]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneii_lcell_comb \CPU|id_stage|fw_instance|always2~0 (
// Equation(s):
// \CPU|id_stage|fw_instance|always2~0_combout  = (\CPU|inst_reg|inst [16] & (\CPU|exe_stage|ern [0] & (\CPU|inst_reg|inst [17] $ (!\CPU|exe_stage|ern [1])))) # (!\CPU|inst_reg|inst [16] & (!\CPU|exe_stage|ern [0] & (\CPU|inst_reg|inst [17] $ 
// (!\CPU|exe_stage|ern [1]))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|exe_stage|ern [1]),
	.datad(\CPU|exe_stage|ern [0]),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|always2~0 .lut_mask = 16'h8241;
defparam \CPU|id_stage|fw_instance|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneii_lcell_comb \CPU|id_stage|fw_instance|fwdb[1]~0 (
// Equation(s):
// \CPU|id_stage|fw_instance|fwdb[1]~0_combout  = (\CPU|em_reg|mrn [1] & (\CPU|inst_reg|inst [17] & (\CPU|em_reg|mrn [0] $ (!\CPU|inst_reg|inst [16])))) # (!\CPU|em_reg|mrn [1] & (!\CPU|inst_reg|inst [17] & (\CPU|em_reg|mrn [0] $ (!\CPU|inst_reg|inst 
// [16]))))

	.dataa(\CPU|em_reg|mrn [1]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|em_reg|mrn [0]),
	.datad(\CPU|inst_reg|inst [16]),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|fwdb[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|fwdb[1]~0 .lut_mask = 16'h9009;
defparam \CPU|id_stage|fw_instance|fwdb[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cycloneii_lcell_comb \CPU|id_stage|fw_instance|always2~3 (
// Equation(s):
// \CPU|id_stage|fw_instance|always2~3_combout  = (!\CPU|de_reg|em2reg~regout  & \CPU|de_reg|ewreg~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|em2reg~regout ),
	.datad(\CPU|de_reg|ewreg~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|always2~3 .lut_mask = 16'h0F00;
defparam \CPU|id_stage|fw_instance|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneii_lcell_comb \CPU|id_stage|fw_instance|always1~4 (
// Equation(s):
// \CPU|id_stage|fw_instance|always1~4_combout  = (\CPU|de_reg|ern0 [0]) # ((\CPU|de_reg|ern0 [2]) # ((\CPU|de_reg|ern0 [1]) # (\CPU|de_reg|ejal~regout )))

	.dataa(\CPU|de_reg|ern0 [0]),
	.datab(\CPU|de_reg|ern0 [2]),
	.datac(\CPU|de_reg|ern0 [1]),
	.datad(\CPU|de_reg|ejal~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|always1~4 .lut_mask = 16'hFFFE;
defparam \CPU|id_stage|fw_instance|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cycloneii_lcell_comb \CPU|id_stage|fw_instance|always2~4 (
// Equation(s):
// \CPU|id_stage|fw_instance|always2~4_combout  = (\CPU|id_stage|fw_instance|always2~3_combout  & ((\CPU|exe_stage|ern [4]) # ((\CPU|id_stage|fw_instance|always1~4_combout ) # (\CPU|exe_stage|ern [3]))))

	.dataa(\CPU|exe_stage|ern [4]),
	.datab(\CPU|id_stage|fw_instance|always2~3_combout ),
	.datac(\CPU|id_stage|fw_instance|always1~4_combout ),
	.datad(\CPU|exe_stage|ern [3]),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|always2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|always2~4 .lut_mask = 16'hCCC8;
defparam \CPU|id_stage|fw_instance|always2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~0_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[9][2]~regout )) # (!\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|rf|register[8][2]~regout )))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[9][2]~regout ),
	.datad(\CPU|id_stage|rf|register[8][2]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~2_combout  = (\CPU|inst_reg|inst [16] & (((\CPU|inst_reg|inst [17])))) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[14][2]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[12][2]~regout ))))

	.dataa(\CPU|id_stage|rf|register[12][2]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[14][2]~regout ),
	.datad(\CPU|inst_reg|inst [17]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~2 .lut_mask = 16'hFC22;
defparam \CPU|id_stage|data_b|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~3_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux29~2_combout  & ((\CPU|id_stage|rf|register[15][2]~regout ))) # (!\CPU|id_stage|data_b|Mux29~2_combout  & (\CPU|id_stage|rf|register[13][2]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux29~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[13][2]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[15][2]~regout ),
	.datad(\CPU|id_stage|data_b|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~3 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][2]~regout ));

// Location: LCCOMB_X43_Y15_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~17_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[13][3]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[12][3]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[13][3]~regout ),
	.datad(\CPU|id_stage|rf|register[12][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~17 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~18_combout  = (\CPU|id_stage|data_b|Mux28~17_combout  & (((\CPU|id_stage|rf|register[15][3]~regout )) # (!\CPU|inst_reg|inst [17]))) # (!\CPU|id_stage|data_b|Mux28~17_combout  & (\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[14][3]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux28~17_combout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[14][3]~regout ),
	.datad(\CPU|id_stage|rf|register[15][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~18 .lut_mask = 16'hEA62;
defparam \CPU|id_stage|data_b|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneii_lcell_comb \CPU|id_stage|fw_instance|fwda[1]~0 (
// Equation(s):
// \CPU|id_stage|fw_instance|fwda[1]~0_combout  = (\CPU|em_reg|mrn [1] & (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21] $ (!\CPU|em_reg|mrn [0])))) # (!\CPU|em_reg|mrn [1] & (!\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21] $ (!\CPU|em_reg|mrn 
// [0]))))

	.dataa(\CPU|em_reg|mrn [1]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|em_reg|mrn [0]),
	.datad(\CPU|inst_reg|inst [22]),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|fwda[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|fwda[1]~0 .lut_mask = 16'h8241;
defparam \CPU|id_stage|fw_instance|fwda[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneii_lcell_comb \CPU|id_stage|fw_instance|fwda[1]~1 (
// Equation(s):
// \CPU|id_stage|fw_instance|fwda[1]~1_combout  = (\CPU|id_stage|fw_instance|fwda[1]~0_combout  & (\CPU|em_reg|mwreg~regout  & ((\CPU|em_reg|mrn [0]) # (\CPU|id_stage|fw_instance|always1~3_combout ))))

	.dataa(\CPU|em_reg|mrn [0]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~0_combout ),
	.datac(\CPU|em_reg|mwreg~regout ),
	.datad(\CPU|id_stage|fw_instance|always1~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|fwda[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|fwda[1]~1 .lut_mask = 16'hC080;
defparam \CPU|id_stage|fw_instance|fwda[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][0]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][0]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[21][0]~regout ),
	.datad(\CPU|id_stage|rf|register[17][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux31~2_combout  & (\CPU|id_stage|rf|register[29][0]~regout )) # (!\CPU|id_stage|data_a|Mux31~2_combout  & ((\CPU|id_stage|rf|register[25][0]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux31~2_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[29][0]~regout ),
	.datac(\CPU|id_stage|rf|register[25][0]~regout ),
	.datad(\CPU|id_stage|data_a|Mux31~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~3 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][0]~regout ));

// Location: LCFF_X48_Y20_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][0]~regout ));

// Location: LCCOMB_X49_Y20_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~7_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[23][0]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[19][0]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[23][0]~regout ),
	.datad(\CPU|id_stage|rf|register[19][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~7 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~8_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux31~7_combout  & ((\CPU|id_stage|rf|register[31][0]~regout ))) # (!\CPU|id_stage|data_a|Mux31~7_combout  & (\CPU|id_stage|rf|register[27][0]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux31~7_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[27][0]~regout ),
	.datac(\CPU|id_stage|rf|register[31][0]~regout ),
	.datad(\CPU|id_stage|data_a|Mux31~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~8 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y14_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[15][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][0]~regout ));

// Location: LCCOMB_X27_Y13_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux31~14 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux31~14_combout  = (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxb|y[1]~3_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|muxb|y[0]~2_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|exe_stage|muxb|y[0]~2_combout ),
	.datac(\CPU|exe_stage|muxb|y[1]~3_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux31~14 .lut_mask = 16'h00E4;
defparam \CPU|exe_stage|pipe_alu|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux31~15 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux31~15_combout  = (!\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|Mux31~14_combout ) # ((\CPU|exe_stage|muxa|y[1]~1_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~70_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Mux31~14_combout ),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~70_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux31~15 .lut_mask = 16'h0E0A;
defparam \CPU|exe_stage|pipe_alu|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux31~16 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux31~16_combout  = (\CPU|exe_stage|pipe_alu|Mux31~21_combout  & ((\CPU|exe_stage|pipe_alu|Mux31~15_combout ) # ((\CPU|exe_stage|muxa|y[2]~2_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~55_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Mux31~15_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Mux31~21_combout ),
	.datac(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux31~16 .lut_mask = 16'hC888;
defparam \CPU|exe_stage|pipe_alu|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~4_combout  = (\CPU|inst_reg|inst [24]) # ((\CPU|inst_reg|inst [22]) # ((\CPU|inst_reg|inst [23]) # (\CPU|inst_reg|inst [25])))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|inst_reg|inst [25]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~4 .lut_mask = 16'hFFFE;
defparam \CPU|id_stage|data_a|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][1]~regout ));

// Location: LCFF_X49_Y19_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][1]~regout ));

// Location: LCCOMB_X48_Y19_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][1]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][1]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[21][1]~regout ),
	.datad(\CPU|id_stage|rf|register[17][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux30~2_combout  & (\CPU|id_stage|rf|register[29][1]~regout )) # (!\CPU|id_stage|data_a|Mux30~2_combout  & ((\CPU|id_stage|rf|register[25][1]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux30~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[29][1]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[25][1]~regout ),
	.datad(\CPU|id_stage|data_a|Mux30~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~3 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y13_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][1]~regout ));

// Location: LCCOMB_X35_Y18_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~140 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~140_combout  = \CPU|exe_stage|muxa|y[1]~1_combout  $ (((\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [1]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [1]))))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|de_reg|eb [1]),
	.datad(\CPU|de_reg|eimm [1]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~140 .lut_mask = 16'h369C;
defparam \CPU|exe_stage|pipe_alu|s~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux30~1 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux30~1_combout  = (\CPU|exe_stage|pipe_alu|Mux30~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~44_combout ) # ((\CPU|exe_stage|pipe_alu|s~140_combout  & !\CPU|de_reg|ealuc [0])))) # (!\CPU|exe_stage|pipe_alu|Mux30~0_combout  & 
// (\CPU|exe_stage|pipe_alu|s~140_combout  & ((!\CPU|de_reg|ealuc [0]))))

	.dataa(\CPU|exe_stage|pipe_alu|Mux30~0_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~140_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~44_combout ),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux30~1 .lut_mask = 16'hA0EC;
defparam \CPU|exe_stage|pipe_alu|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux30~5 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux30~5_combout  = (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxb|y[2]~0_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|muxb|y[1]~3_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|exe_stage|muxb|y[1]~3_combout ),
	.datac(\CPU|exe_stage|muxb|y[2]~0_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux30~5 .lut_mask = 16'h00E4;
defparam \CPU|exe_stage|pipe_alu|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux30~6 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux30~6_combout  = (!\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|Mux30~5_combout ) # ((\CPU|exe_stage|muxa|y[1]~1_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~75_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Mux30~5_combout ),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~75_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux30~6 .lut_mask = 16'h0E0A;
defparam \CPU|exe_stage|pipe_alu|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~76 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~76_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~64_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~53_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight0~43_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~43_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~53_combout ),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~64_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~76 .lut_mask = 16'hCA00;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~83 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~83_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~53_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight0~43_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~43_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~53_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~83 .lut_mask = 16'hC808;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N27
cycloneii_lcell_ff \CPU|de_reg|epc4[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|inst_reg|dpc4 [1]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [1]));

// Location: LCCOMB_X48_Y14_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~0_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[9][0]~regout )) # (!\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|rf|register[8][0]~regout )))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[9][0]~regout ),
	.datad(\CPU|id_stage|rf|register[8][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~9_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[23][0]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[19][0]~regout )))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[19][0]~regout ),
	.datad(\CPU|id_stage|rf|register[23][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~9 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y13_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~17_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[14][0]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[12][0]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[12][0]~regout ),
	.datad(\CPU|id_stage|rf|register[14][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~17 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~18_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux31~17_combout  & (\CPU|id_stage|rf|register[15][0]~regout )) # (!\CPU|id_stage|data_b|Mux31~17_combout  & ((\CPU|id_stage|rf|register[13][0]~regout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux31~17_combout ))))

	.dataa(\CPU|id_stage|rf|register[15][0]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux31~17_combout ),
	.datad(\CPU|id_stage|rf|register[13][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~18 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~2_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[21][1]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & ((\CPU|id_stage|rf|register[17][1]~regout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[21][1]~regout ),
	.datad(\CPU|id_stage|rf|register[17][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~2 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~17_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[13][1]~regout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|rf|register[12][1]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[12][1]~regout ),
	.datad(\CPU|id_stage|rf|register[13][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~17 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~18_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux30~17_combout  & (\CPU|id_stage|rf|register[15][1]~regout )) # (!\CPU|id_stage|data_b|Mux30~17_combout  & ((\CPU|id_stage|rf|register[14][1]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux30~17_combout ))))

	.dataa(\CPU|id_stage|rf|register[15][1]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[14][1]~regout ),
	.datad(\CPU|id_stage|data_b|Mux30~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~18 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y14_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][4]~regout ));

// Location: LCCOMB_X45_Y15_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~0_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[9][6]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[8][6]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[9][6]~regout ),
	.datad(\CPU|id_stage|rf|register[8][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~0 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~1_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux25~0_combout  & ((\CPU|id_stage|rf|register[11][6]~regout ))) # (!\CPU|id_stage|data_b|Mux25~0_combout  & (\CPU|id_stage|rf|register[10][6]~regout )))) # 
// (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|data_b|Mux25~0_combout ))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|data_b|Mux25~0_combout ),
	.datac(\CPU|id_stage|rf|register[10][6]~regout ),
	.datad(\CPU|id_stage|rf|register[11][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~1 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_b|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[21][6]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[17][6]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[21][6]~regout ),
	.datad(\CPU|id_stage|rf|register[17][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux25~2_combout  & ((\CPU|id_stage|rf|register[29][6]~regout ))) # (!\CPU|id_stage|data_b|Mux25~2_combout  & (\CPU|id_stage|rf|register[25][6]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|data_b|Mux25~2_combout ))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|data_b|Mux25~2_combout ),
	.datac(\CPU|id_stage|rf|register[25][6]~regout ),
	.datad(\CPU|id_stage|rf|register[29][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~3 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_b|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~4_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[10][5]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[8][5]~regout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[8][5]~regout ),
	.datad(\CPU|id_stage|rf|register[10][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~4 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~5_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux26~4_combout  & ((\CPU|id_stage|rf|register[11][5]~regout ))) # (!\CPU|id_stage|data_b|Mux26~4_combout  & (\CPU|id_stage|rf|register[9][5]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux26~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[9][5]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[11][5]~regout ),
	.datad(\CPU|id_stage|data_b|Mux26~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~5 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[22][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][5]~regout ));

// Location: LCCOMB_X42_Y19_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~12_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[26][5]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[18][5]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[26][5]~regout ),
	.datad(\CPU|id_stage|rf|register[18][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~12 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~13_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux26~12_combout  & (\CPU|id_stage|rf|register[30][5]~regout )) # (!\CPU|id_stage|data_b|Mux26~12_combout  & ((\CPU|id_stage|rf|register[22][5]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux26~12_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[30][5]~regout ),
	.datac(\CPU|id_stage|rf|register[22][5]~regout ),
	.datad(\CPU|id_stage|data_b|Mux26~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~13 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[23][7]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & ((\CPU|id_stage|rf|register[19][7]~regout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[23][7]~regout ),
	.datad(\CPU|id_stage|rf|register[19][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~7 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~8_combout  = (\CPU|id_stage|data_b|Mux24~7_combout  & (((\CPU|id_stage|rf|register[31][7]~regout )) # (!\CPU|inst_reg|inst [19]))) # (!\CPU|id_stage|data_b|Mux24~7_combout  & (\CPU|inst_reg|inst [19] & 
// (\CPU|id_stage|rf|register[27][7]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux24~7_combout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[27][7]~regout ),
	.datad(\CPU|id_stage|rf|register[31][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~8 .lut_mask = 16'hEA62;
defparam \CPU|id_stage|data_b|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~14_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|rf|register[2][7]~regout ) # (\CPU|id_stage|data_b|Mux6~5_combout )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (\CPU|id_stage|rf|register[1][7]~regout  & 
// ((!\CPU|id_stage|data_b|Mux6~5_combout ))))

	.dataa(\CPU|id_stage|rf|register[1][7]~regout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[2][7]~regout ),
	.datad(\CPU|id_stage|data_b|Mux6~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~14 .lut_mask = 16'hCCE2;
defparam \CPU|id_stage|data_b|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[15][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][7]~regout ));

// Location: LCCOMB_X49_Y22_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[23][2]~regout ) # ((\CPU|inst_reg|inst [24])))) # (!\CPU|inst_reg|inst [23] & (((!\CPU|inst_reg|inst [24] & \CPU|id_stage|rf|register[19][2]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[23][2]~regout ),
	.datac(\CPU|inst_reg|inst [24]),
	.datad(\CPU|id_stage|rf|register[19][2]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~7 .lut_mask = 16'hADA8;
defparam \CPU|id_stage|data_a|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout ) # ((\CPU|id_stage|rf|register[2][2]~regout )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (!\CPU|id_stage|data_a|Mux7~2_combout  & 
// (\CPU|id_stage|rf|register[1][2]~regout )))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[1][2]~regout ),
	.datad(\CPU|id_stage|rf|register[2][2]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~14 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[23][31]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & ((\CPU|id_stage|rf|register[19][31]~regout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[23][31]~regout ),
	.datad(\CPU|id_stage|rf|register[19][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~7 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~8_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux0~7_combout  & (\CPU|id_stage|rf|register[31][31]~regout )) # (!\CPU|id_stage|data_b|Mux0~7_combout  & ((\CPU|id_stage|rf|register[27][31]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux0~7_combout ))))

	.dataa(\CPU|id_stage|rf|register[31][31]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|data_b|Mux0~7_combout ),
	.datad(\CPU|id_stage|rf|register[27][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~8 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y15_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[9][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][31]~regout ));

// Location: LCFF_X46_Y15_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][31]~regout ));

// Location: LCFF_X47_Y15_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[8][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][31]~regout ));

// Location: LCCOMB_X46_Y15_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~10_combout  = (\CPU|inst_reg|inst [16] & (((\CPU|inst_reg|inst [17])))) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[10][31]~regout )) # (!\CPU|inst_reg|inst [17] & 
// ((\CPU|id_stage|rf|register[8][31]~regout )))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[10][31]~regout ),
	.datac(\CPU|inst_reg|inst [17]),
	.datad(\CPU|id_stage|rf|register[8][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~10 .lut_mask = 16'hE5E0;
defparam \CPU|id_stage|data_b|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y15_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][31]~regout ));

// Location: LCCOMB_X45_Y15_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux0~10_combout  & ((\CPU|id_stage|rf|register[11][31]~regout ))) # (!\CPU|id_stage|data_b|Mux0~10_combout  & (\CPU|id_stage|rf|register[9][31]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|data_b|Mux0~10_combout ))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux0~10_combout ),
	.datac(\CPU|id_stage|rf|register[9][31]~regout ),
	.datad(\CPU|id_stage|rf|register[11][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~11 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_b|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y13_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[6][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][31]~regout ));

// Location: LCFF_X38_Y14_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][31]~regout ));

// Location: LCFF_X38_Y14_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][31]~regout ));

// Location: LCCOMB_X38_Y14_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~12_combout  = (\CPU|inst_reg|inst [17] & (((\CPU|inst_reg|inst [16])))) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[5][31]~regout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|rf|register[4][31]~regout ))))

	.dataa(\CPU|id_stage|rf|register[4][31]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[5][31]~regout ),
	.datad(\CPU|inst_reg|inst [16]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~12 .lut_mask = 16'hFC22;
defparam \CPU|id_stage|data_b|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y13_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[7][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][31]~regout ));

// Location: LCCOMB_X38_Y13_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~13_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux0~12_combout  & ((\CPU|id_stage|rf|register[7][31]~regout ))) # (!\CPU|id_stage|data_b|Mux0~12_combout  & (\CPU|id_stage|rf|register[6][31]~regout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux0~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[6][31]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[7][31]~regout ),
	.datad(\CPU|id_stage|data_b|Mux0~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~13 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y13_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[2][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][31]~regout ));

// Location: LCFF_X37_Y15_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[1][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][31]~regout ));

// Location: LCCOMB_X38_Y13_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~14_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux6~5_combout ) # ((\CPU|id_stage|rf|register[2][31]~regout )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (!\CPU|id_stage|data_b|Mux6~5_combout  & 
// ((\CPU|id_stage|rf|register[1][31]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|rf|register[2][31]~regout ),
	.datad(\CPU|id_stage|rf|register[1][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~14 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[3][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][31]~regout ));

// Location: LCCOMB_X38_Y13_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~15_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux0~14_combout  & (\CPU|id_stage|rf|register[3][31]~regout )) # (!\CPU|id_stage|data_b|Mux0~14_combout  & ((\CPU|id_stage|data_b|Mux0~13_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~5_combout  & (((\CPU|id_stage|data_b|Mux0~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[3][31]~regout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|data_b|Mux0~14_combout ),
	.datad(\CPU|id_stage|data_b|Mux0~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~15 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~16_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux6~3_combout ) # ((\CPU|id_stage|data_b|Mux0~11_combout )))) # (!\CPU|id_stage|data_b|Mux6~2_combout  & (!\CPU|id_stage|data_b|Mux6~3_combout  & 
// (\CPU|id_stage|data_b|Mux0~15_combout )))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux0~15_combout ),
	.datad(\CPU|id_stage|data_b|Mux0~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~16 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N29
cycloneii_lcell_ff \CPU|de_reg|epc4[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[31]~6_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [31]));

// Location: LCFF_X33_Y20_N11
cycloneii_lcell_ff \CPU|de_reg|epc4[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[27]~10_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [27]));

// Location: LCFF_X30_Y20_N3
cycloneii_lcell_ff \CPU|de_reg|epc4[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[25]~12_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [25]));

// Location: LCFF_X35_Y20_N29
cycloneii_lcell_ff \CPU|de_reg|epc4[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|epc4[24]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [24]));

// Location: LCFF_X31_Y20_N11
cycloneii_lcell_ff \CPU|de_reg|epc4[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|epc4[22]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [22]));

// Location: LCFF_X34_Y18_N25
cycloneii_lcell_ff \CPU|de_reg|epc4[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[21]~16_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [21]));

// Location: LCFF_X33_Y18_N25
cycloneii_lcell_ff \CPU|de_reg|epc4[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[18]~19_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [18]));

// Location: LCFF_X33_Y21_N29
cycloneii_lcell_ff \CPU|de_reg|epc4[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[16]~21_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [16]));

// Location: LCFF_X33_Y17_N23
cycloneii_lcell_ff \CPU|de_reg|epc4[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[15]~22_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [15]));

// Location: LCFF_X33_Y21_N11
cycloneii_lcell_ff \CPU|de_reg|epc4[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[11]~26_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [11]));

// Location: LCFF_X33_Y22_N17
cycloneii_lcell_ff \CPU|de_reg|epc4[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[10]~27_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [10]));

// Location: LCCOMB_X27_Y15_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~45 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~45_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~10_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftLeft0~13_combout )))))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~10_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~45 .lut_mask = 16'hA280;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~54 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~54_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [16])) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [18])))))

	.dataa(\CPU|de_reg|eb [16]),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|de_reg|eb [18]),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~54 .lut_mask = 16'h88C0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~55 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~55_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [17]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [19]))

	.dataa(\CPU|de_reg|eb [19]),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|de_reg|eb [17]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~55 .lut_mask = 16'hFA0A;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~56 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~56_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~54_combout ) # ((!\CPU|exe_stage|muxa|y[0]~0_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~55_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~54_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~56 .lut_mask = 16'hF3F0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~61 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~61_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [20]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [22]))

	.dataa(\CPU|de_reg|eb [22]),
	.datab(vcc),
	.datac(\CPU|de_reg|eb [20]),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~61 .lut_mask = 16'hF0AA;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~64 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~64_combout  = (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [29]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [31]))))

	.dataa(\CPU|de_reg|eb [31]),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|de_reg|eb [29]),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~64 .lut_mask = 16'h3022;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[20]~29 (
// Equation(s):
// \CPU|exe_stage|muxb|y[20]~29_combout  = (\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [20]))

	.dataa(\CPU|de_reg|eb [20]),
	.datab(vcc),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[20]~29 .lut_mask = 16'hF0AA;
defparam \CPU|exe_stage|muxb|y[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[13]~27 (
// Equation(s):
// \CPU|exe_stage|muxa|y[13]~27_combout  = (\CPU|de_reg|ea [13] & !\CPU|de_reg|eshift~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [13]),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[13]~27 .lut_mask = 16'h00F0;
defparam \CPU|exe_stage|muxa|y[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux0~4 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux0~4_combout  = (\CPU|de_reg|ealuc [0] & ((\CPU|exe_stage|muxb|y[31]~8_combout ) # ((\CPU|exe_stage|muxa|y[31]~25_combout )))) # (!\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|pipe_alu|Add1~62_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|muxa|y[31]~25_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add1~62_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux0~4 .lut_mask = 16'hFBC8;
defparam \CPU|exe_stage|pipe_alu|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux0~5 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux0~5_combout  = (\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|muxa|y[31]~25_combout  & (\CPU|exe_stage|muxb|y[31]~8_combout ))) # (!\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|pipe_alu|Add0~62_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[31]~25_combout ),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add0~62_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux0~5 .lut_mask = 16'hB380;
defparam \CPU|exe_stage|pipe_alu|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux0~6 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux0~6_combout  = (\CPU|de_reg|ealuc [2] & (((\CPU|de_reg|ealuc [1]) # (\CPU|exe_stage|pipe_alu|Mux0~4_combout )))) # (!\CPU|de_reg|ealuc [2] & (\CPU|exe_stage|pipe_alu|Mux0~5_combout  & (!\CPU|de_reg|ealuc [1])))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|exe_stage|pipe_alu|Mux0~5_combout ),
	.datac(\CPU|de_reg|ealuc [1]),
	.datad(\CPU|exe_stage|pipe_alu|Mux0~4_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux0~6 .lut_mask = 16'hAEA4;
defparam \CPU|exe_stage|pipe_alu|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y14_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][28]~regout ));

// Location: LCFF_X43_Y14_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[10][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][28]~regout ));

// Location: LCFF_X44_Y14_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][28]~regout ));

// Location: LCCOMB_X44_Y14_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~10_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[10][28]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[8][28]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[8][28]~regout ),
	.datad(\CPU|id_stage|rf|register[10][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~10 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y14_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][28]~regout ));

// Location: LCCOMB_X44_Y14_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux3~10_combout  & ((\CPU|id_stage|rf|register[11][28]~regout ))) # (!\CPU|id_stage|data_b|Mux3~10_combout  & (\CPU|id_stage|rf|register[9][28]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux3~10_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[9][28]~regout ),
	.datac(\CPU|id_stage|rf|register[11][28]~regout ),
	.datad(\CPU|id_stage|data_b|Mux3~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~11 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~12_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[5][28]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[4][28]~regout )))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[4][28]~regout ),
	.datad(\CPU|id_stage|rf|register[5][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~12 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y16_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[7][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][28]~regout ));

// Location: LCCOMB_X36_Y14_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~13_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux3~12_combout  & ((\CPU|id_stage|rf|register[7][28]~regout ))) # (!\CPU|id_stage|data_b|Mux3~12_combout  & (\CPU|id_stage|rf|register[6][28]~regout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux3~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[6][28]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[7][28]~regout ),
	.datad(\CPU|id_stage|data_b|Mux3~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~13 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~14_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|data_b|Mux6~4_combout )) # (!\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux6~4_combout  & (\CPU|id_stage|rf|register[2][28]~regout )) # 
// (!\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|rf|register[1][28]~regout )))))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[2][28]~regout ),
	.datad(\CPU|id_stage|rf|register[1][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~14 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y14_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][28]~regout ));

// Location: LCCOMB_X35_Y14_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~15_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux3~14_combout  & (\CPU|id_stage|rf|register[3][28]~regout )) # (!\CPU|id_stage|data_b|Mux3~14_combout  & ((\CPU|id_stage|data_b|Mux3~13_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~5_combout  & (((\CPU|id_stage|data_b|Mux3~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[3][28]~regout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|data_b|Mux3~13_combout ),
	.datad(\CPU|id_stage|data_b|Mux3~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~15 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~16_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & (\CPU|id_stage|data_b|Mux6~2_combout )) # (!\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux3~11_combout ))) # 
// (!\CPU|id_stage|data_b|Mux6~2_combout  & (\CPU|id_stage|data_b|Mux3~15_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux3~15_combout ),
	.datad(\CPU|id_stage|data_b|Mux3~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~16 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~104 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~104_combout  = (\CPU|exe_stage|ad4|y[28]~52_combout  & \CPU|de_reg|ejal~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|exe_stage|ad4|y[28]~52_combout ),
	.datad(\CPU|de_reg|ejal~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~104 .lut_mask = 16'hF000;
defparam \CPU|exe_stage|judge_ealu|y[28]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~68 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~68_combout  = (!\CPU|de_reg|ealuimm~regout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|de_reg|eb [25])) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|de_reg|eb [26])))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|de_reg|eb [25]),
	.datad(\CPU|de_reg|eb [26]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~68 .lut_mask = 16'h3120;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~69 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~69_combout  = (!\CPU|de_reg|ealuimm~regout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|de_reg|eb [27]))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|de_reg|eb [28]))))

	.dataa(\CPU|de_reg|eb [28]),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|de_reg|eb [27]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~69 .lut_mask = 16'h3202;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~108 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~108_combout  = (\CPU|exe_stage|judge_ealu|y[2]~72_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~68_combout )) # (!\CPU|exe_stage|judge_ealu|y[2]~72_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~69_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~68_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~69_combout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y[2]~72_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~108 .lut_mask = 16'hAACC;
defparam \CPU|exe_stage|judge_ealu|y[28]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~75 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~75_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~70_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [18]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [20]))))

	.dataa(\CPU|de_reg|eb [20]),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~70_combout ),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|de_reg|eb [18]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~75 .lut_mask = 16'hC808;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~76 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~76_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~75_combout ) # ((\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight1~35_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~55_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~75_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~35_combout ),
	.datac(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~76 .lut_mask = 16'hFEFA;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~116 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~116_combout  = (\CPU|de_reg|ealuc [1] & ((\CPU|de_reg|ealuc [2]) # ((\CPU|exe_stage|judge_ealu|y[28]~101_combout ) # (!\CPU|de_reg|ealuc [0])))) # (!\CPU|de_reg|ealuc [1] & (!\CPU|de_reg|ealuc [2]))

	.dataa(\CPU|de_reg|ealuc [1]),
	.datab(\CPU|de_reg|ealuc [2]),
	.datac(\CPU|de_reg|ealuc [0]),
	.datad(\CPU|exe_stage|judge_ealu|y[28]~101_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~116 .lut_mask = 16'hBB9B;
defparam \CPU|exe_stage|judge_ealu|y[28]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~0_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[9][27]~regout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|rf|register[8][27]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[8][27]~regout ),
	.datad(\CPU|id_stage|rf|register[9][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~0 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~1_combout  = (\CPU|id_stage|data_b|Mux4~0_combout  & (((\CPU|id_stage|rf|register[11][27]~regout )) # (!\CPU|inst_reg|inst [17]))) # (!\CPU|id_stage|data_b|Mux4~0_combout  & (\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[10][27]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux4~0_combout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[10][27]~regout ),
	.datad(\CPU|id_stage|rf|register[11][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~1 .lut_mask = 16'hEA62;
defparam \CPU|id_stage|data_b|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[21][27]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[17][27]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[21][27]~regout ),
	.datad(\CPU|id_stage|rf|register[17][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux4~2_combout  & ((\CPU|id_stage|rf|register[29][27]~regout ))) # (!\CPU|id_stage|data_b|Mux4~2_combout  & (\CPU|id_stage|rf|register[25][27]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux4~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[25][27]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|data_b|Mux4~2_combout ),
	.datad(\CPU|id_stage|rf|register[29][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~3 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_b|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][27]~regout ));

// Location: LCFF_X40_Y20_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[3][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][27]~regout ));

// Location: LCCOMB_X24_Y15_N8
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[27]~122 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[27]~122_combout  = (!\CPU|de_reg|ealuimm~regout  & ((\CPU|exe_stage|judge_ealu|y[27]~121_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~63_combout ))) # (!\CPU|exe_stage|judge_ealu|y[27]~121_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftLeft0~59_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~59_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[27]~121_combout ),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[27]~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[27]~122 .lut_mask = 16'h0E02;
defparam \CPU|exe_stage|judge_ealu|y[27]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~85 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~85_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~54_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~55_combout  & !\CPU|exe_stage|muxa|y[0]~0_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~55_combout ),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~54_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~85 .lut_mask = 16'hF200;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~86 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~86_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~91_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~85_combout ) # ((\CPU|exe_stage|muxa|y[2]~2_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~51_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~91_combout ),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~51_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~86 .lut_mask = 16'hFFEA;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[27]~123 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[27]~123_combout  = (\CPU|exe_stage|judge_ealu|y[27]~121_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~88_combout ))) # (!\CPU|exe_stage|judge_ealu|y[27]~121_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~86_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|judge_ealu|y[27]~121_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~86_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[27]~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[27]~123 .lut_mask = 16'hFC30;
defparam \CPU|exe_stage|judge_ealu|y[27]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[27]~124 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[27]~124_combout  = (\CPU|exe_stage|pipe_alu|Mux31~21_combout  & ((\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|judge_ealu|y[27]~122_combout )))) # (!\CPU|exe_stage|pipe_alu|Mux31~21_combout  & 
// (((\CPU|exe_stage|judge_ealu|y[27]~123_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Mux31~21_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[27]~122_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[27]~123_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[27]~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[27]~124 .lut_mask = 16'hFBC8;
defparam \CPU|exe_stage|judge_ealu|y[27]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[27]~126 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[27]~126_combout  = (\CPU|de_reg|ealuc [1] & (!\CPU|de_reg|ealuc [0])) # (!\CPU|de_reg|ealuc [1] & ((\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|pipe_alu|s~159_combout )) # (!\CPU|de_reg|ealuc [0] & 
// ((\CPU|exe_stage|pipe_alu|Add0~54_combout )))))

	.dataa(\CPU|de_reg|ealuc [1]),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|pipe_alu|s~159_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add0~54_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[27]~126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[27]~126 .lut_mask = 16'h7362;
defparam \CPU|exe_stage|judge_ealu|y[27]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[27]~127 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[27]~127_combout  = (\CPU|exe_stage|judge_ealu|y[27]~126_combout  & (((\CPU|exe_stage|pipe_alu|s~148_combout ) # (!\CPU|exe_stage|judge_ealu|y[27]~125_combout )))) # (!\CPU|exe_stage|judge_ealu|y[27]~126_combout  & 
// (\CPU|exe_stage|judge_ealu|y[27]~124_combout  & ((\CPU|exe_stage|judge_ealu|y[27]~125_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[27]~124_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~148_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[27]~126_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[27]~125_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[27]~127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[27]~127 .lut_mask = 16'hCAF0;
defparam \CPU|exe_stage|judge_ealu|y[27]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[27]~129 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[27]~129_combout  = (\CPU|exe_stage|judge_ealu|y[21]~287_combout  & (((\CPU|exe_stage|pipe_alu|ShiftRight0~93_combout  & \CPU|exe_stage|judge_ealu|y[21]~286_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~287_combout  & 
// ((\CPU|exe_stage|muxb|y[11]~16_combout ) # ((!\CPU|exe_stage|judge_ealu|y[21]~286_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[11]~16_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~287_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~93_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~286_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[27]~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[27]~129 .lut_mask = 16'hE233;
defparam \CPU|exe_stage|judge_ealu|y[27]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[27]~130 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[27]~130_combout  = (\CPU|exe_stage|judge_ealu|y[6]~18_combout  & ((\CPU|exe_stage|judge_ealu|y[27]~129_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~94_combout ))) # (!\CPU|exe_stage|judge_ealu|y[27]~129_combout  & 
// (\CPU|exe_stage|muxb|y[31]~8_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~18_combout  & (((\CPU|exe_stage|judge_ealu|y[27]~129_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~94_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[27]~129_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[27]~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[27]~130 .lut_mask = 16'hF388;
defparam \CPU|exe_stage|judge_ealu|y[27]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~4_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][30]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[16][30]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[24][30]~regout ),
	.datad(\CPU|id_stage|rf|register[16][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~4 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[31][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][30]~regout ));

// Location: LCFF_X45_Y14_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][30]~regout ));

// Location: LCFF_X44_Y14_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][30]~regout ));

// Location: LCCOMB_X44_Y14_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~10_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[10][30]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[8][30]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[8][30]~regout ),
	.datad(\CPU|id_stage|rf|register[10][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~10 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~14_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|data_b|Mux6~4_combout )) # (!\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|rf|register[2][30]~regout ))) # 
// (!\CPU|id_stage|data_b|Mux6~4_combout  & (\CPU|id_stage|rf|register[1][30]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[1][30]~regout ),
	.datad(\CPU|id_stage|rf|register[2][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y13_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~17_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[13][30]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[12][30]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[13][30]~regout ),
	.datad(\CPU|id_stage|rf|register[12][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~17 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~18_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux1~17_combout  & (\CPU|id_stage|rf|register[15][30]~regout )) # (!\CPU|id_stage|data_b|Mux1~17_combout  & ((\CPU|id_stage|rf|register[14][30]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux1~17_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[15][30]~regout ),
	.datac(\CPU|id_stage|data_b|Mux1~17_combout ),
	.datad(\CPU|id_stage|rf|register[14][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~18 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~90 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~90_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~89_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~58_combout )))

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~89_combout ),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~90 .lut_mask = 16'hCFC0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux1~4 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux1~4_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|de_reg|eb [27]))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|de_reg|eb [28]))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|de_reg|eb [28]),
	.datad(\CPU|de_reg|eb [27]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux1~4 .lut_mask = 16'hC840;
defparam \CPU|exe_stage|pipe_alu|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux1~5 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux1~5_combout  = (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|de_reg|eb [29])) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|de_reg|eb [30])))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|de_reg|eb [29]),
	.datad(\CPU|de_reg|eb [30]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux1~5 .lut_mask = 16'h3120;
defparam \CPU|exe_stage|pipe_alu|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux1~6 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux1~6_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~90_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & (((\CPU|exe_stage|pipe_alu|Mux1~4_combout ) # 
// (\CPU|exe_stage|pipe_alu|Mux1~5_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~90_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Mux1~4_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux1~5_combout ),
	.datad(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux1~6 .lut_mask = 16'hAAFC;
defparam \CPU|exe_stage|pipe_alu|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~91 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~91_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|muxb|y[15]~18_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxb|y[16]~17_combout )))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|exe_stage|muxb|y[15]~18_combout ),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|muxb|y[16]~17_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~91 .lut_mask = 16'hD080;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~96 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~96_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~93_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~95_combout )))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~93_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~96 .lut_mask = 16'hF3C0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~97 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~97_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~29_combout ))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftLeft0~31_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~31_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~29_combout ),
	.datac(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datad(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~97 .lut_mask = 16'hC0A0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux1~13 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux1~13_combout  = (\CPU|exe_stage|pipe_alu|Mux16~2_combout  & ((\CPU|exe_stage|judge_ealu|y[6]~19_combout  & (\CPU|de_reg|eb [30])) # (!\CPU|exe_stage|judge_ealu|y[6]~19_combout  & ((\CPU|de_reg|eb [31]))))) # 
// (!\CPU|exe_stage|pipe_alu|Mux16~2_combout  & (((\CPU|de_reg|eb [31]))))

	.dataa(\CPU|de_reg|eb [30]),
	.datab(\CPU|exe_stage|pipe_alu|Mux16~2_combout ),
	.datac(\CPU|de_reg|eb [31]),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux1~13 .lut_mask = 16'hB8F0;
defparam \CPU|exe_stage|pipe_alu|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~0_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[9][29]~regout )) # (!\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|rf|register[8][29]~regout )))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[9][29]~regout ),
	.datad(\CPU|id_stage|rf|register[8][29]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[21][29]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[17][29]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[17][29]~regout ),
	.datad(\CPU|id_stage|rf|register[21][29]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y16_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][29]~regout ));

// Location: LCCOMB_X46_Y16_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux2~2_combout  & (\CPU|id_stage|rf|register[29][29]~regout )) # (!\CPU|id_stage|data_b|Mux2~2_combout  & ((\CPU|id_stage|rf|register[25][29]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux2~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[29][29]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[25][29]~regout ),
	.datad(\CPU|id_stage|data_b|Mux2~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~3 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y13_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][29]~regout ));

// Location: LCFF_X43_Y15_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][29]~regout ));

// Location: LCFF_X43_Y13_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][29]~regout ));

// Location: LCCOMB_X43_Y15_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~17_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[14][29]~regout )) # (!\CPU|inst_reg|inst [17] & 
// ((\CPU|id_stage|rf|register[12][29]~regout )))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[14][29]~regout ),
	.datad(\CPU|id_stage|rf|register[12][29]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~17 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y16_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][29]~regout ));

// Location: LCCOMB_X43_Y16_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~18_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux2~17_combout  & ((\CPU|id_stage|rf|register[15][29]~regout ))) # (!\CPU|id_stage|data_b|Mux2~17_combout  & (\CPU|id_stage|rf|register[13][29]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux2~17_combout ))))

	.dataa(\CPU|id_stage|rf|register[13][29]~regout ),
	.datab(\CPU|id_stage|rf|register[15][29]~regout ),
	.datac(\CPU|inst_reg|inst [16]),
	.datad(\CPU|id_stage|data_b|Mux2~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~18 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_b|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~104 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~104_combout  = (!\CPU|de_reg|ealuimm~regout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|de_reg|eb [26]))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|de_reg|eb [27]))))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(\CPU|de_reg|eb [27]),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|de_reg|eb [26]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~104 .lut_mask = 16'h5404;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~105 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~105_combout  = (\CPU|de_reg|eb [28] & ((\CPU|exe_stage|pipe_alu|ShiftRight1~35_combout ) # ((\CPU|de_reg|eb [29] & \CPU|exe_stage|pipe_alu|ShiftLeft0~70_combout )))) # (!\CPU|de_reg|eb [28] & (\CPU|de_reg|eb [29] & 
// ((\CPU|exe_stage|pipe_alu|ShiftLeft0~70_combout ))))

	.dataa(\CPU|de_reg|eb [28]),
	.datab(\CPU|de_reg|eb [29]),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~35_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~105 .lut_mask = 16'hECA0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[29]~133 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[29]~133_combout  = (\CPU|exe_stage|judge_ealu|y[2]~72_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~104_combout ))) # (!\CPU|exe_stage|judge_ealu|y[2]~72_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~105_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~105_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~104_combout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y[2]~72_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[29]~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[29]~133 .lut_mask = 16'hCCAA;
defparam \CPU|exe_stage|judge_ealu|y[29]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~109 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~109_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~35_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [18]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [20]))))

	.dataa(\CPU|de_reg|eb [20]),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~35_combout ),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|de_reg|eb [18]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~109 .lut_mask = 16'hC808;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~110 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~110_combout  = (!\CPU|exe_stage|muxa|y[1]~1_combout  & (((\CPU|de_reg|eb [16] & \CPU|exe_stage|pipe_alu|ShiftRight1~35_combout )) # (!\CPU|exe_stage|pipe_alu|ShiftRight1~36_combout )))

	.dataa(\CPU|de_reg|eb [16]),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~36_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~35_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~110 .lut_mask = 16'h2303;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~113 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~113_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~9_combout  & ((!\CPU|exe_stage|muxa|y[1]~1_combout )))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & 
// (((\CPU|exe_stage|pipe_alu|ShiftLeft0~36_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~9_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~36_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~113 .lut_mask = 16'h50D8;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][26]~regout ));

// Location: LCCOMB_X44_Y14_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~10_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[10][26]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[8][26]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[8][26]~regout ),
	.datad(\CPU|id_stage|rf|register[10][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~10 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y13_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][26]~regout ));

// Location: LCFF_X42_Y13_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][26]~regout ));

// Location: LCCOMB_X42_Y13_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~17_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[13][26]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[12][26]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[13][26]~regout ),
	.datad(\CPU|id_stage|rf|register[12][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~17 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~18_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux5~17_combout  & ((\CPU|id_stage|rf|register[15][26]~regout ))) # (!\CPU|id_stage|data_b|Mux5~17_combout  & (\CPU|id_stage|rf|register[14][26]~regout )))) # 
// (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|data_b|Mux5~17_combout ))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|data_b|Mux5~17_combout ),
	.datac(\CPU|id_stage|rf|register[14][26]~regout ),
	.datad(\CPU|id_stage|rf|register[15][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~18 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_b|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[22][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][24]~regout ));

// Location: LCCOMB_X42_Y19_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~0_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[26][24]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[18][24]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[26][24]~regout ),
	.datad(\CPU|id_stage|rf|register[18][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~1_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux7~0_combout  & ((\CPU|id_stage|rf|register[30][24]~regout ))) # (!\CPU|id_stage|data_b|Mux7~0_combout  & (\CPU|id_stage|rf|register[22][24]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux7~0_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[22][24]~regout ),
	.datac(\CPU|id_stage|data_b|Mux7~0_combout ),
	.datad(\CPU|id_stage|rf|register[30][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~1 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_b|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y13_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][24]~regout ));

// Location: LCFF_X41_Y13_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][24]~regout ));

// Location: LCCOMB_X41_Y13_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~17_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[13][24]~regout )) # (!\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|rf|register[12][24]~regout )))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[13][24]~regout ),
	.datad(\CPU|id_stage|rf|register[12][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~17 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~18_combout  = (\CPU|id_stage|data_b|Mux7~17_combout  & (((\CPU|id_stage|rf|register[15][24]~regout )) # (!\CPU|inst_reg|inst [17]))) # (!\CPU|id_stage|data_b|Mux7~17_combout  & (\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[14][24]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux7~17_combout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[14][24]~regout ),
	.datad(\CPU|id_stage|rf|register[15][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~18 .lut_mask = 16'hEA62;
defparam \CPU|id_stage|data_b|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~121 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~121_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~82_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~74_combout )))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~82_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~121 .lut_mask = 16'hF5A0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y14_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][25]~regout ));

// Location: LCFF_X47_Y20_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][25]~regout ));

// Location: LCFF_X45_Y20_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[28][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][25]~regout ));

// Location: LCFF_X38_Y13_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[7][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][25]~regout ));

// Location: LCCOMB_X30_Y15_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[25]~160 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[25]~160_combout  = (\CPU|exe_stage|judge_ealu|y[27]~121_combout  & (((!\CPU|exe_stage|pipe_alu|Mux31~21_combout )))) # (!\CPU|exe_stage|judge_ealu|y[27]~121_combout  & ((\CPU|exe_stage|pipe_alu|Mux31~21_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftLeft0~107_combout )) # (!\CPU|exe_stage|pipe_alu|Mux31~21_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~124_combout )))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~107_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[27]~121_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux31~21_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~124_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[25]~160_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[25]~160 .lut_mask = 16'h2F2C;
defparam \CPU|exe_stage|judge_ealu|y[25]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][23]~regout ));

// Location: LCFF_X42_Y13_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][23]~regout ));

// Location: LCFF_X41_Y13_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][23]~regout ));

// Location: LCFF_X41_Y13_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][23]~regout ));

// Location: LCCOMB_X41_Y13_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~17_combout  = (\CPU|inst_reg|inst [17] & (((\CPU|id_stage|rf|register[14][23]~regout ) # (\CPU|inst_reg|inst [16])))) # (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[12][23]~regout  & ((!\CPU|inst_reg|inst [16]))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[12][23]~regout ),
	.datac(\CPU|id_stage|rf|register[14][23]~regout ),
	.datad(\CPU|inst_reg|inst [16]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~17 .lut_mask = 16'hAAE4;
defparam \CPU|id_stage|data_b|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y13_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][23]~regout ));

// Location: LCCOMB_X42_Y13_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~18_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux8~17_combout  & (\CPU|id_stage|rf|register[15][23]~regout )) # (!\CPU|id_stage|data_b|Mux8~17_combout  & ((\CPU|id_stage|rf|register[13][23]~regout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux8~17_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[15][23]~regout ),
	.datac(\CPU|id_stage|rf|register[13][23]~regout ),
	.datad(\CPU|id_stage|data_b|Mux8~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~127 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~127_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~61_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftLeft0~62_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~62_combout ),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~127 .lut_mask = 16'hE020;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~128 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~128_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~127_combout ) # ((\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~56_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~127_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~56_combout ),
	.datad(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~128 .lut_mask = 16'hFFEA;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[23]~171 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[23]~171_combout  = (\CPU|exe_stage|judge_ealu|y[21]~170_combout  & (((\CPU|exe_stage|pipe_alu|ShiftLeft0~14_combout  & \CPU|exe_stage|judge_ealu|y[21]~169_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~170_combout  & 
// ((\CPU|exe_stage|pipe_alu|s~144_combout ) # ((!\CPU|exe_stage|judge_ealu|y[21]~169_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~170_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~144_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~14_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~169_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[23]~171_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[23]~171 .lut_mask = 16'hE455;
defparam \CPU|exe_stage|judge_ealu|y[23]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[23]~172 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[23]~172_combout  = (\CPU|exe_stage|pipe_alu|Mux30~0_combout  & ((\CPU|exe_stage|judge_ealu|y[23]~171_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~128_combout ))) # (!\CPU|exe_stage|judge_ealu|y[23]~171_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftLeft0~52_combout )))) # (!\CPU|exe_stage|pipe_alu|Mux30~0_combout  & (((\CPU|exe_stage|judge_ealu|y[23]~171_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~52_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~128_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux30~0_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[23]~171_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[23]~172_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[23]~172 .lut_mask = 16'hCFA0;
defparam \CPU|exe_stage|judge_ealu|y[23]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[23]~174 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[23]~174_combout  = (\CPU|exe_stage|judge_ealu|y[21]~286_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~287_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~20_combout ))) # (!\CPU|exe_stage|judge_ealu|y[21]~287_combout  & 
// (\CPU|exe_stage|muxb|y[7]~7_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~286_combout  & (((!\CPU|exe_stage|judge_ealu|y[21]~287_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~286_combout ),
	.datab(\CPU|exe_stage|muxb|y[7]~7_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~20_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~287_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[23]~174_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[23]~174 .lut_mask = 16'hA0DD;
defparam \CPU|exe_stage|judge_ealu|y[23]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[23]~175 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[23]~175_combout  = (\CPU|exe_stage|judge_ealu|y[6]~18_combout  & ((\CPU|exe_stage|judge_ealu|y[23]~174_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~88_combout ))) # (!\CPU|exe_stage|judge_ealu|y[23]~174_combout  & 
// (\CPU|exe_stage|muxb|y[31]~8_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~18_combout  & (((\CPU|exe_stage|judge_ealu|y[23]~174_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~88_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[23]~174_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[23]~175_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[23]~175 .lut_mask = 16'hCFA0;
defparam \CPU|exe_stage|judge_ealu|y[23]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~0_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[9][30]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[8][30]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[9][30]~regout ),
	.datad(\CPU|id_stage|rf|register[8][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~1_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux1~0_combout  & (\CPU|id_stage|rf|register[11][30]~regout )) # (!\CPU|id_stage|data_a|Mux1~0_combout  & ((\CPU|id_stage|rf|register[10][30]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux1~0_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[11][30]~regout ),
	.datac(\CPU|id_stage|rf|register[10][30]~regout ),
	.datad(\CPU|id_stage|data_a|Mux1~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~1 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[21][30]~regout ))) # (!\CPU|inst_reg|inst [23] & 
// (\CPU|id_stage|rf|register[17][30]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[17][30]~regout ),
	.datad(\CPU|id_stage|rf|register[21][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux1~2_combout  & (\CPU|id_stage|rf|register[29][30]~regout )) # (!\CPU|id_stage|data_a|Mux1~2_combout  & ((\CPU|id_stage|rf|register[25][30]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|data_a|Mux1~2_combout ))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|data_a|Mux1~2_combout ),
	.datac(\CPU|id_stage|rf|register[29][30]~regout ),
	.datad(\CPU|id_stage|rf|register[25][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~3 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_a|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][29]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[19][29]~regout )))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[19][29]~regout ),
	.datad(\CPU|id_stage|rf|register[23][29]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~7 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~17_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[13][29]~regout ))) # (!\CPU|inst_reg|inst [21] & 
// (\CPU|id_stage|rf|register[12][29]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[12][29]~regout ),
	.datad(\CPU|id_stage|rf|register[13][29]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~17 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~18_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux2~17_combout  & (\CPU|id_stage|rf|register[15][29]~regout )) # (!\CPU|id_stage|data_a|Mux2~17_combout  & ((\CPU|id_stage|rf|register[14][29]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux2~17_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[15][29]~regout ),
	.datac(\CPU|id_stage|rf|register[14][29]~regout ),
	.datad(\CPU|id_stage|data_a|Mux2~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~0_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[9][28]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[8][28]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[9][28]~regout ),
	.datad(\CPU|id_stage|rf|register[8][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~1_combout  = (\CPU|id_stage|data_a|Mux3~0_combout  & (((\CPU|id_stage|rf|register[11][28]~regout ) # (!\CPU|inst_reg|inst [22])))) # (!\CPU|id_stage|data_a|Mux3~0_combout  & (\CPU|id_stage|rf|register[10][28]~regout  & 
// ((\CPU|inst_reg|inst [22]))))

	.dataa(\CPU|id_stage|data_a|Mux3~0_combout ),
	.datab(\CPU|id_stage|rf|register[10][28]~regout ),
	.datac(\CPU|id_stage|rf|register[11][28]~regout ),
	.datad(\CPU|inst_reg|inst [22]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~1 .lut_mask = 16'hE4AA;
defparam \CPU|id_stage|data_a|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~17_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[14][28]~regout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|rf|register[12][28]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[12][28]~regout ),
	.datad(\CPU|id_stage|rf|register[14][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~17 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~0_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[26][27]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[18][27]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[26][27]~regout ),
	.datad(\CPU|id_stage|rf|register[18][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~1_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux4~0_combout  & (\CPU|id_stage|rf|register[30][27]~regout )) # (!\CPU|id_stage|data_a|Mux4~0_combout  & ((\CPU|id_stage|rf|register[22][27]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux4~0_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[30][27]~regout ),
	.datac(\CPU|id_stage|rf|register[22][27]~regout ),
	.datad(\CPU|id_stage|data_a|Mux4~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~1 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~4_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[24][27]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[16][27]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[24][27]~regout ),
	.datad(\CPU|id_stage|rf|register[16][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~4 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][26]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][26]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[21][26]~regout ),
	.datad(\CPU|id_stage|rf|register[17][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux5~2_combout  & (\CPU|id_stage|rf|register[29][26]~regout )) # (!\CPU|id_stage|data_a|Mux5~2_combout  & ((\CPU|id_stage|rf|register[25][26]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|data_a|Mux5~2_combout ))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|data_a|Mux5~2_combout ),
	.datac(\CPU|id_stage|rf|register[29][26]~regout ),
	.datad(\CPU|id_stage|rf|register[25][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~3 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_a|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~0_combout  = (\CPU|inst_reg|inst [23] & (((\CPU|inst_reg|inst [24])))) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[26][25]~regout ))) # (!\CPU|inst_reg|inst [24] & 
// (\CPU|id_stage|rf|register[18][25]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[18][25]~regout ),
	.datac(\CPU|inst_reg|inst [24]),
	.datad(\CPU|id_stage|rf|register[26][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~0 .lut_mask = 16'hF4A4;
defparam \CPU|id_stage|data_a|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~1_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux6~0_combout  & (\CPU|id_stage|rf|register[30][25]~regout )) # (!\CPU|id_stage|data_a|Mux6~0_combout  & ((\CPU|id_stage|rf|register[22][25]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux6~0_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[30][25]~regout ),
	.datac(\CPU|id_stage|rf|register[22][25]~regout ),
	.datad(\CPU|id_stage|data_a|Mux6~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~1 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~10_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[10][25]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[8][25]~regout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[8][25]~regout ),
	.datad(\CPU|id_stage|rf|register[10][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~10 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~11_combout  = (\CPU|id_stage|data_a|Mux6~10_combout  & (((\CPU|id_stage|rf|register[11][25]~regout )) # (!\CPU|inst_reg|inst [21]))) # (!\CPU|id_stage|data_a|Mux6~10_combout  & (\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[9][25]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux6~10_combout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[11][25]~regout ),
	.datad(\CPU|id_stage|rf|register[9][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~11 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~12_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|rf|register[5][25]~regout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[4][25]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[5][25]~regout ),
	.datad(\CPU|id_stage|rf|register[4][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~12 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~13_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux6~12_combout  & (\CPU|id_stage|rf|register[7][25]~regout )) # (!\CPU|id_stage|data_a|Mux6~12_combout  & ((\CPU|id_stage|rf|register[6][25]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux6~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[7][25]~regout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[6][25]~regout ),
	.datad(\CPU|id_stage|data_a|Mux6~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~13 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout ) # ((\CPU|id_stage|rf|register[2][25]~regout )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (!\CPU|id_stage|data_a|Mux7~2_combout  & 
// ((\CPU|id_stage|rf|register[1][25]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[2][25]~regout ),
	.datad(\CPU|id_stage|rf|register[1][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~14 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~15_combout  = (\CPU|id_stage|data_a|Mux6~14_combout  & ((\CPU|id_stage|rf|register[3][25]~regout ) # ((!\CPU|id_stage|data_a|Mux7~2_combout )))) # (!\CPU|id_stage|data_a|Mux6~14_combout  & (((\CPU|id_stage|data_a|Mux7~2_combout  
// & \CPU|id_stage|data_a|Mux6~13_combout ))))

	.dataa(\CPU|id_stage|rf|register[3][25]~regout ),
	.datab(\CPU|id_stage|data_a|Mux6~14_combout ),
	.datac(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datad(\CPU|id_stage|data_a|Mux6~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~15 .lut_mask = 16'hBC8C;
defparam \CPU|id_stage|data_a|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~16_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux7~1_combout )) # (!\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux7~1_combout  & (\CPU|id_stage|data_a|Mux6~11_combout )) # 
// (!\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux6~15_combout )))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux6~11_combout ),
	.datad(\CPU|id_stage|data_a|Mux6~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~16 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~12_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[24][24]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[16][24]~regout )))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[16][24]~regout ),
	.datad(\CPU|id_stage|rf|register[24][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~12 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~13_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux7~12_combout  & (\CPU|id_stage|rf|register[28][24]~regout )) # (!\CPU|id_stage|data_a|Mux7~12_combout  & ((\CPU|id_stage|rf|register[20][24]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux7~12_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[28][24]~regout ),
	.datac(\CPU|id_stage|data_a|Mux7~12_combout ),
	.datad(\CPU|id_stage|rf|register[20][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~13 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~18_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[6][24]~regout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|rf|register[4][24]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[4][24]~regout ),
	.datad(\CPU|id_stage|rf|register[6][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~18 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~19_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux7~18_combout  & (\CPU|id_stage|rf|register[7][24]~regout )) # (!\CPU|id_stage|data_a|Mux7~18_combout  & ((\CPU|id_stage|rf|register[5][24]~regout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux7~18_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[7][24]~regout ),
	.datac(\CPU|id_stage|rf|register[5][24]~regout ),
	.datad(\CPU|id_stage|data_a|Mux7~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~20_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & (\CPU|id_stage|data_a|Mux7~2_combout )) # (!\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux7~19_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|rf|register[1][24]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[1][24]~regout ),
	.datad(\CPU|id_stage|data_a|Mux7~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~20 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~21 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~21_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~20_combout  & ((\CPU|id_stage|rf|register[3][24]~regout ))) # (!\CPU|id_stage|data_a|Mux7~20_combout  & (\CPU|id_stage|rf|register[2][24]~regout 
// )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux7~20_combout ))))

	.dataa(\CPU|id_stage|rf|register[2][24]~regout ),
	.datab(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datac(\CPU|id_stage|rf|register[3][24]~regout ),
	.datad(\CPU|id_stage|data_a|Mux7~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~21 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux7~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~23 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~23_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[14][24]~regout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|rf|register[12][24]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[12][24]~regout ),
	.datad(\CPU|id_stage|rf|register[14][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~23 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux7~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~7_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[23][23]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[19][23]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[23][23]~regout ),
	.datad(\CPU|id_stage|rf|register[19][23]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~7 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~8_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux8~7_combout  & ((\CPU|id_stage|rf|register[31][23]~regout ))) # (!\CPU|id_stage|data_a|Mux8~7_combout  & (\CPU|id_stage|rf|register[27][23]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|data_a|Mux8~7_combout ))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|data_a|Mux8~7_combout ),
	.datac(\CPU|id_stage|rf|register[27][23]~regout ),
	.datad(\CPU|id_stage|rf|register[31][23]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~8 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_a|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~17_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|rf|register[13][23]~regout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & (\CPU|id_stage|rf|register[12][23]~regout )))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[12][23]~regout ),
	.datad(\CPU|id_stage|rf|register[13][23]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~17 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~18_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux8~17_combout  & ((\CPU|id_stage|rf|register[15][23]~regout ))) # (!\CPU|id_stage|data_a|Mux8~17_combout  & (\CPU|id_stage|rf|register[14][23]~regout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux8~17_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[14][23]~regout ),
	.datac(\CPU|id_stage|rf|register[15][23]~regout ),
	.datad(\CPU|id_stage|data_a|Mux8~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~18 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y14_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[9][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][22]~regout ));

// Location: LCFF_X46_Y14_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][22]~regout ));

// Location: LCCOMB_X46_Y14_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~0_combout  = (\CPU|inst_reg|inst [22] & (((\CPU|inst_reg|inst [21])))) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[9][22]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[8][22]~regout )))))

	.dataa(\CPU|id_stage|rf|register[9][22]~regout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[8][22]~regout ),
	.datad(\CPU|inst_reg|inst [21]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~0 .lut_mask = 16'hEE30;
defparam \CPU|id_stage|data_a|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y13_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][22]~regout ));

// Location: LCFF_X41_Y13_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][22]~regout ));

// Location: LCFF_X41_Y13_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][22]~regout ));

// Location: LCCOMB_X41_Y13_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~17_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & (\CPU|id_stage|rf|register[14][22]~regout )) # (!\CPU|inst_reg|inst [22] & 
// ((\CPU|id_stage|rf|register[12][22]~regout )))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[14][22]~regout ),
	.datad(\CPU|id_stage|rf|register[12][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~17 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y13_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][22]~regout ));

// Location: LCCOMB_X40_Y13_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~18_combout  = (\CPU|id_stage|data_a|Mux9~17_combout  & (((\CPU|id_stage|rf|register[15][22]~regout ) # (!\CPU|inst_reg|inst [21])))) # (!\CPU|id_stage|data_a|Mux9~17_combout  & (\CPU|id_stage|rf|register[13][22]~regout  & 
// (\CPU|inst_reg|inst [21])))

	.dataa(\CPU|id_stage|rf|register[13][22]~regout ),
	.datab(\CPU|id_stage|data_a|Mux9~17_combout ),
	.datac(\CPU|inst_reg|inst [21]),
	.datad(\CPU|id_stage|rf|register[15][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~18 .lut_mask = 16'hEC2C;
defparam \CPU|id_stage|data_a|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][21]~regout ));

// Location: LCCOMB_X47_Y18_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~0_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[26][21]~regout ))) # (!\CPU|inst_reg|inst [24] & 
// (\CPU|id_stage|rf|register[18][21]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[18][21]~regout ),
	.datad(\CPU|id_stage|rf|register[26][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~0 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~1_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux10~0_combout  & (\CPU|id_stage|rf|register[30][21]~regout )) # (!\CPU|id_stage|data_a|Mux10~0_combout  & ((\CPU|id_stage|rf|register[22][21]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux10~0_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[30][21]~regout ),
	.datac(\CPU|id_stage|rf|register[22][21]~regout ),
	.datad(\CPU|id_stage|data_a|Mux10~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~1 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y14_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][21]~regout ));

// Location: LCFF_X46_Y14_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][21]~regout ));

// Location: LCCOMB_X45_Y14_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~10_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[10][21]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[8][21]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[10][21]~regout ),
	.datad(\CPU|id_stage|rf|register[8][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~10 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y18_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[3][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][21]~regout ));

// Location: LCCOMB_X27_Y16_N6
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21]~187 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[21]~187_combout  = (\CPU|exe_stage|judge_ealu|y[21]~170_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~37_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~169_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~170_combout  & 
// (((\CPU|exe_stage|pipe_alu|s~154_combout ) # (!\CPU|exe_stage|judge_ealu|y[21]~169_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~170_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~37_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~154_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~169_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[21]~187_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21]~187 .lut_mask = 16'hD855;
defparam \CPU|exe_stage|judge_ealu|y[21]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21]~188 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[21]~188_combout  = (\CPU|exe_stage|judge_ealu|y[21]~187_combout  & (((\CPU|exe_stage|pipe_alu|ShiftLeft0~112_combout )) # (!\CPU|exe_stage|pipe_alu|Mux30~0_combout ))) # (!\CPU|exe_stage|judge_ealu|y[21]~187_combout  & 
// (\CPU|exe_stage|pipe_alu|Mux30~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~116_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~187_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Mux30~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~112_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~116_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[21]~188_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21]~188 .lut_mask = 16'hE6A2;
defparam \CPU|exe_stage|judge_ealu|y[21]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][19]~regout ));

// Location: LCCOMB_X47_Y19_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~2_combout  = (\CPU|inst_reg|inst [23] & (((\CPU|inst_reg|inst [24]) # (\CPU|id_stage|rf|register[21][19]~regout )))) # (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[17][19]~regout  & (!\CPU|inst_reg|inst [24])))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[17][19]~regout ),
	.datac(\CPU|inst_reg|inst [24]),
	.datad(\CPU|id_stage|rf|register[21][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~2 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_a|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux12~2_combout  & (\CPU|id_stage|rf|register[29][19]~regout )) # (!\CPU|id_stage|data_a|Mux12~2_combout  & ((\CPU|id_stage|rf|register[25][19]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux12~2_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[29][19]~regout ),
	.datac(\CPU|id_stage|rf|register[25][19]~regout ),
	.datad(\CPU|id_stage|data_a|Mux12~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~3 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][19]~regout ));

// Location: LCFF_X41_Y16_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][19]~regout ));

// Location: LCFF_X43_Y13_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][19]~regout ));

// Location: LCFF_X43_Y13_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][19]~regout ));

// Location: LCCOMB_X43_Y13_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~17_combout  = (\CPU|inst_reg|inst [22] & (((\CPU|id_stage|rf|register[14][19]~regout ) # (\CPU|inst_reg|inst [21])))) # (!\CPU|inst_reg|inst [22] & (\CPU|id_stage|rf|register[12][19]~regout  & ((!\CPU|inst_reg|inst [21]))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[12][19]~regout ),
	.datac(\CPU|id_stage|rf|register[14][19]~regout ),
	.datad(\CPU|inst_reg|inst [21]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~17 .lut_mask = 16'hAAE4;
defparam \CPU|id_stage|data_a|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[19]~194 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[19]~194_combout  = (\CPU|exe_stage|judge_ealu|y[21]~170_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~43_combout  & (\CPU|exe_stage|judge_ealu|y[21]~169_combout ))) # (!\CPU|exe_stage|judge_ealu|y[21]~170_combout  & 
// (((\CPU|exe_stage|pipe_alu|s~152_combout ) # (!\CPU|exe_stage|judge_ealu|y[21]~169_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~43_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~170_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~169_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~152_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[19]~194_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[19]~194 .lut_mask = 16'hB383;
defparam \CPU|exe_stage|judge_ealu|y[19]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[19]~195 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[19]~195_combout  = (\CPU|exe_stage|judge_ealu|y[19]~194_combout  & (((\CPU|exe_stage|pipe_alu|ShiftLeft0~86_combout )) # (!\CPU|exe_stage|pipe_alu|Mux30~0_combout ))) # (!\CPU|exe_stage|judge_ealu|y[19]~194_combout  & 
// (\CPU|exe_stage|pipe_alu|Mux30~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~87_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[19]~194_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Mux30~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~86_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[19]~195_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[19]~195 .lut_mask = 16'hE6A2;
defparam \CPU|exe_stage|judge_ealu|y[19]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[27][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][18]~regout ));

// Location: LCFF_X48_Y14_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][18]~regout ));

// Location: LCFF_X47_Y14_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][18]~regout ));

// Location: LCCOMB_X47_Y14_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~10_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[10][18]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[8][18]~regout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[8][18]~regout ),
	.datad(\CPU|id_stage|rf|register[10][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~10 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[18]~201 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[18]~201_combout  = (\CPU|exe_stage|judge_ealu|y[21]~169_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~170_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~42_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~170_combout  & 
// ((\CPU|exe_stage|pipe_alu|s~151_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[21]~169_combout  & (((!\CPU|exe_stage|judge_ealu|y[21]~170_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~42_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~169_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~151_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~170_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[18]~201_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[18]~201 .lut_mask = 16'h88F3;
defparam \CPU|exe_stage|judge_ealu|y[18]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~0_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[9][8]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[8][8]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[9][8]~regout ),
	.datad(\CPU|id_stage|rf|register[8][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y14_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][8]~regout ));

// Location: LCCOMB_X43_Y14_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~1_combout  = (\CPU|id_stage|data_a|Mux23~0_combout  & (((\CPU|id_stage|rf|register[11][8]~regout )) # (!\CPU|inst_reg|inst [22]))) # (!\CPU|id_stage|data_a|Mux23~0_combout  & (\CPU|inst_reg|inst [22] & 
// ((\CPU|id_stage|rf|register[10][8]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux23~0_combout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[11][8]~regout ),
	.datad(\CPU|id_stage|rf|register[10][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~1 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[8]~211 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[8]~211_combout  = (\CPU|exe_stage|judge_ealu|y[2]~75_combout  & ((\CPU|exe_stage|judge_ealu|y[2]~76_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~89_combout )) # (!\CPU|exe_stage|judge_ealu|y[2]~76_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~76_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[2]~75_combout  & (((!\CPU|exe_stage|judge_ealu|y[2]~76_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~75_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~89_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~76_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[2]~76_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[8]~211_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[8]~211 .lut_mask = 16'h88F5;
defparam \CPU|exe_stage|judge_ealu|y[8]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[8]~212 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[8]~212_combout  = (\CPU|exe_stage|judge_ealu|y[2]~71_combout  & ((\CPU|exe_stage|judge_ealu|y[8]~211_combout  & ((\CPU|exe_stage|muxb|y[31]~8_combout ))) # (!\CPU|exe_stage|judge_ealu|y[8]~211_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight1~85_combout )))) # (!\CPU|exe_stage|judge_ealu|y[2]~71_combout  & (\CPU|exe_stage|judge_ealu|y[8]~211_combout ))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~71_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[8]~211_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~85_combout ),
	.datad(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[8]~212_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[8]~212 .lut_mask = 16'hEC64;
defparam \CPU|exe_stage|judge_ealu|y[8]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[14]~214 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[14]~214_combout  = (!\CPU|de_reg|ealuc [2] & (((!\CPU|de_reg|ealuc [3] & \CPU|exe_stage|judge_ealu|y[6]~19_combout )) # (!\CPU|exe_stage|judge_ealu|y[14]~213_combout )))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|de_reg|ealuc [3]),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[14]~213_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[14]~214_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[14]~214 .lut_mask = 16'h1055;
defparam \CPU|exe_stage|judge_ealu|y[14]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~0_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[26][31]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[18][31]~regout )))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[18][31]~regout ),
	.datad(\CPU|id_stage|rf|register[26][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~0 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y15_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~10_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[10][31]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[8][31]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[10][31]~regout ),
	.datad(\CPU|id_stage|rf|register[8][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~10 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y15_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux0~10_combout  & ((\CPU|id_stage|rf|register[11][31]~regout ))) # (!\CPU|id_stage|data_a|Mux0~10_combout  & (\CPU|id_stage|rf|register[9][31]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux0~10_combout ))))

	.dataa(\CPU|id_stage|rf|register[9][31]~regout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[11][31]~regout ),
	.datad(\CPU|id_stage|data_a|Mux0~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~11 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~12_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[5][31]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[4][31]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[5][31]~regout ),
	.datad(\CPU|id_stage|rf|register[4][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~12 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~13_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux0~12_combout  & ((\CPU|id_stage|rf|register[7][31]~regout ))) # (!\CPU|id_stage|data_a|Mux0~12_combout  & (\CPU|id_stage|rf|register[6][31]~regout )))) # 
// (!\CPU|inst_reg|inst [22] & (\CPU|id_stage|data_a|Mux0~12_combout ))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|data_a|Mux0~12_combout ),
	.datac(\CPU|id_stage|rf|register[6][31]~regout ),
	.datad(\CPU|id_stage|rf|register[7][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~13 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_a|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~14_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & (((\CPU|id_stage|data_a|Mux7~3_combout )))) # (!\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux7~3_combout  & (\CPU|id_stage|rf|register[2][31]~regout )) # 
// (!\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|rf|register[1][31]~regout )))))

	.dataa(\CPU|id_stage|rf|register[2][31]~regout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datad(\CPU|id_stage|rf|register[1][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~14 .lut_mask = 16'hE3E0;
defparam \CPU|id_stage|data_a|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~15_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux0~14_combout  & (\CPU|id_stage|rf|register[3][31]~regout )) # (!\CPU|id_stage|data_a|Mux0~14_combout  & ((\CPU|id_stage|data_a|Mux0~13_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~2_combout  & (((\CPU|id_stage|data_a|Mux0~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|rf|register[3][31]~regout ),
	.datac(\CPU|id_stage|data_a|Mux0~14_combout ),
	.datad(\CPU|id_stage|data_a|Mux0~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~15 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~16_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux7~1_combout )) # (!\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux7~1_combout  & (\CPU|id_stage|data_a|Mux0~11_combout )) # 
// (!\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux0~15_combout )))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux0~11_combout ),
	.datad(\CPU|id_stage|data_a|Mux0~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~16 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~6_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[24][20]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[16][20]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[24][20]~regout ),
	.datad(\CPU|id_stage|rf|register[16][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~6 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~0_combout  = (\CPU|inst_reg|inst [21] & (((\CPU|inst_reg|inst [22]) # (\CPU|id_stage|rf|register[9][17]~regout )))) # (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[8][17]~regout  & (!\CPU|inst_reg|inst [22])))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[8][17]~regout ),
	.datac(\CPU|inst_reg|inst [22]),
	.datad(\CPU|id_stage|rf|register[9][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~0 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_a|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~1_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux14~0_combout  & ((\CPU|id_stage|rf|register[11][17]~regout ))) # (!\CPU|id_stage|data_a|Mux14~0_combout  & (\CPU|id_stage|rf|register[10][17]~regout )))) # 
// (!\CPU|inst_reg|inst [22] & (\CPU|id_stage|data_a|Mux14~0_combout ))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|data_a|Mux14~0_combout ),
	.datac(\CPU|id_stage|rf|register[10][17]~regout ),
	.datad(\CPU|id_stage|rf|register[11][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~1 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_a|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][17]~regout ));

// Location: LCCOMB_X48_Y21_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~9_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][17]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[19][17]~regout )))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[19][17]~regout ),
	.datad(\CPU|id_stage|rf|register[23][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~9 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~10_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux14~9_combout  & ((\CPU|id_stage|rf|register[31][17]~regout ))) # (!\CPU|id_stage|data_a|Mux14~9_combout  & (\CPU|id_stage|rf|register[27][17]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux14~9_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[27][17]~regout ),
	.datac(\CPU|id_stage|rf|register[31][17]~regout ),
	.datad(\CPU|id_stage|data_a|Mux14~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~10 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y18_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[3][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][17]~regout ));

// Location: LCCOMB_X47_Y14_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~10_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[10][16]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[8][16]~regout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[8][16]~regout ),
	.datad(\CPU|id_stage|rf|register[10][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~10 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux15~5 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux15~5_combout  = (\CPU|de_reg|ealuc [0] & ((\CPU|exe_stage|muxa|y[16]~26_combout ) # ((\CPU|exe_stage|muxb|y[16]~17_combout )))) # (!\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|pipe_alu|Add1~32_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[16]~26_combout ),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|pipe_alu|Add1~32_combout ),
	.datad(\CPU|exe_stage|muxb|y[16]~17_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux15~5 .lut_mask = 16'hFCB8;
defparam \CPU|exe_stage|pipe_alu|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux15~6 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux15~6_combout  = (\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|muxb|y[16]~17_combout  & (\CPU|exe_stage|muxa|y[16]~26_combout ))) # (!\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|pipe_alu|Add0~32_combout ))))

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(\CPU|exe_stage|muxb|y[16]~17_combout ),
	.datac(\CPU|exe_stage|muxa|y[16]~26_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add0~32_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux15~6 .lut_mask = 16'hD580;
defparam \CPU|exe_stage|pipe_alu|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux15~7 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux15~7_combout  = (\CPU|de_reg|ealuc [2] & ((\CPU|exe_stage|pipe_alu|Mux15~5_combout ) # ((\CPU|de_reg|ealuc [1])))) # (!\CPU|de_reg|ealuc [2] & (((!\CPU|de_reg|ealuc [1] & \CPU|exe_stage|pipe_alu|Mux15~6_combout ))))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|exe_stage|pipe_alu|Mux15~5_combout ),
	.datac(\CPU|de_reg|ealuc [1]),
	.datad(\CPU|exe_stage|pipe_alu|Mux15~6_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux15~7 .lut_mask = 16'hADA8;
defparam \CPU|exe_stage|pipe_alu|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux15~9 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux15~9_combout  = (\CPU|de_reg|eb [31] & (!\CPU|de_reg|ealuimm~regout  & (\CPU|exe_stage|judge_ealu|y[6]~18_combout  & !\CPU|exe_stage|judge_ealu|y[6]~19_combout )))

	.dataa(\CPU|de_reg|eb [31]),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux15~9 .lut_mask = 16'h0020;
defparam \CPU|exe_stage|pipe_alu|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux15~10 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux15~10_combout  = (\CPU|exe_stage|pipe_alu|Mux15~9_combout ) # ((\CPU|exe_stage|muxb|y[0]~2_combout  & (!\CPU|de_reg|ealuc [3] & !\CPU|de_reg|ealuc [0])))

	.dataa(\CPU|exe_stage|muxb|y[0]~2_combout ),
	.datab(\CPU|de_reg|ealuc [3]),
	.datac(\CPU|exe_stage|pipe_alu|Mux15~9_combout ),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux15~10 .lut_mask = 16'hF0F2;
defparam \CPU|exe_stage|pipe_alu|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y14_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][15]~regout ));

// Location: LCCOMB_X45_Y14_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~0_combout  = (\CPU|inst_reg|inst [22] & (((\CPU|inst_reg|inst [21])))) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[9][15]~regout ))) # (!\CPU|inst_reg|inst [21] & 
// (\CPU|id_stage|rf|register[8][15]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[8][15]~regout ),
	.datac(\CPU|id_stage|rf|register[9][15]~regout ),
	.datad(\CPU|inst_reg|inst [21]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~0 .lut_mask = 16'hFA44;
defparam \CPU|id_stage|data_a|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~1_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux16~0_combout  & ((\CPU|id_stage|rf|register[11][15]~regout ))) # (!\CPU|id_stage|data_a|Mux16~0_combout  & (\CPU|id_stage|rf|register[10][15]~regout )))) # 
// (!\CPU|inst_reg|inst [22] & (\CPU|id_stage|data_a|Mux16~0_combout ))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|data_a|Mux16~0_combout ),
	.datac(\CPU|id_stage|rf|register[10][15]~regout ),
	.datad(\CPU|id_stage|rf|register[11][15]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~1 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_a|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[30][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][15]~regout ));

// Location: LCFF_X48_Y22_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][15]~regout ));

// Location: LCCOMB_X49_Y21_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~9_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][15]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[19][15]~regout )))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[19][15]~regout ),
	.datad(\CPU|id_stage|rf|register[23][15]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~9 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~10_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux16~9_combout  & (\CPU|id_stage|rf|register[31][15]~regout )) # (!\CPU|id_stage|data_a|Mux16~9_combout  & ((\CPU|id_stage|rf|register[27][15]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux16~9_combout ))))

	.dataa(\CPU|id_stage|rf|register[31][15]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[27][15]~regout ),
	.datad(\CPU|id_stage|data_a|Mux16~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~10 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux16~8 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux16~8_combout  = (\CPU|exe_stage|pipe_alu|Mux16~3_combout  & ((\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~19_combout )) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~22_combout )))))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~19_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux16~3_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux16~8 .lut_mask = 16'hD080;
defparam \CPU|exe_stage|pipe_alu|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[14]~25 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[14]~25_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [14])

	.dataa(\CPU|em_reg|malu [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[14]~25 .lut_mask = 16'h5500;
defparam \CPU|mem_stage|mem_io_mux|y[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][14]~regout ));

// Location: LCCOMB_X44_Y18_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~0_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[26][14]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[18][14]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[26][14]~regout ),
	.datad(\CPU|id_stage|rf|register[18][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~0 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~1_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux17~0_combout  & ((\CPU|id_stage|rf|register[30][14]~regout ))) # (!\CPU|id_stage|data_a|Mux17~0_combout  & (\CPU|id_stage|rf|register[22][14]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux17~0_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[22][14]~regout ),
	.datac(\CPU|id_stage|rf|register[30][14]~regout ),
	.datad(\CPU|id_stage|data_a|Mux17~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~1 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[29][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][14]~regout ));

// Location: LCCOMB_X40_Y22_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~4_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[24][14]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[16][14]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[24][14]~regout ),
	.datad(\CPU|id_stage|rf|register[16][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~4 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][14]~regout ));

// Location: LCCOMB_X38_Y20_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux17~4_combout  & ((\CPU|id_stage|rf|register[28][14]~regout ))) # (!\CPU|id_stage|data_a|Mux17~4_combout  & (\CPU|id_stage|rf|register[20][14]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux17~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[20][14]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[28][14]~regout ),
	.datad(\CPU|id_stage|data_a|Mux17~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~5 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[23][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][14]~regout ));

// Location: LCFF_X49_Y22_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[19][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][14]~regout ));

// Location: LCCOMB_X49_Y22_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~7_combout  = (\CPU|inst_reg|inst [23] & (((\CPU|inst_reg|inst [24]) # (\CPU|id_stage|rf|register[23][14]~regout )))) # (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[19][14]~regout  & (!\CPU|inst_reg|inst [24])))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[19][14]~regout ),
	.datac(\CPU|inst_reg|inst [24]),
	.datad(\CPU|id_stage|rf|register[23][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~7 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_a|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][14]~regout ));

// Location: LCCOMB_X41_Y23_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~17_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[13][14]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[12][14]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[13][14]~regout ),
	.datad(\CPU|id_stage|rf|register[12][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~17 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[14]~235 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[14]~235_combout  = (\CPU|de_reg|ealuc [2] & (((\CPU|exe_stage|muxb|y[14]~13_combout ) # (\CPU|exe_stage|muxa|y[14]~9_combout )) # (!\CPU|de_reg|ealuc [0]))) # (!\CPU|de_reg|ealuc [2] & (\CPU|de_reg|ealuc [0] & 
// (\CPU|exe_stage|muxb|y[14]~13_combout  & \CPU|exe_stage|muxa|y[14]~9_combout )))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|muxb|y[14]~13_combout ),
	.datad(\CPU|exe_stage|muxa|y[14]~9_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[14]~235_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[14]~235 .lut_mask = 16'hEAA2;
defparam \CPU|exe_stage|judge_ealu|y[14]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[14]~236 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[14]~236_combout  = (\CPU|exe_stage|judge_ealu|y[14]~235_combout  & (((\CPU|exe_stage|pipe_alu|Add1~28_combout ) # (\CPU|de_reg|ealuc [0])))) # (!\CPU|exe_stage|judge_ealu|y[14]~235_combout  & 
// (\CPU|exe_stage|pipe_alu|Add0~28_combout  & ((!\CPU|de_reg|ealuc [0]))))

	.dataa(\CPU|exe_stage|pipe_alu|Add0~28_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add1~28_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[14]~235_combout ),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[14]~236_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[14]~236 .lut_mask = 16'hF0CA;
defparam \CPU|exe_stage|judge_ealu|y[14]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~87 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~87_combout  = (!\CPU|de_reg|ealuimm~regout  & ((\CPU|exe_stage|pipe_alu|Mux16~2_combout  & ((\CPU|de_reg|eb [30]))) # (!\CPU|exe_stage|pipe_alu|Mux16~2_combout  & (\CPU|de_reg|eb [31]))))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(\CPU|exe_stage|pipe_alu|Mux16~2_combout ),
	.datac(\CPU|de_reg|eb [31]),
	.datad(\CPU|de_reg|eb [30]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~87 .lut_mask = 16'h5410;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[14]~238 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[14]~238_combout  = (\CPU|exe_stage|judge_ealu|y[2]~75_combout  & ((\CPU|exe_stage|judge_ealu|y[2]~76_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~86_combout )) # (!\CPU|exe_stage|judge_ealu|y[2]~76_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~29_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[2]~75_combout  & (((!\CPU|exe_stage|judge_ealu|y[2]~76_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~86_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[2]~75_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~29_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[2]~76_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[14]~238_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[14]~238 .lut_mask = 16'h88F3;
defparam \CPU|exe_stage|judge_ealu|y[14]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[14]~239 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[14]~239_combout  = (\CPU|exe_stage|judge_ealu|y[14]~238_combout  & ((\CPU|exe_stage|muxb|y[31]~8_combout ) # ((!\CPU|exe_stage|judge_ealu|y[2]~71_combout )))) # (!\CPU|exe_stage|judge_ealu|y[14]~238_combout  & 
// (((\CPU|exe_stage|pipe_alu|ShiftRight1~97_combout  & \CPU|exe_stage|judge_ealu|y[2]~71_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[14]~238_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~97_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[2]~71_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[14]~239_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[14]~239 .lut_mask = 16'hB8CC;
defparam \CPU|exe_stage|judge_ealu|y[14]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y14_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][13]~regout ));

// Location: LCCOMB_X48_Y14_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~0_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[9][13]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[8][13]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[9][13]~regout ),
	.datad(\CPU|id_stage|rf|register[8][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[25][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][13]~regout ));

// Location: LCFF_X46_Y21_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][13]~regout ));

// Location: LCFF_X49_Y21_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[23][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][13]~regout ));

// Location: LCFF_X49_Y21_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[19][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][13]~regout ));

// Location: LCCOMB_X49_Y21_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~9_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][13]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[19][13]~regout )))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[19][13]~regout ),
	.datad(\CPU|id_stage|rf|register[23][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~9 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][13]~regout ));

// Location: LCCOMB_X46_Y21_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~10_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux18~9_combout  & ((\CPU|id_stage|rf|register[31][13]~regout ))) # (!\CPU|id_stage|data_a|Mux18~9_combout  & (\CPU|id_stage|rf|register[27][13]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux18~9_combout ))))

	.dataa(\CPU|id_stage|rf|register[27][13]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[31][13]~regout ),
	.datad(\CPU|id_stage|data_a|Mux18~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~10 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][13]~regout ));

// Location: LCCOMB_X31_Y18_N6
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[13]~248 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[13]~248_combout  = (\CPU|exe_stage|judge_ealu|y[14]~214_combout  & ((\CPU|exe_stage|judge_ealu|y[14]~213_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~117_combout ))) # (!\CPU|exe_stage|judge_ealu|y[14]~213_combout  & 
// (\CPU|exe_stage|pipe_alu|s~134_combout )))) # (!\CPU|exe_stage|judge_ealu|y[14]~214_combout  & (((!\CPU|exe_stage|judge_ealu|y[14]~213_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[14]~214_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~134_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~117_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[14]~213_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[13]~248_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[13]~248 .lut_mask = 16'hA0DD;
defparam \CPU|exe_stage|judge_ealu|y[13]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][12]~regout ));

// Location: LCCOMB_X46_Y18_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~0_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[26][12]~regout ) # ((\CPU|inst_reg|inst [23])))) # (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|rf|register[18][12]~regout  & !\CPU|inst_reg|inst [23]))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[26][12]~regout ),
	.datac(\CPU|id_stage|rf|register[18][12]~regout ),
	.datad(\CPU|inst_reg|inst [23]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~0 .lut_mask = 16'hAAD8;
defparam \CPU|id_stage|data_a|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~1_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux19~0_combout  & ((\CPU|id_stage|rf|register[30][12]~regout ))) # (!\CPU|id_stage|data_a|Mux19~0_combout  & (\CPU|id_stage|rf|register[22][12]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux19~0_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][12]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[30][12]~regout ),
	.datad(\CPU|id_stage|data_a|Mux19~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~1 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~17_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[13][12]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[12][12]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[13][12]~regout ),
	.datad(\CPU|id_stage|rf|register[12][12]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~17 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y13_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[15][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][12]~regout ));

// Location: LCCOMB_X44_Y15_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~18_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux19~17_combout  & (\CPU|id_stage|rf|register[15][12]~regout )) # (!\CPU|id_stage|data_a|Mux19~17_combout  & ((\CPU|id_stage|rf|register[14][12]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux19~17_combout ))))

	.dataa(\CPU|id_stage|rf|register[15][12]~regout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[14][12]~regout ),
	.datad(\CPU|id_stage|data_a|Mux19~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~18 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[12]~254 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[12]~254_combout  = (\CPU|exe_stage|judge_ealu|y[2]~75_combout  & ((\CPU|exe_stage|judge_ealu|y[2]~76_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~92_combout ))) # (!\CPU|exe_stage|judge_ealu|y[2]~76_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight0~63_combout )))) # (!\CPU|exe_stage|judge_ealu|y[2]~75_combout  & (((!\CPU|exe_stage|judge_ealu|y[2]~76_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~75_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~63_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[2]~76_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~92_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[12]~254_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[12]~254 .lut_mask = 16'hAD0D;
defparam \CPU|exe_stage|judge_ealu|y[12]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~0_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[9][10]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[8][10]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[9][10]~regout ),
	.datad(\CPU|id_stage|rf|register[8][10]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~1_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux21~0_combout  & (\CPU|id_stage|rf|register[11][10]~regout )) # (!\CPU|id_stage|data_a|Mux21~0_combout  & ((\CPU|id_stage|rf|register[10][10]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux21~0_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[11][10]~regout ),
	.datac(\CPU|id_stage|rf|register[10][10]~regout ),
	.datad(\CPU|id_stage|data_a|Mux21~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~1 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][10]~regout ));

// Location: LCCOMB_X28_Y14_N10
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[10]~262 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[10]~262_combout  = (\CPU|exe_stage|judge_ealu|y[2]~76_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~88_combout  & (\CPU|exe_stage|judge_ealu|y[2]~75_combout ))) # (!\CPU|exe_stage|judge_ealu|y[2]~76_combout  & 
// (((\CPU|exe_stage|pipe_alu|ShiftRight0~69_combout ) # (!\CPU|exe_stage|judge_ealu|y[2]~75_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~76_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~88_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[2]~75_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[10]~262_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[10]~262 .lut_mask = 16'hD585;
defparam \CPU|exe_stage|judge_ealu|y[10]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~0_combout  = (\CPU|inst_reg|inst [24] & (((\CPU|inst_reg|inst [23]) # (\CPU|id_stage|rf|register[26][9]~regout )))) # (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[18][9]~regout  & (!\CPU|inst_reg|inst [23])))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[18][9]~regout ),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|id_stage|rf|register[26][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~0 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_a|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~10_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[10][9]~regout ) # ((\CPU|inst_reg|inst [21])))) # (!\CPU|inst_reg|inst [22] & (((!\CPU|inst_reg|inst [21] & \CPU|id_stage|rf|register[8][9]~regout ))))

	.dataa(\CPU|id_stage|rf|register[10][9]~regout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|inst_reg|inst [21]),
	.datad(\CPU|id_stage|rf|register[8][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~10 .lut_mask = 16'hCBC8;
defparam \CPU|id_stage|data_a|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y14_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux22~10_combout  & ((\CPU|id_stage|rf|register[11][9]~regout ))) # (!\CPU|id_stage|data_a|Mux22~10_combout  & (\CPU|id_stage|rf|register[9][9]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux22~10_combout ))))

	.dataa(\CPU|id_stage|rf|register[9][9]~regout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[11][9]~regout ),
	.datad(\CPU|id_stage|data_a|Mux22~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~11 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~12_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[5][9]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[4][9]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[5][9]~regout ),
	.datad(\CPU|id_stage|rf|register[4][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~12 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~13_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux22~12_combout  & ((\CPU|id_stage|rf|register[7][9]~regout ))) # (!\CPU|id_stage|data_a|Mux22~12_combout  & (\CPU|id_stage|rf|register[6][9]~regout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux22~12_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[6][9]~regout ),
	.datac(\CPU|id_stage|rf|register[7][9]~regout ),
	.datad(\CPU|id_stage|data_a|Mux22~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout ) # ((\CPU|id_stage|rf|register[2][9]~regout )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (!\CPU|id_stage|data_a|Mux7~2_combout  & 
// ((\CPU|id_stage|rf|register[1][9]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[2][9]~regout ),
	.datad(\CPU|id_stage|rf|register[1][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~14 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y18_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][9]~regout ));

// Location: LCCOMB_X37_Y21_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~15_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux22~14_combout  & ((\CPU|id_stage|rf|register[3][9]~regout ))) # (!\CPU|id_stage|data_a|Mux22~14_combout  & (\CPU|id_stage|data_a|Mux22~13_combout 
// )))) # (!\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|data_a|Mux22~14_combout ))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|data_a|Mux22~14_combout ),
	.datac(\CPU|id_stage|data_a|Mux22~13_combout ),
	.datad(\CPU|id_stage|rf|register[3][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~15 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_a|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~16_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout ) # ((\CPU|id_stage|data_a|Mux22~11_combout )))) # (!\CPU|id_stage|data_a|Mux7~1_combout  & (!\CPU|id_stage|data_a|Mux7~0_combout  & 
// ((\CPU|id_stage|data_a|Mux22~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux22~11_combout ),
	.datad(\CPU|id_stage|data_a|Mux22~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][11]~regout ));

// Location: LCFF_X45_Y15_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[9][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][11]~regout ));

// Location: LCCOMB_X43_Y16_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout ) # ((\CPU|id_stage|rf|register[2][11]~regout )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (!\CPU|id_stage|data_a|Mux7~2_combout  & 
// ((\CPU|id_stage|rf|register[1][11]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[2][11]~regout ),
	.datad(\CPU|id_stage|rf|register[1][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~14 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y15_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][11]~regout ));

// Location: LCFF_X43_Y13_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][11]~regout ));

// Location: LCCOMB_X43_Y15_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~17_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|rf|register[13][11]~regout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[12][11]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[13][11]~regout ),
	.datad(\CPU|id_stage|rf|register[12][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~17 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[11]~275 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[11]~275_combout  = (\CPU|exe_stage|muxb|y[11]~16_combout  & ((\CPU|de_reg|ealuc [2]) # ((\CPU|de_reg|ealuc [0] & \CPU|exe_stage|muxa|y[11]~29_combout )))) # (!\CPU|exe_stage|muxb|y[11]~16_combout  & (\CPU|de_reg|ealuc [2] & 
// ((\CPU|exe_stage|muxa|y[11]~29_combout ) # (!\CPU|de_reg|ealuc [0]))))

	.dataa(\CPU|exe_stage|muxb|y[11]~16_combout ),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|muxa|y[11]~29_combout ),
	.datad(\CPU|de_reg|ealuc [2]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[11]~275_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[11]~275 .lut_mask = 16'hFB80;
defparam \CPU|exe_stage|judge_ealu|y[11]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[11]~276 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[11]~276_combout  = (\CPU|exe_stage|judge_ealu|y[11]~275_combout  & ((\CPU|de_reg|ealuc [0]) # ((\CPU|exe_stage|pipe_alu|Add1~22_combout )))) # (!\CPU|exe_stage|judge_ealu|y[11]~275_combout  & (!\CPU|de_reg|ealuc [0] & 
// ((\CPU|exe_stage|pipe_alu|Add0~22_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[11]~275_combout ),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|pipe_alu|Add1~22_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[11]~276_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[11]~276 .lut_mask = 16'hB9A8;
defparam \CPU|exe_stage|judge_ealu|y[11]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[11]~277 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[11]~277_combout  = (\CPU|de_reg|ejal~regout  & (((\CPU|exe_stage|ad4|y[11]~18_combout )))) # (!\CPU|de_reg|ejal~regout  & (!\CPU|de_reg|ealuc [1] & ((\CPU|exe_stage|judge_ealu|y[11]~276_combout ))))

	.dataa(\CPU|de_reg|ejal~regout ),
	.datab(\CPU|de_reg|ealuc [1]),
	.datac(\CPU|exe_stage|ad4|y[11]~18_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[11]~276_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[11]~277_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[11]~277 .lut_mask = 16'hB1A0;
defparam \CPU|exe_stage|judge_ealu|y[11]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~0_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[26][7]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[18][7]~regout )))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[18][7]~regout ),
	.datad(\CPU|id_stage|rf|register[26][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~0 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~1_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux24~0_combout  & ((\CPU|id_stage|rf|register[30][7]~regout ))) # (!\CPU|id_stage|data_a|Mux24~0_combout  & (\CPU|id_stage|rf|register[22][7]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux24~0_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][7]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|data_a|Mux24~0_combout ),
	.datad(\CPU|id_stage|rf|register[30][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~1 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_a|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~17_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[13][7]~regout ))) # (!\CPU|inst_reg|inst [21] & 
// (\CPU|id_stage|rf|register[12][7]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[12][7]~regout ),
	.datad(\CPU|id_stage|rf|register[13][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~17 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~18_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux24~17_combout  & (\CPU|id_stage|rf|register[15][7]~regout )) # (!\CPU|id_stage|data_a|Mux24~17_combout  & ((\CPU|id_stage|rf|register[14][7]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux24~17_combout ))))

	.dataa(\CPU|id_stage|rf|register[15][7]~regout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[14][7]~regout ),
	.datad(\CPU|id_stage|data_a|Mux24~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~18 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~4_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[10][4]~regout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|rf|register[8][4]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[8][4]~regout ),
	.datad(\CPU|id_stage|rf|register[10][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~4 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~5_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux27~4_combout  & (\CPU|id_stage|rf|register[11][4]~regout )) # (!\CPU|id_stage|data_a|Mux27~4_combout  & ((\CPU|id_stage|rf|register[9][4]~regout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux27~4_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[11][4]~regout ),
	.datac(\CPU|id_stage|rf|register[9][4]~regout ),
	.datad(\CPU|id_stage|data_a|Mux27~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~5 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~6_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|rf|register[5][4]~regout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[4][4]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[5][4]~regout ),
	.datad(\CPU|id_stage|rf|register[4][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~6 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~7_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux27~6_combout  & (\CPU|id_stage|rf|register[7][4]~regout )) # (!\CPU|id_stage|data_a|Mux27~6_combout  & ((\CPU|id_stage|rf|register[6][4]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux27~6_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[7][4]~regout ),
	.datac(\CPU|id_stage|rf|register[6][4]~regout ),
	.datad(\CPU|id_stage|data_a|Mux27~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~7 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~8_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout ) # ((\CPU|id_stage|rf|register[2][4]~regout )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (!\CPU|id_stage|data_a|Mux7~2_combout  & 
// (\CPU|id_stage|rf|register[1][4]~regout )))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[1][4]~regout ),
	.datad(\CPU|id_stage|rf|register[2][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~8 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~9_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux27~8_combout  & (\CPU|id_stage|rf|register[3][4]~regout )) # (!\CPU|id_stage|data_a|Mux27~8_combout  & ((\CPU|id_stage|data_a|Mux27~7_combout ))))) # 
// (!\CPU|id_stage|data_a|Mux7~2_combout  & (((\CPU|id_stage|data_a|Mux27~8_combout ))))

	.dataa(\CPU|id_stage|rf|register[3][4]~regout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|data_a|Mux27~8_combout ),
	.datad(\CPU|id_stage|data_a|Mux27~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~9 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_a|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[21][8]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[17][8]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[21][8]~regout ),
	.datad(\CPU|id_stage|rf|register[17][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~9_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[23][8]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[19][8]~regout )))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[19][8]~regout ),
	.datad(\CPU|id_stage|rf|register[23][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~9 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~10_combout  = (\CPU|id_stage|data_b|Mux23~9_combout  & (((\CPU|id_stage|rf|register[31][8]~regout )) # (!\CPU|inst_reg|inst [19]))) # (!\CPU|id_stage|data_b|Mux23~9_combout  & (\CPU|inst_reg|inst [19] & 
// (\CPU|id_stage|rf|register[27][8]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux23~9_combout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[27][8]~regout ),
	.datad(\CPU|id_stage|rf|register[31][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~10 .lut_mask = 16'hEA62;
defparam \CPU|id_stage|data_b|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~17_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[14][8]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[12][8]~regout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[12][8]~regout ),
	.datad(\CPU|id_stage|rf|register[14][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~17 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y13_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~17_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[13][9]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[12][9]~regout )))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[12][9]~regout ),
	.datad(\CPU|id_stage|rf|register[13][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~17 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~18_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux22~17_combout  & ((\CPU|id_stage|rf|register[15][9]~regout ))) # (!\CPU|id_stage|data_b|Mux22~17_combout  & (\CPU|id_stage|rf|register[14][9]~regout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux22~17_combout ))))

	.dataa(\CPU|id_stage|rf|register[14][9]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[15][9]~regout ),
	.datad(\CPU|id_stage|data_b|Mux22~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~18 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~9_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[23][14]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[19][14]~regout )))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[19][14]~regout ),
	.datad(\CPU|id_stage|rf|register[23][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~9 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~10_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux17~9_combout  & ((\CPU|id_stage|rf|register[31][14]~regout ))) # (!\CPU|id_stage|data_b|Mux17~9_combout  & (\CPU|id_stage|rf|register[27][14]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux17~9_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[27][14]~regout ),
	.datac(\CPU|id_stage|rf|register[31][14]~regout ),
	.datad(\CPU|id_stage|data_b|Mux17~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~10 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~7_combout  = (\CPU|inst_reg|inst [19] & (((\CPU|inst_reg|inst [18])))) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[23][13]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[19][13]~regout ))))

	.dataa(\CPU|id_stage|rf|register[19][13]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|inst_reg|inst [18]),
	.datad(\CPU|id_stage|rf|register[23][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~7 .lut_mask = 16'hF2C2;
defparam \CPU|id_stage|data_b|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~8_combout  = (\CPU|id_stage|data_b|Mux18~7_combout  & (((\CPU|id_stage|rf|register[31][13]~regout )) # (!\CPU|inst_reg|inst [19]))) # (!\CPU|id_stage|data_b|Mux18~7_combout  & (\CPU|inst_reg|inst [19] & 
// (\CPU|id_stage|rf|register[27][13]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux18~7_combout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[27][13]~regout ),
	.datad(\CPU|id_stage|rf|register[31][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~8 .lut_mask = 16'hEA62;
defparam \CPU|id_stage|data_b|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~17_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[13][13]~regout )) # (!\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|rf|register[12][13]~regout )))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[13][13]~regout ),
	.datad(\CPU|id_stage|rf|register[12][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~17 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~0_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[26][11]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[18][11]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[26][11]~regout ),
	.datad(\CPU|id_stage|rf|register[18][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~1_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux20~0_combout  & (\CPU|id_stage|rf|register[30][11]~regout )) # (!\CPU|id_stage|data_b|Mux20~0_combout  & ((\CPU|id_stage|rf|register[22][11]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|data_b|Mux20~0_combout ))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|data_b|Mux20~0_combout ),
	.datac(\CPU|id_stage|rf|register[30][11]~regout ),
	.datad(\CPU|id_stage|rf|register[22][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~1 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~17_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[13][11]~regout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|rf|register[12][11]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[12][11]~regout ),
	.datad(\CPU|id_stage|rf|register[13][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~17 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~18_combout  = (\CPU|id_stage|data_b|Mux20~17_combout  & ((\CPU|id_stage|rf|register[15][11]~regout ) # ((!\CPU|inst_reg|inst [17])))) # (!\CPU|id_stage|data_b|Mux20~17_combout  & (((\CPU|id_stage|rf|register[14][11]~regout  & 
// \CPU|inst_reg|inst [17]))))

	.dataa(\CPU|id_stage|rf|register[15][11]~regout ),
	.datab(\CPU|id_stage|data_b|Mux20~17_combout ),
	.datac(\CPU|id_stage|rf|register[14][11]~regout ),
	.datad(\CPU|inst_reg|inst [17]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~18 .lut_mask = 16'hB8CC;
defparam \CPU|id_stage|data_b|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~0_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[9][22]~regout )) # (!\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|rf|register[8][22]~regout )))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[9][22]~regout ),
	.datad(\CPU|id_stage|rf|register[8][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~17_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[14][22]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[12][22]~regout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[12][22]~regout ),
	.datad(\CPU|id_stage|rf|register[14][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~17 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~18_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux9~17_combout  & ((\CPU|id_stage|rf|register[15][22]~regout ))) # (!\CPU|id_stage|data_b|Mux9~17_combout  & (\CPU|id_stage|rf|register[13][22]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|data_b|Mux9~17_combout ))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux9~17_combout ),
	.datac(\CPU|id_stage|rf|register[13][22]~regout ),
	.datad(\CPU|id_stage|rf|register[15][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~18 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_b|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~7_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[23][21]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[19][21]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[19][21]~regout ),
	.datad(\CPU|id_stage|rf|register[23][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~7 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~10_combout  = (\CPU|inst_reg|inst [16] & (((\CPU|inst_reg|inst [17])))) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[10][21]~regout )) # (!\CPU|inst_reg|inst [17] & 
// ((\CPU|id_stage|rf|register[8][21]~regout )))))

	.dataa(\CPU|id_stage|rf|register[10][21]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|inst_reg|inst [17]),
	.datad(\CPU|id_stage|rf|register[8][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~10 .lut_mask = 16'hE3E0;
defparam \CPU|id_stage|data_b|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux10~10_combout  & ((\CPU|id_stage|rf|register[11][21]~regout ))) # (!\CPU|id_stage|data_b|Mux10~10_combout  & (\CPU|id_stage|rf|register[9][21]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux10~10_combout ))))

	.dataa(\CPU|id_stage|rf|register[9][21]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux10~10_combout ),
	.datad(\CPU|id_stage|rf|register[11][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~11 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_b|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~12_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[5][21]~regout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|rf|register[4][21]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[4][21]~regout ),
	.datad(\CPU|id_stage|rf|register[5][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~12 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~13_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux10~12_combout  & (\CPU|id_stage|rf|register[7][21]~regout )) # (!\CPU|id_stage|data_b|Mux10~12_combout  & ((\CPU|id_stage|rf|register[6][21]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux10~12_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[7][21]~regout ),
	.datac(\CPU|id_stage|rf|register[6][21]~regout ),
	.datad(\CPU|id_stage|data_b|Mux10~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~13 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~14_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|data_b|Mux6~4_combout )) # (!\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|rf|register[2][21]~regout ))) # 
// (!\CPU|id_stage|data_b|Mux6~4_combout  & (\CPU|id_stage|rf|register[1][21]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[1][21]~regout ),
	.datad(\CPU|id_stage|rf|register[2][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~15_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux10~14_combout  & ((\CPU|id_stage|rf|register[3][21]~regout ))) # (!\CPU|id_stage|data_b|Mux10~14_combout  & (\CPU|id_stage|data_b|Mux10~13_combout 
// )))) # (!\CPU|id_stage|data_b|Mux6~5_combout  & (((\CPU|id_stage|data_b|Mux10~14_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux10~13_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|data_b|Mux10~14_combout ),
	.datad(\CPU|id_stage|rf|register[3][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~15 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_b|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~16_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & (\CPU|id_stage|data_b|Mux6~2_combout )) # (!\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux10~11_combout ))) # 
// (!\CPU|id_stage|data_b|Mux6~2_combout  & (\CPU|id_stage|data_b|Mux10~15_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux10~15_combout ),
	.datad(\CPU|id_stage|data_b|Mux10~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~16 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~7_combout  = (\CPU|inst_reg|inst [18] & (((\CPU|id_stage|rf|register[23][19]~regout ) # (\CPU|inst_reg|inst [19])))) # (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[19][19]~regout  & ((!\CPU|inst_reg|inst [19]))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[19][19]~regout ),
	.datac(\CPU|id_stage|rf|register[23][19]~regout ),
	.datad(\CPU|inst_reg|inst [19]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~7 .lut_mask = 16'hAAE4;
defparam \CPU|id_stage|data_b|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~8_combout  = (\CPU|id_stage|data_b|Mux12~7_combout  & (((\CPU|id_stage|rf|register[31][19]~regout )) # (!\CPU|inst_reg|inst [19]))) # (!\CPU|id_stage|data_b|Mux12~7_combout  & (\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[27][19]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux12~7_combout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[31][19]~regout ),
	.datad(\CPU|id_stage|rf|register[27][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~8 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~10_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[10][19]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[8][19]~regout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[8][19]~regout ),
	.datad(\CPU|id_stage|rf|register[10][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~10 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~14_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux6~5_combout ) # ((\CPU|id_stage|rf|register[2][19]~regout )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (!\CPU|id_stage|data_b|Mux6~5_combout  & 
// (\CPU|id_stage|rf|register[1][19]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|rf|register[1][19]~regout ),
	.datad(\CPU|id_stage|rf|register[2][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~14 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~17_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[13][19]~regout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|rf|register[12][19]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[12][19]~regout ),
	.datad(\CPU|id_stage|rf|register[13][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~17 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~18_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux12~17_combout  & ((\CPU|id_stage|rf|register[15][19]~regout ))) # (!\CPU|id_stage|data_b|Mux12~17_combout  & (\CPU|id_stage|rf|register[14][19]~regout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux12~17_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[14][19]~regout ),
	.datac(\CPU|id_stage|data_b|Mux12~17_combout ),
	.datad(\CPU|id_stage|rf|register[15][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~18 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_b|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~0_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[9][18]~regout )) # (!\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|rf|register[8][18]~regout )))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[9][18]~regout ),
	.datad(\CPU|id_stage|rf|register[8][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~1_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux13~0_combout  & (\CPU|id_stage|rf|register[11][18]~regout )) # (!\CPU|id_stage|data_b|Mux13~0_combout  & ((\CPU|id_stage|rf|register[10][18]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux13~0_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[11][18]~regout ),
	.datac(\CPU|id_stage|rf|register[10][18]~regout ),
	.datad(\CPU|id_stage|data_b|Mux13~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~1 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~2_combout  = (\CPU|inst_reg|inst [19] & (((\CPU|inst_reg|inst [18])))) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[21][18]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[17][18]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[17][18]~regout ),
	.datac(\CPU|id_stage|rf|register[21][18]~regout ),
	.datad(\CPU|inst_reg|inst [18]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~2 .lut_mask = 16'hFA44;
defparam \CPU|id_stage|data_b|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux13~2_combout  & ((\CPU|id_stage|rf|register[29][18]~regout ))) # (!\CPU|id_stage|data_b|Mux13~2_combout  & (\CPU|id_stage|rf|register[25][18]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux13~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[25][18]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[29][18]~regout ),
	.datad(\CPU|id_stage|data_b|Mux13~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~3 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~9_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[23][16]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[19][16]~regout )))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[19][16]~regout ),
	.datad(\CPU|id_stage|rf|register[23][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~9 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~10_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux15~9_combout  & (\CPU|id_stage|rf|register[31][16]~regout )) # (!\CPU|id_stage|data_b|Mux15~9_combout  & ((\CPU|id_stage|rf|register[27][16]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux15~9_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[31][16]~regout ),
	.datac(\CPU|id_stage|rf|register[27][16]~regout ),
	.datad(\CPU|id_stage|data_b|Mux15~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~10 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~0_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[26][15]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[18][15]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[26][15]~regout ),
	.datad(\CPU|id_stage|rf|register[18][15]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~1_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux16~0_combout  & ((\CPU|id_stage|rf|register[30][15]~regout ))) # (!\CPU|id_stage|data_b|Mux16~0_combout  & (\CPU|id_stage|rf|register[22][15]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux16~0_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][15]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[30][15]~regout ),
	.datad(\CPU|id_stage|data_b|Mux16~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~1 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~14_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux6~5_combout ) # ((\CPU|id_stage|rf|register[2][15]~regout )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (!\CPU|id_stage|data_b|Mux6~5_combout  & 
// ((\CPU|id_stage|rf|register[1][15]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|rf|register[2][15]~regout ),
	.datad(\CPU|id_stage|rf|register[1][15]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~14 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N17
cycloneii_lcell_ff \CPU|inst_reg|dpc4[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[7]~0_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [7]));

// Location: LCFF_X33_Y19_N31
cycloneii_lcell_ff \CPU|inst_reg|dpc4[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[5]~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [5]));

// Location: LCCOMB_X34_Y23_N18
cycloneii_lcell_comb \CPU|id_stage|cu|wmem~0 (
// Equation(s):
// \CPU|id_stage|cu|wmem~0_combout  = (\CPU|inst_reg|inst [26] & (\CPU|id_stage|cu|m2reg~0_combout  & (\CPU|inst_reg|inst [29] & \CPU|inst_reg|inst [27])))

	.dataa(\CPU|inst_reg|inst [26]),
	.datab(\CPU|id_stage|cu|m2reg~0_combout ),
	.datac(\CPU|inst_reg|inst [29]),
	.datad(\CPU|inst_reg|inst [27]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|wmem~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|wmem~0 .lut_mask = 16'h8000;
defparam \CPU|id_stage|cu|wmem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~0 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~0_combout  = (\CPU|id_stage|data_a|Mux31~combout  & (\CPU|id_stage|data_b|Mux31~combout  & (\CPU|id_stage|data_a|Mux30~combout  $ (!\CPU|id_stage|data_b|Mux30~combout )))) # (!\CPU|id_stage|data_a|Mux31~combout  & 
// (!\CPU|id_stage|data_b|Mux31~combout  & (\CPU|id_stage|data_a|Mux30~combout  $ (!\CPU|id_stage|data_b|Mux30~combout ))))

	.dataa(\CPU|id_stage|data_a|Mux31~combout ),
	.datab(\CPU|id_stage|data_a|Mux30~combout ),
	.datac(\CPU|id_stage|data_b|Mux30~combout ),
	.datad(\CPU|id_stage|data_b|Mux31~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~0 .lut_mask = 16'h8241;
defparam \CPU|id_stage|a_equ_b|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~5 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~5_combout  = (\CPU|id_stage|data_a|Mux23~combout  & (\CPU|id_stage|data_b|Mux23~combout  & (\CPU|id_stage|data_b|Mux22~combout  $ (!\CPU|id_stage|data_a|Mux22~combout )))) # (!\CPU|id_stage|data_a|Mux23~combout  & 
// (!\CPU|id_stage|data_b|Mux23~combout  & (\CPU|id_stage|data_b|Mux22~combout  $ (!\CPU|id_stage|data_a|Mux22~combout ))))

	.dataa(\CPU|id_stage|data_a|Mux23~combout ),
	.datab(\CPU|id_stage|data_b|Mux23~combout ),
	.datac(\CPU|id_stage|data_b|Mux22~combout ),
	.datad(\CPU|id_stage|data_a|Mux22~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~5 .lut_mask = 16'h9009;
defparam \CPU|id_stage|a_equ_b|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~13 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~13_combout  = (\CPU|id_stage|data_b|Mux9~combout  & (\CPU|id_stage|data_a|Mux9~combout  & (\CPU|id_stage|data_a|Mux8~combout  $ (!\CPU|id_stage|data_b|Mux8~combout )))) # (!\CPU|id_stage|data_b|Mux9~combout  & 
// (!\CPU|id_stage|data_a|Mux9~combout  & (\CPU|id_stage|data_a|Mux8~combout  $ (!\CPU|id_stage|data_b|Mux8~combout ))))

	.dataa(\CPU|id_stage|data_b|Mux9~combout ),
	.datab(\CPU|id_stage|data_a|Mux8~combout ),
	.datac(\CPU|id_stage|data_a|Mux9~combout ),
	.datad(\CPU|id_stage|data_b|Mux8~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~13 .lut_mask = 16'h8421;
defparam \CPU|id_stage|a_equ_b|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~15 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~15_combout  = (\CPU|id_stage|data_a|Mux7~combout  & (\CPU|id_stage|data_b|Mux7~combout  & (\CPU|id_stage|data_a|Mux6~combout  $ (!\CPU|id_stage|data_b|Mux6~combout )))) # (!\CPU|id_stage|data_a|Mux7~combout  & 
// (!\CPU|id_stage|data_b|Mux7~combout  & (\CPU|id_stage|data_a|Mux6~combout  $ (!\CPU|id_stage|data_b|Mux6~combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~combout ),
	.datab(\CPU|id_stage|data_a|Mux6~combout ),
	.datac(\CPU|id_stage|data_b|Mux6~combout ),
	.datad(\CPU|id_stage|data_b|Mux7~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~15 .lut_mask = 16'h8241;
defparam \CPU|id_stage|a_equ_b|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~19 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~19_combout  = (\CPU|id_stage|data_b|Mux1~combout  & (\CPU|id_stage|data_a|Mux1~combout  & (\CPU|id_stage|data_b|Mux0~combout  $ (!\CPU|id_stage|data_a|Mux0~combout )))) # (!\CPU|id_stage|data_b|Mux1~combout  & 
// (!\CPU|id_stage|data_a|Mux1~combout  & (\CPU|id_stage|data_b|Mux0~combout  $ (!\CPU|id_stage|data_a|Mux0~combout ))))

	.dataa(\CPU|id_stage|data_b|Mux1~combout ),
	.datab(\CPU|id_stage|data_b|Mux0~combout ),
	.datac(\CPU|id_stage|data_a|Mux1~combout ),
	.datad(\CPU|id_stage|data_a|Mux0~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~19 .lut_mask = 16'h8421;
defparam \CPU|id_stage|a_equ_b|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneii_lcell_comb \CPU|id_stage|cu|regrt~0 (
// Equation(s):
// \CPU|id_stage|cu|regrt~0_combout  = (\CPU|id_stage|cu|comb~0_combout  & ((\CPU|inst_reg|inst [27]) # (\CPU|inst_reg|inst [26])))

	.dataa(\CPU|inst_reg|inst [27]),
	.datab(\CPU|id_stage|cu|comb~0_combout ),
	.datac(\CPU|inst_reg|inst [26]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|regrt~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|regrt~0 .lut_mask = 16'hC8C8;
defparam \CPU|id_stage|cu|regrt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneii_lcell_comb \CPU|mem_stage|mem_we (
// Equation(s):
// \CPU|mem_stage|mem_we~combout  = (!\CPU|em_reg|malu [7] & \CPU|em_reg|mwmem~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|em_reg|malu [7]),
	.datad(\CPU|em_reg|mwmem~regout ),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_we~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_we .lut_mask = 16'h0F00;
defparam \CPU|mem_stage|mem_we .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneii_lcell_comb \CPU|id_stage|cu|wreg~0 (
// Equation(s):
// \CPU|id_stage|cu|wreg~0_combout  = (\CPU|id_stage|cu|jal~combout ) # ((\CPU|id_stage|cu|i_lw~0_combout ) # ((\CPU|id_stage|cu|comb~0_combout ) # (\CPU|id_stage|cu|i_ori~0_combout )))

	.dataa(\CPU|id_stage|cu|jal~combout ),
	.datab(\CPU|id_stage|cu|i_lw~0_combout ),
	.datac(\CPU|id_stage|cu|comb~0_combout ),
	.datad(\CPU|id_stage|cu|i_ori~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|wreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|wreg~0 .lut_mask = 16'hFFFE;
defparam \CPU|id_stage|cu|wreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N7
cycloneii_lcell_ff \CPU|mw_reg|walu[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [2]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [2]));

// Location: LCFF_X33_Y16_N11
cycloneii_lcell_ff \CPU|mw_reg|walu[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [3]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [3]));

// Location: LCFF_X34_Y14_N3
cycloneii_lcell_ff \CPU|mw_reg|wmo[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|mw_reg|wmo[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [0]));

// Location: LCFF_X33_Y19_N17
cycloneii_lcell_ff \CPU|inst_reg|dpc4[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|prog_cnt|test|q [1]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [1]));

// Location: LCFF_X38_Y19_N15
cycloneii_lcell_ff \CPU|mw_reg|wmo[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|mem_stage|mem_io_mux|y[6]~5_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [6]));

// Location: LCFF_X33_Y19_N3
cycloneii_lcell_ff \CPU|inst_reg|dpc4[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[31]~6_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [31]));

// Location: LCFF_X32_Y19_N5
cycloneii_lcell_ff \CPU|inst_reg|dpc4[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[22]~15_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [22]));

// Location: LCFF_X34_Y18_N31
cycloneii_lcell_ff \CPU|inst_reg|dpc4[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[21]~16_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [21]));

// Location: LCFF_X33_Y18_N27
cycloneii_lcell_ff \CPU|inst_reg|dpc4[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[18]~19_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [18]));

// Location: LCFF_X33_Y19_N9
cycloneii_lcell_ff \CPU|inst_reg|dpc4[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[10]~27_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [10]));

// Location: LCFF_X36_Y20_N9
cycloneii_lcell_ff \CPU|mw_reg|wmo[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|mw_reg|wmo[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [27]));

// Location: LCFF_X34_Y17_N15
cycloneii_lcell_ff \CPU|mw_reg|wmo[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[25]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [25]));

// Location: LCFF_X36_Y19_N17
cycloneii_lcell_ff \CPU|mw_reg|walu[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [19]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [19]));

// Location: LCFF_X36_Y22_N3
cycloneii_lcell_ff \CPU|mw_reg|walu[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [8]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [8]));

// Location: LCFF_X35_Y20_N31
cycloneii_lcell_ff \CPU|mw_reg|wmo[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[14]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [14]));

// Location: LCFF_X35_Y21_N27
cycloneii_lcell_ff \CPU|mw_reg|walu[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [13]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [13]));

// Location: LCFF_X34_Y20_N3
cycloneii_lcell_ff \CPU|mw_reg|wmo[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|mem_stage|mem_io_mux|y[12]~27_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [12]));

// Location: LCFF_X37_Y22_N25
cycloneii_lcell_ff \CPU|mw_reg|walu[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|mw_reg|walu[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [9]));

// Location: LCFF_X35_Y19_N9
cycloneii_lcell_ff \CPU|prog_cnt|test|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux30~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|prog_cnt|test|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [1]));

// Location: LCFF_X34_Y16_N5
cycloneii_lcell_ff \CPU|prog_cnt|test|q[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux0~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [31]));

// Location: LCFF_X35_Y23_N7
cycloneii_lcell_ff \CPU|prog_cnt|test|q[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [29]));

// Location: LCFF_X32_Y19_N7
cycloneii_lcell_ff \CPU|prog_cnt|test|q[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux3~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [28]));

// Location: LCFF_X32_Y19_N21
cycloneii_lcell_ff \CPU|prog_cnt|test|q[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux5~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [26]));

// Location: LCFF_X34_Y18_N3
cycloneii_lcell_ff \CPU|prog_cnt|test|q[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux8~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [23]));

// Location: LCFF_X34_Y18_N9
cycloneii_lcell_ff \CPU|prog_cnt|test|q[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux10~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [21]));

// Location: LCFF_X33_Y18_N7
cycloneii_lcell_ff \CPU|prog_cnt|test|q[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux13~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [18]));

// Location: LCFF_X34_Y21_N19
cycloneii_lcell_ff \CPU|prog_cnt|test|q[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux14~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [17]));

// Location: LCFF_X37_Y19_N17
cycloneii_lcell_ff \CPU|prog_cnt|test|q[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux18~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [13]));

// Location: LCFF_X33_Y21_N9
cycloneii_lcell_ff \CPU|prog_cnt|test|q[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux19~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [12]));

// Location: LCFF_X33_Y15_N23
cycloneii_lcell_ff \CPU|prog_cnt|test|q[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux20~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [11]));

// Location: LCFF_X35_Y22_N23
cycloneii_lcell_ff \CPU|prog_cnt|test|q[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux21~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [10]));

// Location: LCCOMB_X31_Y19_N20
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux31~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux31~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|id_stage|cu|i_jr~combout  & (\CPU|id_stage|data_a|Mux31~combout )) # (!\CPU|id_stage|cu|i_jr~combout  & ((\CPU|inst_reg|dpc4 [0])))))

	.dataa(\CPU|id_stage|cu|i_jr~combout ),
	.datab(\CPU|id_stage|data_a|Mux31~combout ),
	.datac(\CPU|inst_reg|dpc4 [0]),
	.datad(\CPU|prog_cnt|test|q[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux31~0 .lut_mask = 16'hD800;
defparam \CPU|if_stage|nextpc|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N16
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux30~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux30~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|id_stage|cu|i_jr~combout  & (\CPU|id_stage|data_a|Mux30~combout )) # (!\CPU|id_stage|cu|i_jr~combout  & ((\CPU|inst_reg|dpc4 [1])))))

	.dataa(\CPU|id_stage|data_a|Mux30~combout ),
	.datab(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datac(\CPU|inst_reg|dpc4 [1]),
	.datad(\CPU|id_stage|cu|i_jr~combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux30~0 .lut_mask = 16'h88C0;
defparam \CPU|if_stage|nextpc|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux30~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux30~1_combout  = (\CPU|if_stage|nextpc|Mux30~0_combout ) # ((\CPU|id_stage|cu|i_jr~combout  & (\CPU|id_stage|cu|pcsource[0]~1_combout  & \CPU|id_stage|data_a|Mux30~combout )))

	.dataa(\CPU|if_stage|nextpc|Mux30~0_combout ),
	.datab(\CPU|id_stage|cu|i_jr~combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux30~combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux30~1 .lut_mask = 16'hEAAA;
defparam \CPU|if_stage|nextpc|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux0~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux0~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|id_stage|bpc[31]~58_combout ) # (\CPU|id_stage|cu|pcsource[0]~1_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (!\CPU|inst_reg|dpc4 [31] & 
// ((!\CPU|id_stage|cu|pcsource[0]~1_combout ))))

	.dataa(\CPU|inst_reg|dpc4 [31]),
	.datab(\CPU|id_stage|bpc[31]~58_combout ),
	.datac(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datad(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux0~0 .lut_mask = 16'hF0C5;
defparam \CPU|if_stage|nextpc|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux0~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux0~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux0~0_combout  & ((!\CPU|if_stage|p4|y[31]~58_combout ))) # (!\CPU|if_stage|nextpc|Mux0~0_combout  & (!\CPU|id_stage|data_a|Mux0~combout )))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux0~0_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux0~combout ),
	.datab(\CPU|if_stage|p4|y[31]~58_combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux0~1 .lut_mask = 16'h305F;
defparam \CPU|if_stage|nextpc|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux2~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux2~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|id_stage|cu|pcsource[0]~1_combout ) # (\CPU|id_stage|bpc[29]~54_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (!\CPU|inst_reg|dpc4 [29] & 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout )))

	.dataa(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datab(\CPU|inst_reg|dpc4 [29]),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|id_stage|bpc[29]~54_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux2~0 .lut_mask = 16'hABA1;
defparam \CPU|if_stage|nextpc|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux2~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux2~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux2~0_combout  & ((!\CPU|if_stage|p4|y[29]~54_combout ))) # (!\CPU|if_stage|nextpc|Mux2~0_combout  & (!\CPU|id_stage|data_a|Mux2~combout )))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux2~0_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux2~combout ),
	.datab(\CPU|if_stage|p4|y[29]~54_combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux2~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux2~1 .lut_mask = 16'h305F;
defparam \CPU|if_stage|nextpc|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux3~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux3~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|id_stage|bpc[28]~52_combout  & !\CPU|if_stage|nextpc|Mux25~0_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|if_stage|nextpc|Mux25~0_combout )) # 
// (!\CPU|inst_reg|dpc4 [28])))

	.dataa(\CPU|inst_reg|dpc4 [28]),
	.datab(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datac(\CPU|id_stage|bpc[28]~52_combout ),
	.datad(\CPU|if_stage|nextpc|Mux25~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux3~0 .lut_mask = 16'h33D1;
defparam \CPU|if_stage|nextpc|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux3~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux3~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux3~0_combout  & (!\CPU|id_stage|data_a|Mux3~combout )) # (!\CPU|if_stage|nextpc|Mux3~0_combout  & ((!\CPU|if_stage|p4|y[28]~52_combout ))))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux3~0_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux3~combout ),
	.datab(\CPU|if_stage|p4|y[28]~52_combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux3~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux3~1 .lut_mask = 16'h503F;
defparam \CPU|if_stage|nextpc|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux5~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux5~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|id_stage|bpc[26]~48_combout  & !\CPU|if_stage|nextpc|Mux25~0_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|inst_reg|inst [24]) # 
// ((\CPU|if_stage|nextpc|Mux25~0_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datac(\CPU|id_stage|bpc[26]~48_combout ),
	.datad(\CPU|if_stage|nextpc|Mux25~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux5~0 .lut_mask = 16'h33E2;
defparam \CPU|if_stage|nextpc|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux5~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux5~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux5~0_combout  & (!\CPU|id_stage|data_a|Mux5~combout )) # (!\CPU|if_stage|nextpc|Mux5~0_combout  & ((!\CPU|if_stage|p4|y[26]~48_combout ))))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux5~0_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux5~combout ),
	.datab(\CPU|if_stage|p4|y[26]~48_combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux5~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux5~1 .lut_mask = 16'h503F;
defparam \CPU|if_stage|nextpc|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux8~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux8~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|id_stage|bpc[23]~42_combout ) # ((\CPU|id_stage|cu|pcsource[0]~1_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (((!\CPU|id_stage|cu|pcsource[0]~1_combout  & 
// \CPU|inst_reg|inst [21]))))

	.dataa(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datab(\CPU|id_stage|bpc[23]~42_combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|inst_reg|inst [21]),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux8~0 .lut_mask = 16'hADA8;
defparam \CPU|if_stage|nextpc|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux8~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux8~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux8~0_combout  & (!\CPU|if_stage|p4|y[23]~42_combout )) # (!\CPU|if_stage|nextpc|Mux8~0_combout  & ((!\CPU|id_stage|data_a|Mux8~combout ))))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux8~0_combout ))))

	.dataa(\CPU|if_stage|p4|y[23]~42_combout ),
	.datab(\CPU|id_stage|data_a|Mux8~combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux8~1 .lut_mask = 16'h503F;
defparam \CPU|if_stage|nextpc|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux10~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux10~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|id_stage|cu|pcsource[0]~1_combout ) # (\CPU|id_stage|bpc[21]~38_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (\CPU|inst_reg|inst [19] & 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout )))

	.dataa(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|id_stage|bpc[21]~38_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux10~0 .lut_mask = 16'hAEA4;
defparam \CPU|if_stage|nextpc|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux10~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux10~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux10~0_combout  & ((!\CPU|if_stage|p4|y[21]~38_combout ))) # (!\CPU|if_stage|nextpc|Mux10~0_combout  & (!\CPU|id_stage|data_a|Mux10~combout )))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux10~0_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux10~combout ),
	.datab(\CPU|if_stage|p4|y[21]~38_combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux10~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux10~1 .lut_mask = 16'h305F;
defparam \CPU|if_stage|nextpc|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N22
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux13~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux13~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (\CPU|id_stage|bpc[18]~32_combout  & (!\CPU|if_stage|nextpc|Mux25~0_combout ))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|if_stage|nextpc|Mux25~0_combout ) # 
// (\CPU|inst_reg|inst [16]))))

	.dataa(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datab(\CPU|id_stage|bpc[18]~32_combout ),
	.datac(\CPU|if_stage|nextpc|Mux25~0_combout ),
	.datad(\CPU|inst_reg|inst [16]),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux13~0 .lut_mask = 16'h5D58;
defparam \CPU|if_stage|nextpc|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N6
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux13~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux13~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux13~0_combout  & ((!\CPU|id_stage|data_a|Mux13~combout ))) # (!\CPU|if_stage|nextpc|Mux13~0_combout  & (!\CPU|if_stage|p4|y[18]~32_combout )))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux13~0_combout ))))

	.dataa(\CPU|if_stage|p4|y[18]~32_combout ),
	.datab(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux13~combout ),
	.datad(\CPU|if_stage|nextpc|Mux13~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux13~1 .lut_mask = 16'h0C77;
defparam \CPU|if_stage|nextpc|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux14~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux14~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|id_stage|bpc[17]~30_combout ) # ((\CPU|id_stage|cu|pcsource[0]~1_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|inst_reg|inst [15] & 
// !\CPU|id_stage|cu|pcsource[0]~1_combout ))))

	.dataa(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datab(\CPU|id_stage|bpc[17]~30_combout ),
	.datac(\CPU|inst_reg|inst [15]),
	.datad(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux14~0 .lut_mask = 16'hAAD8;
defparam \CPU|if_stage|nextpc|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux14~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux14~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux14~0_combout  & ((!\CPU|if_stage|p4|y[17]~30_combout ))) # (!\CPU|if_stage|nextpc|Mux14~0_combout  & (!\CPU|id_stage|data_a|Mux14~combout )))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux14~0_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux14~combout ),
	.datab(\CPU|if_stage|p4|y[17]~30_combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux14~1 .lut_mask = 16'h305F;
defparam \CPU|if_stage|nextpc|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux18~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux18~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|id_stage|bpc[13]~22_combout ) # ((\CPU|id_stage|cu|pcsource[0]~1_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (((!\CPU|id_stage|cu|pcsource[0]~1_combout  & 
// \CPU|inst_reg|inst [11]))))

	.dataa(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datab(\CPU|id_stage|bpc[13]~22_combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|inst_reg|inst [11]),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux18~0 .lut_mask = 16'hADA8;
defparam \CPU|if_stage|nextpc|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux18~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux18~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux18~0_combout  & ((!\CPU|if_stage|p4|y[13]~22_combout ))) # (!\CPU|if_stage|nextpc|Mux18~0_combout  & (!\CPU|id_stage|data_a|Mux18~combout )))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux18~0_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux18~combout ),
	.datab(\CPU|if_stage|p4|y[13]~22_combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux18~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux18~1 .lut_mask = 16'h305F;
defparam \CPU|if_stage|nextpc|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N26
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux19~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux19~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (\CPU|id_stage|bpc[12]~20_combout  & (!\CPU|if_stage|nextpc|Mux25~0_combout ))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|if_stage|nextpc|Mux25~0_combout ) # 
// (\CPU|inst_reg|inst [10]))))

	.dataa(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datab(\CPU|id_stage|bpc[12]~20_combout ),
	.datac(\CPU|if_stage|nextpc|Mux25~0_combout ),
	.datad(\CPU|inst_reg|inst [10]),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux19~0 .lut_mask = 16'h5D58;
defparam \CPU|if_stage|nextpc|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N8
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux19~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux19~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux19~0_combout  & (!\CPU|id_stage|data_a|Mux19~combout )) # (!\CPU|if_stage|nextpc|Mux19~0_combout  & ((!\CPU|if_stage|p4|y[12]~20_combout ))))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux19~0_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux19~combout ),
	.datab(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datac(\CPU|if_stage|p4|y[12]~20_combout ),
	.datad(\CPU|if_stage|nextpc|Mux19~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux19~1 .lut_mask = 16'h443F;
defparam \CPU|if_stage|nextpc|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N12
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux20~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux20~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|id_stage|bpc[11]~18_combout ) # ((\CPU|id_stage|cu|pcsource[0]~1_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|inst_reg|inst [9] & 
// !\CPU|id_stage|cu|pcsource[0]~1_combout ))))

	.dataa(\CPU|id_stage|bpc[11]~18_combout ),
	.datab(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datac(\CPU|inst_reg|inst [9]),
	.datad(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux20~0 .lut_mask = 16'hCCB8;
defparam \CPU|if_stage|nextpc|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N22
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux20~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux20~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux20~0_combout  & (!\CPU|if_stage|p4|y[11]~18_combout )) # (!\CPU|if_stage|nextpc|Mux20~0_combout  & ((!\CPU|id_stage|data_a|Mux20~combout ))))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux20~0_combout ))))

	.dataa(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datab(\CPU|if_stage|p4|y[11]~18_combout ),
	.datac(\CPU|id_stage|data_a|Mux20~combout ),
	.datad(\CPU|if_stage|nextpc|Mux20~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux20~1 .lut_mask = 16'h225F;
defparam \CPU|if_stage|nextpc|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux21~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux21~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (\CPU|id_stage|bpc[10]~16_combout  & ((!\CPU|if_stage|nextpc|Mux25~0_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|inst_reg|inst [8]) # 
// (\CPU|if_stage|nextpc|Mux25~0_combout ))))

	.dataa(\CPU|id_stage|bpc[10]~16_combout ),
	.datab(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datac(\CPU|inst_reg|inst [8]),
	.datad(\CPU|if_stage|nextpc|Mux25~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux21~0 .lut_mask = 16'h33B8;
defparam \CPU|if_stage|nextpc|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux21~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux21~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux21~0_combout  & (!\CPU|id_stage|data_a|Mux21~combout )) # (!\CPU|if_stage|nextpc|Mux21~0_combout  & ((!\CPU|if_stage|p4|y[10]~16_combout ))))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux21~0_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux21~combout ),
	.datab(\CPU|if_stage|p4|y[10]~16_combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux21~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux21~1 .lut_mask = 16'h503F;
defparam \CPU|if_stage|nextpc|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~144 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~144_combout  = \CPU|exe_stage|muxa|y[23]~11_combout  $ (((\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [23])))))

	.dataa(\CPU|de_reg|eimm [31]),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|de_reg|eb [23]),
	.datad(\CPU|exe_stage|muxa|y[23]~11_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~144_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~144 .lut_mask = 16'h47B8;
defparam \CPU|exe_stage|pipe_alu|s~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~146 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~146_combout  = \CPU|exe_stage|muxa|y[25]~13_combout  $ (((\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [25]))))

	.dataa(\CPU|de_reg|eb [25]),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|exe_stage|muxa|y[25]~13_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~146_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~146 .lut_mask = 16'h1DE2;
defparam \CPU|exe_stage|pipe_alu|s~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~148 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~148_combout  = \CPU|exe_stage|muxa|y[27]~15_combout  $ (((\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [27])))))

	.dataa(\CPU|exe_stage|muxa|y[27]~15_combout ),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|eb [27]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~148_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~148 .lut_mask = 16'h596A;
defparam \CPU|exe_stage|pipe_alu|s~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~154 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~154_combout  = \CPU|exe_stage|muxa|y[21]~21_combout  $ (((\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [21])))))

	.dataa(\CPU|de_reg|eimm [31]),
	.datab(\CPU|exe_stage|muxa|y[21]~21_combout ),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|de_reg|eb [21]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~154_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~154 .lut_mask = 16'h636C;
defparam \CPU|exe_stage|pipe_alu|s~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~155 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~155_combout  = \CPU|exe_stage|muxa|y[17]~22_combout  $ (((\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [17]))))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(\CPU|de_reg|eb [17]),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|exe_stage|muxa|y[17]~22_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~155_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~155 .lut_mask = 16'h1BE4;
defparam \CPU|exe_stage|pipe_alu|s~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~157 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~157_combout  = (\CPU|exe_stage|muxb|y[28]~21_combout ) # ((!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [28]))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [28]),
	.datad(\CPU|exe_stage|muxb|y[28]~21_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~157_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~157 .lut_mask = 16'hFF50;
defparam \CPU|exe_stage|pipe_alu|s~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~159 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~159_combout  = (\CPU|exe_stage|muxb|y[27]~22_combout  & (\CPU|de_reg|ea [27] & !\CPU|de_reg|eshift~regout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxb|y[27]~22_combout ),
	.datac(\CPU|de_reg|ea [27]),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~159_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~159 .lut_mask = 16'h00C0;
defparam \CPU|exe_stage|pipe_alu|s~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux1~17 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux1~17_combout  = (\CPU|exe_stage|pipe_alu|Mux31~21_combout  & ((\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|exe_stage|pipe_alu|Mux1~6_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Mux1~6_combout ),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux31~21_combout ),
	.datad(\CPU|de_reg|eimm [31]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux1~17 .lut_mask = 16'hE020;
defparam \CPU|exe_stage|pipe_alu|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~160 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~160_combout  = (\CPU|exe_stage|muxb|y[29]~20_combout ) # ((\CPU|de_reg|ea [29] & !\CPU|de_reg|eshift~regout ))

	.dataa(vcc),
	.datab(\CPU|de_reg|ea [29]),
	.datac(\CPU|exe_stage|muxb|y[29]~20_combout ),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~160_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~160 .lut_mask = 16'hF0FC;
defparam \CPU|exe_stage|pipe_alu|s~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~165 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~165_combout  = (\CPU|exe_stage|muxb|y[25]~24_combout ) # ((!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [25]))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [25]),
	.datad(\CPU|exe_stage|muxb|y[25]~24_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~165_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~165 .lut_mask = 16'hFF50;
defparam \CPU|exe_stage|pipe_alu|s~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~167 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~167_combout  = (!\CPU|de_reg|eshift~regout  & (\CPU|exe_stage|muxb|y[23]~26_combout  & \CPU|de_reg|ea [23]))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[23]~26_combout ),
	.datad(\CPU|de_reg|ea [23]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~167_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~167 .lut_mask = 16'h5000;
defparam \CPU|exe_stage|pipe_alu|s~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~169 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~169_combout  = (!\CPU|de_reg|eshift~regout  & (\CPU|exe_stage|muxb|y[22]~27_combout  & \CPU|de_reg|ea [22]))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[22]~27_combout ),
	.datad(\CPU|de_reg|ea [22]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~169_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~169 .lut_mask = 16'h5000;
defparam \CPU|exe_stage|pipe_alu|s~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~171 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~171_combout  = (!\CPU|de_reg|eshift~regout  & (\CPU|de_reg|ea [21] & \CPU|exe_stage|muxb|y[21]~28_combout ))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(\CPU|de_reg|ea [21]),
	.datac(vcc),
	.datad(\CPU|exe_stage|muxb|y[21]~28_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~171_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~171 .lut_mask = 16'h4400;
defparam \CPU|exe_stage|pipe_alu|s~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~172 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~172_combout  = (\CPU|exe_stage|muxb|y[21]~28_combout ) # ((!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [21]))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(\CPU|de_reg|ea [21]),
	.datac(vcc),
	.datad(\CPU|exe_stage|muxb|y[21]~28_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~172_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~172 .lut_mask = 16'hFF44;
defparam \CPU|exe_stage|pipe_alu|s~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~173 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~173_combout  = (\CPU|exe_stage|muxb|y[19]~30_combout  & (\CPU|de_reg|ea [19] & !\CPU|de_reg|eshift~regout ))

	.dataa(\CPU|exe_stage|muxb|y[19]~30_combout ),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [19]),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~173_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~173 .lut_mask = 16'h00A0;
defparam \CPU|exe_stage|pipe_alu|s~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~176 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~176_combout  = (\CPU|exe_stage|muxb|y[18]~31_combout ) # ((!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [18]))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(\CPU|de_reg|ea [18]),
	.datac(\CPU|exe_stage|muxb|y[18]~31_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~176_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~176 .lut_mask = 16'hF4F4;
defparam \CPU|exe_stage|pipe_alu|s~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~177 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~177_combout  = (!\CPU|de_reg|eshift~regout  & (\CPU|exe_stage|muxb|y[20]~29_combout  & \CPU|de_reg|ea [20]))

	.dataa(vcc),
	.datab(\CPU|de_reg|eshift~regout ),
	.datac(\CPU|exe_stage|muxb|y[20]~29_combout ),
	.datad(\CPU|de_reg|ea [20]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~177_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~177 .lut_mask = 16'h3000;
defparam \CPU|exe_stage|pipe_alu|s~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~178 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~178_combout  = (\CPU|exe_stage|muxb|y[20]~29_combout ) # ((!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [20]))

	.dataa(vcc),
	.datab(\CPU|de_reg|eshift~regout ),
	.datac(\CPU|exe_stage|muxb|y[20]~29_combout ),
	.datad(\CPU|de_reg|ea [20]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~178_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~178 .lut_mask = 16'hF3F0;
defparam \CPU|exe_stage|pipe_alu|s~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~179 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~179_combout  = (\CPU|de_reg|ea [17] & (!\CPU|de_reg|eshift~regout  & \CPU|exe_stage|muxb|y[17]~32_combout ))

	.dataa(\CPU|de_reg|ea [17]),
	.datab(\CPU|de_reg|eshift~regout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|muxb|y[17]~32_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~179_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~179 .lut_mask = 16'h2200;
defparam \CPU|exe_stage|pipe_alu|s~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~97 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~97_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~87_combout ) # ((\CPU|de_reg|eimm [31] & \CPU|de_reg|ealuimm~regout ))

	.dataa(\CPU|de_reg|eimm [31]),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~87_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~97 .lut_mask = 16'hFFA0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~25 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~25_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [25] & (\CPU|id_stage|data_a|Mux27~9_combout )) # (!\CPU|inst_reg|inst [25] & ((\CPU|id_stage|data_a|Mux27~5_combout ))))) # (!\CPU|inst_reg|inst [24] & 
// (((\CPU|id_stage|data_a|Mux27~9_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [25]),
	.datac(\CPU|id_stage|data_a|Mux27~9_combout ),
	.datad(\CPU|id_stage|data_a|Mux27~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~25 .lut_mask = 16'hF2D0;
defparam \CPU|id_stage|data_a|Mux27~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneii_lcell_comb \CPU|de_reg|epc4[7]~0 (
// Equation(s):
// \CPU|de_reg|epc4[7]~0_combout  = !\CPU|inst_reg|dpc4 [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [7]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[7]~0 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneii_lcell_comb \CPU|de_reg|epc4[5]~2 (
// Equation(s):
// \CPU|de_reg|epc4[5]~2_combout  = !\CPU|inst_reg|dpc4 [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [5]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[5]~2 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneii_lcell_comb \CPU|de_reg|epc4[31]~6 (
// Equation(s):
// \CPU|de_reg|epc4[31]~6_combout  = !\CPU|inst_reg|dpc4 [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [31]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[31]~6 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N10
cycloneii_lcell_comb \CPU|de_reg|epc4[27]~10 (
// Equation(s):
// \CPU|de_reg|epc4[27]~10_combout  = !\CPU|inst_reg|dpc4 [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [27]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[27]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[27]~10 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[27]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneii_lcell_comb \CPU|de_reg|epc4[25]~12 (
// Equation(s):
// \CPU|de_reg|epc4[25]~12_combout  = !\CPU|inst_reg|dpc4 [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|inst_reg|dpc4 [25]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[25]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[25]~12 .lut_mask = 16'h0F0F;
defparam \CPU|de_reg|epc4[25]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneii_lcell_comb \CPU|de_reg|epc4[24]~13 (
// Equation(s):
// \CPU|de_reg|epc4[24]~13_combout  = !\CPU|inst_reg|dpc4 [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [24]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[24]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[24]~13 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[24]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneii_lcell_comb \CPU|de_reg|epc4[22]~15 (
// Equation(s):
// \CPU|de_reg|epc4[22]~15_combout  = !\CPU|inst_reg|dpc4 [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [22]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[22]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[22]~15 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[22]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneii_lcell_comb \CPU|de_reg|epc4[21]~16 (
// Equation(s):
// \CPU|de_reg|epc4[21]~16_combout  = !\CPU|inst_reg|dpc4 [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [21]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[21]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[21]~16 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[21]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N24
cycloneii_lcell_comb \CPU|de_reg|epc4[18]~19 (
// Equation(s):
// \CPU|de_reg|epc4[18]~19_combout  = !\CPU|inst_reg|dpc4 [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|inst_reg|dpc4 [18]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[18]~19 .lut_mask = 16'h0F0F;
defparam \CPU|de_reg|epc4[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N28
cycloneii_lcell_comb \CPU|de_reg|epc4[16]~21 (
// Equation(s):
// \CPU|de_reg|epc4[16]~21_combout  = !\CPU|inst_reg|dpc4 [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [16]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[16]~21 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N22
cycloneii_lcell_comb \CPU|de_reg|epc4[15]~22 (
// Equation(s):
// \CPU|de_reg|epc4[15]~22_combout  = !\CPU|inst_reg|dpc4 [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [15]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[15]~22 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N10
cycloneii_lcell_comb \CPU|de_reg|epc4[11]~26 (
// Equation(s):
// \CPU|de_reg|epc4[11]~26_combout  = !\CPU|inst_reg|dpc4 [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|inst_reg|dpc4 [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[11]~26 .lut_mask = 16'h0F0F;
defparam \CPU|de_reg|epc4[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N16
cycloneii_lcell_comb \CPU|de_reg|epc4[10]~27 (
// Equation(s):
// \CPU|de_reg|epc4[10]~27_combout  = !\CPU|inst_reg|dpc4 [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|inst_reg|dpc4 [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[10]~27 .lut_mask = 16'h0F0F;
defparam \CPU|de_reg|epc4[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneii_lcell_comb \CPU|inst_reg|dpc4[7]~0 (
// Equation(s):
// \CPU|inst_reg|dpc4[7]~0_combout  = !\CPU|if_stage|p4|y[7]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|if_stage|p4|y[7]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[7]~0 .lut_mask = 16'h0F0F;
defparam \CPU|inst_reg|dpc4[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N30
cycloneii_lcell_comb \CPU|inst_reg|dpc4[5]~2 (
// Equation(s):
// \CPU|inst_reg|dpc4[5]~2_combout  = !\CPU|if_stage|p4|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[5]~2 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N2
cycloneii_lcell_comb \CPU|inst_reg|dpc4[31]~6 (
// Equation(s):
// \CPU|inst_reg|dpc4[31]~6_combout  = !\CPU|if_stage|p4|y[31]~58_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[31]~58_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[31]~6 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneii_lcell_comb \CPU|inst_reg|dpc4[22]~15 (
// Equation(s):
// \CPU|inst_reg|dpc4[22]~15_combout  = !\CPU|if_stage|p4|y[22]~40_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[22]~40_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[22]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[22]~15 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[22]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneii_lcell_comb \CPU|inst_reg|dpc4[21]~16 (
// Equation(s):
// \CPU|inst_reg|dpc4[21]~16_combout  = !\CPU|if_stage|p4|y[21]~38_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|if_stage|p4|y[21]~38_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[21]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[21]~16 .lut_mask = 16'h0F0F;
defparam \CPU|inst_reg|dpc4[21]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N26
cycloneii_lcell_comb \CPU|inst_reg|dpc4[18]~19 (
// Equation(s):
// \CPU|inst_reg|dpc4[18]~19_combout  = !\CPU|if_stage|p4|y[18]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|if_stage|p4|y[18]~32_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[18]~19 .lut_mask = 16'h0F0F;
defparam \CPU|inst_reg|dpc4[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N8
cycloneii_lcell_comb \CPU|inst_reg|dpc4[10]~27 (
// Equation(s):
// \CPU|inst_reg|dpc4[10]~27_combout  = !\CPU|if_stage|p4|y[10]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[10]~16_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[10]~27 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N2
cycloneii_lcell_comb \CPU|mw_reg|wmo[0]~feeder (
// Equation(s):
// \CPU|mw_reg|wmo[0]~feeder_combout  = \CPU|mem_stage|mem_io_mux|y[0]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|mem_stage|mem_io_mux|y[0]~2_combout ),
	.cin(gnd),
	.combout(\CPU|mw_reg|wmo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mw_reg|wmo[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU|mw_reg|wmo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneii_lcell_comb \CPU|mw_reg|wmo[27]~feeder (
// Equation(s):
// \CPU|mw_reg|wmo[27]~feeder_combout  = \CPU|mem_stage|mem_io_mux|y[27]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|mem_stage|mem_io_mux|y[27]~9_combout ),
	.cin(gnd),
	.combout(\CPU|mw_reg|wmo[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mw_reg|wmo[27]~feeder .lut_mask = 16'hFF00;
defparam \CPU|mw_reg|wmo[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cycloneii_lcell_comb \CPU|mw_reg|walu[9]~feeder (
// Equation(s):
// \CPU|mw_reg|walu[9]~feeder_combout  = \CPU|em_reg|malu [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|em_reg|malu [9]),
	.cin(gnd),
	.combout(\CPU|mw_reg|walu[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mw_reg|walu[9]~feeder .lut_mask = 16'hFF00;
defparam \CPU|mw_reg|walu[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[15][0]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[15][0]~feeder_combout  = \CPU|wb_stage|y[0]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[0]~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[15][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[15][0]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[15][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[22][5]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[22][5]~feeder_combout  = \CPU|wb_stage|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[22][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[22][5]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[22][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[15][7]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[15][7]~feeder_combout  = \CPU|wb_stage|y[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[7]~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[15][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[15][7]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[15][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[6][31]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[6][31]~feeder_combout  = \CPU|wb_stage|y[31]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[31]~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[6][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[6][31]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[6][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N10
cycloneii_lcell_comb \CPU|id_stage|rf|register[1][31]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[1][31]~feeder_combout  = \CPU|wb_stage|y[31]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[31]~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[1][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[1][31]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[1][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N30
cycloneii_lcell_comb \CPU|id_stage|rf|register[3][31]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[3][31]~feeder_combout  = \CPU|wb_stage|y[31]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[31]~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[3][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[3][31]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[3][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[2][31]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[2][31]~feeder_combout  = \CPU|wb_stage|y[31]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[31]~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[2][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[2][31]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[2][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[7][31]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[7][31]~feeder_combout  = \CPU|wb_stage|y[31]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[31]~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[7][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[7][31]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[7][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y15_N6
cycloneii_lcell_comb \CPU|id_stage|rf|register[8][31]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[8][31]~feeder_combout  = \CPU|wb_stage|y[31]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[31]~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[8][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[8][31]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[8][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[9][31]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[9][31]~feeder_combout  = \CPU|wb_stage|y[31]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[31]~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[9][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[9][31]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[9][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[10][28]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[10][28]~feeder_combout  = \CPU|wb_stage|y[28]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[28]~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[10][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[10][28]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[10][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[7][28]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[7][28]~feeder_combout  = \CPU|wb_stage|y[28]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[28]~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[7][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[7][28]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[7][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[3][27]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[3][27]~feeder_combout  = \CPU|wb_stage|y[27]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[27]~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[3][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[3][27]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[3][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N10
cycloneii_lcell_comb \CPU|id_stage|rf|register[31][30]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[31][30]~feeder_combout  = \CPU|wb_stage|y[30]~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[30]~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[31][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[31][30]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[31][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[22][24]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[22][24]~feeder_combout  = \CPU|wb_stage|y[24]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[24]~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[22][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[22][24]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[22][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N6
cycloneii_lcell_comb \CPU|id_stage|rf|register[7][25]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[7][25]~feeder_combout  = \CPU|wb_stage|y[25]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[25]~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[7][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[7][25]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[7][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N6
cycloneii_lcell_comb \CPU|id_stage|rf|register[28][25]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[28][25]~feeder_combout  = \CPU|wb_stage|y[25]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[25]~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[28][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[28][25]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[28][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N30
cycloneii_lcell_comb \CPU|id_stage|rf|register[9][22]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[9][22]~feeder_combout  = \CPU|wb_stage|y[22]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[22]~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[9][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[9][22]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[9][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[3][21]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[3][21]~feeder_combout  = \CPU|wb_stage|y[21]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[21]~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[3][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[3][21]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[3][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N10
cycloneii_lcell_comb \CPU|id_stage|rf|register[27][18]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[27][18]~feeder_combout  = \CPU|wb_stage|y[18]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[18]~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[27][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[27][18]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[27][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[3][17]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[3][17]~feeder_combout  = \CPU|wb_stage|y[17]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[17]~23_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[3][17]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[30][15]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[30][15]~feeder_combout  = \CPU|wb_stage|y[15]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[15]~25_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[30][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[30][15]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[30][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[29][14]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[29][14]~feeder_combout  = \CPU|wb_stage|y[14]~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[14]~26_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[29][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[29][14]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[29][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N22
cycloneii_lcell_comb \CPU|id_stage|rf|register[23][14]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[23][14]~feeder_combout  = \CPU|wb_stage|y[14]~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[14]~26_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[23][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[23][14]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[23][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[19][14]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[19][14]~feeder_combout  = \CPU|wb_stage|y[14]~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[14]~26_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[19][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[19][14]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[19][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N10
cycloneii_lcell_comb \CPU|id_stage|rf|register[25][13]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[25][13]~feeder_combout  = \CPU|wb_stage|y[13]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[13]~27_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[25][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[25][13]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[25][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N10
cycloneii_lcell_comb \CPU|id_stage|rf|register[23][13]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[23][13]~feeder_combout  = \CPU|wb_stage|y[13]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[13]~27_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[23][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[23][13]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[23][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[19][13]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[19][13]~feeder_combout  = \CPU|wb_stage|y[13]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[13]~27_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[19][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[19][13]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[19][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N10
cycloneii_lcell_comb \CPU|id_stage|rf|register[15][12]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[15][12]~feeder_combout  = \CPU|wb_stage|y[12]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[12]~28_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[15][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[15][12]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[15][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[9][11]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[9][11]~feeder_combout  = \CPU|wb_stage|y[11]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[11]~31_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[9][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[9][11]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[9][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \op1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\op1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(op1[0]));
// synopsys translate_off
defparam \op1[0]~I .input_async_reset = "none";
defparam \op1[0]~I .input_power_up = "low";
defparam \op1[0]~I .input_register_mode = "none";
defparam \op1[0]~I .input_sync_reset = "none";
defparam \op1[0]~I .oe_async_reset = "none";
defparam \op1[0]~I .oe_power_up = "low";
defparam \op1[0]~I .oe_register_mode = "none";
defparam \op1[0]~I .oe_sync_reset = "none";
defparam \op1[0]~I .operation_mode = "input";
defparam \op1[0]~I .output_async_reset = "none";
defparam \op1[0]~I .output_power_up = "low";
defparam \op1[0]~I .output_register_mode = "none";
defparam \op1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \op1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\op1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(op1[1]));
// synopsys translate_off
defparam \op1[1]~I .input_async_reset = "none";
defparam \op1[1]~I .input_power_up = "low";
defparam \op1[1]~I .input_register_mode = "none";
defparam \op1[1]~I .input_sync_reset = "none";
defparam \op1[1]~I .oe_async_reset = "none";
defparam \op1[1]~I .oe_power_up = "low";
defparam \op1[1]~I .oe_register_mode = "none";
defparam \op1[1]~I .oe_sync_reset = "none";
defparam \op1[1]~I .operation_mode = "input";
defparam \op1[1]~I .output_async_reset = "none";
defparam \op1[1]~I .output_power_up = "low";
defparam \op1[1]~I .output_register_mode = "none";
defparam \op1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \op1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\op1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(op1[2]));
// synopsys translate_off
defparam \op1[2]~I .input_async_reset = "none";
defparam \op1[2]~I .input_power_up = "low";
defparam \op1[2]~I .input_register_mode = "none";
defparam \op1[2]~I .input_sync_reset = "none";
defparam \op1[2]~I .oe_async_reset = "none";
defparam \op1[2]~I .oe_power_up = "low";
defparam \op1[2]~I .oe_register_mode = "none";
defparam \op1[2]~I .oe_sync_reset = "none";
defparam \op1[2]~I .operation_mode = "input";
defparam \op1[2]~I .output_async_reset = "none";
defparam \op1[2]~I .output_power_up = "low";
defparam \op1[2]~I .output_register_mode = "none";
defparam \op1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \op1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\op1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(op1[3]));
// synopsys translate_off
defparam \op1[3]~I .input_async_reset = "none";
defparam \op1[3]~I .input_power_up = "low";
defparam \op1[3]~I .input_register_mode = "none";
defparam \op1[3]~I .input_sync_reset = "none";
defparam \op1[3]~I .oe_async_reset = "none";
defparam \op1[3]~I .oe_power_up = "low";
defparam \op1[3]~I .oe_register_mode = "none";
defparam \op1[3]~I .oe_sync_reset = "none";
defparam \op1[3]~I .operation_mode = "input";
defparam \op1[3]~I .output_async_reset = "none";
defparam \op1[3]~I .output_power_up = "low";
defparam \op1[3]~I .output_register_mode = "none";
defparam \op1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \op2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\op2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(op2[0]));
// synopsys translate_off
defparam \op2[0]~I .input_async_reset = "none";
defparam \op2[0]~I .input_power_up = "low";
defparam \op2[0]~I .input_register_mode = "none";
defparam \op2[0]~I .input_sync_reset = "none";
defparam \op2[0]~I .oe_async_reset = "none";
defparam \op2[0]~I .oe_power_up = "low";
defparam \op2[0]~I .oe_register_mode = "none";
defparam \op2[0]~I .oe_sync_reset = "none";
defparam \op2[0]~I .operation_mode = "input";
defparam \op2[0]~I .output_async_reset = "none";
defparam \op2[0]~I .output_power_up = "low";
defparam \op2[0]~I .output_register_mode = "none";
defparam \op2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \op2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\op2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(op2[1]));
// synopsys translate_off
defparam \op2[1]~I .input_async_reset = "none";
defparam \op2[1]~I .input_power_up = "low";
defparam \op2[1]~I .input_register_mode = "none";
defparam \op2[1]~I .input_sync_reset = "none";
defparam \op2[1]~I .oe_async_reset = "none";
defparam \op2[1]~I .oe_power_up = "low";
defparam \op2[1]~I .oe_register_mode = "none";
defparam \op2[1]~I .oe_sync_reset = "none";
defparam \op2[1]~I .operation_mode = "input";
defparam \op2[1]~I .output_async_reset = "none";
defparam \op2[1]~I .output_power_up = "low";
defparam \op2[1]~I .output_register_mode = "none";
defparam \op2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \op2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\op2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(op2[2]));
// synopsys translate_off
defparam \op2[2]~I .input_async_reset = "none";
defparam \op2[2]~I .input_power_up = "low";
defparam \op2[2]~I .input_register_mode = "none";
defparam \op2[2]~I .input_sync_reset = "none";
defparam \op2[2]~I .oe_async_reset = "none";
defparam \op2[2]~I .oe_power_up = "low";
defparam \op2[2]~I .oe_register_mode = "none";
defparam \op2[2]~I .oe_sync_reset = "none";
defparam \op2[2]~I .operation_mode = "input";
defparam \op2[2]~I .output_async_reset = "none";
defparam \op2[2]~I .output_power_up = "low";
defparam \op2[2]~I .output_register_mode = "none";
defparam \op2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \op2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\op2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(op2[3]));
// synopsys translate_off
defparam \op2[3]~I .input_async_reset = "none";
defparam \op2[3]~I .input_power_up = "low";
defparam \op2[3]~I .input_register_mode = "none";
defparam \op2[3]~I .input_sync_reset = "none";
defparam \op2[3]~I .oe_async_reset = "none";
defparam \op2[3]~I .oe_power_up = "low";
defparam \op2[3]~I .oe_register_mode = "none";
defparam \op2[3]~I .oe_sync_reset = "none";
defparam \op2[3]~I .operation_mode = "input";
defparam \op2[3]~I .output_async_reset = "none";
defparam \op2[3]~I .output_power_up = "low";
defparam \op2[3]~I .output_register_mode = "none";
defparam \op2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
cycloneii_lcell_comb \CPU|de_reg|ea[2]~feeder (
// Equation(s):
// \CPU|de_reg|ea[2]~feeder_combout  = \CPU|id_stage|data_a|Mux29~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|data_a|Mux29~combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|ea[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|ea[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|ea[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \resetn~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\resetn~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resetn));
// synopsys translate_off
defparam \resetn~I .input_async_reset = "none";
defparam \resetn~I .input_power_up = "low";
defparam \resetn~I .input_register_mode = "none";
defparam \resetn~I .input_sync_reset = "none";
defparam \resetn~I .oe_async_reset = "none";
defparam \resetn~I .oe_power_up = "low";
defparam \resetn~I .oe_register_mode = "none";
defparam \resetn~I .oe_sync_reset = "none";
defparam \resetn~I .operation_mode = "input";
defparam \resetn~I .output_async_reset = "none";
defparam \resetn~I .output_power_up = "low";
defparam \resetn~I .output_register_mode = "none";
defparam \resetn~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y15_N17
cycloneii_lcell_ff \CPU|de_reg|ea[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|ea[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [2]));

// Location: LCCOMB_X32_Y23_N2
cycloneii_lcell_comb \CPU|if_stage|p4|y[2]~0 (
// Equation(s):
// \CPU|if_stage|p4|y[2]~0_combout  = \CPU|prog_cnt|test|q [2] $ (GND)
// \CPU|if_stage|p4|y[2]~1  = CARRY(!\CPU|prog_cnt|test|q [2])

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|if_stage|p4|y[2]~0_combout ),
	.cout(\CPU|if_stage|p4|y[2]~1 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[2]~0 .lut_mask = 16'hCC33;
defparam \CPU|if_stage|p4|y[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneii_lcell_comb \CPU|if_stage|p4|y[3]~2 (
// Equation(s):
// \CPU|if_stage|p4|y[3]~2_combout  = (\CPU|prog_cnt|test|q [3] & ((\CPU|if_stage|p4|y[2]~1 ) # (GND))) # (!\CPU|prog_cnt|test|q [3] & (!\CPU|if_stage|p4|y[2]~1 ))
// \CPU|if_stage|p4|y[3]~3  = CARRY((\CPU|prog_cnt|test|q [3]) # (!\CPU|if_stage|p4|y[2]~1 ))

	.dataa(\CPU|prog_cnt|test|q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[2]~1 ),
	.combout(\CPU|if_stage|p4|y[3]~2_combout ),
	.cout(\CPU|if_stage|p4|y[3]~3 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[3]~2 .lut_mask = 16'hA5AF;
defparam \CPU|if_stage|p4|y[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneii_lcell_comb \CPU|if_stage|p4|y[4]~4 (
// Equation(s):
// \CPU|if_stage|p4|y[4]~4_combout  = (\CPU|prog_cnt|test|q [4] & (!\CPU|if_stage|p4|y[3]~3  & VCC)) # (!\CPU|prog_cnt|test|q [4] & (\CPU|if_stage|p4|y[3]~3  $ (GND)))
// \CPU|if_stage|p4|y[4]~5  = CARRY((!\CPU|prog_cnt|test|q [4] & !\CPU|if_stage|p4|y[3]~3 ))

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[3]~3 ),
	.combout(\CPU|if_stage|p4|y[4]~4_combout ),
	.cout(\CPU|if_stage|p4|y[4]~5 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[4]~4 .lut_mask = 16'h3C03;
defparam \CPU|if_stage|p4|y[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N0
cycloneii_lcell_comb \CPU|inst_reg|dpc4[4]~3 (
// Equation(s):
// \CPU|inst_reg|dpc4[4]~3_combout  = !\CPU|if_stage|p4|y[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[4]~3 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneii_lcell_comb \CPU|inst_reg|inst[26]~20 (
// Equation(s):
// \CPU|inst_reg|inst[26]~20_combout  = (!\CPU|id_stage|cu|if_flush~combout  & ((\CPU|id_stage|fw_instance|always0~0_combout  & (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [26])) # (!\CPU|id_stage|fw_instance|always0~0_combout 
//  & ((\CPU|inst_reg|inst [26])))))

	.dataa(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(\CPU|id_stage|fw_instance|always0~0_combout ),
	.datac(\CPU|inst_reg|inst [26]),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst[26]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst[26]~20 .lut_mask = 16'h00B8;
defparam \CPU|inst_reg|inst[26]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N31
cycloneii_lcell_ff \CPU|inst_reg|inst[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst[26]~20_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [26]));

// Location: LCCOMB_X34_Y19_N18
cycloneii_lcell_comb \CPU|id_stage|cu|i_j~0 (
// Equation(s):
// \CPU|id_stage|cu|i_j~0_combout  = (!\CPU|id_stage|cu|comb~7_combout  & !\CPU|inst_reg|inst [26])

	.dataa(vcc),
	.datab(\CPU|id_stage|cu|comb~7_combout ),
	.datac(vcc),
	.datad(\CPU|inst_reg|inst [26]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|i_j~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|i_j~0 .lut_mask = 16'h0033;
defparam \CPU|id_stage|cu|i_j~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneii_lcell_comb \CPU|prog_cnt|test|q[6]~_wirecell (
// Equation(s):
// \CPU|prog_cnt|test|q[6]~_wirecell_combout  = !\CPU|prog_cnt|test|q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|prog_cnt|test|q [6]),
	.cin(gnd),
	.combout(\CPU|prog_cnt|test|q[6]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|prog_cnt|test|q[6]~_wirecell .lut_mask = 16'h00FF;
defparam \CPU|prog_cnt|test|q[6]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneii_lcell_comb \CPU|prog_cnt|test|q[7]~_wirecell (
// Equation(s):
// \CPU|prog_cnt|test|q[7]~_wirecell_combout  = !\CPU|prog_cnt|test|q [7]

	.dataa(\CPU|prog_cnt|test|q [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|prog_cnt|test|q[7]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|prog_cnt|test|q[7]~_wirecell .lut_mask = 16'h5555;
defparam \CPU|prog_cnt|test|q[7]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneii_lcell_comb \CPU|inst_reg|inst[5]~24 (
// Equation(s):
// \CPU|inst_reg|inst[5]~24_combout  = (!\CPU|id_stage|cu|if_flush~combout  & ((\CPU|id_stage|fw_instance|always0~0_combout  & (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [5])) # (!\CPU|id_stage|fw_instance|always0~0_combout  
// & ((\CPU|inst_reg|inst [5])))))

	.dataa(\CPU|id_stage|fw_instance|always0~0_combout ),
	.datab(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\CPU|inst_reg|inst [5]),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst[5]~24 .lut_mask = 16'h00D8;
defparam \CPU|inst_reg|inst[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N29
cycloneii_lcell_ff \CPU|inst_reg|inst[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst[5]~24_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [5]));

// Location: LCCOMB_X33_Y22_N26
cycloneii_lcell_comb \CPU|id_stage|cu|i_jr (
// Equation(s):
// \CPU|id_stage|cu|i_jr~combout  = (\CPU|id_stage|cu|i_jr~0_combout  & (\CPU|id_stage|cu|comb~2_combout  & !\CPU|inst_reg|inst [5]))

	.dataa(\CPU|id_stage|cu|i_jr~0_combout ),
	.datab(\CPU|id_stage|cu|comb~2_combout ),
	.datac(vcc),
	.datad(\CPU|inst_reg|inst [5]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|i_jr~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|i_jr .lut_mask = 16'h0088;
defparam \CPU|id_stage|cu|i_jr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N24
cycloneii_lcell_comb \CPU|inst_reg|inst[2]~4 (
// Equation(s):
// \CPU|inst_reg|inst[2]~4_combout  = (!\CPU|id_stage|cu|if_flush~combout  & ((\CPU|id_stage|fw_instance|always0~0_combout  & ((\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [2]))) # (!\CPU|id_stage|fw_instance|always0~0_combout  
// & (\CPU|inst_reg|inst [2]))))

	.dataa(\CPU|id_stage|cu|if_flush~combout ),
	.datab(\CPU|id_stage|fw_instance|always0~0_combout ),
	.datac(\CPU|inst_reg|inst [2]),
	.datad(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst[2]~4 .lut_mask = 16'h5410;
defparam \CPU|inst_reg|inst[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N25
cycloneii_lcell_ff \CPU|inst_reg|inst[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst[2]~4_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [2]));

// Location: LCCOMB_X33_Y22_N24
cycloneii_lcell_comb \CPU|id_stage|cu|comb~3 (
// Equation(s):
// \CPU|id_stage|cu|comb~3_combout  = (!\CPU|inst_reg|inst [3] & (\CPU|id_stage|cu|comb~2_combout  & (!\CPU|inst_reg|inst [2] & !\CPU|inst_reg|inst [5])))

	.dataa(\CPU|inst_reg|inst [3]),
	.datab(\CPU|id_stage|cu|comb~2_combout ),
	.datac(\CPU|inst_reg|inst [2]),
	.datad(\CPU|inst_reg|inst [5]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|comb~3 .lut_mask = 16'h0004;
defparam \CPU|id_stage|cu|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneii_lcell_comb \CPU|id_stage|cu|aluc[0]~5 (
// Equation(s):
// \CPU|id_stage|cu|aluc[0]~5_combout  = (\CPU|inst_reg|inst [1] & (((\CPU|id_stage|cu|comb~3_combout )))) # (!\CPU|inst_reg|inst [1] & ((\CPU|id_stage|cu|aluc[1]~3_combout ) # ((!\CPU|inst_reg|inst [0] & \CPU|id_stage|cu|comb~3_combout ))))

	.dataa(\CPU|inst_reg|inst [1]),
	.datab(\CPU|id_stage|cu|aluc[1]~3_combout ),
	.datac(\CPU|inst_reg|inst [0]),
	.datad(\CPU|id_stage|cu|comb~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|aluc[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|aluc[0]~5 .lut_mask = 16'hEF44;
defparam \CPU|id_stage|cu|aluc[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneii_lcell_comb \CPU|inst_reg|inst~15 (
// Equation(s):
// \CPU|inst_reg|inst~15_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [29] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~15 .lut_mask = 16'h00AA;
defparam \CPU|inst_reg|inst~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneii_lcell_comb \CPU|inst_reg|inst[14]~36 (
// Equation(s):
// \CPU|inst_reg|inst[14]~36_combout  = ((\CPU|id_stage|cu|if_flush~combout ) # ((!\CPU|id_stage|fw_instance|always2~2_combout  & !\CPU|id_stage|fw_instance|always1~2_combout ))) # (!\CPU|de_reg|em2reg~regout )

	.dataa(\CPU|de_reg|em2reg~regout ),
	.datab(\CPU|id_stage|fw_instance|always2~2_combout ),
	.datac(\CPU|id_stage|fw_instance|always1~2_combout ),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst[14]~36 .lut_mask = 16'hFF57;
defparam \CPU|inst_reg|inst[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N29
cycloneii_lcell_ff \CPU|inst_reg|inst[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~15_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [29]));

// Location: LCCOMB_X34_Y23_N4
cycloneii_lcell_comb \CPU|id_stage|cu|comb~0 (
// Equation(s):
// \CPU|id_stage|cu|comb~0_combout  = (!\CPU|inst_reg|inst [31] & (!\CPU|inst_reg|inst [30] & (\CPU|inst_reg|inst [29] & \CPU|inst_reg|inst [28])))

	.dataa(\CPU|inst_reg|inst [31]),
	.datab(\CPU|inst_reg|inst [30]),
	.datac(\CPU|inst_reg|inst [29]),
	.datad(\CPU|inst_reg|inst [28]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|comb~0 .lut_mask = 16'h1000;
defparam \CPU|id_stage|cu|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N6
cycloneii_lcell_comb \CPU|id_stage|cu|aluc[0]~6 (
// Equation(s):
// \CPU|id_stage|cu|aluc[0]~6_combout  = (\CPU|id_stage|cu|aluc[0]~5_combout ) # ((!\CPU|inst_reg|inst [27] & \CPU|id_stage|cu|comb~0_combout ))

	.dataa(\CPU|inst_reg|inst [27]),
	.datab(vcc),
	.datac(\CPU|id_stage|cu|aluc[0]~5_combout ),
	.datad(\CPU|id_stage|cu|comb~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|aluc[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|aluc[0]~6 .lut_mask = 16'hF5F0;
defparam \CPU|id_stage|cu|aluc[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N7
cycloneii_lcell_ff \CPU|de_reg|ealuc[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|cu|aluc[0]~6_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ealuc [0]));

// Location: LCCOMB_X30_Y22_N4
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~30 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~30_combout  = (\CPU|de_reg|ejal~regout ) # ((!\CPU|de_reg|ealuc [2] & (\CPU|de_reg|ealuc [0] & \CPU|de_reg|ealuc [1])))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|de_reg|ealuc [1]),
	.datad(\CPU|de_reg|ejal~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~30 .lut_mask = 16'hFF40;
defparam \CPU|exe_stage|judge_ealu|y[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N14
cycloneii_lcell_comb \CPU|inst_reg|dpc4[3]~4 (
// Equation(s):
// \CPU|inst_reg|dpc4[3]~4_combout  = !\CPU|if_stage|p4|y[3]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|if_stage|p4|y[3]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[3]~4 .lut_mask = 16'h0F0F;
defparam \CPU|inst_reg|dpc4[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N15
cycloneii_lcell_ff \CPU|inst_reg|dpc4[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[3]~4_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [3]));

// Location: LCCOMB_X30_Y21_N6
cycloneii_lcell_comb \CPU|de_reg|epc4[3]~4 (
// Equation(s):
// \CPU|de_reg|epc4[3]~4_combout  = !\CPU|inst_reg|dpc4 [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [3]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[3]~4 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N23
cycloneii_lcell_ff \CPU|de_reg|epc4[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|epc4[3]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [3]));

// Location: LCCOMB_X33_Y19_N28
cycloneii_lcell_comb \CPU|inst_reg|dpc4[2]~5 (
// Equation(s):
// \CPU|inst_reg|dpc4[2]~5_combout  = !\CPU|if_stage|p4|y[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[2]~0_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[2]~5 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N29
cycloneii_lcell_ff \CPU|inst_reg|dpc4[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[2]~5_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [2]));

// Location: LCCOMB_X31_Y22_N26
cycloneii_lcell_comb \CPU|de_reg|epc4[2]~5 (
// Equation(s):
// \CPU|de_reg|epc4[2]~5_combout  = !\CPU|inst_reg|dpc4 [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|inst_reg|dpc4 [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[2]~5 .lut_mask = 16'h0F0F;
defparam \CPU|de_reg|epc4[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N3
cycloneii_lcell_ff \CPU|de_reg|epc4[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|epc4[2]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [2]));

// Location: LCCOMB_X31_Y21_N4
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[3]~2 (
// Equation(s):
// \CPU|exe_stage|ad4|y[3]~2_combout  = (\CPU|de_reg|epc4 [3] & (!\CPU|exe_stage|ad4|y[2]~1 )) # (!\CPU|de_reg|epc4 [3] & ((\CPU|exe_stage|ad4|y[2]~1 ) # (GND)))
// \CPU|exe_stage|ad4|y[3]~3  = CARRY((!\CPU|exe_stage|ad4|y[2]~1 ) # (!\CPU|de_reg|epc4 [3]))

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[2]~1 ),
	.combout(\CPU|exe_stage|ad4|y[3]~2_combout ),
	.cout(\CPU|exe_stage|ad4|y[3]~3 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[3]~2 .lut_mask = 16'h3C3F;
defparam \CPU|exe_stage|ad4|y[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[4]~4 (
// Equation(s):
// \CPU|exe_stage|ad4|y[4]~4_combout  = (\CPU|de_reg|epc4 [4] & (\CPU|exe_stage|ad4|y[3]~3  $ (GND))) # (!\CPU|de_reg|epc4 [4] & (!\CPU|exe_stage|ad4|y[3]~3  & VCC))
// \CPU|exe_stage|ad4|y[4]~5  = CARRY((\CPU|de_reg|epc4 [4] & !\CPU|exe_stage|ad4|y[3]~3 ))

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[3]~3 ),
	.combout(\CPU|exe_stage|ad4|y[4]~4_combout ),
	.cout(\CPU|exe_stage|ad4|y[4]~5 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[4]~4 .lut_mask = 16'hC30C;
defparam \CPU|exe_stage|ad4|y[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[5]~6 (
// Equation(s):
// \CPU|exe_stage|ad4|y[5]~6_combout  = (\CPU|de_reg|epc4 [5] & (!\CPU|exe_stage|ad4|y[4]~5 )) # (!\CPU|de_reg|epc4 [5] & ((\CPU|exe_stage|ad4|y[4]~5 ) # (GND)))
// \CPU|exe_stage|ad4|y[5]~7  = CARRY((!\CPU|exe_stage|ad4|y[4]~5 ) # (!\CPU|de_reg|epc4 [5]))

	.dataa(\CPU|de_reg|epc4 [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[4]~5 ),
	.combout(\CPU|exe_stage|ad4|y[5]~6_combout ),
	.cout(\CPU|exe_stage|ad4|y[5]~7 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[5]~6 .lut_mask = 16'h5A5F;
defparam \CPU|exe_stage|ad4|y[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[6]~8 (
// Equation(s):
// \CPU|exe_stage|ad4|y[6]~8_combout  = (\CPU|de_reg|epc4 [6] & (\CPU|exe_stage|ad4|y[5]~7  $ (GND))) # (!\CPU|de_reg|epc4 [6] & (!\CPU|exe_stage|ad4|y[5]~7  & VCC))
// \CPU|exe_stage|ad4|y[6]~9  = CARRY((\CPU|de_reg|epc4 [6] & !\CPU|exe_stage|ad4|y[5]~7 ))

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[5]~7 ),
	.combout(\CPU|exe_stage|ad4|y[6]~8_combout ),
	.cout(\CPU|exe_stage|ad4|y[6]~9 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[6]~8 .lut_mask = 16'hC30C;
defparam \CPU|exe_stage|ad4|y[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~28 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~28_combout  = (\CPU|de_reg|ealuc [1] & (((\CPU|de_reg|ealuc [0]) # (!\CPU|de_reg|ealuc [2])) # (!\CPU|de_reg|ealuc [3])))

	.dataa(\CPU|de_reg|ealuc [3]),
	.datab(\CPU|de_reg|ealuc [1]),
	.datac(\CPU|de_reg|ealuc [2]),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~28 .lut_mask = 16'hCC4C;
defparam \CPU|exe_stage|judge_ealu|y[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~29 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~29_combout  = (\CPU|exe_stage|judge_ealu|y[6]~28_combout  & !\CPU|de_reg|ejal~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~28_combout ),
	.datad(\CPU|de_reg|ejal~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~29 .lut_mask = 16'h00F0;
defparam \CPU|exe_stage|judge_ealu|y[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~44 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~44_combout  = (\CPU|exe_stage|judge_ealu|y[6]~30_combout  & (((\CPU|exe_stage|ad4|y[6]~8_combout  & !\CPU|exe_stage|judge_ealu|y[6]~29_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~30_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[6]~43_combout ) # ((\CPU|exe_stage|judge_ealu|y[6]~29_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[6]~43_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~30_combout ),
	.datac(\CPU|exe_stage|ad4|y[6]~8_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~29_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~44 .lut_mask = 16'h33E2;
defparam \CPU|exe_stage|judge_ealu|y[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N7
cycloneii_lcell_ff \CPU|de_reg|eimm[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|inst_reg|inst [0]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [0]));

// Location: LCCOMB_X33_Y23_N2
cycloneii_lcell_comb \CPU|id_stage|cu|aluimm~0 (
// Equation(s):
// \CPU|id_stage|cu|aluimm~0_combout  = (\CPU|id_stage|cu|comb~0_combout  & (\CPU|inst_reg|inst [27] $ (\CPU|inst_reg|inst [26])))

	.dataa(\CPU|inst_reg|inst [27]),
	.datab(\CPU|inst_reg|inst [26]),
	.datac(vcc),
	.datad(\CPU|id_stage|cu|comb~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|aluimm~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|aluimm~0 .lut_mask = 16'h6600;
defparam \CPU|id_stage|cu|aluimm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneii_lcell_comb \CPU|inst_reg|inst~17 (
// Equation(s):
// \CPU|inst_reg|inst~17_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [31] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(vcc),
	.datab(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datac(vcc),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~17 .lut_mask = 16'h00CC;
defparam \CPU|inst_reg|inst~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N3
cycloneii_lcell_ff \CPU|inst_reg|inst[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~17_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [31]));

// Location: LCCOMB_X34_Y23_N0
cycloneii_lcell_comb \CPU|id_stage|cu|m2reg~0 (
// Equation(s):
// \CPU|id_stage|cu|m2reg~0_combout  = (!\CPU|inst_reg|inst [28] & (!\CPU|inst_reg|inst [30] & \CPU|inst_reg|inst [31]))

	.dataa(vcc),
	.datab(\CPU|inst_reg|inst [28]),
	.datac(\CPU|inst_reg|inst [30]),
	.datad(\CPU|inst_reg|inst [31]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|m2reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|m2reg~0 .lut_mask = 16'h0300;
defparam \CPU|id_stage|cu|m2reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneii_lcell_comb \CPU|id_stage|cu|aluimm~1 (
// Equation(s):
// \CPU|id_stage|cu|aluimm~1_combout  = ((!\CPU|inst_reg|inst [26]) # (!\CPU|id_stage|cu|m2reg~0_combout )) # (!\CPU|inst_reg|inst [27])

	.dataa(\CPU|inst_reg|inst [27]),
	.datab(\CPU|id_stage|cu|m2reg~0_combout ),
	.datac(\CPU|inst_reg|inst [26]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|aluimm~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|aluimm~1 .lut_mask = 16'h7F7F;
defparam \CPU|id_stage|cu|aluimm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N28
cycloneii_lcell_comb \CPU|id_stage|cu|aluimm~2 (
// Equation(s):
// \CPU|id_stage|cu|aluimm~2_combout  = (\CPU|id_stage|cu|aluimm~0_combout ) # (((\CPU|id_stage|cu|comb~1_combout  & \CPU|inst_reg|inst [29])) # (!\CPU|id_stage|cu|aluimm~1_combout ))

	.dataa(\CPU|id_stage|cu|comb~1_combout ),
	.datab(\CPU|id_stage|cu|aluimm~0_combout ),
	.datac(\CPU|id_stage|cu|aluimm~1_combout ),
	.datad(\CPU|inst_reg|inst [29]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|aluimm~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|aluimm~2 .lut_mask = 16'hEFCF;
defparam \CPU|id_stage|cu|aluimm~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N6
cycloneii_lcell_comb \CPU|de_reg|ealuimm~feeder (
// Equation(s):
// \CPU|de_reg|ealuimm~feeder_combout  = \CPU|id_stage|cu|aluimm~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|cu|aluimm~2_combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|ealuimm~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|ealuimm~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|ealuimm~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N7
cycloneii_lcell_ff \CPU|de_reg|ealuimm (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|ealuimm~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ealuimm~regout ));

// Location: LCCOMB_X33_Y20_N6
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[0]~2 (
// Equation(s):
// \CPU|exe_stage|muxb|y[0]~2_combout  = (\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [0]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [0]))

	.dataa(vcc),
	.datab(\CPU|de_reg|eb [0]),
	.datac(\CPU|de_reg|eimm [0]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[0]~2 .lut_mask = 16'hF0CC;
defparam \CPU|exe_stage|muxb|y[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneii_lcell_comb \CPU|inst_reg|inst~22 (
// Equation(s):
// \CPU|inst_reg|inst~22_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [6] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(vcc),
	.datab(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [6]),
	.datac(vcc),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~22 .lut_mask = 16'h00CC;
defparam \CPU|inst_reg|inst~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N27
cycloneii_lcell_ff \CPU|inst_reg|inst[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~22_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [6]));

// Location: LCCOMB_X31_Y19_N8
cycloneii_lcell_comb \CPU|de_reg|eimm[6]~feeder (
// Equation(s):
// \CPU|de_reg|eimm[6]~feeder_combout  = \CPU|inst_reg|inst [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|inst [6]),
	.cin(gnd),
	.combout(\CPU|de_reg|eimm[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|eimm[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|eimm[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N9
cycloneii_lcell_ff \CPU|de_reg|eimm[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|eimm[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [6]));

// Location: LCCOMB_X36_Y19_N22
cycloneii_lcell_comb \CPU|inst_reg|inst[1]~25 (
// Equation(s):
// \CPU|inst_reg|inst[1]~25_combout  = (!\CPU|id_stage|cu|if_flush~combout  & ((\CPU|id_stage|fw_instance|always0~0_combout  & (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [1])) # (!\CPU|id_stage|fw_instance|always0~0_combout  
// & ((\CPU|inst_reg|inst [1])))))

	.dataa(\CPU|id_stage|fw_instance|always0~0_combout ),
	.datab(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datac(\CPU|inst_reg|inst [1]),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst[1]~25 .lut_mask = 16'h00D8;
defparam \CPU|inst_reg|inst[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N23
cycloneii_lcell_ff \CPU|inst_reg|inst[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst[1]~25_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [1]));

// Location: LCCOMB_X33_Y22_N2
cycloneii_lcell_comb \CPU|id_stage|cu|shift~0 (
// Equation(s):
// \CPU|id_stage|cu|shift~0_combout  = (\CPU|id_stage|cu|comb~3_combout  & ((\CPU|inst_reg|inst [1]) # (!\CPU|inst_reg|inst [0])))

	.dataa(vcc),
	.datab(\CPU|inst_reg|inst [0]),
	.datac(\CPU|id_stage|cu|comb~3_combout ),
	.datad(\CPU|inst_reg|inst [1]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|shift~0 .lut_mask = 16'hF030;
defparam \CPU|id_stage|cu|shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N1
cycloneii_lcell_ff \CPU|de_reg|eshift (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|id_stage|cu|shift~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eshift~regout ));

// Location: LCCOMB_X31_Y19_N22
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[0]~0 (
// Equation(s):
// \CPU|exe_stage|muxa|y[0]~0_combout  = (\CPU|de_reg|eshift~regout  & ((\CPU|de_reg|eimm [6]))) # (!\CPU|de_reg|eshift~regout  & (\CPU|de_reg|ea [0]))

	.dataa(\CPU|de_reg|ea [0]),
	.datab(\CPU|de_reg|eimm [6]),
	.datac(vcc),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[0]~0 .lut_mask = 16'hCCAA;
defparam \CPU|exe_stage|muxa|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Equal0~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Equal0~0_combout  = (\CPU|de_reg|ealuc [3] & (\CPU|de_reg|ealuc [1] & (\CPU|de_reg|ealuc [2] & !\CPU|de_reg|ealuc [0])))

	.dataa(\CPU|de_reg|ealuc [3]),
	.datab(\CPU|de_reg|ealuc [1]),
	.datac(\CPU|de_reg|ealuc [2]),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Equal0~0 .lut_mask = 16'h0080;
defparam \CPU|exe_stage|pipe_alu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N20
cycloneii_lcell_comb \CPU|id_stage|cu|aluc[3]~4 (
// Equation(s):
// \CPU|id_stage|cu|aluc[3]~4_combout  = (\CPU|inst_reg|inst [1] & (\CPU|inst_reg|inst [0] & ((\CPU|id_stage|cu|aluc[1]~3_combout ) # (\CPU|id_stage|cu|comb~3_combout ))))

	.dataa(\CPU|inst_reg|inst [1]),
	.datab(\CPU|id_stage|cu|aluc[1]~3_combout ),
	.datac(\CPU|id_stage|cu|comb~3_combout ),
	.datad(\CPU|inst_reg|inst [0]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|aluc[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|aluc[3]~4 .lut_mask = 16'hA800;
defparam \CPU|id_stage|cu|aluc[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N21
cycloneii_lcell_ff \CPU|de_reg|ealuc[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|cu|aluc[3]~4_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ealuc [3]));

// Location: LCCOMB_X30_Y16_N28
cycloneii_lcell_comb \CPU|mem_stage|inputPort|Selector2~0 (
// Equation(s):
// \CPU|mem_stage|inputPort|Selector2~0_combout  = (\CPU|em_reg|malu [3] & ((\CPU|em_reg|malu [2] & ((\op1~combout [1]))) # (!\CPU|em_reg|malu [2] & (\op2~combout [1])))) # (!\CPU|em_reg|malu [3] & (((\op1~combout [1]))))

	.dataa(\op2~combout [1]),
	.datab(\op1~combout [1]),
	.datac(\CPU|em_reg|malu [3]),
	.datad(\CPU|em_reg|malu [2]),
	.cin(gnd),
	.combout(\CPU|mem_stage|inputPort|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|inputPort|Selector2~0 .lut_mask = 16'hCCAC;
defparam \CPU|mem_stage|inputPort|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N29
cycloneii_lcell_ff \CPU|mem_stage|inputPort|mid[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|mem_stage|inputPort|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|em_reg|malu [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mem_stage|inputPort|mid [1]));

// Location: LCFF_X34_Y15_N5
cycloneii_lcell_ff \CPU|em_reg|mb[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [2]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [2]));

// Location: LCFF_X38_Y22_N9
cycloneii_lcell_ff \CPU|em_reg|mm2reg (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|em2reg~regout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mm2reg~regout ));

// Location: LCCOMB_X35_Y19_N20
cycloneii_lcell_comb \CPU|inst_reg|inst~30 (
// Equation(s):
// \CPU|inst_reg|inst~30_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [15] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~30 .lut_mask = 16'h00AA;
defparam \CPU|inst_reg|inst~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N21
cycloneii_lcell_ff \CPU|inst_reg|inst[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~30_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [15]));

// Location: LCCOMB_X33_Y23_N12
cycloneii_lcell_comb \CPU|inst_reg|inst[27]~19 (
// Equation(s):
// \CPU|inst_reg|inst[27]~19_combout  = (!\CPU|id_stage|cu|if_flush~combout  & ((\CPU|id_stage|fw_instance|always0~0_combout  & ((\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [27]))) # 
// (!\CPU|id_stage|fw_instance|always0~0_combout  & (\CPU|inst_reg|inst [27]))))

	.dataa(\CPU|id_stage|cu|if_flush~combout ),
	.datab(\CPU|id_stage|fw_instance|always0~0_combout ),
	.datac(\CPU|inst_reg|inst [27]),
	.datad(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst[27]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst[27]~19 .lut_mask = 16'h5410;
defparam \CPU|inst_reg|inst[27]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N13
cycloneii_lcell_ff \CPU|inst_reg|inst[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst[27]~19_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [27]));

// Location: LCCOMB_X34_Y23_N30
cycloneii_lcell_comb \CPU|id_stage|cu|i_lw~0 (
// Equation(s):
// \CPU|id_stage|cu|i_lw~0_combout  = (\CPU|inst_reg|inst [26] & (\CPU|id_stage|cu|m2reg~0_combout  & (!\CPU|inst_reg|inst [29] & \CPU|inst_reg|inst [27])))

	.dataa(\CPU|inst_reg|inst [26]),
	.datab(\CPU|id_stage|cu|m2reg~0_combout ),
	.datac(\CPU|inst_reg|inst [29]),
	.datad(\CPU|inst_reg|inst [27]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|i_lw~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|i_lw~0 .lut_mask = 16'h0800;
defparam \CPU|id_stage|cu|i_lw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneii_lcell_comb \CPU|id_stage|cu|comb~1 (
// Equation(s):
// \CPU|id_stage|cu|comb~1_combout  = (!\CPU|inst_reg|inst [27] & (!\CPU|inst_reg|inst [30] & (!\CPU|inst_reg|inst [26] & !\CPU|inst_reg|inst [31])))

	.dataa(\CPU|inst_reg|inst [27]),
	.datab(\CPU|inst_reg|inst [30]),
	.datac(\CPU|inst_reg|inst [26]),
	.datad(\CPU|inst_reg|inst [31]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|comb~1 .lut_mask = 16'h0001;
defparam \CPU|id_stage|cu|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneii_lcell_comb \CPU|id_stage|cu|regrt~1 (
// Equation(s):
// \CPU|id_stage|cu|regrt~1_combout  = (\CPU|id_stage|cu|regrt~0_combout ) # ((\CPU|id_stage|cu|i_lw~0_combout ) # ((\CPU|inst_reg|inst [29] & \CPU|id_stage|cu|comb~1_combout )))

	.dataa(\CPU|id_stage|cu|regrt~0_combout ),
	.datab(\CPU|id_stage|cu|i_lw~0_combout ),
	.datac(\CPU|inst_reg|inst [29]),
	.datad(\CPU|id_stage|cu|comb~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|regrt~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|regrt~1 .lut_mask = 16'hFEEE;
defparam \CPU|id_stage|cu|regrt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneii_lcell_comb \CPU|id_stage|reg_wn|y[4]~4 (
// Equation(s):
// \CPU|id_stage|reg_wn|y[4]~4_combout  = (\CPU|id_stage|cu|regrt~1_combout  & (\CPU|inst_reg|inst [20])) # (!\CPU|id_stage|cu|regrt~1_combout  & ((\CPU|inst_reg|inst [15])))

	.dataa(\CPU|inst_reg|inst [20]),
	.datab(\CPU|inst_reg|inst [15]),
	.datac(vcc),
	.datad(\CPU|id_stage|cu|regrt~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|reg_wn|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|reg_wn|y[4]~4 .lut_mask = 16'hAACC;
defparam \CPU|id_stage|reg_wn|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N19
cycloneii_lcell_ff \CPU|de_reg|ern0[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|reg_wn|y[4]~4_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ern0 [4]));

// Location: LCCOMB_X36_Y22_N8
cycloneii_lcell_comb \CPU|exe_stage|ern[4] (
// Equation(s):
// \CPU|exe_stage|ern [4] = (\CPU|de_reg|ejal~regout ) # (\CPU|de_reg|ern0 [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ejal~regout ),
	.datad(\CPU|de_reg|ern0 [4]),
	.cin(gnd),
	.combout(\CPU|exe_stage|ern [4]),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|ern[4] .lut_mask = 16'hFFF0;
defparam \CPU|exe_stage|ern[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N9
cycloneii_lcell_ff \CPU|em_reg|mrn[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|exe_stage|ern [4]),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mrn [4]));

// Location: LCCOMB_X35_Y19_N0
cycloneii_lcell_comb \CPU|inst_reg|inst~32 (
// Equation(s):
// \CPU|inst_reg|inst~32_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [14] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~32 .lut_mask = 16'h00F0;
defparam \CPU|inst_reg|inst~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N1
cycloneii_lcell_ff \CPU|inst_reg|inst[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~32_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [14]));

// Location: LCCOMB_X36_Y22_N30
cycloneii_lcell_comb \CPU|id_stage|reg_wn|y[3]~2 (
// Equation(s):
// \CPU|id_stage|reg_wn|y[3]~2_combout  = (\CPU|id_stage|cu|regrt~1_combout  & (\CPU|inst_reg|inst [19])) # (!\CPU|id_stage|cu|regrt~1_combout  & ((\CPU|inst_reg|inst [14])))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [14]),
	.datac(vcc),
	.datad(\CPU|id_stage|cu|regrt~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|reg_wn|y[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|reg_wn|y[3]~2 .lut_mask = 16'hAACC;
defparam \CPU|id_stage|reg_wn|y[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N31
cycloneii_lcell_ff \CPU|de_reg|ern0[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|reg_wn|y[3]~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ern0 [3]));

// Location: LCCOMB_X36_Y22_N12
cycloneii_lcell_comb \CPU|exe_stage|ern[3] (
// Equation(s):
// \CPU|exe_stage|ern [3] = (\CPU|de_reg|ejal~regout ) # (\CPU|de_reg|ern0 [3])

	.dataa(vcc),
	.datab(\CPU|de_reg|ejal~regout ),
	.datac(vcc),
	.datad(\CPU|de_reg|ern0 [3]),
	.cin(gnd),
	.combout(\CPU|exe_stage|ern [3]),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|ern[3] .lut_mask = 16'hFFCC;
defparam \CPU|exe_stage|ern[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N21
cycloneii_lcell_ff \CPU|em_reg|mrn[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|ern [3]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mrn [3]));

// Location: LCCOMB_X36_Y19_N10
cycloneii_lcell_comb \CPU|inst_reg|inst~7 (
// Equation(s):
// \CPU|inst_reg|inst~7_combout  = (!\CPU|id_stage|cu|if_flush~combout  & \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [18])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|id_stage|cu|if_flush~combout ),
	.datad(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~7 .lut_mask = 16'h0F00;
defparam \CPU|inst_reg|inst~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N11
cycloneii_lcell_ff \CPU|inst_reg|inst[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~7_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [18]));

// Location: LCCOMB_X36_Y22_N26
cycloneii_lcell_comb \CPU|em_reg|mrn[2]~feeder (
// Equation(s):
// \CPU|em_reg|mrn[2]~feeder_combout  = \CPU|exe_stage|ern [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|exe_stage|ern [2]),
	.cin(gnd),
	.combout(\CPU|em_reg|mrn[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|mrn[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|mrn[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N27
cycloneii_lcell_ff \CPU|em_reg|mrn[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|mrn[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mrn [2]));

// Location: LCCOMB_X36_Y22_N16
cycloneii_lcell_comb \CPU|id_stage|fw_instance|fwdb[1]~2 (
// Equation(s):
// \CPU|id_stage|fw_instance|fwdb[1]~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|em_reg|mrn [3] & (\CPU|inst_reg|inst [18] $ (!\CPU|em_reg|mrn [2])))) # (!\CPU|inst_reg|inst [19] & (!\CPU|em_reg|mrn [3] & (\CPU|inst_reg|inst [18] $ (!\CPU|em_reg|mrn 
// [2]))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|em_reg|mrn [3]),
	.datac(\CPU|inst_reg|inst [18]),
	.datad(\CPU|em_reg|mrn [2]),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|fwdb[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|fwdb[1]~2 .lut_mask = 16'h9009;
defparam \CPU|id_stage|fw_instance|fwdb[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneii_lcell_comb \CPU|id_stage|cu|wreg~1 (
// Equation(s):
// \CPU|id_stage|cu|wreg~1_combout  = (\CPU|inst_reg|inst [0] & (\CPU|id_stage|cu|comb~6_combout  $ (((\CPU|id_stage|cu|comb~3_combout  & \CPU|inst_reg|inst [1]))))) # (!\CPU|inst_reg|inst [0] & (!\CPU|id_stage|cu|comb~6_combout  & 
// (\CPU|id_stage|cu|comb~3_combout )))

	.dataa(\CPU|id_stage|cu|comb~6_combout ),
	.datab(\CPU|inst_reg|inst [0]),
	.datac(\CPU|id_stage|cu|comb~3_combout ),
	.datad(\CPU|inst_reg|inst [1]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|wreg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|wreg~1 .lut_mask = 16'h5898;
defparam \CPU|id_stage|cu|wreg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneii_lcell_comb \CPU|inst_reg|inst[3]~21 (
// Equation(s):
// \CPU|inst_reg|inst[3]~21_combout  = (!\CPU|id_stage|cu|if_flush~combout  & ((\CPU|id_stage|fw_instance|always0~0_combout  & (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [3])) # (!\CPU|id_stage|fw_instance|always0~0_combout  
// & ((\CPU|inst_reg|inst [3])))))

	.dataa(\CPU|id_stage|fw_instance|always0~0_combout ),
	.datab(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datac(\CPU|inst_reg|inst [3]),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst[3]~21 .lut_mask = 16'h00D8;
defparam \CPU|inst_reg|inst[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N19
cycloneii_lcell_ff \CPU|inst_reg|inst[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst[3]~21_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [3]));

// Location: LCCOMB_X33_Y22_N10
cycloneii_lcell_comb \CPU|id_stage|cu|comb~6 (
// Equation(s):
// \CPU|id_stage|cu|comb~6_combout  = (\CPU|id_stage|cu|comb~2_combout  & (!\CPU|inst_reg|inst [3] & \CPU|inst_reg|inst [5]))

	.dataa(vcc),
	.datab(\CPU|id_stage|cu|comb~2_combout ),
	.datac(\CPU|inst_reg|inst [3]),
	.datad(\CPU|inst_reg|inst [5]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|comb~6 .lut_mask = 16'h0C00;
defparam \CPU|id_stage|cu|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N8
cycloneii_lcell_comb \CPU|id_stage|cu|wreg~2 (
// Equation(s):
// \CPU|id_stage|cu|wreg~2_combout  = (\CPU|id_stage|cu|wreg~0_combout ) # ((\CPU|id_stage|cu|wreg~1_combout  & ((\CPU|inst_reg|inst [2]) # (!\CPU|id_stage|cu|comb~6_combout ))) # (!\CPU|id_stage|cu|wreg~1_combout  & ((\CPU|id_stage|cu|comb~6_combout ))))

	.dataa(\CPU|id_stage|cu|wreg~0_combout ),
	.datab(\CPU|id_stage|cu|wreg~1_combout ),
	.datac(\CPU|inst_reg|inst [2]),
	.datad(\CPU|id_stage|cu|comb~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|wreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|wreg~2 .lut_mask = 16'hFBEE;
defparam \CPU|id_stage|cu|wreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N9
cycloneii_lcell_ff \CPU|de_reg|ewreg (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|cu|wreg~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(!\CPU|id_stage|fw_instance|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ewreg~regout ));

// Location: LCCOMB_X37_Y22_N10
cycloneii_lcell_comb \CPU|em_reg|mwreg~feeder (
// Equation(s):
// \CPU|em_reg|mwreg~feeder_combout  = \CPU|de_reg|ewreg~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|ewreg~regout ),
	.cin(gnd),
	.combout(\CPU|em_reg|mwreg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|mwreg~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|mwreg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N11
cycloneii_lcell_ff \CPU|em_reg|mwreg (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|mwreg~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mwreg~regout ));

// Location: LCCOMB_X36_Y19_N6
cycloneii_lcell_comb \CPU|inst_reg|inst~5 (
// Equation(s):
// \CPU|inst_reg|inst~5_combout  = (!\CPU|id_stage|cu|if_flush~combout  & \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|id_stage|cu|if_flush~combout ),
	.datad(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~5 .lut_mask = 16'h0F00;
defparam \CPU|inst_reg|inst~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N7
cycloneii_lcell_ff \CPU|inst_reg|inst[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~5_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [16]));

// Location: LCCOMB_X37_Y19_N4
cycloneii_lcell_comb \CPU|id_stage|reg_wn|y[0]~1 (
// Equation(s):
// \CPU|id_stage|reg_wn|y[0]~1_combout  = (\CPU|id_stage|cu|regrt~1_combout  & ((\CPU|inst_reg|inst [16]))) # (!\CPU|id_stage|cu|regrt~1_combout  & (\CPU|inst_reg|inst [11]))

	.dataa(\CPU|inst_reg|inst [11]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(vcc),
	.datad(\CPU|id_stage|cu|regrt~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|reg_wn|y[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|reg_wn|y[0]~1 .lut_mask = 16'hCCAA;
defparam \CPU|id_stage|reg_wn|y[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N5
cycloneii_lcell_ff \CPU|de_reg|ern0[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|reg_wn|y[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ern0 [0]));

// Location: LCCOMB_X36_Y23_N28
cycloneii_lcell_comb \CPU|exe_stage|ern[0] (
// Equation(s):
// \CPU|exe_stage|ern [0] = (\CPU|de_reg|ejal~regout ) # (\CPU|de_reg|ern0 [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ejal~regout ),
	.datad(\CPU|de_reg|ern0 [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|ern [0]),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|ern[0] .lut_mask = 16'hFFF0;
defparam \CPU|exe_stage|ern[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N1
cycloneii_lcell_ff \CPU|em_reg|mrn[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|ern [0]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mrn [0]));

// Location: LCCOMB_X36_Y19_N20
cycloneii_lcell_comb \CPU|inst_reg|inst~6 (
// Equation(s):
// \CPU|inst_reg|inst~6_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [17] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~6 .lut_mask = 16'h00F0;
defparam \CPU|inst_reg|inst~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N21
cycloneii_lcell_ff \CPU|inst_reg|inst[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~6_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [17]));

// Location: LCCOMB_X37_Y19_N26
cycloneii_lcell_comb \CPU|id_stage|reg_wn|y[1]~0 (
// Equation(s):
// \CPU|id_stage|reg_wn|y[1]~0_combout  = (\CPU|id_stage|cu|regrt~1_combout  & ((\CPU|inst_reg|inst [17]))) # (!\CPU|id_stage|cu|regrt~1_combout  & (\CPU|inst_reg|inst [12]))

	.dataa(\CPU|inst_reg|inst [12]),
	.datab(vcc),
	.datac(\CPU|inst_reg|inst [17]),
	.datad(\CPU|id_stage|cu|regrt~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|reg_wn|y[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|reg_wn|y[1]~0 .lut_mask = 16'hF0AA;
defparam \CPU|id_stage|reg_wn|y[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N27
cycloneii_lcell_ff \CPU|de_reg|ern0[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|reg_wn|y[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ern0 [1]));

// Location: LCCOMB_X36_Y23_N8
cycloneii_lcell_comb \CPU|exe_stage|ern[1] (
// Equation(s):
// \CPU|exe_stage|ern [1] = (\CPU|de_reg|ejal~regout ) # (\CPU|de_reg|ern0 [1])

	.dataa(\CPU|de_reg|ejal~regout ),
	.datab(vcc),
	.datac(\CPU|de_reg|ern0 [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|ern [1]),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|ern[1] .lut_mask = 16'hFAFA;
defparam \CPU|exe_stage|ern[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N25
cycloneii_lcell_ff \CPU|em_reg|mrn[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|ern [1]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mrn [1]));

// Location: LCCOMB_X36_Y23_N24
cycloneii_lcell_comb \CPU|id_stage|fw_instance|always1~3 (
// Equation(s):
// \CPU|id_stage|fw_instance|always1~3_combout  = (\CPU|em_reg|mrn [4]) # ((\CPU|em_reg|mrn [3]) # ((\CPU|em_reg|mrn [1]) # (\CPU|em_reg|mrn [2])))

	.dataa(\CPU|em_reg|mrn [4]),
	.datab(\CPU|em_reg|mrn [3]),
	.datac(\CPU|em_reg|mrn [1]),
	.datad(\CPU|em_reg|mrn [2]),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|always1~3 .lut_mask = 16'hFFFE;
defparam \CPU|id_stage|fw_instance|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneii_lcell_comb \CPU|id_stage|fw_instance|fwdb[1]~1 (
// Equation(s):
// \CPU|id_stage|fw_instance|fwdb[1]~1_combout  = (\CPU|id_stage|fw_instance|fwdb[1]~0_combout  & (\CPU|em_reg|mwreg~regout  & ((\CPU|em_reg|mrn [0]) # (\CPU|id_stage|fw_instance|always1~3_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[1]~0_combout ),
	.datab(\CPU|em_reg|mwreg~regout ),
	.datac(\CPU|em_reg|mrn [0]),
	.datad(\CPU|id_stage|fw_instance|always1~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|fwdb[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|fwdb[1]~1 .lut_mask = 16'h8880;
defparam \CPU|id_stage|fw_instance|fwdb[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cycloneii_lcell_comb \CPU|id_stage|fw_instance|fwdb[1]~3 (
// Equation(s):
// \CPU|id_stage|fw_instance|fwdb[1]~3_combout  = (\CPU|id_stage|fw_instance|fwdb[1]~2_combout  & (\CPU|id_stage|fw_instance|fwdb[1]~1_combout  & (\CPU|inst_reg|inst [20] $ (!\CPU|em_reg|mrn [4]))))

	.dataa(\CPU|inst_reg|inst [20]),
	.datab(\CPU|em_reg|mrn [4]),
	.datac(\CPU|id_stage|fw_instance|fwdb[1]~2_combout ),
	.datad(\CPU|id_stage|fw_instance|fwdb[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|fwdb[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|fwdb[1]~3 .lut_mask = 16'h9000;
defparam \CPU|id_stage|fw_instance|fwdb[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cycloneii_lcell_comb \CPU|id_stage|fw_instance|fwdb[0]~5 (
// Equation(s):
// \CPU|id_stage|fw_instance|fwdb[0]~5_combout  = (\CPU|id_stage|fw_instance|always2~4_combout  & ((\CPU|id_stage|fw_instance|always2~2_combout ) # ((\CPU|em_reg|mm2reg~regout  & \CPU|id_stage|fw_instance|fwdb[1]~3_combout )))) # 
// (!\CPU|id_stage|fw_instance|always2~4_combout  & (((\CPU|em_reg|mm2reg~regout  & \CPU|id_stage|fw_instance|fwdb[1]~3_combout ))))

	.dataa(\CPU|id_stage|fw_instance|always2~4_combout ),
	.datab(\CPU|id_stage|fw_instance|always2~2_combout ),
	.datac(\CPU|em_reg|mm2reg~regout ),
	.datad(\CPU|id_stage|fw_instance|fwdb[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|fwdb[0]~5 .lut_mask = 16'hF888;
defparam \CPU|id_stage|fw_instance|fwdb[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneii_lcell_comb \CPU|inst_reg|inst~9 (
// Equation(s):
// \CPU|inst_reg|inst~9_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [20] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~9 .lut_mask = 16'h00F0;
defparam \CPU|inst_reg|inst~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N5
cycloneii_lcell_ff \CPU|inst_reg|inst[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~9_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [20]));

// Location: LCCOMB_X36_Y19_N0
cycloneii_lcell_comb \CPU|inst_reg|inst~8 (
// Equation(s):
// \CPU|inst_reg|inst~8_combout  = (!\CPU|id_stage|cu|if_flush~combout  & \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [19])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|id_stage|cu|if_flush~combout ),
	.datad(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~8 .lut_mask = 16'h0F00;
defparam \CPU|inst_reg|inst~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N1
cycloneii_lcell_ff \CPU|inst_reg|inst[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~8_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [19]));

// Location: LCCOMB_X36_Y17_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~3_combout  = (\CPU|inst_reg|inst [20]) # ((\CPU|inst_reg|inst [18] & \CPU|inst_reg|inst [19]))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [20]),
	.datac(vcc),
	.datad(\CPU|inst_reg|inst [19]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~3 .lut_mask = 16'hEECC;
defparam \CPU|id_stage|data_b|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~2_combout  = (\CPU|inst_reg|inst [19] & !\CPU|inst_reg|inst [20])

	.dataa(vcc),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(vcc),
	.datad(\CPU|inst_reg|inst [20]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~2 .lut_mask = 16'h00CC;
defparam \CPU|id_stage|data_b|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~5_combout  = (\CPU|inst_reg|inst [18]) # ((\CPU|inst_reg|inst [17] & \CPU|inst_reg|inst [16]))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(vcc),
	.datad(\CPU|inst_reg|inst [18]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~5 .lut_mask = 16'hFF88;
defparam \CPU|id_stage|data_b|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~4_combout  = (\CPU|inst_reg|inst [17] & !\CPU|inst_reg|inst [18])

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|inst [18]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~4 .lut_mask = 16'h00AA;
defparam \CPU|id_stage|data_b|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N13
cycloneii_lcell_ff \CPU|mw_reg|wmo[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [3]));

// Location: LCFF_X38_Y22_N31
cycloneii_lcell_ff \CPU|mw_reg|wm2reg (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|mm2reg~regout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wm2reg~regout ));

// Location: LCCOMB_X33_Y16_N12
cycloneii_lcell_comb \CPU|wb_stage|y[3]~1 (
// Equation(s):
// \CPU|wb_stage|y[3]~1_combout  = (\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|wmo [3]))) # (!\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|walu [3]))

	.dataa(\CPU|mw_reg|walu [3]),
	.datab(vcc),
	.datac(\CPU|mw_reg|wmo [3]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[3]~1 .lut_mask = 16'hF0AA;
defparam \CPU|wb_stage|y[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N21
cycloneii_lcell_ff \CPU|mw_reg|wrn[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|mrn [4]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wrn [4]));

// Location: LCFF_X36_Y23_N5
cycloneii_lcell_ff \CPU|mw_reg|wrn[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|mrn [3]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wrn [3]));

// Location: LCFF_X36_Y23_N7
cycloneii_lcell_ff \CPU|mw_reg|wwreg (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|mwreg~regout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wwreg~regout ));

// Location: LCCOMB_X40_Y23_N8
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~10 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~10_combout  = (!\CPU|mw_reg|wrn [0] & (!\CPU|mw_reg|wrn [4] & (!\CPU|mw_reg|wrn [3] & \CPU|mw_reg|wwreg~regout )))

	.dataa(\CPU|mw_reg|wrn [0]),
	.datab(\CPU|mw_reg|wrn [4]),
	.datac(\CPU|mw_reg|wrn [3]),
	.datad(\CPU|mw_reg|wwreg~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~10 .lut_mask = 16'h0100;
defparam \CPU|id_stage|rf|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N11
cycloneii_lcell_ff \CPU|mw_reg|wrn[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|mrn [2]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wrn [2]));

// Location: LCCOMB_X41_Y16_N6
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~11 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~11_combout  = (\CPU|mw_reg|wrn [1] & (\CPU|id_stage|rf|Decoder0~10_combout  & !\CPU|mw_reg|wrn [2]))

	.dataa(\CPU|mw_reg|wrn [1]),
	.datab(\CPU|id_stage|rf|Decoder0~10_combout ),
	.datac(vcc),
	.datad(\CPU|mw_reg|wrn [2]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~11 .lut_mask = 16'h0088;
defparam \CPU|id_stage|rf|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y15_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][3]~regout ));

// Location: LCFF_X36_Y23_N31
cycloneii_lcell_ff \CPU|mw_reg|wrn[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|mrn [0]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wrn [0]));

// Location: LCCOMB_X36_Y23_N6
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~12 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~12_combout  = (!\CPU|mw_reg|wrn [4] & (!\CPU|mw_reg|wrn [3] & (\CPU|mw_reg|wwreg~regout  & \CPU|mw_reg|wrn [0])))

	.dataa(\CPU|mw_reg|wrn [4]),
	.datab(\CPU|mw_reg|wrn [3]),
	.datac(\CPU|mw_reg|wwreg~regout ),
	.datad(\CPU|mw_reg|wrn [0]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~12 .lut_mask = 16'h1000;
defparam \CPU|id_stage|rf|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N22
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~17 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~17_combout  = (!\CPU|mw_reg|wrn [1] & (\CPU|id_stage|rf|Decoder0~12_combout  & !\CPU|mw_reg|wrn [2]))

	.dataa(\CPU|mw_reg|wrn [1]),
	.datab(\CPU|id_stage|rf|Decoder0~12_combout ),
	.datac(vcc),
	.datad(\CPU|mw_reg|wrn [2]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~17 .lut_mask = 16'h0044;
defparam \CPU|id_stage|rf|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y15_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][3]~regout ));

// Location: LCCOMB_X36_Y15_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~14_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|data_b|Mux6~4_combout )) # (!\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux6~4_combout  & (\CPU|id_stage|rf|register[2][3]~regout )) # 
// (!\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|rf|register[1][3]~regout )))))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[2][3]~regout ),
	.datad(\CPU|id_stage|rf|register[1][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~14 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N14
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~14 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~14_combout  = (\CPU|mw_reg|wrn [1] & (\CPU|id_stage|rf|Decoder0~10_combout  & \CPU|mw_reg|wrn [2]))

	.dataa(\CPU|mw_reg|wrn [1]),
	.datab(\CPU|id_stage|rf|Decoder0~10_combout ),
	.datac(vcc),
	.datad(\CPU|mw_reg|wrn [2]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~14 .lut_mask = 16'h8800;
defparam \CPU|id_stage|rf|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y14_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][3]~regout ));

// Location: LCCOMB_X37_Y14_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[7][3]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[7][3]~feeder_combout  = \CPU|wb_stage|y[3]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[3]~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[7][3]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N23
cycloneii_lcell_ff \CPU|mw_reg|wrn[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|mrn [1]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wrn [1]));

// Location: LCCOMB_X40_Y16_N14
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~16 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~16_combout  = (\CPU|mw_reg|wrn [2] & (\CPU|mw_reg|wrn [1] & \CPU|id_stage|rf|Decoder0~12_combout ))

	.dataa(\CPU|mw_reg|wrn [2]),
	.datab(\CPU|mw_reg|wrn [1]),
	.datac(vcc),
	.datad(\CPU|id_stage|rf|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~16 .lut_mask = 16'h8800;
defparam \CPU|id_stage|rf|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y14_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[7][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][3]~regout ));

// Location: LCCOMB_X41_Y16_N28
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~15 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~15_combout  = (!\CPU|mw_reg|wrn [1] & (\CPU|id_stage|rf|Decoder0~10_combout  & \CPU|mw_reg|wrn [2]))

	.dataa(\CPU|mw_reg|wrn [1]),
	.datab(\CPU|id_stage|rf|Decoder0~10_combout ),
	.datac(vcc),
	.datad(\CPU|mw_reg|wrn [2]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~15 .lut_mask = 16'h4400;
defparam \CPU|id_stage|rf|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y14_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][3]~regout ));

// Location: LCCOMB_X41_Y16_N24
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~13 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~13_combout  = (!\CPU|mw_reg|wrn [1] & (\CPU|id_stage|rf|Decoder0~12_combout  & \CPU|mw_reg|wrn [2]))

	.dataa(\CPU|mw_reg|wrn [1]),
	.datab(\CPU|id_stage|rf|Decoder0~12_combout ),
	.datac(vcc),
	.datad(\CPU|mw_reg|wrn [2]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~13 .lut_mask = 16'h4400;
defparam \CPU|id_stage|rf|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y14_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][3]~regout ));

// Location: LCCOMB_X38_Y14_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~12_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[5][3]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[4][3]~regout )))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[4][3]~regout ),
	.datad(\CPU|id_stage|rf|register[5][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~12 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~13_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux28~12_combout  & ((\CPU|id_stage|rf|register[7][3]~regout ))) # (!\CPU|id_stage|data_b|Mux28~12_combout  & (\CPU|id_stage|rf|register[6][3]~regout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux28~12_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[6][3]~regout ),
	.datac(\CPU|id_stage|rf|register[7][3]~regout ),
	.datad(\CPU|id_stage|data_b|Mux28~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~15_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux28~14_combout  & (\CPU|id_stage|rf|register[3][3]~regout )) # (!\CPU|id_stage|data_b|Mux28~14_combout  & ((\CPU|id_stage|data_b|Mux28~13_combout 
// ))))) # (!\CPU|id_stage|data_b|Mux6~5_combout  & (((\CPU|id_stage|data_b|Mux28~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[3][3]~regout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|data_b|Mux28~14_combout ),
	.datad(\CPU|id_stage|data_b|Mux28~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~15 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y15_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[8][3]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[8][3]~feeder_combout  = \CPU|wb_stage|y[3]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[3]~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[8][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[8][3]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[8][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N4
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~0 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~0_combout  = (!\CPU|mw_reg|wrn [0] & (!\CPU|mw_reg|wrn [4] & (\CPU|mw_reg|wrn [3] & \CPU|mw_reg|wwreg~regout )))

	.dataa(\CPU|mw_reg|wrn [0]),
	.datab(\CPU|mw_reg|wrn [4]),
	.datac(\CPU|mw_reg|wrn [3]),
	.datad(\CPU|mw_reg|wwreg~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~0 .lut_mask = 16'h1000;
defparam \CPU|id_stage|rf|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N20
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~4 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~4_combout  = (!\CPU|mw_reg|wrn [1] & (!\CPU|mw_reg|wrn [2] & \CPU|id_stage|rf|Decoder0~0_combout ))

	.dataa(\CPU|mw_reg|wrn [1]),
	.datab(\CPU|mw_reg|wrn [2]),
	.datac(vcc),
	.datad(\CPU|id_stage|rf|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~4 .lut_mask = 16'h1100;
defparam \CPU|id_stage|rf|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y15_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[8][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][3]~regout ));

// Location: LCCOMB_X44_Y17_N16
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~1 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~1_combout  = (\CPU|mw_reg|wrn [1] & (!\CPU|mw_reg|wrn [2] & \CPU|id_stage|rf|Decoder0~0_combout ))

	.dataa(\CPU|mw_reg|wrn [1]),
	.datab(\CPU|mw_reg|wrn [2]),
	.datac(vcc),
	.datad(\CPU|id_stage|rf|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~1 .lut_mask = 16'h2200;
defparam \CPU|id_stage|rf|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y15_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][3]~regout ));

// Location: LCCOMB_X47_Y15_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~10_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[10][3]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[8][3]~regout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[8][3]~regout ),
	.datad(\CPU|id_stage|rf|register[10][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~10 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~2 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~2_combout  = (\CPU|mw_reg|wrn [0] & (!\CPU|mw_reg|wrn [4] & (\CPU|mw_reg|wrn [3] & \CPU|mw_reg|wwreg~regout )))

	.dataa(\CPU|mw_reg|wrn [0]),
	.datab(\CPU|mw_reg|wrn [4]),
	.datac(\CPU|mw_reg|wrn [3]),
	.datad(\CPU|mw_reg|wwreg~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~2 .lut_mask = 16'h2000;
defparam \CPU|id_stage|rf|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~5 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~5_combout  = (\CPU|mw_reg|wrn [1] & (!\CPU|mw_reg|wrn [2] & \CPU|id_stage|rf|Decoder0~2_combout ))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wrn [1]),
	.datac(\CPU|mw_reg|wrn [2]),
	.datad(\CPU|id_stage|rf|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~5 .lut_mask = 16'h0C00;
defparam \CPU|id_stage|rf|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y15_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][3]~regout ));

// Location: LCCOMB_X40_Y23_N16
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~3 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~3_combout  = (!\CPU|mw_reg|wrn [1] & (!\CPU|mw_reg|wrn [2] & \CPU|id_stage|rf|Decoder0~2_combout ))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wrn [1]),
	.datac(\CPU|mw_reg|wrn [2]),
	.datad(\CPU|id_stage|rf|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~3 .lut_mask = 16'h0300;
defparam \CPU|id_stage|rf|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y15_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][3]~regout ));

// Location: LCCOMB_X48_Y15_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux28~10_combout  & (\CPU|id_stage|rf|register[11][3]~regout )) # (!\CPU|id_stage|data_b|Mux28~10_combout  & ((\CPU|id_stage|rf|register[9][3]~regout ))))) # 
// (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|data_b|Mux28~10_combout ))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux28~10_combout ),
	.datac(\CPU|id_stage|rf|register[11][3]~regout ),
	.datad(\CPU|id_stage|rf|register[9][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~11 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~16_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & (\CPU|id_stage|data_b|Mux6~2_combout )) # (!\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux28~11_combout ))) # 
// (!\CPU|id_stage|data_b|Mux6~2_combout  & (\CPU|id_stage|data_b|Mux28~15_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux28~15_combout ),
	.datad(\CPU|id_stage|data_b|Mux28~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~16 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N4
cycloneii_lcell_comb \CPU|id_stage|rf|register[30][3]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[30][3]~feeder_combout  = \CPU|wb_stage|y[3]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[3]~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[30][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[30][3]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[30][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~27 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~27_combout  = (!\CPU|mw_reg|wrn [0] & (\CPU|mw_reg|wrn [4] & (\CPU|mw_reg|wrn [3] & \CPU|mw_reg|wwreg~regout )))

	.dataa(\CPU|mw_reg|wrn [0]),
	.datab(\CPU|mw_reg|wrn [4]),
	.datac(\CPU|mw_reg|wrn [3]),
	.datad(\CPU|mw_reg|wwreg~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~27 .lut_mask = 16'h4000;
defparam \CPU|id_stage|rf|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N12
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~30 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~30_combout  = (\CPU|mw_reg|wrn [2] & (\CPU|mw_reg|wrn [1] & \CPU|id_stage|rf|Decoder0~27_combout ))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wrn [2]),
	.datac(\CPU|mw_reg|wrn [1]),
	.datad(\CPU|id_stage|rf|Decoder0~27_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~30 .lut_mask = 16'hC000;
defparam \CPU|id_stage|rf|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[30][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][3]~regout ));

// Location: LCCOMB_X47_Y20_N18
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~28 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~28_combout  = (!\CPU|mw_reg|wrn [2] & (\CPU|mw_reg|wrn [1] & \CPU|id_stage|rf|Decoder0~27_combout ))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wrn [2]),
	.datac(\CPU|mw_reg|wrn [1]),
	.datad(\CPU|id_stage|rf|Decoder0~27_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~28 .lut_mask = 16'h3000;
defparam \CPU|id_stage|rf|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][3]~regout ));

// Location: LCCOMB_X43_Y19_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[18][3]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[18][3]~feeder_combout  = \CPU|wb_stage|y[3]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[3]~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[18][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[18][3]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[18][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~25 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~25_combout  = (\CPU|mw_reg|wrn [4] & (!\CPU|mw_reg|wrn [0] & (!\CPU|mw_reg|wrn [3] & \CPU|mw_reg|wwreg~regout )))

	.dataa(\CPU|mw_reg|wrn [4]),
	.datab(\CPU|mw_reg|wrn [0]),
	.datac(\CPU|mw_reg|wrn [3]),
	.datad(\CPU|mw_reg|wwreg~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~25 .lut_mask = 16'h0200;
defparam \CPU|id_stage|rf|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N6
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~29 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~29_combout  = (!\CPU|mw_reg|wrn [2] & (\CPU|mw_reg|wrn [1] & \CPU|id_stage|rf|Decoder0~25_combout ))

	.dataa(\CPU|mw_reg|wrn [2]),
	.datab(\CPU|mw_reg|wrn [1]),
	.datac(vcc),
	.datad(\CPU|id_stage|rf|Decoder0~25_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~29 .lut_mask = 16'h4400;
defparam \CPU|id_stage|rf|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[18][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][3]~regout ));

// Location: LCCOMB_X42_Y19_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~0_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[26][3]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[18][3]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[26][3]~regout ),
	.datad(\CPU|id_stage|rf|register[18][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N28
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~26 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~26_combout  = (\CPU|mw_reg|wrn [1] & (\CPU|id_stage|rf|Decoder0~25_combout  & \CPU|mw_reg|wrn [2]))

	.dataa(\CPU|mw_reg|wrn [1]),
	.datab(vcc),
	.datac(\CPU|id_stage|rf|Decoder0~25_combout ),
	.datad(\CPU|mw_reg|wrn [2]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~26 .lut_mask = 16'hA000;
defparam \CPU|id_stage|rf|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y16_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][3]~regout ));

// Location: LCCOMB_X44_Y19_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~1_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux28~0_combout  & (\CPU|id_stage|rf|register[30][3]~regout )) # (!\CPU|id_stage|data_b|Mux28~0_combout  & ((\CPU|id_stage|rf|register[22][3]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux28~0_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[30][3]~regout ),
	.datac(\CPU|id_stage|data_b|Mux28~0_combout ),
	.datad(\CPU|id_stage|rf|register[22][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~1 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~21 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~21_combout  = (\CPU|mw_reg|wrn [0] & (\CPU|mw_reg|wrn [4] & (!\CPU|mw_reg|wrn [3] & \CPU|mw_reg|wwreg~regout )))

	.dataa(\CPU|mw_reg|wrn [0]),
	.datab(\CPU|mw_reg|wrn [4]),
	.datac(\CPU|mw_reg|wrn [3]),
	.datad(\CPU|mw_reg|wwreg~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~21 .lut_mask = 16'h0800;
defparam \CPU|id_stage|rf|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N18
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~36 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~36_combout  = (\CPU|mw_reg|wrn [1] & (\CPU|id_stage|rf|Decoder0~21_combout  & \CPU|mw_reg|wrn [2]))

	.dataa(\CPU|mw_reg|wrn [1]),
	.datab(\CPU|id_stage|rf|Decoder0~21_combout ),
	.datac(vcc),
	.datad(\CPU|mw_reg|wrn [2]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~36 .lut_mask = 16'h8800;
defparam \CPU|id_stage|rf|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][3]~regout ));

// Location: LCCOMB_X48_Y19_N20
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~37 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~37_combout  = (\CPU|mw_reg|wrn [1] & (\CPU|id_stage|rf|Decoder0~21_combout  & !\CPU|mw_reg|wrn [2]))

	.dataa(\CPU|mw_reg|wrn [1]),
	.datab(\CPU|id_stage|rf|Decoder0~21_combout ),
	.datac(vcc),
	.datad(\CPU|mw_reg|wrn [2]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~37 .lut_mask = 16'h0088;
defparam \CPU|id_stage|rf|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][3]~regout ));

// Location: LCCOMB_X49_Y20_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~7_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[23][3]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[19][3]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[23][3]~regout ),
	.datad(\CPU|id_stage|rf|register[19][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~7 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~19 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~19_combout  = (\CPU|mw_reg|wrn [0] & (\CPU|mw_reg|wwreg~regout  & (\CPU|mw_reg|wrn [3] & \CPU|mw_reg|wrn [4])))

	.dataa(\CPU|mw_reg|wrn [0]),
	.datab(\CPU|mw_reg|wwreg~regout ),
	.datac(\CPU|mw_reg|wrn [3]),
	.datad(\CPU|mw_reg|wrn [4]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~19 .lut_mask = 16'h8000;
defparam \CPU|id_stage|rf|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N24
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~38 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~38_combout  = (\CPU|mw_reg|wrn [2] & (\CPU|mw_reg|wrn [1] & \CPU|id_stage|rf|Decoder0~19_combout ))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wrn [2]),
	.datac(\CPU|mw_reg|wrn [1]),
	.datad(\CPU|id_stage|rf|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~38 .lut_mask = 16'hC000;
defparam \CPU|id_stage|rf|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][3]~regout ));

// Location: LCCOMB_X47_Y20_N30
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~35 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~35_combout  = (!\CPU|mw_reg|wrn [2] & (\CPU|mw_reg|wrn [1] & \CPU|id_stage|rf|Decoder0~19_combout ))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wrn [2]),
	.datac(\CPU|mw_reg|wrn [1]),
	.datad(\CPU|id_stage|rf|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~35 .lut_mask = 16'h3000;
defparam \CPU|id_stage|rf|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][3]~regout ));

// Location: LCCOMB_X49_Y20_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~8_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux28~7_combout  & (\CPU|id_stage|rf|register[31][3]~regout )) # (!\CPU|id_stage|data_b|Mux28~7_combout  & ((\CPU|id_stage|rf|register[27][3]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|data_b|Mux28~7_combout ))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|data_b|Mux28~7_combout ),
	.datac(\CPU|id_stage|rf|register[31][3]~regout ),
	.datad(\CPU|id_stage|rf|register[27][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~8 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N16
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~22 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~22_combout  = (!\CPU|mw_reg|wrn [1] & (\CPU|id_stage|rf|Decoder0~21_combout  & \CPU|mw_reg|wrn [2]))

	.dataa(\CPU|mw_reg|wrn [1]),
	.datab(\CPU|id_stage|rf|Decoder0~21_combout ),
	.datac(vcc),
	.datad(\CPU|mw_reg|wrn [2]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~22 .lut_mask = 16'h4400;
defparam \CPU|id_stage|rf|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y16_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][3]~regout ));

// Location: LCCOMB_X48_Y19_N8
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~23 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~23_combout  = (!\CPU|mw_reg|wrn [1] & (\CPU|id_stage|rf|Decoder0~21_combout  & !\CPU|mw_reg|wrn [2]))

	.dataa(\CPU|mw_reg|wrn [1]),
	.datab(\CPU|id_stage|rf|Decoder0~21_combout ),
	.datac(vcc),
	.datad(\CPU|mw_reg|wrn [2]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~23 .lut_mask = 16'h0044;
defparam \CPU|id_stage|rf|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y16_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][3]~regout ));

// Location: LCCOMB_X48_Y16_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[21][3]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[17][3]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[21][3]~regout ),
	.datad(\CPU|id_stage|rf|register[17][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N16
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~24 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~24_combout  = (!\CPU|mw_reg|wrn [1] & (\CPU|id_stage|rf|Decoder0~19_combout  & \CPU|mw_reg|wrn [2]))

	.dataa(\CPU|mw_reg|wrn [1]),
	.datab(\CPU|id_stage|rf|Decoder0~19_combout ),
	.datac(vcc),
	.datad(\CPU|mw_reg|wrn [2]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~24 .lut_mask = 16'h4400;
defparam \CPU|id_stage|rf|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y16_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][3]~regout ));

// Location: LCCOMB_X49_Y19_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux28~2_combout  & ((\CPU|id_stage|rf|register[29][3]~regout ))) # (!\CPU|id_stage|data_b|Mux28~2_combout  & (\CPU|id_stage|rf|register[25][3]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux28~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[25][3]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|data_b|Mux28~2_combout ),
	.datad(\CPU|id_stage|rf|register[29][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~3 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_b|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~34 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~34_combout  = (\CPU|id_stage|rf|Decoder0~27_combout  & (\CPU|mw_reg|wrn [2] & !\CPU|mw_reg|wrn [1]))

	.dataa(vcc),
	.datab(\CPU|id_stage|rf|Decoder0~27_combout ),
	.datac(\CPU|mw_reg|wrn [2]),
	.datad(\CPU|mw_reg|wrn [1]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~34 .lut_mask = 16'h00C0;
defparam \CPU|id_stage|rf|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][3]~regout ));

// Location: LCCOMB_X40_Y23_N28
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~32 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~32_combout  = (\CPU|id_stage|rf|Decoder0~27_combout  & (!\CPU|mw_reg|wrn [2] & !\CPU|mw_reg|wrn [1]))

	.dataa(\CPU|id_stage|rf|Decoder0~27_combout ),
	.datab(\CPU|mw_reg|wrn [2]),
	.datac(vcc),
	.datad(\CPU|mw_reg|wrn [1]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~32 .lut_mask = 16'h0022;
defparam \CPU|id_stage|rf|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y23_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][3]~regout ));

// Location: LCCOMB_X40_Y23_N12
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~33 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~33_combout  = (!\CPU|mw_reg|wrn [1] & (!\CPU|mw_reg|wrn [2] & \CPU|id_stage|rf|Decoder0~25_combout ))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wrn [1]),
	.datac(\CPU|mw_reg|wrn [2]),
	.datad(\CPU|id_stage|rf|Decoder0~25_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~33 .lut_mask = 16'h0300;
defparam \CPU|id_stage|rf|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y23_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][3]~regout ));

// Location: LCCOMB_X44_Y23_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~4_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][3]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[16][3]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[24][3]~regout ),
	.datad(\CPU|id_stage|rf|register[16][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~4 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux28~4_combout  & ((\CPU|id_stage|rf|register[28][3]~regout ))) # (!\CPU|id_stage|data_b|Mux28~4_combout  & (\CPU|id_stage|rf|register[20][3]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux28~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[20][3]~regout ),
	.datab(\CPU|id_stage|rf|register[28][3]~regout ),
	.datac(\CPU|inst_reg|inst [18]),
	.datad(\CPU|id_stage|data_b|Mux28~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~5 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_b|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~6_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|data_b|Mux28~3_combout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux28~5_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux28~3_combout ),
	.datad(\CPU|id_stage|data_b|Mux28~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~6 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~9_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux28~6_combout  & ((\CPU|id_stage|data_b|Mux28~8_combout ))) # (!\CPU|id_stage|data_b|Mux28~6_combout  & (\CPU|id_stage|data_b|Mux28~1_combout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux28~6_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|data_b|Mux28~1_combout ),
	.datac(\CPU|id_stage|data_b|Mux28~8_combout ),
	.datad(\CPU|id_stage|data_b|Mux28~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~9 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~19_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux28~16_combout  & (\CPU|id_stage|data_b|Mux28~18_combout )) # (!\CPU|id_stage|data_b|Mux28~16_combout  & ((\CPU|id_stage|data_b|Mux28~9_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~3_combout  & (((\CPU|id_stage|data_b|Mux28~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux28~18_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux28~16_combout ),
	.datad(\CPU|id_stage|data_b|Mux28~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~19 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~20_combout  = (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y[3]~96_combout )) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// ((\CPU|id_stage|data_b|Mux28~19_combout ))))) # (!\CPU|id_stage|data_b|Mux6~1_combout  & (\CPU|id_stage|fw_instance|fwdb[0]~5_combout ))

	.dataa(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datab(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[3]~96_combout ),
	.datad(\CPU|id_stage|data_b|Mux28~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28~20 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux28~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux28 (
// Equation(s):
// \CPU|id_stage|data_b|Mux28~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux28~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[3]~1_combout ))) # (!\CPU|id_stage|data_b|Mux28~20_combout  & (\CPU|em_reg|malu [3])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux28~20_combout ))))

	.dataa(\CPU|em_reg|malu [3]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[3]~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux28~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux28~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux28 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N28
cycloneii_lcell_comb \CPU|de_reg|eb[3]~feeder (
// Equation(s):
// \CPU|de_reg|eb[3]~feeder_combout  = \CPU|id_stage|data_b|Mux28~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|data_b|Mux28~combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|eb[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|eb[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|eb[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y15_N29
cycloneii_lcell_ff \CPU|de_reg|eb[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|eb[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [3]));

// Location: LCCOMB_X34_Y15_N22
cycloneii_lcell_comb \CPU|em_reg|mb[3]~feeder (
// Equation(s):
// \CPU|em_reg|mb[3]~feeder_combout  = \CPU|de_reg|eb [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|eb [3]),
	.cin(gnd),
	.combout(\CPU|em_reg|mb[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|mb[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|mb[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y15_N23
cycloneii_lcell_ff \CPU|em_reg|mb[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|mb[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [3]));

// Location: LCCOMB_X30_Y22_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~283 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~283_combout  = (\CPU|de_reg|ealuc [3] & (!\CPU|exe_stage|judge_ealu|y[6]~19_combout  & (\CPU|de_reg|ealuc [2] & \CPU|de_reg|ealuc [0])))

	.dataa(\CPU|de_reg|ealuc [3]),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.datac(\CPU|de_reg|ealuc [2]),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~283_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~283 .lut_mask = 16'h2000;
defparam \CPU|exe_stage|judge_ealu|y[6]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~18 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~18_combout  = (\CPU|de_reg|ealuc [3] & \CPU|de_reg|ealuc [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuc [3]),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~18 .lut_mask = 16'hF000;
defparam \CPU|exe_stage|judge_ealu|y[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~25 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~25_combout  = (\CPU|de_reg|ealuc [2] & ((\CPU|exe_stage|judge_ealu|y[6]~19_combout ) # ((!\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ) # (!\CPU|exe_stage|judge_ealu|y[6]~18_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ),
	.datad(\CPU|de_reg|ealuc [2]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~25 .lut_mask = 16'hBF00;
defparam \CPU|exe_stage|judge_ealu|y[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N17
cycloneii_lcell_ff \CPU|de_reg|eimm[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|inst_reg|inst [4]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [4]));

// Location: LCCOMB_X31_Y19_N16
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[4]~4 (
// Equation(s):
// \CPU|exe_stage|muxb|y[4]~4_combout  = (\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [4]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [4]))

	.dataa(\CPU|de_reg|eb [4]),
	.datab(vcc),
	.datac(\CPU|de_reg|eimm [4]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[4]~4 .lut_mask = 16'hF0AA;
defparam \CPU|exe_stage|muxb|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N21
cycloneii_lcell_ff \CPU|de_reg|ea[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux27~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [4]));

// Location: LCCOMB_X30_Y21_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~137 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~137_combout  = \CPU|exe_stage|muxb|y[4]~4_combout  $ (((\CPU|de_reg|eshift~regout  & (\CPU|de_reg|eimm [10])) # (!\CPU|de_reg|eshift~regout  & ((\CPU|de_reg|ea [4])))))

	.dataa(\CPU|de_reg|eimm [10]),
	.datab(\CPU|de_reg|eshift~regout ),
	.datac(\CPU|exe_stage|muxb|y[4]~4_combout ),
	.datad(\CPU|de_reg|ea [4]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~137 .lut_mask = 16'h4B78;
defparam \CPU|exe_stage|pipe_alu|s~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~284 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~284_combout  = ((\CPU|de_reg|ealuc [0] & ((\CPU|exe_stage|judge_ealu|y[6]~19_combout ) # (!\CPU|de_reg|ealuc [3])))) # (!\CPU|de_reg|ealuc [2])

	.dataa(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.datab(\CPU|de_reg|ealuc [3]),
	.datac(\CPU|de_reg|ealuc [2]),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~284_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~284 .lut_mask = 16'hBF0F;
defparam \CPU|exe_stage|judge_ealu|y[6]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[4]~58 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[4]~58_combout  = (\CPU|exe_stage|judge_ealu|y[6]~25_combout  & (\CPU|exe_stage|judge_ealu|y[4]~57_combout  & ((\CPU|exe_stage|judge_ealu|y[6]~284_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~25_combout  & 
// (((\CPU|exe_stage|pipe_alu|s~137_combout ) # (!\CPU|exe_stage|judge_ealu|y[6]~284_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[4]~57_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~25_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~137_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~284_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[4]~58 .lut_mask = 16'hB833;
defparam \CPU|exe_stage|judge_ealu|y[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneii_lcell_comb \CPU|id_stage|cu|comb~4 (
// Equation(s):
// \CPU|id_stage|cu|comb~4_combout  = (!\CPU|inst_reg|inst [30] & !\CPU|inst_reg|inst [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|inst_reg|inst [30]),
	.datad(\CPU|inst_reg|inst [31]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|comb~4 .lut_mask = 16'h000F;
defparam \CPU|id_stage|cu|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N4
cycloneii_lcell_comb \CPU|id_stage|cu|comb~5 (
// Equation(s):
// \CPU|id_stage|cu|comb~5_combout  = (!\CPU|inst_reg|inst [27] & (\CPU|inst_reg|inst [28] & (\CPU|id_stage|cu|comb~4_combout  & !\CPU|inst_reg|inst [29])))

	.dataa(\CPU|inst_reg|inst [27]),
	.datab(\CPU|inst_reg|inst [28]),
	.datac(\CPU|id_stage|cu|comb~4_combout ),
	.datad(\CPU|inst_reg|inst [29]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|comb~5 .lut_mask = 16'h0040;
defparam \CPU|id_stage|cu|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneii_lcell_comb \CPU|id_stage|cu|i_ori~0 (
// Equation(s):
// \CPU|id_stage|cu|i_ori~0_combout  = (!\CPU|inst_reg|inst [28] & (\CPU|inst_reg|inst [29] & \CPU|id_stage|cu|comb~1_combout ))

	.dataa(vcc),
	.datab(\CPU|inst_reg|inst [28]),
	.datac(\CPU|inst_reg|inst [29]),
	.datad(\CPU|id_stage|cu|comb~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|i_ori~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|i_ori~0 .lut_mask = 16'h3000;
defparam \CPU|id_stage|cu|i_ori~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N26
cycloneii_lcell_comb \CPU|id_stage|offset[18]~0 (
// Equation(s):
// \CPU|id_stage|offset[18]~0_combout  = (\CPU|inst_reg|inst [15] & (((\CPU|id_stage|cu|comb~5_combout ) # (\CPU|id_stage|cu|i_ori~0_combout )) # (!\CPU|id_stage|cu|aluimm~1_combout )))

	.dataa(\CPU|inst_reg|inst [15]),
	.datab(\CPU|id_stage|cu|aluimm~1_combout ),
	.datac(\CPU|id_stage|cu|comb~5_combout ),
	.datad(\CPU|id_stage|cu|i_ori~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|offset[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|offset[18]~0 .lut_mask = 16'hAAA2;
defparam \CPU|id_stage|offset[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N29
cycloneii_lcell_ff \CPU|de_reg|eimm[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|id_stage|offset[18]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [31]));

// Location: LCCOMB_X35_Y19_N30
cycloneii_lcell_comb \CPU|inst_reg|inst~29 (
// Equation(s):
// \CPU|inst_reg|inst~29_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [9] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(vcc),
	.datab(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [9]),
	.datac(vcc),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~29 .lut_mask = 16'h00CC;
defparam \CPU|inst_reg|inst~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N31
cycloneii_lcell_ff \CPU|inst_reg|inst[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~29_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [9]));

// Location: LCFF_X33_Y15_N5
cycloneii_lcell_ff \CPU|de_reg|eimm[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|inst_reg|inst [9]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [9]));

// Location: LCFF_X34_Y15_N21
cycloneii_lcell_ff \CPU|de_reg|ea[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux28~21_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [3]));

// Location: LCCOMB_X33_Y15_N26
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[3]~3 (
// Equation(s):
// \CPU|exe_stage|muxa|y[3]~3_combout  = (\CPU|de_reg|eshift~regout  & (\CPU|de_reg|eimm [9])) # (!\CPU|de_reg|eshift~regout  & ((\CPU|de_reg|ea [3])))

	.dataa(vcc),
	.datab(\CPU|de_reg|eimm [9]),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [3]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[3]~3 .lut_mask = 16'hCFC0;
defparam \CPU|exe_stage|muxa|y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux0~7 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux0~7_combout  = (\CPU|de_reg|ealuc [0] & ((\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [31])))))

	.dataa(\CPU|de_reg|eimm [31]),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|de_reg|eb [31]),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux0~7 .lut_mask = 16'hB800;
defparam \CPU|exe_stage|pipe_alu|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux0~8 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux0~8_combout  = (\CPU|exe_stage|pipe_alu|Mux0~7_combout  & ((\CPU|de_reg|ealuc [3]) # ((\CPU|exe_stage|pipe_alu|Mux16~2_combout  & \CPU|exe_stage|judge_ealu|y[6]~19_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Mux16~2_combout ),
	.datab(\CPU|de_reg|ealuc [3]),
	.datac(\CPU|exe_stage|pipe_alu|Mux0~7_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux0~8 .lut_mask = 16'hE0C0;
defparam \CPU|exe_stage|pipe_alu|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux0~9 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux0~9_combout  = (\CPU|exe_stage|pipe_alu|Mux0~8_combout ) # ((\CPU|exe_stage|muxb|y[15]~18_combout  & (!\CPU|de_reg|ealuc [0] & !\CPU|de_reg|ealuc [3])))

	.dataa(\CPU|exe_stage|muxb|y[15]~18_combout ),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|de_reg|ealuc [3]),
	.datad(\CPU|exe_stage|pipe_alu|Mux0~8_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux0~9 .lut_mask = 16'hFF02;
defparam \CPU|exe_stage|pipe_alu|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~23 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~23_combout  = (\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|ad4|y[5]~6_combout )) # (!\CPU|de_reg|ejal~regout  & ((\CPU|exe_stage|judge_ealu|y[5]~54_combout )))

	.dataa(\CPU|exe_stage|ad4|y[5]~6_combout ),
	.datab(\CPU|de_reg|ejal~regout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y[5]~54_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~23 .lut_mask = 16'hBB88;
defparam \CPU|id_stage|data_b|Mux26~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N31
cycloneii_lcell_ff \CPU|mw_reg|walu[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [5]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [5]));

// Location: LCFF_X34_Y20_N23
cycloneii_lcell_ff \CPU|mw_reg|wmo[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|mem_stage|mem_io_mux|y[5]~6_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [5]));

// Location: LCCOMB_X38_Y20_N22
cycloneii_lcell_comb \CPU|wb_stage|y[5]~6 (
// Equation(s):
// \CPU|wb_stage|y[5]~6_combout  = (\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|wmo [5]))) # (!\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|walu [5]))

	.dataa(\CPU|mw_reg|wm2reg~regout ),
	.datab(vcc),
	.datac(\CPU|mw_reg|walu [5]),
	.datad(\CPU|mw_reg|wmo [5]),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[5]~6 .lut_mask = 16'hFA50;
defparam \CPU|wb_stage|y[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[3][5]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[3][5]~feeder_combout  = \CPU|wb_stage|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[3][5]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~18 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~18_combout  = (!\CPU|mw_reg|wrn [2] & (\CPU|id_stage|rf|Decoder0~12_combout  & \CPU|mw_reg|wrn [1]))

	.dataa(\CPU|mw_reg|wrn [2]),
	.datab(\CPU|id_stage|rf|Decoder0~12_combout ),
	.datac(vcc),
	.datad(\CPU|mw_reg|wrn [1]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~18 .lut_mask = 16'h4400;
defparam \CPU|id_stage|rf|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[3][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][5]~regout ));

// Location: LCCOMB_X40_Y19_N30
cycloneii_lcell_comb \CPU|id_stage|rf|register[1][5]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[1][5]~feeder_combout  = \CPU|wb_stage|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[1][5]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[1][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][5]~regout ));

// Location: LCCOMB_X40_Y19_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[2][5]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[2][5]~feeder_combout  = \CPU|wb_stage|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[2][5]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[2][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][5]~regout ));

// Location: LCCOMB_X40_Y19_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~8_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & (((\CPU|id_stage|data_b|Mux6~4_combout )))) # (!\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|rf|register[2][5]~regout ))) # 
// (!\CPU|id_stage|data_b|Mux6~4_combout  & (\CPU|id_stage|rf|register[1][5]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|rf|register[1][5]~regout ),
	.datac(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datad(\CPU|id_stage|rf|register[2][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~8 .lut_mask = 16'hF4A4;
defparam \CPU|id_stage|data_b|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N4
cycloneii_lcell_comb \CPU|id_stage|rf|register[7][5]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[7][5]~feeder_combout  = \CPU|wb_stage|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[7][5]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y15_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[7][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][5]~regout ));

// Location: LCFF_X42_Y15_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][5]~regout ));

// Location: LCCOMB_X40_Y15_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[5][5]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[5][5]~feeder_combout  = \CPU|wb_stage|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[5][5]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y15_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[5][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][5]~regout ));

// Location: LCCOMB_X40_Y15_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~6_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[5][5]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[4][5]~regout )))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[4][5]~regout ),
	.datad(\CPU|id_stage|rf|register[5][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~7_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux26~6_combout  & ((\CPU|id_stage|rf|register[7][5]~regout ))) # (!\CPU|id_stage|data_b|Mux26~6_combout  & (\CPU|id_stage|rf|register[6][5]~regout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux26~6_combout ))))

	.dataa(\CPU|id_stage|rf|register[6][5]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[7][5]~regout ),
	.datad(\CPU|id_stage|data_b|Mux26~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~7 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~9_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux26~8_combout  & (\CPU|id_stage|rf|register[3][5]~regout )) # (!\CPU|id_stage|data_b|Mux26~8_combout  & ((\CPU|id_stage|data_b|Mux26~7_combout ))))) # 
// (!\CPU|id_stage|data_b|Mux6~5_combout  & (((\CPU|id_stage|data_b|Mux26~8_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|rf|register[3][5]~regout ),
	.datac(\CPU|id_stage|data_b|Mux26~8_combout ),
	.datad(\CPU|id_stage|data_b|Mux26~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~9 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~25 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~25_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [20] & ((\CPU|id_stage|data_b|Mux26~9_combout ))) # (!\CPU|inst_reg|inst [20] & (\CPU|id_stage|data_b|Mux26~5_combout )))) # (!\CPU|inst_reg|inst [19] & 
// (((\CPU|id_stage|data_b|Mux26~9_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux26~5_combout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|data_b|Mux26~9_combout ),
	.datad(\CPU|inst_reg|inst [20]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~25 .lut_mask = 16'hF0B8;
defparam \CPU|id_stage|data_b|Mux26~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N2
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~8 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~8_combout  = (!\CPU|mw_reg|wrn [1] & (\CPU|mw_reg|wrn [2] & \CPU|id_stage|rf|Decoder0~0_combout ))

	.dataa(\CPU|mw_reg|wrn [1]),
	.datab(vcc),
	.datac(\CPU|mw_reg|wrn [2]),
	.datad(\CPU|id_stage|rf|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~8 .lut_mask = 16'h5000;
defparam \CPU|id_stage|rf|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y13_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][5]~regout ));

// Location: LCCOMB_X40_Y23_N20
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~6 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~6_combout  = (\CPU|id_stage|rf|Decoder0~2_combout  & (!\CPU|mw_reg|wrn [1] & \CPU|mw_reg|wrn [2]))

	.dataa(\CPU|id_stage|rf|Decoder0~2_combout ),
	.datab(\CPU|mw_reg|wrn [1]),
	.datac(\CPU|mw_reg|wrn [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~6 .lut_mask = 16'h2020;
defparam \CPU|id_stage|rf|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y13_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][5]~regout ));

// Location: LCCOMB_X44_Y13_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~10_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[13][5]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[12][5]~regout )))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[12][5]~regout ),
	.datad(\CPU|id_stage|rf|register[13][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~10 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[15][5]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[15][5]~feeder_combout  = \CPU|wb_stage|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[15][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[15][5]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[15][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~9 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~9_combout  = (\CPU|mw_reg|wrn [1] & (\CPU|mw_reg|wrn [2] & \CPU|id_stage|rf|Decoder0~2_combout ))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wrn [1]),
	.datac(\CPU|mw_reg|wrn [2]),
	.datad(\CPU|id_stage|rf|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~9 .lut_mask = 16'hC000;
defparam \CPU|id_stage|rf|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y13_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[15][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][5]~regout ));

// Location: LCCOMB_X44_Y15_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~11_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux26~10_combout  & ((\CPU|id_stage|rf|register[15][5]~regout ))) # (!\CPU|id_stage|data_b|Mux26~10_combout  & (\CPU|id_stage|rf|register[14][5]~regout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux26~10_combout ))))

	.dataa(\CPU|id_stage|rf|register[14][5]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux26~10_combout ),
	.datad(\CPU|id_stage|rf|register[15][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~11 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_b|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y19_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][5]~regout ));

// Location: LCFF_X48_Y19_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][5]~regout ));

// Location: LCCOMB_X47_Y19_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~19_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[23][5]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[19][5]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[23][5]~regout ),
	.datad(\CPU|id_stage|rf|register[19][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~19 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][5]~regout ));

// Location: LCFF_X47_Y21_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][5]~regout ));

// Location: LCCOMB_X47_Y21_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~20_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux26~19_combout  & ((\CPU|id_stage|rf|register[31][5]~regout ))) # (!\CPU|id_stage|data_b|Mux26~19_combout  & (\CPU|id_stage|rf|register[27][5]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|data_b|Mux26~19_combout ))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|data_b|Mux26~19_combout ),
	.datac(\CPU|id_stage|rf|register[27][5]~regout ),
	.datad(\CPU|id_stage|rf|register[31][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~20 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_b|Mux26~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneii_lcell_comb \CPU|id_stage|rf|register[20][5]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[20][5]~feeder_combout  = \CPU|wb_stage|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[20][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[20][5]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[20][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~31 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~31_combout  = (\CPU|id_stage|rf|Decoder0~25_combout  & (!\CPU|mw_reg|wrn [1] & \CPU|mw_reg|wrn [2]))

	.dataa(vcc),
	.datab(\CPU|id_stage|rf|Decoder0~25_combout ),
	.datac(\CPU|mw_reg|wrn [1]),
	.datad(\CPU|mw_reg|wrn [2]),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~31 .lut_mask = 16'h0C00;
defparam \CPU|id_stage|rf|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[20][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][5]~regout ));

// Location: LCFF_X44_Y23_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][5]~regout ));

// Location: LCFF_X44_Y23_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][5]~regout ));

// Location: LCCOMB_X44_Y23_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~16_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][5]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[16][5]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[24][5]~regout ),
	.datad(\CPU|id_stage|rf|register[16][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~17_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux26~16_combout  & (\CPU|id_stage|rf|register[28][5]~regout )) # (!\CPU|id_stage|data_b|Mux26~16_combout  & ((\CPU|id_stage|rf|register[20][5]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux26~16_combout ))))

	.dataa(\CPU|id_stage|rf|register[28][5]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[20][5]~regout ),
	.datad(\CPU|id_stage|data_b|Mux26~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~17 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y18_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][5]~regout ));

// Location: LCFF_X48_Y18_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][5]~regout ));

// Location: LCCOMB_X49_Y18_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~14_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[21][5]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[17][5]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[17][5]~regout ),
	.datad(\CPU|id_stage|rf|register[21][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N22
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~20 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~20_combout  = (!\CPU|mw_reg|wrn [1] & (!\CPU|mw_reg|wrn [2] & \CPU|id_stage|rf|Decoder0~19_combout ))

	.dataa(\CPU|mw_reg|wrn [1]),
	.datab(\CPU|mw_reg|wrn [2]),
	.datac(vcc),
	.datad(\CPU|id_stage|rf|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~20 .lut_mask = 16'h1100;
defparam \CPU|id_stage|rf|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y18_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][5]~regout ));

// Location: LCFF_X48_Y18_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][5]~regout ));

// Location: LCCOMB_X49_Y18_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~15_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux26~14_combout  & ((\CPU|id_stage|rf|register[29][5]~regout ))) # (!\CPU|id_stage|data_b|Mux26~14_combout  & (\CPU|id_stage|rf|register[25][5]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|data_b|Mux26~14_combout ))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|data_b|Mux26~14_combout ),
	.datac(\CPU|id_stage|rf|register[25][5]~regout ),
	.datad(\CPU|id_stage|rf|register[29][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~15 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_b|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~18_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|data_b|Mux26~15_combout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|data_b|Mux26~17_combout )))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux26~17_combout ),
	.datad(\CPU|id_stage|data_b|Mux26~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~18 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~21 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~21_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux26~18_combout  & ((\CPU|id_stage|data_b|Mux26~20_combout ))) # (!\CPU|id_stage|data_b|Mux26~18_combout  & (\CPU|id_stage|data_b|Mux26~13_combout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux26~18_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux26~13_combout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux26~20_combout ),
	.datad(\CPU|id_stage|data_b|Mux26~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~21 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux26~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~26 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~26_combout  = (\CPU|inst_reg|inst [20] & (((\CPU|id_stage|data_b|Mux26~21_combout )))) # (!\CPU|inst_reg|inst [20] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|data_b|Mux26~11_combout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|data_b|Mux26~21_combout )))))

	.dataa(\CPU|inst_reg|inst [20]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|data_b|Mux26~11_combout ),
	.datad(\CPU|id_stage|data_b|Mux26~21_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~26 .lut_mask = 16'hFB40;
defparam \CPU|id_stage|data_b|Mux26~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~22 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~22_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux26~26_combout ))) # (!\CPU|id_stage|data_b|Mux6~3_combout  & (\CPU|id_stage|data_b|Mux26~25_combout ))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(vcc),
	.datac(\CPU|id_stage|data_b|Mux26~25_combout ),
	.datad(\CPU|id_stage|data_b|Mux26~26_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~22 .lut_mask = 16'hFA50;
defparam \CPU|id_stage|data_b|Mux26~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26~24 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~24_combout  = (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (\CPU|id_stage|data_b|Mux26~23_combout )) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// ((\CPU|id_stage|data_b|Mux26~22_combout ))))) # (!\CPU|id_stage|data_b|Mux6~1_combout  & (\CPU|id_stage|fw_instance|fwdb[0]~5_combout ))

	.dataa(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datab(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datac(\CPU|id_stage|data_b|Mux26~23_combout ),
	.datad(\CPU|id_stage|data_b|Mux26~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26~24 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux26~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux26 (
// Equation(s):
// \CPU|id_stage|data_b|Mux26~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux26~24_combout  & ((\CPU|mem_stage|mem_io_mux|y[5]~6_combout ))) # (!\CPU|id_stage|data_b|Mux26~24_combout  & (\CPU|em_reg|malu [5])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux26~24_combout ))))

	.dataa(\CPU|em_reg|malu [5]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[5]~6_combout ),
	.datad(\CPU|id_stage|data_b|Mux26~24_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux26~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux26 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N27
cycloneii_lcell_ff \CPU|de_reg|eb[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux26~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [5]));

// Location: LCFF_X27_Y20_N15
cycloneii_lcell_ff \CPU|em_reg|mb[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [5]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [5]));

// Location: LCCOMB_X37_Y19_N18
cycloneii_lcell_comb \CPU|mw_reg|walu[6]~feeder (
// Equation(s):
// \CPU|mw_reg|walu[6]~feeder_combout  = \CPU|em_reg|malu [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|em_reg|malu [6]),
	.cin(gnd),
	.combout(\CPU|mw_reg|walu[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mw_reg|walu[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU|mw_reg|walu[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N19
cycloneii_lcell_ff \CPU|mw_reg|walu[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|mw_reg|walu[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [6]));

// Location: LCCOMB_X38_Y19_N6
cycloneii_lcell_comb \CPU|wb_stage|y[6]~5 (
// Equation(s):
// \CPU|wb_stage|y[6]~5_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [6])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [6])))

	.dataa(\CPU|mw_reg|wmo [6]),
	.datab(\CPU|mw_reg|walu [6]),
	.datac(vcc),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[6]~5 .lut_mask = 16'hAACC;
defparam \CPU|wb_stage|y[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y15_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][6]~regout ));

// Location: LCCOMB_X44_Y17_N12
cycloneii_lcell_comb \CPU|id_stage|rf|Decoder0~7 (
// Equation(s):
// \CPU|id_stage|rf|Decoder0~7_combout  = (\CPU|mw_reg|wrn [1] & (\CPU|mw_reg|wrn [2] & \CPU|id_stage|rf|Decoder0~0_combout ))

	.dataa(\CPU|mw_reg|wrn [1]),
	.datab(\CPU|mw_reg|wrn [2]),
	.datac(vcc),
	.datad(\CPU|id_stage|rf|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|Decoder0~7 .lut_mask = 16'h8800;
defparam \CPU|id_stage|rf|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y13_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][6]~regout ));

// Location: LCFF_X43_Y13_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][6]~regout ));

// Location: LCCOMB_X43_Y13_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~17_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[14][6]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[12][6]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[14][6]~regout ),
	.datad(\CPU|id_stage|rf|register[12][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~17 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][6]~regout ));

// Location: LCCOMB_X44_Y15_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~18_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux25~17_combout  & ((\CPU|id_stage|rf|register[15][6]~regout ))) # (!\CPU|id_stage|data_b|Mux25~17_combout  & (\CPU|id_stage|rf|register[13][6]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux25~17_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[13][6]~regout ),
	.datac(\CPU|id_stage|data_b|Mux25~17_combout ),
	.datad(\CPU|id_stage|rf|register[15][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~18 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_b|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][6]~regout ));

// Location: LCFF_X40_Y18_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][6]~regout ));

// Location: LCFF_X40_Y19_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][6]~regout ));

// Location: LCFF_X41_Y16_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][6]~regout ));

// Location: LCFF_X41_Y16_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][6]~regout ));

// Location: LCFF_X42_Y15_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][6]~regout ));

// Location: LCCOMB_X42_Y15_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~12_combout  = (\CPU|inst_reg|inst [17] & (((\CPU|id_stage|rf|register[6][6]~regout ) # (\CPU|inst_reg|inst [16])))) # (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[4][6]~regout  & ((!\CPU|inst_reg|inst [16]))))

	.dataa(\CPU|id_stage|rf|register[4][6]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[6][6]~regout ),
	.datad(\CPU|inst_reg|inst [16]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~12 .lut_mask = 16'hCCE2;
defparam \CPU|id_stage|data_b|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~13_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux25~12_combout  & ((\CPU|id_stage|rf|register[7][6]~regout ))) # (!\CPU|id_stage|data_b|Mux25~12_combout  & (\CPU|id_stage|rf|register[5][6]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux25~12_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[5][6]~regout ),
	.datac(\CPU|id_stage|rf|register[7][6]~regout ),
	.datad(\CPU|id_stage|data_b|Mux25~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~14_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux6~4_combout ) # ((\CPU|id_stage|data_b|Mux25~13_combout )))) # (!\CPU|id_stage|data_b|Mux6~5_combout  & (!\CPU|id_stage|data_b|Mux6~4_combout  & 
// (\CPU|id_stage|rf|register[1][6]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[1][6]~regout ),
	.datad(\CPU|id_stage|data_b|Mux25~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~14 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~15_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux25~14_combout  & ((\CPU|id_stage|rf|register[3][6]~regout ))) # (!\CPU|id_stage|data_b|Mux25~14_combout  & (\CPU|id_stage|rf|register[2][6]~regout 
// )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux25~14_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|rf|register[2][6]~regout ),
	.datac(\CPU|id_stage|rf|register[3][6]~regout ),
	.datad(\CPU|id_stage|data_b|Mux25~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~15 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][6]~regout ));

// Location: LCFF_X48_Y21_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][6]~regout ));

// Location: LCFF_X48_Y21_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][6]~regout ));

// Location: LCCOMB_X48_Y21_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~9_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[23][6]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & ((\CPU|id_stage|rf|register[19][6]~regout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[23][6]~regout ),
	.datad(\CPU|id_stage|rf|register[19][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~9 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~10_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux25~9_combout  & ((\CPU|id_stage|rf|register[31][6]~regout ))) # (!\CPU|id_stage|data_b|Mux25~9_combout  & (\CPU|id_stage|rf|register[27][6]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux25~9_combout ))))

	.dataa(\CPU|id_stage|rf|register[27][6]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[31][6]~regout ),
	.datad(\CPU|id_stage|data_b|Mux25~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~10 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[28][6]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[28][6]~feeder_combout  = \CPU|wb_stage|y[6]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[6]~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[28][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[28][6]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[28][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[28][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][6]~regout ));

// Location: LCFF_X44_Y23_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][6]~regout ));

// Location: LCFF_X44_Y23_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][6]~regout ));

// Location: LCCOMB_X44_Y23_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~6_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][6]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[16][6]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[24][6]~regout ),
	.datad(\CPU|id_stage|rf|register[16][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~6 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N26
cycloneii_lcell_comb \CPU|id_stage|rf|register[20][6]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[20][6]~feeder_combout  = \CPU|wb_stage|y[6]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[6]~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[20][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[20][6]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[20][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[20][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][6]~regout ));

// Location: LCCOMB_X45_Y19_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux25~6_combout  & (\CPU|id_stage|rf|register[28][6]~regout )) # (!\CPU|id_stage|data_b|Mux25~6_combout  & ((\CPU|id_stage|rf|register[20][6]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux25~6_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[28][6]~regout ),
	.datac(\CPU|id_stage|data_b|Mux25~6_combout ),
	.datad(\CPU|id_stage|rf|register[20][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~7 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y16_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][6]~regout ));

// Location: LCFF_X44_Y16_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][6]~regout ));

// Location: LCCOMB_X42_Y19_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[26][6]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[26][6]~feeder_combout  = \CPU|wb_stage|y[6]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[6]~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[26][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[26][6]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[26][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[26][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][6]~regout ));

// Location: LCCOMB_X43_Y19_N30
cycloneii_lcell_comb \CPU|id_stage|rf|register[18][6]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[18][6]~feeder_combout  = \CPU|wb_stage|y[6]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[6]~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[18][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[18][6]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[18][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[18][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][6]~regout ));

// Location: LCCOMB_X42_Y19_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~4_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[26][6]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[18][6]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[26][6]~regout ),
	.datad(\CPU|id_stage|rf|register[18][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~4 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux25~4_combout  & (\CPU|id_stage|rf|register[30][6]~regout )) # (!\CPU|id_stage|data_b|Mux25~4_combout  & ((\CPU|id_stage|rf|register[22][6]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux25~4_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[30][6]~regout ),
	.datac(\CPU|id_stage|rf|register[22][6]~regout ),
	.datad(\CPU|id_stage|data_b|Mux25~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~5 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~8_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux25~5_combout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|data_b|Mux25~7_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux25~7_combout ),
	.datad(\CPU|id_stage|data_b|Mux25~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~8 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux25~8_combout  & ((\CPU|id_stage|data_b|Mux25~10_combout ))) # (!\CPU|id_stage|data_b|Mux25~8_combout  & (\CPU|id_stage|data_b|Mux25~3_combout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux25~8_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux25~3_combout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux25~10_combout ),
	.datad(\CPU|id_stage|data_b|Mux25~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~11 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~16_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~2_combout ) # ((\CPU|id_stage|data_b|Mux25~11_combout )))) # (!\CPU|id_stage|data_b|Mux6~3_combout  & (!\CPU|id_stage|data_b|Mux6~2_combout  & 
// (\CPU|id_stage|data_b|Mux25~15_combout )))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux25~15_combout ),
	.datad(\CPU|id_stage|data_b|Mux25~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~16 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~19_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux25~16_combout  & ((\CPU|id_stage|data_b|Mux25~18_combout ))) # (!\CPU|id_stage|data_b|Mux25~16_combout  & (\CPU|id_stage|data_b|Mux25~1_combout )))) 
// # (!\CPU|id_stage|data_b|Mux6~2_combout  & (((\CPU|id_stage|data_b|Mux25~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux25~1_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux25~18_combout ),
	.datad(\CPU|id_stage|data_b|Mux25~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~19 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~20_combout  = (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y [6])) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & ((\CPU|id_stage|data_b|Mux25~19_combout 
// ))))) # (!\CPU|id_stage|data_b|Mux6~1_combout  & (\CPU|id_stage|fw_instance|fwdb[0]~5_combout ))

	.dataa(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datab(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y [6]),
	.datad(\CPU|id_stage|data_b|Mux25~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25~20 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux25~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux25 (
// Equation(s):
// \CPU|id_stage|data_b|Mux25~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux25~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[6]~5_combout ))) # (!\CPU|id_stage|data_b|Mux25~20_combout  & (\CPU|em_reg|malu [6])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux25~20_combout ))))

	.dataa(\CPU|em_reg|malu [6]),
	.datab(\CPU|mem_stage|mem_io_mux|y[6]~5_combout ),
	.datac(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datad(\CPU|id_stage|data_b|Mux25~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux25~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux25 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_b|Mux25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N5
cycloneii_lcell_ff \CPU|de_reg|eb[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux25~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [6]));

// Location: LCFF_X31_Y19_N27
cycloneii_lcell_ff \CPU|em_reg|mb[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [6]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [6]));

// Location: LCCOMB_X36_Y17_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~0_combout  = (\CPU|inst_reg|inst [18]) # ((\CPU|inst_reg|inst [19]) # ((\CPU|inst_reg|inst [17]) # (\CPU|inst_reg|inst [20])))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|inst_reg|inst [17]),
	.datad(\CPU|inst_reg|inst [20]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~0 .lut_mask = 16'hFFFE;
defparam \CPU|id_stage|data_b|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~1_combout  = (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|fw_instance|fwdb[0]~5_combout ) # (\CPU|id_stage|data_b|Mux6~0_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux6~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~1 .lut_mask = 16'h3332;
defparam \CPU|id_stage|data_b|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21]~117 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[21]~117_combout  = (\CPU|de_reg|ealuc [2] & ((\CPU|de_reg|ealuc [1]) # (\CPU|de_reg|ealuc [0])))

	.dataa(vcc),
	.datab(\CPU|de_reg|ealuc [1]),
	.datac(\CPU|de_reg|ealuc [0]),
	.datad(\CPU|de_reg|ealuc [2]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21]~117 .lut_mask = 16'hFC00;
defparam \CPU|exe_stage|judge_ealu|y[21]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[27]~22 (
// Equation(s):
// \CPU|exe_stage|muxb|y[27]~22_combout  = (\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [27]))

	.dataa(\CPU|de_reg|eb [27]),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|de_reg|eimm [31]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[27]~22 .lut_mask = 16'hFA0A;
defparam \CPU|exe_stage|muxb|y[27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~158 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~158_combout  = (\CPU|exe_stage|muxb|y[27]~22_combout ) # ((\CPU|de_reg|ea [27] & !\CPU|de_reg|eshift~regout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxb|y[27]~22_combout ),
	.datac(\CPU|de_reg|ea [27]),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~158_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~158 .lut_mask = 16'hCCFC;
defparam \CPU|exe_stage|pipe_alu|s~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21]~106 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[21]~106_combout  = (\CPU|de_reg|ealuc [1]) # (!\CPU|de_reg|ealuc [2])

	.dataa(\CPU|de_reg|ealuc [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|ealuc [2]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21]~106 .lut_mask = 16'hAAFF;
defparam \CPU|exe_stage|judge_ealu|y[21]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[26]~23 (
// Equation(s):
// \CPU|exe_stage|muxb|y[26]~23_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [26])))

	.dataa(vcc),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|eb [26]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[26]~23 .lut_mask = 16'hF3C0;
defparam \CPU|exe_stage|muxb|y[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[14]~217 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[14]~217_combout  = (\CPU|de_reg|ealuc [1] & (!\CPU|de_reg|ejal~regout  & ((\CPU|de_reg|ealuc [0]) # (!\CPU|de_reg|ealuc [2]))))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|de_reg|ealuc [1]),
	.datad(\CPU|de_reg|ejal~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[14]~217_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[14]~217 .lut_mask = 16'h00D0;
defparam \CPU|exe_stage|judge_ealu|y[14]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N4
cycloneii_lcell_comb \CPU|inst_reg|inst~28 (
// Equation(s):
// \CPU|inst_reg|inst~28_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [8] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [8]),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~28 .lut_mask = 16'h00F0;
defparam \CPU|inst_reg|inst~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N5
cycloneii_lcell_ff \CPU|inst_reg|inst[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~28_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [8]));

// Location: LCCOMB_X33_Y14_N12
cycloneii_lcell_comb \CPU|de_reg|eimm[8]~feeder (
// Equation(s):
// \CPU|de_reg|eimm[8]~feeder_combout  = \CPU|inst_reg|inst [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|inst [8]),
	.cin(gnd),
	.combout(\CPU|de_reg|eimm[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|eimm[8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|eimm[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y14_N13
cycloneii_lcell_ff \CPU|de_reg|eimm[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|eimm[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [8]));

// Location: LCCOMB_X32_Y14_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~16 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~16_combout  = (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eshift~regout  & (\CPU|de_reg|eimm [8])) # (!\CPU|de_reg|eshift~regout  & ((\CPU|de_reg|ea [2])))))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(\CPU|de_reg|eimm [8]),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [2]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~16 .lut_mask = 16'h4540;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~18 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~18_combout  = (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eshift~regout  & (!\CPU|de_reg|eimm [8])) # (!\CPU|de_reg|eshift~regout  & ((!\CPU|de_reg|ea [2])))))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(\CPU|de_reg|eimm [8]),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [2]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~18 .lut_mask = 16'h1015;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[31]~9 (
// Equation(s):
// \CPU|exe_stage|muxb|y[31]~9_combout  = (\CPU|de_reg|ealuimm~regout  & \CPU|de_reg|eimm [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|de_reg|eimm [31]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[31]~9 .lut_mask = 16'hF000;
defparam \CPU|exe_stage|muxb|y[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneii_lcell_comb \CPU|de_reg|eb[13]~feeder (
// Equation(s):
// \CPU|de_reg|eb[13]~feeder_combout  = \CPU|id_stage|data_b|Mux18~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|data_b|Mux18~combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|eb[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|eb[13]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|eb[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N9
cycloneii_lcell_ff \CPU|de_reg|eb[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|eb[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [13]));

// Location: LCFF_X27_Y20_N31
cycloneii_lcell_ff \CPU|em_reg|mb[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [13]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [13]));

// Location: LCFF_X36_Y20_N21
cycloneii_lcell_ff \CPU|mw_reg|walu[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [14]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [14]));

// Location: LCCOMB_X36_Y20_N20
cycloneii_lcell_comb \CPU|wb_stage|y[14]~26 (
// Equation(s):
// \CPU|wb_stage|y[14]~26_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [14])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [14])))

	.dataa(\CPU|mw_reg|wmo [14]),
	.datab(vcc),
	.datac(\CPU|mw_reg|walu [14]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[14]~26 .lut_mask = 16'hAAF0;
defparam \CPU|wb_stage|y[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][14]~regout ));

// Location: LCFF_X42_Y23_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][14]~regout ));

// Location: LCCOMB_X41_Y23_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~17_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[14][14]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[12][14]~regout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[12][14]~regout ),
	.datad(\CPU|id_stage|rf|register[14][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~17 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][14]~regout ));

// Location: LCCOMB_X40_Y23_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~18_combout  = (\CPU|id_stage|data_b|Mux17~17_combout  & (((\CPU|id_stage|rf|register[15][14]~regout ) # (!\CPU|inst_reg|inst [16])))) # (!\CPU|id_stage|data_b|Mux17~17_combout  & (\CPU|id_stage|rf|register[13][14]~regout  & 
// (\CPU|inst_reg|inst [16])))

	.dataa(\CPU|id_stage|rf|register[13][14]~regout ),
	.datab(\CPU|id_stage|data_b|Mux17~17_combout ),
	.datac(\CPU|inst_reg|inst [16]),
	.datad(\CPU|id_stage|rf|register[15][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~18 .lut_mask = 16'hEC2C;
defparam \CPU|id_stage|data_b|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y14_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][14]~regout ));

// Location: LCFF_X48_Y14_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][14]~regout ));

// Location: LCFF_X47_Y14_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][14]~regout ));

// Location: LCCOMB_X47_Y14_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~0_combout  = (\CPU|inst_reg|inst [17] & (((\CPU|inst_reg|inst [16])))) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[9][14]~regout )) # (!\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|rf|register[8][14]~regout )))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[9][14]~regout ),
	.datac(\CPU|id_stage|rf|register[8][14]~regout ),
	.datad(\CPU|inst_reg|inst [16]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~0 .lut_mask = 16'hEE50;
defparam \CPU|id_stage|data_b|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y14_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][14]~regout ));

// Location: LCCOMB_X47_Y14_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~1_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux17~0_combout  & (\CPU|id_stage|rf|register[11][14]~regout )) # (!\CPU|id_stage|data_b|Mux17~0_combout  & ((\CPU|id_stage|rf|register[10][14]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux17~0_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[11][14]~regout ),
	.datac(\CPU|id_stage|data_b|Mux17~0_combout ),
	.datad(\CPU|id_stage|rf|register[10][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~1 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][14]~regout ));

// Location: LCFF_X43_Y16_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][14]~regout ));

// Location: LCFF_X41_Y16_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][14]~regout ));

// Location: LCFF_X41_Y16_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][14]~regout ));

// Location: LCFF_X42_Y15_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][14]~regout ));

// Location: LCFF_X42_Y15_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][14]~regout ));

// Location: LCCOMB_X42_Y15_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~12_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[6][14]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[4][14]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[4][14]~regout ),
	.datad(\CPU|id_stage|rf|register[6][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~12 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~13_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux17~12_combout  & ((\CPU|id_stage|rf|register[7][14]~regout ))) # (!\CPU|id_stage|data_b|Mux17~12_combout  & (\CPU|id_stage|rf|register[5][14]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux17~12_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[5][14]~regout ),
	.datac(\CPU|id_stage|rf|register[7][14]~regout ),
	.datad(\CPU|id_stage|data_b|Mux17~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~14_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux6~4_combout ) # ((\CPU|id_stage|data_b|Mux17~13_combout )))) # (!\CPU|id_stage|data_b|Mux6~5_combout  & (!\CPU|id_stage|data_b|Mux6~4_combout  & 
// (\CPU|id_stage|rf|register[1][14]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[1][14]~regout ),
	.datad(\CPU|id_stage|data_b|Mux17~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~14 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~15_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux17~14_combout  & ((\CPU|id_stage|rf|register[3][14]~regout ))) # (!\CPU|id_stage|data_b|Mux17~14_combout  & (\CPU|id_stage|rf|register[2][14]~regout 
// )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux17~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[2][14]~regout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[3][14]~regout ),
	.datad(\CPU|id_stage|data_b|Mux17~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~15 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][14]~regout ));

// Location: LCFF_X48_Y18_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][14]~regout ));

// Location: LCCOMB_X47_Y18_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[21][14]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[17][14]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[17][14]~regout ),
	.datad(\CPU|id_stage|rf|register[21][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y18_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][14]~regout ));

// Location: LCCOMB_X46_Y18_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux17~2_combout  & (\CPU|id_stage|rf|register[29][14]~regout )) # (!\CPU|id_stage|data_b|Mux17~2_combout  & ((\CPU|id_stage|rf|register[25][14]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux17~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[29][14]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|data_b|Mux17~2_combout ),
	.datad(\CPU|id_stage|rf|register[25][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~3 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][14]~regout ));

// Location: LCFF_X45_Y18_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][14]~regout ));

// Location: LCFF_X44_Y18_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][14]~regout ));

// Location: LCCOMB_X45_Y18_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~4_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[26][14]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[18][14]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[18][14]~regout ),
	.datad(\CPU|id_stage|rf|register[26][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~4 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux17~4_combout  & ((\CPU|id_stage|rf|register[30][14]~regout ))) # (!\CPU|id_stage|data_b|Mux17~4_combout  & (\CPU|id_stage|rf|register[22][14]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux17~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][14]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[30][14]~regout ),
	.datad(\CPU|id_stage|data_b|Mux17~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~5 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][14]~regout ));

// Location: LCFF_X40_Y22_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][14]~regout ));

// Location: LCFF_X40_Y22_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][14]~regout ));

// Location: LCCOMB_X40_Y22_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~6_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][14]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[16][14]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[16][14]~regout ),
	.datad(\CPU|id_stage|rf|register[24][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux17~6_combout  & (\CPU|id_stage|rf|register[28][14]~regout )) # (!\CPU|id_stage|data_b|Mux17~6_combout  & ((\CPU|id_stage|rf|register[20][14]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux17~6_combout ))))

	.dataa(\CPU|id_stage|rf|register[28][14]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[20][14]~regout ),
	.datad(\CPU|id_stage|data_b|Mux17~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~7 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~8_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|data_b|Mux17~5_combout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux17~7_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux17~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux17~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~8 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux17~8_combout  & (\CPU|id_stage|data_b|Mux17~10_combout )) # (!\CPU|id_stage|data_b|Mux17~8_combout  & ((\CPU|id_stage|data_b|Mux17~3_combout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux17~8_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux17~10_combout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux17~3_combout ),
	.datad(\CPU|id_stage|data_b|Mux17~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~11 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~16_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~2_combout ) # ((\CPU|id_stage|data_b|Mux17~11_combout )))) # (!\CPU|id_stage|data_b|Mux6~3_combout  & (!\CPU|id_stage|data_b|Mux6~2_combout  & 
// (\CPU|id_stage|data_b|Mux17~15_combout )))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux17~15_combout ),
	.datad(\CPU|id_stage|data_b|Mux17~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~16 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~19_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux17~16_combout  & (\CPU|id_stage|data_b|Mux17~18_combout )) # (!\CPU|id_stage|data_b|Mux17~16_combout  & ((\CPU|id_stage|data_b|Mux17~1_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~2_combout  & (((\CPU|id_stage|data_b|Mux17~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux17~18_combout ),
	.datac(\CPU|id_stage|data_b|Mux17~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux17~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~20_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[14]~242_combout )) # (!\CPU|id_stage|data_b|Mux6~1_combout ))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|data_b|Mux17~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[14]~242_combout ),
	.datad(\CPU|id_stage|data_b|Mux17~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux17~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux17~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux17~20_combout  & (\CPU|mem_stage|mem_io_mux|y[14]~25_combout )) # (!\CPU|id_stage|data_b|Mux17~20_combout  & ((\CPU|em_reg|malu [14]))))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux17~20_combout ))))

	.dataa(\CPU|mem_stage|mem_io_mux|y[14]~25_combout ),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|em_reg|malu [14]),
	.datad(\CPU|id_stage|data_b|Mux17~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux17~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux17 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N23
cycloneii_lcell_ff \CPU|de_reg|eb[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|id_stage|data_b|Mux17~combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [14]));

// Location: LCFF_X34_Y20_N15
cycloneii_lcell_ff \CPU|em_reg|mb[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [14]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [14]));

// Location: LCCOMB_X29_Y18_N26
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[19]~30 (
// Equation(s):
// \CPU|exe_stage|muxb|y[19]~30_combout  = (\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [19]))

	.dataa(\CPU|de_reg|eb [19]),
	.datab(vcc),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[19]~30 .lut_mask = 16'hF0AA;
defparam \CPU|exe_stage|muxb|y[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cycloneii_lcell_comb \CPU|id_stage|fw_instance|fwda[0]~5 (
// Equation(s):
// \CPU|id_stage|fw_instance|fwda[0]~5_combout  = (\CPU|id_stage|fw_instance|always2~4_combout  & ((\CPU|id_stage|fw_instance|always1~2_combout ) # ((\CPU|em_reg|mm2reg~regout  & \CPU|id_stage|fw_instance|fwda[1]~3_combout )))) # 
// (!\CPU|id_stage|fw_instance|always2~4_combout  & (((\CPU|em_reg|mm2reg~regout  & \CPU|id_stage|fw_instance|fwda[1]~3_combout ))))

	.dataa(\CPU|id_stage|fw_instance|always2~4_combout ),
	.datab(\CPU|id_stage|fw_instance|always1~2_combout ),
	.datac(\CPU|em_reg|mm2reg~regout ),
	.datad(\CPU|id_stage|fw_instance|fwda[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|fwda[0]~5 .lut_mask = 16'hF888;
defparam \CPU|id_stage|fw_instance|fwda[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[18]~31 (
// Equation(s):
// \CPU|exe_stage|muxb|y[18]~31_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [18])))

	.dataa(vcc),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|eb [18]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[18]~31 .lut_mask = 16'hF3C0;
defparam \CPU|exe_stage|muxb|y[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~175 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~175_combout  = (!\CPU|de_reg|eshift~regout  & (\CPU|de_reg|ea [18] & \CPU|exe_stage|muxb|y[18]~31_combout ))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(\CPU|de_reg|ea [18]),
	.datac(\CPU|exe_stage|muxb|y[18]~31_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~175_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~175 .lut_mask = 16'h4040;
defparam \CPU|exe_stage|pipe_alu|s~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21]~168 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[21]~168_combout  = (\CPU|de_reg|ealuc [1]) # ((\CPU|de_reg|ealuc [2]) # (\CPU|de_reg|ejal~regout ))

	.dataa(\CPU|de_reg|ealuc [1]),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuc [2]),
	.datad(\CPU|de_reg|ejal~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[21]~168_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21]~168 .lut_mask = 16'hFFFA;
defparam \CPU|exe_stage|judge_ealu|y[21]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21]~177 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[21]~177_combout  = (\CPU|de_reg|ejal~regout ) # ((!\CPU|de_reg|ealuc [1] & (\CPU|de_reg|ealuc [0] & !\CPU|de_reg|ealuc [2])))

	.dataa(\CPU|de_reg|ealuc [1]),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|de_reg|ealuc [2]),
	.datad(\CPU|de_reg|ejal~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[21]~177_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21]~177 .lut_mask = 16'hFF04;
defparam \CPU|exe_stage|judge_ealu|y[21]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21]~178 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[21]~178_combout  = (\CPU|exe_stage|judge_ealu|y[21]~168_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~177_combout ) # (!\CPU|exe_stage|pipe_alu|Equal0~0_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|Equal0~0_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~177_combout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~168_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[21]~178_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21]~178 .lut_mask = 16'hDD00;
defparam \CPU|exe_stage|judge_ealu|y[21]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[17]~32 (
// Equation(s):
// \CPU|exe_stage|muxb|y[17]~32_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [17])))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(\CPU|de_reg|eimm [31]),
	.datac(vcc),
	.datad(\CPU|de_reg|eb [17]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[17]~32 .lut_mask = 16'hDD88;
defparam \CPU|exe_stage|muxb|y[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneii_lcell_comb \CPU|id_stage|cu|pcsource[0]~1 (
// Equation(s):
// \CPU|id_stage|cu|pcsource[0]~1_combout  = (\CPU|id_stage|cu|comb~7_combout  & ((!\CPU|id_stage|cu|pcsource~0_combout ) # (!\CPU|id_stage|cu|comb~5_combout )))

	.dataa(\CPU|id_stage|cu|comb~5_combout ),
	.datab(\CPU|id_stage|cu|comb~7_combout ),
	.datac(vcc),
	.datad(\CPU|id_stage|cu|pcsource~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|pcsource[0]~1 .lut_mask = 16'h44CC;
defparam \CPU|id_stage|cu|pcsource[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneii_lcell_comb \CPU|if_stage|p4|y[12]~20 (
// Equation(s):
// \CPU|if_stage|p4|y[12]~20_combout  = (\CPU|prog_cnt|test|q [12] & (!\CPU|if_stage|p4|y[11]~19  & VCC)) # (!\CPU|prog_cnt|test|q [12] & (\CPU|if_stage|p4|y[11]~19  $ (GND)))
// \CPU|if_stage|p4|y[12]~21  = CARRY((!\CPU|prog_cnt|test|q [12] & !\CPU|if_stage|p4|y[11]~19 ))

	.dataa(\CPU|prog_cnt|test|q [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[11]~19 ),
	.combout(\CPU|if_stage|p4|y[12]~20_combout ),
	.cout(\CPU|if_stage|p4|y[12]~21 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[12]~20 .lut_mask = 16'h5A05;
defparam \CPU|if_stage|p4|y[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneii_lcell_comb \CPU|if_stage|p4|y[13]~22 (
// Equation(s):
// \CPU|if_stage|p4|y[13]~22_combout  = (\CPU|prog_cnt|test|q [13] & ((\CPU|if_stage|p4|y[12]~21 ) # (GND))) # (!\CPU|prog_cnt|test|q [13] & (!\CPU|if_stage|p4|y[12]~21 ))
// \CPU|if_stage|p4|y[13]~23  = CARRY((\CPU|prog_cnt|test|q [13]) # (!\CPU|if_stage|p4|y[12]~21 ))

	.dataa(\CPU|prog_cnt|test|q [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[12]~21 ),
	.combout(\CPU|if_stage|p4|y[13]~22_combout ),
	.cout(\CPU|if_stage|p4|y[13]~23 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[13]~22 .lut_mask = 16'hA5AF;
defparam \CPU|if_stage|p4|y[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneii_lcell_comb \CPU|inst_reg|dpc4[13]~24 (
// Equation(s):
// \CPU|inst_reg|dpc4[13]~24_combout  = !\CPU|if_stage|p4|y[13]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[13]~22_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[13]~24 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N15
cycloneii_lcell_ff \CPU|inst_reg|dpc4[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[13]~24_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [13]));

// Location: LCCOMB_X35_Y19_N6
cycloneii_lcell_comb \CPU|inst_reg|inst~31 (
// Equation(s):
// \CPU|inst_reg|inst~31_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [10] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~31 .lut_mask = 16'h00F0;
defparam \CPU|inst_reg|inst~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N7
cycloneii_lcell_ff \CPU|inst_reg|inst[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~31_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [10]));

// Location: LCCOMB_X32_Y23_N20
cycloneii_lcell_comb \CPU|if_stage|p4|y[11]~18 (
// Equation(s):
// \CPU|if_stage|p4|y[11]~18_combout  = (\CPU|prog_cnt|test|q [11] & ((\CPU|if_stage|p4|y[10]~17 ) # (GND))) # (!\CPU|prog_cnt|test|q [11] & (!\CPU|if_stage|p4|y[10]~17 ))
// \CPU|if_stage|p4|y[11]~19  = CARRY((\CPU|prog_cnt|test|q [11]) # (!\CPU|if_stage|p4|y[10]~17 ))

	.dataa(\CPU|prog_cnt|test|q [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[10]~17 ),
	.combout(\CPU|if_stage|p4|y[11]~18_combout ),
	.cout(\CPU|if_stage|p4|y[11]~19 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[11]~18 .lut_mask = 16'hA5AF;
defparam \CPU|if_stage|p4|y[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N14
cycloneii_lcell_comb \CPU|inst_reg|dpc4[11]~26 (
// Equation(s):
// \CPU|inst_reg|dpc4[11]~26_combout  = !\CPU|if_stage|p4|y[11]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[11]~18_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[11]~26 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N15
cycloneii_lcell_ff \CPU|inst_reg|dpc4[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[11]~26_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [11]));

// Location: LCCOMB_X35_Y19_N24
cycloneii_lcell_comb \CPU|inst_reg|inst~27 (
// Equation(s):
// \CPU|inst_reg|inst~27_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [7] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(vcc),
	.datab(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [7]),
	.datac(vcc),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~27 .lut_mask = 16'h00CC;
defparam \CPU|inst_reg|inst~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N25
cycloneii_lcell_ff \CPU|inst_reg|inst[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~27_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [7]));

// Location: LCCOMB_X33_Y22_N12
cycloneii_lcell_comb \CPU|id_stage|cu|i_jr~0 (
// Equation(s):
// \CPU|id_stage|cu|i_jr~0_combout  = (\CPU|inst_reg|inst [3] & (!\CPU|inst_reg|inst [0] & (!\CPU|inst_reg|inst [2] & !\CPU|inst_reg|inst [1])))

	.dataa(\CPU|inst_reg|inst [3]),
	.datab(\CPU|inst_reg|inst [0]),
	.datac(\CPU|inst_reg|inst [2]),
	.datad(\CPU|inst_reg|inst [1]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|i_jr~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|i_jr~0 .lut_mask = 16'h0002;
defparam \CPU|id_stage|cu|i_jr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cycloneii_lcell_comb \CPU|prog_cnt|test|q[0]~0 (
// Equation(s):
// \CPU|prog_cnt|test|q[0]~0_combout  = (\CPU|id_stage|cu|comb~7_combout  & ((\CPU|inst_reg|inst [5]) # ((!\CPU|id_stage|cu|comb~2_combout ) # (!\CPU|id_stage|cu|i_jr~0_combout ))))

	.dataa(\CPU|inst_reg|inst [5]),
	.datab(\CPU|id_stage|cu|comb~7_combout ),
	.datac(\CPU|id_stage|cu|i_jr~0_combout ),
	.datad(\CPU|id_stage|cu|comb~2_combout ),
	.cin(gnd),
	.combout(\CPU|prog_cnt|test|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|prog_cnt|test|q[0]~0 .lut_mask = 16'h8CCC;
defparam \CPU|prog_cnt|test|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneii_lcell_comb \CPU|id_stage|bpc[2]~0 (
// Equation(s):
// \CPU|id_stage|bpc[2]~0_combout  = (\CPU|inst_reg|inst [0] & (\CPU|inst_reg|dpc4 [2] $ (GND))) # (!\CPU|inst_reg|inst [0] & (!\CPU|inst_reg|dpc4 [2] & VCC))
// \CPU|id_stage|bpc[2]~1  = CARRY((\CPU|inst_reg|inst [0] & !\CPU|inst_reg|dpc4 [2]))

	.dataa(\CPU|inst_reg|inst [0]),
	.datab(\CPU|inst_reg|dpc4 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|id_stage|bpc[2]~0_combout ),
	.cout(\CPU|id_stage|bpc[2]~1 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[2]~0 .lut_mask = 16'h9922;
defparam \CPU|id_stage|bpc[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneii_lcell_comb \CPU|id_stage|bpc[3]~2 (
// Equation(s):
// \CPU|id_stage|bpc[3]~2_combout  = (\CPU|inst_reg|inst [1] & ((\CPU|inst_reg|dpc4 [3] & (!\CPU|id_stage|bpc[2]~1 )) # (!\CPU|inst_reg|dpc4 [3] & (\CPU|id_stage|bpc[2]~1  & VCC)))) # (!\CPU|inst_reg|inst [1] & ((\CPU|inst_reg|dpc4 [3] & 
// ((\CPU|id_stage|bpc[2]~1 ) # (GND))) # (!\CPU|inst_reg|dpc4 [3] & (!\CPU|id_stage|bpc[2]~1 ))))
// \CPU|id_stage|bpc[3]~3  = CARRY((\CPU|inst_reg|inst [1] & (\CPU|inst_reg|dpc4 [3] & !\CPU|id_stage|bpc[2]~1 )) # (!\CPU|inst_reg|inst [1] & ((\CPU|inst_reg|dpc4 [3]) # (!\CPU|id_stage|bpc[2]~1 ))))

	.dataa(\CPU|inst_reg|inst [1]),
	.datab(\CPU|inst_reg|dpc4 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[2]~1 ),
	.combout(\CPU|id_stage|bpc[3]~2_combout ),
	.cout(\CPU|id_stage|bpc[3]~3 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[3]~2 .lut_mask = 16'h694D;
defparam \CPU|id_stage|bpc[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneii_lcell_comb \CPU|id_stage|bpc[4]~4 (
// Equation(s):
// \CPU|id_stage|bpc[4]~4_combout  = ((\CPU|inst_reg|dpc4 [4] $ (\CPU|inst_reg|inst [2] $ (\CPU|id_stage|bpc[3]~3 )))) # (GND)
// \CPU|id_stage|bpc[4]~5  = CARRY((\CPU|inst_reg|dpc4 [4] & (\CPU|inst_reg|inst [2] & !\CPU|id_stage|bpc[3]~3 )) # (!\CPU|inst_reg|dpc4 [4] & ((\CPU|inst_reg|inst [2]) # (!\CPU|id_stage|bpc[3]~3 ))))

	.dataa(\CPU|inst_reg|dpc4 [4]),
	.datab(\CPU|inst_reg|inst [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[3]~3 ),
	.combout(\CPU|id_stage|bpc[4]~4_combout ),
	.cout(\CPU|id_stage|bpc[4]~5 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[4]~4 .lut_mask = 16'h964D;
defparam \CPU|id_stage|bpc[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneii_lcell_comb \CPU|id_stage|bpc[5]~6 (
// Equation(s):
// \CPU|id_stage|bpc[5]~6_combout  = (\CPU|inst_reg|dpc4 [5] & ((\CPU|inst_reg|inst [3] & (!\CPU|id_stage|bpc[4]~5 )) # (!\CPU|inst_reg|inst [3] & ((\CPU|id_stage|bpc[4]~5 ) # (GND))))) # (!\CPU|inst_reg|dpc4 [5] & ((\CPU|inst_reg|inst [3] & 
// (\CPU|id_stage|bpc[4]~5  & VCC)) # (!\CPU|inst_reg|inst [3] & (!\CPU|id_stage|bpc[4]~5 ))))
// \CPU|id_stage|bpc[5]~7  = CARRY((\CPU|inst_reg|dpc4 [5] & ((!\CPU|id_stage|bpc[4]~5 ) # (!\CPU|inst_reg|inst [3]))) # (!\CPU|inst_reg|dpc4 [5] & (!\CPU|inst_reg|inst [3] & !\CPU|id_stage|bpc[4]~5 )))

	.dataa(\CPU|inst_reg|dpc4 [5]),
	.datab(\CPU|inst_reg|inst [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[4]~5 ),
	.combout(\CPU|id_stage|bpc[5]~6_combout ),
	.cout(\CPU|id_stage|bpc[5]~7 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[5]~6 .lut_mask = 16'h692B;
defparam \CPU|id_stage|bpc[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneii_lcell_comb \CPU|id_stage|bpc[7]~10 (
// Equation(s):
// \CPU|id_stage|bpc[7]~10_combout  = (\CPU|inst_reg|dpc4 [7] & ((\CPU|inst_reg|inst [5] & (!\CPU|id_stage|bpc[6]~9 )) # (!\CPU|inst_reg|inst [5] & ((\CPU|id_stage|bpc[6]~9 ) # (GND))))) # (!\CPU|inst_reg|dpc4 [7] & ((\CPU|inst_reg|inst [5] & 
// (\CPU|id_stage|bpc[6]~9  & VCC)) # (!\CPU|inst_reg|inst [5] & (!\CPU|id_stage|bpc[6]~9 ))))
// \CPU|id_stage|bpc[7]~11  = CARRY((\CPU|inst_reg|dpc4 [7] & ((!\CPU|id_stage|bpc[6]~9 ) # (!\CPU|inst_reg|inst [5]))) # (!\CPU|inst_reg|dpc4 [7] & (!\CPU|inst_reg|inst [5] & !\CPU|id_stage|bpc[6]~9 )))

	.dataa(\CPU|inst_reg|dpc4 [7]),
	.datab(\CPU|inst_reg|inst [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[6]~9 ),
	.combout(\CPU|id_stage|bpc[7]~10_combout ),
	.cout(\CPU|id_stage|bpc[7]~11 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[7]~10 .lut_mask = 16'h692B;
defparam \CPU|id_stage|bpc[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneii_lcell_comb \CPU|id_stage|bpc[8]~12 (
// Equation(s):
// \CPU|id_stage|bpc[8]~12_combout  = ((\CPU|inst_reg|inst [6] $ (\CPU|inst_reg|dpc4 [8] $ (\CPU|id_stage|bpc[7]~11 )))) # (GND)
// \CPU|id_stage|bpc[8]~13  = CARRY((\CPU|inst_reg|inst [6] & ((!\CPU|id_stage|bpc[7]~11 ) # (!\CPU|inst_reg|dpc4 [8]))) # (!\CPU|inst_reg|inst [6] & (!\CPU|inst_reg|dpc4 [8] & !\CPU|id_stage|bpc[7]~11 )))

	.dataa(\CPU|inst_reg|inst [6]),
	.datab(\CPU|inst_reg|dpc4 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[7]~11 ),
	.combout(\CPU|id_stage|bpc[8]~12_combout ),
	.cout(\CPU|id_stage|bpc[8]~13 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[8]~12 .lut_mask = 16'h962B;
defparam \CPU|id_stage|bpc[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux25~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux25~0_combout  = (\CPU|id_stage|cu|comb~7_combout  & ((!\CPU|id_stage|cu|pcsource~0_combout ) # (!\CPU|id_stage|cu|comb~5_combout )))

	.dataa(\CPU|id_stage|cu|comb~5_combout ),
	.datab(\CPU|id_stage|cu|comb~7_combout ),
	.datac(vcc),
	.datad(\CPU|id_stage|cu|pcsource~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux25~0 .lut_mask = 16'h44CC;
defparam \CPU|if_stage|nextpc|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux23~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux23~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|id_stage|bpc[8]~12_combout  & !\CPU|if_stage|nextpc|Mux25~0_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|inst_reg|inst [6]) # 
// ((\CPU|if_stage|nextpc|Mux25~0_combout ))))

	.dataa(\CPU|inst_reg|inst [6]),
	.datab(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datac(\CPU|id_stage|bpc[8]~12_combout ),
	.datad(\CPU|if_stage|nextpc|Mux25~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux23~0 .lut_mask = 16'h33E2;
defparam \CPU|if_stage|nextpc|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux23~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux23~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux23~0_combout  & (!\CPU|id_stage|data_a|Mux23~combout )) # (!\CPU|if_stage|nextpc|Mux23~0_combout  & ((!\CPU|if_stage|p4|y[8]~12_combout ))))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux23~0_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux23~combout ),
	.datab(\CPU|if_stage|p4|y[8]~12_combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux23~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux23~1 .lut_mask = 16'h503F;
defparam \CPU|if_stage|nextpc|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N29
cycloneii_lcell_ff \CPU|prog_cnt|test|q[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux23~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [8]));

// Location: LCCOMB_X35_Y19_N16
cycloneii_lcell_comb \CPU|inst_reg|inst~11 (
// Equation(s):
// \CPU|inst_reg|inst~11_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [21] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~11 .lut_mask = 16'h00AA;
defparam \CPU|inst_reg|inst~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N17
cycloneii_lcell_ff \CPU|inst_reg|inst[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~11_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [21]));

// Location: LCCOMB_X35_Y15_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~5_combout  = (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux7~4_combout ) # ((\CPU|inst_reg|inst [21]) # (\CPU|id_stage|fw_instance|fwda[0]~5_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~4_combout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datad(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~5 .lut_mask = 16'h00FE;
defparam \CPU|id_stage|data_a|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneii_lcell_comb \CPU|inst_reg|inst~13 (
// Equation(s):
// \CPU|inst_reg|inst~13_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [23] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~13 .lut_mask = 16'h00AA;
defparam \CPU|inst_reg|inst~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N11
cycloneii_lcell_ff \CPU|inst_reg|inst[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~13_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [23]));

// Location: LCCOMB_X35_Y15_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~0_combout  = (\CPU|inst_reg|inst [25]) # ((\CPU|inst_reg|inst [24] & \CPU|inst_reg|inst [23]))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(vcc),
	.datad(\CPU|inst_reg|inst [25]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~0 .lut_mask = 16'hFF88;
defparam \CPU|id_stage|data_a|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneii_lcell_comb \CPU|inst_reg|inst~10 (
// Equation(s):
// \CPU|inst_reg|inst~10_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [22] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~10 .lut_mask = 16'h00AA;
defparam \CPU|inst_reg|inst~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N23
cycloneii_lcell_ff \CPU|inst_reg|inst[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~10_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [22]));

// Location: LCCOMB_X35_Y15_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~3_combout  = (!\CPU|inst_reg|inst [23] & \CPU|inst_reg|inst [22])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|inst_reg|inst [22]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~3 .lut_mask = 16'h0F00;
defparam \CPU|id_stage|data_a|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[7]~31 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[7]~31_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [7])

	.dataa(\CPU|em_reg|malu [7]),
	.datab(vcc),
	.datac(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[7]~31 .lut_mask = 16'h5050;
defparam \CPU|mem_stage|mem_io_mux|y[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N27
cycloneii_lcell_ff \CPU|mw_reg|wmo[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|mem_stage|mem_io_mux|y[7]~31_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [7]));

// Location: LCFF_X37_Y22_N21
cycloneii_lcell_ff \CPU|mw_reg|walu[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [7]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [7]));

// Location: LCCOMB_X37_Y22_N20
cycloneii_lcell_comb \CPU|wb_stage|y[7]~7 (
// Equation(s):
// \CPU|wb_stage|y[7]~7_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [7])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [7])))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wmo [7]),
	.datac(\CPU|mw_reg|walu [7]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[7]~7 .lut_mask = 16'hCCF0;
defparam \CPU|wb_stage|y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][7]~regout ));

// Location: LCFF_X40_Y19_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][7]~regout ));

// Location: LCCOMB_X40_Y19_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~14_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|data_a|Mux7~3_combout )) # (!\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|rf|register[2][7]~regout ))) # 
// (!\CPU|id_stage|data_a|Mux7~3_combout  & (\CPU|id_stage|rf|register[1][7]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datac(\CPU|id_stage|rf|register[1][7]~regout ),
	.datad(\CPU|id_stage|rf|register[2][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][7]~regout ));

// Location: LCCOMB_X37_Y13_N2
cycloneii_lcell_comb \CPU|id_stage|rf|register[6][7]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[6][7]~feeder_combout  = \CPU|wb_stage|y[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[7]~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[6][7]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y13_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[6][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][7]~regout ));

// Location: LCFF_X37_Y16_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][7]~regout ));

// Location: LCFF_X37_Y16_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][7]~regout ));

// Location: LCCOMB_X37_Y16_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~12_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[5][7]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[4][7]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[5][7]~regout ),
	.datad(\CPU|id_stage|rf|register[4][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~12 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y15_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][7]~regout ));

// Location: LCCOMB_X37_Y13_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~13_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux24~12_combout  & ((\CPU|id_stage|rf|register[7][7]~regout ))) # (!\CPU|id_stage|data_a|Mux24~12_combout  & (\CPU|id_stage|rf|register[6][7]~regout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux24~12_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[6][7]~regout ),
	.datac(\CPU|id_stage|data_a|Mux24~12_combout ),
	.datad(\CPU|id_stage|rf|register[7][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~13 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_a|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~15_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux24~14_combout  & (\CPU|id_stage|rf|register[3][7]~regout )) # (!\CPU|id_stage|data_a|Mux24~14_combout  & ((\CPU|id_stage|data_a|Mux24~13_combout 
// ))))) # (!\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|data_a|Mux24~14_combout ))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|data_a|Mux24~14_combout ),
	.datac(\CPU|id_stage|rf|register[3][7]~regout ),
	.datad(\CPU|id_stage|data_a|Mux24~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~15 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_a|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y15_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[8][7]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[8][7]~feeder_combout  = \CPU|wb_stage|y[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[7]~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[8][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[8][7]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[8][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y15_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[8][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][7]~regout ));

// Location: LCCOMB_X46_Y15_N28
cycloneii_lcell_comb \CPU|id_stage|rf|register[10][7]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[10][7]~feeder_combout  = \CPU|wb_stage|y[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[7]~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[10][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[10][7]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[10][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y15_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[10][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][7]~regout ));

// Location: LCCOMB_X46_Y15_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~10_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[10][7]~regout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|rf|register[8][7]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[8][7]~regout ),
	.datad(\CPU|id_stage|rf|register[10][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~10 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y15_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][7]~regout ));

// Location: LCCOMB_X48_Y15_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[11][7]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[11][7]~feeder_combout  = \CPU|wb_stage|y[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[7]~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[11][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[11][7]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[11][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y15_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[11][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][7]~regout ));

// Location: LCCOMB_X46_Y15_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux24~10_combout  & ((\CPU|id_stage|rf|register[11][7]~regout ))) # (!\CPU|id_stage|data_a|Mux24~10_combout  & (\CPU|id_stage|rf|register[9][7]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|data_a|Mux24~10_combout ))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|data_a|Mux24~10_combout ),
	.datac(\CPU|id_stage|rf|register[9][7]~regout ),
	.datad(\CPU|id_stage|rf|register[11][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~11 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_a|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~16_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout ) # ((\CPU|id_stage|data_a|Mux24~11_combout )))) # (!\CPU|id_stage|data_a|Mux7~1_combout  & (!\CPU|id_stage|data_a|Mux7~0_combout  & 
// (\CPU|id_stage|data_a|Mux24~15_combout )))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux24~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux24~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~16 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y15_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[29][7]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[29][7]~feeder_combout  = \CPU|wb_stage|y[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[7]~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[29][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[29][7]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[29][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y15_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[29][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][7]~regout ));

// Location: LCFF_X47_Y16_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][7]~regout ));

// Location: LCFF_X48_Y16_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][7]~regout ));

// Location: LCCOMB_X47_Y16_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[21][7]~regout ))) # (!\CPU|inst_reg|inst [23] & 
// (\CPU|id_stage|rf|register[17][7]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[17][7]~regout ),
	.datad(\CPU|id_stage|rf|register[21][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux24~2_combout  & ((\CPU|id_stage|rf|register[29][7]~regout ))) # (!\CPU|id_stage|data_a|Mux24~2_combout  & (\CPU|id_stage|rf|register[25][7]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux24~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[25][7]~regout ),
	.datab(\CPU|id_stage|rf|register[29][7]~regout ),
	.datac(\CPU|inst_reg|inst [24]),
	.datad(\CPU|id_stage|data_a|Mux24~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~3 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_a|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[28][7]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[28][7]~feeder_combout  = \CPU|wb_stage|y[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[7]~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[28][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[28][7]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[28][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y20_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[28][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][7]~regout ));

// Location: LCFF_X44_Y20_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][7]~regout ));

// Location: LCFF_X42_Y22_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][7]~regout ));

// Location: LCCOMB_X44_Y20_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~4_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[24][7]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[16][7]~regout )))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[16][7]~regout ),
	.datad(\CPU|id_stage|rf|register[24][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~4 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux24~4_combout  & ((\CPU|id_stage|rf|register[28][7]~regout ))) # (!\CPU|id_stage|data_a|Mux24~4_combout  & (\CPU|id_stage|rf|register[20][7]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux24~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[20][7]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[28][7]~regout ),
	.datad(\CPU|id_stage|data_a|Mux24~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~5 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~6_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|data_a|Mux24~3_combout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux24~5_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux24~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux24~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~6 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][7]~regout ));

// Location: LCFF_X47_Y21_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][7]~regout ));

// Location: LCFF_X48_Y21_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][7]~regout ));

// Location: LCFF_X48_Y21_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][7]~regout ));

// Location: LCCOMB_X48_Y21_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[23][7]~regout ) # ((\CPU|inst_reg|inst [24])))) # (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|rf|register[19][7]~regout  & !\CPU|inst_reg|inst [24]))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[23][7]~regout ),
	.datac(\CPU|id_stage|rf|register[19][7]~regout ),
	.datad(\CPU|inst_reg|inst [24]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~7 .lut_mask = 16'hAAD8;
defparam \CPU|id_stage|data_a|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~8_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux24~7_combout  & ((\CPU|id_stage|rf|register[31][7]~regout ))) # (!\CPU|id_stage|data_a|Mux24~7_combout  & (\CPU|id_stage|rf|register[27][7]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux24~7_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[27][7]~regout ),
	.datac(\CPU|id_stage|rf|register[31][7]~regout ),
	.datad(\CPU|id_stage|data_a|Mux24~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~8 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~9_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux24~6_combout  & ((\CPU|id_stage|data_a|Mux24~8_combout ))) # (!\CPU|id_stage|data_a|Mux24~6_combout  & (\CPU|id_stage|data_a|Mux24~1_combout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux24~6_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux24~1_combout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux24~6_combout ),
	.datad(\CPU|id_stage|data_a|Mux24~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~9 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_a|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~19_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux24~16_combout  & (\CPU|id_stage|data_a|Mux24~18_combout )) # (!\CPU|id_stage|data_a|Mux24~16_combout  & ((\CPU|id_stage|data_a|Mux24~9_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~0_combout  & (((\CPU|id_stage|data_a|Mux24~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux24~18_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux24~16_combout ),
	.datad(\CPU|id_stage|data_a|Mux24~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~19 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_a|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~20_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y [7])) # (!\CPU|id_stage|data_a|Mux7~5_combout ))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|data_a|Mux24~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y [7]),
	.datad(\CPU|id_stage|data_a|Mux24~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux24~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux24 (
// Equation(s):
// \CPU|id_stage|data_a|Mux24~combout  = (\CPU|em_reg|malu [7] & (\CPU|id_stage|fw_instance|fwda[1]~4_combout  $ (((\CPU|id_stage|data_a|Mux24~20_combout ))))) # (!\CPU|em_reg|malu [7] & (\CPU|id_stage|data_a|Mux24~20_combout  & 
// ((\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [7]) # (!\CPU|id_stage|fw_instance|fwda[1]~4_combout ))))

	.dataa(\CPU|em_reg|malu [7]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [7]),
	.datad(\CPU|id_stage|data_a|Mux24~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux24~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux24 .lut_mask = 16'h7388;
defparam \CPU|id_stage|data_a|Mux24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux24~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux24~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|id_stage|cu|pcsource[0]~1_combout ) # (\CPU|id_stage|bpc[7]~10_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (\CPU|inst_reg|inst [5] & 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout )))

	.dataa(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datab(\CPU|inst_reg|inst [5]),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|id_stage|bpc[7]~10_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux24~0 .lut_mask = 16'hAEA4;
defparam \CPU|if_stage|nextpc|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux24~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux24~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux24~0_combout  & (!\CPU|if_stage|p4|y[7]~10_combout )) # (!\CPU|if_stage|nextpc|Mux24~0_combout  & ((!\CPU|id_stage|data_a|Mux24~combout ))))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux24~0_combout ))))

	.dataa(\CPU|if_stage|p4|y[7]~10_combout ),
	.datab(\CPU|id_stage|data_a|Mux24~combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux24~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux24~1 .lut_mask = 16'h503F;
defparam \CPU|if_stage|nextpc|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N21
cycloneii_lcell_ff \CPU|prog_cnt|test|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux24~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [7]));

// Location: LCCOMB_X32_Y23_N10
cycloneii_lcell_comb \CPU|if_stage|p4|y[6]~8 (
// Equation(s):
// \CPU|if_stage|p4|y[6]~8_combout  = (\CPU|prog_cnt|test|q [6] & (!\CPU|if_stage|p4|y[5]~7  & VCC)) # (!\CPU|prog_cnt|test|q [6] & (\CPU|if_stage|p4|y[5]~7  $ (GND)))
// \CPU|if_stage|p4|y[6]~9  = CARRY((!\CPU|prog_cnt|test|q [6] & !\CPU|if_stage|p4|y[5]~7 ))

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[5]~7 ),
	.combout(\CPU|if_stage|p4|y[6]~8_combout ),
	.cout(\CPU|if_stage|p4|y[6]~9 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[6]~8 .lut_mask = 16'h3C03;
defparam \CPU|if_stage|p4|y[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneii_lcell_comb \CPU|if_stage|p4|y[8]~12 (
// Equation(s):
// \CPU|if_stage|p4|y[8]~12_combout  = (\CPU|prog_cnt|test|q [8] & (!\CPU|if_stage|p4|y[7]~11  & VCC)) # (!\CPU|prog_cnt|test|q [8] & (\CPU|if_stage|p4|y[7]~11  $ (GND)))
// \CPU|if_stage|p4|y[8]~13  = CARRY((!\CPU|prog_cnt|test|q [8] & !\CPU|if_stage|p4|y[7]~11 ))

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[7]~11 ),
	.combout(\CPU|if_stage|p4|y[8]~12_combout ),
	.cout(\CPU|if_stage|p4|y[8]~13 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[8]~12 .lut_mask = 16'h3C03;
defparam \CPU|if_stage|p4|y[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N22
cycloneii_lcell_comb \CPU|inst_reg|dpc4[8]~29 (
// Equation(s):
// \CPU|inst_reg|dpc4[8]~29_combout  = !\CPU|if_stage|p4|y[8]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[8]~12_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[8]~29 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N23
cycloneii_lcell_ff \CPU|inst_reg|dpc4[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[8]~29_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [8]));

// Location: LCCOMB_X32_Y21_N26
cycloneii_lcell_comb \CPU|id_stage|bpc[14]~24 (
// Equation(s):
// \CPU|id_stage|bpc[14]~24_combout  = ((\CPU|inst_reg|inst [12] $ (\CPU|inst_reg|dpc4 [14] $ (\CPU|id_stage|bpc[13]~23 )))) # (GND)
// \CPU|id_stage|bpc[14]~25  = CARRY((\CPU|inst_reg|inst [12] & ((!\CPU|id_stage|bpc[13]~23 ) # (!\CPU|inst_reg|dpc4 [14]))) # (!\CPU|inst_reg|inst [12] & (!\CPU|inst_reg|dpc4 [14] & !\CPU|id_stage|bpc[13]~23 )))

	.dataa(\CPU|inst_reg|inst [12]),
	.datab(\CPU|inst_reg|dpc4 [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[13]~23 ),
	.combout(\CPU|id_stage|bpc[14]~24_combout ),
	.cout(\CPU|id_stage|bpc[14]~25 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[14]~24 .lut_mask = 16'h962B;
defparam \CPU|id_stage|bpc[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux17~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux17~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|id_stage|bpc[14]~24_combout  & !\CPU|if_stage|nextpc|Mux25~0_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|inst_reg|inst [12]) # 
// ((\CPU|if_stage|nextpc|Mux25~0_combout ))))

	.dataa(\CPU|inst_reg|inst [12]),
	.datab(\CPU|id_stage|bpc[14]~24_combout ),
	.datac(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datad(\CPU|if_stage|nextpc|Mux25~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux17~0 .lut_mask = 16'h0FCA;
defparam \CPU|if_stage|nextpc|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux17~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux17~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux17~0_combout  & ((!\CPU|id_stage|data_a|Mux17~combout ))) # (!\CPU|if_stage|nextpc|Mux17~0_combout  & (!\CPU|if_stage|p4|y[14]~24_combout )))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux17~0_combout ))))

	.dataa(\CPU|if_stage|p4|y[14]~24_combout ),
	.datab(\CPU|id_stage|data_a|Mux17~combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux17~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux17~1 .lut_mask = 16'h305F;
defparam \CPU|if_stage|nextpc|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N1
cycloneii_lcell_ff \CPU|prog_cnt|test|q[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux17~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [14]));

// Location: LCCOMB_X32_Y23_N26
cycloneii_lcell_comb \CPU|if_stage|p4|y[14]~24 (
// Equation(s):
// \CPU|if_stage|p4|y[14]~24_combout  = (\CPU|prog_cnt|test|q [14] & (!\CPU|if_stage|p4|y[13]~23  & VCC)) # (!\CPU|prog_cnt|test|q [14] & (\CPU|if_stage|p4|y[13]~23  $ (GND)))
// \CPU|if_stage|p4|y[14]~25  = CARRY((!\CPU|prog_cnt|test|q [14] & !\CPU|if_stage|p4|y[13]~23 ))

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[13]~23 ),
	.combout(\CPU|if_stage|p4|y[14]~24_combout ),
	.cout(\CPU|if_stage|p4|y[14]~25 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[14]~24 .lut_mask = 16'h3C03;
defparam \CPU|if_stage|p4|y[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N30
cycloneii_lcell_comb \CPU|inst_reg|dpc4[14]~23 (
// Equation(s):
// \CPU|inst_reg|dpc4[14]~23_combout  = !\CPU|if_stage|p4|y[14]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[14]~24_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[14]~23 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N31
cycloneii_lcell_ff \CPU|inst_reg|dpc4[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[14]~23_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [14]));

// Location: LCCOMB_X33_Y21_N6
cycloneii_lcell_comb \CPU|de_reg|epc4[14]~23 (
// Equation(s):
// \CPU|de_reg|epc4[14]~23_combout  = !\CPU|inst_reg|dpc4 [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [14]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[14]~23 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N7
cycloneii_lcell_ff \CPU|de_reg|epc4[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[14]~23_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [14]));

// Location: LCCOMB_X32_Y21_N0
cycloneii_lcell_comb \CPU|de_reg|epc4[13]~24 (
// Equation(s):
// \CPU|de_reg|epc4[13]~24_combout  = !\CPU|inst_reg|dpc4 [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|inst_reg|dpc4 [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[13]~24 .lut_mask = 16'h0F0F;
defparam \CPU|de_reg|epc4[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N31
cycloneii_lcell_ff \CPU|de_reg|epc4[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|epc4[13]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [13]));

// Location: LCCOMB_X32_Y23_N16
cycloneii_lcell_comb \CPU|if_stage|p4|y[9]~14 (
// Equation(s):
// \CPU|if_stage|p4|y[9]~14_combout  = (\CPU|prog_cnt|test|q [9] & ((\CPU|if_stage|p4|y[8]~13 ) # (GND))) # (!\CPU|prog_cnt|test|q [9] & (!\CPU|if_stage|p4|y[8]~13 ))
// \CPU|if_stage|p4|y[9]~15  = CARRY((\CPU|prog_cnt|test|q [9]) # (!\CPU|if_stage|p4|y[8]~13 ))

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[8]~13 ),
	.combout(\CPU|if_stage|p4|y[9]~14_combout ),
	.cout(\CPU|if_stage|p4|y[9]~15 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[9]~14 .lut_mask = 16'hC3CF;
defparam \CPU|if_stage|p4|y[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N4
cycloneii_lcell_comb \CPU|inst_reg|dpc4[9]~28 (
// Equation(s):
// \CPU|inst_reg|dpc4[9]~28_combout  = !\CPU|if_stage|p4|y[9]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[9]~14_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[9]~28 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N5
cycloneii_lcell_ff \CPU|inst_reg|dpc4[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[9]~28_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [9]));

// Location: LCCOMB_X33_Y21_N20
cycloneii_lcell_comb \CPU|de_reg|epc4[9]~28 (
// Equation(s):
// \CPU|de_reg|epc4[9]~28_combout  = !\CPU|inst_reg|dpc4 [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|inst_reg|dpc4 [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[9]~28 .lut_mask = 16'h0F0F;
defparam \CPU|de_reg|epc4[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N21
cycloneii_lcell_ff \CPU|de_reg|epc4[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[9]~28_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [9]));

// Location: LCCOMB_X31_Y21_N0
cycloneii_lcell_comb \CPU|de_reg|epc4[8]~29 (
// Equation(s):
// \CPU|de_reg|epc4[8]~29_combout  = !\CPU|inst_reg|dpc4 [8]

	.dataa(\CPU|inst_reg|dpc4 [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[8]~29 .lut_mask = 16'h5555;
defparam \CPU|de_reg|epc4[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N15
cycloneii_lcell_ff \CPU|de_reg|epc4[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|epc4[8]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [8]));

// Location: LCCOMB_X31_Y21_N12
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[7]~10 (
// Equation(s):
// \CPU|exe_stage|ad4|y[7]~10_combout  = (\CPU|de_reg|epc4 [7] & (!\CPU|exe_stage|ad4|y[6]~9 )) # (!\CPU|de_reg|epc4 [7] & ((\CPU|exe_stage|ad4|y[6]~9 ) # (GND)))
// \CPU|exe_stage|ad4|y[7]~11  = CARRY((!\CPU|exe_stage|ad4|y[6]~9 ) # (!\CPU|de_reg|epc4 [7]))

	.dataa(\CPU|de_reg|epc4 [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[6]~9 ),
	.combout(\CPU|exe_stage|ad4|y[7]~10_combout ),
	.cout(\CPU|exe_stage|ad4|y[7]~11 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[7]~10 .lut_mask = 16'h5A5F;
defparam \CPU|exe_stage|ad4|y[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[8]~12 (
// Equation(s):
// \CPU|exe_stage|ad4|y[8]~12_combout  = (\CPU|de_reg|epc4 [8] & (\CPU|exe_stage|ad4|y[7]~11  $ (GND))) # (!\CPU|de_reg|epc4 [8] & (!\CPU|exe_stage|ad4|y[7]~11  & VCC))
// \CPU|exe_stage|ad4|y[8]~13  = CARRY((\CPU|de_reg|epc4 [8] & !\CPU|exe_stage|ad4|y[7]~11 ))

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[7]~11 ),
	.combout(\CPU|exe_stage|ad4|y[8]~12_combout ),
	.cout(\CPU|exe_stage|ad4|y[8]~13 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[8]~12 .lut_mask = 16'hC30C;
defparam \CPU|exe_stage|ad4|y[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[10]~16 (
// Equation(s):
// \CPU|exe_stage|ad4|y[10]~16_combout  = (\CPU|de_reg|epc4 [10] & (\CPU|exe_stage|ad4|y[9]~15  $ (GND))) # (!\CPU|de_reg|epc4 [10] & (!\CPU|exe_stage|ad4|y[9]~15  & VCC))
// \CPU|exe_stage|ad4|y[10]~17  = CARRY((\CPU|de_reg|epc4 [10] & !\CPU|exe_stage|ad4|y[9]~15 ))

	.dataa(\CPU|de_reg|epc4 [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[9]~15 ),
	.combout(\CPU|exe_stage|ad4|y[10]~16_combout ),
	.cout(\CPU|exe_stage|ad4|y[10]~17 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[10]~16 .lut_mask = 16'hA50A;
defparam \CPU|exe_stage|ad4|y[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[12]~20 (
// Equation(s):
// \CPU|exe_stage|ad4|y[12]~20_combout  = (\CPU|de_reg|epc4 [12] & (\CPU|exe_stage|ad4|y[11]~19  $ (GND))) # (!\CPU|de_reg|epc4 [12] & (!\CPU|exe_stage|ad4|y[11]~19  & VCC))
// \CPU|exe_stage|ad4|y[12]~21  = CARRY((\CPU|de_reg|epc4 [12] & !\CPU|exe_stage|ad4|y[11]~19 ))

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[11]~19 ),
	.combout(\CPU|exe_stage|ad4|y[12]~20_combout ),
	.cout(\CPU|exe_stage|ad4|y[12]~21 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[12]~20 .lut_mask = 16'hC30C;
defparam \CPU|exe_stage|ad4|y[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[14]~24 (
// Equation(s):
// \CPU|exe_stage|ad4|y[14]~24_combout  = (\CPU|de_reg|epc4 [14] & (\CPU|exe_stage|ad4|y[13]~23  $ (GND))) # (!\CPU|de_reg|epc4 [14] & (!\CPU|exe_stage|ad4|y[13]~23  & VCC))
// \CPU|exe_stage|ad4|y[14]~25  = CARRY((\CPU|de_reg|epc4 [14] & !\CPU|exe_stage|ad4|y[13]~23 ))

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[13]~23 ),
	.combout(\CPU|exe_stage|ad4|y[14]~24_combout ),
	.cout(\CPU|exe_stage|ad4|y[14]~25 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[14]~24 .lut_mask = 16'hC30C;
defparam \CPU|exe_stage|ad4|y[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[15]~26 (
// Equation(s):
// \CPU|exe_stage|ad4|y[15]~26_combout  = (\CPU|de_reg|epc4 [15] & (!\CPU|exe_stage|ad4|y[14]~25 )) # (!\CPU|de_reg|epc4 [15] & ((\CPU|exe_stage|ad4|y[14]~25 ) # (GND)))
// \CPU|exe_stage|ad4|y[15]~27  = CARRY((!\CPU|exe_stage|ad4|y[14]~25 ) # (!\CPU|de_reg|epc4 [15]))

	.dataa(\CPU|de_reg|epc4 [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[14]~25 ),
	.combout(\CPU|exe_stage|ad4|y[15]~26_combout ),
	.cout(\CPU|exe_stage|ad4|y[15]~27 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[15]~26 .lut_mask = 16'h5A5F;
defparam \CPU|exe_stage|ad4|y[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[16]~28 (
// Equation(s):
// \CPU|exe_stage|ad4|y[16]~28_combout  = (\CPU|de_reg|epc4 [16] & (\CPU|exe_stage|ad4|y[15]~27  $ (GND))) # (!\CPU|de_reg|epc4 [16] & (!\CPU|exe_stage|ad4|y[15]~27  & VCC))
// \CPU|exe_stage|ad4|y[16]~29  = CARRY((\CPU|de_reg|epc4 [16] & !\CPU|exe_stage|ad4|y[15]~27 ))

	.dataa(\CPU|de_reg|epc4 [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[15]~27 ),
	.combout(\CPU|exe_stage|ad4|y[16]~28_combout ),
	.cout(\CPU|exe_stage|ad4|y[16]~29 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[16]~28 .lut_mask = 16'hA50A;
defparam \CPU|exe_stage|ad4|y[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[2]~2 (
// Equation(s):
// \CPU|exe_stage|muxa|y[2]~2_combout  = (\CPU|de_reg|eshift~regout  & (\CPU|de_reg|eimm [8])) # (!\CPU|de_reg|eshift~regout  & ((\CPU|de_reg|ea [2])))

	.dataa(vcc),
	.datab(\CPU|de_reg|eimm [8]),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [2]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[2]~2 .lut_mask = 16'hCFC0;
defparam \CPU|exe_stage|muxa|y[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~78 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~78_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [19])) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [17])))))

	.dataa(\CPU|de_reg|eb [19]),
	.datab(\CPU|de_reg|eb [17]),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~78 .lut_mask = 16'hAC00;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~53 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~53_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~32_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~32_combout )))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~32_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~32_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~53 .lut_mask = 16'hF3C0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~79 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~79_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & (((\CPU|exe_stage|pipe_alu|ShiftRight0~53_combout )))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~60_combout ) # 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~78_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~60_combout ),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~78_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~79 .lut_mask = 16'hFE32;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux15~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux15~0_combout  = (!\CPU|de_reg|ealuimm~regout  & ((\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~77_combout )) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~79_combout )))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~77_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~79_combout ),
	.datac(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux15~0 .lut_mask = 16'h00AC;
defparam \CPU|exe_stage|pipe_alu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux15~8 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux15~8_combout  = (\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|muxb|y[31]~9_combout  & ((\CPU|de_reg|ealuc [3]) # (\CPU|exe_stage|judge_ealu|y[6]~19_combout ))))

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(\CPU|de_reg|ealuc [3]),
	.datac(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux15~8 .lut_mask = 16'hA080;
defparam \CPU|exe_stage|pipe_alu|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux16~3 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux16~3_combout  = (\CPU|exe_stage|judge_ealu|y[6]~19_combout  & \CPU|de_reg|ealuc [0])

	.dataa(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux16~3 .lut_mask = 16'hAA00;
defparam \CPU|exe_stage|pipe_alu|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux15~11 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux15~11_combout  = (\CPU|exe_stage|pipe_alu|Mux15~10_combout ) # ((\CPU|exe_stage|pipe_alu|Mux15~8_combout ) # ((\CPU|exe_stage|pipe_alu|Mux15~0_combout  & \CPU|exe_stage|pipe_alu|Mux16~3_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|Mux15~10_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Mux15~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux15~8_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux16~3_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux15~11 .lut_mask = 16'hFEFA;
defparam \CPU|exe_stage|pipe_alu|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N9
cycloneii_lcell_ff \CPU|de_reg|eimm[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|inst_reg|inst [10]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [10]));

// Location: LCCOMB_X30_Y21_N28
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[4]~4 (
// Equation(s):
// \CPU|exe_stage|muxa|y[4]~4_combout  = (\CPU|de_reg|eshift~regout  & (\CPU|de_reg|eimm [10])) # (!\CPU|de_reg|eshift~regout  & ((\CPU|de_reg|ea [4])))

	.dataa(vcc),
	.datab(\CPU|de_reg|eimm [10]),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [4]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[4]~4 .lut_mask = 16'hCFC0;
defparam \CPU|exe_stage|muxa|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux31~21 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux31~21_combout  = (!\CPU|exe_stage|muxa|y[4]~4_combout  & ((\CPU|de_reg|eshift~regout  & (!\CPU|de_reg|eimm [9])) # (!\CPU|de_reg|eshift~regout  & ((!\CPU|de_reg|ea [3])))))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(\CPU|de_reg|eimm [9]),
	.datac(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datad(\CPU|de_reg|ea [3]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux31~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux31~21 .lut_mask = 16'h0207;
defparam \CPU|exe_stage|pipe_alu|Mux31~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~23 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~23_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout ) # ((\CPU|exe_stage|muxa|y[1]~1_combout ) # (\CPU|exe_stage|muxa|y[2]~2_combout ))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~23 .lut_mask = 16'hFFFA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux15~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux15~2_combout  = (!\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|muxa|y[4]~4_combout  & (\CPU|exe_stage|muxb|y[0]~2_combout  & !\CPU|exe_stage|pipe_alu|ShiftRight0~23_combout )))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datac(\CPU|exe_stage|muxb|y[0]~2_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux15~2 .lut_mask = 16'h0040;
defparam \CPU|exe_stage|pipe_alu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N7
cycloneii_lcell_ff \CPU|de_reg|eimm[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|inst_reg|inst [3]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [3]));

// Location: LCCOMB_X33_Y15_N6
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[3]~1 (
// Equation(s):
// \CPU|exe_stage|muxb|y[3]~1_combout  = (\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [3]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [3]))

	.dataa(vcc),
	.datab(\CPU|de_reg|eb [3]),
	.datac(\CPU|de_reg|eimm [3]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[3]~1 .lut_mask = 16'hF0CC;
defparam \CPU|exe_stage|muxb|y[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N29
cycloneii_lcell_ff \CPU|de_reg|eimm[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|inst_reg|inst [1]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [1]));

// Location: LCCOMB_X35_Y18_N28
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[1]~3 (
// Equation(s):
// \CPU|exe_stage|muxb|y[1]~3_combout  = (\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [1]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [1]))

	.dataa(\CPU|de_reg|eb [1]),
	.datab(vcc),
	.datac(\CPU|de_reg|eimm [1]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[1]~3 .lut_mask = 16'hF0AA;
defparam \CPU|exe_stage|muxb|y[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~39 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~39_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[1]~3_combout ))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[3]~1_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|muxb|y[3]~1_combout ),
	.datad(\CPU|exe_stage|muxb|y[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~39 .lut_mask = 16'hA820;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~35 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~35_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[2]~0_combout )) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[4]~4_combout )))

	.dataa(\CPU|exe_stage|muxb|y[2]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[4]~4_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~35 .lut_mask = 16'hAAF0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~40 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~40_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~39_combout ) # ((!\CPU|exe_stage|muxa|y[0]~0_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~35_combout ))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~39_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~40 .lut_mask = 16'hF5F0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N26
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[8]~11 (
// Equation(s):
// \CPU|exe_stage|muxb|y[8]~11_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [8])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [8])))

	.dataa(\CPU|de_reg|eimm [8]),
	.datab(vcc),
	.datac(\CPU|de_reg|eb [8]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[8]~11 .lut_mask = 16'hAAF0;
defparam \CPU|exe_stage|muxb|y[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~79 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~79_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[6]~5_combout )) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[8]~11_combout )))

	.dataa(\CPU|exe_stage|muxb|y[6]~5_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[8]~11_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~79 .lut_mask = 16'hAAF0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[7]~7 (
// Equation(s):
// \CPU|exe_stage|muxb|y[7]~7_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [7])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [7])))

	.dataa(\CPU|de_reg|eimm [7]),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(vcc),
	.datad(\CPU|de_reg|eb [7]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[7]~7 .lut_mask = 16'hBB88;
defparam \CPU|exe_stage|muxb|y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[5]~6 (
// Equation(s):
// \CPU|exe_stage|muxb|y[5]~6_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [5])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [5])))

	.dataa(\CPU|de_reg|eimm [5]),
	.datab(\CPU|de_reg|eb [5]),
	.datac(vcc),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[5]~6 .lut_mask = 16'hAACC;
defparam \CPU|exe_stage|muxb|y[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~12 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~12_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[5]~6_combout ))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[7]~7_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxb|y[7]~7_combout ),
	.datac(\CPU|exe_stage|muxb|y[5]~6_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~12 .lut_mask = 16'hF0CC;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~80 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~80_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~12_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~79_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~79_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~80 .lut_mask = 16'hFC30;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux15~1 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux15~1_combout  = (\CPU|exe_stage|pipe_alu|Mux31~22_combout  & ((\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~40_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftLeft0~80_combout )))))

	.dataa(\CPU|exe_stage|pipe_alu|Mux31~22_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~40_combout ),
	.datac(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux15~1 .lut_mask = 16'h8A80;
defparam \CPU|exe_stage|pipe_alu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux15~3 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux15~3_combout  = (\CPU|exe_stage|pipe_alu|Mux15~2_combout ) # ((\CPU|exe_stage|pipe_alu|Mux15~1_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~121_combout  & \CPU|exe_stage|pipe_alu|Mux31~21_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~121_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Mux31~21_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux15~2_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux15~3 .lut_mask = 16'hFFF8;
defparam \CPU|exe_stage|pipe_alu|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~101 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~101_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~20_combout  & (!\CPU|de_reg|ealuc [3] & (\CPU|exe_stage|pipe_alu|ShiftLeft0~19_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~25_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~20_combout ),
	.datab(\CPU|de_reg|ealuc [3]),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~19_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~101 .lut_mask = 16'h2000;
defparam \CPU|exe_stage|judge_ealu|y[28]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux15~4 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux15~4_combout  = (\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|pipe_alu|Mux15~3_combout  & \CPU|exe_stage|judge_ealu|y[28]~101_combout )))) # (!\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|pipe_alu|s~139_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|s~139_combout ),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|pipe_alu|Mux15~3_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[28]~101_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux15~4 .lut_mask = 16'hE222;
defparam \CPU|exe_stage|pipe_alu|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux15~12 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux15~12_combout  = (\CPU|exe_stage|pipe_alu|Mux15~7_combout  & (((\CPU|exe_stage|pipe_alu|Mux15~11_combout )) # (!\CPU|de_reg|ealuc [1]))) # (!\CPU|exe_stage|pipe_alu|Mux15~7_combout  & (\CPU|de_reg|ealuc [1] & 
// ((\CPU|exe_stage|pipe_alu|Mux15~4_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Mux15~7_combout ),
	.datab(\CPU|de_reg|ealuc [1]),
	.datac(\CPU|exe_stage|pipe_alu|Mux15~11_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux15~4_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux15~12 .lut_mask = 16'hE6A2;
defparam \CPU|exe_stage|pipe_alu|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[16]~233 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[16]~233_combout  = (\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|ad4|y[16]~28_combout )) # (!\CPU|de_reg|ejal~regout  & ((\CPU|exe_stage|pipe_alu|Mux15~12_combout )))

	.dataa(vcc),
	.datab(\CPU|exe_stage|ad4|y[16]~28_combout ),
	.datac(\CPU|de_reg|ejal~regout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux15~12_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[16]~233_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[16]~233 .lut_mask = 16'hCFC0;
defparam \CPU|exe_stage|judge_ealu|y[16]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N21
cycloneii_lcell_ff \CPU|em_reg|malu[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y[16]~233_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [16]));

// Location: LCFF_X30_Y21_N31
cycloneii_lcell_ff \CPU|mw_reg|walu[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [16]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [16]));

// Location: LCFF_X34_Y20_N19
cycloneii_lcell_ff \CPU|mw_reg|wmo[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|mem_stage|mem_io_mux|y[16]~23_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [16]));

// Location: LCCOMB_X38_Y21_N22
cycloneii_lcell_comb \CPU|wb_stage|y[16]~24 (
// Equation(s):
// \CPU|wb_stage|y[16]~24_combout  = (\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|wmo [16]))) # (!\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|walu [16]))

	.dataa(\CPU|mw_reg|wm2reg~regout ),
	.datab(\CPU|mw_reg|walu [16]),
	.datac(vcc),
	.datad(\CPU|mw_reg|wmo [16]),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[16]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[16]~24 .lut_mask = 16'hEE44;
defparam \CPU|wb_stage|y[16]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][16]~regout ));

// Location: LCFF_X41_Y23_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][16]~regout ));

// Location: LCFF_X41_Y23_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][16]~regout ));

// Location: LCCOMB_X41_Y23_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~17_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[13][16]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[12][16]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[13][16]~regout ),
	.datad(\CPU|id_stage|rf|register[12][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~17 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][16]~regout ));

// Location: LCCOMB_X42_Y23_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~18_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux15~17_combout  & (\CPU|id_stage|rf|register[15][16]~regout )) # (!\CPU|id_stage|data_a|Mux15~17_combout  & ((\CPU|id_stage|rf|register[14][16]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux15~17_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[15][16]~regout ),
	.datac(\CPU|id_stage|data_a|Mux15~17_combout ),
	.datad(\CPU|id_stage|rf|register[14][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~18 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~1_combout  = (\CPU|inst_reg|inst [24] & !\CPU|inst_reg|inst [25])

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|inst [25]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~1 .lut_mask = 16'h00AA;
defparam \CPU|id_stage|data_a|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[3][16]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[3][16]~feeder_combout  = \CPU|wb_stage|y[16]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[16]~24_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[3][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[3][16]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[3][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[3][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][16]~regout ));

// Location: LCCOMB_X36_Y18_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~2_combout  = (\CPU|inst_reg|inst [23]) # ((\CPU|inst_reg|inst [22] & \CPU|inst_reg|inst [21]))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(vcc),
	.datad(\CPU|inst_reg|inst [21]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~2 .lut_mask = 16'hEEAA;
defparam \CPU|id_stage|data_a|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y16_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][16]~regout ));

// Location: LCCOMB_X42_Y17_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[1][16]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[1][16]~feeder_combout  = \CPU|wb_stage|y[16]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[16]~24_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[1][16]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[1][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][16]~regout ));

// Location: LCCOMB_X43_Y16_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout ) # ((\CPU|id_stage|rf|register[2][16]~regout )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (!\CPU|id_stage|data_a|Mux7~2_combout  & 
// ((\CPU|id_stage|rf|register[1][16]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[2][16]~regout ),
	.datad(\CPU|id_stage|rf|register[1][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~14 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y16_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][16]~regout ));

// Location: LCCOMB_X40_Y14_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[6][16]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[6][16]~feeder_combout  = \CPU|wb_stage|y[16]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[16]~24_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[6][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[6][16]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[6][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y14_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[6][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][16]~regout ));

// Location: LCCOMB_X38_Y16_N4
cycloneii_lcell_comb \CPU|id_stage|rf|register[4][16]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[4][16]~feeder_combout  = \CPU|wb_stage|y[16]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[16]~24_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[4][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[4][16]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[4][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y16_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[4][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][16]~regout ));

// Location: LCCOMB_X38_Y16_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[5][16]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[5][16]~feeder_combout  = \CPU|wb_stage|y[16]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[16]~24_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[5][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[5][16]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[5][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y16_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[5][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][16]~regout ));

// Location: LCCOMB_X38_Y16_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~12_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|rf|register[5][16]~regout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & (\CPU|id_stage|rf|register[4][16]~regout )))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[4][16]~regout ),
	.datad(\CPU|id_stage|rf|register[5][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~12 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~13_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux15~12_combout  & (\CPU|id_stage|rf|register[7][16]~regout )) # (!\CPU|id_stage|data_a|Mux15~12_combout  & ((\CPU|id_stage|rf|register[6][16]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux15~12_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[7][16]~regout ),
	.datac(\CPU|id_stage|rf|register[6][16]~regout ),
	.datad(\CPU|id_stage|data_a|Mux15~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~13 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~15_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux15~14_combout  & (\CPU|id_stage|rf|register[3][16]~regout )) # (!\CPU|id_stage|data_a|Mux15~14_combout  & ((\CPU|id_stage|data_a|Mux15~13_combout 
// ))))) # (!\CPU|id_stage|data_a|Mux7~2_combout  & (((\CPU|id_stage|data_a|Mux15~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|rf|register[3][16]~regout ),
	.datac(\CPU|id_stage|data_a|Mux15~14_combout ),
	.datad(\CPU|id_stage|data_a|Mux15~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~15 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y14_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][16]~regout ));

// Location: LCCOMB_X48_Y14_N26
cycloneii_lcell_comb \CPU|id_stage|rf|register[9][16]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[9][16]~feeder_combout  = \CPU|wb_stage|y[16]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[16]~24_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[9][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[9][16]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[9][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y14_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[9][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][16]~regout ));

// Location: LCCOMB_X47_Y14_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~11_combout  = (\CPU|id_stage|data_a|Mux15~10_combout  & (((\CPU|id_stage|rf|register[11][16]~regout )) # (!\CPU|inst_reg|inst [21]))) # (!\CPU|id_stage|data_a|Mux15~10_combout  & (\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[9][16]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux15~10_combout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[11][16]~regout ),
	.datad(\CPU|id_stage|rf|register[9][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~11 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~16_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux7~1_combout )) # (!\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux15~11_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~1_combout  & (\CPU|id_stage|data_a|Mux15~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux15~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux15~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~16 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y17_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][16]~regout ));

// Location: LCCOMB_X47_Y18_N22
cycloneii_lcell_comb \CPU|id_stage|rf|register[26][16]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[26][16]~feeder_combout  = \CPU|wb_stage|y[16]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[16]~24_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[26][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[26][16]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[26][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[26][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][16]~regout ));

// Location: LCCOMB_X45_Y18_N12
cycloneii_lcell_comb \CPU|id_stage|rf|register[18][16]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[18][16]~feeder_combout  = \CPU|wb_stage|y[16]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[16]~24_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[18][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[18][16]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[18][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[18][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][16]~regout ));

// Location: LCCOMB_X47_Y18_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~0_combout  = (\CPU|inst_reg|inst [23] & (((\CPU|inst_reg|inst [24])))) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[26][16]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[18][16]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[26][16]~regout ),
	.datac(\CPU|inst_reg|inst [24]),
	.datad(\CPU|id_stage|rf|register[18][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~0 .lut_mask = 16'hE5E0;
defparam \CPU|id_stage|data_a|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~1_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux15~0_combout  & (\CPU|id_stage|rf|register[30][16]~regout )) # (!\CPU|id_stage|data_a|Mux15~0_combout  & ((\CPU|id_stage|rf|register[22][16]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux15~0_combout ))))

	.dataa(\CPU|id_stage|rf|register[30][16]~regout ),
	.datab(\CPU|id_stage|rf|register[22][16]~regout ),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|id_stage|data_a|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~1 .lut_mask = 16'hAFC0;
defparam \CPU|id_stage|data_a|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][16]~regout ));

// Location: LCFF_X47_Y21_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][16]~regout ));

// Location: LCFF_X48_Y21_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][16]~regout ));

// Location: LCFF_X48_Y21_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][16]~regout ));

// Location: LCCOMB_X48_Y21_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][16]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[19][16]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[23][16]~regout ),
	.datad(\CPU|id_stage|rf|register[19][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~7 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~8_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux15~7_combout  & ((\CPU|id_stage|rf|register[31][16]~regout ))) # (!\CPU|id_stage|data_a|Mux15~7_combout  & (\CPU|id_stage|rf|register[27][16]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux15~7_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[27][16]~regout ),
	.datac(\CPU|id_stage|rf|register[31][16]~regout ),
	.datad(\CPU|id_stage|data_a|Mux15~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~8 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][16]~regout ));

// Location: LCFF_X46_Y19_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][16]~regout ));

// Location: LCCOMB_X48_Y18_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[21][16]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[21][16]~feeder_combout  = \CPU|wb_stage|y[16]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[16]~24_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[21][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[21][16]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[21][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y18_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[21][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][16]~regout ));

// Location: LCCOMB_X47_Y18_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[17][16]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[17][16]~feeder_combout  = \CPU|wb_stage|y[16]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[16]~24_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[17][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[17][16]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[17][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[17][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][16]~regout ));

// Location: LCCOMB_X48_Y18_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][16]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][16]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[21][16]~regout ),
	.datad(\CPU|id_stage|rf|register[17][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux15~2_combout  & ((\CPU|id_stage|rf|register[29][16]~regout ))) # (!\CPU|id_stage|data_a|Mux15~2_combout  & (\CPU|id_stage|rf|register[25][16]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux15~2_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[25][16]~regout ),
	.datac(\CPU|id_stage|rf|register[29][16]~regout ),
	.datad(\CPU|id_stage|data_a|Mux15~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~3 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][16]~regout ));

// Location: LCFF_X41_Y22_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][16]~regout ));

// Location: LCFF_X42_Y21_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][16]~regout ));

// Location: LCFF_X42_Y22_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][16]~regout ));

// Location: LCCOMB_X42_Y22_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~4_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[24][16]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[16][16]~regout )))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[16][16]~regout ),
	.datad(\CPU|id_stage|rf|register[24][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~4 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux15~4_combout  & ((\CPU|id_stage|rf|register[28][16]~regout ))) # (!\CPU|id_stage|data_a|Mux15~4_combout  & (\CPU|id_stage|rf|register[20][16]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux15~4_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[20][16]~regout ),
	.datac(\CPU|id_stage|rf|register[28][16]~regout ),
	.datad(\CPU|id_stage|data_a|Mux15~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~5 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~6_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|data_a|Mux15~3_combout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|data_a|Mux15~5_combout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux15~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux15~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~6 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~9_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux15~6_combout  & ((\CPU|id_stage|data_a|Mux15~8_combout ))) # (!\CPU|id_stage|data_a|Mux15~6_combout  & (\CPU|id_stage|data_a|Mux15~1_combout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux15~6_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|data_a|Mux15~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux15~8_combout ),
	.datad(\CPU|id_stage|data_a|Mux15~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~9 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~19_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux15~16_combout  & (\CPU|id_stage|data_a|Mux15~18_combout )) # (!\CPU|id_stage|data_a|Mux15~16_combout  & ((\CPU|id_stage|data_a|Mux15~9_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~0_combout  & (((\CPU|id_stage|data_a|Mux15~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux15~18_combout ),
	.datac(\CPU|id_stage|data_a|Mux15~16_combout ),
	.datad(\CPU|id_stage|data_a|Mux15~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~19 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~20_combout  = (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y[16]~233_combout )) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// ((\CPU|id_stage|data_a|Mux15~19_combout ))))) # (!\CPU|id_stage|data_a|Mux7~5_combout  & (((\CPU|id_stage|fw_instance|fwda[0]~5_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[16]~233_combout ),
	.datac(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux15~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15~20 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux15~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux15~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[16]~23_combout ))) # (!\CPU|id_stage|data_a|Mux15~20_combout  & (\CPU|em_reg|malu [16])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux15~20_combout ))))

	.dataa(\CPU|em_reg|malu [16]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[16]~23_combout ),
	.datad(\CPU|id_stage|data_a|Mux15~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux15~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux15 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneii_lcell_comb \CPU|de_reg|ea[16]~feeder (
// Equation(s):
// \CPU|de_reg|ea[16]~feeder_combout  = \CPU|id_stage|data_a|Mux15~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|data_a|Mux15~combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|ea[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|ea[16]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|ea[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N15
cycloneii_lcell_ff \CPU|de_reg|ea[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|ea[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [16]));

// Location: LCCOMB_X28_Y21_N30
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[16]~26 (
// Equation(s):
// \CPU|exe_stage|muxa|y[16]~26_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [16])

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|ea [16]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[16]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[16]~26 .lut_mask = 16'h5500;
defparam \CPU|exe_stage|muxa|y[16]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N25
cycloneii_lcell_ff \CPU|de_reg|eimm[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|inst_reg|inst [15]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [15]));

// Location: LCCOMB_X33_Y17_N24
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[15]~18 (
// Equation(s):
// \CPU|exe_stage|muxb|y[15]~18_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [15])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [15])))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(vcc),
	.datac(\CPU|de_reg|eimm [15]),
	.datad(\CPU|de_reg|eb [15]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[15]~18 .lut_mask = 16'hF5A0;
defparam \CPU|exe_stage|muxb|y[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[14]~9 (
// Equation(s):
// \CPU|exe_stage|muxa|y[14]~9_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [14])

	.dataa(vcc),
	.datab(\CPU|de_reg|eshift~regout ),
	.datac(vcc),
	.datad(\CPU|de_reg|ea [14]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[14]~9 .lut_mask = 16'h3300;
defparam \CPU|exe_stage|muxa|y[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneii_lcell_comb \CPU|inst_reg|inst~34 (
// Equation(s):
// \CPU|inst_reg|inst~34_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [13] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [13]),
	.datab(vcc),
	.datac(\CPU|id_stage|cu|if_flush~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~34 .lut_mask = 16'h0A0A;
defparam \CPU|inst_reg|inst~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N13
cycloneii_lcell_ff \CPU|inst_reg|inst[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~34_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [13]));

// Location: LCFF_X35_Y21_N19
cycloneii_lcell_ff \CPU|de_reg|eimm[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|inst_reg|inst [13]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [13]));

// Location: LCCOMB_X35_Y21_N18
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[13]~15 (
// Equation(s):
// \CPU|exe_stage|muxb|y[13]~15_combout  = (\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [13]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [13]))

	.dataa(vcc),
	.datab(\CPU|de_reg|eb [13]),
	.datac(\CPU|de_reg|eimm [13]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[13]~15 .lut_mask = 16'hF0CC;
defparam \CPU|exe_stage|muxb|y[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneii_lcell_comb \CPU|em_reg|mb[21]~feeder (
// Equation(s):
// \CPU|em_reg|mb[21]~feeder_combout  = \CPU|de_reg|eb [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|eb [21]),
	.cin(gnd),
	.combout(\CPU|em_reg|mb[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|mb[21]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|mb[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N23
cycloneii_lcell_ff \CPU|em_reg|mb[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|mb[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [21]));

// Location: LCFF_X25_Y20_N17
cycloneii_lcell_ff \CPU|em_reg|mb[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [22]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [22]));

// Location: LCFF_X35_Y16_N15
cycloneii_lcell_ff \CPU|de_reg|ea[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux9~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [22]));

// Location: LCCOMB_X32_Y18_N26
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[22]~10 (
// Equation(s):
// \CPU|exe_stage|muxa|y[22]~10_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [22])

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|ea [22]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[22]~10 .lut_mask = 16'h5500;
defparam \CPU|exe_stage|muxa|y[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[21]~28 (
// Equation(s):
// \CPU|exe_stage|muxb|y[21]~28_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [21])))

	.dataa(\CPU|de_reg|eimm [31]),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|de_reg|eb [21]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[21]~28 .lut_mask = 16'hAFA0;
defparam \CPU|exe_stage|muxb|y[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~38 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~38_combout  = (\CPU|exe_stage|muxa|y[19]~19_combout  & ((\CPU|exe_stage|muxb|y[19]~30_combout  & (\CPU|exe_stage|pipe_alu|Add0~37  & VCC)) # (!\CPU|exe_stage|muxb|y[19]~30_combout  & (!\CPU|exe_stage|pipe_alu|Add0~37 )))) # 
// (!\CPU|exe_stage|muxa|y[19]~19_combout  & ((\CPU|exe_stage|muxb|y[19]~30_combout  & (!\CPU|exe_stage|pipe_alu|Add0~37 )) # (!\CPU|exe_stage|muxb|y[19]~30_combout  & ((\CPU|exe_stage|pipe_alu|Add0~37 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add0~39  = CARRY((\CPU|exe_stage|muxa|y[19]~19_combout  & (!\CPU|exe_stage|muxb|y[19]~30_combout  & !\CPU|exe_stage|pipe_alu|Add0~37 )) # (!\CPU|exe_stage|muxa|y[19]~19_combout  & ((!\CPU|exe_stage|pipe_alu|Add0~37 ) # 
// (!\CPU|exe_stage|muxb|y[19]~30_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[19]~19_combout ),
	.datab(\CPU|exe_stage|muxb|y[19]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~37 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~38_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~39 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~38 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~40 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~40_combout  = ((\CPU|exe_stage|muxb|y[20]~29_combout  $ (\CPU|exe_stage|muxa|y[20]~20_combout  $ (!\CPU|exe_stage|pipe_alu|Add0~39 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add0~41  = CARRY((\CPU|exe_stage|muxb|y[20]~29_combout  & ((\CPU|exe_stage|muxa|y[20]~20_combout ) # (!\CPU|exe_stage|pipe_alu|Add0~39 ))) # (!\CPU|exe_stage|muxb|y[20]~29_combout  & (\CPU|exe_stage|muxa|y[20]~20_combout  & 
// !\CPU|exe_stage|pipe_alu|Add0~39 )))

	.dataa(\CPU|exe_stage|muxb|y[20]~29_combout ),
	.datab(\CPU|exe_stage|muxa|y[20]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~39 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~40_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~41 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~40 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y20_N25
cycloneii_lcell_ff \CPU|de_reg|ea[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|id_stage|data_a|Mux16~combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [15]));

// Location: LCCOMB_X29_Y23_N28
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[15]~23 (
// Equation(s):
// \CPU|exe_stage|muxa|y[15]~23_combout  = (\CPU|de_reg|ea [15] & !\CPU|de_reg|eshift~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [15]),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[15]~23 .lut_mask = 16'h00F0;
defparam \CPU|exe_stage|muxa|y[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~30 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~30_combout  = (\CPU|exe_stage|muxa|y[15]~23_combout  & ((\CPU|exe_stage|muxb|y[15]~18_combout  & (\CPU|exe_stage|pipe_alu|Add0~29  & VCC)) # (!\CPU|exe_stage|muxb|y[15]~18_combout  & (!\CPU|exe_stage|pipe_alu|Add0~29 )))) # 
// (!\CPU|exe_stage|muxa|y[15]~23_combout  & ((\CPU|exe_stage|muxb|y[15]~18_combout  & (!\CPU|exe_stage|pipe_alu|Add0~29 )) # (!\CPU|exe_stage|muxb|y[15]~18_combout  & ((\CPU|exe_stage|pipe_alu|Add0~29 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add0~31  = CARRY((\CPU|exe_stage|muxa|y[15]~23_combout  & (!\CPU|exe_stage|muxb|y[15]~18_combout  & !\CPU|exe_stage|pipe_alu|Add0~29 )) # (!\CPU|exe_stage|muxa|y[15]~23_combout  & ((!\CPU|exe_stage|pipe_alu|Add0~29 ) # 
// (!\CPU|exe_stage|muxb|y[15]~18_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[15]~23_combout ),
	.datab(\CPU|exe_stage|muxb|y[15]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~29 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~30_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~31 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~30 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux16~6 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux16~6_combout  = (\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|muxa|y[15]~23_combout  & (\CPU|exe_stage|muxb|y[15]~18_combout ))) # (!\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|pipe_alu|Add0~30_combout ))))

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(\CPU|exe_stage|muxa|y[15]~23_combout ),
	.datac(\CPU|exe_stage|muxb|y[15]~18_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add0~30_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux16~6 .lut_mask = 16'hD580;
defparam \CPU|exe_stage|pipe_alu|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N17
cycloneii_lcell_ff \CPU|de_reg|eimm[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|inst_reg|inst [14]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [14]));

// Location: LCCOMB_X35_Y20_N16
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[14]~13 (
// Equation(s):
// \CPU|exe_stage|muxb|y[14]~13_combout  = (\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [14]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [14]))

	.dataa(vcc),
	.datab(\CPU|de_reg|eb [14]),
	.datac(\CPU|de_reg|eimm [14]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[14]~13 .lut_mask = 16'hF0CC;
defparam \CPU|exe_stage|muxb|y[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
cycloneii_lcell_comb \CPU|inst_reg|inst~33 (
// Equation(s):
// \CPU|inst_reg|inst~33_combout  = (!\CPU|id_stage|cu|if_flush~combout  & \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|id_stage|cu|if_flush~combout ),
	.datad(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~33 .lut_mask = 16'h0F00;
defparam \CPU|inst_reg|inst~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N27
cycloneii_lcell_ff \CPU|inst_reg|inst[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~33_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [12]));

// Location: LCFF_X34_Y20_N17
cycloneii_lcell_ff \CPU|de_reg|eimm[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|inst_reg|inst [12]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [12]));

// Location: LCCOMB_X34_Y20_N16
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[12]~14 (
// Equation(s):
// \CPU|exe_stage|muxb|y[12]~14_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [12])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [12])))

	.dataa(vcc),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|de_reg|eimm [12]),
	.datad(\CPU|de_reg|eb [12]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[12]~14 .lut_mask = 16'hF3C0;
defparam \CPU|exe_stage|muxb|y[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N21
cycloneii_lcell_ff \CPU|em_reg|mb[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [25]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [25]));

// Location: LCCOMB_X27_Y20_N16
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[11]~30 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[11]~30_combout  = (\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [11] & !\CPU|em_reg|malu [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [11]),
	.datad(\CPU|em_reg|malu [7]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[11]~30 .lut_mask = 16'h00F0;
defparam \CPU|mem_stage|mem_io_mux|y[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneii_lcell_comb \CPU|mw_reg|wmo[11]~feeder (
// Equation(s):
// \CPU|mw_reg|wmo[11]~feeder_combout  = \CPU|mem_stage|mem_io_mux|y[11]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|mem_stage|mem_io_mux|y[11]~30_combout ),
	.cin(gnd),
	.combout(\CPU|mw_reg|wmo[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mw_reg|wmo[11]~feeder .lut_mask = 16'hFF00;
defparam \CPU|mw_reg|wmo[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N1
cycloneii_lcell_ff \CPU|mw_reg|wmo[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|mw_reg|wmo[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [11]));

// Location: LCFF_X36_Y20_N5
cycloneii_lcell_ff \CPU|mw_reg|walu[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [11]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [11]));

// Location: LCCOMB_X36_Y20_N4
cycloneii_lcell_comb \CPU|wb_stage|y[11]~31 (
// Equation(s):
// \CPU|wb_stage|y[11]~31_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [11])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [11])))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wmo [11]),
	.datac(\CPU|mw_reg|walu [11]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[11]~31 .lut_mask = 16'hCCF0;
defparam \CPU|wb_stage|y[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][11]~regout ));

// Location: LCFF_X47_Y19_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][11]~regout ));

// Location: LCFF_X48_Y19_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][11]~regout ));

// Location: LCCOMB_X47_Y19_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][11]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[19][11]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[23][11]~regout ),
	.datad(\CPU|id_stage|rf|register[19][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~7 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~8_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux20~7_combout  & (\CPU|id_stage|rf|register[31][11]~regout )) # (!\CPU|id_stage|data_a|Mux20~7_combout  & ((\CPU|id_stage|rf|register[27][11]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux20~7_combout ))))

	.dataa(\CPU|id_stage|rf|register[31][11]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[27][11]~regout ),
	.datad(\CPU|id_stage|data_a|Mux20~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~8 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][11]~regout ));

// Location: LCFF_X47_Y19_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][11]~regout ));

// Location: LCCOMB_X48_Y19_N2
cycloneii_lcell_comb \CPU|id_stage|rf|register[21][11]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[21][11]~feeder_combout  = \CPU|wb_stage|y[11]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[11]~31_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[21][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[21][11]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[21][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[21][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][11]~regout ));

// Location: LCCOMB_X47_Y19_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~2_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[21][11]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[17][11]~regout )))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[17][11]~regout ),
	.datad(\CPU|id_stage|rf|register[21][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~2 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux20~2_combout  & ((\CPU|id_stage|rf|register[29][11]~regout ))) # (!\CPU|id_stage|data_a|Mux20~2_combout  & (\CPU|id_stage|rf|register[25][11]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux20~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[25][11]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[29][11]~regout ),
	.datad(\CPU|id_stage|data_a|Mux20~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~3 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y20_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][11]~regout ));

// Location: LCCOMB_X42_Y21_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[20][11]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[20][11]~feeder_combout  = \CPU|wb_stage|y[11]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[11]~31_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[20][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[20][11]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[20][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[20][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][11]~regout ));

// Location: LCCOMB_X42_Y22_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[24][11]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[24][11]~feeder_combout  = \CPU|wb_stage|y[11]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[11]~31_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[24][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[24][11]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[24][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[24][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][11]~regout ));

// Location: LCFF_X42_Y20_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][11]~regout ));

// Location: LCCOMB_X42_Y22_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~4_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[24][11]~regout ) # ((\CPU|inst_reg|inst [23])))) # (!\CPU|inst_reg|inst [24] & (((!\CPU|inst_reg|inst [23] & \CPU|id_stage|rf|register[16][11]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[24][11]~regout ),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|id_stage|rf|register[16][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~4 .lut_mask = 16'hADA8;
defparam \CPU|id_stage|data_a|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux20~4_combout  & (\CPU|id_stage|rf|register[28][11]~regout )) # (!\CPU|id_stage|data_a|Mux20~4_combout  & ((\CPU|id_stage|rf|register[20][11]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux20~4_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[28][11]~regout ),
	.datac(\CPU|id_stage|rf|register[20][11]~regout ),
	.datad(\CPU|id_stage|data_a|Mux20~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~5 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~6_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|data_a|Mux20~3_combout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|data_a|Mux20~5_combout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux20~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux20~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~6 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][11]~regout ));

// Location: LCFF_X42_Y19_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][11]~regout ));

// Location: LCCOMB_X42_Y23_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~0_combout  = (\CPU|inst_reg|inst [24] & (((\CPU|inst_reg|inst [23]) # (\CPU|id_stage|rf|register[26][11]~regout )))) # (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[18][11]~regout  & (!\CPU|inst_reg|inst [23])))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[18][11]~regout ),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|id_stage|rf|register[26][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~0 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_a|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[30][11]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[30][11]~feeder_combout  = \CPU|wb_stage|y[11]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[11]~31_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[30][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[30][11]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[30][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[30][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][11]~regout ));

// Location: LCCOMB_X42_Y23_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~1_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux20~0_combout  & ((\CPU|id_stage|rf|register[30][11]~regout ))) # (!\CPU|id_stage|data_a|Mux20~0_combout  & (\CPU|id_stage|rf|register[22][11]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux20~0_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][11]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|data_a|Mux20~0_combout ),
	.datad(\CPU|id_stage|rf|register[30][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~1 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_a|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~9_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux20~6_combout  & (\CPU|id_stage|data_a|Mux20~8_combout )) # (!\CPU|id_stage|data_a|Mux20~6_combout  & ((\CPU|id_stage|data_a|Mux20~1_combout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux20~6_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|data_a|Mux20~8_combout ),
	.datac(\CPU|id_stage|data_a|Mux20~6_combout ),
	.datad(\CPU|id_stage|data_a|Mux20~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~9 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y16_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][11]~regout ));

// Location: LCFF_X43_Y15_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][11]~regout ));

// Location: LCCOMB_X43_Y15_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~18_combout  = (\CPU|id_stage|data_a|Mux20~17_combout  & (((\CPU|id_stage|rf|register[15][11]~regout )) # (!\CPU|inst_reg|inst [22]))) # (!\CPU|id_stage|data_a|Mux20~17_combout  & (\CPU|inst_reg|inst [22] & 
// ((\CPU|id_stage|rf|register[14][11]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux20~17_combout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[15][11]~regout ),
	.datad(\CPU|id_stage|rf|register[14][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~18 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y15_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][11]~regout ));

// Location: LCCOMB_X47_Y15_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[8][11]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[8][11]~feeder_combout  = \CPU|wb_stage|y[11]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[11]~31_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[8][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[8][11]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[8][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y15_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[8][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][11]~regout ));

// Location: LCFF_X48_Y15_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][11]~regout ));

// Location: LCCOMB_X48_Y15_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~10_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[10][11]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[8][11]~regout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[8][11]~regout ),
	.datad(\CPU|id_stage|rf|register[10][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~10 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y15_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux20~10_combout  & ((\CPU|id_stage|rf|register[11][11]~regout ))) # (!\CPU|id_stage|data_a|Mux20~10_combout  & (\CPU|id_stage|rf|register[9][11]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux20~10_combout ))))

	.dataa(\CPU|id_stage|rf|register[9][11]~regout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[11][11]~regout ),
	.datad(\CPU|id_stage|data_a|Mux20~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~11 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][11]~regout ));

// Location: LCCOMB_X40_Y20_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[6][11]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[6][11]~feeder_combout  = \CPU|wb_stage|y[11]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[11]~31_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[6][11]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[6][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][11]~regout ));

// Location: LCFF_X41_Y18_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][11]~regout ));

// Location: LCCOMB_X42_Y18_N10
cycloneii_lcell_comb \CPU|id_stage|rf|register[4][11]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[4][11]~feeder_combout  = \CPU|wb_stage|y[11]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[11]~31_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[4][11]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[4][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][11]~regout ));

// Location: LCFF_X41_Y18_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][11]~regout ));

// Location: LCCOMB_X41_Y18_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~12_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[5][11]~regout ))) # (!\CPU|inst_reg|inst [21] & 
// (\CPU|id_stage|rf|register[4][11]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[4][11]~regout ),
	.datad(\CPU|id_stage|rf|register[5][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~12 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~13_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux20~12_combout  & ((\CPU|id_stage|rf|register[7][11]~regout ))) # (!\CPU|id_stage|data_a|Mux20~12_combout  & (\CPU|id_stage|rf|register[6][11]~regout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux20~12_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[6][11]~regout ),
	.datac(\CPU|id_stage|rf|register[7][11]~regout ),
	.datad(\CPU|id_stage|data_a|Mux20~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~15_combout  = (\CPU|id_stage|data_a|Mux20~14_combout  & (((\CPU|id_stage|rf|register[3][11]~regout )) # (!\CPU|id_stage|data_a|Mux7~2_combout ))) # (!\CPU|id_stage|data_a|Mux20~14_combout  & (\CPU|id_stage|data_a|Mux7~2_combout  
// & ((\CPU|id_stage|data_a|Mux20~13_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux20~14_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[3][11]~regout ),
	.datad(\CPU|id_stage|data_a|Mux20~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~15 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~16_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout ) # ((\CPU|id_stage|data_a|Mux20~11_combout )))) # (!\CPU|id_stage|data_a|Mux7~1_combout  & (!\CPU|id_stage|data_a|Mux7~0_combout  & 
// ((\CPU|id_stage|data_a|Mux20~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux20~11_combout ),
	.datad(\CPU|id_stage|data_a|Mux20~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~19_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux20~16_combout  & ((\CPU|id_stage|data_a|Mux20~18_combout ))) # (!\CPU|id_stage|data_a|Mux20~16_combout  & (\CPU|id_stage|data_a|Mux20~9_combout )))) 
// # (!\CPU|id_stage|data_a|Mux7~0_combout  & (((\CPU|id_stage|data_a|Mux20~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux20~9_combout ),
	.datac(\CPU|id_stage|data_a|Mux20~18_combout ),
	.datad(\CPU|id_stage|data_a|Mux20~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~19 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~20_combout  = (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y[11]~282_combout )) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// ((\CPU|id_stage|data_a|Mux20~19_combout ))))) # (!\CPU|id_stage|data_a|Mux7~5_combout  & (\CPU|id_stage|fw_instance|fwda[0]~5_combout ))

	.dataa(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datab(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[11]~282_combout ),
	.datad(\CPU|id_stage|data_a|Mux20~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20~20 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_a|Mux20~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux20~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux20~20_combout  & (\CPU|mem_stage|mem_io_mux|y[11]~30_combout )) # (!\CPU|id_stage|data_a|Mux20~20_combout  & ((\CPU|em_reg|malu [11]))))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux20~20_combout ))))

	.dataa(\CPU|mem_stage|mem_io_mux|y[11]~30_combout ),
	.datab(\CPU|em_reg|malu [11]),
	.datac(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datad(\CPU|id_stage|data_a|Mux20~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux20~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux20 .lut_mask = 16'hAFC0;
defparam \CPU|id_stage|data_a|Mux20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N7
cycloneii_lcell_ff \CPU|de_reg|ea[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux20~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [11]));

// Location: LCCOMB_X37_Y21_N16
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[11]~29 (
// Equation(s):
// \CPU|exe_stage|muxa|y[11]~29_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [11]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[11]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[11]~29 .lut_mask = 16'h0F00;
defparam \CPU|exe_stage|muxa|y[11]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[10]~10 (
// Equation(s):
// \CPU|exe_stage|muxb|y[10]~10_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [10])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [10])))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(\CPU|de_reg|eimm [10]),
	.datac(vcc),
	.datad(\CPU|de_reg|eb [10]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[10]~10 .lut_mask = 16'hDD88;
defparam \CPU|exe_stage|muxb|y[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[9]~12 (
// Equation(s):
// \CPU|exe_stage|muxb|y[9]~12_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [9])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [9])))

	.dataa(\CPU|de_reg|eimm [9]),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|de_reg|eb [9]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[9]~12 .lut_mask = 16'hAFA0;
defparam \CPU|exe_stage|muxb|y[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[6]~5 (
// Equation(s):
// \CPU|exe_stage|muxb|y[6]~5_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [6])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [6])))

	.dataa(vcc),
	.datab(\CPU|de_reg|eimm [6]),
	.datac(\CPU|de_reg|eb [6]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[6]~5 .lut_mask = 16'hCCF0;
defparam \CPU|exe_stage|muxb|y[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N1
cycloneii_lcell_ff \CPU|de_reg|ea[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux26~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [5]));

// Location: LCCOMB_X30_Y21_N30
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[5]~7 (
// Equation(s):
// \CPU|exe_stage|muxa|y[5]~7_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [5])

	.dataa(vcc),
	.datab(\CPU|de_reg|eshift~regout ),
	.datac(vcc),
	.datad(\CPU|de_reg|ea [5]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[5]~7 .lut_mask = 16'h3300;
defparam \CPU|exe_stage|muxa|y[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~0_combout  = (\CPU|exe_stage|muxb|y[0]~2_combout  & (\CPU|exe_stage|muxa|y[0]~0_combout  $ (VCC))) # (!\CPU|exe_stage|muxb|y[0]~2_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout ) # (GND)))
// \CPU|exe_stage|pipe_alu|Add1~1  = CARRY((\CPU|exe_stage|muxa|y[0]~0_combout ) # (!\CPU|exe_stage|muxb|y[0]~2_combout ))

	.dataa(\CPU|exe_stage|muxb|y[0]~2_combout ),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add1~0_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~1 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~0 .lut_mask = 16'h66DD;
defparam \CPU|exe_stage|pipe_alu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~2_combout  = (\CPU|exe_stage|muxb|y[1]~3_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & (!\CPU|exe_stage|pipe_alu|Add1~1 )) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|pipe_alu|Add1~1 ) # (GND))))) # 
// (!\CPU|exe_stage|muxb|y[1]~3_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|pipe_alu|Add1~1  & VCC)) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (!\CPU|exe_stage|pipe_alu|Add1~1 ))))
// \CPU|exe_stage|pipe_alu|Add1~3  = CARRY((\CPU|exe_stage|muxb|y[1]~3_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~1 ) # (!\CPU|exe_stage|muxa|y[1]~1_combout ))) # (!\CPU|exe_stage|muxb|y[1]~3_combout  & (!\CPU|exe_stage|muxa|y[1]~1_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~1 )))

	.dataa(\CPU|exe_stage|muxb|y[1]~3_combout ),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~1 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~2_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~3 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~2 .lut_mask = 16'h692B;
defparam \CPU|exe_stage|pipe_alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~4 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~4_combout  = ((\CPU|exe_stage|muxa|y[2]~2_combout  $ (\CPU|exe_stage|muxb|y[2]~0_combout  $ (\CPU|exe_stage|pipe_alu|Add1~3 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add1~5  = CARRY((\CPU|exe_stage|muxa|y[2]~2_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~3 ) # (!\CPU|exe_stage|muxb|y[2]~0_combout ))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & (!\CPU|exe_stage|muxb|y[2]~0_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~3 )))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(\CPU|exe_stage|muxb|y[2]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~3 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~4_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~5 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~4 .lut_mask = 16'h962B;
defparam \CPU|exe_stage|pipe_alu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~6 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~6_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|muxb|y[3]~1_combout  & (!\CPU|exe_stage|pipe_alu|Add1~5 )) # (!\CPU|exe_stage|muxb|y[3]~1_combout  & (\CPU|exe_stage|pipe_alu|Add1~5  & VCC)))) # 
// (!\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|muxb|y[3]~1_combout  & ((\CPU|exe_stage|pipe_alu|Add1~5 ) # (GND))) # (!\CPU|exe_stage|muxb|y[3]~1_combout  & (!\CPU|exe_stage|pipe_alu|Add1~5 ))))
// \CPU|exe_stage|pipe_alu|Add1~7  = CARRY((\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|muxb|y[3]~1_combout  & !\CPU|exe_stage|pipe_alu|Add1~5 )) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|muxb|y[3]~1_combout ) # 
// (!\CPU|exe_stage|pipe_alu|Add1~5 ))))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|exe_stage|muxb|y[3]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~5 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~6_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~7 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~6 .lut_mask = 16'h694D;
defparam \CPU|exe_stage|pipe_alu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~20 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~20_combout  = ((\CPU|exe_stage|muxa|y[10]~30_combout  $ (\CPU|exe_stage|muxb|y[10]~10_combout  $ (\CPU|exe_stage|pipe_alu|Add1~19 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add1~21  = CARRY((\CPU|exe_stage|muxa|y[10]~30_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~19 ) # (!\CPU|exe_stage|muxb|y[10]~10_combout ))) # (!\CPU|exe_stage|muxa|y[10]~30_combout  & (!\CPU|exe_stage|muxb|y[10]~10_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~19 )))

	.dataa(\CPU|exe_stage|muxa|y[10]~30_combout ),
	.datab(\CPU|exe_stage|muxb|y[10]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~19 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~20_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~21 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~20 .lut_mask = 16'h962B;
defparam \CPU|exe_stage|pipe_alu|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~24 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~24_combout  = ((\CPU|exe_stage|muxa|y[12]~28_combout  $ (\CPU|exe_stage|muxb|y[12]~14_combout  $ (\CPU|exe_stage|pipe_alu|Add1~23 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add1~25  = CARRY((\CPU|exe_stage|muxa|y[12]~28_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~23 ) # (!\CPU|exe_stage|muxb|y[12]~14_combout ))) # (!\CPU|exe_stage|muxa|y[12]~28_combout  & (!\CPU|exe_stage|muxb|y[12]~14_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~23 )))

	.dataa(\CPU|exe_stage|muxa|y[12]~28_combout ),
	.datab(\CPU|exe_stage|muxb|y[12]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~23 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~24_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~25 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~24 .lut_mask = 16'h962B;
defparam \CPU|exe_stage|pipe_alu|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~30 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~30_combout  = (\CPU|exe_stage|muxa|y[15]~23_combout  & ((\CPU|exe_stage|muxb|y[15]~18_combout  & (!\CPU|exe_stage|pipe_alu|Add1~29 )) # (!\CPU|exe_stage|muxb|y[15]~18_combout  & (\CPU|exe_stage|pipe_alu|Add1~29  & VCC)))) # 
// (!\CPU|exe_stage|muxa|y[15]~23_combout  & ((\CPU|exe_stage|muxb|y[15]~18_combout  & ((\CPU|exe_stage|pipe_alu|Add1~29 ) # (GND))) # (!\CPU|exe_stage|muxb|y[15]~18_combout  & (!\CPU|exe_stage|pipe_alu|Add1~29 ))))
// \CPU|exe_stage|pipe_alu|Add1~31  = CARRY((\CPU|exe_stage|muxa|y[15]~23_combout  & (\CPU|exe_stage|muxb|y[15]~18_combout  & !\CPU|exe_stage|pipe_alu|Add1~29 )) # (!\CPU|exe_stage|muxa|y[15]~23_combout  & ((\CPU|exe_stage|muxb|y[15]~18_combout ) # 
// (!\CPU|exe_stage|pipe_alu|Add1~29 ))))

	.dataa(\CPU|exe_stage|muxa|y[15]~23_combout ),
	.datab(\CPU|exe_stage|muxb|y[15]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~29 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~30_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~31 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~30 .lut_mask = 16'h694D;
defparam \CPU|exe_stage|pipe_alu|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux16~5 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux16~5_combout  = (\CPU|de_reg|ealuc [0] & ((\CPU|exe_stage|muxa|y[15]~23_combout ) # ((\CPU|exe_stage|muxb|y[15]~18_combout )))) # (!\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|pipe_alu|Add1~30_combout ))))

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(\CPU|exe_stage|muxa|y[15]~23_combout ),
	.datac(\CPU|exe_stage|muxb|y[15]~18_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add1~30_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux16~5 .lut_mask = 16'hFDA8;
defparam \CPU|exe_stage|pipe_alu|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux16~7 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux16~7_combout  = (\CPU|de_reg|ealuc [2] & (((\CPU|de_reg|ealuc [1]) # (\CPU|exe_stage|pipe_alu|Mux16~5_combout )))) # (!\CPU|de_reg|ealuc [2] & (\CPU|exe_stage|pipe_alu|Mux16~6_combout  & (!\CPU|de_reg|ealuc [1])))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|exe_stage|pipe_alu|Mux16~6_combout ),
	.datac(\CPU|de_reg|ealuc [1]),
	.datad(\CPU|exe_stage|pipe_alu|Mux16~5_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux16~7 .lut_mask = 16'hAEA4;
defparam \CPU|exe_stage|pipe_alu|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~50 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~50_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[13]~15_combout ))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[15]~18_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxb|y[15]~18_combout ),
	.datac(\CPU|exe_stage|muxb|y[13]~15_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~50 .lut_mask = 16'hF0CC;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~49 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~49_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[12]~14_combout )) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[14]~13_combout )))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|muxb|y[12]~14_combout ),
	.datad(\CPU|exe_stage|muxb|y[14]~13_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~49 .lut_mask = 16'hF3C0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~51 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~51_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~49_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~50_combout ))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~50_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~51 .lut_mask = 16'hFA50;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~46 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~46_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[8]~11_combout ))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[10]~10_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxb|y[10]~10_combout ),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|muxb|y[8]~11_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~46 .lut_mask = 16'hFC0C;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneii_lcell_comb \CPU|inst_reg|inst~35 (
// Equation(s):
// \CPU|inst_reg|inst~35_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [11] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [11]),
	.datab(vcc),
	.datac(\CPU|id_stage|cu|if_flush~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~35 .lut_mask = 16'h0A0A;
defparam \CPU|inst_reg|inst~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N3
cycloneii_lcell_ff \CPU|inst_reg|inst[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~35_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [11]));

// Location: LCCOMB_X37_Y19_N14
cycloneii_lcell_comb \CPU|de_reg|eimm[11]~feeder (
// Equation(s):
// \CPU|de_reg|eimm[11]~feeder_combout  = \CPU|inst_reg|inst [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|inst [11]),
	.cin(gnd),
	.combout(\CPU|de_reg|eimm[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|eimm[11]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|eimm[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N15
cycloneii_lcell_ff \CPU|de_reg|eimm[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|eimm[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [11]));

// Location: LCCOMB_X36_Y19_N16
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[11]~16 (
// Equation(s):
// \CPU|exe_stage|muxb|y[11]~16_combout  = (\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [11]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [11]))

	.dataa(\CPU|de_reg|eb [11]),
	.datab(\CPU|de_reg|eimm [11]),
	.datac(vcc),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[11]~16 .lut_mask = 16'hCCAA;
defparam \CPU|exe_stage|muxb|y[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~47 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~47_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[9]~12_combout )) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[11]~16_combout )))

	.dataa(\CPU|exe_stage|muxb|y[9]~12_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[11]~16_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~47 .lut_mask = 16'hAAF0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~48 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~48_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~46_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~47_combout )))

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~46_combout ),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~48 .lut_mask = 16'hCFC0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~52 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~52_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~48_combout ))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~51_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~51_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~52 .lut_mask = 16'hFC30;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~53 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~53_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~45_combout ) # ((!\CPU|exe_stage|muxa|y[3]~3_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~52_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~45_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~53 .lut_mask = 16'hAFAA;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux16~12 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux16~12_combout  = (!\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|muxb|y[15]~18_combout  $ (((\CPU|de_reg|ea [15] & !\CPU|de_reg|eshift~regout )))))

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(\CPU|de_reg|ea [15]),
	.datac(\CPU|exe_stage|muxb|y[15]~18_combout ),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux16~12 .lut_mask = 16'h5014;
defparam \CPU|exe_stage|pipe_alu|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux16~4 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux16~4_combout  = (\CPU|exe_stage|pipe_alu|Mux16~12_combout ) # ((!\CPU|de_reg|ealuc [3] & (\CPU|exe_stage|pipe_alu|Mux16~3_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~53_combout )))

	.dataa(\CPU|de_reg|ealuc [3]),
	.datab(\CPU|exe_stage|pipe_alu|Mux16~3_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~53_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux16~12_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux16~4 .lut_mask = 16'hFF40;
defparam \CPU|exe_stage|pipe_alu|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux16~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux16~2_combout  = (!\CPU|exe_stage|muxa|y[1]~1_combout  & (!\CPU|exe_stage|muxa|y[2]~2_combout  & (!\CPU|exe_stage|muxa|y[3]~3_combout  & !\CPU|exe_stage|muxa|y[0]~0_combout )))

	.dataa(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux16~2 .lut_mask = 16'h0001;
defparam \CPU|exe_stage|pipe_alu|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux16~9 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux16~9_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout  & (\CPU|exe_stage|muxa|y[4]~4_combout  & ((\CPU|exe_stage|pipe_alu|Mux16~2_combout ) # (\CPU|de_reg|ealuc [3])))) # (!\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout  
// & (((\CPU|de_reg|ealuc [3]))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ),
	.datab(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux16~2_combout ),
	.datad(\CPU|de_reg|ealuc [3]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux16~9 .lut_mask = 16'hDD80;
defparam \CPU|exe_stage|pipe_alu|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[31]~8 (
// Equation(s):
// \CPU|exe_stage|muxb|y[31]~8_combout  = (\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [31]))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(vcc),
	.datac(\CPU|de_reg|eb [31]),
	.datad(\CPU|de_reg|eimm [31]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[31]~8 .lut_mask = 16'hFA50;
defparam \CPU|exe_stage|muxb|y[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux16~10 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux16~10_combout  = (\CPU|exe_stage|pipe_alu|Mux16~8_combout ) # ((\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|pipe_alu|Mux16~9_combout  & \CPU|exe_stage|muxb|y[31]~8_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|Mux16~8_combout ),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|pipe_alu|Mux16~9_combout ),
	.datad(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux16~10 .lut_mask = 16'hEAAA;
defparam \CPU|exe_stage|pipe_alu|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux16~11 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux16~11_combout  = (\CPU|de_reg|ealuc [1] & ((\CPU|exe_stage|pipe_alu|Mux16~7_combout  & ((\CPU|exe_stage|pipe_alu|Mux16~10_combout ))) # (!\CPU|exe_stage|pipe_alu|Mux16~7_combout  & (\CPU|exe_stage|pipe_alu|Mux16~4_combout )))) # 
// (!\CPU|de_reg|ealuc [1] & (\CPU|exe_stage|pipe_alu|Mux16~7_combout ))

	.dataa(\CPU|de_reg|ealuc [1]),
	.datab(\CPU|exe_stage|pipe_alu|Mux16~7_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux16~4_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux16~10_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux16~11 .lut_mask = 16'hEC64;
defparam \CPU|exe_stage|pipe_alu|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[15]~234 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[15]~234_combout  = (\CPU|de_reg|ejal~regout  & ((\CPU|exe_stage|ad4|y[15]~26_combout ))) # (!\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|pipe_alu|Mux16~11_combout ))

	.dataa(\CPU|de_reg|ejal~regout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|Mux16~11_combout ),
	.datad(\CPU|exe_stage|ad4|y[15]~26_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[15]~234_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[15]~234 .lut_mask = 16'hFA50;
defparam \CPU|exe_stage|judge_ealu|y[15]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N5
cycloneii_lcell_ff \CPU|mw_reg|wmo[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[15]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [15]));

// Location: LCFF_X35_Y20_N11
cycloneii_lcell_ff \CPU|em_reg|malu[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y[15]~234_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [15]));

// Location: LCFF_X36_Y20_N3
cycloneii_lcell_ff \CPU|mw_reg|walu[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [15]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [15]));

// Location: LCCOMB_X36_Y20_N2
cycloneii_lcell_comb \CPU|wb_stage|y[15]~25 (
// Equation(s):
// \CPU|wb_stage|y[15]~25_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [15])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [15])))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wmo [15]),
	.datac(\CPU|mw_reg|walu [15]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[15]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[15]~25 .lut_mask = 16'hCCF0;
defparam \CPU|wb_stage|y[15]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][15]~regout ));

// Location: LCFF_X41_Y23_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][15]~regout ));

// Location: LCFF_X41_Y23_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][15]~regout ));

// Location: LCFF_X42_Y23_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][15]~regout ));

// Location: LCCOMB_X42_Y23_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~17_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[14][15]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[12][15]~regout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[12][15]~regout ),
	.datad(\CPU|id_stage|rf|register[14][15]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~17 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~18_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux16~17_combout  & (\CPU|id_stage|rf|register[15][15]~regout )) # (!\CPU|id_stage|data_a|Mux16~17_combout  & ((\CPU|id_stage|rf|register[13][15]~regout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux16~17_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[15][15]~regout ),
	.datac(\CPU|id_stage|rf|register[13][15]~regout ),
	.datad(\CPU|id_stage|data_a|Mux16~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y14_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][15]~regout ));

// Location: LCCOMB_X41_Y14_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[2][15]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[2][15]~feeder_combout  = \CPU|wb_stage|y[15]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[15]~25_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[2][15]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y14_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[2][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][15]~regout ));

// Location: LCCOMB_X40_Y15_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[5][15]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[5][15]~feeder_combout  = \CPU|wb_stage|y[15]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[15]~25_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[5][15]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y15_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[5][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][15]~regout ));

// Location: LCCOMB_X40_Y15_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[7][15]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[7][15]~feeder_combout  = \CPU|wb_stage|y[15]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[15]~25_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[7][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[7][15]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[7][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y15_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[7][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][15]~regout ));

// Location: LCFF_X40_Y14_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][15]~regout ));

// Location: LCFF_X40_Y14_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][15]~regout ));

// Location: LCCOMB_X40_Y14_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~12_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & (\CPU|id_stage|rf|register[6][15]~regout )) # (!\CPU|inst_reg|inst [22] & 
// ((\CPU|id_stage|rf|register[4][15]~regout )))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[6][15]~regout ),
	.datad(\CPU|id_stage|rf|register[4][15]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~12 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~13_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux16~12_combout  & ((\CPU|id_stage|rf|register[7][15]~regout ))) # (!\CPU|id_stage|data_a|Mux16~12_combout  & (\CPU|id_stage|rf|register[5][15]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux16~12_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[5][15]~regout ),
	.datac(\CPU|id_stage|rf|register[7][15]~regout ),
	.datad(\CPU|id_stage|data_a|Mux16~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N22
cycloneii_lcell_comb \CPU|id_stage|rf|register[1][15]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[1][15]~feeder_combout  = \CPU|wb_stage|y[15]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[15]~25_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[1][15]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y14_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[1][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][15]~regout ));

// Location: LCCOMB_X41_Y14_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & (\CPU|id_stage|data_a|Mux7~2_combout )) # (!\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|data_a|Mux16~13_combout )) # 
// (!\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|rf|register[1][15]~regout )))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|data_a|Mux16~13_combout ),
	.datad(\CPU|id_stage|rf|register[1][15]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~14 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~15_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux16~14_combout  & (\CPU|id_stage|rf|register[3][15]~regout )) # (!\CPU|id_stage|data_a|Mux16~14_combout  & ((\CPU|id_stage|rf|register[2][15]~regout 
// ))))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux16~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|rf|register[3][15]~regout ),
	.datac(\CPU|id_stage|rf|register[2][15]~regout ),
	.datad(\CPU|id_stage|data_a|Mux16~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~15 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y18_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][15]~regout ));

// Location: LCFF_X48_Y18_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][15]~regout ));

// Location: LCCOMB_X48_Y18_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~2_combout  = (\CPU|inst_reg|inst [24] & (((\CPU|inst_reg|inst [23])))) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[21][15]~regout ))) # (!\CPU|inst_reg|inst [23] & 
// (\CPU|id_stage|rf|register[17][15]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[17][15]~regout ),
	.datac(\CPU|id_stage|rf|register[21][15]~regout ),
	.datad(\CPU|inst_reg|inst [23]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~2 .lut_mask = 16'hFA44;
defparam \CPU|id_stage|data_a|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y18_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][15]~regout ));

// Location: LCFF_X49_Y18_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][15]~regout ));

// Location: LCCOMB_X48_Y18_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux16~2_combout  & (\CPU|id_stage|rf|register[29][15]~regout )) # (!\CPU|id_stage|data_a|Mux16~2_combout  & ((\CPU|id_stage|rf|register[25][15]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|data_a|Mux16~2_combout ))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|data_a|Mux16~2_combout ),
	.datac(\CPU|id_stage|rf|register[29][15]~regout ),
	.datad(\CPU|id_stage|rf|register[25][15]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~3 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_a|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][15]~regout ));

// Location: LCFF_X43_Y22_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][15]~regout ));

// Location: LCFF_X42_Y22_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][15]~regout ));

// Location: LCCOMB_X43_Y22_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~6_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[24][15]~regout ))) # (!\CPU|inst_reg|inst [24] & 
// (\CPU|id_stage|rf|register[16][15]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[16][15]~regout ),
	.datad(\CPU|id_stage|rf|register[24][15]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~6 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux16~6_combout  & (\CPU|id_stage|rf|register[28][15]~regout )) # (!\CPU|id_stage|data_a|Mux16~6_combout  & ((\CPU|id_stage|rf|register[20][15]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux16~6_combout ))))

	.dataa(\CPU|id_stage|rf|register[28][15]~regout ),
	.datab(\CPU|id_stage|rf|register[20][15]~regout ),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|id_stage|data_a|Mux16~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~7 .lut_mask = 16'hAFC0;
defparam \CPU|id_stage|data_a|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][15]~regout ));

// Location: LCCOMB_X43_Y21_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[18][15]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[18][15]~feeder_combout  = \CPU|wb_stage|y[15]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[15]~25_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[18][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[18][15]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[18][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[18][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][15]~regout ));

// Location: LCFF_X46_Y20_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][15]~regout ));

// Location: LCCOMB_X43_Y21_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~4_combout  = (\CPU|inst_reg|inst [24] & (((\CPU|inst_reg|inst [23]) # (\CPU|id_stage|rf|register[26][15]~regout )))) # (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[18][15]~regout  & (!\CPU|inst_reg|inst [23])))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[18][15]~regout ),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|id_stage|rf|register[26][15]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~4 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_a|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux16~4_combout  & (\CPU|id_stage|rf|register[30][15]~regout )) # (!\CPU|id_stage|data_a|Mux16~4_combout  & ((\CPU|id_stage|rf|register[22][15]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux16~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[30][15]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[22][15]~regout ),
	.datad(\CPU|id_stage|data_a|Mux16~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~5 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~8_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|data_a|Mux16~5_combout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|data_a|Mux16~7_combout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux16~7_combout ),
	.datad(\CPU|id_stage|data_a|Mux16~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~8 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux16~8_combout  & (\CPU|id_stage|data_a|Mux16~10_combout )) # (!\CPU|id_stage|data_a|Mux16~8_combout  & ((\CPU|id_stage|data_a|Mux16~3_combout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux16~8_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux16~10_combout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux16~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux16~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~11 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~16_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux7~1_combout ) # ((\CPU|id_stage|data_a|Mux16~11_combout )))) # (!\CPU|id_stage|data_a|Mux7~0_combout  & (!\CPU|id_stage|data_a|Mux7~1_combout  & 
// (\CPU|id_stage|data_a|Mux16~15_combout )))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux16~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux16~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~16 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~19_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux16~16_combout  & ((\CPU|id_stage|data_a|Mux16~18_combout ))) # (!\CPU|id_stage|data_a|Mux16~16_combout  & (\CPU|id_stage|data_a|Mux16~1_combout )))) 
// # (!\CPU|id_stage|data_a|Mux7~1_combout  & (((\CPU|id_stage|data_a|Mux16~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux16~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux16~18_combout ),
	.datad(\CPU|id_stage|data_a|Mux16~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~19 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~20_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[15]~234_combout )) # (!\CPU|id_stage|data_a|Mux7~5_combout ))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|data_a|Mux16~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[15]~234_combout ),
	.datad(\CPU|id_stage|data_a|Mux16~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux16~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux16~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[15]~24_combout ))) # (!\CPU|id_stage|data_a|Mux16~20_combout  & (\CPU|em_reg|malu [15])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux16~20_combout ))))

	.dataa(\CPU|em_reg|malu [15]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[15]~24_combout ),
	.datad(\CPU|id_stage|data_a|Mux16~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux16~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux16 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux16~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux16~0_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & (((\CPU|prog_cnt|test|q[0]~0_combout )))) # (!\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|prog_cnt|test|q[0]~0_combout  & (\CPU|id_stage|bpc[15]~26_combout )) # 
// (!\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|inst_reg|inst [13])))))

	.dataa(\CPU|id_stage|bpc[15]~26_combout ),
	.datab(\CPU|inst_reg|inst [13]),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|prog_cnt|test|q[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux16~0 .lut_mask = 16'hFA0C;
defparam \CPU|if_stage|nextpc|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux16~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux16~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux16~0_combout  & (!\CPU|if_stage|p4|y[15]~26_combout )) # (!\CPU|if_stage|nextpc|Mux16~0_combout  & ((!\CPU|id_stage|data_a|Mux16~combout ))))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux16~0_combout ))))

	.dataa(\CPU|if_stage|p4|y[15]~26_combout ),
	.datab(\CPU|id_stage|data_a|Mux16~combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux16~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux16~1 .lut_mask = 16'h503F;
defparam \CPU|if_stage|nextpc|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N5
cycloneii_lcell_ff \CPU|prog_cnt|test|q[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux16~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [15]));

// Location: LCCOMB_X32_Y23_N28
cycloneii_lcell_comb \CPU|if_stage|p4|y[15]~26 (
// Equation(s):
// \CPU|if_stage|p4|y[15]~26_combout  = (\CPU|prog_cnt|test|q [15] & ((\CPU|if_stage|p4|y[14]~25 ) # (GND))) # (!\CPU|prog_cnt|test|q [15] & (!\CPU|if_stage|p4|y[14]~25 ))
// \CPU|if_stage|p4|y[15]~27  = CARRY((\CPU|prog_cnt|test|q [15]) # (!\CPU|if_stage|p4|y[14]~25 ))

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[14]~25 ),
	.combout(\CPU|if_stage|p4|y[15]~26_combout ),
	.cout(\CPU|if_stage|p4|y[15]~27 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[15]~26 .lut_mask = 16'hC3CF;
defparam \CPU|if_stage|p4|y[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneii_lcell_comb \CPU|if_stage|p4|y[16]~28 (
// Equation(s):
// \CPU|if_stage|p4|y[16]~28_combout  = (\CPU|prog_cnt|test|q [16] & (!\CPU|if_stage|p4|y[15]~27  & VCC)) # (!\CPU|prog_cnt|test|q [16] & (\CPU|if_stage|p4|y[15]~27  $ (GND)))
// \CPU|if_stage|p4|y[16]~29  = CARRY((!\CPU|prog_cnt|test|q [16] & !\CPU|if_stage|p4|y[15]~27 ))

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[15]~27 ),
	.combout(\CPU|if_stage|p4|y[16]~28_combout ),
	.cout(\CPU|if_stage|p4|y[16]~29 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[16]~28 .lut_mask = 16'h3C03;
defparam \CPU|if_stage|p4|y[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N0
cycloneii_lcell_comb \CPU|inst_reg|dpc4[16]~21 (
// Equation(s):
// \CPU|inst_reg|dpc4[16]~21_combout  = !\CPU|if_stage|p4|y[16]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|if_stage|p4|y[16]~28_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[16]~21 .lut_mask = 16'h0F0F;
defparam \CPU|inst_reg|dpc4[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N1
cycloneii_lcell_ff \CPU|inst_reg|dpc4[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[16]~21_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [16]));

// Location: LCCOMB_X33_Y19_N6
cycloneii_lcell_comb \CPU|inst_reg|dpc4[15]~22 (
// Equation(s):
// \CPU|inst_reg|dpc4[15]~22_combout  = !\CPU|if_stage|p4|y[15]~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[15]~26_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[15]~22 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N7
cycloneii_lcell_ff \CPU|inst_reg|dpc4[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[15]~22_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [15]));

// Location: LCCOMB_X32_Y21_N30
cycloneii_lcell_comb \CPU|id_stage|bpc[16]~28 (
// Equation(s):
// \CPU|id_stage|bpc[16]~28_combout  = ((\CPU|inst_reg|inst [14] $ (\CPU|inst_reg|dpc4 [16] $ (\CPU|id_stage|bpc[15]~27 )))) # (GND)
// \CPU|id_stage|bpc[16]~29  = CARRY((\CPU|inst_reg|inst [14] & ((!\CPU|id_stage|bpc[15]~27 ) # (!\CPU|inst_reg|dpc4 [16]))) # (!\CPU|inst_reg|inst [14] & (!\CPU|inst_reg|dpc4 [16] & !\CPU|id_stage|bpc[15]~27 )))

	.dataa(\CPU|inst_reg|inst [14]),
	.datab(\CPU|inst_reg|dpc4 [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[15]~27 ),
	.combout(\CPU|id_stage|bpc[16]~28_combout ),
	.cout(\CPU|id_stage|bpc[16]~29 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[16]~28 .lut_mask = 16'h962B;
defparam \CPU|id_stage|bpc[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux15~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux15~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (\CPU|id_stage|bpc[16]~28_combout  & ((!\CPU|if_stage|nextpc|Mux25~0_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|inst_reg|inst [14]) # 
// (\CPU|if_stage|nextpc|Mux25~0_combout ))))

	.dataa(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datab(\CPU|id_stage|bpc[16]~28_combout ),
	.datac(\CPU|inst_reg|inst [14]),
	.datad(\CPU|if_stage|nextpc|Mux25~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux15~0 .lut_mask = 16'h55D8;
defparam \CPU|if_stage|nextpc|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux15~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux15~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux15~0_combout  & ((!\CPU|id_stage|data_a|Mux15~combout ))) # (!\CPU|if_stage|nextpc|Mux15~0_combout  & (!\CPU|if_stage|p4|y[16]~28_combout )))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux15~0_combout ))))

	.dataa(\CPU|if_stage|p4|y[16]~28_combout ),
	.datab(\CPU|id_stage|data_a|Mux15~combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux15~1 .lut_mask = 16'h305F;
defparam \CPU|if_stage|nextpc|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N9
cycloneii_lcell_ff \CPU|prog_cnt|test|q[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux15~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [16]));

// Location: LCCOMB_X32_Y22_N0
cycloneii_lcell_comb \CPU|if_stage|p4|y[17]~30 (
// Equation(s):
// \CPU|if_stage|p4|y[17]~30_combout  = (\CPU|prog_cnt|test|q [17] & ((\CPU|if_stage|p4|y[16]~29 ) # (GND))) # (!\CPU|prog_cnt|test|q [17] & (!\CPU|if_stage|p4|y[16]~29 ))
// \CPU|if_stage|p4|y[17]~31  = CARRY((\CPU|prog_cnt|test|q [17]) # (!\CPU|if_stage|p4|y[16]~29 ))

	.dataa(\CPU|prog_cnt|test|q [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[16]~29 ),
	.combout(\CPU|if_stage|p4|y[17]~30_combout ),
	.cout(\CPU|if_stage|p4|y[17]~31 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[17]~30 .lut_mask = 16'hA5AF;
defparam \CPU|if_stage|p4|y[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneii_lcell_comb \CPU|inst_reg|dpc4[17]~20 (
// Equation(s):
// \CPU|inst_reg|dpc4[17]~20_combout  = !\CPU|if_stage|p4|y[17]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[17]~30_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[17]~20 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N23
cycloneii_lcell_ff \CPU|inst_reg|dpc4[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[17]~20_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [17]));

// Location: LCCOMB_X32_Y20_N4
cycloneii_lcell_comb \CPU|id_stage|bpc[19]~34 (
// Equation(s):
// \CPU|id_stage|bpc[19]~34_combout  = (\CPU|inst_reg|dpc4 [19] & ((\CPU|id_stage|offset[18]~0_combout  & (!\CPU|id_stage|bpc[18]~33 )) # (!\CPU|id_stage|offset[18]~0_combout  & ((\CPU|id_stage|bpc[18]~33 ) # (GND))))) # (!\CPU|inst_reg|dpc4 [19] & 
// ((\CPU|id_stage|offset[18]~0_combout  & (\CPU|id_stage|bpc[18]~33  & VCC)) # (!\CPU|id_stage|offset[18]~0_combout  & (!\CPU|id_stage|bpc[18]~33 ))))
// \CPU|id_stage|bpc[19]~35  = CARRY((\CPU|inst_reg|dpc4 [19] & ((!\CPU|id_stage|bpc[18]~33 ) # (!\CPU|id_stage|offset[18]~0_combout ))) # (!\CPU|inst_reg|dpc4 [19] & (!\CPU|id_stage|offset[18]~0_combout  & !\CPU|id_stage|bpc[18]~33 )))

	.dataa(\CPU|inst_reg|dpc4 [19]),
	.datab(\CPU|id_stage|offset[18]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[18]~33 ),
	.combout(\CPU|id_stage|bpc[19]~34_combout ),
	.cout(\CPU|id_stage|bpc[19]~35 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[19]~34 .lut_mask = 16'h692B;
defparam \CPU|id_stage|bpc[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneii_lcell_comb \CPU|id_stage|bpc[20]~36 (
// Equation(s):
// \CPU|id_stage|bpc[20]~36_combout  = ((\CPU|inst_reg|dpc4 [20] $ (\CPU|id_stage|offset[18]~0_combout  $ (\CPU|id_stage|bpc[19]~35 )))) # (GND)
// \CPU|id_stage|bpc[20]~37  = CARRY((\CPU|inst_reg|dpc4 [20] & (\CPU|id_stage|offset[18]~0_combout  & !\CPU|id_stage|bpc[19]~35 )) # (!\CPU|inst_reg|dpc4 [20] & ((\CPU|id_stage|offset[18]~0_combout ) # (!\CPU|id_stage|bpc[19]~35 ))))

	.dataa(\CPU|inst_reg|dpc4 [20]),
	.datab(\CPU|id_stage|offset[18]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[19]~35 ),
	.combout(\CPU|id_stage|bpc[20]~36_combout ),
	.cout(\CPU|id_stage|bpc[20]~37 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[20]~36 .lut_mask = 16'h964D;
defparam \CPU|id_stage|bpc[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N16
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux11~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux11~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (\CPU|id_stage|bpc[20]~36_combout  & (!\CPU|if_stage|nextpc|Mux25~0_combout ))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|if_stage|nextpc|Mux25~0_combout ) # 
// (\CPU|inst_reg|inst [18]))))

	.dataa(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datab(\CPU|id_stage|bpc[20]~36_combout ),
	.datac(\CPU|if_stage|nextpc|Mux25~0_combout ),
	.datad(\CPU|inst_reg|inst [18]),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux11~0 .lut_mask = 16'h5D58;
defparam \CPU|if_stage|nextpc|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N8
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux11~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux11~1_combout  = (\CPU|if_stage|nextpc|Mux11~0_combout  & (((!\CPU|id_stage|data_a|Mux11~combout  & \CPU|id_stage|cu|pcsource[0]~1_combout )))) # (!\CPU|if_stage|nextpc|Mux11~0_combout  & (((!\CPU|id_stage|cu|pcsource[0]~1_combout 
// )) # (!\CPU|if_stage|p4|y[20]~36_combout )))

	.dataa(\CPU|if_stage|p4|y[20]~36_combout ),
	.datab(\CPU|id_stage|data_a|Mux11~combout ),
	.datac(\CPU|if_stage|nextpc|Mux11~0_combout ),
	.datad(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux11~1 .lut_mask = 16'h350F;
defparam \CPU|if_stage|nextpc|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N9
cycloneii_lcell_ff \CPU|prog_cnt|test|q[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux11~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [20]));

// Location: LCCOMB_X32_Y22_N4
cycloneii_lcell_comb \CPU|if_stage|p4|y[19]~34 (
// Equation(s):
// \CPU|if_stage|p4|y[19]~34_combout  = (\CPU|prog_cnt|test|q [19] & ((\CPU|if_stage|p4|y[18]~33 ) # (GND))) # (!\CPU|prog_cnt|test|q [19] & (!\CPU|if_stage|p4|y[18]~33 ))
// \CPU|if_stage|p4|y[19]~35  = CARRY((\CPU|prog_cnt|test|q [19]) # (!\CPU|if_stage|p4|y[18]~33 ))

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[18]~33 ),
	.combout(\CPU|if_stage|p4|y[19]~34_combout ),
	.cout(\CPU|if_stage|p4|y[19]~35 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[19]~34 .lut_mask = 16'hC3CF;
defparam \CPU|if_stage|p4|y[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux12~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux12~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|id_stage|bpc[19]~34_combout ) # ((\CPU|id_stage|cu|pcsource[0]~1_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|inst_reg|inst [17] & 
// !\CPU|id_stage|cu|pcsource[0]~1_combout ))))

	.dataa(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datab(\CPU|id_stage|bpc[19]~34_combout ),
	.datac(\CPU|inst_reg|inst [17]),
	.datad(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux12~0 .lut_mask = 16'hAAD8;
defparam \CPU|if_stage|nextpc|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux12~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux12~1_combout  = (\CPU|if_stage|nextpc|Mux12~0_combout  & (((!\CPU|if_stage|p4|y[19]~34_combout  & \CPU|id_stage|cu|pcsource[0]~1_combout )))) # (!\CPU|if_stage|nextpc|Mux12~0_combout  & (((!\CPU|id_stage|cu|pcsource[0]~1_combout )) 
// # (!\CPU|id_stage|data_a|Mux12~combout )))

	.dataa(\CPU|id_stage|data_a|Mux12~combout ),
	.datab(\CPU|if_stage|p4|y[19]~34_combout ),
	.datac(\CPU|if_stage|nextpc|Mux12~0_combout ),
	.datad(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux12~1 .lut_mask = 16'h350F;
defparam \CPU|if_stage|nextpc|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N25
cycloneii_lcell_ff \CPU|prog_cnt|test|q[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux12~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [19]));

// Location: LCCOMB_X32_Y22_N6
cycloneii_lcell_comb \CPU|if_stage|p4|y[20]~36 (
// Equation(s):
// \CPU|if_stage|p4|y[20]~36_combout  = (\CPU|prog_cnt|test|q [20] & (!\CPU|if_stage|p4|y[19]~35  & VCC)) # (!\CPU|prog_cnt|test|q [20] & (\CPU|if_stage|p4|y[19]~35  $ (GND)))
// \CPU|if_stage|p4|y[20]~37  = CARRY((!\CPU|prog_cnt|test|q [20] & !\CPU|if_stage|p4|y[19]~35 ))

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[19]~35 ),
	.combout(\CPU|if_stage|p4|y[20]~36_combout ),
	.cout(\CPU|if_stage|p4|y[20]~37 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[20]~36 .lut_mask = 16'h3C03;
defparam \CPU|if_stage|p4|y[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N20
cycloneii_lcell_comb \CPU|inst_reg|dpc4[20]~17 (
// Equation(s):
// \CPU|inst_reg|dpc4[20]~17_combout  = !\CPU|if_stage|p4|y[20]~36_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[20]~36_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[20]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[20]~17 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[20]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N21
cycloneii_lcell_ff \CPU|inst_reg|dpc4[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[20]~17_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [20]));

// Location: LCCOMB_X33_Y20_N4
cycloneii_lcell_comb \CPU|de_reg|epc4[20]~17 (
// Equation(s):
// \CPU|de_reg|epc4[20]~17_combout  = !\CPU|inst_reg|dpc4 [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|inst_reg|dpc4 [20]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[20]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[20]~17 .lut_mask = 16'h0F0F;
defparam \CPU|de_reg|epc4[20]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N5
cycloneii_lcell_ff \CPU|de_reg|epc4[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[20]~17_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [20]));

// Location: LCCOMB_X34_Y21_N16
cycloneii_lcell_comb \CPU|inst_reg|dpc4[19]~18 (
// Equation(s):
// \CPU|inst_reg|dpc4[19]~18_combout  = !\CPU|if_stage|p4|y[19]~34_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[19]~34_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[19]~18 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N17
cycloneii_lcell_ff \CPU|inst_reg|dpc4[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[19]~18_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [19]));

// Location: LCCOMB_X30_Y20_N16
cycloneii_lcell_comb \CPU|de_reg|epc4[19]~18 (
// Equation(s):
// \CPU|de_reg|epc4[19]~18_combout  = !\CPU|inst_reg|dpc4 [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [19]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[19]~18 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N17
cycloneii_lcell_ff \CPU|de_reg|epc4[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[19]~18_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [19]));

// Location: LCCOMB_X30_Y20_N6
cycloneii_lcell_comb \CPU|de_reg|epc4[17]~20 (
// Equation(s):
// \CPU|de_reg|epc4[17]~20_combout  = !\CPU|inst_reg|dpc4 [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|inst_reg|dpc4 [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[17]~20 .lut_mask = 16'h0F0F;
defparam \CPU|de_reg|epc4[17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N7
cycloneii_lcell_ff \CPU|de_reg|epc4[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[17]~20_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [17]));

// Location: LCCOMB_X31_Y20_N0
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[17]~30 (
// Equation(s):
// \CPU|exe_stage|ad4|y[17]~30_combout  = (\CPU|de_reg|epc4 [17] & (!\CPU|exe_stage|ad4|y[16]~29 )) # (!\CPU|de_reg|epc4 [17] & ((\CPU|exe_stage|ad4|y[16]~29 ) # (GND)))
// \CPU|exe_stage|ad4|y[17]~31  = CARRY((!\CPU|exe_stage|ad4|y[16]~29 ) # (!\CPU|de_reg|epc4 [17]))

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[16]~29 ),
	.combout(\CPU|exe_stage|ad4|y[17]~30_combout ),
	.cout(\CPU|exe_stage|ad4|y[17]~31 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[17]~30 .lut_mask = 16'h3C3F;
defparam \CPU|exe_stage|ad4|y[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[18]~32 (
// Equation(s):
// \CPU|exe_stage|ad4|y[18]~32_combout  = (\CPU|de_reg|epc4 [18] & (\CPU|exe_stage|ad4|y[17]~31  $ (GND))) # (!\CPU|de_reg|epc4 [18] & (!\CPU|exe_stage|ad4|y[17]~31  & VCC))
// \CPU|exe_stage|ad4|y[18]~33  = CARRY((\CPU|de_reg|epc4 [18] & !\CPU|exe_stage|ad4|y[17]~31 ))

	.dataa(\CPU|de_reg|epc4 [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[17]~31 ),
	.combout(\CPU|exe_stage|ad4|y[18]~32_combout ),
	.cout(\CPU|exe_stage|ad4|y[18]~33 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[18]~32 .lut_mask = 16'hA50A;
defparam \CPU|exe_stage|ad4|y[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[20]~36 (
// Equation(s):
// \CPU|exe_stage|ad4|y[20]~36_combout  = (\CPU|de_reg|epc4 [20] & (\CPU|exe_stage|ad4|y[19]~35  $ (GND))) # (!\CPU|de_reg|epc4 [20] & (!\CPU|exe_stage|ad4|y[19]~35  & VCC))
// \CPU|exe_stage|ad4|y[20]~37  = CARRY((\CPU|de_reg|epc4 [20] & !\CPU|exe_stage|ad4|y[19]~35 ))

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[19]~35 ),
	.combout(\CPU|exe_stage|ad4|y[20]~36_combout ),
	.cout(\CPU|exe_stage|ad4|y[20]~37 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[20]~36 .lut_mask = 16'hC30C;
defparam \CPU|exe_stage|ad4|y[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[19]~18 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[19]~18_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [19])

	.dataa(vcc),
	.datab(\CPU|em_reg|malu [7]),
	.datac(vcc),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[19]~18 .lut_mask = 16'h3300;
defparam \CPU|mem_stage|mem_io_mux|y[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N15
cycloneii_lcell_ff \CPU|mw_reg|wmo[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[19]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [19]));

// Location: LCCOMB_X36_Y19_N14
cycloneii_lcell_comb \CPU|wb_stage|y[19]~19 (
// Equation(s):
// \CPU|wb_stage|y[19]~19_combout  = (\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|wmo [19]))) # (!\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|walu [19]))

	.dataa(\CPU|mw_reg|walu [19]),
	.datab(\CPU|mw_reg|wm2reg~regout ),
	.datac(\CPU|mw_reg|wmo [19]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[19]~19 .lut_mask = 16'hE2E2;
defparam \CPU|wb_stage|y[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y13_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][19]~regout ));

// Location: LCCOMB_X46_Y13_N12
cycloneii_lcell_comb \CPU|id_stage|rf|register[15][19]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[15][19]~feeder_combout  = \CPU|wb_stage|y[19]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[19]~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[15][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[15][19]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[15][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y13_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[15][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][19]~regout ));

// Location: LCCOMB_X42_Y13_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~18_combout  = (\CPU|id_stage|data_a|Mux12~17_combout  & (((\CPU|id_stage|rf|register[15][19]~regout )) # (!\CPU|inst_reg|inst [21]))) # (!\CPU|id_stage|data_a|Mux12~17_combout  & (\CPU|inst_reg|inst [21] & 
// (\CPU|id_stage|rf|register[13][19]~regout )))

	.dataa(\CPU|id_stage|data_a|Mux12~17_combout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[13][19]~regout ),
	.datad(\CPU|id_stage|rf|register[15][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~18 .lut_mask = 16'hEA62;
defparam \CPU|id_stage|data_a|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y14_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][19]~regout ));

// Location: LCFF_X46_Y14_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][19]~regout ));

// Location: LCCOMB_X45_Y14_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~0_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[9][19]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[8][19]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[9][19]~regout ),
	.datad(\CPU|id_stage|rf|register[8][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y14_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][19]~regout ));

// Location: LCFF_X46_Y14_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][19]~regout ));

// Location: LCCOMB_X45_Y14_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~1_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux12~0_combout  & ((\CPU|id_stage|rf|register[11][19]~regout ))) # (!\CPU|id_stage|data_a|Mux12~0_combout  & (\CPU|id_stage|rf|register[10][19]~regout )))) # 
// (!\CPU|inst_reg|inst [22] & (\CPU|id_stage|data_a|Mux12~0_combout ))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|data_a|Mux12~0_combout ),
	.datac(\CPU|id_stage|rf|register[10][19]~regout ),
	.datad(\CPU|id_stage|rf|register[11][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~1 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_a|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][19]~regout ));

// Location: LCFF_X41_Y14_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][19]~regout ));

// Location: LCFF_X41_Y14_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][19]~regout ));

// Location: LCFF_X40_Y16_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][19]~regout ));

// Location: LCFF_X40_Y16_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][19]~regout ));

// Location: LCFF_X40_Y14_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][19]~regout ));

// Location: LCCOMB_X40_Y16_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~12_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[6][19]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[4][19]~regout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[4][19]~regout ),
	.datad(\CPU|id_stage|rf|register[6][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~12 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~13_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux12~12_combout  & ((\CPU|id_stage|rf|register[7][19]~regout ))) # (!\CPU|id_stage|data_a|Mux12~12_combout  & (\CPU|id_stage|rf|register[5][19]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux12~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[5][19]~regout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[7][19]~regout ),
	.datad(\CPU|id_stage|data_a|Mux12~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~13 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~14_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux7~3_combout ) # ((\CPU|id_stage|data_a|Mux12~13_combout )))) # (!\CPU|id_stage|data_a|Mux7~2_combout  & (!\CPU|id_stage|data_a|Mux7~3_combout  & 
// (\CPU|id_stage|rf|register[1][19]~regout )))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datac(\CPU|id_stage|rf|register[1][19]~regout ),
	.datad(\CPU|id_stage|data_a|Mux12~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~14 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~15_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux12~14_combout  & (\CPU|id_stage|rf|register[3][19]~regout )) # (!\CPU|id_stage|data_a|Mux12~14_combout  & ((\CPU|id_stage|rf|register[2][19]~regout 
// ))))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux12~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|rf|register[3][19]~regout ),
	.datac(\CPU|id_stage|rf|register[2][19]~regout ),
	.datad(\CPU|id_stage|data_a|Mux12~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~15 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][19]~regout ));

// Location: LCCOMB_X48_Y21_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~9_combout  = (\CPU|inst_reg|inst [24] & (((\CPU|inst_reg|inst [23])))) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[23][19]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[19][19]~regout )))))

	.dataa(\CPU|id_stage|rf|register[23][19]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[19][19]~regout ),
	.datad(\CPU|inst_reg|inst [23]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~9 .lut_mask = 16'hEE30;
defparam \CPU|id_stage|data_a|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][19]~regout ));

// Location: LCFF_X47_Y21_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][19]~regout ));

// Location: LCCOMB_X47_Y21_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~10_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux12~9_combout  & ((\CPU|id_stage|rf|register[31][19]~regout ))) # (!\CPU|id_stage|data_a|Mux12~9_combout  & (\CPU|id_stage|rf|register[27][19]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|data_a|Mux12~9_combout ))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|data_a|Mux12~9_combout ),
	.datac(\CPU|id_stage|rf|register[27][19]~regout ),
	.datad(\CPU|id_stage|rf|register[31][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~10 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_a|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[26][19]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[26][19]~feeder_combout  = \CPU|wb_stage|y[19]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[19]~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[26][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[26][19]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[26][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[26][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][19]~regout ));

// Location: LCFF_X38_Y18_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][19]~regout ));

// Location: LCCOMB_X38_Y18_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~4_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[26][19]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[18][19]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[26][19]~regout ),
	.datad(\CPU|id_stage|rf|register[18][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~4 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[22][19]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[22][19]~feeder_combout  = \CPU|wb_stage|y[19]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[19]~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[22][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[22][19]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[22][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y17_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[22][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][19]~regout ));

// Location: LCCOMB_X38_Y18_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux12~4_combout  & (\CPU|id_stage|rf|register[30][19]~regout )) # (!\CPU|id_stage|data_a|Mux12~4_combout  & ((\CPU|id_stage|rf|register[22][19]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux12~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[30][19]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|data_a|Mux12~4_combout ),
	.datad(\CPU|id_stage|rf|register[22][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~5 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_a|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][19]~regout ));

// Location: LCFF_X41_Y22_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][19]~regout ));

// Location: LCCOMB_X41_Y21_N4
cycloneii_lcell_comb \CPU|id_stage|rf|register[16][19]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[16][19]~feeder_combout  = \CPU|wb_stage|y[19]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[19]~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[16][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[16][19]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[16][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[16][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][19]~regout ));

// Location: LCCOMB_X42_Y22_N22
cycloneii_lcell_comb \CPU|id_stage|rf|register[24][19]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[24][19]~feeder_combout  = \CPU|wb_stage|y[19]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[19]~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[24][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[24][19]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[24][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[24][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][19]~regout ));

// Location: LCCOMB_X41_Y21_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~6_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[24][19]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[16][19]~regout )))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[16][19]~regout ),
	.datad(\CPU|id_stage|rf|register[24][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux12~6_combout  & ((\CPU|id_stage|rf|register[28][19]~regout ))) # (!\CPU|id_stage|data_a|Mux12~6_combout  & (\CPU|id_stage|rf|register[20][19]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux12~6_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[20][19]~regout ),
	.datac(\CPU|id_stage|rf|register[28][19]~regout ),
	.datad(\CPU|id_stage|data_a|Mux12~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~7 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~8_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|data_a|Mux12~5_combout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux12~7_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux12~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux12~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~8 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux12~8_combout  & ((\CPU|id_stage|data_a|Mux12~10_combout ))) # (!\CPU|id_stage|data_a|Mux12~8_combout  & (\CPU|id_stage|data_a|Mux12~3_combout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux12~8_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux12~3_combout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux12~10_combout ),
	.datad(\CPU|id_stage|data_a|Mux12~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~11 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~16_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & (\CPU|id_stage|data_a|Mux7~0_combout )) # (!\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux12~11_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux12~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux12~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux12~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~16 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~19_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux12~16_combout  & (\CPU|id_stage|data_a|Mux12~18_combout )) # (!\CPU|id_stage|data_a|Mux12~16_combout  & ((\CPU|id_stage|data_a|Mux12~1_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~1_combout  & (((\CPU|id_stage|data_a|Mux12~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux12~18_combout ),
	.datac(\CPU|id_stage|data_a|Mux12~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux12~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~20_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & ((\CPU|exe_stage|judge_ealu|y [19]) # ((!\CPU|id_stage|data_a|Mux7~5_combout )))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (((\CPU|id_stage|data_a|Mux7~5_combout  & \CPU|id_stage|data_a|Mux12~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y [19]),
	.datac(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux12~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12~20 .lut_mask = 16'hDA8A;
defparam \CPU|id_stage|data_a|Mux12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux12~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux12~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[19]~18_combout ))) # (!\CPU|id_stage|data_a|Mux12~20_combout  & (\CPU|em_reg|malu [19])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux12~20_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datab(\CPU|em_reg|malu [19]),
	.datac(\CPU|mem_stage|mem_io_mux|y[19]~18_combout ),
	.datad(\CPU|id_stage|data_a|Mux12~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux12~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux12 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N5
cycloneii_lcell_ff \CPU|de_reg|ea[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux12~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [19]));

// Location: LCCOMB_X28_Y18_N26
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[19]~19 (
// Equation(s):
// \CPU|exe_stage|muxa|y[19]~19_combout  = (\CPU|de_reg|ea [19] & !\CPU|de_reg|eshift~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [19]),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[19]~19 .lut_mask = 16'h00F0;
defparam \CPU|exe_stage|muxa|y[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~36 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~36_combout  = ((\CPU|exe_stage|muxa|y[18]~18_combout  $ (\CPU|exe_stage|muxb|y[18]~31_combout  $ (\CPU|exe_stage|pipe_alu|Add1~35 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add1~37  = CARRY((\CPU|exe_stage|muxa|y[18]~18_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~35 ) # (!\CPU|exe_stage|muxb|y[18]~31_combout ))) # (!\CPU|exe_stage|muxa|y[18]~18_combout  & (!\CPU|exe_stage|muxb|y[18]~31_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~35 )))

	.dataa(\CPU|exe_stage|muxa|y[18]~18_combout ),
	.datab(\CPU|exe_stage|muxb|y[18]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~35 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~36_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~37 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~36 .lut_mask = 16'h962B;
defparam \CPU|exe_stage|pipe_alu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~40 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~40_combout  = ((\CPU|exe_stage|muxb|y[20]~29_combout  $ (\CPU|exe_stage|muxa|y[20]~20_combout  $ (\CPU|exe_stage|pipe_alu|Add1~39 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add1~41  = CARRY((\CPU|exe_stage|muxb|y[20]~29_combout  & (\CPU|exe_stage|muxa|y[20]~20_combout  & !\CPU|exe_stage|pipe_alu|Add1~39 )) # (!\CPU|exe_stage|muxb|y[20]~29_combout  & ((\CPU|exe_stage|muxa|y[20]~20_combout ) # 
// (!\CPU|exe_stage|pipe_alu|Add1~39 ))))

	.dataa(\CPU|exe_stage|muxb|y[20]~29_combout ),
	.datab(\CPU|exe_stage|muxa|y[20]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~39 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~40_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~41 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~40 .lut_mask = 16'h964D;
defparam \CPU|exe_stage|pipe_alu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21]~169 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[21]~169_combout  = ((\CPU|exe_stage|muxa|y[4]~4_combout  & \CPU|exe_stage|judge_ealu|y[28]~101_combout )) # (!\CPU|de_reg|ealuc [0])

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y[28]~101_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[21]~169_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21]~169 .lut_mask = 16'hDD55;
defparam \CPU|exe_stage|judge_ealu|y[21]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21]~170 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[21]~170_combout  = (\CPU|de_reg|ealuc [0] & ((\CPU|exe_stage|muxa|y[4]~4_combout ) # ((\CPU|exe_stage|muxa|y[3]~3_combout ) # (!\CPU|exe_stage|judge_ealu|y[28]~101_combout ))))

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datac(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[28]~101_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[21]~170_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21]~170 .lut_mask = 16'hA8AA;
defparam \CPU|exe_stage|judge_ealu|y[21]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~38 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~38_combout  = (\CPU|exe_stage|muxb|y[0]~2_combout  & (!\CPU|exe_stage|muxa|y[0]~0_combout  & (!\CPU|exe_stage|muxa|y[1]~1_combout  & \CPU|exe_stage|muxa|y[2]~2_combout )))

	.dataa(\CPU|exe_stage|muxb|y[0]~2_combout ),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~38 .lut_mask = 16'h0200;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~41 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~41_combout  = (!\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~38_combout ) # ((!\CPU|exe_stage|muxa|y[2]~2_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~40_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~40_combout ),
	.datac(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~41 .lut_mask = 16'h0F04;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[20]~219 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[20]~219_combout  = (\CPU|exe_stage|judge_ealu|y[21]~169_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~170_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~41_combout ))) # (!\CPU|exe_stage|judge_ealu|y[21]~170_combout  & 
// (\CPU|exe_stage|pipe_alu|s~153_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~169_combout  & (((!\CPU|exe_stage|judge_ealu|y[21]~170_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~153_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~169_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~170_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[20]~219_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[20]~219 .lut_mask = 16'hCB0B;
defparam \CPU|exe_stage|judge_ealu|y[20]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[16]~17 (
// Equation(s):
// \CPU|exe_stage|muxb|y[16]~17_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [16])))

	.dataa(\CPU|de_reg|eimm [31]),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|de_reg|eb [16]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[16]~17 .lut_mask = 16'hAFA0;
defparam \CPU|exe_stage|muxb|y[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~73 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~73_combout  = (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[14]~13_combout )) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[16]~17_combout 
// )))))

	.dataa(\CPU|exe_stage|muxb|y[14]~13_combout ),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|muxb|y[16]~17_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~73 .lut_mask = 16'h2320;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~74 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~74_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~73_combout ) # ((\CPU|exe_stage|muxa|y[0]~0_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~50_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~73_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~74 .lut_mask = 16'hFCF0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~77 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~77_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~74_combout ))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~76_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~76_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~77 .lut_mask = 16'hFA0A;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~81 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~81_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[10]~10_combout ))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[12]~14_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxb|y[12]~14_combout ),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|muxb|y[10]~10_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~81 .lut_mask = 16'hFC0C;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~82 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~82_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~47_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~81_combout ))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~81_combout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~82 .lut_mask = 16'hEE44;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~83 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~83_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~80_combout ))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~82_combout ))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~82_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~83 .lut_mask = 16'hFA50;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[20]~220 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[20]~220_combout  = (\CPU|exe_stage|pipe_alu|Mux30~0_combout  & ((\CPU|exe_stage|judge_ealu|y[20]~219_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~77_combout )) # (!\CPU|exe_stage|judge_ealu|y[20]~219_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftLeft0~83_combout ))))) # (!\CPU|exe_stage|pipe_alu|Mux30~0_combout  & (\CPU|exe_stage|judge_ealu|y[20]~219_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|Mux30~0_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[20]~219_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~77_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[20]~220_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[20]~220 .lut_mask = 16'hE6C4;
defparam \CPU|exe_stage|judge_ealu|y[20]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[20]~221 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[20]~221_combout  = (\CPU|exe_stage|judge_ealu|y[21]~106_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~117_combout ) # ((\CPU|exe_stage|judge_ealu|y[20]~220_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~106_combout  & 
// (!\CPU|exe_stage|judge_ealu|y[21]~117_combout  & (\CPU|exe_stage|pipe_alu|Add1~40_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add1~40_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[20]~220_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[20]~221_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[20]~221 .lut_mask = 16'hBA98;
defparam \CPU|exe_stage|judge_ealu|y[20]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[24]~67 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[24]~67_combout  = (!\CPU|de_reg|ejal~regout  & !\CPU|exe_stage|pipe_alu|Equal0~0_combout )

	.dataa(\CPU|de_reg|ejal~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|exe_stage|pipe_alu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[24]~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[24]~67 .lut_mask = 16'h0055;
defparam \CPU|exe_stage|judge_ealu|y[24]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~103 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~103_combout  = (\CPU|de_reg|ealuc [0] & (!\CPU|de_reg|ealuc [2] & (!\CPU|de_reg|ealuc [1] & \CPU|exe_stage|judge_ealu|y[24]~67_combout )))

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(\CPU|de_reg|ealuc [2]),
	.datac(\CPU|de_reg|ealuc [1]),
	.datad(\CPU|exe_stage|judge_ealu|y[24]~67_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~103 .lut_mask = 16'h0200;
defparam \CPU|exe_stage|judge_ealu|y[28]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~105 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~105_combout  = (\CPU|exe_stage|judge_ealu|y[24]~67_combout  & (((\CPU|de_reg|ealuc [2]) # (\CPU|de_reg|ealuc [1])) # (!\CPU|de_reg|ealuc [0])))

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(\CPU|de_reg|ealuc [2]),
	.datac(\CPU|de_reg|ealuc [1]),
	.datad(\CPU|exe_stage|judge_ealu|y[24]~67_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~105 .lut_mask = 16'hFD00;
defparam \CPU|exe_stage|judge_ealu|y[28]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N23
cycloneii_lcell_ff \CPU|em_reg|malu[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y[28]~120_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [28]));

// Location: LCFF_X35_Y16_N19
cycloneii_lcell_ff \CPU|mw_reg|walu[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [28]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [28]));

// Location: LCCOMB_X25_Y20_N18
cycloneii_lcell_comb \CPU|em_reg|mb[29]~feeder (
// Equation(s):
// \CPU|em_reg|mb[29]~feeder_combout  = \CPU|de_reg|eb [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|eb [29]),
	.cin(gnd),
	.combout(\CPU|em_reg|mb[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|mb[29]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|mb[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N19
cycloneii_lcell_ff \CPU|em_reg|mb[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|mb[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [29]));

// Location: LCCOMB_X32_Y22_N12
cycloneii_lcell_comb \CPU|if_stage|p4|y[23]~42 (
// Equation(s):
// \CPU|if_stage|p4|y[23]~42_combout  = (\CPU|prog_cnt|test|q [23] & ((\CPU|if_stage|p4|y[22]~41 ) # (GND))) # (!\CPU|prog_cnt|test|q [23] & (!\CPU|if_stage|p4|y[22]~41 ))
// \CPU|if_stage|p4|y[23]~43  = CARRY((\CPU|prog_cnt|test|q [23]) # (!\CPU|if_stage|p4|y[22]~41 ))

	.dataa(\CPU|prog_cnt|test|q [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[22]~41 ),
	.combout(\CPU|if_stage|p4|y[23]~42_combout ),
	.cout(\CPU|if_stage|p4|y[23]~43 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[23]~42 .lut_mask = 16'hA5AF;
defparam \CPU|if_stage|p4|y[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneii_lcell_comb \CPU|if_stage|p4|y[24]~44 (
// Equation(s):
// \CPU|if_stage|p4|y[24]~44_combout  = (\CPU|prog_cnt|test|q [24] & (!\CPU|if_stage|p4|y[23]~43  & VCC)) # (!\CPU|prog_cnt|test|q [24] & (\CPU|if_stage|p4|y[23]~43  $ (GND)))
// \CPU|if_stage|p4|y[24]~45  = CARRY((!\CPU|prog_cnt|test|q [24] & !\CPU|if_stage|p4|y[23]~43 ))

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[23]~43 ),
	.combout(\CPU|if_stage|p4|y[24]~44_combout ),
	.cout(\CPU|if_stage|p4|y[24]~45 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[24]~44 .lut_mask = 16'h3C03;
defparam \CPU|if_stage|p4|y[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N14
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[24]~13 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[24]~13_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [24])

	.dataa(vcc),
	.datab(\CPU|em_reg|malu [7]),
	.datac(vcc),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[24]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[24]~13 .lut_mask = 16'h3300;
defparam \CPU|mem_stage|mem_io_mux|y[24]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N13
cycloneii_lcell_ff \CPU|mw_reg|wmo[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[24]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [24]));

// Location: LCFF_X33_Y17_N27
cycloneii_lcell_ff \CPU|mw_reg|walu[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [24]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [24]));

// Location: LCCOMB_X33_Y17_N12
cycloneii_lcell_comb \CPU|wb_stage|y[24]~14 (
// Equation(s):
// \CPU|wb_stage|y[24]~14_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [24])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [24])))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wm2reg~regout ),
	.datac(\CPU|mw_reg|wmo [24]),
	.datad(\CPU|mw_reg|walu [24]),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[24]~14 .lut_mask = 16'hF3C0;
defparam \CPU|wb_stage|y[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y13_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][24]~regout ));

// Location: LCFF_X46_Y13_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][24]~regout ));

// Location: LCCOMB_X42_Y13_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~24 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~24_combout  = (\CPU|id_stage|data_a|Mux7~23_combout  & (((\CPU|id_stage|rf|register[15][24]~regout )) # (!\CPU|inst_reg|inst [21]))) # (!\CPU|id_stage|data_a|Mux7~23_combout  & (\CPU|inst_reg|inst [21] & 
// (\CPU|id_stage|rf|register[13][24]~regout )))

	.dataa(\CPU|id_stage|data_a|Mux7~23_combout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[13][24]~regout ),
	.datad(\CPU|id_stage|rf|register[15][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~24 .lut_mask = 16'hEA62;
defparam \CPU|id_stage|data_a|Mux7~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y14_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][24]~regout ));

// Location: LCFF_X45_Y14_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][24]~regout ));

// Location: LCFF_X45_Y14_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][24]~regout ));

// Location: LCFF_X44_Y14_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][24]~regout ));

// Location: LCCOMB_X45_Y14_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~6_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[9][24]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[8][24]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[9][24]~regout ),
	.datad(\CPU|id_stage|rf|register[8][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~6 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~7_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux7~6_combout  & (\CPU|id_stage|rf|register[11][24]~regout )) # (!\CPU|id_stage|data_a|Mux7~6_combout  & ((\CPU|id_stage|rf|register[10][24]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux7~6_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[11][24]~regout ),
	.datac(\CPU|id_stage|rf|register[10][24]~regout ),
	.datad(\CPU|id_stage|data_a|Mux7~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~7 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][24]~regout ));

// Location: LCFF_X38_Y18_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][24]~regout ));

// Location: LCFF_X42_Y19_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][24]~regout ));

// Location: LCCOMB_X38_Y18_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~10_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[26][24]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[18][24]~regout )))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[18][24]~regout ),
	.datad(\CPU|id_stage|rf|register[26][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~10 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~11_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux7~10_combout  & ((\CPU|id_stage|rf|register[30][24]~regout ))) # (!\CPU|id_stage|data_a|Mux7~10_combout  & (\CPU|id_stage|rf|register[22][24]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux7~10_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][24]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[30][24]~regout ),
	.datad(\CPU|id_stage|data_a|Mux7~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~11 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~14_combout  = (\CPU|inst_reg|inst [22] & (((\CPU|inst_reg|inst [21]) # (\CPU|id_stage|data_a|Mux7~11_combout )))) # (!\CPU|inst_reg|inst [22] & (\CPU|id_stage|data_a|Mux7~13_combout  & (!\CPU|inst_reg|inst [21])))

	.dataa(\CPU|id_stage|data_a|Mux7~13_combout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|inst_reg|inst [21]),
	.datad(\CPU|id_stage|data_a|Mux7~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~14 .lut_mask = 16'hCEC2;
defparam \CPU|id_stage|data_a|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][24]~regout ));

// Location: LCCOMB_X48_Y17_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[29][24]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[29][24]~feeder_combout  = \CPU|wb_stage|y[24]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[24]~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[29][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[29][24]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[29][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[29][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][24]~regout ));

// Location: LCFF_X48_Y19_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][24]~regout ));

// Location: LCFF_X47_Y19_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][24]~regout ));

// Location: LCCOMB_X47_Y19_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~8_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[21][24]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[17][24]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[21][24]~regout ),
	.datad(\CPU|id_stage|rf|register[17][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~8 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~9_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux7~8_combout  & ((\CPU|id_stage|rf|register[29][24]~regout ))) # (!\CPU|id_stage|data_a|Mux7~8_combout  & (\CPU|id_stage|rf|register[25][24]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux7~8_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[25][24]~regout ),
	.datac(\CPU|id_stage|rf|register[29][24]~regout ),
	.datad(\CPU|id_stage|data_a|Mux7~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~9 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][24]~regout ));

// Location: LCFF_X47_Y21_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][24]~regout ));

// Location: LCFF_X48_Y21_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][24]~regout ));

// Location: LCFF_X48_Y21_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][24]~regout ));

// Location: LCCOMB_X48_Y21_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~15_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][24]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[19][24]~regout )))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[19][24]~regout ),
	.datad(\CPU|id_stage|rf|register[23][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~15 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~16_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux7~15_combout  & (\CPU|id_stage|rf|register[31][24]~regout )) # (!\CPU|id_stage|data_a|Mux7~15_combout  & ((\CPU|id_stage|rf|register[27][24]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux7~15_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[31][24]~regout ),
	.datac(\CPU|id_stage|rf|register[27][24]~regout ),
	.datad(\CPU|id_stage|data_a|Mux7~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~16 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~17_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux7~14_combout  & ((\CPU|id_stage|data_a|Mux7~16_combout ))) # (!\CPU|id_stage|data_a|Mux7~14_combout  & (\CPU|id_stage|data_a|Mux7~9_combout )))) # 
// (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|data_a|Mux7~14_combout ))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|data_a|Mux7~14_combout ),
	.datac(\CPU|id_stage|data_a|Mux7~9_combout ),
	.datad(\CPU|id_stage|data_a|Mux7~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~17 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_a|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~22 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~22_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & (((\CPU|id_stage|data_a|Mux7~1_combout ) # (\CPU|id_stage|data_a|Mux7~17_combout )))) # (!\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux7~21_combout  & 
// (!\CPU|id_stage|data_a|Mux7~1_combout )))

	.dataa(\CPU|id_stage|data_a|Mux7~21_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux7~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~22 .lut_mask = 16'hCEC2;
defparam \CPU|id_stage|data_a|Mux7~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~25 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~25_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~22_combout  & (\CPU|id_stage|data_a|Mux7~24_combout )) # (!\CPU|id_stage|data_a|Mux7~22_combout  & ((\CPU|id_stage|data_a|Mux7~7_combout ))))) # 
// (!\CPU|id_stage|data_a|Mux7~1_combout  & (((\CPU|id_stage|data_a|Mux7~22_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~24_combout ),
	.datac(\CPU|id_stage|data_a|Mux7~7_combout ),
	.datad(\CPU|id_stage|data_a|Mux7~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~25 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux7~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7~26 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~26_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & ((\CPU|exe_stage|judge_ealu|y[24]~290_combout ) # ((!\CPU|id_stage|data_a|Mux7~5_combout )))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (((\CPU|id_stage|data_a|Mux7~5_combout  & \CPU|id_stage|data_a|Mux7~25_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[24]~290_combout ),
	.datac(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux7~25_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7~26 .lut_mask = 16'hDA8A;
defparam \CPU|id_stage|data_a|Mux7~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux7~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux7~26_combout  & ((\CPU|mem_stage|mem_io_mux|y[24]~13_combout ))) # (!\CPU|id_stage|data_a|Mux7~26_combout  & (\CPU|em_reg|malu [24])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux7~26_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datab(\CPU|em_reg|malu [24]),
	.datac(\CPU|mem_stage|mem_io_mux|y[24]~13_combout ),
	.datad(\CPU|id_stage|data_a|Mux7~26_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux7~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux7 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N20
cycloneii_lcell_comb \CPU|inst_reg|dpc4[24]~13 (
// Equation(s):
// \CPU|inst_reg|dpc4[24]~13_combout  = !\CPU|if_stage|p4|y[24]~44_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[24]~44_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[24]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[24]~13 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[24]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N21
cycloneii_lcell_ff \CPU|inst_reg|dpc4[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[24]~13_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [24]));

// Location: LCCOMB_X32_Y20_N10
cycloneii_lcell_comb \CPU|id_stage|bpc[22]~40 (
// Equation(s):
// \CPU|id_stage|bpc[22]~40_combout  = ((\CPU|inst_reg|dpc4 [22] $ (\CPU|id_stage|offset[18]~0_combout  $ (\CPU|id_stage|bpc[21]~39 )))) # (GND)
// \CPU|id_stage|bpc[22]~41  = CARRY((\CPU|inst_reg|dpc4 [22] & (\CPU|id_stage|offset[18]~0_combout  & !\CPU|id_stage|bpc[21]~39 )) # (!\CPU|inst_reg|dpc4 [22] & ((\CPU|id_stage|offset[18]~0_combout ) # (!\CPU|id_stage|bpc[21]~39 ))))

	.dataa(\CPU|inst_reg|dpc4 [22]),
	.datab(\CPU|id_stage|offset[18]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[21]~39 ),
	.combout(\CPU|id_stage|bpc[22]~40_combout ),
	.cout(\CPU|id_stage|bpc[22]~41 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[22]~40 .lut_mask = 16'h964D;
defparam \CPU|id_stage|bpc[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneii_lcell_comb \CPU|id_stage|bpc[24]~44 (
// Equation(s):
// \CPU|id_stage|bpc[24]~44_combout  = ((\CPU|id_stage|offset[18]~0_combout  $ (\CPU|inst_reg|dpc4 [24] $ (\CPU|id_stage|bpc[23]~43 )))) # (GND)
// \CPU|id_stage|bpc[24]~45  = CARRY((\CPU|id_stage|offset[18]~0_combout  & ((!\CPU|id_stage|bpc[23]~43 ) # (!\CPU|inst_reg|dpc4 [24]))) # (!\CPU|id_stage|offset[18]~0_combout  & (!\CPU|inst_reg|dpc4 [24] & !\CPU|id_stage|bpc[23]~43 )))

	.dataa(\CPU|id_stage|offset[18]~0_combout ),
	.datab(\CPU|inst_reg|dpc4 [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[23]~43 ),
	.combout(\CPU|id_stage|bpc[24]~44_combout ),
	.cout(\CPU|id_stage|bpc[24]~45 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[24]~44 .lut_mask = 16'h962B;
defparam \CPU|id_stage|bpc[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux7~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux7~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|id_stage|bpc[24]~44_combout  & !\CPU|if_stage|nextpc|Mux25~0_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|inst_reg|inst [22]) # 
// ((\CPU|if_stage|nextpc|Mux25~0_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datac(\CPU|id_stage|bpc[24]~44_combout ),
	.datad(\CPU|if_stage|nextpc|Mux25~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux7~0 .lut_mask = 16'h33E2;
defparam \CPU|if_stage|nextpc|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux7~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux7~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux7~0_combout  & ((!\CPU|id_stage|data_a|Mux7~combout ))) # (!\CPU|if_stage|nextpc|Mux7~0_combout  & (!\CPU|if_stage|p4|y[24]~44_combout )))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux7~0_combout ))))

	.dataa(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datab(\CPU|if_stage|p4|y[24]~44_combout ),
	.datac(\CPU|id_stage|data_a|Mux7~combout ),
	.datad(\CPU|if_stage|nextpc|Mux7~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux7~1 .lut_mask = 16'h0A77;
defparam \CPU|if_stage|nextpc|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N3
cycloneii_lcell_ff \CPU|prog_cnt|test|q[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux7~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [24]));

// Location: LCCOMB_X32_Y22_N16
cycloneii_lcell_comb \CPU|if_stage|p4|y[25]~46 (
// Equation(s):
// \CPU|if_stage|p4|y[25]~46_combout  = (\CPU|prog_cnt|test|q [25] & ((\CPU|if_stage|p4|y[24]~45 ) # (GND))) # (!\CPU|prog_cnt|test|q [25] & (!\CPU|if_stage|p4|y[24]~45 ))
// \CPU|if_stage|p4|y[25]~47  = CARRY((\CPU|prog_cnt|test|q [25]) # (!\CPU|if_stage|p4|y[24]~45 ))

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[24]~45 ),
	.combout(\CPU|if_stage|p4|y[25]~46_combout ),
	.cout(\CPU|if_stage|p4|y[25]~47 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[25]~46 .lut_mask = 16'hC3CF;
defparam \CPU|if_stage|p4|y[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneii_lcell_comb \CPU|inst_reg|dpc4[25]~12 (
// Equation(s):
// \CPU|inst_reg|dpc4[25]~12_combout  = !\CPU|if_stage|p4|y[25]~46_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|if_stage|p4|y[25]~46_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[25]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[25]~12 .lut_mask = 16'h0F0F;
defparam \CPU|inst_reg|dpc4[25]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N21
cycloneii_lcell_ff \CPU|inst_reg|dpc4[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[25]~12_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [25]));

// Location: LCCOMB_X32_Y20_N16
cycloneii_lcell_comb \CPU|id_stage|bpc[25]~46 (
// Equation(s):
// \CPU|id_stage|bpc[25]~46_combout  = (\CPU|id_stage|offset[18]~0_combout  & ((\CPU|inst_reg|dpc4 [25] & (!\CPU|id_stage|bpc[24]~45 )) # (!\CPU|inst_reg|dpc4 [25] & (\CPU|id_stage|bpc[24]~45  & VCC)))) # (!\CPU|id_stage|offset[18]~0_combout  & 
// ((\CPU|inst_reg|dpc4 [25] & ((\CPU|id_stage|bpc[24]~45 ) # (GND))) # (!\CPU|inst_reg|dpc4 [25] & (!\CPU|id_stage|bpc[24]~45 ))))
// \CPU|id_stage|bpc[25]~47  = CARRY((\CPU|id_stage|offset[18]~0_combout  & (\CPU|inst_reg|dpc4 [25] & !\CPU|id_stage|bpc[24]~45 )) # (!\CPU|id_stage|offset[18]~0_combout  & ((\CPU|inst_reg|dpc4 [25]) # (!\CPU|id_stage|bpc[24]~45 ))))

	.dataa(\CPU|id_stage|offset[18]~0_combout ),
	.datab(\CPU|inst_reg|dpc4 [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[24]~45 ),
	.combout(\CPU|id_stage|bpc[25]~46_combout ),
	.cout(\CPU|id_stage|bpc[25]~47 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[25]~46 .lut_mask = 16'h694D;
defparam \CPU|id_stage|bpc[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux6~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux6~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|id_stage|bpc[25]~46_combout ) # ((\CPU|id_stage|cu|pcsource[0]~1_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (((!\CPU|id_stage|cu|pcsource[0]~1_combout  & 
// \CPU|inst_reg|inst [23]))))

	.dataa(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datab(\CPU|id_stage|bpc[25]~46_combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|inst_reg|inst [23]),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux6~0 .lut_mask = 16'hADA8;
defparam \CPU|if_stage|nextpc|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux6~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux6~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux6~0_combout  & ((!\CPU|if_stage|p4|y[25]~46_combout ))) # (!\CPU|if_stage|nextpc|Mux6~0_combout  & (!\CPU|id_stage|data_a|Mux6~combout )))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux6~0_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux6~combout ),
	.datab(\CPU|if_stage|p4|y[25]~46_combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux6~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux6~1 .lut_mask = 16'h305F;
defparam \CPU|if_stage|nextpc|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N5
cycloneii_lcell_ff \CPU|prog_cnt|test|q[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [25]));

// Location: LCCOMB_X32_Y22_N18
cycloneii_lcell_comb \CPU|if_stage|p4|y[26]~48 (
// Equation(s):
// \CPU|if_stage|p4|y[26]~48_combout  = (\CPU|prog_cnt|test|q [26] & (!\CPU|if_stage|p4|y[25]~47  & VCC)) # (!\CPU|prog_cnt|test|q [26] & (\CPU|if_stage|p4|y[25]~47  $ (GND)))
// \CPU|if_stage|p4|y[26]~49  = CARRY((!\CPU|prog_cnt|test|q [26] & !\CPU|if_stage|p4|y[25]~47 ))

	.dataa(\CPU|prog_cnt|test|q [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[25]~47 ),
	.combout(\CPU|if_stage|p4|y[26]~48_combout ),
	.cout(\CPU|if_stage|p4|y[26]~49 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[26]~48 .lut_mask = 16'h5A05;
defparam \CPU|if_stage|p4|y[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneii_lcell_comb \CPU|if_stage|p4|y[27]~50 (
// Equation(s):
// \CPU|if_stage|p4|y[27]~50_combout  = (\CPU|prog_cnt|test|q [27] & ((\CPU|if_stage|p4|y[26]~49 ) # (GND))) # (!\CPU|prog_cnt|test|q [27] & (!\CPU|if_stage|p4|y[26]~49 ))
// \CPU|if_stage|p4|y[27]~51  = CARRY((\CPU|prog_cnt|test|q [27]) # (!\CPU|if_stage|p4|y[26]~49 ))

	.dataa(vcc),
	.datab(\CPU|prog_cnt|test|q [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[26]~49 ),
	.combout(\CPU|if_stage|p4|y[27]~50_combout ),
	.cout(\CPU|if_stage|p4|y[27]~51 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[27]~50 .lut_mask = 16'hC3CF;
defparam \CPU|if_stage|p4|y[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneii_lcell_comb \CPU|inst_reg|dpc4[27]~10 (
// Equation(s):
// \CPU|inst_reg|dpc4[27]~10_combout  = !\CPU|if_stage|p4|y[27]~50_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[27]~50_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[27]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[27]~10 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[27]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N23
cycloneii_lcell_ff \CPU|inst_reg|dpc4[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|inst_reg|dpc4[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [27]));

// Location: LCCOMB_X33_Y19_N26
cycloneii_lcell_comb \CPU|inst_reg|dpc4[26]~11 (
// Equation(s):
// \CPU|inst_reg|dpc4[26]~11_combout  = !\CPU|if_stage|p4|y[26]~48_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[26]~48_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[26]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[26]~11 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[26]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N27
cycloneii_lcell_ff \CPU|inst_reg|dpc4[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[26]~11_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [26]));

// Location: LCCOMB_X32_Y20_N20
cycloneii_lcell_comb \CPU|id_stage|bpc[27]~50 (
// Equation(s):
// \CPU|id_stage|bpc[27]~50_combout  = (\CPU|id_stage|offset[18]~0_combout  & ((\CPU|inst_reg|dpc4 [27] & (!\CPU|id_stage|bpc[26]~49 )) # (!\CPU|inst_reg|dpc4 [27] & (\CPU|id_stage|bpc[26]~49  & VCC)))) # (!\CPU|id_stage|offset[18]~0_combout  & 
// ((\CPU|inst_reg|dpc4 [27] & ((\CPU|id_stage|bpc[26]~49 ) # (GND))) # (!\CPU|inst_reg|dpc4 [27] & (!\CPU|id_stage|bpc[26]~49 ))))
// \CPU|id_stage|bpc[27]~51  = CARRY((\CPU|id_stage|offset[18]~0_combout  & (\CPU|inst_reg|dpc4 [27] & !\CPU|id_stage|bpc[26]~49 )) # (!\CPU|id_stage|offset[18]~0_combout  & ((\CPU|inst_reg|dpc4 [27]) # (!\CPU|id_stage|bpc[26]~49 ))))

	.dataa(\CPU|id_stage|offset[18]~0_combout ),
	.datab(\CPU|inst_reg|dpc4 [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|id_stage|bpc[26]~49 ),
	.combout(\CPU|id_stage|bpc[27]~50_combout ),
	.cout(\CPU|id_stage|bpc[27]~51 ));
// synopsys translate_off
defparam \CPU|id_stage|bpc[27]~50 .lut_mask = 16'h694D;
defparam \CPU|id_stage|bpc[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux4~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux4~0_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & (((\CPU|prog_cnt|test|q[0]~0_combout )))) # (!\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|id_stage|bpc[27]~50_combout ))) # 
// (!\CPU|prog_cnt|test|q[0]~0_combout  & (\CPU|inst_reg|inst [25]))))

	.dataa(\CPU|inst_reg|inst [25]),
	.datab(\CPU|id_stage|bpc[27]~50_combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|prog_cnt|test|q[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux4~0 .lut_mask = 16'hFC0A;
defparam \CPU|if_stage|nextpc|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux4~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux4~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux4~0_combout  & (!\CPU|if_stage|p4|y[27]~50_combout )) # (!\CPU|if_stage|nextpc|Mux4~0_combout  & ((!\CPU|id_stage|data_a|Mux4~combout ))))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux4~0_combout ))))

	.dataa(\CPU|if_stage|p4|y[27]~50_combout ),
	.datab(\CPU|id_stage|data_a|Mux4~combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux4~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux4~1 .lut_mask = 16'h503F;
defparam \CPU|if_stage|nextpc|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N25
cycloneii_lcell_ff \CPU|prog_cnt|test|q[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux4~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [27]));

// Location: LCCOMB_X32_Y22_N22
cycloneii_lcell_comb \CPU|if_stage|p4|y[28]~52 (
// Equation(s):
// \CPU|if_stage|p4|y[28]~52_combout  = (\CPU|prog_cnt|test|q [28] & (!\CPU|if_stage|p4|y[27]~51  & VCC)) # (!\CPU|prog_cnt|test|q [28] & (\CPU|if_stage|p4|y[27]~51  $ (GND)))
// \CPU|if_stage|p4|y[28]~53  = CARRY((!\CPU|prog_cnt|test|q [28] & !\CPU|if_stage|p4|y[27]~51 ))

	.dataa(\CPU|prog_cnt|test|q [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[27]~51 ),
	.combout(\CPU|if_stage|p4|y[28]~52_combout ),
	.cout(\CPU|if_stage|p4|y[28]~53 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[28]~52 .lut_mask = 16'h5A05;
defparam \CPU|if_stage|p4|y[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneii_lcell_comb \CPU|inst_reg|dpc4[28]~9 (
// Equation(s):
// \CPU|inst_reg|dpc4[28]~9_combout  = !\CPU|if_stage|p4|y[28]~52_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[28]~52_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[28]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[28]~9 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[28]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N1
cycloneii_lcell_ff \CPU|inst_reg|dpc4[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[28]~9_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [28]));

// Location: LCCOMB_X32_Y19_N22
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux1~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux1~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|id_stage|bpc[30]~56_combout  & !\CPU|if_stage|nextpc|Mux25~0_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|if_stage|nextpc|Mux25~0_combout )) # 
// (!\CPU|inst_reg|dpc4 [30])))

	.dataa(\CPU|inst_reg|dpc4 [30]),
	.datab(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datac(\CPU|id_stage|bpc[30]~56_combout ),
	.datad(\CPU|if_stage|nextpc|Mux25~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux1~0 .lut_mask = 16'h33D1;
defparam \CPU|if_stage|nextpc|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux1~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux1~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux1~0_combout  & (!\CPU|id_stage|data_a|Mux1~combout )) # (!\CPU|if_stage|nextpc|Mux1~0_combout  & ((!\CPU|if_stage|p4|y[30]~56_combout ))))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux1~0_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux1~combout ),
	.datab(\CPU|if_stage|p4|y[30]~56_combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux1~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux1~1 .lut_mask = 16'h503F;
defparam \CPU|if_stage|nextpc|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N25
cycloneii_lcell_ff \CPU|prog_cnt|test|q[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [30]));

// Location: LCCOMB_X32_Y22_N24
cycloneii_lcell_comb \CPU|if_stage|p4|y[29]~54 (
// Equation(s):
// \CPU|if_stage|p4|y[29]~54_combout  = (\CPU|prog_cnt|test|q [29] & ((\CPU|if_stage|p4|y[28]~53 ) # (GND))) # (!\CPU|prog_cnt|test|q [29] & (!\CPU|if_stage|p4|y[28]~53 ))
// \CPU|if_stage|p4|y[29]~55  = CARRY((\CPU|prog_cnt|test|q [29]) # (!\CPU|if_stage|p4|y[28]~53 ))

	.dataa(\CPU|prog_cnt|test|q [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|if_stage|p4|y[28]~53 ),
	.combout(\CPU|if_stage|p4|y[29]~54_combout ),
	.cout(\CPU|if_stage|p4|y[29]~55 ));
// synopsys translate_off
defparam \CPU|if_stage|p4|y[29]~54 .lut_mask = 16'hA5AF;
defparam \CPU|if_stage|p4|y[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneii_lcell_comb \CPU|inst_reg|dpc4[30]~7 (
// Equation(s):
// \CPU|inst_reg|dpc4[30]~7_combout  = !\CPU|if_stage|p4|y[30]~56_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[30]~56_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[30]~7 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N11
cycloneii_lcell_ff \CPU|inst_reg|dpc4[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[30]~7_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [30]));

// Location: LCCOMB_X33_Y20_N26
cycloneii_lcell_comb \CPU|de_reg|epc4[30]~7 (
// Equation(s):
// \CPU|de_reg|epc4[30]~7_combout  = !\CPU|inst_reg|dpc4 [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [30]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[30]~7 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N27
cycloneii_lcell_ff \CPU|de_reg|epc4[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[30]~7_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [30]));

// Location: LCCOMB_X33_Y19_N24
cycloneii_lcell_comb \CPU|inst_reg|dpc4[29]~8 (
// Equation(s):
// \CPU|inst_reg|dpc4[29]~8_combout  = !\CPU|if_stage|p4|y[29]~54_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|if_stage|p4|y[29]~54_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[29]~8 .lut_mask = 16'h0F0F;
defparam \CPU|inst_reg|dpc4[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N25
cycloneii_lcell_ff \CPU|inst_reg|dpc4[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[29]~8_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [29]));

// Location: LCCOMB_X35_Y23_N26
cycloneii_lcell_comb \CPU|de_reg|epc4[29]~8 (
// Equation(s):
// \CPU|de_reg|epc4[29]~8_combout  = !\CPU|inst_reg|dpc4 [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [29]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[29]~8 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N27
cycloneii_lcell_ff \CPU|de_reg|epc4[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[29]~8_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [29]));

// Location: LCCOMB_X32_Y20_N30
cycloneii_lcell_comb \CPU|de_reg|epc4[28]~9 (
// Equation(s):
// \CPU|de_reg|epc4[28]~9_combout  = !\CPU|inst_reg|dpc4 [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [28]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[28]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[28]~9 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[28]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N31
cycloneii_lcell_ff \CPU|de_reg|epc4[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[28]~9_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [28]));

// Location: LCCOMB_X33_Y20_N28
cycloneii_lcell_comb \CPU|de_reg|epc4[26]~11 (
// Equation(s):
// \CPU|de_reg|epc4[26]~11_combout  = !\CPU|inst_reg|dpc4 [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [26]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[26]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[26]~11 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[26]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N29
cycloneii_lcell_ff \CPU|de_reg|epc4[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[26]~11_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [26]));

// Location: LCCOMB_X31_Y20_N14
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[24]~44 (
// Equation(s):
// \CPU|exe_stage|ad4|y[24]~44_combout  = (\CPU|de_reg|epc4 [24] & (\CPU|exe_stage|ad4|y[23]~43  $ (GND))) # (!\CPU|de_reg|epc4 [24] & (!\CPU|exe_stage|ad4|y[23]~43  & VCC))
// \CPU|exe_stage|ad4|y[24]~45  = CARRY((\CPU|de_reg|epc4 [24] & !\CPU|exe_stage|ad4|y[23]~43 ))

	.dataa(\CPU|de_reg|epc4 [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[23]~43 ),
	.combout(\CPU|exe_stage|ad4|y[24]~44_combout ),
	.cout(\CPU|exe_stage|ad4|y[24]~45 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[24]~44 .lut_mask = 16'hA50A;
defparam \CPU|exe_stage|ad4|y[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[26]~48 (
// Equation(s):
// \CPU|exe_stage|ad4|y[26]~48_combout  = (\CPU|de_reg|epc4 [26] & (\CPU|exe_stage|ad4|y[25]~47  $ (GND))) # (!\CPU|de_reg|epc4 [26] & (!\CPU|exe_stage|ad4|y[25]~47  & VCC))
// \CPU|exe_stage|ad4|y[26]~49  = CARRY((\CPU|de_reg|epc4 [26] & !\CPU|exe_stage|ad4|y[25]~47 ))

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[25]~47 ),
	.combout(\CPU|exe_stage|ad4|y[26]~48_combout ),
	.cout(\CPU|exe_stage|ad4|y[26]~49 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[26]~48 .lut_mask = 16'hC30C;
defparam \CPU|exe_stage|ad4|y[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[29]~54 (
// Equation(s):
// \CPU|exe_stage|ad4|y[29]~54_combout  = (\CPU|de_reg|epc4 [29] & (!\CPU|exe_stage|ad4|y[28]~53 )) # (!\CPU|de_reg|epc4 [29] & ((\CPU|exe_stage|ad4|y[28]~53 ) # (GND)))
// \CPU|exe_stage|ad4|y[29]~55  = CARRY((!\CPU|exe_stage|ad4|y[28]~53 ) # (!\CPU|de_reg|epc4 [29]))

	.dataa(vcc),
	.datab(\CPU|de_reg|epc4 [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[28]~53 ),
	.combout(\CPU|exe_stage|ad4|y[29]~54_combout ),
	.cout(\CPU|exe_stage|ad4|y[29]~55 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[29]~54 .lut_mask = 16'h3C3F;
defparam \CPU|exe_stage|ad4|y[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~52 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~52_combout  = (!\CPU|de_reg|ealuimm~regout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|de_reg|eb [31]))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|de_reg|eb [30]))))

	.dataa(\CPU|de_reg|eb [30]),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|de_reg|eb [31]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~52 .lut_mask = 16'h0E02;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~129 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  = (!\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|de_reg|eshift~regout  & (!\CPU|de_reg|eimm [8])) # (!\CPU|de_reg|eshift~regout  & ((!\CPU|de_reg|ea [2])))))

	.dataa(\CPU|de_reg|eimm [8]),
	.datab(\CPU|de_reg|ea [2]),
	.datac(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~129 .lut_mask = 16'h0503;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~86 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~86_combout  = (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & ((\CPU|exe_stage|muxb|y[31]~9_combout ) # (\CPU|exe_stage|pipe_alu|ShiftRight1~52_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~52_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~86 .lut_mask = 16'h5400;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux1~14 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux1~14_combout  = (\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|judge_ealu|y[6]~19_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~86_combout )))) # (!\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|muxb|y[14]~13_combout ))

	.dataa(\CPU|exe_stage|muxb|y[14]~13_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~86_combout ),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux1~14 .lut_mask = 16'hC0AA;
defparam \CPU|exe_stage|pipe_alu|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux1~18 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux1~18_combout  = (\CPU|exe_stage|judge_ealu|y[6]~18_combout  & ((\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|exe_stage|pipe_alu|Mux1~13_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Mux1~13_combout ),
	.datab(\CPU|de_reg|eimm [31]),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux1~18 .lut_mask = 16'hC0A0;
defparam \CPU|exe_stage|pipe_alu|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux1~15 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux1~15_combout  = (\CPU|exe_stage|pipe_alu|Mux1~18_combout ) # ((!\CPU|de_reg|ealuc [3] & \CPU|exe_stage|pipe_alu|Mux1~14_combout ))

	.dataa(\CPU|de_reg|ealuc [3]),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|Mux1~14_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux1~18_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux1~15 .lut_mask = 16'hFF50;
defparam \CPU|exe_stage|pipe_alu|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[30]~19 (
// Equation(s):
// \CPU|exe_stage|muxb|y[30]~19_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [30])))

	.dataa(vcc),
	.datab(\CPU|de_reg|eimm [31]),
	.datac(\CPU|de_reg|eb [30]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[30]~19 .lut_mask = 16'hCCF0;
defparam \CPU|exe_stage|muxb|y[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[29]~20 (
// Equation(s):
// \CPU|exe_stage|muxb|y[29]~20_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [29])))

	.dataa(\CPU|de_reg|eimm [31]),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|de_reg|eb [29]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[29]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[29]~20 .lut_mask = 16'hAFA0;
defparam \CPU|exe_stage|muxb|y[29]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[28]~16 (
// Equation(s):
// \CPU|exe_stage|muxa|y[28]~16_combout  = (\CPU|de_reg|ea [28] & !\CPU|de_reg|eshift~regout )

	.dataa(vcc),
	.datab(\CPU|de_reg|ea [28]),
	.datac(vcc),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[28]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[28]~16 .lut_mask = 16'h00CC;
defparam \CPU|exe_stage|muxa|y[28]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~162 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~162_combout  = (\CPU|exe_stage|muxb|y[26]~23_combout ) # ((\CPU|de_reg|ea [26] & !\CPU|de_reg|eshift~regout ))

	.dataa(\CPU|de_reg|ea [26]),
	.datab(\CPU|de_reg|eshift~regout ),
	.datac(\CPU|exe_stage|muxb|y[26]~23_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~162_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~162 .lut_mask = 16'hF2F2;
defparam \CPU|exe_stage|pipe_alu|s~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~52 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~52_combout  = ((\CPU|exe_stage|muxa|y[26]~14_combout  $ (\CPU|exe_stage|muxb|y[26]~23_combout  $ (\CPU|exe_stage|pipe_alu|Add1~51 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add1~53  = CARRY((\CPU|exe_stage|muxa|y[26]~14_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~51 ) # (!\CPU|exe_stage|muxb|y[26]~23_combout ))) # (!\CPU|exe_stage|muxa|y[26]~14_combout  & (!\CPU|exe_stage|muxb|y[26]~23_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~51 )))

	.dataa(\CPU|exe_stage|muxa|y[26]~14_combout ),
	.datab(\CPU|exe_stage|muxb|y[26]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~51 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~52_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~53 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~52 .lut_mask = 16'h962B;
defparam \CPU|exe_stage|pipe_alu|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[26]~148 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[26]~148_combout  = (\CPU|exe_stage|judge_ealu|y[21]~106_combout  & (\CPU|exe_stage|judge_ealu|y[21]~117_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~106_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~117_combout  & 
// (\CPU|exe_stage|pipe_alu|s~162_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~117_combout  & ((\CPU|exe_stage|pipe_alu|Add1~52_combout )))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~162_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add1~52_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[26]~148_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[26]~148 .lut_mask = 16'hD9C8;
defparam \CPU|exe_stage|judge_ealu|y[26]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~161 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~161_combout  = (\CPU|de_reg|ea [26] & (!\CPU|de_reg|eshift~regout  & \CPU|exe_stage|muxb|y[26]~23_combout ))

	.dataa(\CPU|de_reg|ea [26]),
	.datab(\CPU|de_reg|eshift~regout ),
	.datac(\CPU|exe_stage|muxb|y[26]~23_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~161_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~161 .lut_mask = 16'h2020;
defparam \CPU|exe_stage|pipe_alu|s~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[25]~13 (
// Equation(s):
// \CPU|exe_stage|muxa|y[25]~13_combout  = (\CPU|de_reg|ea [25] & !\CPU|de_reg|eshift~regout )

	.dataa(\CPU|de_reg|ea [25]),
	.datab(vcc),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[25]~13 .lut_mask = 16'h0A0A;
defparam \CPU|exe_stage|muxa|y[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N21
cycloneii_lcell_ff \CPU|de_reg|ea[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux7~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [24]));

// Location: LCCOMB_X30_Y18_N14
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[24]~12 (
// Equation(s):
// \CPU|exe_stage|muxa|y[24]~12_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [24])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [24]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[24]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[24]~12 .lut_mask = 16'h0F00;
defparam \CPU|exe_stage|muxa|y[24]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[23]~26 (
// Equation(s):
// \CPU|exe_stage|muxb|y[23]~26_combout  = (\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [23]))

	.dataa(vcc),
	.datab(\CPU|de_reg|eb [23]),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[23]~26 .lut_mask = 16'hF0CC;
defparam \CPU|exe_stage|muxb|y[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~44 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~44_combout  = ((\CPU|exe_stage|muxb|y[22]~27_combout  $ (\CPU|exe_stage|muxa|y[22]~10_combout  $ (!\CPU|exe_stage|pipe_alu|Add0~43 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add0~45  = CARRY((\CPU|exe_stage|muxb|y[22]~27_combout  & ((\CPU|exe_stage|muxa|y[22]~10_combout ) # (!\CPU|exe_stage|pipe_alu|Add0~43 ))) # (!\CPU|exe_stage|muxb|y[22]~27_combout  & (\CPU|exe_stage|muxa|y[22]~10_combout  & 
// !\CPU|exe_stage|pipe_alu|Add0~43 )))

	.dataa(\CPU|exe_stage|muxb|y[22]~27_combout ),
	.datab(\CPU|exe_stage|muxa|y[22]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~43 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~44_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~45 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~44 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~46 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~46_combout  = (\CPU|exe_stage|muxa|y[23]~11_combout  & ((\CPU|exe_stage|muxb|y[23]~26_combout  & (\CPU|exe_stage|pipe_alu|Add0~45  & VCC)) # (!\CPU|exe_stage|muxb|y[23]~26_combout  & (!\CPU|exe_stage|pipe_alu|Add0~45 )))) # 
// (!\CPU|exe_stage|muxa|y[23]~11_combout  & ((\CPU|exe_stage|muxb|y[23]~26_combout  & (!\CPU|exe_stage|pipe_alu|Add0~45 )) # (!\CPU|exe_stage|muxb|y[23]~26_combout  & ((\CPU|exe_stage|pipe_alu|Add0~45 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add0~47  = CARRY((\CPU|exe_stage|muxa|y[23]~11_combout  & (!\CPU|exe_stage|muxb|y[23]~26_combout  & !\CPU|exe_stage|pipe_alu|Add0~45 )) # (!\CPU|exe_stage|muxa|y[23]~11_combout  & ((!\CPU|exe_stage|pipe_alu|Add0~45 ) # 
// (!\CPU|exe_stage|muxb|y[23]~26_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[23]~11_combout ),
	.datab(\CPU|exe_stage|muxb|y[23]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~45 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~46_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~47 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~46 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~48 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~48_combout  = ((\CPU|exe_stage|muxb|y[24]~25_combout  $ (\CPU|exe_stage|muxa|y[24]~12_combout  $ (!\CPU|exe_stage|pipe_alu|Add0~47 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add0~49  = CARRY((\CPU|exe_stage|muxb|y[24]~25_combout  & ((\CPU|exe_stage|muxa|y[24]~12_combout ) # (!\CPU|exe_stage|pipe_alu|Add0~47 ))) # (!\CPU|exe_stage|muxb|y[24]~25_combout  & (\CPU|exe_stage|muxa|y[24]~12_combout  & 
// !\CPU|exe_stage|pipe_alu|Add0~47 )))

	.dataa(\CPU|exe_stage|muxb|y[24]~25_combout ),
	.datab(\CPU|exe_stage|muxa|y[24]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~47 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~48_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~49 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~48 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~50 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~50_combout  = (\CPU|exe_stage|muxb|y[25]~24_combout  & ((\CPU|exe_stage|muxa|y[25]~13_combout  & (\CPU|exe_stage|pipe_alu|Add0~49  & VCC)) # (!\CPU|exe_stage|muxa|y[25]~13_combout  & (!\CPU|exe_stage|pipe_alu|Add0~49 )))) # 
// (!\CPU|exe_stage|muxb|y[25]~24_combout  & ((\CPU|exe_stage|muxa|y[25]~13_combout  & (!\CPU|exe_stage|pipe_alu|Add0~49 )) # (!\CPU|exe_stage|muxa|y[25]~13_combout  & ((\CPU|exe_stage|pipe_alu|Add0~49 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add0~51  = CARRY((\CPU|exe_stage|muxb|y[25]~24_combout  & (!\CPU|exe_stage|muxa|y[25]~13_combout  & !\CPU|exe_stage|pipe_alu|Add0~49 )) # (!\CPU|exe_stage|muxb|y[25]~24_combout  & ((!\CPU|exe_stage|pipe_alu|Add0~49 ) # 
// (!\CPU|exe_stage|muxa|y[25]~13_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[25]~24_combout ),
	.datab(\CPU|exe_stage|muxa|y[25]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~49 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~50_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~51 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~50 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~52 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~52_combout  = ((\CPU|exe_stage|muxb|y[26]~23_combout  $ (\CPU|exe_stage|muxa|y[26]~14_combout  $ (!\CPU|exe_stage|pipe_alu|Add0~51 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add0~53  = CARRY((\CPU|exe_stage|muxb|y[26]~23_combout  & ((\CPU|exe_stage|muxa|y[26]~14_combout ) # (!\CPU|exe_stage|pipe_alu|Add0~51 ))) # (!\CPU|exe_stage|muxb|y[26]~23_combout  & (\CPU|exe_stage|muxa|y[26]~14_combout  & 
// !\CPU|exe_stage|pipe_alu|Add0~51 )))

	.dataa(\CPU|exe_stage|muxb|y[26]~23_combout ),
	.datab(\CPU|exe_stage|muxa|y[26]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~51 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~52_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~53 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~52 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[26]~146 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[26]~146_combout  = (\CPU|de_reg|ealuc [1] & (!\CPU|de_reg|ealuc [0])) # (!\CPU|de_reg|ealuc [1] & ((\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|pipe_alu|s~161_combout )) # (!\CPU|de_reg|ealuc [0] & 
// ((\CPU|exe_stage|pipe_alu|Add0~52_combout )))))

	.dataa(\CPU|de_reg|ealuc [1]),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|pipe_alu|s~161_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add0~52_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[26]~146_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[26]~146 .lut_mask = 16'h7362;
defparam \CPU|exe_stage|judge_ealu|y[26]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[27]~125 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[27]~125_combout  = (\CPU|de_reg|ealuc [1] & ((\CPU|exe_stage|judge_ealu|y[28]~101_combout ) # (!\CPU|de_reg|ealuc [0])))

	.dataa(\CPU|exe_stage|judge_ealu|y[28]~101_combout ),
	.datab(\CPU|de_reg|ealuc [1]),
	.datac(\CPU|de_reg|ealuc [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[27]~125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[27]~125 .lut_mask = 16'h8C8C;
defparam \CPU|exe_stage|judge_ealu|y[27]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~99 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~99_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~98_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~46_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~98_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~46_combout ),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~99 .lut_mask = 16'hACAC;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~30 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~30_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[3]~1_combout )) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[5]~6_combout )))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxb|y[3]~1_combout ),
	.datac(\CPU|exe_stage|muxb|y[5]~6_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~30 .lut_mask = 16'hCCF0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~31 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~31_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~30_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~11_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~11_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~31 .lut_mask = 16'hFA0A;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~119 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~119_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~31_combout ))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~99_combout ))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~99_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~119 .lut_mask = 16'hFA50;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~120 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~120_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & (((\CPU|exe_stage|pipe_alu|ShiftLeft0~29_combout  & !\CPU|exe_stage|muxa|y[2]~2_combout )))) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftLeft0~119_combout ))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~119_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~29_combout ),
	.datad(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~120 .lut_mask = 16'h44E4;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~94 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~94_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~35_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [19]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [21]))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~35_combout ),
	.datab(\CPU|de_reg|eb [21]),
	.datac(\CPU|de_reg|eb [19]),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~94 .lut_mask = 16'hA088;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneii_lcell_comb \CPU|mem_stage|inputPort|Selector3~0 (
// Equation(s):
// \CPU|mem_stage|inputPort|Selector3~0_combout  = (\CPU|em_reg|malu [2] & (((\op1~combout [0])))) # (!\CPU|em_reg|malu [2] & ((\CPU|em_reg|malu [3] & (\op2~combout [0])) # (!\CPU|em_reg|malu [3] & ((\op1~combout [0])))))

	.dataa(\CPU|em_reg|malu [2]),
	.datab(\op2~combout [0]),
	.datac(\CPU|em_reg|malu [3]),
	.datad(\op1~combout [0]),
	.cin(gnd),
	.combout(\CPU|mem_stage|inputPort|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|inputPort|Selector3~0 .lut_mask = 16'hEF40;
defparam \CPU|mem_stage|inputPort|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N11
cycloneii_lcell_ff \CPU|mem_stage|inputPort|mid[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|mem_stage|inputPort|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|em_reg|malu [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mem_stage|inputPort|mid [0]));

// Location: LCFF_X25_Y20_N7
cycloneii_lcell_ff \CPU|em_reg|mb[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [31]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [31]));

// Location: M4K_X26_Y20
cycloneii_ram_block \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\CPU|mem_stage|mem_we~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU|em_reg|mb [31],\CPU|em_reg|mb [30],\CPU|em_reg|mb [29],\CPU|em_reg|mb [28],\CPU|em_reg|mb [27],\CPU|em_reg|mb [26],\CPU|em_reg|mb [7],\CPU|em_reg|mb [6],\CPU|em_reg|mb [5],\CPU|em_reg|mb [4],\CPU|em_reg|mb [3],\CPU|em_reg|mb [2],\CPU|em_reg|mb [1],\CPU|em_reg|mb [0]}),
	.portaaddr({\CPU|em_reg|malu [6],\CPU|em_reg|malu [5],\CPU|em_reg|malu [4],\CPU|em_reg|malu [3],\CPU|em_reg|malu [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(14'b00000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./sc_datamem.mif";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ALTSYNCRAM";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 14;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 14;
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 448'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020004000;
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[0]~2 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[0]~2_combout  = (\CPU|em_reg|malu [7] & (\CPU|mem_stage|inputPort|mid [0])) # (!\CPU|em_reg|malu [7] & ((\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [0])))

	.dataa(vcc),
	.datab(\CPU|em_reg|malu [7]),
	.datac(\CPU|mem_stage|inputPort|mid [0]),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[0]~2 .lut_mask = 16'hF3C0;
defparam \CPU|mem_stage|mem_io_mux|y[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux31~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux31~1_combout  = (\CPU|if_stage|nextpc|Mux31~0_combout ) # ((\CPU|id_stage|data_a|Mux31~combout  & (\CPU|id_stage|cu|pcsource[0]~1_combout  & \CPU|id_stage|cu|i_jr~combout )))

	.dataa(\CPU|if_stage|nextpc|Mux31~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux31~combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|id_stage|cu|i_jr~combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux31~1 .lut_mask = 16'hEAAA;
defparam \CPU|if_stage|nextpc|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneii_lcell_comb \CPU|prog_cnt|test|q[0]~1 (
// Equation(s):
// \CPU|prog_cnt|test|q[0]~1_combout  = (\CPU|id_stage|fw_instance|always0~0_combout  & (((\CPU|id_stage|cu|comb~5_combout  & \CPU|id_stage|cu|pcsource~0_combout )) # (!\CPU|prog_cnt|test|q[0]~0_combout )))

	.dataa(\CPU|id_stage|cu|comb~5_combout ),
	.datab(\CPU|id_stage|fw_instance|always0~0_combout ),
	.datac(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datad(\CPU|id_stage|cu|pcsource~0_combout ),
	.cin(gnd),
	.combout(\CPU|prog_cnt|test|q[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|prog_cnt|test|q[0]~1 .lut_mask = 16'h8C0C;
defparam \CPU|prog_cnt|test|q[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N19
cycloneii_lcell_ff \CPU|prog_cnt|test|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux31~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|prog_cnt|test|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [0]));

// Location: LCFF_X33_Y19_N11
cycloneii_lcell_ff \CPU|inst_reg|dpc4[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|prog_cnt|test|q [0]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [0]));

// Location: LCFF_X31_Y19_N13
cycloneii_lcell_ff \CPU|de_reg|epc4[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|inst_reg|dpc4 [0]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [0]));

// Location: LCCOMB_X30_Y16_N6
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[30]~10 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[30]~10_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [30])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|em_reg|malu [7]),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[30]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[30]~10 .lut_mask = 16'h0F00;
defparam \CPU|mem_stage|mem_io_mux|y[30]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N28
cycloneii_lcell_comb \CPU|mw_reg|wmo[30]~feeder (
// Equation(s):
// \CPU|mw_reg|wmo[30]~feeder_combout  = \CPU|mem_stage|mem_io_mux|y[30]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|mem_stage|mem_io_mux|y[30]~10_combout ),
	.cin(gnd),
	.combout(\CPU|mw_reg|wmo[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mw_reg|wmo[30]~feeder .lut_mask = 16'hFF00;
defparam \CPU|mw_reg|wmo[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N29
cycloneii_lcell_ff \CPU|mw_reg|wmo[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|mw_reg|wmo[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [30]));

// Location: LCFF_X33_Y16_N23
cycloneii_lcell_ff \CPU|mw_reg|walu[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [30]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [30]));

// Location: LCCOMB_X33_Y16_N22
cycloneii_lcell_comb \CPU|wb_stage|y[30]~11 (
// Equation(s):
// \CPU|wb_stage|y[30]~11_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [30])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [30])))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wmo [30]),
	.datac(\CPU|mw_reg|walu [30]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[30]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[30]~11 .lut_mask = 16'hCCF0;
defparam \CPU|wb_stage|y[30]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[15][30]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[15][30]~feeder_combout  = \CPU|wb_stage|y[30]~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[30]~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[15][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[15][30]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[15][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y13_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[15][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][30]~regout ));

// Location: LCFF_X44_Y13_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][30]~regout ));

// Location: LCCOMB_X45_Y13_N30
cycloneii_lcell_comb \CPU|id_stage|rf|register[12][30]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[12][30]~feeder_combout  = \CPU|wb_stage|y[30]~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[30]~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[12][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[12][30]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[12][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y13_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[12][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][30]~regout ));

// Location: LCCOMB_X45_Y13_N12
cycloneii_lcell_comb \CPU|id_stage|rf|register[14][30]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[14][30]~feeder_combout  = \CPU|wb_stage|y[30]~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[30]~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[14][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[14][30]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[14][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y13_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[14][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][30]~regout ));

// Location: LCCOMB_X45_Y13_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~17_combout  = (\CPU|inst_reg|inst [22] & (((\CPU|inst_reg|inst [21]) # (\CPU|id_stage|rf|register[14][30]~regout )))) # (!\CPU|inst_reg|inst [22] & (\CPU|id_stage|rf|register[12][30]~regout  & (!\CPU|inst_reg|inst [21])))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[12][30]~regout ),
	.datac(\CPU|inst_reg|inst [21]),
	.datad(\CPU|id_stage|rf|register[14][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~17 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_a|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~18_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux1~17_combout  & (\CPU|id_stage|rf|register[15][30]~regout )) # (!\CPU|id_stage|data_a|Mux1~17_combout  & ((\CPU|id_stage|rf|register[13][30]~regout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux1~17_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[15][30]~regout ),
	.datac(\CPU|id_stage|rf|register[13][30]~regout ),
	.datad(\CPU|id_stage|data_a|Mux1~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][30]~regout ));

// Location: LCFF_X42_Y19_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][30]~regout ));

// Location: LCCOMB_X43_Y19_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~4_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[26][30]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[18][30]~regout )))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[18][30]~regout ),
	.datad(\CPU|id_stage|rf|register[26][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~4 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][30]~regout ));

// Location: LCFF_X44_Y17_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][30]~regout ));

// Location: LCCOMB_X43_Y19_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux1~4_combout  & (\CPU|id_stage|rf|register[30][30]~regout )) # (!\CPU|id_stage|data_a|Mux1~4_combout  & ((\CPU|id_stage|rf|register[22][30]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|data_a|Mux1~4_combout ))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|data_a|Mux1~4_combout ),
	.datac(\CPU|id_stage|rf|register[30][30]~regout ),
	.datad(\CPU|id_stage|rf|register[22][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~5 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_a|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][30]~regout ));

// Location: LCFF_X40_Y22_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][30]~regout ));

// Location: LCFF_X40_Y22_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][30]~regout ));

// Location: LCCOMB_X40_Y22_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~6_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[24][30]~regout ))) # (!\CPU|inst_reg|inst [24] & 
// (\CPU|id_stage|rf|register[16][30]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[16][30]~regout ),
	.datad(\CPU|id_stage|rf|register[24][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~6 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux1~6_combout  & (\CPU|id_stage|rf|register[28][30]~regout )) # (!\CPU|id_stage|data_a|Mux1~6_combout  & ((\CPU|id_stage|rf|register[20][30]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux1~6_combout ))))

	.dataa(\CPU|id_stage|rf|register[28][30]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[20][30]~regout ),
	.datad(\CPU|id_stage|data_a|Mux1~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~7 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~8_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux1~5_combout ) # ((\CPU|inst_reg|inst [21])))) # (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux1~7_combout  & !\CPU|inst_reg|inst [21]))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|data_a|Mux1~5_combout ),
	.datac(\CPU|id_stage|data_a|Mux1~7_combout ),
	.datad(\CPU|inst_reg|inst [21]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~8 .lut_mask = 16'hAAD8;
defparam \CPU|id_stage|data_a|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][30]~regout ));

// Location: LCFF_X48_Y20_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][30]~regout ));

// Location: LCCOMB_X49_Y20_N6
cycloneii_lcell_comb \CPU|id_stage|rf|register[23][30]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[23][30]~feeder_combout  = \CPU|wb_stage|y[30]~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[30]~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[23][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[23][30]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[23][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[23][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][30]~regout ));

// Location: LCCOMB_X48_Y20_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~9_combout  = (\CPU|inst_reg|inst [23] & (((\CPU|inst_reg|inst [24]) # (\CPU|id_stage|rf|register[23][30]~regout )))) # (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[19][30]~regout  & (!\CPU|inst_reg|inst [24])))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[19][30]~regout ),
	.datac(\CPU|inst_reg|inst [24]),
	.datad(\CPU|id_stage|rf|register[23][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~9 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_a|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~10_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux1~9_combout  & (\CPU|id_stage|rf|register[31][30]~regout )) # (!\CPU|id_stage|data_a|Mux1~9_combout  & ((\CPU|id_stage|rf|register[27][30]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux1~9_combout ))))

	.dataa(\CPU|id_stage|rf|register[31][30]~regout ),
	.datab(\CPU|id_stage|rf|register[27][30]~regout ),
	.datac(\CPU|inst_reg|inst [24]),
	.datad(\CPU|id_stage|data_a|Mux1~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~10 .lut_mask = 16'hAFC0;
defparam \CPU|id_stage|data_a|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux1~8_combout  & ((\CPU|id_stage|data_a|Mux1~10_combout ))) # (!\CPU|id_stage|data_a|Mux1~8_combout  & (\CPU|id_stage|data_a|Mux1~3_combout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux1~8_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux1~3_combout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux1~8_combout ),
	.datad(\CPU|id_stage|data_a|Mux1~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~11 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_a|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][30]~regout ));

// Location: LCFF_X37_Y15_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][30]~regout ));

// Location: LCFF_X37_Y15_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][30]~regout ));

// Location: LCFF_X40_Y15_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][30]~regout ));

// Location: LCFF_X40_Y15_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][30]~regout ));

// Location: LCFF_X42_Y15_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][30]~regout ));

// Location: LCCOMB_X41_Y17_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[6][30]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[6][30]~feeder_combout  = \CPU|wb_stage|y[30]~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[30]~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[6][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[6][30]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[6][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y17_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[6][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][30]~regout ));

// Location: LCCOMB_X42_Y15_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~12_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[6][30]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[4][30]~regout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[4][30]~regout ),
	.datad(\CPU|id_stage|rf|register[6][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~12 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~13_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux1~12_combout  & ((\CPU|id_stage|rf|register[7][30]~regout ))) # (!\CPU|id_stage|data_a|Mux1~12_combout  & (\CPU|id_stage|rf|register[5][30]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux1~12_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[5][30]~regout ),
	.datac(\CPU|id_stage|rf|register[7][30]~regout ),
	.datad(\CPU|id_stage|data_a|Mux1~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & (\CPU|id_stage|data_a|Mux7~2_combout )) # (!\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux1~13_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|rf|register[1][30]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[1][30]~regout ),
	.datad(\CPU|id_stage|data_a|Mux1~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~15_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux1~14_combout  & ((\CPU|id_stage|rf|register[3][30]~regout ))) # (!\CPU|id_stage|data_a|Mux1~14_combout  & (\CPU|id_stage|rf|register[2][30]~regout 
// )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux1~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|rf|register[2][30]~regout ),
	.datac(\CPU|id_stage|rf|register[3][30]~regout ),
	.datad(\CPU|id_stage|data_a|Mux1~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~15 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~16_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux7~1_combout ) # ((\CPU|id_stage|data_a|Mux1~11_combout )))) # (!\CPU|id_stage|data_a|Mux7~0_combout  & (!\CPU|id_stage|data_a|Mux7~1_combout  & 
// ((\CPU|id_stage|data_a|Mux1~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux1~11_combout ),
	.datad(\CPU|id_stage|data_a|Mux1~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~19_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux1~16_combout  & ((\CPU|id_stage|data_a|Mux1~18_combout ))) # (!\CPU|id_stage|data_a|Mux1~16_combout  & (\CPU|id_stage|data_a|Mux1~1_combout )))) # 
// (!\CPU|id_stage|data_a|Mux7~1_combout  & (((\CPU|id_stage|data_a|Mux1~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux1~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux1~18_combout ),
	.datad(\CPU|id_stage|data_a|Mux1~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~19 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~20_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[30]~132_combout )) # (!\CPU|id_stage|data_a|Mux7~5_combout ))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|data_a|Mux1~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[30]~132_combout ),
	.datad(\CPU|id_stage|data_a|Mux1~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux1~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux1~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[30]~10_combout ))) # (!\CPU|id_stage|data_a|Mux1~20_combout  & (\CPU|em_reg|malu [30])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux1~20_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datab(\CPU|em_reg|malu [30]),
	.datac(\CPU|mem_stage|mem_io_mux|y[30]~10_combout ),
	.datad(\CPU|id_stage|data_a|Mux1~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux1~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux1 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N21
cycloneii_lcell_ff \CPU|de_reg|ea[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux1~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [30]));

// Location: LCCOMB_X32_Y18_N12
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[30]~24 (
// Equation(s):
// \CPU|exe_stage|muxa|y[30]~24_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [30])

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [30]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[30]~24 .lut_mask = 16'h5050;
defparam \CPU|exe_stage|muxa|y[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~156 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~156_combout  = \CPU|exe_stage|muxa|y[30]~24_combout  $ (((\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [30]))))

	.dataa(\CPU|de_reg|eb [30]),
	.datab(\CPU|de_reg|eimm [31]),
	.datac(\CPU|exe_stage|muxa|y[30]~24_combout ),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~156_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~156 .lut_mask = 16'h3C5A;
defparam \CPU|exe_stage|pipe_alu|s~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[31]~25 (
// Equation(s):
// \CPU|exe_stage|muxa|y[31]~25_combout  = (\CPU|de_reg|ea [31] & !\CPU|de_reg|eshift~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [31]),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[31]~25 .lut_mask = 16'h00F0;
defparam \CPU|exe_stage|muxa|y[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add31~1 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add31~1_cout  = CARRY(\CPU|exe_stage|muxb|y[31]~8_combout  $ (\CPU|exe_stage|muxa|y[31]~25_combout ))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|muxa|y[31]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|exe_stage|pipe_alu|Add31~1_cout ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add31~1 .lut_mask = 16'h0066;
defparam \CPU|exe_stage|pipe_alu|Add31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add31~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add31~2_combout  = (\CPU|exe_stage|pipe_alu|Add30~0_combout  & ((\CPU|exe_stage|pipe_alu|s~156_combout  & (\CPU|exe_stage|pipe_alu|Add31~1_cout  & VCC)) # (!\CPU|exe_stage|pipe_alu|s~156_combout  & 
// (!\CPU|exe_stage|pipe_alu|Add31~1_cout )))) # (!\CPU|exe_stage|pipe_alu|Add30~0_combout  & ((\CPU|exe_stage|pipe_alu|s~156_combout  & (!\CPU|exe_stage|pipe_alu|Add31~1_cout )) # (!\CPU|exe_stage|pipe_alu|s~156_combout  & 
// ((\CPU|exe_stage|pipe_alu|Add31~1_cout ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add31~3  = CARRY((\CPU|exe_stage|pipe_alu|Add30~0_combout  & (!\CPU|exe_stage|pipe_alu|s~156_combout  & !\CPU|exe_stage|pipe_alu|Add31~1_cout )) # (!\CPU|exe_stage|pipe_alu|Add30~0_combout  & ((!\CPU|exe_stage|pipe_alu|Add31~1_cout 
// ) # (!\CPU|exe_stage|pipe_alu|s~156_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Add30~0_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~156_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add31~1_cout ),
	.combout(\CPU|exe_stage|pipe_alu|Add31~2_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add31~3 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add31~2 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add31~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux31~8 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux31~8_combout  = (!\CPU|de_reg|ealuc [1] & \CPU|exe_stage|pipe_alu|Add1~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuc [1]),
	.datad(\CPU|exe_stage|pipe_alu|Add1~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux31~8 .lut_mask = 16'h0F00;
defparam \CPU|exe_stage|pipe_alu|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux31~13 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux31~13_combout  = (\CPU|de_reg|ealuc [1] & (((\CPU|exe_stage|pipe_alu|Mux31~12_combout )))) # (!\CPU|de_reg|ealuc [1] & ((\CPU|exe_stage|muxb|y[0]~2_combout ) # ((\CPU|exe_stage|muxa|y[0]~0_combout ))))

	.dataa(\CPU|de_reg|ealuc [1]),
	.datab(\CPU|exe_stage|muxb|y[0]~2_combout ),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux31~12_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux31~13 .lut_mask = 16'hFE54;
defparam \CPU|exe_stage|pipe_alu|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux31~22 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux31~22_combout  = (!\CPU|exe_stage|muxa|y[4]~4_combout  & ((\CPU|de_reg|eshift~regout  & (\CPU|de_reg|eimm [9])) # (!\CPU|de_reg|eshift~regout  & ((\CPU|de_reg|ea [3])))))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(\CPU|de_reg|eimm [9]),
	.datac(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datad(\CPU|de_reg|ea [3]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux31~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux31~22 .lut_mask = 16'h0D08;
defparam \CPU|exe_stage|pipe_alu|Mux31~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~15 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~15_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[14]~13_combout ))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[12]~14_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxb|y[12]~14_combout ),
	.datac(\CPU|exe_stage|muxb|y[14]~13_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~15 .lut_mask = 16'hF0CC;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~46 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~46_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[15]~18_combout )) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[13]~15_combout )))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxb|y[15]~18_combout ),
	.datac(\CPU|exe_stage|muxb|y[13]~15_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~46 .lut_mask = 16'hCCF0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~62 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~62_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~46_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~15_combout ))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~15_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~62 .lut_mask = 16'hFA50;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~27 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~27_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[10]~10_combout )) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[8]~11_combout )))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxb|y[10]~10_combout ),
	.datac(\CPU|exe_stage|muxb|y[8]~11_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~27 .lut_mask = 16'hCCF0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~36 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~36_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[11]~16_combout ))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[9]~12_combout ))

	.dataa(\CPU|exe_stage|muxb|y[9]~12_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[11]~16_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~36 .lut_mask = 16'hF0AA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~56 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~56_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~36_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight1~27_combout ))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~27_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~56 .lut_mask = 16'hFA50;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~76 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~76_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~62_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~56_combout )))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~62_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~76 .lut_mask = 16'hF5A0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux31~17 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux31~17_combout  = (\CPU|exe_stage|muxa|y[4]~4_combout  & ((\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|pipe_alu|Mux31~22_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~76_combout )))) # 
// (!\CPU|exe_stage|muxa|y[4]~4_combout  & (\CPU|exe_stage|pipe_alu|Mux31~22_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~76_combout )))

	.dataa(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Mux31~22_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~76_combout ),
	.datad(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux31~17 .lut_mask = 16'hEAC0;
defparam \CPU|exe_stage|pipe_alu|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux31~18 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux31~18_combout  = (\CPU|exe_stage|pipe_alu|Mux31~16_combout ) # ((\CPU|exe_stage|pipe_alu|Mux31~17_combout ) # ((\CPU|exe_stage|muxa|y[4]~4_combout  & \CPU|exe_stage|pipe_alu|Mux15~0_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|Mux31~16_combout ),
	.datab(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux31~17_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux31~18 .lut_mask = 16'hFEFA;
defparam \CPU|exe_stage|pipe_alu|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux31~19 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux31~19_combout  = (\CPU|exe_stage|pipe_alu|Mux31~13_combout ) # ((\CPU|de_reg|ealuc [1] & (\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout  & \CPU|exe_stage|pipe_alu|Mux31~18_combout )))

	.dataa(\CPU|de_reg|ealuc [1]),
	.datab(\CPU|exe_stage|pipe_alu|Mux31~13_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux31~18_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux31~19 .lut_mask = 16'hECCC;
defparam \CPU|exe_stage|pipe_alu|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~0_combout  = (\CPU|exe_stage|muxb|y[0]~2_combout  & (\CPU|exe_stage|muxa|y[0]~0_combout  $ (VCC))) # (!\CPU|exe_stage|muxb|y[0]~2_combout  & (\CPU|exe_stage|muxa|y[0]~0_combout  & VCC))
// \CPU|exe_stage|pipe_alu|Add0~1  = CARRY((\CPU|exe_stage|muxb|y[0]~2_combout  & \CPU|exe_stage|muxa|y[0]~0_combout ))

	.dataa(\CPU|exe_stage|muxb|y[0]~2_combout ),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add0~0_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~1 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~0 .lut_mask = 16'h6688;
defparam \CPU|exe_stage|pipe_alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux31~9 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux31~9_combout  = (\CPU|exe_stage|pipe_alu|Mux16~2_combout  & (!\CPU|de_reg|ealuc [3] & \CPU|exe_stage|judge_ealu|y[6]~19_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|Mux16~2_combout ),
	.datab(\CPU|de_reg|ealuc [3]),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux31~9 .lut_mask = 16'h2200;
defparam \CPU|exe_stage|pipe_alu|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux31~10 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux31~10_combout  = (\CPU|exe_stage|muxb|y[0]~2_combout  & ((\CPU|de_reg|ealuc [1] & ((\CPU|exe_stage|pipe_alu|Mux31~9_combout ))) # (!\CPU|de_reg|ealuc [1] & (\CPU|exe_stage|muxa|y[0]~0_combout ))))

	.dataa(\CPU|de_reg|ealuc [1]),
	.datab(\CPU|exe_stage|muxb|y[0]~2_combout ),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux31~9_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux31~10 .lut_mask = 16'hC840;
defparam \CPU|exe_stage|pipe_alu|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux31~11 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux31~11_combout  = (\CPU|de_reg|ealuc [2] & (\CPU|de_reg|ealuc [0])) # (!\CPU|de_reg|ealuc [2] & ((\CPU|de_reg|ealuc [0] & ((\CPU|exe_stage|pipe_alu|Mux31~10_combout ))) # (!\CPU|de_reg|ealuc [0] & 
// (\CPU|exe_stage|pipe_alu|Add0~0_combout ))))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|pipe_alu|Add0~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux31~10_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux31~11 .lut_mask = 16'hDC98;
defparam \CPU|exe_stage|pipe_alu|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux31~20 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux31~20_combout  = (\CPU|de_reg|ealuc [2] & ((\CPU|exe_stage|pipe_alu|Mux31~11_combout  & ((\CPU|exe_stage|pipe_alu|Mux31~19_combout ))) # (!\CPU|exe_stage|pipe_alu|Mux31~11_combout  & (\CPU|exe_stage|pipe_alu|Mux31~8_combout )))) 
// # (!\CPU|de_reg|ealuc [2] & (((\CPU|exe_stage|pipe_alu|Mux31~11_combout ))))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|exe_stage|pipe_alu|Mux31~8_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux31~19_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux31~11_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux31~20 .lut_mask = 16'hF588;
defparam \CPU|exe_stage|pipe_alu|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[0]~97 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[0]~97_combout  = (!\CPU|de_reg|ejal~regout  & ((\CPU|exe_stage|pipe_alu|Equal0~0_combout  & (\CPU|exe_stage|pipe_alu|Add31~2_combout )) # (!\CPU|exe_stage|pipe_alu|Equal0~0_combout  & ((\CPU|exe_stage|pipe_alu|Mux31~20_combout 
// )))))

	.dataa(\CPU|de_reg|ejal~regout ),
	.datab(\CPU|exe_stage|pipe_alu|Equal0~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add31~2_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux31~20_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[0]~97 .lut_mask = 16'h5140;
defparam \CPU|exe_stage|judge_ealu|y[0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[0]~98 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[0]~98_combout  = (\CPU|exe_stage|judge_ealu|y[0]~97_combout ) # ((\CPU|de_reg|ejal~regout  & \CPU|de_reg|epc4 [0]))

	.dataa(\CPU|de_reg|ejal~regout ),
	.datab(\CPU|de_reg|epc4 [0]),
	.datac(\CPU|exe_stage|judge_ealu|y[0]~97_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[0]~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[0]~98 .lut_mask = 16'hF8F8;
defparam \CPU|exe_stage|judge_ealu|y[0]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N3
cycloneii_lcell_ff \CPU|em_reg|malu[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y[0]~98_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [0]));

// Location: LCFF_X35_Y18_N25
cycloneii_lcell_ff \CPU|mw_reg|walu[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [0]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [0]));

// Location: LCCOMB_X35_Y18_N24
cycloneii_lcell_comb \CPU|wb_stage|y[0]~2 (
// Equation(s):
// \CPU|wb_stage|y[0]~2_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [0])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [0])))

	.dataa(\CPU|mw_reg|wmo [0]),
	.datab(\CPU|mw_reg|wm2reg~regout ),
	.datac(\CPU|mw_reg|walu [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[0]~2 .lut_mask = 16'hB8B8;
defparam \CPU|wb_stage|y[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y15_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][0]~regout ));

// Location: LCFF_X44_Y13_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][0]~regout ));

// Location: LCCOMB_X44_Y15_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~17_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[13][0]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[12][0]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[13][0]~regout ),
	.datad(\CPU|id_stage|rf|register[12][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~17 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y15_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][0]~regout ));

// Location: LCCOMB_X44_Y15_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~18_combout  = (\CPU|id_stage|data_a|Mux31~17_combout  & ((\CPU|id_stage|rf|register[15][0]~regout ) # ((!\CPU|inst_reg|inst [22])))) # (!\CPU|id_stage|data_a|Mux31~17_combout  & (((\CPU|inst_reg|inst [22] & 
// \CPU|id_stage|rf|register[14][0]~regout ))))

	.dataa(\CPU|id_stage|rf|register[15][0]~regout ),
	.datab(\CPU|id_stage|data_a|Mux31~17_combout ),
	.datac(\CPU|inst_reg|inst [22]),
	.datad(\CPU|id_stage|rf|register[14][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~18 .lut_mask = 16'hBC8C;
defparam \CPU|id_stage|data_a|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][0]~regout ));

// Location: LCFF_X42_Y20_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][0]~regout ));

// Location: LCCOMB_X41_Y20_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~4_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[20][0]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[16][0]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[20][0]~regout ),
	.datad(\CPU|id_stage|rf|register[16][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~4 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][0]~regout ));

// Location: LCFF_X42_Y20_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][0]~regout ));

// Location: LCCOMB_X42_Y22_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~5_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux31~4_combout  & ((\CPU|id_stage|rf|register[28][0]~regout ))) # (!\CPU|id_stage|data_a|Mux31~4_combout  & (\CPU|id_stage|rf|register[24][0]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|data_a|Mux31~4_combout ))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|data_a|Mux31~4_combout ),
	.datac(\CPU|id_stage|rf|register[24][0]~regout ),
	.datad(\CPU|id_stage|rf|register[28][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~5 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_a|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~6_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux31~3_combout ) # ((\CPU|inst_reg|inst [22])))) # (!\CPU|inst_reg|inst [21] & (((!\CPU|inst_reg|inst [22] & \CPU|id_stage|data_a|Mux31~5_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux31~3_combout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|inst_reg|inst [22]),
	.datad(\CPU|id_stage|data_a|Mux31~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~6 .lut_mask = 16'hCBC8;
defparam \CPU|id_stage|data_a|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y16_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][0]~regout ));

// Location: LCFF_X44_Y16_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][0]~regout ));

// Location: LCFF_X46_Y20_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][0]~regout ));

// Location: LCCOMB_X46_Y17_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[18][0]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[18][0]~feeder_combout  = \CPU|wb_stage|y[0]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[0]~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[18][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[18][0]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[18][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y17_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[18][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][0]~regout ));

// Location: LCCOMB_X46_Y20_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~0_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[26][0]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[18][0]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[26][0]~regout ),
	.datad(\CPU|id_stage|rf|register[18][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~1_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux31~0_combout  & ((\CPU|id_stage|rf|register[30][0]~regout ))) # (!\CPU|id_stage|data_a|Mux31~0_combout  & (\CPU|id_stage|rf|register[22][0]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux31~0_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[22][0]~regout ),
	.datac(\CPU|id_stage|rf|register[30][0]~regout ),
	.datad(\CPU|id_stage|data_a|Mux31~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~1 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~9_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux31~6_combout  & (\CPU|id_stage|data_a|Mux31~8_combout )) # (!\CPU|id_stage|data_a|Mux31~6_combout  & ((\CPU|id_stage|data_a|Mux31~1_combout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux31~6_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux31~8_combout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux31~6_combout ),
	.datad(\CPU|id_stage|data_a|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~9 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_a|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][0]~regout ));

// Location: LCFF_X40_Y17_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][0]~regout ));

// Location: LCFF_X41_Y16_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][0]~regout ));

// Location: LCFF_X40_Y17_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][0]~regout ));

// Location: LCCOMB_X41_Y16_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~12_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|rf|register[5][0]~regout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[4][0]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[5][0]~regout ),
	.datad(\CPU|id_stage|rf|register[4][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~12 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y17_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][0]~regout ));

// Location: LCCOMB_X40_Y17_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~13_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux31~12_combout  & (\CPU|id_stage|rf|register[7][0]~regout )) # (!\CPU|id_stage|data_a|Mux31~12_combout  & ((\CPU|id_stage|rf|register[6][0]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux31~12_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[7][0]~regout ),
	.datac(\CPU|id_stage|data_a|Mux31~12_combout ),
	.datad(\CPU|id_stage|rf|register[6][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~13 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][0]~regout ));

// Location: LCFF_X37_Y20_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][0]~regout ));

// Location: LCCOMB_X37_Y20_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout ) # ((\CPU|id_stage|rf|register[2][0]~regout )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (!\CPU|id_stage|data_a|Mux7~2_combout  & 
// (\CPU|id_stage|rf|register[1][0]~regout )))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[1][0]~regout ),
	.datad(\CPU|id_stage|rf|register[2][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~14 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~15_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux31~14_combout  & (\CPU|id_stage|rf|register[3][0]~regout )) # (!\CPU|id_stage|data_a|Mux31~14_combout  & ((\CPU|id_stage|data_a|Mux31~13_combout 
// ))))) # (!\CPU|id_stage|data_a|Mux7~2_combout  & (((\CPU|id_stage|data_a|Mux31~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|rf|register[3][0]~regout ),
	.datac(\CPU|id_stage|data_a|Mux31~13_combout ),
	.datad(\CPU|id_stage|data_a|Mux31~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~15 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y14_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][0]~regout ));

// Location: LCFF_X48_Y15_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][0]~regout ));

// Location: LCFF_X47_Y15_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][0]~regout ));

// Location: LCCOMB_X36_Y14_N6
cycloneii_lcell_comb \CPU|id_stage|rf|register[10][0]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[10][0]~feeder_combout  = \CPU|wb_stage|y[0]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[0]~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[10][0]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y14_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[10][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][0]~regout ));

// Location: LCCOMB_X47_Y15_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~10_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[10][0]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[8][0]~regout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[8][0]~regout ),
	.datad(\CPU|id_stage|rf|register[10][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~10 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y15_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux31~10_combout  & ((\CPU|id_stage|rf|register[11][0]~regout ))) # (!\CPU|id_stage|data_a|Mux31~10_combout  & (\CPU|id_stage|rf|register[9][0]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux31~10_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[9][0]~regout ),
	.datac(\CPU|id_stage|rf|register[11][0]~regout ),
	.datad(\CPU|id_stage|data_a|Mux31~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~11 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~16_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux7~1_combout )) # (!\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux31~11_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~1_combout  & (\CPU|id_stage|data_a|Mux31~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux31~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux31~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~16 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~19_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux31~16_combout  & (\CPU|id_stage|data_a|Mux31~18_combout )) # (!\CPU|id_stage|data_a|Mux31~16_combout  & ((\CPU|id_stage|data_a|Mux31~9_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~0_combout  & (((\CPU|id_stage|data_a|Mux31~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux31~18_combout ),
	.datac(\CPU|id_stage|data_a|Mux31~9_combout ),
	.datad(\CPU|id_stage|data_a|Mux31~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~20_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[0]~98_combout )) # (!\CPU|id_stage|data_a|Mux7~5_combout ))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|data_a|Mux31~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[0]~98_combout ),
	.datad(\CPU|id_stage|data_a|Mux31~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux31 (
// Equation(s):
// \CPU|id_stage|data_a|Mux31~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux31~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[0]~2_combout ))) # (!\CPU|id_stage|data_a|Mux31~20_combout  & (\CPU|em_reg|malu [0])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux31~20_combout ))))

	.dataa(\CPU|em_reg|malu [0]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[0]~2_combout ),
	.datad(\CPU|id_stage|data_a|Mux31~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux31~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux31 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N13
cycloneii_lcell_ff \CPU|de_reg|ea[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux31~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [0]));

// Location: LCCOMB_X32_Y18_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~70 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~70_combout  = (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eshift~regout  & (!\CPU|de_reg|eimm [6])) # (!\CPU|de_reg|eshift~regout  & ((!\CPU|de_reg|ea [0])))))

	.dataa(\CPU|de_reg|eimm [6]),
	.datab(\CPU|de_reg|ea [0]),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~70 .lut_mask = 16'h0503;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~95 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~95_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~94_combout ) # ((\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~61_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~70_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~61_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~94_combout ),
	.datac(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~95 .lut_mask = 16'hFEFC;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~131 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~131_combout  = (\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~90_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~90_combout ),
	.datab(vcc),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~131 .lut_mask = 16'hF0AA;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[26]~144 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[26]~144_combout  = (\CPU|exe_stage|judge_ealu|y[27]~121_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~95_combout ) # ((!\CPU|exe_stage|pipe_alu|Mux31~21_combout )))) # (!\CPU|exe_stage|judge_ealu|y[27]~121_combout  & 
// (((\CPU|exe_stage|pipe_alu|Mux31~21_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~131_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[27]~121_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~95_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux31~21_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~131_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[26]~144_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[26]~144 .lut_mask = 16'hDA8A;
defparam \CPU|exe_stage|judge_ealu|y[26]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[26]~145 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[26]~145_combout  = (\CPU|exe_stage|pipe_alu|Mux31~21_combout  & (((\CPU|exe_stage|judge_ealu|y[26]~144_combout )))) # (!\CPU|exe_stage|pipe_alu|Mux31~21_combout  & ((\CPU|exe_stage|judge_ealu|y[26]~144_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftLeft0~120_combout ))) # (!\CPU|exe_stage|judge_ealu|y[26]~144_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~118_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~118_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~120_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux31~21_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[26]~144_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[26]~145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[26]~145 .lut_mask = 16'hFC0A;
defparam \CPU|exe_stage|judge_ealu|y[26]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[26]~147 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[26]~147_combout  = (\CPU|exe_stage|judge_ealu|y[26]~146_combout  & ((\CPU|exe_stage|pipe_alu|s~147_combout ) # ((!\CPU|exe_stage|judge_ealu|y[27]~125_combout )))) # (!\CPU|exe_stage|judge_ealu|y[26]~146_combout  & 
// (((\CPU|exe_stage|judge_ealu|y[27]~125_combout  & \CPU|exe_stage|judge_ealu|y[26]~145_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~147_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[26]~146_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[27]~125_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[26]~145_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[26]~147_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[26]~147 .lut_mask = 16'hBC8C;
defparam \CPU|exe_stage|judge_ealu|y[26]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21]~286 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[21]~286_combout  = ((!\CPU|de_reg|ealuc [3] & (!\CPU|exe_stage|muxa|y[4]~4_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ))) # (!\CPU|de_reg|ealuc [0])

	.dataa(\CPU|de_reg|ealuc [3]),
	.datab(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[21]~286_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21]~286 .lut_mask = 16'h10FF;
defparam \CPU|exe_stage|judge_ealu|y[21]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~64 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~64_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~52_combout ) # (\CPU|exe_stage|muxb|y[31]~9_combout )))) # 
// (!\CPU|exe_stage|muxa|y[2]~2_combout  & (((\CPU|exe_stage|muxb|y[31]~9_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~52_combout ),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datad(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~64 .lut_mask = 16'h32F0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~88 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~88_combout  = (!\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~64_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight1~43_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~43_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~64_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ),
	.datad(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~88 .lut_mask = 16'h00EC;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[26]~149 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[26]~149_combout  = (\CPU|exe_stage|judge_ealu|y[21]~287_combout  & (\CPU|exe_stage|judge_ealu|y[21]~286_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~88_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~287_combout  & 
// (((\CPU|exe_stage|muxb|y[10]~10_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~286_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~287_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~286_combout ),
	.datac(\CPU|exe_stage|muxb|y[10]~10_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[26]~149_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[26]~149 .lut_mask = 16'hD951;
defparam \CPU|exe_stage|judge_ealu|y[26]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~96 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~96_combout  = (\CPU|de_reg|ealuimm~regout  & (!\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & (((!\CPU|exe_stage|muxa|y[3]~3_combout ) # (!\CPU|de_reg|eb [31]))))

	.dataa(\CPU|de_reg|eimm [31]),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|de_reg|eb [31]),
	.datad(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~96 .lut_mask = 16'h4777;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~67 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~67_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (((\CPU|de_reg|eb [31])))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [31]))) # 
// (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [30]))))

	.dataa(\CPU|de_reg|eb [30]),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|de_reg|eb [31]),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~67 .lut_mask = 16'hF0E2;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~68 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~68_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~67_combout ))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight1~43_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~43_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~67_combout ),
	.datad(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~68 .lut_mask = 16'hF0AA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~46 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~46_combout  = (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eshift~regout  & (!\CPU|de_reg|eimm [9])) # (!\CPU|de_reg|eshift~regout  & ((!\CPU|de_reg|ea [3])))))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|de_reg|eimm [9]),
	.datad(\CPU|de_reg|ea [3]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~46 .lut_mask = 16'h0213;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~84 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~84_combout  = ((\CPU|exe_stage|pipe_alu|ShiftRight1~68_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~46_combout )) # (!\CPU|exe_stage|pipe_alu|ShiftRight1~96_combout )

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~96_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~68_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~46_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~84 .lut_mask = 16'hF333;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[26]~150 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[26]~150_combout  = (\CPU|exe_stage|judge_ealu|y[26]~149_combout  & (((\CPU|exe_stage|pipe_alu|ShiftRight1~84_combout ) # (!\CPU|exe_stage|judge_ealu|y[6]~18_combout )))) # (!\CPU|exe_stage|judge_ealu|y[26]~149_combout  & 
// (\CPU|exe_stage|muxb|y[31]~8_combout  & (\CPU|exe_stage|judge_ealu|y[6]~18_combout )))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[26]~149_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~84_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[26]~150_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[26]~150 .lut_mask = 16'hEC2C;
defparam \CPU|exe_stage|judge_ealu|y[26]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[26]~151 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[26]~151_combout  = (\CPU|exe_stage|judge_ealu|y[21]~106_combout  & ((\CPU|exe_stage|judge_ealu|y[26]~148_combout  & ((\CPU|exe_stage|judge_ealu|y[26]~150_combout ))) # (!\CPU|exe_stage|judge_ealu|y[26]~148_combout  & 
// (\CPU|exe_stage|judge_ealu|y[26]~147_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~106_combout  & (\CPU|exe_stage|judge_ealu|y[26]~148_combout ))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[26]~148_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[26]~147_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[26]~150_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[26]~151_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[26]~151 .lut_mask = 16'hEC64;
defparam \CPU|exe_stage|judge_ealu|y[26]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[26]~289 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[26]~289_combout  = (\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|ad4|y[26]~48_combout )) # (!\CPU|de_reg|ejal~regout  & (((!\CPU|exe_stage|pipe_alu|Equal0~0_combout  & \CPU|exe_stage|judge_ealu|y[26]~151_combout ))))

	.dataa(\CPU|de_reg|ejal~regout ),
	.datab(\CPU|exe_stage|ad4|y[26]~48_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Equal0~0_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[26]~151_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[26]~289_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[26]~289 .lut_mask = 16'h8D88;
defparam \CPU|exe_stage|judge_ealu|y[26]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N18
cycloneii_lcell_comb \CPU|mw_reg|wmo[26]~feeder (
// Equation(s):
// \CPU|mw_reg|wmo[26]~feeder_combout  = \CPU|mem_stage|mem_io_mux|y[26]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|mem_stage|mem_io_mux|y[26]~12_combout ),
	.cin(gnd),
	.combout(\CPU|mw_reg|wmo[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mw_reg|wmo[26]~feeder .lut_mask = 16'hFF00;
defparam \CPU|mw_reg|wmo[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N19
cycloneii_lcell_ff \CPU|mw_reg|wmo[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|mw_reg|wmo[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [26]));

// Location: LCFF_X33_Y16_N15
cycloneii_lcell_ff \CPU|em_reg|malu[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y[26]~289_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [26]));

// Location: LCFF_X33_Y16_N21
cycloneii_lcell_ff \CPU|mw_reg|walu[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [26]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [26]));

// Location: LCCOMB_X33_Y16_N20
cycloneii_lcell_comb \CPU|wb_stage|y[26]~13 (
// Equation(s):
// \CPU|wb_stage|y[26]~13_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [26])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [26])))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wmo [26]),
	.datac(\CPU|mw_reg|walu [26]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[26]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[26]~13 .lut_mask = 16'hCCF0;
defparam \CPU|wb_stage|y[26]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y13_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][26]~regout ));

// Location: LCCOMB_X41_Y13_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~17_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[14][26]~regout ) # ((\CPU|inst_reg|inst [21])))) # (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|rf|register[12][26]~regout  & !\CPU|inst_reg|inst [21]))))

	.dataa(\CPU|id_stage|rf|register[14][26]~regout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[12][26]~regout ),
	.datad(\CPU|inst_reg|inst [21]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~17 .lut_mask = 16'hCCB8;
defparam \CPU|id_stage|data_a|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N22
cycloneii_lcell_comb \CPU|id_stage|rf|register[15][26]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[15][26]~feeder_combout  = \CPU|wb_stage|y[26]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[26]~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[15][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[15][26]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[15][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y13_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[15][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][26]~regout ));

// Location: LCCOMB_X41_Y13_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~18_combout  = (\CPU|id_stage|data_a|Mux5~17_combout  & (((\CPU|id_stage|rf|register[15][26]~regout ) # (!\CPU|inst_reg|inst [21])))) # (!\CPU|id_stage|data_a|Mux5~17_combout  & (\CPU|id_stage|rf|register[13][26]~regout  & 
// (\CPU|inst_reg|inst [21])))

	.dataa(\CPU|id_stage|rf|register[13][26]~regout ),
	.datab(\CPU|id_stage|data_a|Mux5~17_combout ),
	.datac(\CPU|inst_reg|inst [21]),
	.datad(\CPU|id_stage|rf|register[15][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~18 .lut_mask = 16'hEC2C;
defparam \CPU|id_stage|data_a|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y14_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][26]~regout ));

// Location: LCFF_X44_Y14_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][26]~regout ));

// Location: LCCOMB_X45_Y14_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~0_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[9][26]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[8][26]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[9][26]~regout ),
	.datad(\CPU|id_stage|rf|register[8][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N28
cycloneii_lcell_comb \CPU|id_stage|rf|register[10][26]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[10][26]~feeder_combout  = \CPU|wb_stage|y[26]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[26]~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[10][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[10][26]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[10][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y14_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[10][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][26]~regout ));

// Location: LCCOMB_X43_Y14_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~1_combout  = (\CPU|id_stage|data_a|Mux5~0_combout  & ((\CPU|id_stage|rf|register[11][26]~regout ) # ((!\CPU|inst_reg|inst [22])))) # (!\CPU|id_stage|data_a|Mux5~0_combout  & (((\CPU|inst_reg|inst [22] & 
// \CPU|id_stage|rf|register[10][26]~regout ))))

	.dataa(\CPU|id_stage|rf|register[11][26]~regout ),
	.datab(\CPU|id_stage|data_a|Mux5~0_combout ),
	.datac(\CPU|inst_reg|inst [22]),
	.datad(\CPU|id_stage|rf|register[10][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~1 .lut_mask = 16'hBC8C;
defparam \CPU|id_stage|data_a|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneii_lcell_comb \CPU|id_stage|rf|register[2][26]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[2][26]~feeder_combout  = \CPU|wb_stage|y[26]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[26]~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[2][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[2][26]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[2][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[2][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][26]~regout ));

// Location: LCFF_X40_Y20_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][26]~regout ));

// Location: LCFF_X36_Y20_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][26]~regout ));

// Location: LCCOMB_X38_Y16_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[5][26]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[5][26]~feeder_combout  = \CPU|wb_stage|y[26]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[26]~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[5][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[5][26]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[5][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y16_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[5][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][26]~regout ));

// Location: LCFF_X40_Y16_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][26]~regout ));

// Location: LCFF_X40_Y16_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][26]~regout ));

// Location: LCFF_X40_Y20_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][26]~regout ));

// Location: LCCOMB_X40_Y16_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~12_combout  = (\CPU|inst_reg|inst [22] & (((\CPU|inst_reg|inst [21]) # (\CPU|id_stage|rf|register[6][26]~regout )))) # (!\CPU|inst_reg|inst [22] & (\CPU|id_stage|rf|register[4][26]~regout  & (!\CPU|inst_reg|inst [21])))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[4][26]~regout ),
	.datac(\CPU|inst_reg|inst [21]),
	.datad(\CPU|id_stage|rf|register[6][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~12 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_a|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~13_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux5~12_combout  & ((\CPU|id_stage|rf|register[7][26]~regout ))) # (!\CPU|id_stage|data_a|Mux5~12_combout  & (\CPU|id_stage|rf|register[5][26]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux5~12_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[5][26]~regout ),
	.datac(\CPU|id_stage|rf|register[7][26]~regout ),
	.datad(\CPU|id_stage|data_a|Mux5~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~14_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux7~3_combout ) # ((\CPU|id_stage|data_a|Mux5~13_combout )))) # (!\CPU|id_stage|data_a|Mux7~2_combout  & (!\CPU|id_stage|data_a|Mux7~3_combout  & 
// (\CPU|id_stage|rf|register[1][26]~regout )))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datac(\CPU|id_stage|rf|register[1][26]~regout ),
	.datad(\CPU|id_stage|data_a|Mux5~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~14 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~15_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux5~14_combout  & ((\CPU|id_stage|rf|register[3][26]~regout ))) # (!\CPU|id_stage|data_a|Mux5~14_combout  & (\CPU|id_stage|rf|register[2][26]~regout 
// )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux5~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|rf|register[2][26]~regout ),
	.datac(\CPU|id_stage|rf|register[3][26]~regout ),
	.datad(\CPU|id_stage|data_a|Mux5~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~15 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][26]~regout ));

// Location: LCFF_X40_Y22_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][26]~regout ));

// Location: LCFF_X40_Y22_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][26]~regout ));

// Location: LCCOMB_X40_Y22_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~6_combout  = (\CPU|inst_reg|inst [23] & (((\CPU|inst_reg|inst [24])))) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[24][26]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[16][26]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[24][26]~regout ),
	.datac(\CPU|id_stage|rf|register[16][26]~regout ),
	.datad(\CPU|inst_reg|inst [24]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~6 .lut_mask = 16'hEE50;
defparam \CPU|id_stage|data_a|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux5~6_combout  & (\CPU|id_stage|rf|register[28][26]~regout )) # (!\CPU|id_stage|data_a|Mux5~6_combout  & ((\CPU|id_stage|rf|register[20][26]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux5~6_combout ))))

	.dataa(\CPU|id_stage|rf|register[28][26]~regout ),
	.datab(\CPU|id_stage|rf|register[20][26]~regout ),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|id_stage|data_a|Mux5~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~7 .lut_mask = 16'hAFC0;
defparam \CPU|id_stage|data_a|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][26]~regout ));

// Location: LCFF_X43_Y17_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][26]~regout ));

// Location: LCFF_X42_Y19_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][26]~regout ));

// Location: LCCOMB_X43_Y19_N28
cycloneii_lcell_comb \CPU|id_stage|rf|register[18][26]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[18][26]~feeder_combout  = \CPU|wb_stage|y[26]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[26]~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[18][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[18][26]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[18][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[18][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][26]~regout ));

// Location: LCCOMB_X43_Y19_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~4_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[26][26]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[18][26]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[26][26]~regout ),
	.datad(\CPU|id_stage|rf|register[18][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~4 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux5~4_combout  & ((\CPU|id_stage|rf|register[30][26]~regout ))) # (!\CPU|id_stage|data_a|Mux5~4_combout  & (\CPU|id_stage|rf|register[22][26]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux5~4_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[22][26]~regout ),
	.datac(\CPU|id_stage|rf|register[30][26]~regout ),
	.datad(\CPU|id_stage|data_a|Mux5~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~5 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~8_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux5~5_combout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|data_a|Mux5~7_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux5~7_combout ),
	.datad(\CPU|id_stage|data_a|Mux5~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~8 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][26]~regout ));

// Location: LCCOMB_X49_Y20_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[23][26]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[23][26]~feeder_combout  = \CPU|wb_stage|y[26]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[26]~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[23][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[23][26]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[23][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[23][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][26]~regout ));

// Location: LCFF_X48_Y20_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][26]~regout ));

// Location: LCCOMB_X48_Y20_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~9_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][26]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[19][26]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[23][26]~regout ),
	.datad(\CPU|id_stage|rf|register[19][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~9 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~10_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux5~9_combout  & (\CPU|id_stage|rf|register[31][26]~regout )) # (!\CPU|id_stage|data_a|Mux5~9_combout  & ((\CPU|id_stage|rf|register[27][26]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux5~9_combout ))))

	.dataa(\CPU|id_stage|rf|register[31][26]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[27][26]~regout ),
	.datad(\CPU|id_stage|data_a|Mux5~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~10 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux5~8_combout  & ((\CPU|id_stage|data_a|Mux5~10_combout ))) # (!\CPU|id_stage|data_a|Mux5~8_combout  & (\CPU|id_stage|data_a|Mux5~3_combout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux5~8_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux5~3_combout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux5~8_combout ),
	.datad(\CPU|id_stage|data_a|Mux5~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~11 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_a|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~16_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & (\CPU|id_stage|data_a|Mux7~0_combout )) # (!\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux5~11_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux5~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux5~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux5~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~16 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~19_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux5~16_combout  & (\CPU|id_stage|data_a|Mux5~18_combout )) # (!\CPU|id_stage|data_a|Mux5~16_combout  & ((\CPU|id_stage|data_a|Mux5~1_combout ))))) # 
// (!\CPU|id_stage|data_a|Mux7~1_combout  & (((\CPU|id_stage|data_a|Mux5~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux5~18_combout ),
	.datac(\CPU|id_stage|data_a|Mux5~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux5~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~20_combout  = (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y[26]~289_combout )) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// ((\CPU|id_stage|data_a|Mux5~19_combout ))))) # (!\CPU|id_stage|data_a|Mux7~5_combout  & (((\CPU|id_stage|fw_instance|fwda[0]~5_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[26]~289_combout ),
	.datac(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux5~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5~20 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux5~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux5~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[26]~12_combout ))) # (!\CPU|id_stage|data_a|Mux5~20_combout  & (\CPU|em_reg|malu [26])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux5~20_combout ))))

	.dataa(\CPU|em_reg|malu [26]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[26]~12_combout ),
	.datad(\CPU|id_stage|data_a|Mux5~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux5 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N19
cycloneii_lcell_ff \CPU|de_reg|ea[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|id_stage|data_a|Mux5~combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [26]));

// Location: LCCOMB_X30_Y19_N24
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[26]~14 (
// Equation(s):
// \CPU|exe_stage|muxa|y[26]~14_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [26])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [26]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[26]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[26]~14 .lut_mask = 16'h0F00;
defparam \CPU|exe_stage|muxa|y[26]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~56 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~56_combout  = ((\CPU|exe_stage|muxb|y[28]~21_combout  $ (\CPU|exe_stage|muxa|y[28]~16_combout  $ (!\CPU|exe_stage|pipe_alu|Add0~55 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add0~57  = CARRY((\CPU|exe_stage|muxb|y[28]~21_combout  & ((\CPU|exe_stage|muxa|y[28]~16_combout ) # (!\CPU|exe_stage|pipe_alu|Add0~55 ))) # (!\CPU|exe_stage|muxb|y[28]~21_combout  & (\CPU|exe_stage|muxa|y[28]~16_combout  & 
// !\CPU|exe_stage|pipe_alu|Add0~55 )))

	.dataa(\CPU|exe_stage|muxb|y[28]~21_combout ),
	.datab(\CPU|exe_stage|muxa|y[28]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~55 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~56_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~57 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~56 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~58 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~58_combout  = (\CPU|exe_stage|muxa|y[29]~17_combout  & ((\CPU|exe_stage|muxb|y[29]~20_combout  & (\CPU|exe_stage|pipe_alu|Add0~57  & VCC)) # (!\CPU|exe_stage|muxb|y[29]~20_combout  & (!\CPU|exe_stage|pipe_alu|Add0~57 )))) # 
// (!\CPU|exe_stage|muxa|y[29]~17_combout  & ((\CPU|exe_stage|muxb|y[29]~20_combout  & (!\CPU|exe_stage|pipe_alu|Add0~57 )) # (!\CPU|exe_stage|muxb|y[29]~20_combout  & ((\CPU|exe_stage|pipe_alu|Add0~57 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add0~59  = CARRY((\CPU|exe_stage|muxa|y[29]~17_combout  & (!\CPU|exe_stage|muxb|y[29]~20_combout  & !\CPU|exe_stage|pipe_alu|Add0~57 )) # (!\CPU|exe_stage|muxa|y[29]~17_combout  & ((!\CPU|exe_stage|pipe_alu|Add0~57 ) # 
// (!\CPU|exe_stage|muxb|y[29]~20_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[29]~17_combout ),
	.datab(\CPU|exe_stage|muxb|y[29]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~57 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~58_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~59 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~58 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux1~11 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux1~11_combout  = (\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|muxa|y[30]~24_combout  & (\CPU|exe_stage|muxb|y[30]~19_combout ))) # (!\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|pipe_alu|Add0~60_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[30]~24_combout ),
	.datab(\CPU|exe_stage|muxb|y[30]~19_combout ),
	.datac(\CPU|de_reg|ealuc [0]),
	.datad(\CPU|exe_stage|pipe_alu|Add0~60_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux1~11 .lut_mask = 16'h8F80;
defparam \CPU|exe_stage|pipe_alu|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[28]~21 (
// Equation(s):
// \CPU|exe_stage|muxb|y[28]~21_combout  = (\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [28]))

	.dataa(\CPU|de_reg|eb [28]),
	.datab(\CPU|de_reg|eimm [31]),
	.datac(vcc),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[28]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[28]~21 .lut_mask = 16'hCCAA;
defparam \CPU|exe_stage|muxb|y[28]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~54 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~54_combout  = (\CPU|exe_stage|muxa|y[27]~15_combout  & ((\CPU|exe_stage|muxb|y[27]~22_combout  & (!\CPU|exe_stage|pipe_alu|Add1~53 )) # (!\CPU|exe_stage|muxb|y[27]~22_combout  & (\CPU|exe_stage|pipe_alu|Add1~53  & VCC)))) # 
// (!\CPU|exe_stage|muxa|y[27]~15_combout  & ((\CPU|exe_stage|muxb|y[27]~22_combout  & ((\CPU|exe_stage|pipe_alu|Add1~53 ) # (GND))) # (!\CPU|exe_stage|muxb|y[27]~22_combout  & (!\CPU|exe_stage|pipe_alu|Add1~53 ))))
// \CPU|exe_stage|pipe_alu|Add1~55  = CARRY((\CPU|exe_stage|muxa|y[27]~15_combout  & (\CPU|exe_stage|muxb|y[27]~22_combout  & !\CPU|exe_stage|pipe_alu|Add1~53 )) # (!\CPU|exe_stage|muxa|y[27]~15_combout  & ((\CPU|exe_stage|muxb|y[27]~22_combout ) # 
// (!\CPU|exe_stage|pipe_alu|Add1~53 ))))

	.dataa(\CPU|exe_stage|muxa|y[27]~15_combout ),
	.datab(\CPU|exe_stage|muxb|y[27]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~53 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~54_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~55 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~54 .lut_mask = 16'h694D;
defparam \CPU|exe_stage|pipe_alu|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~56 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~56_combout  = ((\CPU|exe_stage|muxa|y[28]~16_combout  $ (\CPU|exe_stage|muxb|y[28]~21_combout  $ (\CPU|exe_stage|pipe_alu|Add1~55 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add1~57  = CARRY((\CPU|exe_stage|muxa|y[28]~16_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~55 ) # (!\CPU|exe_stage|muxb|y[28]~21_combout ))) # (!\CPU|exe_stage|muxa|y[28]~16_combout  & (!\CPU|exe_stage|muxb|y[28]~21_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~55 )))

	.dataa(\CPU|exe_stage|muxa|y[28]~16_combout ),
	.datab(\CPU|exe_stage|muxb|y[28]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~55 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~56_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~57 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~56 .lut_mask = 16'h962B;
defparam \CPU|exe_stage|pipe_alu|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~58 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~58_combout  = (\CPU|exe_stage|muxa|y[29]~17_combout  & ((\CPU|exe_stage|muxb|y[29]~20_combout  & (!\CPU|exe_stage|pipe_alu|Add1~57 )) # (!\CPU|exe_stage|muxb|y[29]~20_combout  & (\CPU|exe_stage|pipe_alu|Add1~57  & VCC)))) # 
// (!\CPU|exe_stage|muxa|y[29]~17_combout  & ((\CPU|exe_stage|muxb|y[29]~20_combout  & ((\CPU|exe_stage|pipe_alu|Add1~57 ) # (GND))) # (!\CPU|exe_stage|muxb|y[29]~20_combout  & (!\CPU|exe_stage|pipe_alu|Add1~57 ))))
// \CPU|exe_stage|pipe_alu|Add1~59  = CARRY((\CPU|exe_stage|muxa|y[29]~17_combout  & (\CPU|exe_stage|muxb|y[29]~20_combout  & !\CPU|exe_stage|pipe_alu|Add1~57 )) # (!\CPU|exe_stage|muxa|y[29]~17_combout  & ((\CPU|exe_stage|muxb|y[29]~20_combout ) # 
// (!\CPU|exe_stage|pipe_alu|Add1~57 ))))

	.dataa(\CPU|exe_stage|muxa|y[29]~17_combout ),
	.datab(\CPU|exe_stage|muxb|y[29]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~57 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~58_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~59 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~58 .lut_mask = 16'h694D;
defparam \CPU|exe_stage|pipe_alu|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux1~10 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux1~10_combout  = (\CPU|de_reg|ealuc [0] & ((\CPU|exe_stage|muxa|y[30]~24_combout ) # ((\CPU|exe_stage|muxb|y[30]~19_combout )))) # (!\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|pipe_alu|Add1~60_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[30]~24_combout ),
	.datab(\CPU|exe_stage|muxb|y[30]~19_combout ),
	.datac(\CPU|de_reg|ealuc [0]),
	.datad(\CPU|exe_stage|pipe_alu|Add1~60_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux1~10 .lut_mask = 16'hEFE0;
defparam \CPU|exe_stage|pipe_alu|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux1~12 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux1~12_combout  = (\CPU|de_reg|ealuc [1] & (\CPU|de_reg|ealuc [2])) # (!\CPU|de_reg|ealuc [1] & ((\CPU|de_reg|ealuc [2] & ((\CPU|exe_stage|pipe_alu|Mux1~10_combout ))) # (!\CPU|de_reg|ealuc [2] & 
// (\CPU|exe_stage|pipe_alu|Mux1~11_combout ))))

	.dataa(\CPU|de_reg|ealuc [1]),
	.datab(\CPU|de_reg|ealuc [2]),
	.datac(\CPU|exe_stage|pipe_alu|Mux1~11_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux1~10_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux1~12 .lut_mask = 16'hDC98;
defparam \CPU|exe_stage|pipe_alu|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~101 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~101_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~100_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~49_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~100_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~101 .lut_mask = 16'hAFA0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~102 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~102_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~99_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~101_combout )))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~99_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~102 .lut_mask = 16'hF5A0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~103 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~103_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~97_combout ) # ((!\CPU|exe_stage|muxa|y[3]~3_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~102_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~97_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~102_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~103 .lut_mask = 16'hAFAA;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux1~7 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux1~7_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~96_combout  & ((\CPU|exe_stage|pipe_alu|Mux31~22_combout ) # ((\CPU|exe_stage|muxa|y[4]~4_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~103_combout )))) # 
// (!\CPU|exe_stage|pipe_alu|ShiftLeft0~96_combout  & (\CPU|exe_stage|muxa|y[4]~4_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~103_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~96_combout ),
	.datab(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux31~22_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~103_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux1~7 .lut_mask = 16'hECA0;
defparam \CPU|exe_stage|pipe_alu|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux1~8 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux1~8_combout  = (\CPU|exe_stage|judge_ealu|y[28]~101_combout  & (\CPU|de_reg|ealuc [0] & ((\CPU|exe_stage|pipe_alu|Mux1~17_combout ) # (\CPU|exe_stage|pipe_alu|Mux1~7_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Mux1~17_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[28]~101_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux1~7_combout ),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux1~8 .lut_mask = 16'hC800;
defparam \CPU|exe_stage|pipe_alu|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux1~9 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux1~9_combout  = (\CPU|exe_stage|pipe_alu|Mux1~8_combout ) # ((!\CPU|de_reg|ealuc [0] & \CPU|exe_stage|pipe_alu|s~156_combout ))

	.dataa(vcc),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|pipe_alu|Mux1~8_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~156_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux1~9 .lut_mask = 16'hF3F0;
defparam \CPU|exe_stage|pipe_alu|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux1~16 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux1~16_combout  = (\CPU|de_reg|ealuc [1] & ((\CPU|exe_stage|pipe_alu|Mux1~12_combout  & (\CPU|exe_stage|pipe_alu|Mux1~15_combout )) # (!\CPU|exe_stage|pipe_alu|Mux1~12_combout  & ((\CPU|exe_stage|pipe_alu|Mux1~9_combout ))))) # 
// (!\CPU|de_reg|ealuc [1] & (((\CPU|exe_stage|pipe_alu|Mux1~12_combout ))))

	.dataa(\CPU|de_reg|ealuc [1]),
	.datab(\CPU|exe_stage|pipe_alu|Mux1~15_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux1~12_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux1~9_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux1~16 .lut_mask = 16'hDAD0;
defparam \CPU|exe_stage|pipe_alu|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[30]~132 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[30]~132_combout  = (\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|ad4|y[30]~56_combout )) # (!\CPU|de_reg|ejal~regout  & ((\CPU|exe_stage|pipe_alu|Mux1~16_combout )))

	.dataa(\CPU|de_reg|ejal~regout ),
	.datab(\CPU|exe_stage|ad4|y[30]~56_combout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|pipe_alu|Mux1~16_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[30]~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[30]~132 .lut_mask = 16'hDD88;
defparam \CPU|exe_stage|judge_ealu|y[30]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N24
cycloneii_lcell_comb \CPU|em_reg|malu[30]~feeder (
// Equation(s):
// \CPU|em_reg|malu[30]~feeder_combout  = \CPU|exe_stage|judge_ealu|y[30]~132_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y[30]~132_combout ),
	.cin(gnd),
	.combout(\CPU|em_reg|malu[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|malu[30]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|malu[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N25
cycloneii_lcell_ff \CPU|em_reg|malu[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|malu[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [30]));

// Location: LCCOMB_X41_Y15_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~12_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[5][30]~regout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|rf|register[4][30]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[4][30]~regout ),
	.datad(\CPU|id_stage|rf|register[5][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~12 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~13_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux1~12_combout  & ((\CPU|id_stage|rf|register[7][30]~regout ))) # (!\CPU|id_stage|data_b|Mux1~12_combout  & (\CPU|id_stage|rf|register[6][30]~regout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux1~12_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[6][30]~regout ),
	.datac(\CPU|id_stage|rf|register[7][30]~regout ),
	.datad(\CPU|id_stage|data_b|Mux1~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~15_combout  = (\CPU|id_stage|data_b|Mux1~14_combout  & (((\CPU|id_stage|rf|register[3][30]~regout )) # (!\CPU|id_stage|data_b|Mux6~5_combout ))) # (!\CPU|id_stage|data_b|Mux1~14_combout  & (\CPU|id_stage|data_b|Mux6~5_combout  & 
// ((\CPU|id_stage|data_b|Mux1~13_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux1~14_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|rf|register[3][30]~regout ),
	.datad(\CPU|id_stage|data_b|Mux1~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~15 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y14_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][30]~regout ));

// Location: LCFF_X45_Y14_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][30]~regout ));

// Location: LCCOMB_X44_Y14_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~11_combout  = (\CPU|id_stage|data_b|Mux1~10_combout  & (((\CPU|id_stage|rf|register[11][30]~regout )) # (!\CPU|inst_reg|inst [16]))) # (!\CPU|id_stage|data_b|Mux1~10_combout  & (\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|rf|register[9][30]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux1~10_combout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[11][30]~regout ),
	.datad(\CPU|id_stage|rf|register[9][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~11 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~16_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux6~3_combout ) # ((\CPU|id_stage|data_b|Mux1~11_combout )))) # (!\CPU|id_stage|data_b|Mux6~2_combout  & (!\CPU|id_stage|data_b|Mux6~3_combout  & 
// (\CPU|id_stage|data_b|Mux1~15_combout )))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux1~15_combout ),
	.datad(\CPU|id_stage|data_b|Mux1~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~16 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~7_combout  = (\CPU|inst_reg|inst [19] & (((\CPU|inst_reg|inst [18])))) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[23][30]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[19][30]~regout )))))

	.dataa(\CPU|id_stage|rf|register[23][30]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|inst_reg|inst [18]),
	.datad(\CPU|id_stage|rf|register[19][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~7 .lut_mask = 16'hE3E0;
defparam \CPU|id_stage|data_b|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~8_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux1~7_combout  & (\CPU|id_stage|rf|register[31][30]~regout )) # (!\CPU|id_stage|data_b|Mux1~7_combout  & ((\CPU|id_stage|rf|register[27][30]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux1~7_combout ))))

	.dataa(\CPU|id_stage|rf|register[31][30]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[27][30]~regout ),
	.datad(\CPU|id_stage|data_b|Mux1~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~8 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][30]~regout ));

// Location: LCCOMB_X41_Y22_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~5_combout  = (\CPU|id_stage|data_b|Mux1~4_combout  & (((\CPU|id_stage|rf|register[28][30]~regout )) # (!\CPU|inst_reg|inst [18]))) # (!\CPU|id_stage|data_b|Mux1~4_combout  & (\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[20][30]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux1~4_combout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[28][30]~regout ),
	.datad(\CPU|id_stage|rf|register[20][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~5 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y16_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][30]~regout ));

// Location: LCFF_X47_Y16_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][30]~regout ));

// Location: LCCOMB_X48_Y16_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[21][30]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[17][30]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[21][30]~regout ),
	.datad(\CPU|id_stage|rf|register[17][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y16_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][30]~regout ));

// Location: LCFF_X47_Y16_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[30]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][30]~regout ));

// Location: LCCOMB_X48_Y16_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux1~2_combout  & ((\CPU|id_stage|rf|register[29][30]~regout ))) # (!\CPU|id_stage|data_b|Mux1~2_combout  & (\CPU|id_stage|rf|register[25][30]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|data_b|Mux1~2_combout ))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|data_b|Mux1~2_combout ),
	.datac(\CPU|id_stage|rf|register[25][30]~regout ),
	.datad(\CPU|id_stage|rf|register[29][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~3 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_b|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~6_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|data_b|Mux1~3_combout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|data_b|Mux1~5_combout )))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux1~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~0_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[26][30]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[18][30]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[26][30]~regout ),
	.datad(\CPU|id_stage|rf|register[18][30]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~1_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux1~0_combout  & ((\CPU|id_stage|rf|register[30][30]~regout ))) # (!\CPU|id_stage|data_b|Mux1~0_combout  & (\CPU|id_stage|rf|register[22][30]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux1~0_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][30]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[30][30]~regout ),
	.datad(\CPU|id_stage|data_b|Mux1~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~1 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~9_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux1~6_combout  & (\CPU|id_stage|data_b|Mux1~8_combout )) # (!\CPU|id_stage|data_b|Mux1~6_combout  & ((\CPU|id_stage|data_b|Mux1~1_combout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux1~6_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|data_b|Mux1~8_combout ),
	.datac(\CPU|id_stage|data_b|Mux1~6_combout ),
	.datad(\CPU|id_stage|data_b|Mux1~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~9 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~19_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux1~16_combout  & (\CPU|id_stage|data_b|Mux1~18_combout )) # (!\CPU|id_stage|data_b|Mux1~16_combout  & ((\CPU|id_stage|data_b|Mux1~9_combout ))))) # 
// (!\CPU|id_stage|data_b|Mux6~3_combout  & (((\CPU|id_stage|data_b|Mux1~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux1~18_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux1~16_combout ),
	.datad(\CPU|id_stage|data_b|Mux1~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~19 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~20_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[30]~132_combout )) # (!\CPU|id_stage|data_b|Mux6~1_combout ))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|data_b|Mux1~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[30]~132_combout ),
	.datad(\CPU|id_stage|data_b|Mux1~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux1~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux1~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[30]~10_combout ))) # (!\CPU|id_stage|data_b|Mux1~20_combout  & (\CPU|em_reg|malu [30])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux1~20_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datab(\CPU|em_reg|malu [30]),
	.datac(\CPU|mem_stage|mem_io_mux|y[30]~10_combout ),
	.datad(\CPU|id_stage|data_b|Mux1~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux1~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux1 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N17
cycloneii_lcell_ff \CPU|de_reg|eb[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|id_stage|data_b|Mux1~combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [30]));

// Location: LCCOMB_X25_Y20_N8
cycloneii_lcell_comb \CPU|em_reg|mb[30]~feeder (
// Equation(s):
// \CPU|em_reg|mb[30]~feeder_combout  = \CPU|de_reg|eb [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|eb [30]),
	.cin(gnd),
	.combout(\CPU|em_reg|mb[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|mb[30]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|mb[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N9
cycloneii_lcell_ff \CPU|em_reg|mb[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|mb[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [30]));

// Location: LCCOMB_X27_Y20_N24
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[28]~8 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[28]~8_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [28])

	.dataa(vcc),
	.datab(\CPU|em_reg|malu [7]),
	.datac(vcc),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[28]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[28]~8 .lut_mask = 16'h3300;
defparam \CPU|mem_stage|mem_io_mux|y[28]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N9
cycloneii_lcell_ff \CPU|mw_reg|wmo[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[28]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [28]));

// Location: LCCOMB_X35_Y16_N8
cycloneii_lcell_comb \CPU|wb_stage|y[28]~9 (
// Equation(s):
// \CPU|wb_stage|y[28]~9_combout  = (\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|wmo [28]))) # (!\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|walu [28]))

	.dataa(vcc),
	.datab(\CPU|mw_reg|walu [28]),
	.datac(\CPU|mw_reg|wmo [28]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[28]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[28]~9 .lut_mask = 16'hF0CC;
defparam \CPU|wb_stage|y[28]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y13_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][28]~regout ));

// Location: LCFF_X42_Y13_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][28]~regout ));

// Location: LCCOMB_X42_Y13_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~18_combout  = (\CPU|id_stage|data_a|Mux3~17_combout  & (((\CPU|id_stage|rf|register[15][28]~regout ) # (!\CPU|inst_reg|inst [21])))) # (!\CPU|id_stage|data_a|Mux3~17_combout  & (\CPU|id_stage|rf|register[13][28]~regout  & 
// ((\CPU|inst_reg|inst [21]))))

	.dataa(\CPU|id_stage|data_a|Mux3~17_combout ),
	.datab(\CPU|id_stage|rf|register[13][28]~regout ),
	.datac(\CPU|id_stage|rf|register[15][28]~regout ),
	.datad(\CPU|inst_reg|inst [21]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~18 .lut_mask = 16'hE4AA;
defparam \CPU|id_stage|data_a|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y14_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][28]~regout ));

// Location: LCFF_X37_Y16_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][28]~regout ));

// Location: LCFF_X40_Y14_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][28]~regout ));

// Location: LCFF_X37_Y16_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][28]~regout ));

// Location: LCCOMB_X37_Y16_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~12_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[6][28]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[4][28]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[6][28]~regout ),
	.datad(\CPU|id_stage|rf|register[4][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~12 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~13_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux3~12_combout  & (\CPU|id_stage|rf|register[7][28]~regout )) # (!\CPU|id_stage|data_a|Mux3~12_combout  & ((\CPU|id_stage|rf|register[5][28]~regout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux3~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[7][28]~regout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[5][28]~regout ),
	.datad(\CPU|id_stage|data_a|Mux3~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~13 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[1][28]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[1][28]~feeder_combout  = \CPU|wb_stage|y[28]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[28]~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[1][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[1][28]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[1][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[1][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][28]~regout ));

// Location: LCCOMB_X36_Y16_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & (\CPU|id_stage|data_a|Mux7~2_combout )) # (!\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|data_a|Mux3~13_combout )) # 
// (!\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|rf|register[1][28]~regout )))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|data_a|Mux3~13_combout ),
	.datad(\CPU|id_stage|rf|register[1][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~14 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~15_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux3~14_combout  & (\CPU|id_stage|rf|register[3][28]~regout )) # (!\CPU|id_stage|data_a|Mux3~14_combout  & ((\CPU|id_stage|rf|register[2][28]~regout 
// ))))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux3~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[3][28]~regout ),
	.datab(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datac(\CPU|id_stage|rf|register[2][28]~regout ),
	.datad(\CPU|id_stage|data_a|Mux3~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~15 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y16_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][28]~regout ));

// Location: LCFF_X49_Y16_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][28]~regout ));

// Location: LCCOMB_X48_Y16_N28
cycloneii_lcell_comb \CPU|id_stage|rf|register[21][28]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[21][28]~feeder_combout  = \CPU|wb_stage|y[28]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[28]~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[21][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[21][28]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[21][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y16_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[21][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][28]~regout ));

// Location: LCCOMB_X49_Y16_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[21][28]~regout ))) # (!\CPU|inst_reg|inst [23] & 
// (\CPU|id_stage|rf|register[17][28]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[17][28]~regout ),
	.datad(\CPU|id_stage|rf|register[21][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N2
cycloneii_lcell_comb \CPU|id_stage|rf|register[25][28]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[25][28]~feeder_combout  = \CPU|wb_stage|y[28]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[28]~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[25][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[25][28]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[25][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y16_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[25][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][28]~regout ));

// Location: LCCOMB_X49_Y16_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux3~2_combout  & (\CPU|id_stage|rf|register[29][28]~regout )) # (!\CPU|id_stage|data_a|Mux3~2_combout  & ((\CPU|id_stage|rf|register[25][28]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux3~2_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[29][28]~regout ),
	.datac(\CPU|id_stage|data_a|Mux3~2_combout ),
	.datad(\CPU|id_stage|rf|register[25][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~3 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y17_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][28]~regout ));

// Location: LCFF_X49_Y20_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][28]~regout ));

// Location: LCCOMB_X48_Y20_N12
cycloneii_lcell_comb \CPU|id_stage|rf|register[19][28]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[19][28]~feeder_combout  = \CPU|wb_stage|y[28]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[28]~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[19][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[19][28]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[19][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[19][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][28]~regout ));

// Location: LCCOMB_X48_Y20_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~9_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][28]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[19][28]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[23][28]~regout ),
	.datad(\CPU|id_stage|rf|register[19][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~9 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][28]~regout ));

// Location: LCCOMB_X48_Y17_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~10_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux3~9_combout  & ((\CPU|id_stage|rf|register[31][28]~regout ))) # (!\CPU|id_stage|data_a|Mux3~9_combout  & (\CPU|id_stage|rf|register[27][28]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux3~9_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[27][28]~regout ),
	.datac(\CPU|id_stage|data_a|Mux3~9_combout ),
	.datad(\CPU|id_stage|rf|register[31][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~10 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_a|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][28]~regout ));

// Location: LCFF_X43_Y17_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][28]~regout ));

// Location: LCFF_X43_Y19_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][28]~regout ));

// Location: LCFF_X42_Y19_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][28]~regout ));

// Location: LCCOMB_X43_Y19_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~4_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[26][28]~regout ))) # (!\CPU|inst_reg|inst [24] & 
// (\CPU|id_stage|rf|register[18][28]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[18][28]~regout ),
	.datad(\CPU|id_stage|rf|register[26][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~4 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux3~4_combout  & (\CPU|id_stage|rf|register[30][28]~regout )) # (!\CPU|id_stage|data_a|Mux3~4_combout  & ((\CPU|id_stage|rf|register[22][28]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux3~4_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[30][28]~regout ),
	.datac(\CPU|id_stage|rf|register[22][28]~regout ),
	.datad(\CPU|id_stage|data_a|Mux3~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~5 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][28]~regout ));

// Location: LCFF_X41_Y22_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][28]~regout ));

// Location: LCFF_X44_Y23_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][28]~regout ));

// Location: LCFF_X44_Y23_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][28]~regout ));

// Location: LCCOMB_X44_Y23_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~6_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[24][28]~regout ))) # (!\CPU|inst_reg|inst [24] & 
// (\CPU|id_stage|rf|register[16][28]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[16][28]~regout ),
	.datad(\CPU|id_stage|rf|register[24][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~6 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux3~6_combout  & (\CPU|id_stage|rf|register[28][28]~regout )) # (!\CPU|id_stage|data_a|Mux3~6_combout  & ((\CPU|id_stage|rf|register[20][28]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux3~6_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[28][28]~regout ),
	.datac(\CPU|id_stage|rf|register[20][28]~regout ),
	.datad(\CPU|id_stage|data_a|Mux3~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~7 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~8_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & (\CPU|id_stage|data_a|Mux3~5_combout )) # (!\CPU|inst_reg|inst [22] & 
// ((\CPU|id_stage|data_a|Mux3~7_combout )))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux3~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux3~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~8 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux3~8_combout  & ((\CPU|id_stage|data_a|Mux3~10_combout ))) # (!\CPU|id_stage|data_a|Mux3~8_combout  & (\CPU|id_stage|data_a|Mux3~3_combout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux3~8_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|data_a|Mux3~3_combout ),
	.datac(\CPU|id_stage|data_a|Mux3~10_combout ),
	.datad(\CPU|id_stage|data_a|Mux3~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~11 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~16_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux7~1_combout ) # ((\CPU|id_stage|data_a|Mux3~11_combout )))) # (!\CPU|id_stage|data_a|Mux7~0_combout  & (!\CPU|id_stage|data_a|Mux7~1_combout  & 
// (\CPU|id_stage|data_a|Mux3~15_combout )))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux3~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux3~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~16 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~19_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux3~16_combout  & ((\CPU|id_stage|data_a|Mux3~18_combout ))) # (!\CPU|id_stage|data_a|Mux3~16_combout  & (\CPU|id_stage|data_a|Mux3~1_combout )))) # 
// (!\CPU|id_stage|data_a|Mux7~1_combout  & (((\CPU|id_stage|data_a|Mux3~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux3~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux3~18_combout ),
	.datac(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux3~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~19 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_a|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~20_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[28]~120_combout )) # (!\CPU|id_stage|data_a|Mux7~5_combout ))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|data_a|Mux3~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[28]~120_combout ),
	.datad(\CPU|id_stage|data_a|Mux3~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux3~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux3~20_combout  & (\CPU|mem_stage|mem_io_mux|y[28]~8_combout )) # (!\CPU|id_stage|data_a|Mux3~20_combout  & ((\CPU|em_reg|malu [28]))))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux3~20_combout ))))

	.dataa(\CPU|mem_stage|mem_io_mux|y[28]~8_combout ),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|em_reg|malu [28]),
	.datad(\CPU|id_stage|data_a|Mux3~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux3 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneii_lcell_comb \CPU|de_reg|ea[28]~feeder (
// Equation(s):
// \CPU|de_reg|ea[28]~feeder_combout  = \CPU|id_stage|data_a|Mux3~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|data_a|Mux3~combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|ea[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|ea[28]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|ea[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N27
cycloneii_lcell_ff \CPU|de_reg|ea[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|ea[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [28]));

// Location: LCCOMB_X31_Y16_N14
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~285 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~285_combout  = (!\CPU|de_reg|eshift~regout  & (\CPU|exe_stage|judge_ealu|y[28]~103_combout  & (\CPU|de_reg|ea [28] & \CPU|exe_stage|muxb|y[28]~21_combout )))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(\CPU|exe_stage|judge_ealu|y[28]~103_combout ),
	.datac(\CPU|de_reg|ea [28]),
	.datad(\CPU|exe_stage|muxb|y[28]~21_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~285_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~285 .lut_mask = 16'h4000;
defparam \CPU|exe_stage|judge_ealu|y[28]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~51 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~51_combout  = (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [30]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [28]))))

	.dataa(\CPU|de_reg|eb [28]),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|de_reg|eb [30]),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~51 .lut_mask = 16'h3022;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~52 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~52_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~50_combout ) # (\CPU|exe_stage|pipe_alu|ShiftRight0~51_combout )

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~50_combout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~51_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~52 .lut_mask = 16'hFFCC;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~93 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~93_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & (((\CPU|de_reg|eb [31] & !\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ))))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(\CPU|de_reg|eimm [31]),
	.datac(\CPU|de_reg|eb [31]),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~93 .lut_mask = 16'h88D8;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~81 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~81_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~93_combout ) # ((!\CPU|de_reg|ealuimm~regout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~52_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout )))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~52_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~93_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~81 .lut_mask = 16'hF4F0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~92 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~92_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & ((\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~52_combout )))))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(\CPU|de_reg|eimm [31]),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~52_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~92 .lut_mask = 16'hD800;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~114 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~114_combout  = (\CPU|exe_stage|judge_ealu|y[21]~287_combout  & (\CPU|exe_stage|judge_ealu|y[21]~286_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~92_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~287_combout  & 
// (((\CPU|exe_stage|muxb|y[12]~14_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~286_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~287_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~286_combout ),
	.datac(\CPU|exe_stage|muxb|y[12]~14_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~92_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~114 .lut_mask = 16'hD951;
defparam \CPU|exe_stage|judge_ealu|y[28]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~115 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~115_combout  = (\CPU|exe_stage|judge_ealu|y[6]~18_combout  & ((\CPU|exe_stage|judge_ealu|y[28]~114_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~81_combout ))) # (!\CPU|exe_stage|judge_ealu|y[28]~114_combout  & 
// (\CPU|exe_stage|muxb|y[31]~8_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~18_combout  & (((\CPU|exe_stage|judge_ealu|y[28]~114_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~81_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[28]~114_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~115 .lut_mask = 16'hF388;
defparam \CPU|exe_stage|judge_ealu|y[28]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~107 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~107_combout  = (\CPU|de_reg|ealuc [1] & ((\CPU|exe_stage|muxa|y[4]~4_combout ) # (!\CPU|de_reg|ealuc [0])))

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(\CPU|de_reg|ealuc [1]),
	.datac(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~107 .lut_mask = 16'hC4C4;
defparam \CPU|exe_stage|judge_ealu|y[28]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~78 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~78_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~38_combout ) # ((!\CPU|exe_stage|muxa|y[2]~2_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~40_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~38_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~78 .lut_mask = 16'hAFAA;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~84 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~84_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~78_combout ))) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~83_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~83_combout ),
	.datac(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~84 .lut_mask = 16'hFC0C;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~111 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~111_combout  = (\CPU|de_reg|ealuc [0] & \CPU|de_reg|ealuc [1])

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuc [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~111 .lut_mask = 16'hA0A0;
defparam \CPU|exe_stage|judge_ealu|y[28]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~62 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~62_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [21]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [23]))

	.dataa(vcc),
	.datab(\CPU|de_reg|eb [23]),
	.datac(\CPU|de_reg|eb [21]),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~62 .lut_mask = 16'hF0CC;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~35 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~35_combout  = (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eshift~regout  & (\CPU|de_reg|eimm [6])) # (!\CPU|de_reg|eshift~regout  & ((\CPU|de_reg|ea [0])))))

	.dataa(\CPU|de_reg|eimm [6]),
	.datab(\CPU|de_reg|ea [0]),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~35 .lut_mask = 16'h0A0C;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~71 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~71_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~70_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [22])) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [24])))))

	.dataa(\CPU|de_reg|eb [22]),
	.datab(\CPU|de_reg|eb [24]),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~70_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~71 .lut_mask = 16'hA0C0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~72 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~72_combout  = (\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~71_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~62_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~35_combout )))

	.dataa(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~62_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~35_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~72 .lut_mask = 16'hFFEA;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~72 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~72_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout ) # ((!\CPU|exe_stage|muxa|y[2]~2_combout  & \CPU|exe_stage|muxa|y[1]~1_combout ))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~72 .lut_mask = 16'hFF50;
defparam \CPU|exe_stage|judge_ealu|y[2]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~109 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~109_combout  = (\CPU|exe_stage|judge_ealu|y[2]~72_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~77_combout ))) # (!\CPU|exe_stage|judge_ealu|y[2]~72_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~72_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~72_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[2]~72_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~109 .lut_mask = 16'hFC0C;
defparam \CPU|exe_stage|judge_ealu|y[28]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~110 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~110_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & ((\CPU|exe_stage|judge_ealu|y[28]~108_combout ) # ((\CPU|exe_stage|muxb|y[31]~9_combout )))) # (!\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & 
// (((\CPU|exe_stage|judge_ealu|y[28]~109_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[28]~108_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.datac(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[28]~109_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~110 .lut_mask = 16'hFBC8;
defparam \CPU|exe_stage|judge_ealu|y[28]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~112 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~112_combout  = (\CPU|exe_stage|judge_ealu|y[28]~107_combout  & (((\CPU|exe_stage|judge_ealu|y[28]~111_combout )))) # (!\CPU|exe_stage|judge_ealu|y[28]~107_combout  & ((\CPU|exe_stage|judge_ealu|y[28]~111_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[28]~110_combout ))) # (!\CPU|exe_stage|judge_ealu|y[28]~111_combout  & (\CPU|exe_stage|pipe_alu|Add0~56_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[28]~107_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add0~56_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[28]~111_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[28]~110_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~112 .lut_mask = 16'hF4A4;
defparam \CPU|exe_stage|judge_ealu|y[28]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~113 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~113_combout  = (\CPU|exe_stage|judge_ealu|y[28]~107_combout  & ((\CPU|exe_stage|judge_ealu|y[28]~112_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~84_combout ))) # (!\CPU|exe_stage|judge_ealu|y[28]~112_combout  & 
// (\CPU|exe_stage|pipe_alu|s~149_combout )))) # (!\CPU|exe_stage|judge_ealu|y[28]~107_combout  & (((\CPU|exe_stage|judge_ealu|y[28]~112_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~149_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[28]~107_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~84_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[28]~112_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~113 .lut_mask = 16'hF388;
defparam \CPU|exe_stage|judge_ealu|y[28]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~118 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~118_combout  = (\CPU|exe_stage|judge_ealu|y[28]~116_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~117_combout  & (\CPU|exe_stage|judge_ealu|y[28]~115_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~117_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[28]~113_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[28]~116_combout  & (\CPU|exe_stage|judge_ealu|y[21]~117_combout ))

	.dataa(\CPU|exe_stage|judge_ealu|y[28]~116_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[28]~115_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[28]~113_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~118 .lut_mask = 16'hE6C4;
defparam \CPU|exe_stage|judge_ealu|y[28]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~119 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~119_combout  = (\CPU|exe_stage|judge_ealu|y[21]~106_combout  & (((\CPU|exe_stage|judge_ealu|y[28]~118_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~106_combout  & ((\CPU|exe_stage|judge_ealu|y[28]~118_combout  & 
// (\CPU|exe_stage|pipe_alu|s~157_combout )) # (!\CPU|exe_stage|judge_ealu|y[28]~118_combout  & ((\CPU|exe_stage|pipe_alu|Add1~56_combout )))))

	.dataa(\CPU|exe_stage|pipe_alu|s~157_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add1~56_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[28]~118_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~119 .lut_mask = 16'hEE30;
defparam \CPU|exe_stage|judge_ealu|y[28]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[28]~120 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[28]~120_combout  = (\CPU|exe_stage|judge_ealu|y[28]~104_combout ) # ((\CPU|exe_stage|judge_ealu|y[28]~285_combout ) # ((\CPU|exe_stage|judge_ealu|y[28]~105_combout  & \CPU|exe_stage|judge_ealu|y[28]~119_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[28]~104_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[28]~105_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[28]~285_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[28]~119_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[28]~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[28]~120 .lut_mask = 16'hFEFA;
defparam \CPU|exe_stage|judge_ealu|y[28]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y13_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][28]~regout ));

// Location: LCFF_X41_Y13_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[28]~9_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][28]~regout ));

// Location: LCCOMB_X42_Y13_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~17_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[13][28]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[12][28]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[13][28]~regout ),
	.datad(\CPU|id_stage|rf|register[12][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~17 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~18_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux3~17_combout  & (\CPU|id_stage|rf|register[15][28]~regout )) # (!\CPU|id_stage|data_b|Mux3~17_combout  & ((\CPU|id_stage|rf|register[14][28]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux3~17_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[15][28]~regout ),
	.datac(\CPU|id_stage|rf|register[14][28]~regout ),
	.datad(\CPU|id_stage|data_b|Mux3~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~0_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[26][28]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[18][28]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[26][28]~regout ),
	.datad(\CPU|id_stage|rf|register[18][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~1_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux3~0_combout  & ((\CPU|id_stage|rf|register[30][28]~regout ))) # (!\CPU|id_stage|data_b|Mux3~0_combout  & (\CPU|id_stage|rf|register[22][28]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux3~0_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][28]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[30][28]~regout ),
	.datad(\CPU|id_stage|data_b|Mux3~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~1 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~4_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][28]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[16][28]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[24][28]~regout ),
	.datad(\CPU|id_stage|rf|register[16][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~4 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux3~4_combout  & ((\CPU|id_stage|rf|register[28][28]~regout ))) # (!\CPU|id_stage|data_b|Mux3~4_combout  & (\CPU|id_stage|rf|register[20][28]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux3~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[20][28]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[28][28]~regout ),
	.datad(\CPU|id_stage|data_b|Mux3~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~5 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~2_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[21][28]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[17][28]~regout )))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[17][28]~regout ),
	.datad(\CPU|id_stage|rf|register[21][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~2 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux3~2_combout  & (\CPU|id_stage|rf|register[29][28]~regout )) # (!\CPU|id_stage|data_b|Mux3~2_combout  & ((\CPU|id_stage|rf|register[25][28]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|data_b|Mux3~2_combout ))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|data_b|Mux3~2_combout ),
	.datac(\CPU|id_stage|rf|register[29][28]~regout ),
	.datad(\CPU|id_stage|rf|register[25][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~3 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~6_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux3~3_combout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|data_b|Mux3~5_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux3~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux3~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~6 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~7_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[23][28]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[19][28]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[23][28]~regout ),
	.datad(\CPU|id_stage|rf|register[19][28]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~7 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~8_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux3~7_combout  & (\CPU|id_stage|rf|register[31][28]~regout )) # (!\CPU|id_stage|data_b|Mux3~7_combout  & ((\CPU|id_stage|rf|register[27][28]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux3~7_combout ))))

	.dataa(\CPU|id_stage|rf|register[31][28]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[27][28]~regout ),
	.datad(\CPU|id_stage|data_b|Mux3~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~8 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~9_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux3~6_combout  & ((\CPU|id_stage|data_b|Mux3~8_combout ))) # (!\CPU|id_stage|data_b|Mux3~6_combout  & (\CPU|id_stage|data_b|Mux3~1_combout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux3~6_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|data_b|Mux3~1_combout ),
	.datac(\CPU|id_stage|data_b|Mux3~6_combout ),
	.datad(\CPU|id_stage|data_b|Mux3~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~9 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_b|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~19_combout  = (\CPU|id_stage|data_b|Mux3~16_combout  & (((\CPU|id_stage|data_b|Mux3~18_combout )) # (!\CPU|id_stage|data_b|Mux6~3_combout ))) # (!\CPU|id_stage|data_b|Mux3~16_combout  & (\CPU|id_stage|data_b|Mux6~3_combout  & 
// ((\CPU|id_stage|data_b|Mux3~9_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux3~16_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux3~18_combout ),
	.datad(\CPU|id_stage|data_b|Mux3~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~19 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~20_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[28]~120_combout )) # (!\CPU|id_stage|data_b|Mux6~1_combout ))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|data_b|Mux3~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[28]~120_combout ),
	.datad(\CPU|id_stage|data_b|Mux3~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux3~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux3~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[28]~8_combout ))) # (!\CPU|id_stage|data_b|Mux3~20_combout  & (\CPU|em_reg|malu [28])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux3~20_combout ))))

	.dataa(\CPU|em_reg|malu [28]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|id_stage|data_b|Mux3~20_combout ),
	.datad(\CPU|mem_stage|mem_io_mux|y[28]~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux3 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_b|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N17
cycloneii_lcell_ff \CPU|de_reg|eb[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux3~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [28]));

// Location: LCCOMB_X25_Y20_N0
cycloneii_lcell_comb \CPU|em_reg|mb[28]~feeder (
// Equation(s):
// \CPU|em_reg|mb[28]~feeder_combout  = \CPU|de_reg|eb [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|eb [28]),
	.cin(gnd),
	.combout(\CPU|em_reg|mb[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|mb[28]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|mb[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N1
cycloneii_lcell_ff \CPU|em_reg|mb[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|mb[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [28]));

// Location: LCCOMB_X33_Y16_N8
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[29]~11 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[29]~11_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [29])

	.dataa(\CPU|em_reg|malu [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[29]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[29]~11 .lut_mask = 16'h5500;
defparam \CPU|mem_stage|mem_io_mux|y[29]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N15
cycloneii_lcell_ff \CPU|mw_reg|walu[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [29]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [29]));

// Location: LCFF_X33_Y16_N1
cycloneii_lcell_ff \CPU|mw_reg|wmo[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[29]~11_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [29]));

// Location: LCCOMB_X33_Y16_N0
cycloneii_lcell_comb \CPU|wb_stage|y[29]~12 (
// Equation(s):
// \CPU|wb_stage|y[29]~12_combout  = (\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|wmo [29]))) # (!\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|walu [29]))

	.dataa(vcc),
	.datab(\CPU|mw_reg|walu [29]),
	.datac(\CPU|mw_reg|wmo [29]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[29]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[29]~12 .lut_mask = 16'hF0CC;
defparam \CPU|wb_stage|y[29]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][29]~regout ));

// Location: LCCOMB_X43_Y16_N6
cycloneii_lcell_comb \CPU|id_stage|rf|register[2][29]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[2][29]~feeder_combout  = \CPU|wb_stage|y[29]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[29]~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[2][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[2][29]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[2][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y16_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[2][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][29]~regout ));

// Location: LCCOMB_X42_Y17_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~14_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|data_a|Mux7~3_combout )) # (!\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|rf|register[2][29]~regout ))) # 
// (!\CPU|id_stage|data_a|Mux7~3_combout  & (\CPU|id_stage|rf|register[1][29]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datac(\CPU|id_stage|rf|register[1][29]~regout ),
	.datad(\CPU|id_stage|rf|register[2][29]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][29]~regout ));

// Location: LCFF_X41_Y16_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][29]~regout ));

// Location: LCFF_X41_Y17_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][29]~regout ));

// Location: LCFF_X41_Y17_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][29]~regout ));

// Location: LCCOMB_X40_Y17_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[4][29]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[4][29]~feeder_combout  = \CPU|wb_stage|y[29]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[29]~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[4][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[4][29]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[4][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[4][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][29]~regout ));

// Location: LCCOMB_X41_Y17_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~12_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|rf|register[5][29]~regout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[4][29]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[5][29]~regout ),
	.datad(\CPU|id_stage|rf|register[4][29]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~12 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~13_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux2~12_combout  & (\CPU|id_stage|rf|register[7][29]~regout )) # (!\CPU|id_stage|data_a|Mux2~12_combout  & ((\CPU|id_stage|rf|register[6][29]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux2~12_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[7][29]~regout ),
	.datac(\CPU|id_stage|rf|register[6][29]~regout ),
	.datad(\CPU|id_stage|data_a|Mux2~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~13 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~15_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux2~14_combout  & (\CPU|id_stage|rf|register[3][29]~regout )) # (!\CPU|id_stage|data_a|Mux2~14_combout  & ((\CPU|id_stage|data_a|Mux2~13_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|data_a|Mux2~14_combout ))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|data_a|Mux2~14_combout ),
	.datac(\CPU|id_stage|rf|register[3][29]~regout ),
	.datad(\CPU|id_stage|data_a|Mux2~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~15 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_a|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y14_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][29]~regout ));

// Location: LCFF_X47_Y14_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][29]~regout ));

// Location: LCFF_X47_Y14_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][29]~regout ));

// Location: LCFF_X48_Y14_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][29]~regout ));

// Location: LCCOMB_X47_Y14_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~10_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[10][29]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[8][29]~regout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[8][29]~regout ),
	.datad(\CPU|id_stage|rf|register[10][29]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~10 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux2~10_combout  & ((\CPU|id_stage|rf|register[11][29]~regout ))) # (!\CPU|id_stage|data_a|Mux2~10_combout  & (\CPU|id_stage|rf|register[9][29]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux2~10_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[9][29]~regout ),
	.datac(\CPU|id_stage|rf|register[11][29]~regout ),
	.datad(\CPU|id_stage|data_a|Mux2~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~11 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~16_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout ) # ((\CPU|id_stage|data_a|Mux2~11_combout )))) # (!\CPU|id_stage|data_a|Mux7~1_combout  & (!\CPU|id_stage|data_a|Mux7~0_combout  & 
// (\CPU|id_stage|data_a|Mux2~15_combout )))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux2~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux2~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~16 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][29]~regout ));

// Location: LCFF_X44_Y16_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][29]~regout ));

// Location: LCFF_X46_Y20_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][29]~regout ));

// Location: LCFF_X43_Y20_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][29]~regout ));

// Location: LCCOMB_X46_Y20_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~0_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[26][29]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[18][29]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[26][29]~regout ),
	.datad(\CPU|id_stage|rf|register[18][29]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~0 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~1_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux2~0_combout  & ((\CPU|id_stage|rf|register[30][29]~regout ))) # (!\CPU|id_stage|data_a|Mux2~0_combout  & (\CPU|id_stage|rf|register[22][29]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux2~0_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[22][29]~regout ),
	.datac(\CPU|id_stage|rf|register[30][29]~regout ),
	.datad(\CPU|id_stage|data_a|Mux2~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~1 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][29]~regout ));

// Location: LCCOMB_X47_Y22_N6
cycloneii_lcell_comb \CPU|id_stage|rf|register[31][29]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[31][29]~feeder_combout  = \CPU|wb_stage|y[29]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[29]~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[31][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[31][29]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[31][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[31][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][29]~regout ));

// Location: LCCOMB_X47_Y22_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~8_combout  = (\CPU|id_stage|data_a|Mux2~7_combout  & (((\CPU|id_stage|rf|register[31][29]~regout )) # (!\CPU|inst_reg|inst [24]))) # (!\CPU|id_stage|data_a|Mux2~7_combout  & (\CPU|inst_reg|inst [24] & 
// (\CPU|id_stage|rf|register[27][29]~regout )))

	.dataa(\CPU|id_stage|data_a|Mux2~7_combout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[27][29]~regout ),
	.datad(\CPU|id_stage|rf|register[31][29]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~8 .lut_mask = 16'hEA62;
defparam \CPU|id_stage|data_a|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y16_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][29]~regout ));

// Location: LCFF_X47_Y16_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][29]~regout ));

// Location: LCCOMB_X48_Y16_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[21][29]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[21][29]~feeder_combout  = \CPU|wb_stage|y[29]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[29]~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[21][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[21][29]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[21][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y16_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[21][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][29]~regout ));

// Location: LCCOMB_X47_Y16_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[21][29]~regout ))) # (!\CPU|inst_reg|inst [23] & 
// (\CPU|id_stage|rf|register[17][29]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[17][29]~regout ),
	.datad(\CPU|id_stage|rf|register[21][29]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux2~2_combout  & (\CPU|id_stage|rf|register[29][29]~regout )) # (!\CPU|id_stage|data_a|Mux2~2_combout  & ((\CPU|id_stage|rf|register[25][29]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux2~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[29][29]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[25][29]~regout ),
	.datad(\CPU|id_stage|data_a|Mux2~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~3 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y20_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][29]~regout ));

// Location: LCFF_X41_Y20_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][29]~regout ));

// Location: LCCOMB_X41_Y20_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~4_combout  = (\CPU|inst_reg|inst [23] & (((\CPU|inst_reg|inst [24])))) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[24][29]~regout ))) # (!\CPU|inst_reg|inst [24] & 
// (\CPU|id_stage|rf|register[16][29]~regout ))))

	.dataa(\CPU|id_stage|rf|register[16][29]~regout ),
	.datab(\CPU|id_stage|rf|register[24][29]~regout ),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|inst_reg|inst [24]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~4 .lut_mask = 16'hFC0A;
defparam \CPU|id_stage|data_a|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux2~4_combout  & (\CPU|id_stage|rf|register[28][29]~regout )) # (!\CPU|id_stage|data_a|Mux2~4_combout  & ((\CPU|id_stage|rf|register[20][29]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux2~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[28][29]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[20][29]~regout ),
	.datad(\CPU|id_stage|data_a|Mux2~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~5 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~6_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|data_a|Mux2~3_combout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux2~5_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux2~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux2~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~6 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~9_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux2~6_combout  & ((\CPU|id_stage|data_a|Mux2~8_combout ))) # (!\CPU|id_stage|data_a|Mux2~6_combout  & (\CPU|id_stage|data_a|Mux2~1_combout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux2~6_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|data_a|Mux2~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux2~8_combout ),
	.datad(\CPU|id_stage|data_a|Mux2~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~9 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~19_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux2~16_combout  & (\CPU|id_stage|data_a|Mux2~18_combout )) # (!\CPU|id_stage|data_a|Mux2~16_combout  & ((\CPU|id_stage|data_a|Mux2~9_combout ))))) # 
// (!\CPU|id_stage|data_a|Mux7~0_combout  & (((\CPU|id_stage|data_a|Mux2~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux2~18_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux2~16_combout ),
	.datad(\CPU|id_stage|data_a|Mux2~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~19 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_a|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~20_combout  = (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y[29]~143_combout )) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// ((\CPU|id_stage|data_a|Mux2~19_combout ))))) # (!\CPU|id_stage|data_a|Mux7~5_combout  & (\CPU|id_stage|fw_instance|fwda[0]~5_combout ))

	.dataa(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datab(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[29]~143_combout ),
	.datad(\CPU|id_stage|data_a|Mux2~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2~20 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_a|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux2~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux2~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[29]~11_combout ))) # (!\CPU|id_stage|data_a|Mux2~20_combout  & (\CPU|em_reg|malu [29])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux2~20_combout ))))

	.dataa(\CPU|em_reg|malu [29]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[29]~11_combout ),
	.datad(\CPU|id_stage|data_a|Mux2~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux2 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N25
cycloneii_lcell_ff \CPU|de_reg|ea[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux2~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [29]));

// Location: LCCOMB_X31_Y16_N4
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[29]~17 (
// Equation(s):
// \CPU|exe_stage|muxa|y[29]~17_combout  = (\CPU|de_reg|ea [29] & !\CPU|de_reg|eshift~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [29]),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[29]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[29]~17 .lut_mask = 16'h00F0;
defparam \CPU|exe_stage|muxa|y[29]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21]~287 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[21]~287_combout  = (\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|muxa|y[4]~4_combout ) # (!\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout )) # (!\CPU|de_reg|ealuc [3])))

	.dataa(\CPU|de_reg|ealuc [3]),
	.datab(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[21]~287_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21]~287 .lut_mask = 16'hDF00;
defparam \CPU|exe_stage|judge_ealu|y[21]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~40 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~40_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & (((\CPU|exe_stage|muxb|y[31]~8_combout  & !\CPU|exe_stage|muxa|y[0]~0_combout )))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[31]~9_combout ))

	.dataa(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~40 .lut_mask = 16'h0CAA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~21 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~21_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|de_reg|eb [30]))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|de_reg|eb [29]))

	.dataa(vcc),
	.datab(\CPU|de_reg|eb [29]),
	.datac(\CPU|de_reg|eb [30]),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~21 .lut_mask = 16'hF0CC;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~41 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~41_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~40_combout ) # ((!\CPU|exe_stage|muxa|y[1]~1_combout  & (!\CPU|de_reg|ealuimm~regout  & \CPU|exe_stage|pipe_alu|ShiftRight1~21_combout )))

	.dataa(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~40_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~41 .lut_mask = 16'hF1F0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~87 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~87_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~41_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~87 .lut_mask = 16'hF000;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[29]~138 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[29]~138_combout  = (\CPU|exe_stage|judge_ealu|y[21]~286_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~287_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~87_combout ))) # (!\CPU|exe_stage|judge_ealu|y[21]~287_combout  & 
// (\CPU|exe_stage|muxb|y[13]~15_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~286_combout  & (((!\CPU|exe_stage|judge_ealu|y[21]~287_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[13]~15_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~286_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~287_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~87_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[29]~138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[29]~138 .lut_mask = 16'hCB0B;
defparam \CPU|exe_stage|judge_ealu|y[29]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~83 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~83_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & (((\CPU|de_reg|eb [31])))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight1~21_combout ))) # (!\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & (\CPU|de_reg|eb [31]))))

	.dataa(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.datac(\CPU|de_reg|eb [31]),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~83 .lut_mask = 16'hF4B0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~95 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~95_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~83_combout )))

	.dataa(\CPU|de_reg|eimm [31]),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~83_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~95 .lut_mask = 16'hBB88;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[29]~139 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[29]~139_combout  = (\CPU|exe_stage|judge_ealu|y[6]~18_combout  & ((\CPU|exe_stage|judge_ealu|y[29]~138_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~95_combout ))) # (!\CPU|exe_stage|judge_ealu|y[29]~138_combout  & 
// (\CPU|exe_stage|muxb|y[31]~8_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~18_combout  & (((\CPU|exe_stage|judge_ealu|y[29]~138_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[29]~138_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~95_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[29]~139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[29]~139 .lut_mask = 16'hF838;
defparam \CPU|exe_stage|judge_ealu|y[29]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~98 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~98_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[7]~7_combout ))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[9]~12_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|muxb|y[9]~12_combout ),
	.datad(\CPU|exe_stage|muxb|y[7]~7_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~98 .lut_mask = 16'hFC30;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~114 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~114_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~79_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~98_combout )))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~79_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~98_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~114 .lut_mask = 16'hF3C0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~100 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~100_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[11]~16_combout )) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[13]~15_combout )))

	.dataa(\CPU|exe_stage|muxb|y[11]~16_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[13]~15_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~100 .lut_mask = 16'hAAF0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~115 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~115_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~81_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~100_combout ))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~100_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~115 .lut_mask = 16'hFA50;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~116 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~116_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~114_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~115_combout )))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~114_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~115_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~116 .lut_mask = 16'hF5A0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~117 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~117_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~113_combout )) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~116_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~113_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~116_combout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~117 .lut_mask = 16'hAACC;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~150 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~150_combout  = \CPU|exe_stage|muxa|y[29]~17_combout  $ (((\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [29])))))

	.dataa(\CPU|exe_stage|muxa|y[29]~17_combout ),
	.datab(\CPU|de_reg|eimm [31]),
	.datac(\CPU|de_reg|eb [29]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~150_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~150 .lut_mask = 16'h665A;
defparam \CPU|exe_stage|pipe_alu|s~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~89 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~89_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [23]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [25]))

	.dataa(vcc),
	.datab(\CPU|de_reg|eb [25]),
	.datac(\CPU|de_reg|eb [23]),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~89 .lut_mask = 16'hF0CC;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~106 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~106_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~35_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [22])) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [24])))))

	.dataa(\CPU|de_reg|eb [22]),
	.datab(\CPU|de_reg|eb [24]),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~35_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~106 .lut_mask = 16'hA0C0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~107 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~107_combout  = (\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~106_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~70_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~89_combout )))

	.dataa(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~70_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~89_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~106_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~107 .lut_mask = 16'hFFEA;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~111 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~111_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxb|y[14]~13_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|muxb|y[15]~18_combout 
// ))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|exe_stage|muxb|y[15]~18_combout ),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|muxb|y[14]~13_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~111 .lut_mask = 16'hE040;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~108 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~108_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~70_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [19])) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [21])))))

	.dataa(\CPU|de_reg|eb [19]),
	.datab(\CPU|de_reg|eb [21]),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~108 .lut_mask = 16'hAC00;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~130 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~130_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~109_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~108_combout ) # ((\CPU|de_reg|eimm [31] & \CPU|de_reg|ealuimm~regout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~109_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~108_combout ),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~130 .lut_mask = 16'hFEEE;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~112 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~112_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~110_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~111_combout )))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & 
// (((\CPU|exe_stage|pipe_alu|ShiftLeft0~130_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~110_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~111_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~130_combout ),
	.datad(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~112 .lut_mask = 16'hEEF0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[29]~134 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[29]~134_combout  = (\CPU|exe_stage|judge_ealu|y[2]~72_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~112_combout ))) # (!\CPU|exe_stage|judge_ealu|y[2]~72_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~107_combout ))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~72_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~107_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~112_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[29]~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[29]~134 .lut_mask = 16'hFA50;
defparam \CPU|exe_stage|judge_ealu|y[29]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[29]~135 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[29]~135_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & ((\CPU|exe_stage|judge_ealu|y[29]~133_combout ) # ((\CPU|exe_stage|muxb|y[31]~9_combout )))) # (!\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & 
// (((\CPU|exe_stage|judge_ealu|y[29]~134_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[29]~133_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[29]~134_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[29]~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[29]~135 .lut_mask = 16'hEEF0;
defparam \CPU|exe_stage|judge_ealu|y[29]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[29]~136 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[29]~136_combout  = (\CPU|exe_stage|judge_ealu|y[28]~107_combout  & (\CPU|exe_stage|judge_ealu|y[28]~111_combout )) # (!\CPU|exe_stage|judge_ealu|y[28]~107_combout  & ((\CPU|exe_stage|judge_ealu|y[28]~111_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[29]~135_combout ))) # (!\CPU|exe_stage|judge_ealu|y[28]~111_combout  & (\CPU|exe_stage|pipe_alu|Add0~58_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[28]~107_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[28]~111_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add0~58_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[29]~135_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[29]~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[29]~136 .lut_mask = 16'hDC98;
defparam \CPU|exe_stage|judge_ealu|y[29]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[29]~137 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[29]~137_combout  = (\CPU|exe_stage|judge_ealu|y[28]~107_combout  & ((\CPU|exe_stage|judge_ealu|y[29]~136_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~117_combout )) # (!\CPU|exe_stage|judge_ealu|y[29]~136_combout  & 
// ((\CPU|exe_stage|pipe_alu|s~150_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[28]~107_combout  & (((\CPU|exe_stage|judge_ealu|y[29]~136_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[28]~107_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~117_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~150_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[29]~136_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[29]~137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[29]~137 .lut_mask = 16'hDDA0;
defparam \CPU|exe_stage|judge_ealu|y[29]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[29]~140 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[29]~140_combout  = (\CPU|exe_stage|judge_ealu|y[28]~116_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~117_combout  & (\CPU|exe_stage|judge_ealu|y[29]~139_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~117_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[29]~137_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[28]~116_combout  & (\CPU|exe_stage|judge_ealu|y[21]~117_combout ))

	.dataa(\CPU|exe_stage|judge_ealu|y[28]~116_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[29]~139_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[29]~137_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[29]~140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[29]~140 .lut_mask = 16'hE6C4;
defparam \CPU|exe_stage|judge_ealu|y[29]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[29]~141 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[29]~141_combout  = (\CPU|exe_stage|judge_ealu|y[21]~106_combout  & (((\CPU|exe_stage|judge_ealu|y[29]~140_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~106_combout  & ((\CPU|exe_stage|judge_ealu|y[29]~140_combout  & 
// (\CPU|exe_stage|pipe_alu|s~160_combout )) # (!\CPU|exe_stage|judge_ealu|y[29]~140_combout  & ((\CPU|exe_stage|pipe_alu|Add1~58_combout )))))

	.dataa(\CPU|exe_stage|pipe_alu|s~160_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add1~58_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[29]~140_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[29]~141_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[29]~141 .lut_mask = 16'hEE30;
defparam \CPU|exe_stage|judge_ealu|y[29]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[29]~142 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[29]~142_combout  = (\CPU|de_reg|ejal~regout  & ((\CPU|exe_stage|ad4|y[29]~54_combout ) # ((\CPU|exe_stage|judge_ealu|y[29]~141_combout  & \CPU|exe_stage|judge_ealu|y[28]~105_combout )))) # (!\CPU|de_reg|ejal~regout  & 
// (((\CPU|exe_stage|judge_ealu|y[29]~141_combout  & \CPU|exe_stage|judge_ealu|y[28]~105_combout ))))

	.dataa(\CPU|de_reg|ejal~regout ),
	.datab(\CPU|exe_stage|ad4|y[29]~54_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[29]~141_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[28]~105_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[29]~142_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[29]~142 .lut_mask = 16'hF888;
defparam \CPU|exe_stage|judge_ealu|y[29]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[29]~143 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[29]~143_combout  = (\CPU|exe_stage|judge_ealu|y[29]~142_combout ) # ((\CPU|exe_stage|muxb|y[29]~20_combout  & (\CPU|exe_stage|judge_ealu|y[28]~103_combout  & \CPU|exe_stage|muxa|y[29]~17_combout )))

	.dataa(\CPU|exe_stage|muxb|y[29]~20_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[28]~103_combout ),
	.datac(\CPU|exe_stage|muxa|y[29]~17_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[29]~142_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[29]~143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[29]~143 .lut_mask = 16'hFF80;
defparam \CPU|exe_stage|judge_ealu|y[29]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N9
cycloneii_lcell_ff \CPU|em_reg|malu[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y[29]~143_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [29]));

// Location: LCCOMB_X48_Y14_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~1_combout  = (\CPU|id_stage|data_b|Mux2~0_combout  & (((\CPU|id_stage|rf|register[11][29]~regout )) # (!\CPU|inst_reg|inst [17]))) # (!\CPU|id_stage|data_b|Mux2~0_combout  & (\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[10][29]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux2~0_combout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[10][29]~regout ),
	.datad(\CPU|id_stage|rf|register[11][29]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~1 .lut_mask = 16'hEA62;
defparam \CPU|id_stage|data_b|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~12_combout  = (\CPU|inst_reg|inst [16] & (((\CPU|inst_reg|inst [17])))) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[6][29]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[4][29]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[4][29]~regout ),
	.datac(\CPU|id_stage|rf|register[6][29]~regout ),
	.datad(\CPU|inst_reg|inst [17]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~12 .lut_mask = 16'hFA44;
defparam \CPU|id_stage|data_b|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~13_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux2~12_combout  & ((\CPU|id_stage|rf|register[7][29]~regout ))) # (!\CPU|id_stage|data_b|Mux2~12_combout  & (\CPU|id_stage|rf|register[5][29]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux2~12_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[5][29]~regout ),
	.datac(\CPU|id_stage|rf|register[7][29]~regout ),
	.datad(\CPU|id_stage|data_b|Mux2~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~14_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & (\CPU|id_stage|data_b|Mux6~5_combout )) # (!\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux2~13_combout ))) # 
// (!\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|rf|register[1][29]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|rf|register[1][29]~regout ),
	.datad(\CPU|id_stage|data_b|Mux2~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~15_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux2~14_combout  & ((\CPU|id_stage|rf|register[3][29]~regout ))) # (!\CPU|id_stage|data_b|Mux2~14_combout  & (\CPU|id_stage|rf|register[2][29]~regout 
// )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux2~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[2][29]~regout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[3][29]~regout ),
	.datad(\CPU|id_stage|data_b|Mux2~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~15 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][29]~regout ));

// Location: LCCOMB_X47_Y22_N28
cycloneii_lcell_comb \CPU|id_stage|rf|register[23][29]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[23][29]~feeder_combout  = \CPU|wb_stage|y[29]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[29]~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[23][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[23][29]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[23][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[23][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][29]~regout ));

// Location: LCCOMB_X46_Y22_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~9_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[23][29]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[19][29]~regout )))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[19][29]~regout ),
	.datad(\CPU|id_stage|rf|register[23][29]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~9 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~10_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux2~9_combout  & (\CPU|id_stage|rf|register[31][29]~regout )) # (!\CPU|id_stage|data_b|Mux2~9_combout  & ((\CPU|id_stage|rf|register[27][29]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux2~9_combout ))))

	.dataa(\CPU|id_stage|rf|register[31][29]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[27][29]~regout ),
	.datad(\CPU|id_stage|data_b|Mux2~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~10 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~4_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[26][29]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[18][29]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[18][29]~regout ),
	.datad(\CPU|id_stage|rf|register[26][29]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~4 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux2~4_combout  & (\CPU|id_stage|rf|register[30][29]~regout )) # (!\CPU|id_stage|data_b|Mux2~4_combout  & ((\CPU|id_stage|rf|register[22][29]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux2~4_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[30][29]~regout ),
	.datac(\CPU|id_stage|rf|register[22][29]~regout ),
	.datad(\CPU|id_stage|data_b|Mux2~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~5 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N26
cycloneii_lcell_comb \CPU|id_stage|rf|register[28][29]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[28][29]~feeder_combout  = \CPU|wb_stage|y[29]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[29]~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[28][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[28][29]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[28][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y20_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[28][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][29]~regout ));

// Location: LCFF_X44_Y20_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[29]~12_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][29]~regout ));

// Location: LCCOMB_X44_Y20_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~6_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][29]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[16][29]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[16][29]~regout ),
	.datad(\CPU|id_stage|rf|register[24][29]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux2~6_combout  & (\CPU|id_stage|rf|register[28][29]~regout )) # (!\CPU|id_stage|data_b|Mux2~6_combout  & ((\CPU|id_stage|rf|register[20][29]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux2~6_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[28][29]~regout ),
	.datac(\CPU|id_stage|rf|register[20][29]~regout ),
	.datad(\CPU|id_stage|data_b|Mux2~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~7 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~8_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & (\CPU|id_stage|data_b|Mux2~5_combout )) # (!\CPU|inst_reg|inst [17] & 
// ((\CPU|id_stage|data_b|Mux2~7_combout )))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux2~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux2~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~8 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux2~8_combout  & ((\CPU|id_stage|data_b|Mux2~10_combout ))) # (!\CPU|id_stage|data_b|Mux2~8_combout  & (\CPU|id_stage|data_b|Mux2~3_combout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux2~8_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux2~3_combout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux2~10_combout ),
	.datad(\CPU|id_stage|data_b|Mux2~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~11 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~16_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & (\CPU|id_stage|data_b|Mux6~3_combout )) # (!\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux2~11_combout ))) # 
// (!\CPU|id_stage|data_b|Mux6~3_combout  & (\CPU|id_stage|data_b|Mux2~15_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux2~15_combout ),
	.datad(\CPU|id_stage|data_b|Mux2~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~16 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~19_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux2~16_combout  & (\CPU|id_stage|data_b|Mux2~18_combout )) # (!\CPU|id_stage|data_b|Mux2~16_combout  & ((\CPU|id_stage|data_b|Mux2~1_combout ))))) # 
// (!\CPU|id_stage|data_b|Mux6~2_combout  & (((\CPU|id_stage|data_b|Mux2~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux2~18_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux2~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux2~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~19 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~20_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[29]~143_combout )) # (!\CPU|id_stage|data_b|Mux6~1_combout ))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|data_b|Mux2~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[29]~143_combout ),
	.datad(\CPU|id_stage|data_b|Mux2~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux2~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux2~20_combout  & (\CPU|mem_stage|mem_io_mux|y[29]~11_combout )) # (!\CPU|id_stage|data_b|Mux2~20_combout  & ((\CPU|em_reg|malu [29]))))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux2~20_combout ))))

	.dataa(\CPU|mem_stage|mem_io_mux|y[29]~11_combout ),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|em_reg|malu [29]),
	.datad(\CPU|id_stage|data_b|Mux2~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux2 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N17
cycloneii_lcell_ff \CPU|de_reg|eb[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|id_stage|data_b|Mux2~combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [29]));

// Location: LCCOMB_X24_Y15_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~50 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~50_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [31])) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [29])))))

	.dataa(\CPU|de_reg|eb [31]),
	.datab(\CPU|de_reg|eb [29]),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~50 .lut_mask = 16'hAC00;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~90 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~90_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & (((\CPU|exe_stage|pipe_alu|ShiftRight0~50_combout ) # (\CPU|exe_stage|pipe_alu|ShiftRight0~51_combout ))))

	.dataa(\CPU|de_reg|eimm [31]),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~50_combout ),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~51_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~90 .lut_mask = 16'hAFAC;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~30 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~30_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [27]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [25]))

	.dataa(\CPU|de_reg|eb [25]),
	.datab(vcc),
	.datac(\CPU|de_reg|eb [27]),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~30 .lut_mask = 16'hF0AA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~57 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~57_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~30_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight0~14_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~14_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~30_combout ),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~57 .lut_mask = 16'hC088;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~58 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~58_combout  = (\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~57_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~53_combout )))

	.dataa(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~57_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~58 .lut_mask = 16'hFEFA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~59 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~59_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & (!\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~90_combout ))) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & 
// (((\CPU|exe_stage|pipe_alu|ShiftRight0~58_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~90_combout ),
	.datac(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~59 .lut_mask = 16'h4F40;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[20]~222 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[20]~222_combout  = (\CPU|exe_stage|judge_ealu|y[21]~287_combout  & (((\CPU|exe_stage|pipe_alu|ShiftRight0~59_combout  & \CPU|exe_stage|judge_ealu|y[21]~286_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~287_combout  & 
// ((\CPU|exe_stage|muxb|y[4]~4_combout ) # ((!\CPU|exe_stage|judge_ealu|y[21]~286_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[4]~4_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~59_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~287_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~286_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[20]~222_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[20]~222 .lut_mask = 16'hCA0F;
defparam \CPU|exe_stage|judge_ealu|y[20]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[20]~223 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[20]~223_combout  = (\CPU|exe_stage|judge_ealu|y[6]~18_combout  & ((\CPU|exe_stage|judge_ealu|y[20]~222_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~92_combout ))) # (!\CPU|exe_stage|judge_ealu|y[20]~222_combout  & 
// (\CPU|exe_stage|muxb|y[31]~8_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~18_combout  & (((\CPU|exe_stage|judge_ealu|y[20]~222_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[20]~222_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~92_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[20]~223_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[20]~223 .lut_mask = 16'hF838;
defparam \CPU|exe_stage|judge_ealu|y[20]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[20]~224 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[20]~224_combout  = (\CPU|exe_stage|judge_ealu|y[21]~117_combout  & ((\CPU|exe_stage|judge_ealu|y[20]~221_combout  & ((\CPU|exe_stage|judge_ealu|y[20]~223_combout ))) # (!\CPU|exe_stage|judge_ealu|y[20]~221_combout  & 
// (\CPU|exe_stage|pipe_alu|s~178_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~117_combout  & (((\CPU|exe_stage|judge_ealu|y[20]~221_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~178_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[20]~221_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[20]~223_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[20]~224_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[20]~224 .lut_mask = 16'hF838;
defparam \CPU|exe_stage|judge_ealu|y[20]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[20]~225 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[20]~225_combout  = (\CPU|exe_stage|judge_ealu|y[21]~177_combout  & ((\CPU|exe_stage|ad4|y[20]~36_combout ) # ((!\CPU|exe_stage|judge_ealu|y[21]~178_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~177_combout  & 
// (((\CPU|exe_stage|judge_ealu|y[20]~224_combout  & \CPU|exe_stage|judge_ealu|y[21]~178_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~177_combout ),
	.datab(\CPU|exe_stage|ad4|y[20]~36_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[20]~224_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~178_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[20]~225_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[20]~225 .lut_mask = 16'hD8AA;
defparam \CPU|exe_stage|judge_ealu|y[20]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[20] (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y [20] = (\CPU|exe_stage|judge_ealu|y[21]~168_combout  & (((\CPU|exe_stage|judge_ealu|y[20]~225_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~168_combout  & ((\CPU|exe_stage|judge_ealu|y[20]~225_combout  & 
// (\CPU|exe_stage|pipe_alu|s~177_combout )) # (!\CPU|exe_stage|judge_ealu|y[20]~225_combout  & ((\CPU|exe_stage|pipe_alu|Add0~40_combout )))))

	.dataa(\CPU|exe_stage|pipe_alu|s~177_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~168_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add0~40_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[20]~225_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y [20]),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[20] .lut_mask = 16'hEE30;
defparam \CPU|exe_stage|judge_ealu|y[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N21
cycloneii_lcell_ff \CPU|em_reg|malu[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y [20]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [20]));

// Location: LCFF_X34_Y20_N5
cycloneii_lcell_ff \CPU|mw_reg|walu[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [20]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [20]));

// Location: LCFF_X34_Y20_N29
cycloneii_lcell_ff \CPU|mw_reg|wmo[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[20]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [20]));

// Location: LCCOMB_X34_Y20_N4
cycloneii_lcell_comb \CPU|wb_stage|y[20]~22 (
// Equation(s):
// \CPU|wb_stage|y[20]~22_combout  = (\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|wmo [20]))) # (!\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|walu [20]))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wm2reg~regout ),
	.datac(\CPU|mw_reg|walu [20]),
	.datad(\CPU|mw_reg|wmo [20]),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[20]~22 .lut_mask = 16'hFC30;
defparam \CPU|wb_stage|y[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[14][20]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[14][20]~feeder_combout  = \CPU|wb_stage|y[20]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[20]~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[14][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[14][20]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[14][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[14][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][20]~regout ));

// Location: LCFF_X41_Y23_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][20]~regout ));

// Location: LCCOMB_X41_Y23_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~17_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[14][20]~regout ) # ((\CPU|inst_reg|inst [21])))) # (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|rf|register[12][20]~regout  & !\CPU|inst_reg|inst [21]))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[14][20]~regout ),
	.datac(\CPU|id_stage|rf|register[12][20]~regout ),
	.datad(\CPU|inst_reg|inst [21]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~17 .lut_mask = 16'hAAD8;
defparam \CPU|id_stage|data_a|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[15][20]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[15][20]~feeder_combout  = \CPU|wb_stage|y[20]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[20]~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[15][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[15][20]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[15][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[15][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][20]~regout ));

// Location: LCCOMB_X41_Y23_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~18_combout  = (\CPU|id_stage|data_a|Mux11~17_combout  & (((\CPU|id_stage|rf|register[15][20]~regout ) # (!\CPU|inst_reg|inst [21])))) # (!\CPU|id_stage|data_a|Mux11~17_combout  & (\CPU|id_stage|rf|register[13][20]~regout  & 
// ((\CPU|inst_reg|inst [21]))))

	.dataa(\CPU|id_stage|rf|register[13][20]~regout ),
	.datab(\CPU|id_stage|data_a|Mux11~17_combout ),
	.datac(\CPU|id_stage|rf|register[15][20]~regout ),
	.datad(\CPU|inst_reg|inst [21]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~18 .lut_mask = 16'hE2CC;
defparam \CPU|id_stage|data_a|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y14_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][20]~regout ));

// Location: LCCOMB_X48_Y14_N30
cycloneii_lcell_comb \CPU|id_stage|rf|register[9][20]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[9][20]~feeder_combout  = \CPU|wb_stage|y[20]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[20]~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[9][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[9][20]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[9][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y14_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[9][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][20]~regout ));

// Location: LCCOMB_X48_Y14_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~0_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[9][20]~regout ))) # (!\CPU|inst_reg|inst [21] & 
// (\CPU|id_stage|rf|register[8][20]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[8][20]~regout ),
	.datad(\CPU|id_stage|rf|register[9][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~0 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y14_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][20]~regout ));

// Location: LCCOMB_X46_Y15_N26
cycloneii_lcell_comb \CPU|id_stage|rf|register[10][20]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[10][20]~feeder_combout  = \CPU|wb_stage|y[20]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[20]~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[10][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[10][20]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[10][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y15_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[10][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][20]~regout ));

// Location: LCCOMB_X47_Y14_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~1_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux11~0_combout  & (\CPU|id_stage|rf|register[11][20]~regout )) # (!\CPU|id_stage|data_a|Mux11~0_combout  & ((\CPU|id_stage|rf|register[10][20]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (\CPU|id_stage|data_a|Mux11~0_combout ))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|data_a|Mux11~0_combout ),
	.datac(\CPU|id_stage|rf|register[11][20]~regout ),
	.datad(\CPU|id_stage|rf|register[10][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~1 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_a|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N10
cycloneii_lcell_comb \CPU|id_stage|rf|register[3][20]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[3][20]~feeder_combout  = \CPU|wb_stage|y[20]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[20]~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[3][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[3][20]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[3][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[3][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][20]~regout ));

// Location: LCCOMB_X40_Y19_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[2][20]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[2][20]~feeder_combout  = \CPU|wb_stage|y[20]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[20]~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[2][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[2][20]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[2][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[2][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][20]~regout ));

// Location: LCCOMB_X40_Y19_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[1][20]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[1][20]~feeder_combout  = \CPU|wb_stage|y[20]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[20]~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[1][20]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[1][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][20]~regout ));

// Location: LCFF_X40_Y17_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][20]~regout ));

// Location: LCFF_X41_Y17_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][20]~regout ));

// Location: LCFF_X41_Y17_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][20]~regout ));

// Location: LCFF_X40_Y17_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][20]~regout ));

// Location: LCCOMB_X41_Y17_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~12_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & (\CPU|id_stage|rf|register[6][20]~regout )) # (!\CPU|inst_reg|inst [22] & 
// ((\CPU|id_stage|rf|register[4][20]~regout )))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[6][20]~regout ),
	.datad(\CPU|id_stage|rf|register[4][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~12 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~13_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux11~12_combout  & (\CPU|id_stage|rf|register[7][20]~regout )) # (!\CPU|id_stage|data_a|Mux11~12_combout  & ((\CPU|id_stage|rf|register[5][20]~regout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux11~12_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[7][20]~regout ),
	.datac(\CPU|id_stage|rf|register[5][20]~regout ),
	.datad(\CPU|id_stage|data_a|Mux11~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~13 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & (\CPU|id_stage|data_a|Mux7~2_combout )) # (!\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux11~13_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|rf|register[1][20]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[1][20]~regout ),
	.datad(\CPU|id_stage|data_a|Mux11~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~15_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux11~14_combout  & (\CPU|id_stage|rf|register[3][20]~regout )) # (!\CPU|id_stage|data_a|Mux11~14_combout  & ((\CPU|id_stage|rf|register[2][20]~regout 
// ))))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux11~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|rf|register[3][20]~regout ),
	.datac(\CPU|id_stage|rf|register[2][20]~regout ),
	.datad(\CPU|id_stage|data_a|Mux11~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~15 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[31][20]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[31][20]~feeder_combout  = \CPU|wb_stage|y[20]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[20]~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[31][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[31][20]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[31][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[31][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][20]~regout ));

// Location: LCCOMB_X46_Y21_N26
cycloneii_lcell_comb \CPU|id_stage|rf|register[27][20]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[27][20]~feeder_combout  = \CPU|wb_stage|y[20]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[20]~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[27][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[27][20]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[27][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[27][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][20]~regout ));

// Location: LCFF_X48_Y21_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][20]~regout ));

// Location: LCFF_X48_Y21_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][20]~regout ));

// Location: LCCOMB_X48_Y21_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~9_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][20]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[19][20]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[23][20]~regout ),
	.datad(\CPU|id_stage|rf|register[19][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~9 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~10_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux11~9_combout  & (\CPU|id_stage|rf|register[31][20]~regout )) # (!\CPU|id_stage|data_a|Mux11~9_combout  & ((\CPU|id_stage|rf|register[27][20]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux11~9_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[31][20]~regout ),
	.datac(\CPU|id_stage|rf|register[27][20]~regout ),
	.datad(\CPU|id_stage|data_a|Mux11~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~10 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y20_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][20]~regout ));

// Location: LCFF_X41_Y20_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][20]~regout ));

// Location: LCCOMB_X41_Y20_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~7_combout  = (\CPU|id_stage|data_a|Mux11~6_combout  & (((\CPU|id_stage|rf|register[28][20]~regout )) # (!\CPU|inst_reg|inst [23]))) # (!\CPU|id_stage|data_a|Mux11~6_combout  & (\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[20][20]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux11~6_combout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[28][20]~regout ),
	.datad(\CPU|id_stage|rf|register[20][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~7 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y18_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][20]~regout ));

// Location: LCCOMB_X43_Y20_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[22][20]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[22][20]~feeder_combout  = \CPU|wb_stage|y[20]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[20]~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[22][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[22][20]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[22][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[22][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][20]~regout ));

// Location: LCCOMB_X43_Y20_N26
cycloneii_lcell_comb \CPU|id_stage|rf|register[18][20]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[18][20]~feeder_combout  = \CPU|wb_stage|y[20]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[20]~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[18][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[18][20]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[18][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[18][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][20]~regout ));

// Location: LCFF_X44_Y18_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][20]~regout ));

// Location: LCCOMB_X44_Y18_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~4_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[26][20]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[18][20]~regout )))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[18][20]~regout ),
	.datad(\CPU|id_stage|rf|register[26][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~4 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux11~4_combout  & (\CPU|id_stage|rf|register[30][20]~regout )) # (!\CPU|id_stage|data_a|Mux11~4_combout  & ((\CPU|id_stage|rf|register[22][20]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux11~4_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[30][20]~regout ),
	.datac(\CPU|id_stage|rf|register[22][20]~regout ),
	.datad(\CPU|id_stage|data_a|Mux11~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~5 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~8_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux11~5_combout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|data_a|Mux11~7_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux11~7_combout ),
	.datad(\CPU|id_stage|data_a|Mux11~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~8 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][20]~regout ));

// Location: LCFF_X46_Y19_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][20]~regout ));

// Location: LCCOMB_X48_Y18_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[21][20]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[21][20]~feeder_combout  = \CPU|wb_stage|y[20]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[20]~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[21][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[21][20]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[21][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y18_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[21][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][20]~regout ));

// Location: LCCOMB_X47_Y18_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[17][20]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[17][20]~feeder_combout  = \CPU|wb_stage|y[20]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[20]~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[17][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[17][20]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[17][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[17][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][20]~regout ));

// Location: LCCOMB_X48_Y18_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][20]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][20]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[21][20]~regout ),
	.datad(\CPU|id_stage|rf|register[17][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux11~2_combout  & ((\CPU|id_stage|rf|register[29][20]~regout ))) # (!\CPU|id_stage|data_a|Mux11~2_combout  & (\CPU|id_stage|rf|register[25][20]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux11~2_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[25][20]~regout ),
	.datac(\CPU|id_stage|rf|register[29][20]~regout ),
	.datad(\CPU|id_stage|data_a|Mux11~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~3 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux11~8_combout  & (\CPU|id_stage|data_a|Mux11~10_combout )) # (!\CPU|id_stage|data_a|Mux11~8_combout  & ((\CPU|id_stage|data_a|Mux11~3_combout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux11~8_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|data_a|Mux11~10_combout ),
	.datac(\CPU|id_stage|data_a|Mux11~8_combout ),
	.datad(\CPU|id_stage|data_a|Mux11~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~11 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~16_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & (\CPU|id_stage|data_a|Mux7~0_combout )) # (!\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux11~11_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux11~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux11~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux11~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~16 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~19_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux11~16_combout  & (\CPU|id_stage|data_a|Mux11~18_combout )) # (!\CPU|id_stage|data_a|Mux11~16_combout  & ((\CPU|id_stage|data_a|Mux11~1_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~1_combout  & (((\CPU|id_stage|data_a|Mux11~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux11~18_combout ),
	.datac(\CPU|id_stage|data_a|Mux11~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux11~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~20_combout  = (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y [20])) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// ((\CPU|id_stage|data_a|Mux11~19_combout ))))) # (!\CPU|id_stage|data_a|Mux7~5_combout  & (\CPU|id_stage|fw_instance|fwda[0]~5_combout ))

	.dataa(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datab(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y [20]),
	.datad(\CPU|id_stage|data_a|Mux11~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11~20 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_a|Mux11~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux11~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux11~20_combout  & (\CPU|mem_stage|mem_io_mux|y[20]~21_combout )) # (!\CPU|id_stage|data_a|Mux11~20_combout  & ((\CPU|em_reg|malu [20]))))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux11~20_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datab(\CPU|mem_stage|mem_io_mux|y[20]~21_combout ),
	.datac(\CPU|em_reg|malu [20]),
	.datad(\CPU|id_stage|data_a|Mux11~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux11~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux11 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N15
cycloneii_lcell_ff \CPU|de_reg|ea[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux11~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [20]));

// Location: LCCOMB_X30_Y18_N24
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[20]~20 (
// Equation(s):
// \CPU|exe_stage|muxa|y[20]~20_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [20])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [20]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[20]~20 .lut_mask = 16'h0F00;
defparam \CPU|exe_stage|muxa|y[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~42 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~42_combout  = (\CPU|exe_stage|muxa|y[21]~21_combout  & ((\CPU|exe_stage|muxb|y[21]~28_combout  & (\CPU|exe_stage|pipe_alu|Add0~41  & VCC)) # (!\CPU|exe_stage|muxb|y[21]~28_combout  & (!\CPU|exe_stage|pipe_alu|Add0~41 )))) # 
// (!\CPU|exe_stage|muxa|y[21]~21_combout  & ((\CPU|exe_stage|muxb|y[21]~28_combout  & (!\CPU|exe_stage|pipe_alu|Add0~41 )) # (!\CPU|exe_stage|muxb|y[21]~28_combout  & ((\CPU|exe_stage|pipe_alu|Add0~41 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add0~43  = CARRY((\CPU|exe_stage|muxa|y[21]~21_combout  & (!\CPU|exe_stage|muxb|y[21]~28_combout  & !\CPU|exe_stage|pipe_alu|Add0~41 )) # (!\CPU|exe_stage|muxa|y[21]~21_combout  & ((!\CPU|exe_stage|pipe_alu|Add0~41 ) # 
// (!\CPU|exe_stage|muxb|y[21]~28_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[21]~21_combout ),
	.datab(\CPU|exe_stage|muxb|y[21]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~41 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~42_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~43 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~42 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[21]~38 (
// Equation(s):
// \CPU|exe_stage|ad4|y[21]~38_combout  = (\CPU|de_reg|epc4 [21] & (!\CPU|exe_stage|ad4|y[20]~37 )) # (!\CPU|de_reg|epc4 [21] & ((\CPU|exe_stage|ad4|y[20]~37 ) # (GND)))
// \CPU|exe_stage|ad4|y[21]~39  = CARRY((!\CPU|exe_stage|ad4|y[20]~37 ) # (!\CPU|de_reg|epc4 [21]))

	.dataa(\CPU|de_reg|epc4 [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[20]~37 ),
	.combout(\CPU|exe_stage|ad4|y[21]~38_combout ),
	.cout(\CPU|exe_stage|ad4|y[21]~39 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[21]~38 .lut_mask = 16'h5A5F;
defparam \CPU|exe_stage|ad4|y[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneii_lcell_comb \CPU|exe_stage|ad4|y[22]~40 (
// Equation(s):
// \CPU|exe_stage|ad4|y[22]~40_combout  = (\CPU|de_reg|epc4 [22] & (\CPU|exe_stage|ad4|y[21]~39  $ (GND))) # (!\CPU|de_reg|epc4 [22] & (!\CPU|exe_stage|ad4|y[21]~39  & VCC))
// \CPU|exe_stage|ad4|y[22]~41  = CARRY((\CPU|de_reg|epc4 [22] & !\CPU|exe_stage|ad4|y[21]~39 ))

	.dataa(\CPU|de_reg|epc4 [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|ad4|y[21]~39 ),
	.combout(\CPU|exe_stage|ad4|y[22]~40_combout ),
	.cout(\CPU|exe_stage|ad4|y[22]~41 ));
// synopsys translate_off
defparam \CPU|exe_stage|ad4|y[22]~40 .lut_mask = 16'hA50A;
defparam \CPU|exe_stage|ad4|y[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~33 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~33_combout  = (!\CPU|exe_stage|muxa|y[1]~1_combout  & (!\CPU|exe_stage|muxa|y[2]~2_combout  & \CPU|exe_stage|muxa|y[3]~3_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datad(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~33 .lut_mask = 16'h0300;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~24 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~24_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [24]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [22]))

	.dataa(vcc),
	.datab(\CPU|de_reg|eb [22]),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|de_reg|eb [24]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~24 .lut_mask = 16'hFC0C;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~23 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~23_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [25])) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [23])))

	.dataa(vcc),
	.datab(\CPU|de_reg|eb [25]),
	.datac(\CPU|de_reg|eb [23]),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~23 .lut_mask = 16'hCCF0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~44 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~44_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~23_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~24_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~24_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~23_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~44 .lut_mask = 16'hFC30;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~41 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~41_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [29]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [27]))))

	.dataa(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datab(\CPU|de_reg|eb [27]),
	.datac(\CPU|de_reg|eb [29]),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~41 .lut_mask = 16'hE400;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~42 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~42_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [28]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [26]))

	.dataa(vcc),
	.datab(\CPU|de_reg|eb [26]),
	.datac(\CPU|de_reg|eb [28]),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~42 .lut_mask = 16'hF0CC;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~25 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~25_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~41_combout ) # ((!\CPU|exe_stage|muxa|y[0]~0_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~42_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~41_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~42_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~25 .lut_mask = 16'hA2A0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~26 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~26_combout  = (\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~25_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~44_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~44_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~26 .lut_mask = 16'hFFEC;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~89 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~89_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~52_combout ) # ((\CPU|de_reg|eimm [31] & \CPU|de_reg|ealuimm~regout ))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~52_combout ),
	.datab(vcc),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~89 .lut_mask = 16'hFAAA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~27 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~27_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~33_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~89_combout )))) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~26_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~33_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~89_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~33_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~26_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~89_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~27 .lut_mask = 16'hDC50;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[22]~183 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[22]~183_combout  = (\CPU|exe_stage|judge_ealu|y[21]~286_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~287_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~27_combout ))) # (!\CPU|exe_stage|judge_ealu|y[21]~287_combout  & 
// (\CPU|exe_stage|muxb|y[6]~5_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~286_combout  & (((!\CPU|exe_stage|judge_ealu|y[21]~287_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~286_combout ),
	.datab(\CPU|exe_stage|muxb|y[6]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~287_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[22]~183_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[22]~183 .lut_mask = 16'hAD0D;
defparam \CPU|exe_stage|judge_ealu|y[22]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~39 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~39_combout  = (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eshift~regout  & ((\CPU|de_reg|eimm [9]))) # (!\CPU|de_reg|eshift~regout  & (\CPU|de_reg|ea [3]))))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(\CPU|de_reg|ea [3]),
	.datac(\CPU|de_reg|eimm [9]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~39 .lut_mask = 16'h00E4;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~40 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~40_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~39_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~23_combout  & (\CPU|de_reg|eb [31])) # (!\CPU|exe_stage|pipe_alu|ShiftRight0~23_combout  & ((\CPU|de_reg|eb 
// [30])))))

	.dataa(\CPU|de_reg|eb [31]),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~39_combout ),
	.datac(\CPU|de_reg|eb [30]),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~40 .lut_mask = 16'h88C0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~45 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~45_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight1~43_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~44_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~43_combout ),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~44_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~45 .lut_mask = 16'hBB88;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~47 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~47_combout  = (\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight1~40_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight1~46_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~45_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~46_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~40_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~45_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~47 .lut_mask = 16'hFEFC;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[22]~184 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[22]~184_combout  = (\CPU|exe_stage|judge_ealu|y[6]~18_combout  & ((\CPU|exe_stage|judge_ealu|y[22]~183_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~47_combout ))) # (!\CPU|exe_stage|judge_ealu|y[22]~183_combout  & 
// (\CPU|exe_stage|muxb|y[31]~8_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~18_combout  & (((\CPU|exe_stage|judge_ealu|y[22]~183_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[22]~183_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~47_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[22]~184_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[22]~184 .lut_mask = 16'hF858;
defparam \CPU|exe_stage|judge_ealu|y[22]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[22]~27 (
// Equation(s):
// \CPU|exe_stage|muxb|y[22]~27_combout  = (\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [22]))

	.dataa(vcc),
	.datab(\CPU|de_reg|eb [22]),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[22]~27 .lut_mask = 16'hF0CC;
defparam \CPU|exe_stage|muxb|y[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~170 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~170_combout  = (\CPU|exe_stage|muxb|y[22]~27_combout ) # ((!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [22]))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[22]~27_combout ),
	.datad(\CPU|de_reg|ea [22]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~170_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~170 .lut_mask = 16'hF5F0;
defparam \CPU|exe_stage|pipe_alu|s~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~58 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~58_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [31])) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|de_reg|eb [31])) # (!\CPU|exe_stage|muxa|y[2]~2_combout 
//  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~21_combout )))))

	.dataa(\CPU|de_reg|eb [31]),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~58 .lut_mask = 16'hABA8;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~31 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~31_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~42_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~30_combout ))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~30_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~42_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~31 .lut_mask = 16'hFA50;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~57 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~57_combout  = (!\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~31_combout ))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight0~33_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~33_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~57 .lut_mask = 16'h5410;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~59 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~59_combout  = (!\CPU|de_reg|ealuimm~regout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~57_combout ) # ((\CPU|exe_stage|muxa|y[3]~3_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~58_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~58_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~57_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~59 .lut_mask = 16'h3320;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~91 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~91_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~59_combout ) # ((\CPU|de_reg|eimm [31] & \CPU|de_reg|ealuimm~regout ))

	.dataa(\CPU|de_reg|eimm [31]),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~59_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~91 .lut_mask = 16'hFF88;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~38 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~38_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~42_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight0~30_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~30_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~42_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~38 .lut_mask = 16'hC840;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~39 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~39_combout  = (\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~38_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~33_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~33_combout ),
	.datac(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~39 .lut_mask = 16'hFFF8;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~42 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~42_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & (!\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~41_combout )))) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & 
// (((\CPU|exe_stage|pipe_alu|ShiftRight0~39_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~39_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~42 .lut_mask = 16'h7430;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21]~190 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[21]~190_combout  = (\CPU|exe_stage|judge_ealu|y[21]~286_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~287_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~42_combout ))) # (!\CPU|exe_stage|judge_ealu|y[21]~287_combout  & 
// (\CPU|exe_stage|muxb|y[5]~6_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~286_combout  & (((!\CPU|exe_stage|judge_ealu|y[21]~287_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~286_combout ),
	.datab(\CPU|exe_stage|muxb|y[5]~6_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~287_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[21]~190_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21]~190 .lut_mask = 16'hAD0D;
defparam \CPU|exe_stage|judge_ealu|y[21]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21]~191 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[21]~191_combout  = (\CPU|exe_stage|judge_ealu|y[6]~18_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~190_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~91_combout ))) # (!\CPU|exe_stage|judge_ealu|y[21]~190_combout  & 
// (\CPU|exe_stage|muxb|y[31]~8_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~18_combout  & (((\CPU|exe_stage|judge_ealu|y[21]~190_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~91_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~190_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[21]~191_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21]~191 .lut_mask = 16'hF588;
defparam \CPU|exe_stage|judge_ealu|y[21]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~42 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~42_combout  = (\CPU|exe_stage|muxb|y[21]~28_combout  & ((\CPU|exe_stage|muxa|y[21]~21_combout  & (!\CPU|exe_stage|pipe_alu|Add1~41 )) # (!\CPU|exe_stage|muxa|y[21]~21_combout  & ((\CPU|exe_stage|pipe_alu|Add1~41 ) # (GND))))) 
// # (!\CPU|exe_stage|muxb|y[21]~28_combout  & ((\CPU|exe_stage|muxa|y[21]~21_combout  & (\CPU|exe_stage|pipe_alu|Add1~41  & VCC)) # (!\CPU|exe_stage|muxa|y[21]~21_combout  & (!\CPU|exe_stage|pipe_alu|Add1~41 ))))
// \CPU|exe_stage|pipe_alu|Add1~43  = CARRY((\CPU|exe_stage|muxb|y[21]~28_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~41 ) # (!\CPU|exe_stage|muxa|y[21]~21_combout ))) # (!\CPU|exe_stage|muxb|y[21]~28_combout  & (!\CPU|exe_stage|muxa|y[21]~21_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~41 )))

	.dataa(\CPU|exe_stage|muxb|y[21]~28_combout ),
	.datab(\CPU|exe_stage|muxa|y[21]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~41 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~42_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~43 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~42 .lut_mask = 16'h692B;
defparam \CPU|exe_stage|pipe_alu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21]~189 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[21]~189_combout  = (\CPU|exe_stage|judge_ealu|y[21]~106_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~188_combout ) # ((\CPU|exe_stage|judge_ealu|y[21]~117_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~106_combout  & 
// (((\CPU|exe_stage|pipe_alu|Add1~42_combout  & !\CPU|exe_stage|judge_ealu|y[21]~117_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~188_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add1~42_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[21]~189_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21]~189 .lut_mask = 16'hCCB8;
defparam \CPU|exe_stage|judge_ealu|y[21]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21]~192 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[21]~192_combout  = (\CPU|exe_stage|judge_ealu|y[21]~117_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~189_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~191_combout ))) # (!\CPU|exe_stage|judge_ealu|y[21]~189_combout  & 
// (\CPU|exe_stage|pipe_alu|s~172_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~117_combout  & (((\CPU|exe_stage|judge_ealu|y[21]~189_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~172_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~191_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~189_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[21]~192_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21]~192 .lut_mask = 16'hF388;
defparam \CPU|exe_stage|judge_ealu|y[21]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21]~193 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[21]~193_combout  = (\CPU|exe_stage|judge_ealu|y[21]~178_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~177_combout  & (\CPU|exe_stage|ad4|y[21]~38_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~177_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[21]~192_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[21]~178_combout  & (\CPU|exe_stage|judge_ealu|y[21]~177_combout ))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~178_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~177_combout ),
	.datac(\CPU|exe_stage|ad4|y[21]~38_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~192_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[21]~193_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21]~193 .lut_mask = 16'hE6C4;
defparam \CPU|exe_stage|judge_ealu|y[21]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[21] (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y [21] = (\CPU|exe_stage|judge_ealu|y[21]~168_combout  & (((\CPU|exe_stage|judge_ealu|y[21]~193_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~168_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~193_combout  & 
// (\CPU|exe_stage|pipe_alu|s~171_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~193_combout  & ((\CPU|exe_stage|pipe_alu|Add0~42_combout )))))

	.dataa(\CPU|exe_stage|pipe_alu|s~171_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~168_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add0~42_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~193_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y [21]),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[21] .lut_mask = 16'hEE30;
defparam \CPU|exe_stage|judge_ealu|y[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneii_lcell_comb \CPU|em_reg|malu[21]~feeder (
// Equation(s):
// \CPU|em_reg|malu[21]~feeder_combout  = \CPU|exe_stage|judge_ealu|y [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y [21]),
	.cin(gnd),
	.combout(\CPU|em_reg|malu[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|malu[21]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|malu[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N13
cycloneii_lcell_ff \CPU|em_reg|malu[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|malu[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [21]));

// Location: LCFF_X33_Y17_N29
cycloneii_lcell_ff \CPU|mw_reg|wmo[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[21]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [21]));

// Location: LCCOMB_X33_Y17_N30
cycloneii_lcell_comb \CPU|mw_reg|walu[21]~feeder (
// Equation(s):
// \CPU|mw_reg|walu[21]~feeder_combout  = \CPU|em_reg|malu [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|em_reg|malu [21]),
	.cin(gnd),
	.combout(\CPU|mw_reg|walu[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mw_reg|walu[21]~feeder .lut_mask = 16'hFF00;
defparam \CPU|mw_reg|walu[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N31
cycloneii_lcell_ff \CPU|mw_reg|walu[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|mw_reg|walu[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [21]));

// Location: LCCOMB_X33_Y17_N28
cycloneii_lcell_comb \CPU|wb_stage|y[21]~18 (
// Equation(s):
// \CPU|wb_stage|y[21]~18_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [21])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [21])))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wm2reg~regout ),
	.datac(\CPU|mw_reg|wmo [21]),
	.datad(\CPU|mw_reg|walu [21]),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[21]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[21]~18 .lut_mask = 16'hF3C0;
defparam \CPU|wb_stage|y[21]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N30
cycloneii_lcell_comb \CPU|id_stage|rf|register[15][21]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[15][21]~feeder_combout  = \CPU|wb_stage|y[21]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[21]~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[15][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[15][21]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[15][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y13_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[15][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][21]~regout ));

// Location: LCCOMB_X45_Y13_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[14][21]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[14][21]~feeder_combout  = \CPU|wb_stage|y[21]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[21]~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[14][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[14][21]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[14][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y13_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[14][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][21]~regout ));

// Location: LCFF_X44_Y13_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][21]~regout ));

// Location: LCFF_X44_Y13_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][21]~regout ));

// Location: LCCOMB_X44_Y13_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~17_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[13][21]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[12][21]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[13][21]~regout ),
	.datad(\CPU|id_stage|rf|register[12][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~17 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~18_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux10~17_combout  & (\CPU|id_stage|rf|register[15][21]~regout )) # (!\CPU|id_stage|data_a|Mux10~17_combout  & ((\CPU|id_stage|rf|register[14][21]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux10~17_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[15][21]~regout ),
	.datac(\CPU|id_stage|rf|register[14][21]~regout ),
	.datad(\CPU|id_stage|data_a|Mux10~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y16_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][21]~regout ));

// Location: LCFF_X43_Y16_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][21]~regout ));

// Location: LCCOMB_X43_Y16_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout ) # ((\CPU|id_stage|rf|register[2][21]~regout )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (!\CPU|id_stage|data_a|Mux7~2_combout  & 
// (\CPU|id_stage|rf|register[1][21]~regout )))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[1][21]~regout ),
	.datad(\CPU|id_stage|rf|register[2][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~14 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N6
cycloneii_lcell_comb \CPU|id_stage|rf|register[7][21]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[7][21]~feeder_combout  = \CPU|wb_stage|y[21]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[21]~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[7][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[7][21]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[7][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[7][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][21]~regout ));

// Location: LCFF_X41_Y17_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][21]~regout ));

// Location: LCFF_X41_Y17_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][21]~regout ));

// Location: LCCOMB_X42_Y18_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[4][21]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[4][21]~feeder_combout  = \CPU|wb_stage|y[21]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[21]~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[4][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[4][21]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[4][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[4][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][21]~regout ));

// Location: LCCOMB_X41_Y17_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~12_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|rf|register[5][21]~regout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[4][21]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[5][21]~regout ),
	.datad(\CPU|id_stage|rf|register[4][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~12 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~13_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux10~12_combout  & (\CPU|id_stage|rf|register[7][21]~regout )) # (!\CPU|id_stage|data_a|Mux10~12_combout  & ((\CPU|id_stage|rf|register[6][21]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux10~12_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[7][21]~regout ),
	.datac(\CPU|id_stage|rf|register[6][21]~regout ),
	.datad(\CPU|id_stage|data_a|Mux10~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~13 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~15_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux10~14_combout  & (\CPU|id_stage|rf|register[3][21]~regout )) # (!\CPU|id_stage|data_a|Mux10~14_combout  & ((\CPU|id_stage|data_a|Mux10~13_combout 
// ))))) # (!\CPU|id_stage|data_a|Mux7~2_combout  & (((\CPU|id_stage|data_a|Mux10~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[3][21]~regout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|data_a|Mux10~14_combout ),
	.datad(\CPU|id_stage|data_a|Mux10~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~15 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_a|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y14_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][21]~regout ));

// Location: LCCOMB_X43_Y18_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[11][21]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[11][21]~feeder_combout  = \CPU|wb_stage|y[21]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[21]~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[11][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[11][21]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[11][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y18_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[11][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][21]~regout ));

// Location: LCCOMB_X45_Y14_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~11_combout  = (\CPU|id_stage|data_a|Mux10~10_combout  & (((\CPU|id_stage|rf|register[11][21]~regout )) # (!\CPU|inst_reg|inst [21]))) # (!\CPU|id_stage|data_a|Mux10~10_combout  & (\CPU|inst_reg|inst [21] & 
// (\CPU|id_stage|rf|register[9][21]~regout )))

	.dataa(\CPU|id_stage|data_a|Mux10~10_combout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[9][21]~regout ),
	.datad(\CPU|id_stage|rf|register[11][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~11 .lut_mask = 16'hEA62;
defparam \CPU|id_stage|data_a|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~16_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux7~1_combout )) # (!\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux10~11_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~1_combout  & (\CPU|id_stage|data_a|Mux10~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux10~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux10~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~16 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N28
cycloneii_lcell_comb \CPU|id_stage|rf|register[27][21]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[27][21]~feeder_combout  = \CPU|wb_stage|y[21]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[21]~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[27][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[27][21]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[27][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[27][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][21]~regout ));

// Location: LCCOMB_X46_Y21_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[31][21]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[31][21]~feeder_combout  = \CPU|wb_stage|y[21]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[21]~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[31][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[31][21]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[31][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[31][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][21]~regout ));

// Location: LCCOMB_X47_Y23_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[19][21]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[19][21]~feeder_combout  = \CPU|wb_stage|y[21]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[21]~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[19][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[19][21]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[19][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[19][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][21]~regout ));

// Location: LCCOMB_X47_Y23_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[23][21]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[23][21]~feeder_combout  = \CPU|wb_stage|y[21]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[21]~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[23][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[23][21]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[23][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[23][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][21]~regout ));

// Location: LCCOMB_X47_Y23_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~7_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[23][21]~regout ))) # (!\CPU|inst_reg|inst [23] & 
// (\CPU|id_stage|rf|register[19][21]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[19][21]~regout ),
	.datad(\CPU|id_stage|rf|register[23][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~7 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~8_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux10~7_combout  & ((\CPU|id_stage|rf|register[31][21]~regout ))) # (!\CPU|id_stage|data_a|Mux10~7_combout  & (\CPU|id_stage|rf|register[27][21]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux10~7_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[27][21]~regout ),
	.datac(\CPU|id_stage|rf|register[31][21]~regout ),
	.datad(\CPU|id_stage|data_a|Mux10~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~8 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][21]~regout ));

// Location: LCFF_X48_Y19_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][21]~regout ));

// Location: LCCOMB_X47_Y19_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[17][21]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[17][21]~feeder_combout  = \CPU|wb_stage|y[21]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[21]~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[17][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[17][21]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[17][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y19_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[17][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][21]~regout ));

// Location: LCCOMB_X48_Y19_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][21]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][21]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[21][21]~regout ),
	.datad(\CPU|id_stage|rf|register[17][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux10~2_combout  & (\CPU|id_stage|rf|register[29][21]~regout )) # (!\CPU|id_stage|data_a|Mux10~2_combout  & ((\CPU|id_stage|rf|register[25][21]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux10~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[29][21]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[25][21]~regout ),
	.datad(\CPU|id_stage|data_a|Mux10~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~3 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][21]~regout ));

// Location: LCCOMB_X42_Y22_N30
cycloneii_lcell_comb \CPU|id_stage|rf|register[24][21]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[24][21]~feeder_combout  = \CPU|wb_stage|y[21]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[21]~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[24][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[24][21]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[24][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[24][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][21]~regout ));

// Location: LCFF_X43_Y22_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][21]~regout ));

// Location: LCCOMB_X42_Y22_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~4_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[24][21]~regout ) # ((\CPU|inst_reg|inst [23])))) # (!\CPU|inst_reg|inst [24] & (((!\CPU|inst_reg|inst [23] & \CPU|id_stage|rf|register[16][21]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[24][21]~regout ),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|id_stage|rf|register[16][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~4 .lut_mask = 16'hADA8;
defparam \CPU|id_stage|data_a|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y23_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][21]~regout ));

// Location: LCCOMB_X43_Y22_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux10~4_combout  & ((\CPU|id_stage|rf|register[28][21]~regout ))) # (!\CPU|id_stage|data_a|Mux10~4_combout  & (\CPU|id_stage|rf|register[20][21]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux10~4_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[20][21]~regout ),
	.datac(\CPU|id_stage|data_a|Mux10~4_combout ),
	.datad(\CPU|id_stage|rf|register[28][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~5 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_a|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~6_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|data_a|Mux10~3_combout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux10~5_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux10~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux10~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~6 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~9_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux10~6_combout  & ((\CPU|id_stage|data_a|Mux10~8_combout ))) # (!\CPU|id_stage|data_a|Mux10~6_combout  & (\CPU|id_stage|data_a|Mux10~1_combout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux10~6_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux10~1_combout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux10~8_combout ),
	.datad(\CPU|id_stage|data_a|Mux10~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~9 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~19_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux10~16_combout  & (\CPU|id_stage|data_a|Mux10~18_combout )) # (!\CPU|id_stage|data_a|Mux10~16_combout  & ((\CPU|id_stage|data_a|Mux10~9_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~0_combout  & (((\CPU|id_stage|data_a|Mux10~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux10~18_combout ),
	.datac(\CPU|id_stage|data_a|Mux10~16_combout ),
	.datad(\CPU|id_stage|data_a|Mux10~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~19 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~20_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y [21])) # (!\CPU|id_stage|data_a|Mux7~5_combout ))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|data_a|Mux10~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y [21]),
	.datad(\CPU|id_stage|data_a|Mux10~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux10~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux10~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[21]~17_combout ))) # (!\CPU|id_stage|data_a|Mux10~20_combout  & (\CPU|em_reg|malu [21])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux10~20_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datab(\CPU|em_reg|malu [21]),
	.datac(\CPU|mem_stage|mem_io_mux|y[21]~17_combout ),
	.datad(\CPU|id_stage|data_a|Mux10~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux10~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux10 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N17
cycloneii_lcell_ff \CPU|de_reg|ea[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux10~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [21]));

// Location: LCCOMB_X27_Y19_N18
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[21]~21 (
// Equation(s):
// \CPU|exe_stage|muxa|y[21]~21_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [21])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [21]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[21]~21 .lut_mask = 16'h0F00;
defparam \CPU|exe_stage|muxa|y[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~44 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~44_combout  = ((\CPU|exe_stage|muxb|y[22]~27_combout  $ (\CPU|exe_stage|muxa|y[22]~10_combout  $ (\CPU|exe_stage|pipe_alu|Add1~43 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add1~45  = CARRY((\CPU|exe_stage|muxb|y[22]~27_combout  & (\CPU|exe_stage|muxa|y[22]~10_combout  & !\CPU|exe_stage|pipe_alu|Add1~43 )) # (!\CPU|exe_stage|muxb|y[22]~27_combout  & ((\CPU|exe_stage|muxa|y[22]~10_combout ) # 
// (!\CPU|exe_stage|pipe_alu|Add1~43 ))))

	.dataa(\CPU|exe_stage|muxb|y[22]~27_combout ),
	.datab(\CPU|exe_stage|muxa|y[22]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~43 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~44_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~45 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~44 .lut_mask = 16'h964D;
defparam \CPU|exe_stage|pipe_alu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[22]~182 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[22]~182_combout  = (\CPU|exe_stage|judge_ealu|y[21]~106_combout  & (\CPU|exe_stage|judge_ealu|y[21]~117_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~106_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~117_combout  & 
// (\CPU|exe_stage|pipe_alu|s~170_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~117_combout  & ((\CPU|exe_stage|pipe_alu|Add1~44_combout )))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~170_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add1~44_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[22]~182_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[22]~182 .lut_mask = 16'hD9C8;
defparam \CPU|exe_stage|judge_ealu|y[22]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux30~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux30~0_combout  = (!\CPU|de_reg|ealuc [3] & (!\CPU|exe_stage|muxa|y[4]~4_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout  & \CPU|de_reg|ealuc [0])))

	.dataa(\CPU|de_reg|ealuc [3]),
	.datab(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux30~0 .lut_mask = 16'h1000;
defparam \CPU|exe_stage|pipe_alu|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~143 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~143_combout  = \CPU|exe_stage|muxa|y[22]~10_combout  $ (((\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [22]))))

	.dataa(\CPU|exe_stage|muxa|y[22]~10_combout ),
	.datab(\CPU|de_reg|eb [22]),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~143 .lut_mask = 16'h5A66;
defparam \CPU|exe_stage|pipe_alu|s~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[22]~180 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[22]~180_combout  = (\CPU|exe_stage|judge_ealu|y[21]~170_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~32_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~169_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~170_combout  & 
// (((\CPU|exe_stage|pipe_alu|s~143_combout ) # (!\CPU|exe_stage|judge_ealu|y[21]~169_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~170_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~32_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~143_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~169_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[22]~180_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[22]~180 .lut_mask = 16'hD855;
defparam \CPU|exe_stage|judge_ealu|y[22]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[22]~181 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[22]~181_combout  = (\CPU|exe_stage|pipe_alu|Mux30~0_combout  & ((\CPU|exe_stage|judge_ealu|y[22]~180_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~96_combout )) # (!\CPU|exe_stage|judge_ealu|y[22]~180_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftLeft0~102_combout ))))) # (!\CPU|exe_stage|pipe_alu|Mux30~0_combout  & (((\CPU|exe_stage|judge_ealu|y[22]~180_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~96_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Mux30~0_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[22]~180_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~102_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[22]~181_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[22]~181 .lut_mask = 16'hBCB0;
defparam \CPU|exe_stage|judge_ealu|y[22]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[22]~185 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[22]~185_combout  = (\CPU|exe_stage|judge_ealu|y[21]~106_combout  & ((\CPU|exe_stage|judge_ealu|y[22]~182_combout  & (\CPU|exe_stage|judge_ealu|y[22]~184_combout )) # (!\CPU|exe_stage|judge_ealu|y[22]~182_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[22]~181_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[21]~106_combout  & (((\CPU|exe_stage|judge_ealu|y[22]~182_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[22]~184_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[22]~182_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[22]~181_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[22]~185_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[22]~185 .lut_mask = 16'hDAD0;
defparam \CPU|exe_stage|judge_ealu|y[22]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[22]~186 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[22]~186_combout  = (\CPU|exe_stage|judge_ealu|y[21]~178_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~177_combout  & (\CPU|exe_stage|ad4|y[22]~40_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~177_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[22]~185_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[21]~178_combout  & (((\CPU|exe_stage|judge_ealu|y[21]~177_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~178_combout ),
	.datab(\CPU|exe_stage|ad4|y[22]~40_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~177_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[22]~185_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[22]~186_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[22]~186 .lut_mask = 16'hDAD0;
defparam \CPU|exe_stage|judge_ealu|y[22]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[22] (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y [22] = (\CPU|exe_stage|judge_ealu|y[22]~186_combout  & ((\CPU|exe_stage|pipe_alu|s~169_combout ) # ((\CPU|exe_stage|judge_ealu|y[21]~168_combout )))) # (!\CPU|exe_stage|judge_ealu|y[22]~186_combout  & 
// (((\CPU|exe_stage|pipe_alu|Add0~44_combout  & !\CPU|exe_stage|judge_ealu|y[21]~168_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~169_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add0~44_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[22]~186_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~168_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y [22]),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[22] .lut_mask = 16'hF0AC;
defparam \CPU|exe_stage|judge_ealu|y[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N7
cycloneii_lcell_ff \CPU|mw_reg|wmo[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|mem_stage|mem_io_mux|y[22]~16_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [22]));

// Location: LCCOMB_X36_Y20_N14
cycloneii_lcell_comb \CPU|em_reg|malu[22]~feeder (
// Equation(s):
// \CPU|em_reg|malu[22]~feeder_combout  = \CPU|exe_stage|judge_ealu|y [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y [22]),
	.cin(gnd),
	.combout(\CPU|em_reg|malu[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|malu[22]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|malu[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N15
cycloneii_lcell_ff \CPU|em_reg|malu[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|malu[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [22]));

// Location: LCFF_X36_Y20_N29
cycloneii_lcell_ff \CPU|mw_reg|walu[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [22]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [22]));

// Location: LCCOMB_X36_Y20_N28
cycloneii_lcell_comb \CPU|wb_stage|y[22]~17 (
// Equation(s):
// \CPU|wb_stage|y[22]~17_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [22])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [22])))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wmo [22]),
	.datac(\CPU|mw_reg|walu [22]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[22]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[22]~17 .lut_mask = 16'hCCF0;
defparam \CPU|wb_stage|y[22]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y14_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][22]~regout ));

// Location: LCCOMB_X43_Y14_N22
cycloneii_lcell_comb \CPU|id_stage|rf|register[10][22]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[10][22]~feeder_combout  = \CPU|wb_stage|y[22]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[22]~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[10][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[10][22]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[10][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y14_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[10][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][22]~regout ));

// Location: LCCOMB_X46_Y14_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~1_combout  = (\CPU|id_stage|data_a|Mux9~0_combout  & (((\CPU|id_stage|rf|register[11][22]~regout )) # (!\CPU|inst_reg|inst [22]))) # (!\CPU|id_stage|data_a|Mux9~0_combout  & (\CPU|inst_reg|inst [22] & 
// ((\CPU|id_stage|rf|register[10][22]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux9~0_combout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[11][22]~regout ),
	.datad(\CPU|id_stage|rf|register[10][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~1 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[2][22]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[2][22]~feeder_combout  = \CPU|wb_stage|y[22]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[22]~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[2][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[2][22]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[2][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[2][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][22]~regout ));

// Location: LCFF_X36_Y17_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][22]~regout ));

// Location: LCCOMB_X36_Y16_N4
cycloneii_lcell_comb \CPU|id_stage|rf|register[1][22]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[1][22]~feeder_combout  = \CPU|wb_stage|y[22]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[22]~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[1][22]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[1][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][22]~regout ));

// Location: LCFF_X38_Y14_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][22]~regout ));

// Location: LCCOMB_X37_Y14_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[7][22]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[7][22]~feeder_combout  = \CPU|wb_stage|y[22]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[22]~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[7][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[7][22]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[7][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y14_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[7][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][22]~regout ));

// Location: LCFF_X40_Y14_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][22]~regout ));

// Location: LCFF_X38_Y14_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][22]~regout ));

// Location: LCCOMB_X40_Y14_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~12_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & (\CPU|id_stage|rf|register[6][22]~regout )) # (!\CPU|inst_reg|inst [22] & 
// ((\CPU|id_stage|rf|register[4][22]~regout )))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[6][22]~regout ),
	.datad(\CPU|id_stage|rf|register[4][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~12 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~13_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux9~12_combout  & ((\CPU|id_stage|rf|register[7][22]~regout ))) # (!\CPU|id_stage|data_a|Mux9~12_combout  & (\CPU|id_stage|rf|register[5][22]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux9~12_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[5][22]~regout ),
	.datac(\CPU|id_stage|rf|register[7][22]~regout ),
	.datad(\CPU|id_stage|data_a|Mux9~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & (\CPU|id_stage|data_a|Mux7~2_combout )) # (!\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux9~13_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|rf|register[1][22]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[1][22]~regout ),
	.datad(\CPU|id_stage|data_a|Mux9~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~15_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux9~14_combout  & ((\CPU|id_stage|rf|register[3][22]~regout ))) # (!\CPU|id_stage|data_a|Mux9~14_combout  & (\CPU|id_stage|rf|register[2][22]~regout 
// )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux9~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|rf|register[2][22]~regout ),
	.datac(\CPU|id_stage|rf|register[3][22]~regout ),
	.datad(\CPU|id_stage|data_a|Mux9~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~15 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][22]~regout ));

// Location: LCFF_X46_Y19_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][22]~regout ));

// Location: LCCOMB_X47_Y19_N10
cycloneii_lcell_comb \CPU|id_stage|rf|register[17][22]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[17][22]~feeder_combout  = \CPU|wb_stage|y[22]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[22]~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[17][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[17][22]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[17][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y19_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[17][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][22]~regout ));

// Location: LCCOMB_X48_Y19_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~2_combout  = (\CPU|inst_reg|inst [24] & (((\CPU|inst_reg|inst [23])))) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][22]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][22]~regout )))))

	.dataa(\CPU|id_stage|rf|register[21][22]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|id_stage|rf|register[17][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~2 .lut_mask = 16'hE3E0;
defparam \CPU|id_stage|data_a|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux9~2_combout  & (\CPU|id_stage|rf|register[29][22]~regout )) # (!\CPU|id_stage|data_a|Mux9~2_combout  & ((\CPU|id_stage|rf|register[25][22]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux9~2_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[29][22]~regout ),
	.datac(\CPU|id_stage|rf|register[25][22]~regout ),
	.datad(\CPU|id_stage|data_a|Mux9~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~3 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][22]~regout ));

// Location: LCFF_X47_Y22_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][22]~regout ));

// Location: LCFF_X46_Y22_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][22]~regout ));

// Location: LCCOMB_X47_Y22_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~9_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][22]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[19][22]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[23][22]~regout ),
	.datad(\CPU|id_stage|rf|register[19][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~9 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][22]~regout ));

// Location: LCCOMB_X47_Y22_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~10_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux9~9_combout  & (\CPU|id_stage|rf|register[31][22]~regout )) # (!\CPU|id_stage|data_a|Mux9~9_combout  & ((\CPU|id_stage|rf|register[27][22]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux9~9_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[31][22]~regout ),
	.datac(\CPU|id_stage|data_a|Mux9~9_combout ),
	.datad(\CPU|id_stage|rf|register[27][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~10 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
cycloneii_lcell_comb \CPU|id_stage|rf|register[20][22]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[20][22]~feeder_combout  = \CPU|wb_stage|y[22]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[22]~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[20][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[20][22]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[20][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[20][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][22]~regout ));

// Location: LCFF_X36_Y17_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][22]~regout ));

// Location: LCFF_X44_Y23_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][22]~regout ));

// Location: LCFF_X44_Y23_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][22]~regout ));

// Location: LCCOMB_X44_Y23_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~6_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[24][22]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[16][22]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[24][22]~regout ),
	.datad(\CPU|id_stage|rf|register[16][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~6 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux9~6_combout  & ((\CPU|id_stage|rf|register[28][22]~regout ))) # (!\CPU|id_stage|data_a|Mux9~6_combout  & (\CPU|id_stage|rf|register[20][22]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux9~6_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[20][22]~regout ),
	.datac(\CPU|id_stage|rf|register[28][22]~regout ),
	.datad(\CPU|id_stage|data_a|Mux9~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~7 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N22
cycloneii_lcell_comb \CPU|id_stage|rf|register[22][22]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[22][22]~feeder_combout  = \CPU|wb_stage|y[22]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[22]~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[22][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[22][22]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[22][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y16_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[22][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][22]~regout ));

// Location: LCFF_X46_Y17_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][22]~regout ));

// Location: LCFF_X46_Y20_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][22]~regout ));

// Location: LCFF_X46_Y17_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][22]~regout ));

// Location: LCCOMB_X46_Y20_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~4_combout  = (\CPU|inst_reg|inst [23] & (((\CPU|inst_reg|inst [24])))) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[26][22]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[18][22]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[26][22]~regout ),
	.datac(\CPU|inst_reg|inst [24]),
	.datad(\CPU|id_stage|rf|register[18][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~4 .lut_mask = 16'hE5E0;
defparam \CPU|id_stage|data_a|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux9~4_combout  & ((\CPU|id_stage|rf|register[30][22]~regout ))) # (!\CPU|id_stage|data_a|Mux9~4_combout  & (\CPU|id_stage|rf|register[22][22]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux9~4_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[22][22]~regout ),
	.datac(\CPU|id_stage|rf|register[30][22]~regout ),
	.datad(\CPU|id_stage|data_a|Mux9~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~5 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~8_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux9~5_combout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|data_a|Mux9~7_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux9~7_combout ),
	.datad(\CPU|id_stage|data_a|Mux9~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~8 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux9~8_combout  & ((\CPU|id_stage|data_a|Mux9~10_combout ))) # (!\CPU|id_stage|data_a|Mux9~8_combout  & (\CPU|id_stage|data_a|Mux9~3_combout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux9~8_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|data_a|Mux9~3_combout ),
	.datac(\CPU|id_stage|data_a|Mux9~10_combout ),
	.datad(\CPU|id_stage|data_a|Mux9~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~11 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~16_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & (\CPU|id_stage|data_a|Mux7~0_combout )) # (!\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux9~11_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux9~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux9~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux9~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~16 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~19_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux9~16_combout  & (\CPU|id_stage|data_a|Mux9~18_combout )) # (!\CPU|id_stage|data_a|Mux9~16_combout  & ((\CPU|id_stage|data_a|Mux9~1_combout ))))) # 
// (!\CPU|id_stage|data_a|Mux7~1_combout  & (((\CPU|id_stage|data_a|Mux9~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux9~18_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux9~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux9~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~19 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~20_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y [22])) # (!\CPU|id_stage|data_a|Mux7~5_combout ))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|data_a|Mux9~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y [22]),
	.datad(\CPU|id_stage|data_a|Mux9~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux9~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux9~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[22]~16_combout ))) # (!\CPU|id_stage|data_a|Mux9~20_combout  & (\CPU|em_reg|malu [22])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux9~20_combout ))))

	.dataa(\CPU|em_reg|malu [22]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[22]~16_combout ),
	.datad(\CPU|id_stage|data_a|Mux9~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux9~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux9 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux9~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux9~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|id_stage|bpc[22]~40_combout  & !\CPU|if_stage|nextpc|Mux25~0_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|inst_reg|inst [20]) # 
// ((\CPU|if_stage|nextpc|Mux25~0_combout ))))

	.dataa(\CPU|inst_reg|inst [20]),
	.datab(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datac(\CPU|id_stage|bpc[22]~40_combout ),
	.datad(\CPU|if_stage|nextpc|Mux25~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux9~0 .lut_mask = 16'h33E2;
defparam \CPU|if_stage|nextpc|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux9~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux9~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux9~0_combout  & ((!\CPU|id_stage|data_a|Mux9~combout ))) # (!\CPU|if_stage|nextpc|Mux9~0_combout  & (!\CPU|if_stage|p4|y[22]~40_combout )))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux9~0_combout ))))

	.dataa(\CPU|if_stage|p4|y[22]~40_combout ),
	.datab(\CPU|id_stage|data_a|Mux9~combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux9~1 .lut_mask = 16'h305F;
defparam \CPU|if_stage|nextpc|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N9
cycloneii_lcell_ff \CPU|prog_cnt|test|q[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux9~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [22]));

// Location: LCCOMB_X32_Y19_N30
cycloneii_lcell_comb \CPU|inst_reg|dpc4[23]~14 (
// Equation(s):
// \CPU|inst_reg|dpc4[23]~14_combout  = !\CPU|if_stage|p4|y[23]~42_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[23]~42_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[23]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[23]~14 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[23]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N31
cycloneii_lcell_ff \CPU|inst_reg|dpc4[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[23]~14_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [23]));

// Location: LCCOMB_X31_Y20_N30
cycloneii_lcell_comb \CPU|de_reg|epc4[23]~14 (
// Equation(s):
// \CPU|de_reg|epc4[23]~14_combout  = !\CPU|inst_reg|dpc4 [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|inst_reg|dpc4 [23]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[23]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[23]~14 .lut_mask = 16'h0F0F;
defparam \CPU|de_reg|epc4[23]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N31
cycloneii_lcell_ff \CPU|de_reg|epc4[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[23]~14_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [23]));

// Location: LCCOMB_X32_Y16_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~14 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~14_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [26]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [24]))

	.dataa(\CPU|de_reg|eb [24]),
	.datab(\CPU|de_reg|eb [26]),
	.datac(vcc),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~14 .lut_mask = 16'hCCAA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~49 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~49_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~30_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~14_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~14_combout ),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~49 .lut_mask = 16'hFC0C;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~77 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~77_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~51_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~50_combout )))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & 
// (((\CPU|exe_stage|pipe_alu|ShiftRight0~49_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~51_combout ),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~49_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~77 .lut_mask = 16'hFCB8;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~89 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~89_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & (((\CPU|exe_stage|pipe_alu|ShiftRight0~77_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~46_combout )))) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & 
// ((\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~77_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~46_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~77_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~46_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~89 .lut_mask = 16'hF444;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[24]~157 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[24]~157_combout  = (\CPU|exe_stage|judge_ealu|y[21]~286_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~287_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~89_combout ))) # (!\CPU|exe_stage|judge_ealu|y[21]~287_combout  & 
// (\CPU|exe_stage|muxb|y[8]~11_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~286_combout  & (((!\CPU|exe_stage|judge_ealu|y[21]~287_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[8]~11_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~89_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~286_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~287_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[24]~157_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[24]~157 .lut_mask = 16'hC0AF;
defparam \CPU|exe_stage|judge_ealu|y[24]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~85 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~85_combout  = ((\CPU|exe_stage|pipe_alu|ShiftRight1~46_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~77_combout )) # (!\CPU|exe_stage|pipe_alu|ShiftRight1~96_combout )

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~46_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~77_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~96_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~85 .lut_mask = 16'hC0FF;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[24]~158 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[24]~158_combout  = (\CPU|exe_stage|judge_ealu|y[24]~157_combout  & (((\CPU|exe_stage|pipe_alu|ShiftRight1~85_combout ) # (!\CPU|exe_stage|judge_ealu|y[6]~18_combout )))) # (!\CPU|exe_stage|judge_ealu|y[24]~157_combout  & 
// (\CPU|exe_stage|muxb|y[31]~8_combout  & (\CPU|exe_stage|judge_ealu|y[6]~18_combout )))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[24]~157_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~85_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[24]~158_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[24]~158 .lut_mask = 16'hEC2C;
defparam \CPU|exe_stage|judge_ealu|y[24]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[24]~25 (
// Equation(s):
// \CPU|exe_stage|muxb|y[24]~25_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [24])))

	.dataa(\CPU|de_reg|eimm [31]),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|de_reg|eb [24]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[24]~25 .lut_mask = 16'hAFA0;
defparam \CPU|exe_stage|muxb|y[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~164 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~164_combout  = (\CPU|exe_stage|muxb|y[24]~25_combout ) # ((!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [24]))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(\CPU|exe_stage|muxb|y[24]~25_combout ),
	.datac(vcc),
	.datad(\CPU|de_reg|ea [24]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~164_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~164 .lut_mask = 16'hDDCC;
defparam \CPU|exe_stage|pipe_alu|s~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[24]~156 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[24]~156_combout  = (\CPU|exe_stage|judge_ealu|y[21]~117_combout  & (((\CPU|exe_stage|judge_ealu|y[21]~106_combout ) # (\CPU|exe_stage|pipe_alu|s~164_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~117_combout  & 
// (\CPU|exe_stage|pipe_alu|Add1~48_combout  & (!\CPU|exe_stage|judge_ealu|y[21]~106_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|Add1~48_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~164_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[24]~156 .lut_mask = 16'hCEC2;
defparam \CPU|exe_stage|judge_ealu|y[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~145 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~145_combout  = \CPU|exe_stage|muxa|y[24]~12_combout  $ (((\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [24])))))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(\CPU|de_reg|eimm [31]),
	.datac(\CPU|exe_stage|muxa|y[24]~12_combout ),
	.datad(\CPU|de_reg|eb [24]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~145 .lut_mask = 16'h2D78;
defparam \CPU|exe_stage|pipe_alu|s~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~163 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~163_combout  = (!\CPU|de_reg|eshift~regout  & (\CPU|exe_stage|muxb|y[24]~25_combout  & \CPU|de_reg|ea [24]))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(\CPU|exe_stage|muxb|y[24]~25_combout ),
	.datac(vcc),
	.datad(\CPU|de_reg|ea [24]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~163_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~163 .lut_mask = 16'h4400;
defparam \CPU|exe_stage|pipe_alu|s~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[24]~154 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[24]~154_combout  = (\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|pipe_alu|s~163_combout  & (!\CPU|de_reg|ealuc [1]))) # (!\CPU|de_reg|ealuc [0] & (((\CPU|de_reg|ealuc [1]) # (\CPU|exe_stage|pipe_alu|Add0~48_combout ))))

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(\CPU|exe_stage|pipe_alu|s~163_combout ),
	.datac(\CPU|de_reg|ealuc [1]),
	.datad(\CPU|exe_stage|pipe_alu|Add0~48_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[24]~154_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[24]~154 .lut_mask = 16'h5D58;
defparam \CPU|exe_stage|judge_ealu|y[24]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[27]~121 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[27]~121_combout  = (\CPU|exe_stage|muxa|y[4]~4_combout ) # ((\CPU|exe_stage|muxa|y[2]~2_combout  & !\CPU|exe_stage|muxa|y[3]~3_combout ))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datac(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[27]~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[27]~121 .lut_mask = 16'hCECE;
defparam \CPU|exe_stage|judge_ealu|y[27]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[24]~152 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[24]~152_combout  = (\CPU|exe_stage|judge_ealu|y[27]~121_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~76_combout ) # ((!\CPU|exe_stage|pipe_alu|Mux31~21_combout )))) # (!\CPU|exe_stage|judge_ealu|y[27]~121_combout  & 
// (((\CPU|exe_stage|pipe_alu|Mux31~21_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~72_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~76_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[27]~121_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux31~21_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[24]~152_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[24]~152 .lut_mask = 16'hBC8C;
defparam \CPU|exe_stage|judge_ealu|y[24]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~122 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~122_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~27_combout  & ((\CPU|exe_stage|muxb|y[0]~2_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~80_combout )))) # 
// (!\CPU|exe_stage|pipe_alu|ShiftLeft0~27_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~80_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~27_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.datac(\CPU|exe_stage|muxb|y[0]~2_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~122 .lut_mask = 16'hECA0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~123 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~123_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~122_combout ) # ((\CPU|exe_stage|muxa|y[2]~2_combout  & (!\CPU|exe_stage|muxa|y[3]~3_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~40_combout )))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~122_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~123 .lut_mask = 16'hF2F0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[24]~153 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[24]~153_combout  = (\CPU|exe_stage|pipe_alu|Mux31~21_combout  & (((\CPU|exe_stage|judge_ealu|y[24]~152_combout )))) # (!\CPU|exe_stage|pipe_alu|Mux31~21_combout  & ((\CPU|exe_stage|judge_ealu|y[24]~152_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftLeft0~123_combout ))) # (!\CPU|exe_stage|judge_ealu|y[24]~152_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~121_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~121_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Mux31~21_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[24]~152_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~123_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[24]~153_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[24]~153 .lut_mask = 16'hF2C2;
defparam \CPU|exe_stage|judge_ealu|y[24]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[24]~155 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[24]~155_combout  = (\CPU|exe_stage|judge_ealu|y[27]~125_combout  & ((\CPU|exe_stage|judge_ealu|y[24]~154_combout  & (\CPU|exe_stage|pipe_alu|s~145_combout )) # (!\CPU|exe_stage|judge_ealu|y[24]~154_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[24]~153_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[27]~125_combout  & (((\CPU|exe_stage|judge_ealu|y[24]~154_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[27]~125_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~145_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[24]~154_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[24]~153_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[24]~155 .lut_mask = 16'hDAD0;
defparam \CPU|exe_stage|judge_ealu|y[24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[24]~159 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[24]~159_combout  = (\CPU|exe_stage|judge_ealu|y[21]~106_combout  & ((\CPU|exe_stage|judge_ealu|y[24]~156_combout  & (\CPU|exe_stage|judge_ealu|y[24]~158_combout )) # (!\CPU|exe_stage|judge_ealu|y[24]~156_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[24]~155_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[21]~106_combout  & (((\CPU|exe_stage|judge_ealu|y[24]~156_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[24]~158_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[24]~156_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[24]~155_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[24]~159_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[24]~159 .lut_mask = 16'hDAD0;
defparam \CPU|exe_stage|judge_ealu|y[24]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[24]~290 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[24]~290_combout  = (\CPU|de_reg|ejal~regout  & (((\CPU|exe_stage|ad4|y[24]~44_combout )))) # (!\CPU|de_reg|ejal~regout  & (!\CPU|exe_stage|pipe_alu|Equal0~0_combout  & ((\CPU|exe_stage|judge_ealu|y[24]~159_combout ))))

	.dataa(\CPU|de_reg|ejal~regout ),
	.datab(\CPU|exe_stage|pipe_alu|Equal0~0_combout ),
	.datac(\CPU|exe_stage|ad4|y[24]~44_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[24]~159_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[24]~290_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[24]~290 .lut_mask = 16'hB1A0;
defparam \CPU|exe_stage|judge_ealu|y[24]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N8
cycloneii_lcell_comb \CPU|em_reg|malu[24]~feeder (
// Equation(s):
// \CPU|em_reg|malu[24]~feeder_combout  = \CPU|exe_stage|judge_ealu|y[24]~290_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y[24]~290_combout ),
	.cin(gnd),
	.combout(\CPU|em_reg|malu[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|malu[24]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|malu[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N9
cycloneii_lcell_ff \CPU|em_reg|malu[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|malu[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [24]));

// Location: LCCOMB_X44_Y14_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~10_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[10][24]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[8][24]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[8][24]~regout ),
	.datad(\CPU|id_stage|rf|register[10][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~10 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y14_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux7~10_combout  & ((\CPU|id_stage|rf|register[11][24]~regout ))) # (!\CPU|id_stage|data_b|Mux7~10_combout  & (\CPU|id_stage|rf|register[9][24]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux7~10_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[9][24]~regout ),
	.datac(\CPU|id_stage|rf|register[11][24]~regout ),
	.datad(\CPU|id_stage|data_b|Mux7~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~11 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y15_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][24]~regout ));

// Location: LCFF_X36_Y15_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][24]~regout ));

// Location: LCFF_X37_Y15_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][24]~regout ));

// Location: LCCOMB_X36_Y15_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~14_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|data_b|Mux6~4_combout )) # (!\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux6~4_combout  & (\CPU|id_stage|rf|register[2][24]~regout )) # 
// (!\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|rf|register[1][24]~regout )))))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[2][24]~regout ),
	.datad(\CPU|id_stage|rf|register[1][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~14 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[7][24]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[7][24]~feeder_combout  = \CPU|wb_stage|y[24]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[24]~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[7][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[7][24]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[7][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y15_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[7][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][24]~regout ));

// Location: LCFF_X42_Y15_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][24]~regout ));

// Location: LCFF_X40_Y15_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][24]~regout ));

// Location: LCCOMB_X38_Y15_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[4][24]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[4][24]~feeder_combout  = \CPU|wb_stage|y[24]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[24]~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[4][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[4][24]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[4][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y15_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[4][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][24]~regout ));

// Location: LCCOMB_X40_Y15_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~12_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[5][24]~regout ) # ((\CPU|inst_reg|inst [17])))) # (!\CPU|inst_reg|inst [16] & (((!\CPU|inst_reg|inst [17] & \CPU|id_stage|rf|register[4][24]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[5][24]~regout ),
	.datac(\CPU|inst_reg|inst [17]),
	.datad(\CPU|id_stage|rf|register[4][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~12 .lut_mask = 16'hADA8;
defparam \CPU|id_stage|data_b|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~13_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux7~12_combout  & (\CPU|id_stage|rf|register[7][24]~regout )) # (!\CPU|id_stage|data_b|Mux7~12_combout  & ((\CPU|id_stage|rf|register[6][24]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux7~12_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[7][24]~regout ),
	.datac(\CPU|id_stage|rf|register[6][24]~regout ),
	.datad(\CPU|id_stage|data_b|Mux7~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~13 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~15_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux7~14_combout  & (\CPU|id_stage|rf|register[3][24]~regout )) # (!\CPU|id_stage|data_b|Mux7~14_combout  & ((\CPU|id_stage|data_b|Mux7~13_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~5_combout  & (((\CPU|id_stage|data_b|Mux7~14_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|rf|register[3][24]~regout ),
	.datac(\CPU|id_stage|data_b|Mux7~14_combout ),
	.datad(\CPU|id_stage|data_b|Mux7~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~15 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~16_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & (\CPU|id_stage|data_b|Mux6~2_combout )) # (!\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~2_combout  & (\CPU|id_stage|data_b|Mux7~11_combout )) # 
// (!\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux7~15_combout )))))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux7~11_combout ),
	.datad(\CPU|id_stage|data_b|Mux7~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~16 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[23][24]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & ((\CPU|id_stage|rf|register[19][24]~regout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[23][24]~regout ),
	.datad(\CPU|id_stage|rf|register[19][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~7 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~8_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux7~7_combout  & ((\CPU|id_stage|rf|register[31][24]~regout ))) # (!\CPU|id_stage|data_b|Mux7~7_combout  & (\CPU|id_stage|rf|register[27][24]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux7~7_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[27][24]~regout ),
	.datac(\CPU|id_stage|rf|register[31][24]~regout ),
	.datad(\CPU|id_stage|data_b|Mux7~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~8 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[21][24]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[17][24]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[21][24]~regout ),
	.datad(\CPU|id_stage|rf|register[17][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux7~2_combout  & (\CPU|id_stage|rf|register[29][24]~regout )) # (!\CPU|id_stage|data_b|Mux7~2_combout  & ((\CPU|id_stage|rf|register[25][24]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux7~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[29][24]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[25][24]~regout ),
	.datad(\CPU|id_stage|data_b|Mux7~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~3 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[20][24]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[20][24]~feeder_combout  = \CPU|wb_stage|y[24]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[24]~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[20][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[20][24]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[20][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[20][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][24]~regout ));

// Location: LCCOMB_X38_Y17_N26
cycloneii_lcell_comb \CPU|id_stage|rf|register[28][24]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[28][24]~feeder_combout  = \CPU|wb_stage|y[24]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[24]~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[28][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[28][24]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[28][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[28][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][24]~regout ));

// Location: LCFF_X42_Y19_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[24]~14_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][24]~regout ));

// Location: LCCOMB_X38_Y17_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[16][24]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[16][24]~feeder_combout  = \CPU|wb_stage|y[24]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[24]~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[16][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[16][24]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[16][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[16][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][24]~regout ));

// Location: LCCOMB_X42_Y19_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~4_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[24][24]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[16][24]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[24][24]~regout ),
	.datad(\CPU|id_stage|rf|register[16][24]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~4 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux7~4_combout  & ((\CPU|id_stage|rf|register[28][24]~regout ))) # (!\CPU|id_stage|data_b|Mux7~4_combout  & (\CPU|id_stage|rf|register[20][24]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux7~4_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[20][24]~regout ),
	.datac(\CPU|id_stage|rf|register[28][24]~regout ),
	.datad(\CPU|id_stage|data_b|Mux7~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~5 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~6_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|data_b|Mux7~3_combout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux7~5_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux7~3_combout ),
	.datad(\CPU|id_stage|data_b|Mux7~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~6 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~9_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux7~6_combout  & ((\CPU|id_stage|data_b|Mux7~8_combout ))) # (!\CPU|id_stage|data_b|Mux7~6_combout  & (\CPU|id_stage|data_b|Mux7~1_combout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux7~6_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux7~1_combout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux7~8_combout ),
	.datad(\CPU|id_stage|data_b|Mux7~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~9 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~19_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux7~16_combout  & (\CPU|id_stage|data_b|Mux7~18_combout )) # (!\CPU|id_stage|data_b|Mux7~16_combout  & ((\CPU|id_stage|data_b|Mux7~9_combout ))))) # 
// (!\CPU|id_stage|data_b|Mux6~3_combout  & (((\CPU|id_stage|data_b|Mux7~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux7~18_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux7~16_combout ),
	.datad(\CPU|id_stage|data_b|Mux7~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~19 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~20_combout  = (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y[24]~290_combout )) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// ((\CPU|id_stage|data_b|Mux7~19_combout ))))) # (!\CPU|id_stage|data_b|Mux6~1_combout  & (((\CPU|id_stage|fw_instance|fwdb[0]~5_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[24]~290_combout ),
	.datac(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux7~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7~20 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux7~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux7~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[24]~13_combout ))) # (!\CPU|id_stage|data_b|Mux7~20_combout  & (\CPU|em_reg|malu [24])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux7~20_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datab(\CPU|em_reg|malu [24]),
	.datac(\CPU|mem_stage|mem_io_mux|y[24]~13_combout ),
	.datad(\CPU|id_stage|data_b|Mux7~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux7~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux7 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N11
cycloneii_lcell_ff \CPU|de_reg|eb[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux7~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [24]));

// Location: LCFF_X25_Y20_N3
cycloneii_lcell_ff \CPU|em_reg|mb[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [24]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [24]));

// Location: LCCOMB_X30_Y16_N4
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[23]~15 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[23]~15_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [23])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|em_reg|malu [7]),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[23]~15 .lut_mask = 16'h0F00;
defparam \CPU|mem_stage|mem_io_mux|y[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N7
cycloneii_lcell_ff \CPU|mw_reg|wmo[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[23]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [23]));

// Location: LCCOMB_X33_Y17_N14
cycloneii_lcell_comb \CPU|em_reg|malu[23]~feeder (
// Equation(s):
// \CPU|em_reg|malu[23]~feeder_combout  = \CPU|exe_stage|judge_ealu|y [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y [23]),
	.cin(gnd),
	.combout(\CPU|em_reg|malu[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|malu[23]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|malu[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N15
cycloneii_lcell_ff \CPU|em_reg|malu[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|malu[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [23]));

// Location: LCFF_X36_Y20_N13
cycloneii_lcell_ff \CPU|mw_reg|walu[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [23]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [23]));

// Location: LCCOMB_X36_Y20_N12
cycloneii_lcell_comb \CPU|wb_stage|y[23]~16 (
// Equation(s):
// \CPU|wb_stage|y[23]~16_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [23])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [23])))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wmo [23]),
	.datac(\CPU|mw_reg|walu [23]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[23]~16 .lut_mask = 16'hCCF0;
defparam \CPU|wb_stage|y[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y14_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][23]~regout ));

// Location: LCFF_X46_Y14_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][23]~regout ));

// Location: LCFF_X46_Y14_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][23]~regout ));

// Location: LCFF_X45_Y14_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][23]~regout ));

// Location: LCCOMB_X46_Y14_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~10_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[10][23]~regout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|rf|register[8][23]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[8][23]~regout ),
	.datad(\CPU|id_stage|rf|register[10][23]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~10 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux8~10_combout  & ((\CPU|id_stage|rf|register[11][23]~regout ))) # (!\CPU|id_stage|data_a|Mux8~10_combout  & (\CPU|id_stage|rf|register[9][23]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux8~10_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[9][23]~regout ),
	.datac(\CPU|id_stage|rf|register[11][23]~regout ),
	.datad(\CPU|id_stage|data_a|Mux8~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~11 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N26
cycloneii_lcell_comb \CPU|id_stage|rf|register[3][23]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[3][23]~feeder_combout  = \CPU|wb_stage|y[23]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[23]~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[3][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[3][23]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[3][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[3][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][23]~regout ));

// Location: LCCOMB_X37_Y20_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[1][23]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[1][23]~feeder_combout  = \CPU|wb_stage|y[23]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[23]~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[1][23]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[1][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][23]~regout ));

// Location: LCCOMB_X37_Y14_N12
cycloneii_lcell_comb \CPU|id_stage|rf|register[2][23]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[2][23]~feeder_combout  = \CPU|wb_stage|y[23]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[23]~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[2][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[2][23]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[2][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y14_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[2][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][23]~regout ));

// Location: LCCOMB_X37_Y20_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout ) # ((\CPU|id_stage|rf|register[2][23]~regout )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (!\CPU|id_stage|data_a|Mux7~2_combout  & 
// (\CPU|id_stage|rf|register[1][23]~regout )))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[1][23]~regout ),
	.datad(\CPU|id_stage|rf|register[2][23]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~14 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y17_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][23]~regout ));

// Location: LCFF_X41_Y17_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][23]~regout ));

// Location: LCCOMB_X40_Y16_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[4][23]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[4][23]~feeder_combout  = \CPU|wb_stage|y[23]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[23]~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[4][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[4][23]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[4][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y16_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[4][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][23]~regout ));

// Location: LCCOMB_X41_Y17_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~12_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|rf|register[5][23]~regout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[4][23]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[5][23]~regout ),
	.datad(\CPU|id_stage|rf|register[4][23]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~12 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~13_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux8~12_combout  & (\CPU|id_stage|rf|register[7][23]~regout )) # (!\CPU|id_stage|data_a|Mux8~12_combout  & ((\CPU|id_stage|rf|register[6][23]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux8~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[7][23]~regout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[6][23]~regout ),
	.datad(\CPU|id_stage|data_a|Mux8~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~13 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~15_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux8~14_combout  & (\CPU|id_stage|rf|register[3][23]~regout )) # (!\CPU|id_stage|data_a|Mux8~14_combout  & ((\CPU|id_stage|data_a|Mux8~13_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~2_combout  & (((\CPU|id_stage|data_a|Mux8~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|rf|register[3][23]~regout ),
	.datac(\CPU|id_stage|data_a|Mux8~14_combout ),
	.datad(\CPU|id_stage|data_a|Mux8~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~15 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~16_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout ) # ((\CPU|id_stage|data_a|Mux8~11_combout )))) # (!\CPU|id_stage|data_a|Mux7~1_combout  & (!\CPU|id_stage|data_a|Mux7~0_combout  & 
// ((\CPU|id_stage|data_a|Mux8~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux8~11_combout ),
	.datad(\CPU|id_stage|data_a|Mux8~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N28
cycloneii_lcell_comb \CPU|id_stage|rf|register[30][23]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[30][23]~feeder_combout  = \CPU|wb_stage|y[23]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[23]~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[30][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[30][23]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[30][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[30][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][23]~regout ));

// Location: LCCOMB_X44_Y17_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[22][23]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[22][23]~feeder_combout  = \CPU|wb_stage|y[23]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[23]~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[22][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[22][23]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[22][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y17_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[22][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][23]~regout ));

// Location: LCCOMB_X46_Y20_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[26][23]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[26][23]~feeder_combout  = \CPU|wb_stage|y[23]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[23]~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[26][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[26][23]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[26][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[26][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][23]~regout ));

// Location: LCCOMB_X45_Y17_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[18][23]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[18][23]~feeder_combout  = \CPU|wb_stage|y[23]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[23]~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[18][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[18][23]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[18][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[18][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][23]~regout ));

// Location: LCCOMB_X46_Y20_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~0_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[26][23]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[18][23]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[26][23]~regout ),
	.datad(\CPU|id_stage|rf|register[18][23]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~1_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux8~0_combout  & (\CPU|id_stage|rf|register[30][23]~regout )) # (!\CPU|id_stage|data_a|Mux8~0_combout  & ((\CPU|id_stage|rf|register[22][23]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux8~0_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[30][23]~regout ),
	.datac(\CPU|id_stage|rf|register[22][23]~regout ),
	.datad(\CPU|id_stage|data_a|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~1 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y16_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][23]~regout ));

// Location: LCFF_X48_Y16_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][23]~regout ));

// Location: LCCOMB_X47_Y16_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[17][23]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[17][23]~feeder_combout  = \CPU|wb_stage|y[23]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[23]~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[17][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[17][23]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[17][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y16_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[17][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][23]~regout ));

// Location: LCCOMB_X47_Y16_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][23]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][23]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[21][23]~regout ),
	.datad(\CPU|id_stage|rf|register[17][23]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux8~2_combout  & (\CPU|id_stage|rf|register[29][23]~regout )) # (!\CPU|id_stage|data_a|Mux8~2_combout  & ((\CPU|id_stage|rf|register[25][23]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux8~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[29][23]~regout ),
	.datab(\CPU|id_stage|rf|register[25][23]~regout ),
	.datac(\CPU|inst_reg|inst [24]),
	.datad(\CPU|id_stage|data_a|Mux8~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~3 .lut_mask = 16'hAFC0;
defparam \CPU|id_stage|data_a|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y20_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][23]~regout ));

// Location: LCCOMB_X45_Y20_N12
cycloneii_lcell_comb \CPU|id_stage|rf|register[28][23]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[28][23]~feeder_combout  = \CPU|wb_stage|y[23]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[23]~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[28][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[28][23]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[28][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y20_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[28][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][23]~regout ));

// Location: LCFF_X45_Y22_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][23]~regout ));

// Location: LCFF_X44_Y20_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][23]~regout ));

// Location: LCCOMB_X45_Y22_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~4_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[24][23]~regout ) # ((\CPU|inst_reg|inst [23])))) # (!\CPU|inst_reg|inst [24] & (((!\CPU|inst_reg|inst [23] & \CPU|id_stage|rf|register[16][23]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[24][23]~regout ),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|id_stage|rf|register[16][23]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~4 .lut_mask = 16'hADA8;
defparam \CPU|id_stage|data_a|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux8~4_combout  & ((\CPU|id_stage|rf|register[28][23]~regout ))) # (!\CPU|id_stage|data_a|Mux8~4_combout  & (\CPU|id_stage|rf|register[20][23]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux8~4_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[20][23]~regout ),
	.datac(\CPU|id_stage|rf|register[28][23]~regout ),
	.datad(\CPU|id_stage|data_a|Mux8~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~5 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~6_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|data_a|Mux8~3_combout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux8~5_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux8~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux8~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~6 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~9_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux8~6_combout  & (\CPU|id_stage|data_a|Mux8~8_combout )) # (!\CPU|id_stage|data_a|Mux8~6_combout  & ((\CPU|id_stage|data_a|Mux8~1_combout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux8~6_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux8~8_combout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux8~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux8~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~9 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~19_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux8~16_combout  & (\CPU|id_stage|data_a|Mux8~18_combout )) # (!\CPU|id_stage|data_a|Mux8~16_combout  & ((\CPU|id_stage|data_a|Mux8~9_combout ))))) # 
// (!\CPU|id_stage|data_a|Mux7~0_combout  & (((\CPU|id_stage|data_a|Mux8~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux8~18_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux8~16_combout ),
	.datad(\CPU|id_stage|data_a|Mux8~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~19 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_a|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~20_combout  = (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y [23])) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & ((\CPU|id_stage|data_a|Mux8~19_combout 
// ))))) # (!\CPU|id_stage|data_a|Mux7~5_combout  & (\CPU|id_stage|fw_instance|fwda[0]~5_combout ))

	.dataa(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datab(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y [23]),
	.datad(\CPU|id_stage|data_a|Mux8~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8~20 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_a|Mux8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux8~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux8~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[23]~15_combout ))) # (!\CPU|id_stage|data_a|Mux8~20_combout  & (\CPU|em_reg|malu [23])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux8~20_combout ))))

	.dataa(\CPU|em_reg|malu [23]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[23]~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux8~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux8~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux8 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N29
cycloneii_lcell_ff \CPU|de_reg|ea[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux8~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [23]));

// Location: LCCOMB_X27_Y19_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~168 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~168_combout  = (\CPU|exe_stage|muxb|y[23]~26_combout ) # ((!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [23]))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[23]~26_combout ),
	.datad(\CPU|de_reg|ea [23]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~168_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~168 .lut_mask = 16'hF5F0;
defparam \CPU|exe_stage|pipe_alu|s~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[23]~11 (
// Equation(s):
// \CPU|exe_stage|muxa|y[23]~11_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [23])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [23]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[23]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[23]~11 .lut_mask = 16'h0F00;
defparam \CPU|exe_stage|muxa|y[23]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~46 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~46_combout  = (\CPU|exe_stage|muxb|y[23]~26_combout  & ((\CPU|exe_stage|muxa|y[23]~11_combout  & (!\CPU|exe_stage|pipe_alu|Add1~45 )) # (!\CPU|exe_stage|muxa|y[23]~11_combout  & ((\CPU|exe_stage|pipe_alu|Add1~45 ) # (GND))))) 
// # (!\CPU|exe_stage|muxb|y[23]~26_combout  & ((\CPU|exe_stage|muxa|y[23]~11_combout  & (\CPU|exe_stage|pipe_alu|Add1~45  & VCC)) # (!\CPU|exe_stage|muxa|y[23]~11_combout  & (!\CPU|exe_stage|pipe_alu|Add1~45 ))))
// \CPU|exe_stage|pipe_alu|Add1~47  = CARRY((\CPU|exe_stage|muxb|y[23]~26_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~45 ) # (!\CPU|exe_stage|muxa|y[23]~11_combout ))) # (!\CPU|exe_stage|muxb|y[23]~26_combout  & (!\CPU|exe_stage|muxa|y[23]~11_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~45 )))

	.dataa(\CPU|exe_stage|muxb|y[23]~26_combout ),
	.datab(\CPU|exe_stage|muxa|y[23]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~45 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~46_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~47 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~46 .lut_mask = 16'h692B;
defparam \CPU|exe_stage|pipe_alu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[23]~173 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[23]~173_combout  = (\CPU|exe_stage|judge_ealu|y[21]~106_combout  & ((\CPU|exe_stage|judge_ealu|y[23]~172_combout ) # ((\CPU|exe_stage|judge_ealu|y[21]~117_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~106_combout  & 
// (((\CPU|exe_stage|pipe_alu|Add1~46_combout  & !\CPU|exe_stage|judge_ealu|y[21]~117_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[23]~172_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add1~46_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[23]~173_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[23]~173 .lut_mask = 16'hCCB8;
defparam \CPU|exe_stage|judge_ealu|y[23]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[23]~176 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[23]~176_combout  = (\CPU|exe_stage|judge_ealu|y[21]~117_combout  & ((\CPU|exe_stage|judge_ealu|y[23]~173_combout  & (\CPU|exe_stage|judge_ealu|y[23]~175_combout )) # (!\CPU|exe_stage|judge_ealu|y[23]~173_combout  & 
// ((\CPU|exe_stage|pipe_alu|s~168_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[21]~117_combout  & (((\CPU|exe_stage|judge_ealu|y[23]~173_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[23]~175_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~168_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[23]~173_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[23]~176_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[23]~176 .lut_mask = 16'hBBC0;
defparam \CPU|exe_stage|judge_ealu|y[23]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[23]~179 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[23]~179_combout  = (\CPU|exe_stage|judge_ealu|y[21]~177_combout  & ((\CPU|exe_stage|ad4|y[23]~42_combout ) # ((!\CPU|exe_stage|judge_ealu|y[21]~178_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~177_combout  & 
// (((\CPU|exe_stage|judge_ealu|y[21]~178_combout  & \CPU|exe_stage|judge_ealu|y[23]~176_combout ))))

	.dataa(\CPU|exe_stage|ad4|y[23]~42_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~177_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~178_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[23]~176_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[23]~179_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[23]~179 .lut_mask = 16'hBC8C;
defparam \CPU|exe_stage|judge_ealu|y[23]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[23] (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y [23] = (\CPU|exe_stage|judge_ealu|y[21]~168_combout  & (((\CPU|exe_stage|judge_ealu|y[23]~179_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~168_combout  & ((\CPU|exe_stage|judge_ealu|y[23]~179_combout  & 
// (\CPU|exe_stage|pipe_alu|s~167_combout )) # (!\CPU|exe_stage|judge_ealu|y[23]~179_combout  & ((\CPU|exe_stage|pipe_alu|Add0~46_combout )))))

	.dataa(\CPU|exe_stage|pipe_alu|s~167_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~168_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[23]~179_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add0~46_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y [23]),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[23] .lut_mask = 16'hE3E0;
defparam \CPU|exe_stage|judge_ealu|y[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~0_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[9][23]~regout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|rf|register[8][23]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[8][23]~regout ),
	.datad(\CPU|id_stage|rf|register[9][23]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~0 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~1_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux8~0_combout  & ((\CPU|id_stage|rf|register[11][23]~regout ))) # (!\CPU|id_stage|data_b|Mux8~0_combout  & (\CPU|id_stage|rf|register[10][23]~regout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux8~0_combout ))))

	.dataa(\CPU|id_stage|rf|register[10][23]~regout ),
	.datab(\CPU|id_stage|rf|register[11][23]~regout ),
	.datac(\CPU|inst_reg|inst [17]),
	.datad(\CPU|id_stage|data_b|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~1 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_b|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[7][23]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[7][23]~feeder_combout  = \CPU|wb_stage|y[23]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[23]~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[7][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[7][23]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[7][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y14_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[7][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][23]~regout ));

// Location: LCCOMB_X40_Y16_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~12_combout  = (\CPU|inst_reg|inst [16] & (((\CPU|inst_reg|inst [17])))) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[6][23]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[4][23]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[4][23]~regout ),
	.datac(\CPU|inst_reg|inst [17]),
	.datad(\CPU|id_stage|rf|register[6][23]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~12 .lut_mask = 16'hF4A4;
defparam \CPU|id_stage|data_b|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~13_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux8~12_combout  & (\CPU|id_stage|rf|register[7][23]~regout )) # (!\CPU|id_stage|data_b|Mux8~12_combout  & ((\CPU|id_stage|rf|register[5][23]~regout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux8~12_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[7][23]~regout ),
	.datac(\CPU|id_stage|rf|register[5][23]~regout ),
	.datad(\CPU|id_stage|data_b|Mux8~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~13 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~14_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux6~5_combout )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux8~13_combout ))) # 
// (!\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|rf|register[1][23]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|rf|register[1][23]~regout ),
	.datac(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux8~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~14 .lut_mask = 16'hF4A4;
defparam \CPU|id_stage|data_b|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~15_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux8~14_combout  & ((\CPU|id_stage|rf|register[3][23]~regout ))) # (!\CPU|id_stage|data_b|Mux8~14_combout  & (\CPU|id_stage|rf|register[2][23]~regout 
// )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux8~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[2][23]~regout ),
	.datab(\CPU|id_stage|rf|register[3][23]~regout ),
	.datac(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datad(\CPU|id_stage|data_b|Mux8~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~15 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_b|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][23]~regout ));

// Location: LCFF_X45_Y22_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][23]~regout ));

// Location: LCFF_X46_Y22_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][23]~regout ));

// Location: LCCOMB_X46_Y22_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~9_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[23][23]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[19][23]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[23][23]~regout ),
	.datad(\CPU|id_stage|rf|register[19][23]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~9 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~10_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux8~9_combout  & (\CPU|id_stage|rf|register[31][23]~regout )) # (!\CPU|id_stage|data_b|Mux8~9_combout  & ((\CPU|id_stage|rf|register[27][23]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux8~9_combout ))))

	.dataa(\CPU|id_stage|rf|register[31][23]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[27][23]~regout ),
	.datad(\CPU|id_stage|data_b|Mux8~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~10 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y16_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[23]~16_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][23]~regout ));

// Location: LCCOMB_X48_Y16_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[21][23]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[17][23]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[21][23]~regout ),
	.datad(\CPU|id_stage|rf|register[17][23]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux8~2_combout  & ((\CPU|id_stage|rf|register[29][23]~regout ))) # (!\CPU|id_stage|data_b|Mux8~2_combout  & (\CPU|id_stage|rf|register[25][23]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux8~2_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[25][23]~regout ),
	.datac(\CPU|id_stage|rf|register[29][23]~regout ),
	.datad(\CPU|id_stage|data_b|Mux8~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~3 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~4_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[26][23]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[18][23]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[18][23]~regout ),
	.datad(\CPU|id_stage|rf|register[26][23]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~4 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux8~4_combout  & (\CPU|id_stage|rf|register[30][23]~regout )) # (!\CPU|id_stage|data_b|Mux8~4_combout  & ((\CPU|id_stage|rf|register[22][23]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux8~4_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[30][23]~regout ),
	.datac(\CPU|id_stage|rf|register[22][23]~regout ),
	.datad(\CPU|id_stage|data_b|Mux8~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~5 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~6_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][23]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[16][23]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[16][23]~regout ),
	.datad(\CPU|id_stage|rf|register[24][23]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux8~6_combout  & (\CPU|id_stage|rf|register[28][23]~regout )) # (!\CPU|id_stage|data_b|Mux8~6_combout  & ((\CPU|id_stage|rf|register[20][23]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux8~6_combout ))))

	.dataa(\CPU|id_stage|rf|register[28][23]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[20][23]~regout ),
	.datad(\CPU|id_stage|data_b|Mux8~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~7 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~8_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & (\CPU|id_stage|data_b|Mux8~5_combout )) # (!\CPU|inst_reg|inst [17] & 
// ((\CPU|id_stage|data_b|Mux8~7_combout )))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux8~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux8~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~8 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux8~8_combout  & (\CPU|id_stage|data_b|Mux8~10_combout )) # (!\CPU|id_stage|data_b|Mux8~8_combout  & ((\CPU|id_stage|data_b|Mux8~3_combout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux8~8_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux8~10_combout ),
	.datac(\CPU|id_stage|data_b|Mux8~3_combout ),
	.datad(\CPU|id_stage|data_b|Mux8~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~11 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~16_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~2_combout ) # ((\CPU|id_stage|data_b|Mux8~11_combout )))) # (!\CPU|id_stage|data_b|Mux6~3_combout  & (!\CPU|id_stage|data_b|Mux6~2_combout  & 
// (\CPU|id_stage|data_b|Mux8~15_combout )))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux8~15_combout ),
	.datad(\CPU|id_stage|data_b|Mux8~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~16 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~19_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux8~16_combout  & (\CPU|id_stage|data_b|Mux8~18_combout )) # (!\CPU|id_stage|data_b|Mux8~16_combout  & ((\CPU|id_stage|data_b|Mux8~1_combout ))))) # 
// (!\CPU|id_stage|data_b|Mux6~2_combout  & (((\CPU|id_stage|data_b|Mux8~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux8~18_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux8~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux8~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~19 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~20_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y [23])) # (!\CPU|id_stage|data_b|Mux6~1_combout ))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|data_b|Mux8~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y [23]),
	.datad(\CPU|id_stage|data_b|Mux8~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux8~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux8~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[23]~15_combout ))) # (!\CPU|id_stage|data_b|Mux8~20_combout  & (\CPU|em_reg|malu [23])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux8~20_combout ))))

	.dataa(\CPU|em_reg|malu [23]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[23]~15_combout ),
	.datad(\CPU|id_stage|data_b|Mux8~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux8~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux8 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N3
cycloneii_lcell_ff \CPU|de_reg|eb[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux8~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [23]));

// Location: LCCOMB_X25_Y20_N26
cycloneii_lcell_comb \CPU|em_reg|mb[23]~feeder (
// Equation(s):
// \CPU|em_reg|mb[23]~feeder_combout  = \CPU|de_reg|eb [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|eb [23]),
	.cin(gnd),
	.combout(\CPU|em_reg|mb[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|mb[23]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|mb[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N27
cycloneii_lcell_ff \CPU|em_reg|mb[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|mb[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [23]));

// Location: LCCOMB_X27_Y20_N20
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[20]~21 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[20]~21_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [20])

	.dataa(vcc),
	.datab(\CPU|em_reg|malu [7]),
	.datac(vcc),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[20]~21 .lut_mask = 16'h3300;
defparam \CPU|mem_stage|mem_io_mux|y[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][20]~regout ));

// Location: LCCOMB_X41_Y23_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~17_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[14][20]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[12][20]~regout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[12][20]~regout ),
	.datad(\CPU|id_stage|rf|register[14][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~17 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~18_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux11~17_combout  & (\CPU|id_stage|rf|register[15][20]~regout )) # (!\CPU|id_stage|data_b|Mux11~17_combout  & ((\CPU|id_stage|rf|register[13][20]~regout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux11~17_combout ))))

	.dataa(\CPU|id_stage|rf|register[15][20]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[13][20]~regout ),
	.datad(\CPU|id_stage|data_b|Mux11~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~18 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~0_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[9][20]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[8][20]~regout )))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[8][20]~regout ),
	.datad(\CPU|id_stage|rf|register[9][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~0 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~1_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux11~0_combout  & (\CPU|id_stage|rf|register[11][20]~regout )) # (!\CPU|id_stage|data_b|Mux11~0_combout  & ((\CPU|id_stage|rf|register[10][20]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux11~0_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[11][20]~regout ),
	.datac(\CPU|id_stage|data_b|Mux11~0_combout ),
	.datad(\CPU|id_stage|rf|register[10][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~1 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~9_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[23][20]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[19][20]~regout )))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[19][20]~regout ),
	.datad(\CPU|id_stage|rf|register[23][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~9 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~10_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux11~9_combout  & (\CPU|id_stage|rf|register[31][20]~regout )) # (!\CPU|id_stage|data_b|Mux11~9_combout  & ((\CPU|id_stage|rf|register[27][20]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux11~9_combout ))))

	.dataa(\CPU|id_stage|rf|register[31][20]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|data_b|Mux11~9_combout ),
	.datad(\CPU|id_stage|rf|register[27][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~10 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][20]~regout ));

// Location: LCFF_X42_Y20_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[20]~22_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][20]~regout ));

// Location: LCCOMB_X42_Y20_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~6_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][20]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[16][20]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[24][20]~regout ),
	.datad(\CPU|id_stage|rf|register[16][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~6 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux11~6_combout  & ((\CPU|id_stage|rf|register[28][20]~regout ))) # (!\CPU|id_stage|data_b|Mux11~6_combout  & (\CPU|id_stage|rf|register[20][20]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux11~6_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[20][20]~regout ),
	.datac(\CPU|id_stage|rf|register[28][20]~regout ),
	.datad(\CPU|id_stage|data_b|Mux11~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~7 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~4_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[26][20]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[18][20]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[26][20]~regout ),
	.datad(\CPU|id_stage|rf|register[18][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~4 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux11~4_combout  & ((\CPU|id_stage|rf|register[30][20]~regout ))) # (!\CPU|id_stage|data_b|Mux11~4_combout  & (\CPU|id_stage|rf|register[22][20]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux11~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][20]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|data_b|Mux11~4_combout ),
	.datad(\CPU|id_stage|rf|register[30][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~5 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_b|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~8_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|data_b|Mux11~5_combout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|data_b|Mux11~7_combout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux11~7_combout ),
	.datad(\CPU|id_stage|data_b|Mux11~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~8 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~2_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[21][20]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & ((\CPU|id_stage|rf|register[17][20]~regout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[21][20]~regout ),
	.datad(\CPU|id_stage|rf|register[17][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~2 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux11~2_combout  & (\CPU|id_stage|rf|register[29][20]~regout )) # (!\CPU|id_stage|data_b|Mux11~2_combout  & ((\CPU|id_stage|rf|register[25][20]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux11~2_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[29][20]~regout ),
	.datac(\CPU|id_stage|rf|register[25][20]~regout ),
	.datad(\CPU|id_stage|data_b|Mux11~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~3 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux11~8_combout  & (\CPU|id_stage|data_b|Mux11~10_combout )) # (!\CPU|id_stage|data_b|Mux11~8_combout  & ((\CPU|id_stage|data_b|Mux11~3_combout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux11~8_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux11~10_combout ),
	.datac(\CPU|id_stage|data_b|Mux11~8_combout ),
	.datad(\CPU|id_stage|data_b|Mux11~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~11 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~12_combout  = (\CPU|inst_reg|inst [17] & (((\CPU|inst_reg|inst [16]) # (\CPU|id_stage|rf|register[6][20]~regout )))) # (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[4][20]~regout  & (!\CPU|inst_reg|inst [16])))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[4][20]~regout ),
	.datac(\CPU|inst_reg|inst [16]),
	.datad(\CPU|id_stage|rf|register[6][20]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~12 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_b|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~13_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux11~12_combout  & ((\CPU|id_stage|rf|register[7][20]~regout ))) # (!\CPU|id_stage|data_b|Mux11~12_combout  & (\CPU|id_stage|rf|register[5][20]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux11~12_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[5][20]~regout ),
	.datac(\CPU|id_stage|rf|register[7][20]~regout ),
	.datad(\CPU|id_stage|data_b|Mux11~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~14_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux6~4_combout ) # ((\CPU|id_stage|data_b|Mux11~13_combout )))) # (!\CPU|id_stage|data_b|Mux6~5_combout  & (!\CPU|id_stage|data_b|Mux6~4_combout  & 
// (\CPU|id_stage|rf|register[1][20]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[1][20]~regout ),
	.datad(\CPU|id_stage|data_b|Mux11~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~14 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~15_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux11~14_combout  & (\CPU|id_stage|rf|register[3][20]~regout )) # (!\CPU|id_stage|data_b|Mux11~14_combout  & ((\CPU|id_stage|rf|register[2][20]~regout 
// ))))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux11~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[3][20]~regout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[2][20]~regout ),
	.datad(\CPU|id_stage|data_b|Mux11~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~15 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~16_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & (\CPU|id_stage|data_b|Mux6~3_combout )) # (!\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux6~3_combout  & (\CPU|id_stage|data_b|Mux11~11_combout )) # 
// (!\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux11~15_combout )))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux11~11_combout ),
	.datad(\CPU|id_stage|data_b|Mux11~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~16 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~19_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux11~16_combout  & (\CPU|id_stage|data_b|Mux11~18_combout )) # (!\CPU|id_stage|data_b|Mux11~16_combout  & ((\CPU|id_stage|data_b|Mux11~1_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~2_combout  & (((\CPU|id_stage|data_b|Mux11~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux11~18_combout ),
	.datac(\CPU|id_stage|data_b|Mux11~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux11~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~20_combout  = (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y [20])) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// ((\CPU|id_stage|data_b|Mux11~19_combout ))))) # (!\CPU|id_stage|data_b|Mux6~1_combout  & (\CPU|id_stage|fw_instance|fwdb[0]~5_combout ))

	.dataa(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datab(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y [20]),
	.datad(\CPU|id_stage|data_b|Mux11~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11~20 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux11~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux11~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux11~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[20]~21_combout ))) # (!\CPU|id_stage|data_b|Mux11~20_combout  & (\CPU|em_reg|malu [20])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux11~20_combout ))))

	.dataa(\CPU|em_reg|malu [20]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[20]~21_combout ),
	.datad(\CPU|id_stage|data_b|Mux11~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux11~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux11 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N13
cycloneii_lcell_ff \CPU|de_reg|eb[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux11~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [20]));

// Location: LCFF_X25_Y20_N11
cycloneii_lcell_ff \CPU|em_reg|mb[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [20]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [20]));

// Location: LCCOMB_X34_Y20_N2
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[12]~27 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[12]~27_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|em_reg|malu [7]),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[12]~27 .lut_mask = 16'h0F00;
defparam \CPU|mem_stage|mem_io_mux|y[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N17
cycloneii_lcell_ff \CPU|mw_reg|walu[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [12]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [12]));

// Location: LCCOMB_X36_Y20_N16
cycloneii_lcell_comb \CPU|wb_stage|y[12]~28 (
// Equation(s):
// \CPU|wb_stage|y[12]~28_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [12])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [12])))

	.dataa(\CPU|mw_reg|wmo [12]),
	.datab(vcc),
	.datac(\CPU|mw_reg|walu [12]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[12]~28 .lut_mask = 16'hAAF0;
defparam \CPU|wb_stage|y[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N28
cycloneii_lcell_comb \CPU|id_stage|rf|register[11][12]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[11][12]~feeder_combout  = \CPU|wb_stage|y[12]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[12]~28_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[11][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[11][12]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[11][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[11][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][12]~regout ));

// Location: LCCOMB_X45_Y19_N28
cycloneii_lcell_comb \CPU|id_stage|rf|register[9][12]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[9][12]~feeder_combout  = \CPU|wb_stage|y[12]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[12]~28_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[9][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[9][12]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[9][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[9][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][12]~regout ));

// Location: LCCOMB_X45_Y15_N2
cycloneii_lcell_comb \CPU|id_stage|rf|register[10][12]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[10][12]~feeder_combout  = \CPU|wb_stage|y[12]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[12]~28_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[10][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[10][12]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[10][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y15_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[10][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][12]~regout ));

// Location: LCCOMB_X45_Y23_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[8][12]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[8][12]~feeder_combout  = \CPU|wb_stage|y[12]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[12]~28_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[8][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[8][12]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[8][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[8][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][12]~regout ));

// Location: LCCOMB_X45_Y23_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~10_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & (\CPU|id_stage|rf|register[10][12]~regout )) # (!\CPU|inst_reg|inst [22] & 
// ((\CPU|id_stage|rf|register[8][12]~regout )))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[10][12]~regout ),
	.datad(\CPU|id_stage|rf|register[8][12]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~10 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux19~10_combout  & (\CPU|id_stage|rf|register[11][12]~regout )) # (!\CPU|id_stage|data_a|Mux19~10_combout  & ((\CPU|id_stage|rf|register[9][12]~regout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux19~10_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[11][12]~regout ),
	.datac(\CPU|id_stage|rf|register[9][12]~regout ),
	.datad(\CPU|id_stage|data_a|Mux19~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~11 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][12]~regout ));

// Location: LCFF_X41_Y18_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][12]~regout ));

// Location: LCFF_X41_Y18_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][12]~regout ));

// Location: LCFF_X42_Y18_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][12]~regout ));

// Location: LCCOMB_X41_Y18_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~12_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[5][12]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[4][12]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[5][12]~regout ),
	.datad(\CPU|id_stage|rf|register[4][12]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~12 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~13_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux19~12_combout  & ((\CPU|id_stage|rf|register[7][12]~regout ))) # (!\CPU|id_stage|data_a|Mux19~12_combout  & (\CPU|id_stage|rf|register[6][12]~regout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux19~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[6][12]~regout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[7][12]~regout ),
	.datad(\CPU|id_stage|data_a|Mux19~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~13 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][12]~regout ));

// Location: LCFF_X40_Y21_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][12]~regout ));

// Location: LCCOMB_X40_Y21_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~14_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & (((\CPU|id_stage|data_a|Mux7~3_combout )))) # (!\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|rf|register[2][12]~regout ))) 
// # (!\CPU|id_stage|data_a|Mux7~3_combout  & (\CPU|id_stage|rf|register[1][12]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|rf|register[1][12]~regout ),
	.datac(\CPU|id_stage|rf|register[2][12]~regout ),
	.datad(\CPU|id_stage|data_a|Mux7~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~14 .lut_mask = 16'hFA44;
defparam \CPU|id_stage|data_a|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~15_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux19~14_combout  & (\CPU|id_stage|rf|register[3][12]~regout )) # (!\CPU|id_stage|data_a|Mux19~14_combout  & ((\CPU|id_stage|data_a|Mux19~13_combout 
// ))))) # (!\CPU|id_stage|data_a|Mux7~2_combout  & (((\CPU|id_stage|data_a|Mux19~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|rf|register[3][12]~regout ),
	.datac(\CPU|id_stage|data_a|Mux19~13_combout ),
	.datad(\CPU|id_stage|data_a|Mux19~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~15 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~16_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux7~1_combout )) # (!\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux7~1_combout  & (\CPU|id_stage|data_a|Mux19~11_combout )) # 
// (!\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux19~15_combout )))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux19~11_combout ),
	.datad(\CPU|id_stage|data_a|Mux19~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~16 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][12]~regout ));

// Location: LCCOMB_X49_Y20_N4
cycloneii_lcell_comb \CPU|id_stage|rf|register[23][12]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[23][12]~feeder_combout  = \CPU|wb_stage|y[12]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[12]~28_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[23][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[23][12]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[23][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[23][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][12]~regout ));

// Location: LCFF_X48_Y20_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][12]~regout ));

// Location: LCCOMB_X49_Y20_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~7_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[23][12]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[19][12]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[23][12]~regout ),
	.datad(\CPU|id_stage|rf|register[19][12]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~7 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~8_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux19~7_combout  & ((\CPU|id_stage|rf|register[31][12]~regout ))) # (!\CPU|id_stage|data_a|Mux19~7_combout  & (\CPU|id_stage|rf|register[27][12]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux19~7_combout ))))

	.dataa(\CPU|id_stage|rf|register[27][12]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[31][12]~regout ),
	.datad(\CPU|id_stage|data_a|Mux19~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~8 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y18_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][12]~regout ));

// Location: LCFF_X47_Y18_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][12]~regout ));

// Location: LCCOMB_X48_Y18_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][12]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][12]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[21][12]~regout ),
	.datad(\CPU|id_stage|rf|register[17][12]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y18_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][12]~regout ));

// Location: LCCOMB_X46_Y18_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[29][12]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[29][12]~feeder_combout  = \CPU|wb_stage|y[12]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[12]~28_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[29][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[29][12]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[29][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[29][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][12]~regout ));

// Location: LCCOMB_X49_Y18_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux19~2_combout  & ((\CPU|id_stage|rf|register[29][12]~regout ))) # (!\CPU|id_stage|data_a|Mux19~2_combout  & (\CPU|id_stage|rf|register[25][12]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|data_a|Mux19~2_combout ))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|data_a|Mux19~2_combout ),
	.datac(\CPU|id_stage|rf|register[25][12]~regout ),
	.datad(\CPU|id_stage|rf|register[29][12]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~3 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_a|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[28][12]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[28][12]~feeder_combout  = \CPU|wb_stage|y[12]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[12]~28_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[28][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[28][12]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[28][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y20_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[28][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][12]~regout ));

// Location: LCFF_X38_Y21_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][12]~regout ));

// Location: LCFF_X40_Y22_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][12]~regout ));

// Location: LCFF_X40_Y22_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][12]~regout ));

// Location: LCCOMB_X40_Y22_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~4_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[24][12]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[16][12]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[24][12]~regout ),
	.datad(\CPU|id_stage|rf|register[16][12]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~4 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux19~4_combout  & (\CPU|id_stage|rf|register[28][12]~regout )) # (!\CPU|id_stage|data_a|Mux19~4_combout  & ((\CPU|id_stage|rf|register[20][12]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux19~4_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[28][12]~regout ),
	.datac(\CPU|id_stage|rf|register[20][12]~regout ),
	.datad(\CPU|id_stage|data_a|Mux19~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~5 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~6_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|data_a|Mux19~3_combout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|data_a|Mux19~5_combout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux19~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux19~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~6 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~9_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux19~6_combout  & ((\CPU|id_stage|data_a|Mux19~8_combout ))) # (!\CPU|id_stage|data_a|Mux19~6_combout  & (\CPU|id_stage|data_a|Mux19~1_combout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux19~6_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux19~1_combout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux19~8_combout ),
	.datad(\CPU|id_stage|data_a|Mux19~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~9 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~19_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux19~16_combout  & (\CPU|id_stage|data_a|Mux19~18_combout )) # (!\CPU|id_stage|data_a|Mux19~16_combout  & ((\CPU|id_stage|data_a|Mux19~9_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~0_combout  & (((\CPU|id_stage|data_a|Mux19~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux19~18_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux19~16_combout ),
	.datad(\CPU|id_stage|data_a|Mux19~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~19 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_a|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~20_combout  = (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y[12]~258_combout )) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// ((\CPU|id_stage|data_a|Mux19~19_combout ))))) # (!\CPU|id_stage|data_a|Mux7~5_combout  & (((\CPU|id_stage|fw_instance|fwda[0]~5_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[12]~258_combout ),
	.datac(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux19~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19~20 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux19~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux19~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux19~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[12]~27_combout ))) # (!\CPU|id_stage|data_a|Mux19~20_combout  & (\CPU|em_reg|malu [12])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux19~20_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datab(\CPU|em_reg|malu [12]),
	.datac(\CPU|mem_stage|mem_io_mux|y[12]~27_combout ),
	.datad(\CPU|id_stage|data_a|Mux19~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux19~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux19 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N11
cycloneii_lcell_ff \CPU|de_reg|ea[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux19~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [12]));

// Location: LCCOMB_X36_Y21_N18
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[12]~28 (
// Equation(s):
// \CPU|exe_stage|muxa|y[12]~28_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [12])

	.dataa(vcc),
	.datab(\CPU|de_reg|eshift~regout ),
	.datac(vcc),
	.datad(\CPU|de_reg|ea [12]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[12]~28 .lut_mask = 16'h3300;
defparam \CPU|exe_stage|muxa|y[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N25
cycloneii_lcell_ff \CPU|mw_reg|wmo[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[8]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [8]));

// Location: LCCOMB_X37_Y22_N0
cycloneii_lcell_comb \CPU|wb_stage|y[8]~21 (
// Equation(s):
// \CPU|wb_stage|y[8]~21_combout  = (\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|wmo [8]))) # (!\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|walu [8]))

	.dataa(\CPU|mw_reg|walu [8]),
	.datab(vcc),
	.datac(\CPU|mw_reg|wmo [8]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[8]~21 .lut_mask = 16'hF0AA;
defparam \CPU|wb_stage|y[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|wb_stage|y[8]~21_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][8]~regout ));

// Location: LCCOMB_X37_Y23_N26
cycloneii_lcell_comb \CPU|id_stage|rf|register[13][8]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[13][8]~feeder_combout  = \CPU|wb_stage|y[8]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[8]~21_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[13][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[13][8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[13][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[13][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][8]~regout ));

// Location: LCCOMB_X41_Y23_N10
cycloneii_lcell_comb \CPU|id_stage|rf|register[12][8]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[12][8]~feeder_combout  = \CPU|wb_stage|y[8]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[8]~21_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[12][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[12][8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[12][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[12][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][8]~regout ));

// Location: LCCOMB_X37_Y21_N10
cycloneii_lcell_comb \CPU|id_stage|rf|register[14][8]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[14][8]~feeder_combout  = \CPU|wb_stage|y[8]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[8]~21_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[14][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[14][8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[14][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[14][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][8]~regout ));

// Location: LCCOMB_X37_Y21_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~17_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[14][8]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[12][8]~regout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[12][8]~regout ),
	.datad(\CPU|id_stage|rf|register[14][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~17 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~18_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux23~17_combout  & (\CPU|id_stage|rf|register[15][8]~regout )) # (!\CPU|id_stage|data_a|Mux23~17_combout  & ((\CPU|id_stage|rf|register[13][8]~regout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux23~17_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[15][8]~regout ),
	.datac(\CPU|id_stage|rf|register[13][8]~regout ),
	.datad(\CPU|id_stage|data_a|Mux23~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y14_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][8]~regout ));

// Location: LCFF_X40_Y18_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][8]~regout ));

// Location: LCFF_X41_Y14_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][8]~regout ));

// Location: LCFF_X41_Y18_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][8]~regout ));

// Location: LCFF_X42_Y15_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][8]~regout ));

// Location: LCFF_X42_Y15_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][8]~regout ));

// Location: LCCOMB_X42_Y15_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~12_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[6][8]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[4][8]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[6][8]~regout ),
	.datad(\CPU|id_stage|rf|register[4][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~12 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~13_combout  = (\CPU|id_stage|data_a|Mux23~12_combout  & (((\CPU|id_stage|rf|register[7][8]~regout ) # (!\CPU|inst_reg|inst [21])))) # (!\CPU|id_stage|data_a|Mux23~12_combout  & (\CPU|id_stage|rf|register[5][8]~regout  & 
// ((\CPU|inst_reg|inst [21]))))

	.dataa(\CPU|id_stage|rf|register[5][8]~regout ),
	.datab(\CPU|id_stage|rf|register[7][8]~regout ),
	.datac(\CPU|id_stage|data_a|Mux23~12_combout ),
	.datad(\CPU|inst_reg|inst [21]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~13 .lut_mask = 16'hCAF0;
defparam \CPU|id_stage|data_a|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & (\CPU|id_stage|data_a|Mux7~2_combout )) # (!\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux23~13_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|rf|register[1][8]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[1][8]~regout ),
	.datad(\CPU|id_stage|data_a|Mux23~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~15_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux23~14_combout  & ((\CPU|id_stage|rf|register[3][8]~regout ))) # (!\CPU|id_stage|data_a|Mux23~14_combout  & (\CPU|id_stage|rf|register[2][8]~regout 
// )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux23~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|rf|register[2][8]~regout ),
	.datac(\CPU|id_stage|rf|register[3][8]~regout ),
	.datad(\CPU|id_stage|data_a|Mux23~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~15 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][8]~regout ));

// Location: LCCOMB_X45_Y22_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[23][8]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[23][8]~feeder_combout  = \CPU|wb_stage|y[8]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[8]~21_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[23][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[23][8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[23][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[23][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][8]~regout ));

// Location: LCFF_X46_Y22_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][8]~regout ));

// Location: LCCOMB_X45_Y22_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~9_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[23][8]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[19][8]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[23][8]~regout ),
	.datad(\CPU|id_stage|rf|register[19][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~9 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][8]~regout ));

// Location: LCCOMB_X45_Y22_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~10_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux23~9_combout  & (\CPU|id_stage|rf|register[31][8]~regout )) # (!\CPU|id_stage|data_a|Mux23~9_combout  & ((\CPU|id_stage|rf|register[27][8]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux23~9_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[31][8]~regout ),
	.datac(\CPU|id_stage|data_a|Mux23~9_combout ),
	.datad(\CPU|id_stage|rf|register[27][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~10 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y18_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][8]~regout ));

// Location: LCFF_X48_Y18_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][8]~regout ));

// Location: LCFF_X49_Y18_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][8]~regout ));

// Location: LCCOMB_X48_Y18_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][8]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][8]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[21][8]~regout ),
	.datad(\CPU|id_stage|rf|register[17][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux23~2_combout  & (\CPU|id_stage|rf|register[29][8]~regout )) # (!\CPU|id_stage|data_a|Mux23~2_combout  & ((\CPU|id_stage|rf|register[25][8]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux23~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[29][8]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[25][8]~regout ),
	.datad(\CPU|id_stage|data_a|Mux23~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~3 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N30
cycloneii_lcell_comb \CPU|id_stage|rf|register[26][8]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[26][8]~feeder_combout  = \CPU|wb_stage|y[8]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[8]~21_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[26][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[26][8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[26][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y18_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[26][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][8]~regout ));

// Location: LCCOMB_X45_Y18_N6
cycloneii_lcell_comb \CPU|id_stage|rf|register[18][8]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[18][8]~feeder_combout  = \CPU|wb_stage|y[8]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[8]~21_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[18][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[18][8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[18][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[18][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][8]~regout ));

// Location: LCCOMB_X44_Y18_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~4_combout  = (\CPU|inst_reg|inst [23] & (((\CPU|inst_reg|inst [24])))) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[26][8]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[18][8]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[26][8]~regout ),
	.datac(\CPU|inst_reg|inst [24]),
	.datad(\CPU|id_stage|rf|register[18][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~4 .lut_mask = 16'hE5E0;
defparam \CPU|id_stage|data_a|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y16_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][8]~regout ));

// Location: LCCOMB_X44_Y18_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux23~4_combout  & (\CPU|id_stage|rf|register[30][8]~regout )) # (!\CPU|id_stage|data_a|Mux23~4_combout  & ((\CPU|id_stage|rf|register[22][8]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux23~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[30][8]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|data_a|Mux23~4_combout ),
	.datad(\CPU|id_stage|rf|register[22][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~5 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_a|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][8]~regout ));

// Location: LCCOMB_X44_Y19_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[20][8]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[20][8]~feeder_combout  = \CPU|wb_stage|y[8]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[8]~21_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[20][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[20][8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[20][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[20][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][8]~regout ));

// Location: LCFF_X40_Y22_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][8]~regout ));

// Location: LCFF_X40_Y22_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][8]~regout ));

// Location: LCCOMB_X40_Y22_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~6_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[24][8]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[16][8]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[24][8]~regout ),
	.datad(\CPU|id_stage|rf|register[16][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~6 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux23~6_combout  & (\CPU|id_stage|rf|register[28][8]~regout )) # (!\CPU|id_stage|data_a|Mux23~6_combout  & ((\CPU|id_stage|rf|register[20][8]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux23~6_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[28][8]~regout ),
	.datac(\CPU|id_stage|rf|register[20][8]~regout ),
	.datad(\CPU|id_stage|data_a|Mux23~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~7 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~8_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|data_a|Mux23~5_combout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux23~7_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux23~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux23~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~8 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux23~8_combout  & (\CPU|id_stage|data_a|Mux23~10_combout )) # (!\CPU|id_stage|data_a|Mux23~8_combout  & ((\CPU|id_stage|data_a|Mux23~3_combout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux23~8_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|data_a|Mux23~10_combout ),
	.datac(\CPU|id_stage|data_a|Mux23~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux23~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~11 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~16_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & (\CPU|id_stage|data_a|Mux7~0_combout )) # (!\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux23~11_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux23~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux23~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux23~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~16 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~19_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux23~16_combout  & ((\CPU|id_stage|data_a|Mux23~18_combout ))) # (!\CPU|id_stage|data_a|Mux23~16_combout  & (\CPU|id_stage|data_a|Mux23~1_combout )))) 
// # (!\CPU|id_stage|data_a|Mux7~1_combout  & (((\CPU|id_stage|data_a|Mux23~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux23~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux23~18_combout ),
	.datac(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux23~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~19 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_a|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~20_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & ((\CPU|exe_stage|judge_ealu|y[8]~218_combout ) # ((!\CPU|id_stage|data_a|Mux7~5_combout )))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (((\CPU|id_stage|data_a|Mux7~5_combout  & \CPU|id_stage|data_a|Mux23~19_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[8]~218_combout ),
	.datab(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datac(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux23~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23~20 .lut_mask = 16'hBC8C;
defparam \CPU|id_stage|data_a|Mux23~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux23 (
// Equation(s):
// \CPU|id_stage|data_a|Mux23~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux23~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[8]~20_combout ))) # (!\CPU|id_stage|data_a|Mux23~20_combout  & (\CPU|em_reg|malu [8])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux23~20_combout ))))

	.dataa(\CPU|em_reg|malu [8]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[8]~20_combout ),
	.datad(\CPU|id_stage|data_a|Mux23~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux23~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux23 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneii_lcell_comb \CPU|de_reg|ea[8]~feeder (
// Equation(s):
// \CPU|de_reg|ea[8]~feeder_combout  = \CPU|id_stage|data_a|Mux23~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|data_a|Mux23~combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|ea[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|ea[8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|ea[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N13
cycloneii_lcell_ff \CPU|de_reg|ea[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|ea[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [8]));

// Location: LCCOMB_X28_Y21_N2
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[8]~31 (
// Equation(s):
// \CPU|exe_stage|muxa|y[8]~31_combout  = (\CPU|de_reg|ea [8] & !\CPU|de_reg|eshift~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [8]),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[8]~31 .lut_mask = 16'h00F0;
defparam \CPU|exe_stage|muxa|y[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N23
cycloneii_lcell_ff \CPU|de_reg|ea[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux24~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [7]));

// Location: LCCOMB_X30_Y20_N8
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[7]~5 (
// Equation(s):
// \CPU|exe_stage|muxa|y[7]~5_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [7]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[7]~5 .lut_mask = 16'h0F00;
defparam \CPU|exe_stage|muxa|y[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N25
cycloneii_lcell_ff \CPU|de_reg|ea[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux25~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [6]));

// Location: LCCOMB_X30_Y20_N22
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[6]~6 (
// Equation(s):
// \CPU|exe_stage|muxa|y[6]~6_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [6]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[6]~6 .lut_mask = 16'h0F00;
defparam \CPU|exe_stage|muxa|y[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~2_combout  = (\CPU|exe_stage|muxb|y[1]~3_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|pipe_alu|Add0~1  & VCC)) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (!\CPU|exe_stage|pipe_alu|Add0~1 )))) # 
// (!\CPU|exe_stage|muxb|y[1]~3_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & (!\CPU|exe_stage|pipe_alu|Add0~1 )) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|pipe_alu|Add0~1 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add0~3  = CARRY((\CPU|exe_stage|muxb|y[1]~3_combout  & (!\CPU|exe_stage|muxa|y[1]~1_combout  & !\CPU|exe_stage|pipe_alu|Add0~1 )) # (!\CPU|exe_stage|muxb|y[1]~3_combout  & ((!\CPU|exe_stage|pipe_alu|Add0~1 ) # 
// (!\CPU|exe_stage|muxa|y[1]~1_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[1]~3_combout ),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~1 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~2_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~3 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~2 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~4 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~4_combout  = ((\CPU|exe_stage|muxb|y[2]~0_combout  $ (\CPU|exe_stage|muxa|y[2]~2_combout  $ (!\CPU|exe_stage|pipe_alu|Add0~3 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add0~5  = CARRY((\CPU|exe_stage|muxb|y[2]~0_combout  & ((\CPU|exe_stage|muxa|y[2]~2_combout ) # (!\CPU|exe_stage|pipe_alu|Add0~3 ))) # (!\CPU|exe_stage|muxb|y[2]~0_combout  & (\CPU|exe_stage|muxa|y[2]~2_combout  & 
// !\CPU|exe_stage|pipe_alu|Add0~3 )))

	.dataa(\CPU|exe_stage|muxb|y[2]~0_combout ),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~3 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~4_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~5 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~4 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~6 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~6_combout  = (\CPU|exe_stage|muxb|y[3]~1_combout  & ((\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|pipe_alu|Add0~5  & VCC)) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & (!\CPU|exe_stage|pipe_alu|Add0~5 )))) # 
// (!\CPU|exe_stage|muxb|y[3]~1_combout  & ((\CPU|exe_stage|muxa|y[3]~3_combout  & (!\CPU|exe_stage|pipe_alu|Add0~5 )) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|pipe_alu|Add0~5 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add0~7  = CARRY((\CPU|exe_stage|muxb|y[3]~1_combout  & (!\CPU|exe_stage|muxa|y[3]~3_combout  & !\CPU|exe_stage|pipe_alu|Add0~5 )) # (!\CPU|exe_stage|muxb|y[3]~1_combout  & ((!\CPU|exe_stage|pipe_alu|Add0~5 ) # 
// (!\CPU|exe_stage|muxa|y[3]~3_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[3]~1_combout ),
	.datab(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~5 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~6_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~7 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~6 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~16 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~16_combout  = ((\CPU|exe_stage|muxb|y[8]~11_combout  $ (\CPU|exe_stage|muxa|y[8]~31_combout  $ (!\CPU|exe_stage|pipe_alu|Add0~15 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add0~17  = CARRY((\CPU|exe_stage|muxb|y[8]~11_combout  & ((\CPU|exe_stage|muxa|y[8]~31_combout ) # (!\CPU|exe_stage|pipe_alu|Add0~15 ))) # (!\CPU|exe_stage|muxb|y[8]~11_combout  & (\CPU|exe_stage|muxa|y[8]~31_combout  & 
// !\CPU|exe_stage|pipe_alu|Add0~15 )))

	.dataa(\CPU|exe_stage|muxb|y[8]~11_combout ),
	.datab(\CPU|exe_stage|muxa|y[8]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~15 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~16_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~17 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~16 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~18 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~18_combout  = (\CPU|exe_stage|muxa|y[9]~8_combout  & ((\CPU|exe_stage|muxb|y[9]~12_combout  & (\CPU|exe_stage|pipe_alu|Add0~17  & VCC)) # (!\CPU|exe_stage|muxb|y[9]~12_combout  & (!\CPU|exe_stage|pipe_alu|Add0~17 )))) # 
// (!\CPU|exe_stage|muxa|y[9]~8_combout  & ((\CPU|exe_stage|muxb|y[9]~12_combout  & (!\CPU|exe_stage|pipe_alu|Add0~17 )) # (!\CPU|exe_stage|muxb|y[9]~12_combout  & ((\CPU|exe_stage|pipe_alu|Add0~17 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add0~19  = CARRY((\CPU|exe_stage|muxa|y[9]~8_combout  & (!\CPU|exe_stage|muxb|y[9]~12_combout  & !\CPU|exe_stage|pipe_alu|Add0~17 )) # (!\CPU|exe_stage|muxa|y[9]~8_combout  & ((!\CPU|exe_stage|pipe_alu|Add0~17 ) # 
// (!\CPU|exe_stage|muxb|y[9]~12_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[9]~8_combout ),
	.datab(\CPU|exe_stage|muxb|y[9]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~17 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~18_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~19 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~18 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~20 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~20_combout  = ((\CPU|exe_stage|muxa|y[10]~30_combout  $ (\CPU|exe_stage|muxb|y[10]~10_combout  $ (!\CPU|exe_stage|pipe_alu|Add0~19 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add0~21  = CARRY((\CPU|exe_stage|muxa|y[10]~30_combout  & ((\CPU|exe_stage|muxb|y[10]~10_combout ) # (!\CPU|exe_stage|pipe_alu|Add0~19 ))) # (!\CPU|exe_stage|muxa|y[10]~30_combout  & (\CPU|exe_stage|muxb|y[10]~10_combout  & 
// !\CPU|exe_stage|pipe_alu|Add0~19 )))

	.dataa(\CPU|exe_stage|muxa|y[10]~30_combout ),
	.datab(\CPU|exe_stage|muxb|y[10]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~19 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~20_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~21 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~20 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~26 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~26_combout  = (\CPU|exe_stage|muxa|y[13]~27_combout  & ((\CPU|exe_stage|muxb|y[13]~15_combout  & (\CPU|exe_stage|pipe_alu|Add0~25  & VCC)) # (!\CPU|exe_stage|muxb|y[13]~15_combout  & (!\CPU|exe_stage|pipe_alu|Add0~25 )))) # 
// (!\CPU|exe_stage|muxa|y[13]~27_combout  & ((\CPU|exe_stage|muxb|y[13]~15_combout  & (!\CPU|exe_stage|pipe_alu|Add0~25 )) # (!\CPU|exe_stage|muxb|y[13]~15_combout  & ((\CPU|exe_stage|pipe_alu|Add0~25 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add0~27  = CARRY((\CPU|exe_stage|muxa|y[13]~27_combout  & (!\CPU|exe_stage|muxb|y[13]~15_combout  & !\CPU|exe_stage|pipe_alu|Add0~25 )) # (!\CPU|exe_stage|muxa|y[13]~27_combout  & ((!\CPU|exe_stage|pipe_alu|Add0~25 ) # 
// (!\CPU|exe_stage|muxb|y[13]~15_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[13]~27_combout ),
	.datab(\CPU|exe_stage|muxb|y[13]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~25 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~26_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~27 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~26 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add0~34 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add0~34_combout  = (\CPU|exe_stage|muxa|y[17]~22_combout  & ((\CPU|exe_stage|muxb|y[17]~32_combout  & (\CPU|exe_stage|pipe_alu|Add0~33  & VCC)) # (!\CPU|exe_stage|muxb|y[17]~32_combout  & (!\CPU|exe_stage|pipe_alu|Add0~33 )))) # 
// (!\CPU|exe_stage|muxa|y[17]~22_combout  & ((\CPU|exe_stage|muxb|y[17]~32_combout  & (!\CPU|exe_stage|pipe_alu|Add0~33 )) # (!\CPU|exe_stage|muxb|y[17]~32_combout  & ((\CPU|exe_stage|pipe_alu|Add0~33 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add0~35  = CARRY((\CPU|exe_stage|muxa|y[17]~22_combout  & (!\CPU|exe_stage|muxb|y[17]~32_combout  & !\CPU|exe_stage|pipe_alu|Add0~33 )) # (!\CPU|exe_stage|muxa|y[17]~22_combout  & ((!\CPU|exe_stage|pipe_alu|Add0~33 ) # 
// (!\CPU|exe_stage|muxb|y[17]~32_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[17]~22_combout ),
	.datab(\CPU|exe_stage|muxb|y[17]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add0~33 ),
	.combout(\CPU|exe_stage|pipe_alu|Add0~34_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add0~35 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add0~34 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~9 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~9_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxb|y[0]~2_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|muxb|y[1]~3_combout ))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[1]~3_combout ),
	.datad(\CPU|exe_stage|muxb|y[0]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~9 .lut_mask = 16'hFA50;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~44 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~44_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & (!\CPU|exe_stage|muxa|y[1]~1_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~9_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~44 .lut_mask = 16'h0C00;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[17]~226 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[17]~226_combout  = (\CPU|exe_stage|judge_ealu|y[21]~169_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~170_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~44_combout ))) # (!\CPU|exe_stage|judge_ealu|y[21]~170_combout  & 
// (\CPU|exe_stage|pipe_alu|s~155_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~169_combout  & (((!\CPU|exe_stage|judge_ealu|y[21]~170_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~155_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~169_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~44_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~170_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[17]~226_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[17]~226 .lut_mask = 16'hC0BB;
defparam \CPU|exe_stage|judge_ealu|y[17]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~124 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~124_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & (((\CPU|exe_stage|pipe_alu|ShiftLeft0~115_combout )))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~110_combout ) # 
// ((\CPU|exe_stage|pipe_alu|ShiftLeft0~111_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~110_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~115_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~111_combout ),
	.datad(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~124 .lut_mask = 16'hCCFA;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[17]~227 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[17]~227_combout  = (\CPU|exe_stage|pipe_alu|Mux30~0_combout  & ((\CPU|exe_stage|judge_ealu|y[17]~226_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~124_combout ))) # (!\CPU|exe_stage|judge_ealu|y[17]~226_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftLeft0~125_combout )))) # (!\CPU|exe_stage|pipe_alu|Mux30~0_combout  & (((\CPU|exe_stage|judge_ealu|y[17]~226_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~125_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Mux30~0_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[17]~226_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~124_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[17]~227_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[17]~227 .lut_mask = 16'hF838;
defparam \CPU|exe_stage|judge_ealu|y[17]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~81 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~81_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight1~42_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~30_combout )))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~42_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~81 .lut_mask = 16'hC480;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~91 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~91_combout  = (!\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|de_reg|eimm [31] & \CPU|de_reg|ealuimm~regout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~91 .lut_mask = 16'h3000;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~82 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~82_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~81_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~91_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~41_combout  & \CPU|exe_stage|muxa|y[2]~2_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~41_combout ),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~81_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~82 .lut_mask = 16'hFFF8;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~85 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~85_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~82_combout ))) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~84_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~84_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~82_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~85 .lut_mask = 16'hFC30;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[17]~229 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[17]~229_combout  = (\CPU|exe_stage|judge_ealu|y[21]~287_combout  & (((\CPU|exe_stage|judge_ealu|y[21]~286_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~85_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~287_combout  & 
// ((\CPU|exe_stage|muxb|y[1]~3_combout ) # ((!\CPU|exe_stage|judge_ealu|y[21]~286_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[1]~3_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~287_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~286_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~85_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[17]~229_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[17]~229 .lut_mask = 16'hE323;
defparam \CPU|exe_stage|judge_ealu|y[17]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~77 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~77_combout  = (\CPU|exe_stage|muxb|y[31]~9_combout ) # ((!\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~33_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~16_combout )))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~33_combout ),
	.datac(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~77 .lut_mask = 16'hF4F0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~78 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~78_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [31])) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~21_combout )))))

	.dataa(\CPU|de_reg|eb [31]),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~78 .lut_mask = 16'hB080;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~79 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~79_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~78_combout ) # ((!\CPU|exe_stage|muxa|y[2]~2_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~31_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~78_combout ),
	.datac(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~79 .lut_mask = 16'hCFCC;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~80 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~80_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~76_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight1~77_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight1~79_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~39_combout 
// )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~76_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~77_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~79_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~39_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~80 .lut_mask = 16'hFEEE;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[17]~230 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[17]~230_combout  = (\CPU|exe_stage|judge_ealu|y[6]~18_combout  & ((\CPU|exe_stage|judge_ealu|y[17]~229_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~80_combout ))) # (!\CPU|exe_stage|judge_ealu|y[17]~229_combout  & 
// (\CPU|exe_stage|muxb|y[31]~8_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~18_combout  & (((\CPU|exe_stage|judge_ealu|y[17]~229_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[17]~229_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~80_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[17]~230_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[17]~230 .lut_mask = 16'hF838;
defparam \CPU|exe_stage|judge_ealu|y[17]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~180 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~180_combout  = (\CPU|exe_stage|muxb|y[17]~32_combout ) # ((\CPU|de_reg|ea [17] & !\CPU|de_reg|eshift~regout ))

	.dataa(\CPU|de_reg|ea [17]),
	.datab(\CPU|de_reg|eshift~regout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|muxb|y[17]~32_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~180_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~180 .lut_mask = 16'hFF22;
defparam \CPU|exe_stage|pipe_alu|s~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~34 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~34_combout  = (\CPU|exe_stage|muxb|y[17]~32_combout  & ((\CPU|exe_stage|muxa|y[17]~22_combout  & (!\CPU|exe_stage|pipe_alu|Add1~33 )) # (!\CPU|exe_stage|muxa|y[17]~22_combout  & ((\CPU|exe_stage|pipe_alu|Add1~33 ) # (GND))))) 
// # (!\CPU|exe_stage|muxb|y[17]~32_combout  & ((\CPU|exe_stage|muxa|y[17]~22_combout  & (\CPU|exe_stage|pipe_alu|Add1~33  & VCC)) # (!\CPU|exe_stage|muxa|y[17]~22_combout  & (!\CPU|exe_stage|pipe_alu|Add1~33 ))))
// \CPU|exe_stage|pipe_alu|Add1~35  = CARRY((\CPU|exe_stage|muxb|y[17]~32_combout  & ((!\CPU|exe_stage|pipe_alu|Add1~33 ) # (!\CPU|exe_stage|muxa|y[17]~22_combout ))) # (!\CPU|exe_stage|muxb|y[17]~32_combout  & (!\CPU|exe_stage|muxa|y[17]~22_combout  & 
// !\CPU|exe_stage|pipe_alu|Add1~33 )))

	.dataa(\CPU|exe_stage|muxb|y[17]~32_combout ),
	.datab(\CPU|exe_stage|muxa|y[17]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~33 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~34_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~35 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~34 .lut_mask = 16'h692B;
defparam \CPU|exe_stage|pipe_alu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[17]~228 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[17]~228_combout  = (\CPU|exe_stage|judge_ealu|y[21]~106_combout  & (\CPU|exe_stage|judge_ealu|y[21]~117_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~106_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~117_combout  & 
// (\CPU|exe_stage|pipe_alu|s~180_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~117_combout  & ((\CPU|exe_stage|pipe_alu|Add1~34_combout )))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~180_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add1~34_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[17]~228_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[17]~228 .lut_mask = 16'hD9C8;
defparam \CPU|exe_stage|judge_ealu|y[17]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[17]~231 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[17]~231_combout  = (\CPU|exe_stage|judge_ealu|y[21]~106_combout  & ((\CPU|exe_stage|judge_ealu|y[17]~228_combout  & ((\CPU|exe_stage|judge_ealu|y[17]~230_combout ))) # (!\CPU|exe_stage|judge_ealu|y[17]~228_combout  & 
// (\CPU|exe_stage|judge_ealu|y[17]~227_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~106_combout  & (((\CPU|exe_stage|judge_ealu|y[17]~228_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[17]~227_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[17]~230_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[17]~228_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[17]~231_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[17]~231 .lut_mask = 16'hF588;
defparam \CPU|exe_stage|judge_ealu|y[17]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[17]~232 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[17]~232_combout  = (\CPU|exe_stage|judge_ealu|y[21]~178_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~177_combout  & (\CPU|exe_stage|ad4|y[17]~30_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~177_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[17]~231_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[21]~178_combout  & (((\CPU|exe_stage|judge_ealu|y[21]~177_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~178_combout ),
	.datab(\CPU|exe_stage|ad4|y[17]~30_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~177_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[17]~231_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[17]~232_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[17]~232 .lut_mask = 16'hDAD0;
defparam \CPU|exe_stage|judge_ealu|y[17]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[17] (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y [17] = (\CPU|exe_stage|judge_ealu|y[21]~168_combout  & (((\CPU|exe_stage|judge_ealu|y[17]~232_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~168_combout  & ((\CPU|exe_stage|judge_ealu|y[17]~232_combout  & 
// (\CPU|exe_stage|pipe_alu|s~179_combout )) # (!\CPU|exe_stage|judge_ealu|y[17]~232_combout  & ((\CPU|exe_stage|pipe_alu|Add0~34_combout )))))

	.dataa(\CPU|exe_stage|pipe_alu|s~179_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~168_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add0~34_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[17]~232_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y [17]),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[17] .lut_mask = 16'hEE30;
defparam \CPU|exe_stage|judge_ealu|y[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N31
cycloneii_lcell_ff \CPU|em_reg|malu[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y [17]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [17]));

// Location: LCFF_X34_Y20_N9
cycloneii_lcell_ff \CPU|mw_reg|walu[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [17]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [17]));

// Location: LCFF_X34_Y20_N1
cycloneii_lcell_ff \CPU|mw_reg|wmo[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|mem_stage|mem_io_mux|y[17]~22_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [17]));

// Location: LCCOMB_X34_Y20_N8
cycloneii_lcell_comb \CPU|wb_stage|y[17]~23 (
// Equation(s):
// \CPU|wb_stage|y[17]~23_combout  = (\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|wmo [17]))) # (!\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|walu [17]))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wm2reg~regout ),
	.datac(\CPU|mw_reg|walu [17]),
	.datad(\CPU|mw_reg|wmo [17]),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[17]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[17]~23 .lut_mask = 16'hFC30;
defparam \CPU|wb_stage|y[17]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[13][17]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[13][17]~feeder_combout  = \CPU|wb_stage|y[17]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[17]~23_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[13][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[13][17]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[13][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y15_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[13][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][17]~regout ));

// Location: LCFF_X44_Y13_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][17]~regout ));

// Location: LCCOMB_X43_Y15_N2
cycloneii_lcell_comb \CPU|id_stage|rf|register[14][17]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[14][17]~feeder_combout  = \CPU|wb_stage|y[17]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[17]~23_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[14][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[14][17]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[14][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y15_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[14][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][17]~regout ));

// Location: LCCOMB_X43_Y15_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~17_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[14][17]~regout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|rf|register[12][17]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[12][17]~regout ),
	.datad(\CPU|id_stage|rf|register[14][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~17 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][17]~regout ));

// Location: LCCOMB_X43_Y15_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~18_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux14~17_combout  & ((\CPU|id_stage|rf|register[15][17]~regout ))) # (!\CPU|id_stage|data_a|Mux14~17_combout  & (\CPU|id_stage|rf|register[13][17]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux14~17_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[13][17]~regout ),
	.datac(\CPU|id_stage|data_a|Mux14~17_combout ),
	.datad(\CPU|id_stage|rf|register[15][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~18 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_a|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[2][17]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[2][17]~feeder_combout  = \CPU|wb_stage|y[17]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[17]~23_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[2][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[2][17]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[2][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[2][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][17]~regout ));

// Location: LCCOMB_X40_Y21_N2
cycloneii_lcell_comb \CPU|id_stage|rf|register[1][17]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[1][17]~feeder_combout  = \CPU|wb_stage|y[17]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[17]~23_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[1][17]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[1][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][17]~regout ));

// Location: LCFF_X40_Y15_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][17]~regout ));

// Location: LCFF_X40_Y16_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][17]~regout ));

// Location: LCCOMB_X42_Y15_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[6][17]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[6][17]~feeder_combout  = \CPU|wb_stage|y[17]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[17]~23_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[6][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[6][17]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[6][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y15_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[6][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][17]~regout ));

// Location: LCFF_X40_Y16_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][17]~regout ));

// Location: LCCOMB_X40_Y16_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~12_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[6][17]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[4][17]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[6][17]~regout ),
	.datad(\CPU|id_stage|rf|register[4][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~12 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~13_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux14~12_combout  & ((\CPU|id_stage|rf|register[7][17]~regout ))) # (!\CPU|id_stage|data_a|Mux14~12_combout  & (\CPU|id_stage|rf|register[5][17]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux14~12_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[5][17]~regout ),
	.datac(\CPU|id_stage|rf|register[7][17]~regout ),
	.datad(\CPU|id_stage|data_a|Mux14~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~14_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & (((\CPU|id_stage|data_a|Mux7~3_combout ) # (\CPU|id_stage|data_a|Mux14~13_combout )))) # (!\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|rf|register[1][17]~regout  & 
// (!\CPU|id_stage|data_a|Mux7~3_combout )))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|rf|register[1][17]~regout ),
	.datac(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux14~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~14 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_a|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~15_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux14~14_combout  & (\CPU|id_stage|rf|register[3][17]~regout )) # (!\CPU|id_stage|data_a|Mux14~14_combout  & ((\CPU|id_stage|rf|register[2][17]~regout 
// ))))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux14~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[3][17]~regout ),
	.datab(\CPU|id_stage|rf|register[2][17]~regout ),
	.datac(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux14~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~15 .lut_mask = 16'hAFC0;
defparam \CPU|id_stage|data_a|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][17]~regout ));

// Location: LCFF_X46_Y19_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][17]~regout ));

// Location: LCCOMB_X48_Y18_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[21][17]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[21][17]~feeder_combout  = \CPU|wb_stage|y[17]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[17]~23_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[21][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[21][17]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[21][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y18_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[21][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][17]~regout ));

// Location: LCCOMB_X47_Y18_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[17][17]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[17][17]~feeder_combout  = \CPU|wb_stage|y[17]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[17]~23_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[17][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[17][17]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[17][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[17][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][17]~regout ));

// Location: LCCOMB_X48_Y18_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][17]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][17]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[21][17]~regout ),
	.datad(\CPU|id_stage|rf|register[17][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux14~2_combout  & ((\CPU|id_stage|rf|register[29][17]~regout ))) # (!\CPU|id_stage|data_a|Mux14~2_combout  & (\CPU|id_stage|rf|register[25][17]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux14~2_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[25][17]~regout ),
	.datac(\CPU|id_stage|rf|register[29][17]~regout ),
	.datad(\CPU|id_stage|data_a|Mux14~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~3 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N2
cycloneii_lcell_comb \CPU|id_stage|rf|register[22][17]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[22][17]~feeder_combout  = \CPU|wb_stage|y[17]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[17]~23_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[22][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[22][17]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[22][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[22][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][17]~regout ));

// Location: LCFF_X44_Y21_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][17]~regout ));

// Location: LCCOMB_X43_Y21_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[18][17]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[18][17]~feeder_combout  = \CPU|wb_stage|y[17]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[17]~23_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[18][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[18][17]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[18][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[18][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][17]~regout ));

// Location: LCFF_X46_Y20_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][17]~regout ));

// Location: LCCOMB_X43_Y21_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~4_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[26][17]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[18][17]~regout )))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[18][17]~regout ),
	.datad(\CPU|id_stage|rf|register[26][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~4 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux14~4_combout  & ((\CPU|id_stage|rf|register[30][17]~regout ))) # (!\CPU|id_stage|data_a|Mux14~4_combout  & (\CPU|id_stage|rf|register[22][17]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux14~4_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[22][17]~regout ),
	.datac(\CPU|id_stage|rf|register[30][17]~regout ),
	.datad(\CPU|id_stage|data_a|Mux14~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~5 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][17]~regout ));

// Location: LCFF_X41_Y21_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][17]~regout ));

// Location: LCFF_X42_Y22_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][17]~regout ));

// Location: LCCOMB_X41_Y21_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~6_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[24][17]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[16][17]~regout )))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[16][17]~regout ),
	.datad(\CPU|id_stage|rf|register[24][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux14~6_combout  & ((\CPU|id_stage|rf|register[28][17]~regout ))) # (!\CPU|id_stage|data_a|Mux14~6_combout  & (\CPU|id_stage|rf|register[20][17]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux14~6_combout ))))

	.dataa(\CPU|id_stage|rf|register[20][17]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[28][17]~regout ),
	.datad(\CPU|id_stage|data_a|Mux14~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~7 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~8_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|data_a|Mux14~5_combout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux14~7_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux14~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux14~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~8 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux14~8_combout  & (\CPU|id_stage|data_a|Mux14~10_combout )) # (!\CPU|id_stage|data_a|Mux14~8_combout  & ((\CPU|id_stage|data_a|Mux14~3_combout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux14~8_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux14~10_combout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux14~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux14~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~11 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~16_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux7~1_combout ) # ((\CPU|id_stage|data_a|Mux14~11_combout )))) # (!\CPU|id_stage|data_a|Mux7~0_combout  & (!\CPU|id_stage|data_a|Mux7~1_combout  & 
// (\CPU|id_stage|data_a|Mux14~15_combout )))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux14~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux14~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~16 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~19_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux14~16_combout  & ((\CPU|id_stage|data_a|Mux14~18_combout ))) # (!\CPU|id_stage|data_a|Mux14~16_combout  & (\CPU|id_stage|data_a|Mux14~1_combout )))) 
// # (!\CPU|id_stage|data_a|Mux7~1_combout  & (((\CPU|id_stage|data_a|Mux14~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux14~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux14~18_combout ),
	.datad(\CPU|id_stage|data_a|Mux14~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~19 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~20_combout  = (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y [17])) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// ((\CPU|id_stage|data_a|Mux14~19_combout ))))) # (!\CPU|id_stage|data_a|Mux7~5_combout  & (\CPU|id_stage|fw_instance|fwda[0]~5_combout ))

	.dataa(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datab(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y [17]),
	.datad(\CPU|id_stage|data_a|Mux14~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14~20 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_a|Mux14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux14~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux14~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[17]~22_combout ))) # (!\CPU|id_stage|data_a|Mux14~20_combout  & (\CPU|em_reg|malu [17])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux14~20_combout ))))

	.dataa(\CPU|em_reg|malu [17]),
	.datab(\CPU|mem_stage|mem_io_mux|y[17]~22_combout ),
	.datac(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datad(\CPU|id_stage|data_a|Mux14~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux14~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux14 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_a|Mux14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N5
cycloneii_lcell_ff \CPU|de_reg|ea[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux14~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [17]));

// Location: LCCOMB_X30_Y21_N10
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[17]~22 (
// Equation(s):
// \CPU|exe_stage|muxa|y[17]~22_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [17])

	.dataa(vcc),
	.datab(\CPU|de_reg|eshift~regout ),
	.datac(\CPU|de_reg|ea [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[17]~22 .lut_mask = 16'h3030;
defparam \CPU|exe_stage|muxa|y[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~90 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~90_combout  = (\CPU|de_reg|ealuimm~regout  & (((!\CPU|de_reg|eimm [31])))) # (!\CPU|de_reg|ealuimm~regout  & (((!\CPU|de_reg|eb [17])) # (!\CPU|exe_stage|muxa|y[0]~0_combout )))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|de_reg|eb [17]),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~90 .lut_mask = 16'h0F77;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~92 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~92_combout  = (!\CPU|exe_stage|muxa|y[0]~0_combout  & (!\CPU|de_reg|ealuimm~regout  & \CPU|de_reg|eb [18]))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|de_reg|eb [18]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~92 .lut_mask = 16'h0500;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~93 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~93_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~91_combout ) # ((!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~92_combout ) # (!\CPU|exe_stage|pipe_alu|ShiftRight1~90_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~91_combout ),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~90_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~93 .lut_mask = 16'hBBAB;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~118 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~118_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~101_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~93_combout )))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~101_combout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~118 .lut_mask = 16'hDD88;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[18]~202 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[18]~202_combout  = (\CPU|exe_stage|judge_ealu|y[18]~201_combout  & (((\CPU|exe_stage|pipe_alu|ShiftLeft0~118_combout ) # (!\CPU|exe_stage|pipe_alu|Mux30~0_combout )))) # (!\CPU|exe_stage|judge_ealu|y[18]~201_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftLeft0~119_combout  & ((\CPU|exe_stage|pipe_alu|Mux30~0_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[18]~201_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~119_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~118_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux30~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[18]~202_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[18]~202 .lut_mask = 16'hE4AA;
defparam \CPU|exe_stage|judge_ealu|y[18]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[18]~203 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[18]~203_combout  = (\CPU|exe_stage|judge_ealu|y[21]~106_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~117_combout ) # ((\CPU|exe_stage|judge_ealu|y[18]~202_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~106_combout  & 
// (!\CPU|exe_stage|judge_ealu|y[21]~117_combout  & (\CPU|exe_stage|pipe_alu|Add1~36_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add1~36_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[18]~202_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[18]~203_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[18]~203 .lut_mask = 16'hBA98;
defparam \CPU|exe_stage|judge_ealu|y[18]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~65 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~65_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~64_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight1~43_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~43_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~64_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ),
	.datad(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~65 .lut_mask = 16'hEC00;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~53 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~53_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [20])) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [18])))

	.dataa(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datab(vcc),
	.datac(\CPU|de_reg|eb [20]),
	.datad(\CPU|de_reg|eb [18]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~53 .lut_mask = 16'hF5A0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~33 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~33_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [21]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [19]))

	.dataa(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datab(vcc),
	.datac(\CPU|de_reg|eb [19]),
	.datad(\CPU|de_reg|eb [21]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~33 .lut_mask = 16'hFA50;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~66 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~66_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~33_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight1~53_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~53_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~33_combout ),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~66 .lut_mask = 16'hA088;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~67 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~67_combout  = (\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~66_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~44_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~66_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~44_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~67 .lut_mask = 16'hFEFC;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~68 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~68_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~65_combout ) # ((!\CPU|exe_stage|muxa|y[3]~3_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~67_combout ))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~65_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~68 .lut_mask = 16'hF5F0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[18]~204 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[18]~204_combout  = (\CPU|exe_stage|judge_ealu|y[21]~287_combout  & (\CPU|exe_stage|judge_ealu|y[21]~286_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~68_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~287_combout  & 
// (((\CPU|exe_stage|muxb|y[2]~0_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~286_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~287_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~286_combout ),
	.datac(\CPU|exe_stage|muxb|y[2]~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[18]~204_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[18]~204 .lut_mask = 16'hD951;
defparam \CPU|exe_stage|judge_ealu|y[18]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~66 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~66_combout  = (\CPU|exe_stage|muxb|y[31]~9_combout ) # ((!\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~44_combout )))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~44_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~66 .lut_mask = 16'hDCCC;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~69 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~69_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~65_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight1~66_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight1~39_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~68_combout 
// )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~65_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~39_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~66_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~68_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~69 .lut_mask = 16'hFEFA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[18]~205 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[18]~205_combout  = (\CPU|exe_stage|judge_ealu|y[6]~18_combout  & ((\CPU|exe_stage|judge_ealu|y[18]~204_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~69_combout ))) # (!\CPU|exe_stage|judge_ealu|y[18]~204_combout  & 
// (\CPU|exe_stage|muxb|y[31]~8_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~18_combout  & (((\CPU|exe_stage|judge_ealu|y[18]~204_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[18]~204_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~69_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[18]~205_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[18]~205 .lut_mask = 16'hF858;
defparam \CPU|exe_stage|judge_ealu|y[18]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[18]~206 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[18]~206_combout  = (\CPU|exe_stage|judge_ealu|y[21]~117_combout  & ((\CPU|exe_stage|judge_ealu|y[18]~203_combout  & ((\CPU|exe_stage|judge_ealu|y[18]~205_combout ))) # (!\CPU|exe_stage|judge_ealu|y[18]~203_combout  & 
// (\CPU|exe_stage|pipe_alu|s~176_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~117_combout  & (((\CPU|exe_stage|judge_ealu|y[18]~203_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~176_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[18]~203_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[18]~205_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[18]~206_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[18]~206 .lut_mask = 16'hF838;
defparam \CPU|exe_stage|judge_ealu|y[18]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[18]~207 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[18]~207_combout  = (\CPU|exe_stage|judge_ealu|y[21]~177_combout  & (((\CPU|exe_stage|ad4|y[18]~32_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~178_combout ))) # (!\CPU|exe_stage|judge_ealu|y[21]~177_combout  & 
// (\CPU|exe_stage|judge_ealu|y[21]~178_combout  & (\CPU|exe_stage|judge_ealu|y[18]~206_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~177_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~178_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[18]~206_combout ),
	.datad(\CPU|exe_stage|ad4|y[18]~32_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[18]~207_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[18]~207 .lut_mask = 16'hEA62;
defparam \CPU|exe_stage|judge_ealu|y[18]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[18] (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y [18] = (\CPU|exe_stage|judge_ealu|y[21]~168_combout  & (((\CPU|exe_stage|judge_ealu|y[18]~207_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~168_combout  & ((\CPU|exe_stage|judge_ealu|y[18]~207_combout  & 
// ((\CPU|exe_stage|pipe_alu|s~175_combout ))) # (!\CPU|exe_stage|judge_ealu|y[18]~207_combout  & (\CPU|exe_stage|pipe_alu|Add0~36_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Add0~36_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~175_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~168_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[18]~207_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y [18]),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[18] .lut_mask = 16'hFC0A;
defparam \CPU|exe_stage|judge_ealu|y[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N11
cycloneii_lcell_ff \CPU|mw_reg|wmo[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[18]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [18]));

// Location: LCFF_X34_Y20_N25
cycloneii_lcell_ff \CPU|em_reg|malu[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y [18]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [18]));

// Location: LCFF_X34_Y20_N13
cycloneii_lcell_ff \CPU|mw_reg|walu[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [18]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [18]));

// Location: LCCOMB_X34_Y20_N10
cycloneii_lcell_comb \CPU|wb_stage|y[18]~20 (
// Equation(s):
// \CPU|wb_stage|y[18]~20_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [18])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [18])))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wm2reg~regout ),
	.datac(\CPU|mw_reg|wmo [18]),
	.datad(\CPU|mw_reg|walu [18]),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[18]~20 .lut_mask = 16'hF3C0;
defparam \CPU|wb_stage|y[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][18]~regout ));

// Location: LCCOMB_X42_Y23_N4
cycloneii_lcell_comb \CPU|id_stage|rf|register[14][18]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[14][18]~feeder_combout  = \CPU|wb_stage|y[18]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[18]~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[14][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[14][18]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[14][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[14][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][18]~regout ));

// Location: LCFF_X41_Y23_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][18]~regout ));

// Location: LCFF_X41_Y23_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][18]~regout ));

// Location: LCCOMB_X41_Y23_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~17_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[13][18]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[12][18]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[13][18]~regout ),
	.datad(\CPU|id_stage|rf|register[12][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~17 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~18_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux13~17_combout  & (\CPU|id_stage|rf|register[15][18]~regout )) # (!\CPU|id_stage|data_a|Mux13~17_combout  & ((\CPU|id_stage|rf|register[14][18]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux13~17_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[15][18]~regout ),
	.datac(\CPU|id_stage|rf|register[14][18]~regout ),
	.datad(\CPU|id_stage|data_a|Mux13~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][18]~regout ));

// Location: LCCOMB_X47_Y19_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[23][18]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[23][18]~feeder_combout  = \CPU|wb_stage|y[18]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[18]~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[23][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[23][18]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[23][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y19_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[23][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][18]~regout ));

// Location: LCCOMB_X47_Y19_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][18]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[19][18]~regout )))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[19][18]~regout ),
	.datad(\CPU|id_stage|rf|register[23][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~7 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][18]~regout ));

// Location: LCCOMB_X47_Y17_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~8_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux13~7_combout  & ((\CPU|id_stage|rf|register[31][18]~regout ))) # (!\CPU|id_stage|data_a|Mux13~7_combout  & (\CPU|id_stage|rf|register[27][18]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux13~7_combout ))))

	.dataa(\CPU|id_stage|rf|register[27][18]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|data_a|Mux13~7_combout ),
	.datad(\CPU|id_stage|rf|register[31][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~8 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_a|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][18]~regout ));

// Location: LCFF_X44_Y18_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][18]~regout ));

// Location: LCFF_X44_Y18_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][18]~regout ));

// Location: LCFF_X45_Y17_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][18]~regout ));

// Location: LCCOMB_X44_Y18_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~0_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[26][18]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[18][18]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[26][18]~regout ),
	.datad(\CPU|id_stage|rf|register[18][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~0 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~1_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux13~0_combout  & ((\CPU|id_stage|rf|register[30][18]~regout ))) # (!\CPU|id_stage|data_a|Mux13~0_combout  & (\CPU|id_stage|rf|register[22][18]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux13~0_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[22][18]~regout ),
	.datac(\CPU|id_stage|rf|register[30][18]~regout ),
	.datad(\CPU|id_stage|data_a|Mux13~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~1 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][18]~regout ));

// Location: LCFF_X40_Y22_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][18]~regout ));

// Location: LCFF_X40_Y22_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][18]~regout ));

// Location: LCCOMB_X40_Y22_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~4_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[24][18]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[16][18]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[24][18]~regout ),
	.datad(\CPU|id_stage|rf|register[16][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~4 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[28][18]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[28][18]~feeder_combout  = \CPU|wb_stage|y[18]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[18]~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[28][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[28][18]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[28][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y14_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[28][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][18]~regout ));

// Location: LCCOMB_X44_Y19_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux13~4_combout  & ((\CPU|id_stage|rf|register[28][18]~regout ))) # (!\CPU|id_stage|data_a|Mux13~4_combout  & (\CPU|id_stage|rf|register[20][18]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux13~4_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[20][18]~regout ),
	.datac(\CPU|id_stage|data_a|Mux13~4_combout ),
	.datad(\CPU|id_stage|rf|register[28][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~5 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_a|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][18]~regout ));

// Location: LCFF_X46_Y19_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][18]~regout ));

// Location: LCFF_X48_Y19_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][18]~regout ));

// Location: LCCOMB_X47_Y19_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[17][18]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[17][18]~feeder_combout  = \CPU|wb_stage|y[18]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[18]~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[17][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[17][18]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[17][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y19_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[17][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][18]~regout ));

// Location: LCCOMB_X48_Y19_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~2_combout  = (\CPU|inst_reg|inst [24] & (((\CPU|inst_reg|inst [23])))) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][18]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][18]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[21][18]~regout ),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|id_stage|rf|register[17][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~2 .lut_mask = 16'hE5E0;
defparam \CPU|id_stage|data_a|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux13~2_combout  & (\CPU|id_stage|rf|register[29][18]~regout )) # (!\CPU|id_stage|data_a|Mux13~2_combout  & ((\CPU|id_stage|rf|register[25][18]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux13~2_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[29][18]~regout ),
	.datac(\CPU|id_stage|rf|register[25][18]~regout ),
	.datad(\CPU|id_stage|data_a|Mux13~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~3 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~6_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|data_a|Mux13~3_combout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & (\CPU|id_stage|data_a|Mux13~5_combout )))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux13~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux13~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~9_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux13~6_combout  & (\CPU|id_stage|data_a|Mux13~8_combout )) # (!\CPU|id_stage|data_a|Mux13~6_combout  & ((\CPU|id_stage|data_a|Mux13~1_combout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux13~6_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|data_a|Mux13~8_combout ),
	.datac(\CPU|id_stage|data_a|Mux13~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux13~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~9 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y14_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][18]~regout ));

// Location: LCFF_X48_Y14_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][18]~regout ));

// Location: LCCOMB_X47_Y14_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~11_combout  = (\CPU|id_stage|data_a|Mux13~10_combout  & (((\CPU|id_stage|rf|register[11][18]~regout )) # (!\CPU|inst_reg|inst [21]))) # (!\CPU|id_stage|data_a|Mux13~10_combout  & (\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[9][18]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux13~10_combout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[11][18]~regout ),
	.datad(\CPU|id_stage|rf|register[9][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~11 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y14_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[18]~20_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][18]~regout ));

// Location: LCCOMB_X36_Y15_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[2][18]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[2][18]~feeder_combout  = \CPU|wb_stage|y[18]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[18]~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[2][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[2][18]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[2][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y15_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[2][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][18]~regout ));

// Location: LCCOMB_X36_Y15_N26
cycloneii_lcell_comb \CPU|id_stage|rf|register[1][18]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[1][18]~feeder_combout  = \CPU|wb_stage|y[18]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[18]~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[1][18]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y15_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[1][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][18]~regout ));

// Location: LCCOMB_X36_Y15_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout ) # ((\CPU|id_stage|rf|register[2][18]~regout )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (!\CPU|id_stage|data_a|Mux7~2_combout  & 
// ((\CPU|id_stage|rf|register[1][18]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[2][18]~regout ),
	.datad(\CPU|id_stage|rf|register[1][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~14 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[7][18]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[7][18]~feeder_combout  = \CPU|wb_stage|y[18]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[18]~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[7][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[7][18]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[7][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y16_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[7][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][18]~regout ));

// Location: LCCOMB_X37_Y16_N4
cycloneii_lcell_comb \CPU|id_stage|rf|register[5][18]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[5][18]~feeder_combout  = \CPU|wb_stage|y[18]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[18]~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[5][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[5][18]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[5][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[5][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][18]~regout ));

// Location: LCCOMB_X37_Y16_N6
cycloneii_lcell_comb \CPU|id_stage|rf|register[4][18]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[4][18]~feeder_combout  = \CPU|wb_stage|y[18]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[18]~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[4][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[4][18]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[4][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[4][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][18]~regout ));

// Location: LCCOMB_X37_Y16_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~12_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[5][18]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[4][18]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[5][18]~regout ),
	.datad(\CPU|id_stage|rf|register[4][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~12 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~13_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux13~12_combout  & ((\CPU|id_stage|rf|register[7][18]~regout ))) # (!\CPU|id_stage|data_a|Mux13~12_combout  & (\CPU|id_stage|rf|register[6][18]~regout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux13~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[6][18]~regout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[7][18]~regout ),
	.datad(\CPU|id_stage|data_a|Mux13~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~13 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~15_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux13~14_combout  & (\CPU|id_stage|rf|register[3][18]~regout )) # (!\CPU|id_stage|data_a|Mux13~14_combout  & ((\CPU|id_stage|data_a|Mux13~13_combout 
// ))))) # (!\CPU|id_stage|data_a|Mux7~2_combout  & (((\CPU|id_stage|data_a|Mux13~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|rf|register[3][18]~regout ),
	.datac(\CPU|id_stage|data_a|Mux13~14_combout ),
	.datad(\CPU|id_stage|data_a|Mux13~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~15 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~16_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout ) # ((\CPU|id_stage|data_a|Mux13~11_combout )))) # (!\CPU|id_stage|data_a|Mux7~1_combout  & (!\CPU|id_stage|data_a|Mux7~0_combout  & 
// ((\CPU|id_stage|data_a|Mux13~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux13~11_combout ),
	.datad(\CPU|id_stage|data_a|Mux13~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~19_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux13~16_combout  & (\CPU|id_stage|data_a|Mux13~18_combout )) # (!\CPU|id_stage|data_a|Mux13~16_combout  & ((\CPU|id_stage|data_a|Mux13~9_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~0_combout  & (((\CPU|id_stage|data_a|Mux13~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux13~18_combout ),
	.datac(\CPU|id_stage|data_a|Mux13~9_combout ),
	.datad(\CPU|id_stage|data_a|Mux13~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~20_combout  = (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y [18])) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// ((\CPU|id_stage|data_a|Mux13~19_combout ))))) # (!\CPU|id_stage|data_a|Mux7~5_combout  & (\CPU|id_stage|fw_instance|fwda[0]~5_combout ))

	.dataa(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datab(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y [18]),
	.datad(\CPU|id_stage|data_a|Mux13~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13~20 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_a|Mux13~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux13~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux13~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[18]~19_combout ))) # (!\CPU|id_stage|data_a|Mux13~20_combout  & (\CPU|em_reg|malu [18])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux13~20_combout ))))

	.dataa(\CPU|em_reg|malu [18]),
	.datab(\CPU|mem_stage|mem_io_mux|y[18]~19_combout ),
	.datac(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datad(\CPU|id_stage|data_a|Mux13~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux13~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux13 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_a|Mux13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N15
cycloneii_lcell_ff \CPU|de_reg|ea[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux13~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [18]));

// Location: LCCOMB_X28_Y18_N16
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[18]~18 (
// Equation(s):
// \CPU|exe_stage|muxa|y[18]~18_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [18])

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [18]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[18]~18 .lut_mask = 16'h5050;
defparam \CPU|exe_stage|muxa|y[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~70 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~70_combout  = (\CPU|exe_stage|muxb|y[31]~8_combout  & (\CPU|exe_stage|muxa|y[2]~2_combout  & (!\CPU|exe_stage|muxa|y[0]~0_combout  & !\CPU|exe_stage|muxa|y[1]~1_combout )))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~70 .lut_mask = 16'h0008;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~71 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~71_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~70_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~91_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight1~22_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~18_combout 
// )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~22_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~70_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~71 .lut_mask = 16'hFFEC;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~74 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~74_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~71_combout )) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~73_combout )))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~71_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~74 .lut_mask = 16'hF5A0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[19]~197 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[19]~197_combout  = (\CPU|exe_stage|judge_ealu|y[21]~287_combout  & (((\CPU|exe_stage|judge_ealu|y[21]~286_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~74_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~287_combout  & 
// ((\CPU|exe_stage|muxb|y[3]~1_combout ) # ((!\CPU|exe_stage|judge_ealu|y[21]~286_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[3]~1_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~287_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~286_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[19]~197_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[19]~197 .lut_mask = 16'hE323;
defparam \CPU|exe_stage|judge_ealu|y[19]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[19]~198 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[19]~198_combout  = (\CPU|exe_stage|judge_ealu|y[6]~18_combout  & ((\CPU|exe_stage|judge_ealu|y[19]~197_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight1~74_combout )) # (!\CPU|exe_stage|judge_ealu|y[19]~197_combout  & 
// ((\CPU|exe_stage|muxb|y[31]~8_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[6]~18_combout  & (((\CPU|exe_stage|judge_ealu|y[19]~197_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~74_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[19]~197_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[19]~198_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[19]~198 .lut_mask = 16'hAFC0;
defparam \CPU|exe_stage|judge_ealu|y[19]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~174 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~174_combout  = (\CPU|exe_stage|muxb|y[19]~30_combout ) # ((\CPU|de_reg|ea [19] & !\CPU|de_reg|eshift~regout ))

	.dataa(\CPU|exe_stage|muxb|y[19]~30_combout ),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [19]),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~174_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~174 .lut_mask = 16'hAAFA;
defparam \CPU|exe_stage|pipe_alu|s~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[19]~196 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[19]~196_combout  = (\CPU|exe_stage|judge_ealu|y[21]~117_combout  & (((\CPU|exe_stage|judge_ealu|y[21]~106_combout ) # (\CPU|exe_stage|pipe_alu|s~174_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~117_combout  & 
// (\CPU|exe_stage|pipe_alu|Add1~38_combout  & (!\CPU|exe_stage|judge_ealu|y[21]~106_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|Add1~38_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~174_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[19]~196_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[19]~196 .lut_mask = 16'hCEC2;
defparam \CPU|exe_stage|judge_ealu|y[19]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[19]~199 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[19]~199_combout  = (\CPU|exe_stage|judge_ealu|y[21]~106_combout  & ((\CPU|exe_stage|judge_ealu|y[19]~196_combout  & ((\CPU|exe_stage|judge_ealu|y[19]~198_combout ))) # (!\CPU|exe_stage|judge_ealu|y[19]~196_combout  & 
// (\CPU|exe_stage|judge_ealu|y[19]~195_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~106_combout  & (((\CPU|exe_stage|judge_ealu|y[19]~196_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[19]~195_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[19]~198_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[19]~196_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[19]~199_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[19]~199 .lut_mask = 16'hF388;
defparam \CPU|exe_stage|judge_ealu|y[19]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[19]~200 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[19]~200_combout  = (\CPU|exe_stage|judge_ealu|y[21]~178_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~177_combout  & (\CPU|exe_stage|ad4|y[19]~34_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~177_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[19]~199_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[21]~178_combout  & (((\CPU|exe_stage|judge_ealu|y[21]~177_combout ))))

	.dataa(\CPU|exe_stage|ad4|y[19]~34_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~178_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[19]~199_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~177_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[19]~200_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[19]~200 .lut_mask = 16'hBBC0;
defparam \CPU|exe_stage|judge_ealu|y[19]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[19] (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y [19] = (\CPU|exe_stage|judge_ealu|y[21]~168_combout  & (((\CPU|exe_stage|judge_ealu|y[19]~200_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~168_combout  & ((\CPU|exe_stage|judge_ealu|y[19]~200_combout  & 
// (\CPU|exe_stage|pipe_alu|s~173_combout )) # (!\CPU|exe_stage|judge_ealu|y[19]~200_combout  & ((\CPU|exe_stage|pipe_alu|Add0~38_combout )))))

	.dataa(\CPU|exe_stage|pipe_alu|s~173_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add0~38_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~168_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[19]~200_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y [19]),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[19] .lut_mask = 16'hFA0C;
defparam \CPU|exe_stage|judge_ealu|y[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N1
cycloneii_lcell_ff \CPU|em_reg|malu[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y [19]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [19]));

// Location: LCCOMB_X46_Y14_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~11_combout  = (\CPU|id_stage|data_b|Mux12~10_combout  & (((\CPU|id_stage|rf|register[11][19]~regout )) # (!\CPU|inst_reg|inst [16]))) # (!\CPU|id_stage|data_b|Mux12~10_combout  & (\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|rf|register[9][19]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux12~10_combout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[11][19]~regout ),
	.datad(\CPU|id_stage|rf|register[9][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~11 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~12_combout  = (\CPU|inst_reg|inst [17] & (((\CPU|inst_reg|inst [16])))) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[5][19]~regout )) # (!\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|rf|register[4][19]~regout )))))

	.dataa(\CPU|id_stage|rf|register[5][19]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|inst_reg|inst [16]),
	.datad(\CPU|id_stage|rf|register[4][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~12 .lut_mask = 16'hE3E0;
defparam \CPU|id_stage|data_b|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~13_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux12~12_combout  & (\CPU|id_stage|rf|register[7][19]~regout )) # (!\CPU|id_stage|data_b|Mux12~12_combout  & ((\CPU|id_stage|rf|register[6][19]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux12~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[7][19]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[6][19]~regout ),
	.datad(\CPU|id_stage|data_b|Mux12~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~13 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~15_combout  = (\CPU|id_stage|data_b|Mux12~14_combout  & (((\CPU|id_stage|rf|register[3][19]~regout )) # (!\CPU|id_stage|data_b|Mux6~5_combout ))) # (!\CPU|id_stage|data_b|Mux12~14_combout  & (\CPU|id_stage|data_b|Mux6~5_combout  
// & ((\CPU|id_stage|data_b|Mux12~13_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux12~14_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|rf|register[3][19]~regout ),
	.datad(\CPU|id_stage|data_b|Mux12~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~15 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~16_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux6~3_combout ) # ((\CPU|id_stage|data_b|Mux12~11_combout )))) # (!\CPU|id_stage|data_b|Mux6~2_combout  & (!\CPU|id_stage|data_b|Mux6~3_combout  & 
// ((\CPU|id_stage|data_b|Mux12~15_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux12~11_combout ),
	.datad(\CPU|id_stage|data_b|Mux12~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][19]~regout ));

// Location: LCFF_X47_Y19_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][19]~regout ));

// Location: LCCOMB_X48_Y19_N28
cycloneii_lcell_comb \CPU|id_stage|rf|register[21][19]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[21][19]~feeder_combout  = \CPU|wb_stage|y[19]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[19]~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[21][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[21][19]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[21][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[21][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][19]~regout ));

// Location: LCCOMB_X47_Y19_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[21][19]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[17][19]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[17][19]~regout ),
	.datad(\CPU|id_stage|rf|register[21][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux12~2_combout  & ((\CPU|id_stage|rf|register[29][19]~regout ))) # (!\CPU|id_stage|data_b|Mux12~2_combout  & (\CPU|id_stage|rf|register[25][19]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux12~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[25][19]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[29][19]~regout ),
	.datad(\CPU|id_stage|data_b|Mux12~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~3 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~4_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|rf|register[24][19]~regout ) # ((\CPU|inst_reg|inst [18])))) # (!\CPU|inst_reg|inst [19] & (((!\CPU|inst_reg|inst [18] & \CPU|id_stage|rf|register[16][19]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[24][19]~regout ),
	.datac(\CPU|inst_reg|inst [18]),
	.datad(\CPU|id_stage|rf|register[16][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~4 .lut_mask = 16'hADA8;
defparam \CPU|id_stage|data_b|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux12~4_combout  & (\CPU|id_stage|rf|register[28][19]~regout )) # (!\CPU|id_stage|data_b|Mux12~4_combout  & ((\CPU|id_stage|rf|register[20][19]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux12~4_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[28][19]~regout ),
	.datac(\CPU|id_stage|rf|register[20][19]~regout ),
	.datad(\CPU|id_stage|data_b|Mux12~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~5 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~6_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & (\CPU|id_stage|data_b|Mux12~3_combout )) # (!\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|data_b|Mux12~5_combout )))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux12~3_combout ),
	.datad(\CPU|id_stage|data_b|Mux12~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~6 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[19]~19_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][19]~regout ));

// Location: LCCOMB_X42_Y19_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~0_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[26][19]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[18][19]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[26][19]~regout ),
	.datad(\CPU|id_stage|rf|register[18][19]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~1_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux12~0_combout  & ((\CPU|id_stage|rf|register[30][19]~regout ))) # (!\CPU|id_stage|data_b|Mux12~0_combout  & (\CPU|id_stage|rf|register[22][19]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux12~0_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[22][19]~regout ),
	.datac(\CPU|id_stage|rf|register[30][19]~regout ),
	.datad(\CPU|id_stage|data_b|Mux12~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~1 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~9_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux12~6_combout  & (\CPU|id_stage|data_b|Mux12~8_combout )) # (!\CPU|id_stage|data_b|Mux12~6_combout  & ((\CPU|id_stage|data_b|Mux12~1_combout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux12~6_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux12~8_combout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux12~6_combout ),
	.datad(\CPU|id_stage|data_b|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~9 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~19_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux12~16_combout  & (\CPU|id_stage|data_b|Mux12~18_combout )) # (!\CPU|id_stage|data_b|Mux12~16_combout  & ((\CPU|id_stage|data_b|Mux12~9_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~3_combout  & (((\CPU|id_stage|data_b|Mux12~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux12~18_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux12~16_combout ),
	.datad(\CPU|id_stage|data_b|Mux12~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~19 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~20_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & ((\CPU|exe_stage|judge_ealu|y [19]) # ((!\CPU|id_stage|data_b|Mux6~1_combout )))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (((\CPU|id_stage|data_b|Mux6~1_combout  & \CPU|id_stage|data_b|Mux12~19_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y [19]),
	.datab(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datac(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux12~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12~20 .lut_mask = 16'hBC8C;
defparam \CPU|id_stage|data_b|Mux12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux12~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux12~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[19]~18_combout ))) # (!\CPU|id_stage|data_b|Mux12~20_combout  & (\CPU|em_reg|malu [19])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux12~20_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datab(\CPU|em_reg|malu [19]),
	.datac(\CPU|mem_stage|mem_io_mux|y[19]~18_combout ),
	.datad(\CPU|id_stage|data_b|Mux12~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux12~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux12 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N28
cycloneii_lcell_comb \CPU|de_reg|eb[19]~feeder (
// Equation(s):
// \CPU|de_reg|eb[19]~feeder_combout  = \CPU|id_stage|data_b|Mux12~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|data_b|Mux12~combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|eb[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|eb[19]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|eb[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N29
cycloneii_lcell_ff \CPU|de_reg|eb[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|eb[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [19]));

// Location: LCFF_X25_Y20_N29
cycloneii_lcell_ff \CPU|em_reg|mb[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [19]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [19]));

// Location: LCCOMB_X34_Y20_N24
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[18]~19 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[18]~19_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [18])

	.dataa(\CPU|em_reg|malu [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[18]~19 .lut_mask = 16'h5500;
defparam \CPU|mem_stage|mem_io_mux|y[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~17_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[14][18]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[12][18]~regout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[12][18]~regout ),
	.datad(\CPU|id_stage|rf|register[14][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~17 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~18_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux13~17_combout  & (\CPU|id_stage|rf|register[15][18]~regout )) # (!\CPU|id_stage|data_b|Mux13~17_combout  & ((\CPU|id_stage|rf|register[13][18]~regout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux13~17_combout ))))

	.dataa(\CPU|id_stage|rf|register[15][18]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[13][18]~regout ),
	.datad(\CPU|id_stage|data_b|Mux13~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~18 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~9_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[23][18]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[19][18]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[19][18]~regout ),
	.datad(\CPU|id_stage|rf|register[23][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~9 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~10_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux13~9_combout  & ((\CPU|id_stage|rf|register[31][18]~regout ))) # (!\CPU|id_stage|data_b|Mux13~9_combout  & (\CPU|id_stage|rf|register[27][18]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux13~9_combout ))))

	.dataa(\CPU|id_stage|rf|register[27][18]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[31][18]~regout ),
	.datad(\CPU|id_stage|data_b|Mux13~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~10 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~4_combout  = (\CPU|inst_reg|inst [18] & (((\CPU|inst_reg|inst [19])))) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & ((\CPU|id_stage|rf|register[26][18]~regout ))) # (!\CPU|inst_reg|inst [19] & 
// (\CPU|id_stage|rf|register[18][18]~regout ))))

	.dataa(\CPU|id_stage|rf|register[18][18]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|inst_reg|inst [19]),
	.datad(\CPU|id_stage|rf|register[26][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~4 .lut_mask = 16'hF2C2;
defparam \CPU|id_stage|data_b|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux13~4_combout  & ((\CPU|id_stage|rf|register[30][18]~regout ))) # (!\CPU|id_stage|data_b|Mux13~4_combout  & (\CPU|id_stage|rf|register[22][18]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux13~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][18]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[30][18]~regout ),
	.datad(\CPU|id_stage|data_b|Mux13~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~5 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~6_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][18]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[16][18]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[16][18]~regout ),
	.datad(\CPU|id_stage|rf|register[24][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux13~6_combout  & (\CPU|id_stage|rf|register[28][18]~regout )) # (!\CPU|id_stage|data_b|Mux13~6_combout  & ((\CPU|id_stage|rf|register[20][18]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux13~6_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[28][18]~regout ),
	.datac(\CPU|id_stage|data_b|Mux13~6_combout ),
	.datad(\CPU|id_stage|rf|register[20][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~7 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~8_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & (\CPU|id_stage|data_b|Mux13~5_combout )) # (!\CPU|inst_reg|inst [17] & 
// ((\CPU|id_stage|data_b|Mux13~7_combout )))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux13~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux13~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~8 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux13~8_combout  & ((\CPU|id_stage|data_b|Mux13~10_combout ))) # (!\CPU|id_stage|data_b|Mux13~8_combout  & (\CPU|id_stage|data_b|Mux13~3_combout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux13~8_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux13~3_combout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux13~10_combout ),
	.datad(\CPU|id_stage|data_b|Mux13~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~11 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N12
cycloneii_lcell_comb \CPU|id_stage|rf|register[6][18]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[6][18]~feeder_combout  = \CPU|wb_stage|y[18]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[18]~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[6][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[6][18]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[6][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y14_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[6][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][18]~regout ));

// Location: LCCOMB_X37_Y16_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~12_combout  = (\CPU|inst_reg|inst [17] & (((\CPU|inst_reg|inst [16]) # (\CPU|id_stage|rf|register[6][18]~regout )))) # (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[4][18]~regout  & (!\CPU|inst_reg|inst [16])))

	.dataa(\CPU|id_stage|rf|register[4][18]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|inst_reg|inst [16]),
	.datad(\CPU|id_stage|rf|register[6][18]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~12 .lut_mask = 16'hCEC2;
defparam \CPU|id_stage|data_b|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~13_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux13~12_combout  & (\CPU|id_stage|rf|register[7][18]~regout )) # (!\CPU|id_stage|data_b|Mux13~12_combout  & ((\CPU|id_stage|rf|register[5][18]~regout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux13~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[7][18]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[5][18]~regout ),
	.datad(\CPU|id_stage|data_b|Mux13~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~13 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~14_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & (((\CPU|id_stage|data_b|Mux6~4_combout ) # (\CPU|id_stage|data_b|Mux13~13_combout )))) # (!\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|rf|register[1][18]~regout  & 
// (!\CPU|id_stage|data_b|Mux6~4_combout )))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|rf|register[1][18]~regout ),
	.datac(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datad(\CPU|id_stage|data_b|Mux13~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~14 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_b|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~15_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux13~14_combout  & ((\CPU|id_stage|rf|register[3][18]~regout ))) # (!\CPU|id_stage|data_b|Mux13~14_combout  & (\CPU|id_stage|rf|register[2][18]~regout 
// )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux13~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[2][18]~regout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[3][18]~regout ),
	.datad(\CPU|id_stage|data_b|Mux13~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~15 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~16_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~2_combout ) # ((\CPU|id_stage|data_b|Mux13~11_combout )))) # (!\CPU|id_stage|data_b|Mux6~3_combout  & (!\CPU|id_stage|data_b|Mux6~2_combout  & 
// ((\CPU|id_stage|data_b|Mux13~15_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux13~11_combout ),
	.datad(\CPU|id_stage|data_b|Mux13~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~19_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux13~16_combout  & ((\CPU|id_stage|data_b|Mux13~18_combout ))) # (!\CPU|id_stage|data_b|Mux13~16_combout  & (\CPU|id_stage|data_b|Mux13~1_combout )))) 
// # (!\CPU|id_stage|data_b|Mux6~2_combout  & (((\CPU|id_stage|data_b|Mux13~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux13~1_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux13~18_combout ),
	.datad(\CPU|id_stage|data_b|Mux13~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~19 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~20_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & ((\CPU|exe_stage|judge_ealu|y [18]) # ((!\CPU|id_stage|data_b|Mux6~1_combout )))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (((\CPU|id_stage|data_b|Mux6~1_combout  & \CPU|id_stage|data_b|Mux13~19_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y [18]),
	.datab(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datac(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux13~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13~20 .lut_mask = 16'hBC8C;
defparam \CPU|id_stage|data_b|Mux13~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux13~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux13~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[18]~19_combout ))) # (!\CPU|id_stage|data_b|Mux13~20_combout  & (\CPU|em_reg|malu [18])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux13~20_combout ))))

	.dataa(\CPU|em_reg|malu [18]),
	.datab(\CPU|mem_stage|mem_io_mux|y[18]~19_combout ),
	.datac(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datad(\CPU|id_stage|data_b|Mux13~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux13~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux13 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_b|Mux13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N31
cycloneii_lcell_ff \CPU|de_reg|eb[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux13~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [18]));

// Location: LCFF_X27_Y20_N25
cycloneii_lcell_ff \CPU|em_reg|mb[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [18]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [18]));

// Location: LCCOMB_X34_Y20_N0
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[17]~22 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[17]~22_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [17])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|em_reg|malu [7]),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[17]~22 .lut_mask = 16'h0F00;
defparam \CPU|mem_stage|mem_io_mux|y[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y13_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~17_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[13][17]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[12][17]~regout )))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[12][17]~regout ),
	.datad(\CPU|id_stage|rf|register[13][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~17 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~18_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux14~17_combout  & (\CPU|id_stage|rf|register[15][17]~regout )) # (!\CPU|id_stage|data_b|Mux14~17_combout  & ((\CPU|id_stage|rf|register[14][17]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux14~17_combout ))))

	.dataa(\CPU|id_stage|rf|register[15][17]~regout ),
	.datab(\CPU|id_stage|rf|register[14][17]~regout ),
	.datac(\CPU|inst_reg|inst [17]),
	.datad(\CPU|id_stage|data_b|Mux14~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~18 .lut_mask = 16'hAFC0;
defparam \CPU|id_stage|data_b|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N10
cycloneii_lcell_comb \CPU|id_stage|rf|register[31][17]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[31][17]~feeder_combout  = \CPU|wb_stage|y[17]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[17]~23_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[31][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[31][17]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[31][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[31][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][17]~regout ));

// Location: LCFF_X48_Y21_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][17]~regout ));

// Location: LCFF_X48_Y21_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][17]~regout ));

// Location: LCCOMB_X48_Y21_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[23][17]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & ((\CPU|id_stage|rf|register[19][17]~regout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[23][17]~regout ),
	.datad(\CPU|id_stage|rf|register[19][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~7 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~8_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux14~7_combout  & ((\CPU|id_stage|rf|register[31][17]~regout ))) # (!\CPU|id_stage|data_b|Mux14~7_combout  & (\CPU|id_stage|rf|register[27][17]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux14~7_combout ))))

	.dataa(\CPU|id_stage|rf|register[27][17]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[31][17]~regout ),
	.datad(\CPU|id_stage|data_b|Mux14~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~8 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~0_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[26][17]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[18][17]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[26][17]~regout ),
	.datad(\CPU|id_stage|rf|register[18][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~1_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux14~0_combout  & ((\CPU|id_stage|rf|register[30][17]~regout ))) # (!\CPU|id_stage|data_b|Mux14~0_combout  & (\CPU|id_stage|rf|register[22][17]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux14~0_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][17]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[30][17]~regout ),
	.datad(\CPU|id_stage|data_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~1 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][17]~regout ));

// Location: LCCOMB_X42_Y22_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~4_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[24][17]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[16][17]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[24][17]~regout ),
	.datad(\CPU|id_stage|rf|register[16][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~4 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux14~4_combout  & (\CPU|id_stage|rf|register[28][17]~regout )) # (!\CPU|id_stage|data_b|Mux14~4_combout  & ((\CPU|id_stage|rf|register[20][17]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux14~4_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[28][17]~regout ),
	.datac(\CPU|id_stage|rf|register[20][17]~regout ),
	.datad(\CPU|id_stage|data_b|Mux14~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~5 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[21][17]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[17][17]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[17][17]~regout ),
	.datad(\CPU|id_stage|rf|register[21][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux14~2_combout  & (\CPU|id_stage|rf|register[29][17]~regout )) # (!\CPU|id_stage|data_b|Mux14~2_combout  & ((\CPU|id_stage|rf|register[25][17]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux14~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[29][17]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[25][17]~regout ),
	.datad(\CPU|id_stage|data_b|Mux14~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~3 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~6_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux14~3_combout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|data_b|Mux14~5_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux14~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux14~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~6 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~9_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux14~6_combout  & (\CPU|id_stage|data_b|Mux14~8_combout )) # (!\CPU|id_stage|data_b|Mux14~6_combout  & ((\CPU|id_stage|data_b|Mux14~1_combout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux14~6_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|data_b|Mux14~8_combout ),
	.datac(\CPU|id_stage|data_b|Mux14~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux14~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~9 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y15_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[17]~23_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][17]~regout ));

// Location: LCCOMB_X45_Y15_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[9][17]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[9][17]~feeder_combout  = \CPU|wb_stage|y[17]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[17]~23_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[9][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[9][17]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[9][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y15_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[9][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][17]~regout ));

// Location: LCCOMB_X46_Y15_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[10][17]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[10][17]~feeder_combout  = \CPU|wb_stage|y[17]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[17]~23_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[10][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[10][17]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[10][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y15_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[10][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][17]~regout ));

// Location: LCCOMB_X47_Y15_N30
cycloneii_lcell_comb \CPU|id_stage|rf|register[8][17]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[8][17]~feeder_combout  = \CPU|wb_stage|y[17]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[17]~23_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[8][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[8][17]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[8][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y15_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[8][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][17]~regout ));

// Location: LCCOMB_X47_Y15_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~10_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[10][17]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[8][17]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[10][17]~regout ),
	.datad(\CPU|id_stage|rf|register[8][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~10 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux14~10_combout  & (\CPU|id_stage|rf|register[11][17]~regout )) # (!\CPU|id_stage|data_b|Mux14~10_combout  & ((\CPU|id_stage|rf|register[9][17]~regout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux14~10_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[11][17]~regout ),
	.datac(\CPU|id_stage|rf|register[9][17]~regout ),
	.datad(\CPU|id_stage|data_b|Mux14~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~11 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~14_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|rf|register[2][17]~regout ) # ((\CPU|id_stage|data_b|Mux6~5_combout )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((!\CPU|id_stage|data_b|Mux6~5_combout  & 
// \CPU|id_stage|rf|register[1][17]~regout ))))

	.dataa(\CPU|id_stage|rf|register[2][17]~regout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datad(\CPU|id_stage|rf|register[1][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~14 .lut_mask = 16'hCBC8;
defparam \CPU|id_stage|data_b|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~12_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[5][17]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[4][17]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[5][17]~regout ),
	.datad(\CPU|id_stage|rf|register[4][17]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~12 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~13_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux14~12_combout  & ((\CPU|id_stage|rf|register[7][17]~regout ))) # (!\CPU|id_stage|data_b|Mux14~12_combout  & (\CPU|id_stage|rf|register[6][17]~regout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux14~12_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[6][17]~regout ),
	.datac(\CPU|id_stage|rf|register[7][17]~regout ),
	.datad(\CPU|id_stage|data_b|Mux14~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~15_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux14~14_combout  & (\CPU|id_stage|rf|register[3][17]~regout )) # (!\CPU|id_stage|data_b|Mux14~14_combout  & ((\CPU|id_stage|data_b|Mux14~13_combout 
// ))))) # (!\CPU|id_stage|data_b|Mux6~5_combout  & (((\CPU|id_stage|data_b|Mux14~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[3][17]~regout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|data_b|Mux14~14_combout ),
	.datad(\CPU|id_stage|data_b|Mux14~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~15 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~16_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux14~11_combout ) # ((\CPU|id_stage|data_b|Mux6~3_combout )))) # (!\CPU|id_stage|data_b|Mux6~2_combout  & (((!\CPU|id_stage|data_b|Mux6~3_combout  & 
// \CPU|id_stage|data_b|Mux14~15_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux14~11_combout ),
	.datac(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datad(\CPU|id_stage|data_b|Mux14~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~16 .lut_mask = 16'hADA8;
defparam \CPU|id_stage|data_b|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~19_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux14~16_combout  & (\CPU|id_stage|data_b|Mux14~18_combout )) # (!\CPU|id_stage|data_b|Mux14~16_combout  & ((\CPU|id_stage|data_b|Mux14~9_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~3_combout  & (((\CPU|id_stage|data_b|Mux14~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux14~18_combout ),
	.datac(\CPU|id_stage|data_b|Mux14~9_combout ),
	.datad(\CPU|id_stage|data_b|Mux14~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~20_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y [17])) # (!\CPU|id_stage|data_b|Mux6~1_combout ))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|data_b|Mux14~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y [17]),
	.datad(\CPU|id_stage|data_b|Mux14~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux14~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux14~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[17]~22_combout ))) # (!\CPU|id_stage|data_b|Mux14~20_combout  & (\CPU|em_reg|malu [17])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux14~20_combout ))))

	.dataa(\CPU|em_reg|malu [17]),
	.datab(\CPU|mem_stage|mem_io_mux|y[17]~22_combout ),
	.datac(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datad(\CPU|id_stage|data_b|Mux14~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux14~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux14 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_b|Mux14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N21
cycloneii_lcell_ff \CPU|de_reg|eb[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux14~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [17]));

// Location: LCFF_X27_Y20_N5
cycloneii_lcell_ff \CPU|em_reg|mb[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [17]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [17]));

// Location: LCCOMB_X34_Y20_N18
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[16]~23 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[16]~23_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|em_reg|malu [7]),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[16]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[16]~23 .lut_mask = 16'h0F00;
defparam \CPU|mem_stage|mem_io_mux|y[16]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~17_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[14][16]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[12][16]~regout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[12][16]~regout ),
	.datad(\CPU|id_stage|rf|register[14][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~17 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~18_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux15~17_combout  & (\CPU|id_stage|rf|register[15][16]~regout )) # (!\CPU|id_stage|data_b|Mux15~17_combout  & ((\CPU|id_stage|rf|register[13][16]~regout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux15~17_combout ))))

	.dataa(\CPU|id_stage|rf|register[15][16]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[13][16]~regout ),
	.datad(\CPU|id_stage|data_b|Mux15~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~18 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y14_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][16]~regout ));

// Location: LCFF_X47_Y14_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[16]~24_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][16]~regout ));

// Location: LCCOMB_X48_Y14_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~0_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[9][16]~regout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|rf|register[8][16]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[8][16]~regout ),
	.datad(\CPU|id_stage|rf|register[9][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~0 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~1_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux15~0_combout  & (\CPU|id_stage|rf|register[11][16]~regout )) # (!\CPU|id_stage|data_b|Mux15~0_combout  & ((\CPU|id_stage|rf|register[10][16]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux15~0_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[11][16]~regout ),
	.datac(\CPU|id_stage|rf|register[10][16]~regout ),
	.datad(\CPU|id_stage|data_b|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~1 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~6_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[24][16]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[16][16]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[24][16]~regout ),
	.datad(\CPU|id_stage|rf|register[16][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~6 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux15~6_combout  & ((\CPU|id_stage|rf|register[28][16]~regout ))) # (!\CPU|id_stage|data_b|Mux15~6_combout  & (\CPU|id_stage|rf|register[20][16]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux15~6_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[20][16]~regout ),
	.datac(\CPU|id_stage|rf|register[28][16]~regout ),
	.datad(\CPU|id_stage|data_b|Mux15~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~7 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N22
cycloneii_lcell_comb \CPU|id_stage|rf|register[30][16]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[30][16]~feeder_combout  = \CPU|wb_stage|y[16]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[16]~24_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[30][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[30][16]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[30][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[30][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][16]~regout ));

// Location: LCCOMB_X45_Y18_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~4_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[26][16]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[18][16]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[26][16]~regout ),
	.datad(\CPU|id_stage|rf|register[18][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~4 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux15~4_combout  & (\CPU|id_stage|rf|register[30][16]~regout )) # (!\CPU|id_stage|data_b|Mux15~4_combout  & ((\CPU|id_stage|rf|register[22][16]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux15~4_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[30][16]~regout ),
	.datac(\CPU|id_stage|data_b|Mux15~4_combout ),
	.datad(\CPU|id_stage|rf|register[22][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~5 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~8_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|data_b|Mux15~5_combout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|data_b|Mux15~7_combout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux15~7_combout ),
	.datad(\CPU|id_stage|data_b|Mux15~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~8 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~2_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[21][16]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[17][16]~regout )))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[17][16]~regout ),
	.datad(\CPU|id_stage|rf|register[21][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~2 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux15~2_combout  & ((\CPU|id_stage|rf|register[29][16]~regout ))) # (!\CPU|id_stage|data_b|Mux15~2_combout  & (\CPU|id_stage|rf|register[25][16]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|data_b|Mux15~2_combout ))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|data_b|Mux15~2_combout ),
	.datac(\CPU|id_stage|rf|register[25][16]~regout ),
	.datad(\CPU|id_stage|rf|register[29][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~3 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_b|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux15~8_combout  & (\CPU|id_stage|data_b|Mux15~10_combout )) # (!\CPU|id_stage|data_b|Mux15~8_combout  & ((\CPU|id_stage|data_b|Mux15~3_combout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux15~8_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux15~10_combout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux15~8_combout ),
	.datad(\CPU|id_stage|data_b|Mux15~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~11 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~12_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[6][16]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[4][16]~regout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[4][16]~regout ),
	.datad(\CPU|id_stage|rf|register[6][16]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~12 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~13_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux15~12_combout  & ((\CPU|id_stage|rf|register[7][16]~regout ))) # (!\CPU|id_stage|data_b|Mux15~12_combout  & (\CPU|id_stage|rf|register[5][16]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux15~12_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[5][16]~regout ),
	.datac(\CPU|id_stage|rf|register[7][16]~regout ),
	.datad(\CPU|id_stage|data_b|Mux15~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~14_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & (\CPU|id_stage|data_b|Mux6~5_combout )) # (!\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux15~13_combout ))) # 
// (!\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|rf|register[1][16]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|rf|register[1][16]~regout ),
	.datad(\CPU|id_stage|data_b|Mux15~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~15_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux15~14_combout  & (\CPU|id_stage|rf|register[3][16]~regout )) # (!\CPU|id_stage|data_b|Mux15~14_combout  & ((\CPU|id_stage|rf|register[2][16]~regout 
// ))))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux15~14_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|rf|register[3][16]~regout ),
	.datac(\CPU|id_stage|rf|register[2][16]~regout ),
	.datad(\CPU|id_stage|data_b|Mux15~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~15 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~16_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~2_combout ) # ((\CPU|id_stage|data_b|Mux15~11_combout )))) # (!\CPU|id_stage|data_b|Mux6~3_combout  & (!\CPU|id_stage|data_b|Mux6~2_combout  & 
// ((\CPU|id_stage|data_b|Mux15~15_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux15~11_combout ),
	.datad(\CPU|id_stage|data_b|Mux15~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~19_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux15~16_combout  & (\CPU|id_stage|data_b|Mux15~18_combout )) # (!\CPU|id_stage|data_b|Mux15~16_combout  & ((\CPU|id_stage|data_b|Mux15~1_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~2_combout  & (((\CPU|id_stage|data_b|Mux15~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux15~18_combout ),
	.datac(\CPU|id_stage|data_b|Mux15~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux15~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~20_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[16]~233_combout )) # (!\CPU|id_stage|data_b|Mux6~1_combout ))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|data_b|Mux15~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[16]~233_combout ),
	.datad(\CPU|id_stage|data_b|Mux15~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux15~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux15~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[16]~23_combout ))) # (!\CPU|id_stage|data_b|Mux15~20_combout  & (\CPU|em_reg|malu [16])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux15~20_combout ))))

	.dataa(\CPU|em_reg|malu [16]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[16]~23_combout ),
	.datad(\CPU|id_stage|data_b|Mux15~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux15~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux15 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneii_lcell_comb \CPU|de_reg|eb[16]~feeder (
// Equation(s):
// \CPU|de_reg|eb[16]~feeder_combout  = \CPU|id_stage|data_b|Mux15~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|data_b|Mux15~combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|eb[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|eb[16]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|eb[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N3
cycloneii_lcell_ff \CPU|de_reg|eb[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|eb[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [16]));

// Location: LCFF_X27_Y20_N11
cycloneii_lcell_ff \CPU|em_reg|mb[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [16]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [16]));

// Location: LCCOMB_X34_Y20_N30
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[15]~24 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[15]~24_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [15])

	.dataa(\CPU|em_reg|malu [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[15]~24 .lut_mask = 16'h5500;
defparam \CPU|mem_stage|mem_io_mux|y[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~17_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[13][15]~regout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|rf|register[12][15]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[12][15]~regout ),
	.datad(\CPU|id_stage|rf|register[13][15]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~17 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~18_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux16~17_combout  & (\CPU|id_stage|rf|register[15][15]~regout )) # (!\CPU|id_stage|data_b|Mux16~17_combout  & ((\CPU|id_stage|rf|register[14][15]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|data_b|Mux16~17_combout ))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|data_b|Mux16~17_combout ),
	.datac(\CPU|id_stage|rf|register[15][15]~regout ),
	.datad(\CPU|id_stage|rf|register[14][15]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~18 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][15]~regout ));

// Location: LCCOMB_X49_Y21_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[19][15]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[19][15]~feeder_combout  = \CPU|wb_stage|y[15]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[15]~25_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[19][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[19][15]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[19][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[19][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][15]~regout ));

// Location: LCCOMB_X49_Y21_N28
cycloneii_lcell_comb \CPU|id_stage|rf|register[23][15]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[23][15]~feeder_combout  = \CPU|wb_stage|y[15]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[15]~25_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[23][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[23][15]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[23][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[23][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][15]~regout ));

// Location: LCCOMB_X49_Y21_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[23][15]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[19][15]~regout )))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[19][15]~regout ),
	.datad(\CPU|id_stage|rf|register[23][15]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~7 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~8_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux16~7_combout  & ((\CPU|id_stage|rf|register[31][15]~regout ))) # (!\CPU|id_stage|data_b|Mux16~7_combout  & (\CPU|id_stage|rf|register[27][15]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux16~7_combout ))))

	.dataa(\CPU|id_stage|rf|register[27][15]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[31][15]~regout ),
	.datad(\CPU|id_stage|data_b|Mux16~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~8 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~2_combout  = (\CPU|inst_reg|inst [19] & (((\CPU|inst_reg|inst [18])))) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[21][15]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[17][15]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[17][15]~regout ),
	.datac(\CPU|id_stage|rf|register[21][15]~regout ),
	.datad(\CPU|inst_reg|inst [18]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~2 .lut_mask = 16'hFA44;
defparam \CPU|id_stage|data_b|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux16~2_combout  & (\CPU|id_stage|rf|register[29][15]~regout )) # (!\CPU|id_stage|data_b|Mux16~2_combout  & ((\CPU|id_stage|rf|register[25][15]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux16~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[29][15]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[25][15]~regout ),
	.datad(\CPU|id_stage|data_b|Mux16~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~3 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][15]~regout ));

// Location: LCCOMB_X42_Y22_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~4_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[24][15]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[16][15]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[24][15]~regout ),
	.datad(\CPU|id_stage|rf|register[16][15]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~4 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux16~4_combout  & ((\CPU|id_stage|rf|register[28][15]~regout ))) # (!\CPU|id_stage|data_b|Mux16~4_combout  & (\CPU|id_stage|rf|register[20][15]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux16~4_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[20][15]~regout ),
	.datac(\CPU|id_stage|rf|register[28][15]~regout ),
	.datad(\CPU|id_stage|data_b|Mux16~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~5 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~6_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|data_b|Mux16~3_combout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux16~5_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux16~3_combout ),
	.datad(\CPU|id_stage|data_b|Mux16~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~6 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~9_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux16~6_combout  & ((\CPU|id_stage|data_b|Mux16~8_combout ))) # (!\CPU|id_stage|data_b|Mux16~6_combout  & (\CPU|id_stage|data_b|Mux16~1_combout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux16~6_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux16~1_combout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux16~8_combout ),
	.datad(\CPU|id_stage|data_b|Mux16~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~9 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y14_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][15]~regout ));

// Location: LCFF_X46_Y14_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][15]~regout ));

// Location: LCFF_X45_Y14_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[15]~25_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][15]~regout ));

// Location: LCCOMB_X46_Y14_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~10_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[10][15]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[8][15]~regout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[8][15]~regout ),
	.datad(\CPU|id_stage|rf|register[10][15]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~10 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux16~10_combout  & ((\CPU|id_stage|rf|register[11][15]~regout ))) # (!\CPU|id_stage|data_b|Mux16~10_combout  & (\CPU|id_stage|rf|register[9][15]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux16~10_combout ))))

	.dataa(\CPU|id_stage|rf|register[9][15]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[11][15]~regout ),
	.datad(\CPU|id_stage|data_b|Mux16~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~11 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~12_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[5][15]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[4][15]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[5][15]~regout ),
	.datad(\CPU|id_stage|rf|register[4][15]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~12 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~13_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux16~12_combout  & (\CPU|id_stage|rf|register[7][15]~regout )) # (!\CPU|id_stage|data_b|Mux16~12_combout  & ((\CPU|id_stage|rf|register[6][15]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux16~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[7][15]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[6][15]~regout ),
	.datad(\CPU|id_stage|data_b|Mux16~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~13 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~15_combout  = (\CPU|id_stage|data_b|Mux16~14_combout  & (((\CPU|id_stage|rf|register[3][15]~regout )) # (!\CPU|id_stage|data_b|Mux6~5_combout ))) # (!\CPU|id_stage|data_b|Mux16~14_combout  & (\CPU|id_stage|data_b|Mux6~5_combout  
// & ((\CPU|id_stage|data_b|Mux16~13_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux16~14_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|rf|register[3][15]~regout ),
	.datad(\CPU|id_stage|data_b|Mux16~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~15 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~16_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & (\CPU|id_stage|data_b|Mux6~2_combout )) # (!\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~2_combout  & (\CPU|id_stage|data_b|Mux16~11_combout )) # 
// (!\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux16~15_combout )))))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux16~11_combout ),
	.datad(\CPU|id_stage|data_b|Mux16~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~16 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~19_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux16~16_combout  & (\CPU|id_stage|data_b|Mux16~18_combout )) # (!\CPU|id_stage|data_b|Mux16~16_combout  & ((\CPU|id_stage|data_b|Mux16~9_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~3_combout  & (((\CPU|id_stage|data_b|Mux16~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux16~18_combout ),
	.datac(\CPU|id_stage|data_b|Mux16~9_combout ),
	.datad(\CPU|id_stage|data_b|Mux16~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~20_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[15]~234_combout )) # (!\CPU|id_stage|data_b|Mux6~1_combout ))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|data_b|Mux16~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[15]~234_combout ),
	.datad(\CPU|id_stage|data_b|Mux16~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux16~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux16~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[15]~24_combout ))) # (!\CPU|id_stage|data_b|Mux16~20_combout  & (\CPU|em_reg|malu [15])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux16~20_combout ))))

	.dataa(\CPU|em_reg|malu [15]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[15]~24_combout ),
	.datad(\CPU|id_stage|data_b|Mux16~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux16~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux16 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N21
cycloneii_lcell_ff \CPU|de_reg|eb[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux16~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [15]));

// Location: LCFF_X27_Y20_N21
cycloneii_lcell_ff \CPU|em_reg|mb[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [15]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [15]));

// Location: LCCOMB_X27_Y20_N30
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[21]~17 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[21]~17_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [21])

	.dataa(vcc),
	.datab(\CPU|em_reg|malu [7]),
	.datac(vcc),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[21]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[21]~17 .lut_mask = 16'h3300;
defparam \CPU|mem_stage|mem_io_mux|y[21]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y13_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~17_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[13][21]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[12][21]~regout )))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[12][21]~regout ),
	.datad(\CPU|id_stage|rf|register[13][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~17 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~18_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux10~17_combout  & (\CPU|id_stage|rf|register[15][21]~regout )) # (!\CPU|id_stage|data_b|Mux10~17_combout  & ((\CPU|id_stage|rf|register[14][21]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux10~17_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[15][21]~regout ),
	.datac(\CPU|id_stage|rf|register[14][21]~regout ),
	.datad(\CPU|id_stage|data_b|Mux10~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~8_combout  = (\CPU|id_stage|data_b|Mux10~7_combout  & (((\CPU|id_stage|rf|register[31][21]~regout )) # (!\CPU|inst_reg|inst [19]))) # (!\CPU|id_stage|data_b|Mux10~7_combout  & (\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[27][21]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux10~7_combout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[31][21]~regout ),
	.datad(\CPU|id_stage|rf|register[27][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~8 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~4_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[24][21]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[16][21]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[24][21]~regout ),
	.datad(\CPU|id_stage|rf|register[16][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~4 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux10~4_combout  & (\CPU|id_stage|rf|register[28][21]~regout )) # (!\CPU|id_stage|data_b|Mux10~4_combout  & ((\CPU|id_stage|rf|register[20][21]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux10~4_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[28][21]~regout ),
	.datac(\CPU|id_stage|data_b|Mux10~4_combout ),
	.datad(\CPU|id_stage|rf|register[20][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~5 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][21]~regout ));

// Location: LCCOMB_X47_Y19_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[21][21]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[17][21]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[17][21]~regout ),
	.datad(\CPU|id_stage|rf|register[21][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux10~2_combout  & ((\CPU|id_stage|rf|register[29][21]~regout ))) # (!\CPU|id_stage|data_b|Mux10~2_combout  & (\CPU|id_stage|rf|register[25][21]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux10~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[25][21]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[29][21]~regout ),
	.datad(\CPU|id_stage|data_b|Mux10~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~3 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~6_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux10~3_combout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|data_b|Mux10~5_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux10~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux10~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~6 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][21]~regout ));

// Location: LCCOMB_X43_Y21_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[18][21]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[18][21]~feeder_combout  = \CPU|wb_stage|y[21]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[21]~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[18][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[18][21]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[18][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[18][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][21]~regout ));

// Location: LCFF_X47_Y18_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[21]~18_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][21]~regout ));

// Location: LCCOMB_X44_Y21_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~0_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[26][21]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[18][21]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[18][21]~regout ),
	.datad(\CPU|id_stage|rf|register[26][21]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~0 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~1_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux10~0_combout  & ((\CPU|id_stage|rf|register[30][21]~regout ))) # (!\CPU|id_stage|data_b|Mux10~0_combout  & (\CPU|id_stage|rf|register[22][21]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux10~0_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][21]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[30][21]~regout ),
	.datad(\CPU|id_stage|data_b|Mux10~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~1 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~9_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux10~6_combout  & (\CPU|id_stage|data_b|Mux10~8_combout )) # (!\CPU|id_stage|data_b|Mux10~6_combout  & ((\CPU|id_stage|data_b|Mux10~1_combout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux10~6_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|data_b|Mux10~8_combout ),
	.datac(\CPU|id_stage|data_b|Mux10~6_combout ),
	.datad(\CPU|id_stage|data_b|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~9 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~19_combout  = (\CPU|id_stage|data_b|Mux10~16_combout  & (((\CPU|id_stage|data_b|Mux10~18_combout )) # (!\CPU|id_stage|data_b|Mux6~3_combout ))) # (!\CPU|id_stage|data_b|Mux10~16_combout  & (\CPU|id_stage|data_b|Mux6~3_combout  & 
// ((\CPU|id_stage|data_b|Mux10~9_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux10~16_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux10~18_combout ),
	.datad(\CPU|id_stage|data_b|Mux10~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~19 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~20_combout  = (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y [21])) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// ((\CPU|id_stage|data_b|Mux10~19_combout ))))) # (!\CPU|id_stage|data_b|Mux6~1_combout  & (\CPU|id_stage|fw_instance|fwdb[0]~5_combout ))

	.dataa(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datab(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y [21]),
	.datad(\CPU|id_stage|data_b|Mux10~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10~20 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux10~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux10~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[21]~17_combout ))) # (!\CPU|id_stage|data_b|Mux10~20_combout  & (\CPU|em_reg|malu [21])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux10~20_combout ))))

	.dataa(\CPU|em_reg|malu [21]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[21]~17_combout ),
	.datad(\CPU|id_stage|data_b|Mux10~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux10~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux10 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N7
cycloneii_lcell_ff \CPU|de_reg|eb[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux10~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [21]));

// Location: LCCOMB_X33_Y14_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~32 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~32_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [23]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [21]))

	.dataa(vcc),
	.datab(\CPU|de_reg|eb [21]),
	.datac(\CPU|de_reg|eb [23]),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~32 .lut_mask = 16'hF0CC;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~33 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~33_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~24_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~32_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~24_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~32_combout ),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~33 .lut_mask = 16'hAAF0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~84 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~84_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~83_combout ) # ((\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~33_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~83_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.datac(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~84 .lut_mask = 16'hFEFA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~50 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~50_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[12]~14_combout )) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[10]~10_combout )))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxb|y[12]~14_combout ),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|muxb|y[10]~10_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~50 .lut_mask = 16'hCFC0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~37 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~37_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight1~50_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~36_combout )))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~50_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~37 .lut_mask = 16'hF5A0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~45 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~45_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[16]~17_combout )) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[14]~13_combout 
// )))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|exe_stage|muxb|y[16]~17_combout ),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|muxb|y[14]~13_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~45 .lut_mask = 16'h8A80;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~47 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~47_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~45_combout ) # ((!\CPU|exe_stage|muxa|y[0]~0_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~46_combout ))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~45_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~47 .lut_mask = 16'hF5F0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~80 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~80_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~47_combout ))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~37_combout ))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~37_combout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~80 .lut_mask = 16'hEE44;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~75 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~75_combout  = (\CPU|exe_stage|judge_ealu|y[6]~19_combout ) # ((!\CPU|de_reg|ealuc [3] & \CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ))

	.dataa(vcc),
	.datab(\CPU|de_reg|ealuc [3]),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~75 .lut_mask = 16'hF3F0;
defparam \CPU|exe_stage|judge_ealu|y[2]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~94 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~94_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~82_combout  & ((\CPU|de_reg|eshift~regout  & (!\CPU|de_reg|eimm [9])) # (!\CPU|de_reg|eshift~regout  & ((!\CPU|de_reg|ea [3])))))

	.dataa(\CPU|de_reg|eimm [9]),
	.datab(\CPU|de_reg|ea [3]),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~82_combout ),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~94 .lut_mask = 16'h5030;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[9]~270 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[9]~270_combout  = (\CPU|exe_stage|judge_ealu|y[2]~76_combout  & (((\CPU|exe_stage|judge_ealu|y[2]~75_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~94_combout )))) # (!\CPU|exe_stage|judge_ealu|y[2]~76_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~80_combout ) # ((!\CPU|exe_stage|judge_ealu|y[2]~75_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~76_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~80_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[2]~75_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[9]~270_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[9]~270 .lut_mask = 16'hE545;
defparam \CPU|exe_stage|judge_ealu|y[9]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~86 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~86_combout  = ((\CPU|exe_stage|pipe_alu|ShiftRight1~79_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~46_combout )) # (!\CPU|exe_stage|pipe_alu|ShiftRight1~96_combout )

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~96_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~79_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~46_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~86 .lut_mask = 16'hF333;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[9]~271 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[9]~271_combout  = (\CPU|exe_stage|judge_ealu|y[2]~71_combout  & ((\CPU|exe_stage|judge_ealu|y[9]~270_combout  & (\CPU|exe_stage|muxb|y[31]~8_combout )) # (!\CPU|exe_stage|judge_ealu|y[9]~270_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight1~86_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[2]~71_combout  & (((\CPU|exe_stage|judge_ealu|y[9]~270_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~71_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[9]~270_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~86_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[9]~271_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[9]~271 .lut_mask = 16'hDAD0;
defparam \CPU|exe_stage|judge_ealu|y[9]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[14]~213 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[14]~213_combout  = (\CPU|de_reg|ealuc [2] & (\CPU|exe_stage|judge_ealu|y[6]~19_combout  & (\CPU|exe_stage|muxa|y[3]~3_combout ))) # (!\CPU|de_reg|ealuc [2] & (((\CPU|de_reg|ealuc [0]))))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.datac(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[14]~213_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[14]~213 .lut_mask = 16'hD580;
defparam \CPU|exe_stage|judge_ealu|y[14]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N29
cycloneii_lcell_ff \CPU|de_reg|ea[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|id_stage|data_a|Mux22~combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [9]));

// Location: LCCOMB_X31_Y18_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~141 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~141_combout  = \CPU|exe_stage|muxb|y[9]~12_combout  $ (((\CPU|de_reg|ea [9] & !\CPU|de_reg|eshift~regout )))

	.dataa(\CPU|exe_stage|muxb|y[9]~12_combout ),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [9]),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~141_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~141 .lut_mask = 16'hAA5A;
defparam \CPU|exe_stage|pipe_alu|s~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~125 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~125_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~36_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~114_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~36_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~114_combout ),
	.datad(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~125 .lut_mask = 16'hAAF0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~126 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~126_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & (((\CPU|exe_stage|pipe_alu|ShiftLeft0~9_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~33_combout )))) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftLeft0~125_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~9_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~33_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~125_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~9_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~126 .lut_mask = 16'hF444;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[9]~272 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[9]~272_combout  = (\CPU|exe_stage|judge_ealu|y[14]~214_combout  & ((\CPU|exe_stage|judge_ealu|y[14]~213_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~126_combout ))) # (!\CPU|exe_stage|judge_ealu|y[14]~213_combout  & 
// (\CPU|exe_stage|pipe_alu|s~141_combout )))) # (!\CPU|exe_stage|judge_ealu|y[14]~214_combout  & (!\CPU|exe_stage|judge_ealu|y[14]~213_combout ))

	.dataa(\CPU|exe_stage|judge_ealu|y[14]~214_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[14]~213_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~141_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~126_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[9]~272_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[9]~272 .lut_mask = 16'hB931;
defparam \CPU|exe_stage|judge_ealu|y[9]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[9]~273 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[9]~273_combout  = (\CPU|de_reg|ealuc [2] & ((\CPU|exe_stage|judge_ealu|y[9]~272_combout  & ((\CPU|exe_stage|judge_ealu|y[9]~271_combout ))) # (!\CPU|exe_stage|judge_ealu|y[9]~272_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight0~84_combout )))) # (!\CPU|de_reg|ealuc [2] & (((\CPU|exe_stage|judge_ealu|y[9]~272_combout ))))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~84_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[9]~271_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[9]~272_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[9]~273_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[9]~273 .lut_mask = 16'hF588;
defparam \CPU|exe_stage|judge_ealu|y[9]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[9]~8 (
// Equation(s):
// \CPU|exe_stage|muxa|y[9]~8_combout  = (!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [9])

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[9]~8 .lut_mask = 16'h5050;
defparam \CPU|exe_stage|muxa|y[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[9]~267 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[9]~267_combout  = (\CPU|de_reg|ealuc [0] & ((\CPU|exe_stage|muxa|y[9]~8_combout  & ((\CPU|de_reg|ealuc [2]) # (\CPU|exe_stage|muxb|y[9]~12_combout ))) # (!\CPU|exe_stage|muxa|y[9]~8_combout  & (\CPU|de_reg|ealuc [2] & 
// \CPU|exe_stage|muxb|y[9]~12_combout )))) # (!\CPU|de_reg|ealuc [0] & (((\CPU|de_reg|ealuc [2]))))

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(\CPU|exe_stage|muxa|y[9]~8_combout ),
	.datac(\CPU|de_reg|ealuc [2]),
	.datad(\CPU|exe_stage|muxb|y[9]~12_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[9]~267_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[9]~267 .lut_mask = 16'hF8D0;
defparam \CPU|exe_stage|judge_ealu|y[9]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[9]~268 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[9]~268_combout  = (\CPU|exe_stage|judge_ealu|y[9]~267_combout  & ((\CPU|exe_stage|pipe_alu|Add1~18_combout ) # ((\CPU|de_reg|ealuc [0])))) # (!\CPU|exe_stage|judge_ealu|y[9]~267_combout  & 
// (((\CPU|exe_stage|pipe_alu|Add0~18_combout  & !\CPU|de_reg|ealuc [0]))))

	.dataa(\CPU|exe_stage|pipe_alu|Add1~18_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add0~18_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[9]~267_combout ),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[9]~268_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[9]~268 .lut_mask = 16'hF0AC;
defparam \CPU|exe_stage|judge_ealu|y[9]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N14
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[9]~269 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[9]~269_combout  = (\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|ad4|y[9]~14_combout )) # (!\CPU|de_reg|ejal~regout  & (((!\CPU|de_reg|ealuc [1] & \CPU|exe_stage|judge_ealu|y[9]~268_combout ))))

	.dataa(\CPU|exe_stage|ad4|y[9]~14_combout ),
	.datab(\CPU|de_reg|ealuc [1]),
	.datac(\CPU|de_reg|ejal~regout ),
	.datad(\CPU|exe_stage|judge_ealu|y[9]~268_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[9]~269_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[9]~269 .lut_mask = 16'hA3A0;
defparam \CPU|exe_stage|judge_ealu|y[9]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[9]~274 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[9]~274_combout  = (\CPU|exe_stage|judge_ealu|y[9]~269_combout ) # ((\CPU|exe_stage|judge_ealu|y[14]~217_combout  & \CPU|exe_stage|judge_ealu|y[9]~273_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|judge_ealu|y[14]~217_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[9]~273_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[9]~269_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[9]~274_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[9]~274 .lut_mask = 16'hFFC0;
defparam \CPU|exe_stage|judge_ealu|y[9]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N27
cycloneii_lcell_ff \CPU|em_reg|malu[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y[9]~274_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [9]));

// Location: LCCOMB_X46_Y13_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[15][9]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[15][9]~feeder_combout  = \CPU|wb_stage|y[9]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[9]~30_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[15][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[15][9]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[15][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y13_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[15][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][9]~regout ));

// Location: LCCOMB_X45_Y13_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[14][9]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[14][9]~feeder_combout  = \CPU|wb_stage|y[9]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[9]~30_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[14][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[14][9]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[14][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y13_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[14][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][9]~regout ));

// Location: LCFF_X44_Y13_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][9]~regout ));

// Location: LCFF_X44_Y13_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][9]~regout ));

// Location: LCCOMB_X44_Y13_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~17_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[13][9]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[12][9]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[13][9]~regout ),
	.datad(\CPU|id_stage|rf|register[12][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~17 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~18_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux22~17_combout  & (\CPU|id_stage|rf|register[15][9]~regout )) # (!\CPU|id_stage|data_a|Mux22~17_combout  & ((\CPU|id_stage|rf|register[14][9]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux22~17_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[15][9]~regout ),
	.datac(\CPU|id_stage|rf|register[14][9]~regout ),
	.datad(\CPU|id_stage|data_a|Mux22~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][9]~regout ));

// Location: LCFF_X48_Y22_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][9]~regout ));

// Location: LCCOMB_X49_Y22_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[19][9]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[19][9]~feeder_combout  = \CPU|wb_stage|y[9]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[9]~30_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[19][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[19][9]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[19][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[19][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][9]~regout ));

// Location: LCCOMB_X49_Y22_N12
cycloneii_lcell_comb \CPU|id_stage|rf|register[23][9]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[23][9]~feeder_combout  = \CPU|wb_stage|y[9]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[9]~30_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[23][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[23][9]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[23][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[23][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][9]~regout ));

// Location: LCCOMB_X49_Y22_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~7_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[23][9]~regout ))) # (!\CPU|inst_reg|inst [23] & 
// (\CPU|id_stage|rf|register[19][9]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[19][9]~regout ),
	.datad(\CPU|id_stage|rf|register[23][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~7 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~8_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux22~7_combout  & ((\CPU|id_stage|rf|register[31][9]~regout ))) # (!\CPU|id_stage|data_a|Mux22~7_combout  & (\CPU|id_stage|rf|register[27][9]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux22~7_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[27][9]~regout ),
	.datac(\CPU|id_stage|rf|register[31][9]~regout ),
	.datad(\CPU|id_stage|data_a|Mux22~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~8 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][9]~regout ));

// Location: LCFF_X44_Y17_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][9]~regout ));

// Location: LCCOMB_X45_Y18_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~1_combout  = (\CPU|id_stage|data_a|Mux22~0_combout  & (((\CPU|id_stage|rf|register[30][9]~regout )) # (!\CPU|inst_reg|inst [23]))) # (!\CPU|id_stage|data_a|Mux22~0_combout  & (\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[22][9]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux22~0_combout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[30][9]~regout ),
	.datad(\CPU|id_stage|rf|register[22][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~1 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][9]~regout ));

// Location: LCFF_X48_Y18_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][9]~regout ));

// Location: LCFF_X47_Y18_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][9]~regout ));

// Location: LCCOMB_X48_Y18_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][9]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][9]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[21][9]~regout ),
	.datad(\CPU|id_stage|rf|register[17][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][9]~regout ));

// Location: LCCOMB_X45_Y21_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux22~2_combout  & ((\CPU|id_stage|rf|register[29][9]~regout ))) # (!\CPU|id_stage|data_a|Mux22~2_combout  & (\CPU|id_stage|rf|register[25][9]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux22~2_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[25][9]~regout ),
	.datac(\CPU|id_stage|data_a|Mux22~2_combout ),
	.datad(\CPU|id_stage|rf|register[29][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~3 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_a|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][9]~regout ));

// Location: LCFF_X41_Y22_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][9]~regout ));

// Location: LCFF_X40_Y22_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][9]~regout ));

// Location: LCFF_X40_Y22_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][9]~regout ));

// Location: LCCOMB_X40_Y22_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~4_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[24][9]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[16][9]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[24][9]~regout ),
	.datad(\CPU|id_stage|rf|register[16][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~4 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux22~4_combout  & ((\CPU|id_stage|rf|register[28][9]~regout ))) # (!\CPU|id_stage|data_a|Mux22~4_combout  & (\CPU|id_stage|rf|register[20][9]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux22~4_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[20][9]~regout ),
	.datac(\CPU|id_stage|rf|register[28][9]~regout ),
	.datad(\CPU|id_stage|data_a|Mux22~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~5 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~6_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|data_a|Mux22~3_combout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|data_a|Mux22~5_combout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux22~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux22~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~6 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~9_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux22~6_combout  & (\CPU|id_stage|data_a|Mux22~8_combout )) # (!\CPU|id_stage|data_a|Mux22~6_combout  & ((\CPU|id_stage|data_a|Mux22~1_combout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux22~6_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|data_a|Mux22~8_combout ),
	.datac(\CPU|id_stage|data_a|Mux22~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux22~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~9 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~19_combout  = (\CPU|id_stage|data_a|Mux22~16_combout  & (((\CPU|id_stage|data_a|Mux22~18_combout )) # (!\CPU|id_stage|data_a|Mux7~0_combout ))) # (!\CPU|id_stage|data_a|Mux22~16_combout  & (\CPU|id_stage|data_a|Mux7~0_combout  & 
// ((\CPU|id_stage|data_a|Mux22~9_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux22~16_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux22~18_combout ),
	.datad(\CPU|id_stage|data_a|Mux22~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~19 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~20_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[9]~274_combout )) # (!\CPU|id_stage|data_a|Mux7~5_combout ))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|data_a|Mux22~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[9]~274_combout ),
	.datad(\CPU|id_stage|data_a|Mux22~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux22~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux22 (
// Equation(s):
// \CPU|id_stage|data_a|Mux22~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux22~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[9]~29_combout ))) # (!\CPU|id_stage|data_a|Mux22~20_combout  & (\CPU|em_reg|malu [9])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux22~20_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datab(\CPU|em_reg|malu [9]),
	.datac(\CPU|id_stage|data_a|Mux22~20_combout ),
	.datad(\CPU|mem_stage|mem_io_mux|y[9]~29_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux22~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux22 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_a|Mux22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux22~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux22~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|id_stage|bpc[9]~14_combout ) # ((\CPU|id_stage|cu|pcsource[0]~1_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|inst_reg|inst [7] & 
// !\CPU|id_stage|cu|pcsource[0]~1_combout ))))

	.dataa(\CPU|id_stage|bpc[9]~14_combout ),
	.datab(\CPU|inst_reg|inst [7]),
	.datac(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datad(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux22~0 .lut_mask = 16'hF0AC;
defparam \CPU|if_stage|nextpc|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux22~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux22~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux22~0_combout  & (!\CPU|if_stage|p4|y[9]~14_combout )) # (!\CPU|if_stage|nextpc|Mux22~0_combout  & ((!\CPU|id_stage|data_a|Mux22~combout ))))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux22~0_combout ))))

	.dataa(\CPU|if_stage|p4|y[9]~14_combout ),
	.datab(\CPU|id_stage|data_a|Mux22~combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux22~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux22~1 .lut_mask = 16'h503F;
defparam \CPU|if_stage|nextpc|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N17
cycloneii_lcell_ff \CPU|prog_cnt|test|q[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux22~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [9]));

// Location: LCCOMB_X33_Y21_N16
cycloneii_lcell_comb \CPU|inst_reg|dpc4[12]~25 (
// Equation(s):
// \CPU|inst_reg|dpc4[12]~25_combout  = !\CPU|if_stage|p4|y[12]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|if_stage|p4|y[12]~20_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[12]~25 .lut_mask = 16'h0F0F;
defparam \CPU|inst_reg|dpc4[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N17
cycloneii_lcell_ff \CPU|inst_reg|dpc4[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[12]~25_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [12]));

// Location: LCCOMB_X33_Y21_N12
cycloneii_lcell_comb \CPU|de_reg|epc4[12]~25 (
// Equation(s):
// \CPU|de_reg|epc4[12]~25_combout  = !\CPU|inst_reg|dpc4 [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|inst_reg|dpc4 [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[12]~25 .lut_mask = 16'h0F0F;
defparam \CPU|de_reg|epc4[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N13
cycloneii_lcell_ff \CPU|de_reg|epc4[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[12]~25_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [12]));

// Location: LCCOMB_X33_Y17_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[12]~251 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[12]~251_combout  = (\CPU|de_reg|ealuc [0] & ((\CPU|de_reg|ealuc [2] & ((\CPU|exe_stage|muxb|y[12]~14_combout ) # (\CPU|exe_stage|muxa|y[12]~28_combout ))) # (!\CPU|de_reg|ealuc [2] & (\CPU|exe_stage|muxb|y[12]~14_combout  & 
// \CPU|exe_stage|muxa|y[12]~28_combout )))) # (!\CPU|de_reg|ealuc [0] & (\CPU|de_reg|ealuc [2]))

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(\CPU|de_reg|ealuc [2]),
	.datac(\CPU|exe_stage|muxb|y[12]~14_combout ),
	.datad(\CPU|exe_stage|muxa|y[12]~28_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[12]~251_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[12]~251 .lut_mask = 16'hECC4;
defparam \CPU|exe_stage|judge_ealu|y[12]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[12]~252 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[12]~252_combout  = (\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|judge_ealu|y[12]~251_combout )))) # (!\CPU|de_reg|ealuc [0] & ((\CPU|exe_stage|judge_ealu|y[12]~251_combout  & ((\CPU|exe_stage|pipe_alu|Add1~24_combout ))) # 
// (!\CPU|exe_stage|judge_ealu|y[12]~251_combout  & (\CPU|exe_stage|pipe_alu|Add0~24_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Add0~24_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add1~24_combout ),
	.datac(\CPU|de_reg|ealuc [0]),
	.datad(\CPU|exe_stage|judge_ealu|y[12]~251_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[12]~252_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[12]~252 .lut_mask = 16'hFC0A;
defparam \CPU|exe_stage|judge_ealu|y[12]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[12]~253 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[12]~253_combout  = (\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|ad4|y[12]~20_combout )) # (!\CPU|de_reg|ejal~regout  & (((!\CPU|de_reg|ealuc [1] & \CPU|exe_stage|judge_ealu|y[12]~252_combout ))))

	.dataa(\CPU|de_reg|ejal~regout ),
	.datab(\CPU|exe_stage|ad4|y[12]~20_combout ),
	.datac(\CPU|de_reg|ealuc [1]),
	.datad(\CPU|exe_stage|judge_ealu|y[12]~252_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[12]~253_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[12]~253 .lut_mask = 16'h8D88;
defparam \CPU|exe_stage|judge_ealu|y[12]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~71 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~71_combout  = (\CPU|de_reg|ealuc [3] & ((\CPU|exe_stage|muxa|y[4]~4_combout ) # (!\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout )))

	.dataa(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datab(\CPU|de_reg|ealuc [3]),
	.datac(vcc),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~71 .lut_mask = 16'h88CC;
defparam \CPU|exe_stage|judge_ealu|y[2]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[12]~255 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[12]~255_combout  = (\CPU|exe_stage|judge_ealu|y[12]~254_combout  & ((\CPU|exe_stage|muxb|y[31]~8_combout ) # ((!\CPU|exe_stage|judge_ealu|y[2]~71_combout )))) # (!\CPU|exe_stage|judge_ealu|y[12]~254_combout  & 
// (((\CPU|exe_stage|pipe_alu|ShiftRight1~81_combout  & \CPU|exe_stage|judge_ealu|y[2]~71_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[12]~254_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~81_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[2]~71_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[12]~255_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[12]~255 .lut_mask = 16'hD8AA;
defparam \CPU|exe_stage|judge_ealu|y[12]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~133 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~133_combout  = \CPU|exe_stage|muxb|y[12]~14_combout  $ (((\CPU|de_reg|ea [12] & !\CPU|de_reg|eshift~regout )))

	.dataa(\CPU|de_reg|ea [12]),
	.datab(vcc),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|exe_stage|muxb|y[12]~14_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~133 .lut_mask = 16'hF50A;
defparam \CPU|exe_stage|pipe_alu|s~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[12]~256 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[12]~256_combout  = (\CPU|exe_stage|judge_ealu|y[14]~214_combout  & ((\CPU|exe_stage|judge_ealu|y[14]~213_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~84_combout )) # (!\CPU|exe_stage|judge_ealu|y[14]~213_combout  & 
// ((\CPU|exe_stage|pipe_alu|s~133_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[14]~214_combout  & (!\CPU|exe_stage|judge_ealu|y[14]~213_combout ))

	.dataa(\CPU|exe_stage|judge_ealu|y[14]~214_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[14]~213_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~84_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~133_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[12]~256_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[12]~256 .lut_mask = 16'hB391;
defparam \CPU|exe_stage|judge_ealu|y[12]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[12]~257 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[12]~257_combout  = (\CPU|de_reg|ealuc [2] & ((\CPU|exe_stage|judge_ealu|y[12]~256_combout  & ((\CPU|exe_stage|judge_ealu|y[12]~255_combout ))) # (!\CPU|exe_stage|judge_ealu|y[12]~256_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight0~58_combout )))) # (!\CPU|de_reg|ealuc [2] & (((\CPU|exe_stage|judge_ealu|y[12]~256_combout ))))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~58_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[12]~255_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[12]~256_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[12]~257_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[12]~257 .lut_mask = 16'hF588;
defparam \CPU|exe_stage|judge_ealu|y[12]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[12]~258 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[12]~258_combout  = (\CPU|exe_stage|judge_ealu|y[12]~253_combout ) # ((\CPU|exe_stage|judge_ealu|y[14]~217_combout  & \CPU|exe_stage|judge_ealu|y[12]~257_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|judge_ealu|y[14]~217_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[12]~253_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[12]~257_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[12]~258_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[12]~258 .lut_mask = 16'hFCF0;
defparam \CPU|exe_stage|judge_ealu|y[12]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
cycloneii_lcell_comb \CPU|em_reg|malu[12]~feeder (
// Equation(s):
// \CPU|em_reg|malu[12]~feeder_combout  = \CPU|exe_stage|judge_ealu|y[12]~258_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y[12]~258_combout ),
	.cin(gnd),
	.combout(\CPU|em_reg|malu[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|malu[12]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|malu[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N15
cycloneii_lcell_ff \CPU|em_reg|malu[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|malu[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [12]));

// Location: LCCOMB_X45_Y19_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~0_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[9][12]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[8][12]~regout )))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[8][12]~regout ),
	.datad(\CPU|id_stage|rf|register[9][12]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~0 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~1_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux19~0_combout  & ((\CPU|id_stage|rf|register[11][12]~regout ))) # (!\CPU|id_stage|data_b|Mux19~0_combout  & (\CPU|id_stage|rf|register[10][12]~regout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux19~0_combout ))))

	.dataa(\CPU|id_stage|rf|register[10][12]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux19~0_combout ),
	.datad(\CPU|id_stage|rf|register[11][12]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~1 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_b|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y15_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][12]~regout ));

// Location: LCFF_X44_Y15_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][12]~regout ));

// Location: LCCOMB_X44_Y13_N4
cycloneii_lcell_comb \CPU|id_stage|rf|register[12][12]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[12][12]~feeder_combout  = \CPU|wb_stage|y[12]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[12]~28_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[12][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[12][12]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[12][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y13_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[12][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][12]~regout ));

// Location: LCCOMB_X44_Y15_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~17_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[14][12]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[12][12]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[14][12]~regout ),
	.datad(\CPU|id_stage|rf|register[12][12]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~17 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~18_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux19~17_combout  & (\CPU|id_stage|rf|register[15][12]~regout )) # (!\CPU|id_stage|data_b|Mux19~17_combout  & ((\CPU|id_stage|rf|register[13][12]~regout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux19~17_combout ))))

	.dataa(\CPU|id_stage|rf|register[15][12]~regout ),
	.datab(\CPU|id_stage|rf|register[13][12]~regout ),
	.datac(\CPU|inst_reg|inst [16]),
	.datad(\CPU|id_stage|data_b|Mux19~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~18 .lut_mask = 16'hAFC0;
defparam \CPU|id_stage|data_b|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[21][12]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[17][12]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[17][12]~regout ),
	.datad(\CPU|id_stage|rf|register[21][12]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux19~2_combout  & (\CPU|id_stage|rf|register[29][12]~regout )) # (!\CPU|id_stage|data_b|Mux19~2_combout  & ((\CPU|id_stage|rf|register[25][12]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux19~2_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[29][12]~regout ),
	.datac(\CPU|id_stage|rf|register[25][12]~regout ),
	.datad(\CPU|id_stage|data_b|Mux19~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~3 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][12]~regout ));

// Location: LCCOMB_X48_Y20_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~9_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[23][12]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[19][12]~regout )))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[19][12]~regout ),
	.datad(\CPU|id_stage|rf|register[23][12]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~9 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~10_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux19~9_combout  & (\CPU|id_stage|rf|register[31][12]~regout )) # (!\CPU|id_stage|data_b|Mux19~9_combout  & ((\CPU|id_stage|rf|register[27][12]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux19~9_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[31][12]~regout ),
	.datac(\CPU|id_stage|rf|register[27][12]~regout ),
	.datad(\CPU|id_stage|data_b|Mux19~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~10 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][12]~regout ));

// Location: LCCOMB_X46_Y18_N28
cycloneii_lcell_comb \CPU|id_stage|rf|register[26][12]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[26][12]~feeder_combout  = \CPU|wb_stage|y[12]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[12]~28_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[26][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[26][12]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[26][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[26][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][12]~regout ));

// Location: LCCOMB_X45_Y18_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~4_combout  = (\CPU|inst_reg|inst [19] & (((\CPU|inst_reg|inst [18]) # (\CPU|id_stage|rf|register[26][12]~regout )))) # (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[18][12]~regout  & (!\CPU|inst_reg|inst [18])))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[18][12]~regout ),
	.datac(\CPU|inst_reg|inst [18]),
	.datad(\CPU|id_stage|rf|register[26][12]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~4 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_b|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][12]~regout ));

// Location: LCCOMB_X38_Y21_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux19~4_combout  & ((\CPU|id_stage|rf|register[30][12]~regout ))) # (!\CPU|id_stage|data_b|Mux19~4_combout  & (\CPU|id_stage|rf|register[22][12]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux19~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][12]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|data_b|Mux19~4_combout ),
	.datad(\CPU|id_stage|rf|register[30][12]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~5 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_b|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~6_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][12]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[16][12]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[16][12]~regout ),
	.datad(\CPU|id_stage|rf|register[24][12]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux19~6_combout  & (\CPU|id_stage|rf|register[28][12]~regout )) # (!\CPU|id_stage|data_b|Mux19~6_combout  & ((\CPU|id_stage|rf|register[20][12]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux19~6_combout ))))

	.dataa(\CPU|id_stage|rf|register[28][12]~regout ),
	.datab(\CPU|id_stage|rf|register[20][12]~regout ),
	.datac(\CPU|inst_reg|inst [18]),
	.datad(\CPU|id_stage|data_b|Mux19~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~7 .lut_mask = 16'hAFC0;
defparam \CPU|id_stage|data_b|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~8_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & (\CPU|id_stage|data_b|Mux19~5_combout )) # (!\CPU|inst_reg|inst [17] & 
// ((\CPU|id_stage|data_b|Mux19~7_combout )))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux19~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux19~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~8 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux19~8_combout  & ((\CPU|id_stage|data_b|Mux19~10_combout ))) # (!\CPU|id_stage|data_b|Mux19~8_combout  & (\CPU|id_stage|data_b|Mux19~3_combout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux19~8_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux19~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux19~10_combout ),
	.datad(\CPU|id_stage|data_b|Mux19~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~11 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[12]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][12]~regout ));

// Location: LCCOMB_X42_Y18_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~12_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[6][12]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[4][12]~regout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[4][12]~regout ),
	.datad(\CPU|id_stage|rf|register[6][12]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~12 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~13_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux19~12_combout  & ((\CPU|id_stage|rf|register[7][12]~regout ))) # (!\CPU|id_stage|data_b|Mux19~12_combout  & (\CPU|id_stage|rf|register[5][12]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux19~12_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[5][12]~regout ),
	.datac(\CPU|id_stage|rf|register[7][12]~regout ),
	.datad(\CPU|id_stage|data_b|Mux19~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~14_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux6~4_combout ) # ((\CPU|id_stage|data_b|Mux19~13_combout )))) # (!\CPU|id_stage|data_b|Mux6~5_combout  & (!\CPU|id_stage|data_b|Mux6~4_combout  & 
// (\CPU|id_stage|rf|register[1][12]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[1][12]~regout ),
	.datad(\CPU|id_stage|data_b|Mux19~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~14 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~15_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux19~14_combout  & (\CPU|id_stage|rf|register[3][12]~regout )) # (!\CPU|id_stage|data_b|Mux19~14_combout  & ((\CPU|id_stage|rf|register[2][12]~regout 
// ))))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux19~14_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|rf|register[3][12]~regout ),
	.datac(\CPU|id_stage|rf|register[2][12]~regout ),
	.datad(\CPU|id_stage|data_b|Mux19~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~15 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~16_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & (\CPU|id_stage|data_b|Mux6~3_combout )) # (!\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux6~3_combout  & (\CPU|id_stage|data_b|Mux19~11_combout )) # 
// (!\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux19~15_combout )))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux19~11_combout ),
	.datad(\CPU|id_stage|data_b|Mux19~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~16 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~19_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux19~16_combout  & ((\CPU|id_stage|data_b|Mux19~18_combout ))) # (!\CPU|id_stage|data_b|Mux19~16_combout  & (\CPU|id_stage|data_b|Mux19~1_combout )))) 
// # (!\CPU|id_stage|data_b|Mux6~2_combout  & (((\CPU|id_stage|data_b|Mux19~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux19~1_combout ),
	.datac(\CPU|id_stage|data_b|Mux19~18_combout ),
	.datad(\CPU|id_stage|data_b|Mux19~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~19 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~20_combout  = (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y[12]~258_combout )) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// ((\CPU|id_stage|data_b|Mux19~19_combout ))))) # (!\CPU|id_stage|data_b|Mux6~1_combout  & (((\CPU|id_stage|fw_instance|fwdb[0]~5_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[12]~258_combout ),
	.datac(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux19~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19~20 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux19~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux19~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux19~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[12]~27_combout ))) # (!\CPU|id_stage|data_b|Mux19~20_combout  & (\CPU|em_reg|malu [12])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux19~20_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datab(\CPU|em_reg|malu [12]),
	.datac(\CPU|mem_stage|mem_io_mux|y[12]~27_combout ),
	.datad(\CPU|id_stage|data_b|Mux19~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux19~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux19 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N29
cycloneii_lcell_ff \CPU|de_reg|eb[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|id_stage|data_b|Mux19~combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [12]));

// Location: LCFF_X34_Y20_N27
cycloneii_lcell_ff \CPU|em_reg|mb[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [12]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [12]));

// Location: LCCOMB_X34_Y20_N6
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[22]~16 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[22]~16_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [22])

	.dataa(\CPU|em_reg|malu [7]),
	.datab(vcc),
	.datac(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [22]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[22]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[22]~16 .lut_mask = 16'h5050;
defparam \CPU|mem_stage|mem_io_mux|y[22]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~1_combout  = (\CPU|id_stage|data_b|Mux9~0_combout  & (((\CPU|id_stage|rf|register[11][22]~regout )) # (!\CPU|inst_reg|inst [17]))) # (!\CPU|id_stage|data_b|Mux9~0_combout  & (\CPU|inst_reg|inst [17] & 
// ((\CPU|id_stage|rf|register[10][22]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux9~0_combout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[11][22]~regout ),
	.datad(\CPU|id_stage|rf|register[10][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~1 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[22]~17_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][22]~regout ));

// Location: LCCOMB_X47_Y19_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[21][22]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[17][22]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[21][22]~regout ),
	.datad(\CPU|id_stage|rf|register[17][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux9~2_combout  & ((\CPU|id_stage|rf|register[29][22]~regout ))) # (!\CPU|id_stage|data_b|Mux9~2_combout  & (\CPU|id_stage|rf|register[25][22]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux9~2_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[25][22]~regout ),
	.datac(\CPU|id_stage|rf|register[29][22]~regout ),
	.datad(\CPU|id_stage|data_b|Mux9~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~3 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~9_combout  = (\CPU|inst_reg|inst [18] & (((\CPU|inst_reg|inst [19]) # (\CPU|id_stage|rf|register[23][22]~regout )))) # (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[19][22]~regout  & (!\CPU|inst_reg|inst [19])))

	.dataa(\CPU|id_stage|rf|register[19][22]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|inst_reg|inst [19]),
	.datad(\CPU|id_stage|rf|register[23][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~9 .lut_mask = 16'hCEC2;
defparam \CPU|id_stage|data_b|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~10_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux9~9_combout  & (\CPU|id_stage|rf|register[31][22]~regout )) # (!\CPU|id_stage|data_b|Mux9~9_combout  & ((\CPU|id_stage|rf|register[27][22]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux9~9_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[31][22]~regout ),
	.datac(\CPU|id_stage|rf|register[27][22]~regout ),
	.datad(\CPU|id_stage|data_b|Mux9~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~10 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~6_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][22]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[16][22]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[16][22]~regout ),
	.datad(\CPU|id_stage|rf|register[24][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux9~6_combout  & ((\CPU|id_stage|rf|register[28][22]~regout ))) # (!\CPU|id_stage|data_b|Mux9~6_combout  & (\CPU|id_stage|rf|register[20][22]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux9~6_combout ))))

	.dataa(\CPU|id_stage|rf|register[20][22]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[28][22]~regout ),
	.datad(\CPU|id_stage|data_b|Mux9~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~7 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~4_combout  = (\CPU|inst_reg|inst [18] & (((\CPU|inst_reg|inst [19])))) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & ((\CPU|id_stage|rf|register[26][22]~regout ))) # (!\CPU|inst_reg|inst [19] & 
// (\CPU|id_stage|rf|register[18][22]~regout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[18][22]~regout ),
	.datac(\CPU|inst_reg|inst [19]),
	.datad(\CPU|id_stage|rf|register[26][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~4 .lut_mask = 16'hF4A4;
defparam \CPU|id_stage|data_b|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux9~4_combout  & ((\CPU|id_stage|rf|register[30][22]~regout ))) # (!\CPU|id_stage|data_b|Mux9~4_combout  & (\CPU|id_stage|rf|register[22][22]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux9~4_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[22][22]~regout ),
	.datac(\CPU|id_stage|rf|register[30][22]~regout ),
	.datad(\CPU|id_stage|data_b|Mux9~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~5 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~8_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux9~5_combout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|data_b|Mux9~7_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux9~7_combout ),
	.datad(\CPU|id_stage|data_b|Mux9~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~8 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux9~8_combout  & ((\CPU|id_stage|data_b|Mux9~10_combout ))) # (!\CPU|id_stage|data_b|Mux9~8_combout  & (\CPU|id_stage|data_b|Mux9~3_combout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux9~8_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux9~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux9~10_combout ),
	.datad(\CPU|id_stage|data_b|Mux9~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~11 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~12_combout  = (\CPU|inst_reg|inst [16] & (((\CPU|inst_reg|inst [17])))) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[6][22]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[4][22]~regout ))))

	.dataa(\CPU|id_stage|rf|register[4][22]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|inst_reg|inst [17]),
	.datad(\CPU|id_stage|rf|register[6][22]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~12 .lut_mask = 16'hF2C2;
defparam \CPU|id_stage|data_b|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~13_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux9~12_combout  & (\CPU|id_stage|rf|register[7][22]~regout )) # (!\CPU|id_stage|data_b|Mux9~12_combout  & ((\CPU|id_stage|rf|register[5][22]~regout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux9~12_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[7][22]~regout ),
	.datac(\CPU|id_stage|rf|register[5][22]~regout ),
	.datad(\CPU|id_stage|data_b|Mux9~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~13 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~14_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux6~5_combout )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux9~13_combout ))) # 
// (!\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|rf|register[1][22]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|rf|register[1][22]~regout ),
	.datac(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux9~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~14 .lut_mask = 16'hF4A4;
defparam \CPU|id_stage|data_b|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~15_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux9~14_combout  & ((\CPU|id_stage|rf|register[3][22]~regout ))) # (!\CPU|id_stage|data_b|Mux9~14_combout  & (\CPU|id_stage|rf|register[2][22]~regout 
// )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux9~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[2][22]~regout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[3][22]~regout ),
	.datad(\CPU|id_stage|data_b|Mux9~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~15 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~16_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~2_combout ) # ((\CPU|id_stage|data_b|Mux9~11_combout )))) # (!\CPU|id_stage|data_b|Mux6~3_combout  & (!\CPU|id_stage|data_b|Mux6~2_combout  & 
// ((\CPU|id_stage|data_b|Mux9~15_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux9~11_combout ),
	.datad(\CPU|id_stage|data_b|Mux9~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~19_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux9~16_combout  & (\CPU|id_stage|data_b|Mux9~18_combout )) # (!\CPU|id_stage|data_b|Mux9~16_combout  & ((\CPU|id_stage|data_b|Mux9~1_combout ))))) # 
// (!\CPU|id_stage|data_b|Mux6~2_combout  & (((\CPU|id_stage|data_b|Mux9~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux9~18_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux9~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux9~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~19 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~20_combout  = (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y [22])) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & ((\CPU|id_stage|data_b|Mux9~19_combout 
// ))))) # (!\CPU|id_stage|data_b|Mux6~1_combout  & (\CPU|id_stage|fw_instance|fwdb[0]~5_combout ))

	.dataa(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datab(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y [22]),
	.datad(\CPU|id_stage|data_b|Mux9~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9~20 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux9~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux9~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[22]~16_combout ))) # (!\CPU|id_stage|data_b|Mux9~20_combout  & (\CPU|em_reg|malu [22])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux9~20_combout ))))

	.dataa(\CPU|em_reg|malu [22]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[22]~16_combout ),
	.datad(\CPU|id_stage|data_b|Mux9~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux9~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux9 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N21
cycloneii_lcell_ff \CPU|de_reg|eb[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux9~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [22]));

// Location: LCCOMB_X32_Y14_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~32 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~32_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [22])) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [20])))

	.dataa(vcc),
	.datab(\CPU|de_reg|eb [22]),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|de_reg|eb [20]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~32 .lut_mask = 16'hCFC0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~72 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~72_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~32_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight1~33_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~33_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~32_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~72 .lut_mask = 16'hC808;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~24 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~24_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~14_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~23_combout )))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~14_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~23_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~24 .lut_mask = 16'hF5A0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~73 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~73_combout  = (\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~72_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~24_combout )))

	.dataa(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~72_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~24_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~73 .lut_mask = 16'hFEFA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~8 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~8_combout  = (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|muxb|y[2]~0_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxb|y[3]~1_combout )))))

	.dataa(\CPU|exe_stage|muxb|y[2]~0_combout ),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|exe_stage|muxb|y[3]~1_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~8 .lut_mask = 16'h00B8;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~10 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~10_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~8_combout ) # ((\CPU|exe_stage|muxa|y[1]~1_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~9_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~8_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~10 .lut_mask = 16'hFCF0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~87 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~87_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~13_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~48_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~13_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~87 .lut_mask = 16'hAFA0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~88 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~88_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & (!\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~10_combout ))) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & 
// (((\CPU|exe_stage|pipe_alu|ShiftLeft0~87_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~10_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~88 .lut_mask = 16'h7520;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~132 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~132_combout  = \CPU|exe_stage|muxb|y[11]~16_combout  $ (((\CPU|de_reg|ea [11] & !\CPU|de_reg|eshift~regout )))

	.dataa(vcc),
	.datab(\CPU|de_reg|ea [11]),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|exe_stage|muxb|y[11]~16_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~132 .lut_mask = 16'hF30C;
defparam \CPU|exe_stage|pipe_alu|s~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[11]~280 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[11]~280_combout  = (\CPU|exe_stage|judge_ealu|y[14]~214_combout  & ((\CPU|exe_stage|judge_ealu|y[14]~213_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~88_combout )) # (!\CPU|exe_stage|judge_ealu|y[14]~213_combout  & 
// ((\CPU|exe_stage|pipe_alu|s~132_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[14]~214_combout  & (!\CPU|exe_stage|judge_ealu|y[14]~213_combout ))

	.dataa(\CPU|exe_stage|judge_ealu|y[14]~214_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[14]~213_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~88_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~132_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[11]~280_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[11]~280 .lut_mask = 16'hB391;
defparam \CPU|exe_stage|judge_ealu|y[11]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~20 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~20_combout  = (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|de_reg|eb [28])) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|de_reg|eb [27])))))

	.dataa(\CPU|de_reg|eb [28]),
	.datab(\CPU|de_reg|eb [27]),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~20 .lut_mask = 16'h0A0C;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~22 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~22_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~20_combout ) # ((\CPU|exe_stage|muxa|y[1]~1_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~21_combout ))

	.dataa(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~20_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~22 .lut_mask = 16'hFAF0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~82 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~82_combout  = (!\CPU|de_reg|ealuimm~regout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~22_combout ))) # (!\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & 
// (\CPU|de_reg|eb [31]))))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(\CPU|de_reg|eb [31]),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~22_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~82 .lut_mask = 16'h5404;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~94 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~94_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~82_combout ) # ((\CPU|de_reg|ealuimm~regout  & \CPU|de_reg|eimm [31]))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(vcc),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~82_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~94 .lut_mask = 16'hFFA0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~76 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~76_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout  & (\CPU|exe_stage|muxa|y[4]~4_combout )) # (!\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout  & ((!\CPU|de_reg|ealuc [3])))

	.dataa(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datab(\CPU|de_reg|ealuc [3]),
	.datac(vcc),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~76 .lut_mask = 16'hAA33;
defparam \CPU|exe_stage|judge_ealu|y[2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~93 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~93_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~71_combout  & ((\CPU|de_reg|eshift~regout  & ((!\CPU|de_reg|eimm [9]))) # (!\CPU|de_reg|eshift~regout  & (!\CPU|de_reg|ea [3]))))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(\CPU|de_reg|ea [3]),
	.datac(\CPU|de_reg|eimm [9]),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~93 .lut_mask = 16'h1B00;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[11]~278 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[11]~278_combout  = (\CPU|exe_stage|judge_ealu|y[2]~76_combout  & (((\CPU|exe_stage|judge_ealu|y[2]~75_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~93_combout )))) # (!\CPU|exe_stage|judge_ealu|y[2]~76_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~75_combout ) # ((!\CPU|exe_stage|judge_ealu|y[2]~75_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~75_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[2]~76_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[2]~75_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~93_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[11]~278_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[11]~278 .lut_mask = 16'hE323;
defparam \CPU|exe_stage|judge_ealu|y[11]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[11]~279 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[11]~279_combout  = (\CPU|exe_stage|judge_ealu|y[2]~71_combout  & ((\CPU|exe_stage|judge_ealu|y[11]~278_combout  & (\CPU|exe_stage|muxb|y[31]~8_combout )) # (!\CPU|exe_stage|judge_ealu|y[11]~278_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight1~94_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[2]~71_combout  & (((\CPU|exe_stage|judge_ealu|y[11]~278_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[2]~71_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~94_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[11]~278_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[11]~279_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[11]~279 .lut_mask = 16'hBBC0;
defparam \CPU|exe_stage|judge_ealu|y[11]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[11]~281 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[11]~281_combout  = (\CPU|de_reg|ealuc [2] & ((\CPU|exe_stage|judge_ealu|y[11]~280_combout  & ((\CPU|exe_stage|judge_ealu|y[11]~279_combout ))) # (!\CPU|exe_stage|judge_ealu|y[11]~280_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight0~73_combout )))) # (!\CPU|de_reg|ealuc [2] & (((\CPU|exe_stage|judge_ealu|y[11]~280_combout ))))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~73_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[11]~280_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[11]~279_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[11]~281_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[11]~281 .lut_mask = 16'hF858;
defparam \CPU|exe_stage|judge_ealu|y[11]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[11]~282 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[11]~282_combout  = (\CPU|exe_stage|judge_ealu|y[11]~277_combout ) # ((\CPU|exe_stage|judge_ealu|y[14]~217_combout  & \CPU|exe_stage|judge_ealu|y[11]~281_combout ))

	.dataa(\CPU|exe_stage|judge_ealu|y[11]~277_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|judge_ealu|y[14]~217_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[11]~281_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[11]~282_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[11]~282 .lut_mask = 16'hFAAA;
defparam \CPU|exe_stage|judge_ealu|y[11]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N25
cycloneii_lcell_ff \CPU|em_reg|malu[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y[11]~282_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [11]));

// Location: LCCOMB_X42_Y18_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~12_combout  = (\CPU|inst_reg|inst [16] & (((\CPU|inst_reg|inst [17]) # (\CPU|id_stage|rf|register[5][11]~regout )))) # (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[4][11]~regout  & (!\CPU|inst_reg|inst [17])))

	.dataa(\CPU|id_stage|rf|register[4][11]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|inst_reg|inst [17]),
	.datad(\CPU|id_stage|rf|register[5][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~12 .lut_mask = 16'hCEC2;
defparam \CPU|id_stage|data_b|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~13_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux20~12_combout  & ((\CPU|id_stage|rf|register[7][11]~regout ))) # (!\CPU|id_stage|data_b|Mux20~12_combout  & (\CPU|id_stage|rf|register[6][11]~regout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux20~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[6][11]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[7][11]~regout ),
	.datad(\CPU|id_stage|data_b|Mux20~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~13 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y16_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][11]~regout ));

// Location: LCFF_X43_Y16_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][11]~regout ));

// Location: LCCOMB_X43_Y16_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~14_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|data_b|Mux6~4_combout )) # (!\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|rf|register[2][11]~regout ))) # 
// (!\CPU|id_stage|data_b|Mux6~4_combout  & (\CPU|id_stage|rf|register[1][11]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[1][11]~regout ),
	.datad(\CPU|id_stage|rf|register[2][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~15_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux20~14_combout  & (\CPU|id_stage|rf|register[3][11]~regout )) # (!\CPU|id_stage|data_b|Mux20~14_combout  & ((\CPU|id_stage|data_b|Mux20~13_combout 
// ))))) # (!\CPU|id_stage|data_b|Mux6~5_combout  & (((\CPU|id_stage|data_b|Mux20~14_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|rf|register[3][11]~regout ),
	.datac(\CPU|id_stage|data_b|Mux20~13_combout ),
	.datad(\CPU|id_stage|data_b|Mux20~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~15 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y15_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~10_combout  = (\CPU|inst_reg|inst [17] & (((\CPU|id_stage|rf|register[10][11]~regout ) # (\CPU|inst_reg|inst [16])))) # (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[8][11]~regout  & ((!\CPU|inst_reg|inst [16]))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[8][11]~regout ),
	.datac(\CPU|id_stage|rf|register[10][11]~regout ),
	.datad(\CPU|inst_reg|inst [16]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~10 .lut_mask = 16'hAAE4;
defparam \CPU|id_stage|data_b|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y15_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux20~10_combout  & ((\CPU|id_stage|rf|register[11][11]~regout ))) # (!\CPU|id_stage|data_b|Mux20~10_combout  & (\CPU|id_stage|rf|register[9][11]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux20~10_combout ))))

	.dataa(\CPU|id_stage|rf|register[9][11]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[11][11]~regout ),
	.datad(\CPU|id_stage|data_b|Mux20~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~11 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~16_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux6~3_combout ) # ((\CPU|id_stage|data_b|Mux20~11_combout )))) # (!\CPU|id_stage|data_b|Mux6~2_combout  & (!\CPU|id_stage|data_b|Mux6~3_combout  & 
// (\CPU|id_stage|data_b|Mux20~15_combout )))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux20~15_combout ),
	.datad(\CPU|id_stage|data_b|Mux20~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~16 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~4_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][11]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[16][11]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[16][11]~regout ),
	.datad(\CPU|id_stage|rf|register[24][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~4 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux20~4_combout  & ((\CPU|id_stage|rf|register[28][11]~regout ))) # (!\CPU|id_stage|data_b|Mux20~4_combout  & (\CPU|id_stage|rf|register[20][11]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux20~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[20][11]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[28][11]~regout ),
	.datad(\CPU|id_stage|data_b|Mux20~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~5 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][11]~regout ));

// Location: LCCOMB_X47_Y19_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[21][11]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[17][11]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[17][11]~regout ),
	.datad(\CPU|id_stage|rf|register[21][11]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux20~2_combout  & (\CPU|id_stage|rf|register[29][11]~regout )) # (!\CPU|id_stage|data_b|Mux20~2_combout  & ((\CPU|id_stage|rf|register[25][11]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux20~2_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[29][11]~regout ),
	.datac(\CPU|id_stage|rf|register[25][11]~regout ),
	.datad(\CPU|id_stage|data_b|Mux20~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~3 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~6_combout  = (\CPU|inst_reg|inst [16] & (((\CPU|inst_reg|inst [17]) # (\CPU|id_stage|data_b|Mux20~3_combout )))) # (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|data_b|Mux20~5_combout  & (!\CPU|inst_reg|inst [17])))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux20~5_combout ),
	.datac(\CPU|inst_reg|inst [17]),
	.datad(\CPU|id_stage|data_b|Mux20~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~6 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_b|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[11]~31_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][11]~regout ));

// Location: LCCOMB_X48_Y19_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~7_combout  = (\CPU|inst_reg|inst [19] & (((\CPU|inst_reg|inst [18])))) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[23][11]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[19][11]~regout )))))

	.dataa(\CPU|id_stage|rf|register[23][11]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[19][11]~regout ),
	.datad(\CPU|inst_reg|inst [18]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~7 .lut_mask = 16'hEE30;
defparam \CPU|id_stage|data_b|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~8_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux20~7_combout  & ((\CPU|id_stage|rf|register[31][11]~regout ))) # (!\CPU|id_stage|data_b|Mux20~7_combout  & (\CPU|id_stage|rf|register[27][11]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux20~7_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[27][11]~regout ),
	.datac(\CPU|id_stage|rf|register[31][11]~regout ),
	.datad(\CPU|id_stage|data_b|Mux20~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~8 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~9_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux20~6_combout  & ((\CPU|id_stage|data_b|Mux20~8_combout ))) # (!\CPU|id_stage|data_b|Mux20~6_combout  & (\CPU|id_stage|data_b|Mux20~1_combout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux20~6_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux20~1_combout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux20~6_combout ),
	.datad(\CPU|id_stage|data_b|Mux20~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~9 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_b|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~19_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux20~16_combout  & (\CPU|id_stage|data_b|Mux20~18_combout )) # (!\CPU|id_stage|data_b|Mux20~16_combout  & ((\CPU|id_stage|data_b|Mux20~9_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~3_combout  & (((\CPU|id_stage|data_b|Mux20~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux20~18_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux20~16_combout ),
	.datad(\CPU|id_stage|data_b|Mux20~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~19 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~20_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[11]~282_combout )) # (!\CPU|id_stage|data_b|Mux6~1_combout ))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|data_b|Mux20~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[11]~282_combout ),
	.datad(\CPU|id_stage|data_b|Mux20~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux20~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux20~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux20~20_combout  & (\CPU|mem_stage|mem_io_mux|y[11]~30_combout )) # (!\CPU|id_stage|data_b|Mux20~20_combout  & ((\CPU|em_reg|malu [11]))))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux20~20_combout ))))

	.dataa(\CPU|mem_stage|mem_io_mux|y[11]~30_combout ),
	.datab(\CPU|em_reg|malu [11]),
	.datac(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datad(\CPU|id_stage|data_b|Mux20~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux20~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux20 .lut_mask = 16'hAFC0;
defparam \CPU|id_stage|data_b|Mux20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N3
cycloneii_lcell_ff \CPU|de_reg|eb[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux20~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [11]));

// Location: LCCOMB_X36_Y20_N26
cycloneii_lcell_comb \CPU|em_reg|mb[11]~feeder (
// Equation(s):
// \CPU|em_reg|mb[11]~feeder_combout  = \CPU|de_reg|eb [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|eb [11]),
	.cin(gnd),
	.combout(\CPU|em_reg|mb[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|mb[11]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|mb[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N27
cycloneii_lcell_ff \CPU|em_reg|mb[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|mb[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [11]));

// Location: LCCOMB_X25_Y20_N4
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[10]~28 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[10]~28_combout  = (\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [10] & !\CPU|em_reg|malu [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [10]),
	.datad(\CPU|em_reg|malu [7]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[10]~28 .lut_mask = 16'h00F0;
defparam \CPU|mem_stage|mem_io_mux|y[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N13
cycloneii_lcell_ff \CPU|mw_reg|walu[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [10]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [10]));

// Location: LCFF_X37_Y19_N21
cycloneii_lcell_ff \CPU|mw_reg|wmo[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[10]~28_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [10]));

// Location: LCCOMB_X37_Y19_N20
cycloneii_lcell_comb \CPU|wb_stage|y[10]~29 (
// Equation(s):
// \CPU|wb_stage|y[10]~29_combout  = (\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|wmo [10]))) # (!\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|walu [10]))

	.dataa(vcc),
	.datab(\CPU|mw_reg|walu [10]),
	.datac(\CPU|mw_reg|wmo [10]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[10]~29 .lut_mask = 16'hF0CC;
defparam \CPU|wb_stage|y[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[15][10]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[15][10]~feeder_combout  = \CPU|wb_stage|y[10]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[10]~29_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[15][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[15][10]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[15][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[15][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][10]~regout ));

// Location: LCFF_X43_Y15_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][10]~regout ));

// Location: LCFF_X43_Y15_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][10]~regout ));

// Location: LCFF_X44_Y13_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][10]~regout ));

// Location: LCCOMB_X43_Y15_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~17_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & (\CPU|id_stage|rf|register[14][10]~regout )) # (!\CPU|inst_reg|inst [22] & 
// ((\CPU|id_stage|rf|register[12][10]~regout )))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[14][10]~regout ),
	.datad(\CPU|id_stage|rf|register[12][10]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~17 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~18_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux21~17_combout  & (\CPU|id_stage|rf|register[15][10]~regout )) # (!\CPU|id_stage|data_a|Mux21~17_combout  & ((\CPU|id_stage|rf|register[13][10]~regout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux21~17_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[15][10]~regout ),
	.datac(\CPU|id_stage|rf|register[13][10]~regout ),
	.datad(\CPU|id_stage|data_a|Mux21~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y18_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][10]~regout ));

// Location: LCFF_X49_Y18_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][10]~regout ));

// Location: LCCOMB_X48_Y18_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][10]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][10]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[21][10]~regout ),
	.datad(\CPU|id_stage|rf|register[17][10]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y18_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][10]~regout ));

// Location: LCCOMB_X46_Y18_N2
cycloneii_lcell_comb \CPU|id_stage|rf|register[29][10]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[29][10]~feeder_combout  = \CPU|wb_stage|y[10]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[10]~29_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[29][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[29][10]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[29][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[29][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][10]~regout ));

// Location: LCCOMB_X46_Y18_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux21~2_combout  & ((\CPU|id_stage|rf|register[29][10]~regout ))) # (!\CPU|id_stage|data_a|Mux21~2_combout  & (\CPU|id_stage|rf|register[25][10]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|data_a|Mux21~2_combout ))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|data_a|Mux21~2_combout ),
	.datac(\CPU|id_stage|rf|register[25][10]~regout ),
	.datad(\CPU|id_stage|rf|register[29][10]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~3 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_a|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][10]~regout ));

// Location: LCCOMB_X45_Y22_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[23][10]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[23][10]~feeder_combout  = \CPU|wb_stage|y[10]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[10]~29_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[23][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[23][10]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[23][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[23][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][10]~regout ));

// Location: LCFF_X46_Y22_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][10]~regout ));

// Location: LCCOMB_X45_Y22_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~9_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[23][10]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[19][10]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[23][10]~regout ),
	.datad(\CPU|id_stage|rf|register[19][10]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~9 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~10_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux21~9_combout  & (\CPU|id_stage|rf|register[31][10]~regout )) # (!\CPU|id_stage|data_a|Mux21~9_combout  & ((\CPU|id_stage|rf|register[27][10]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux21~9_combout ))))

	.dataa(\CPU|id_stage|rf|register[31][10]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[27][10]~regout ),
	.datad(\CPU|id_stage|data_a|Mux21~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~10 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][10]~regout ));

// Location: LCFF_X41_Y22_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][10]~regout ));

// Location: LCFF_X40_Y22_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][10]~regout ));

// Location: LCFF_X40_Y22_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][10]~regout ));

// Location: LCCOMB_X40_Y22_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~6_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[24][10]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[16][10]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[24][10]~regout ),
	.datad(\CPU|id_stage|rf|register[16][10]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~6 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux21~6_combout  & ((\CPU|id_stage|rf|register[28][10]~regout ))) # (!\CPU|id_stage|data_a|Mux21~6_combout  & (\CPU|id_stage|rf|register[20][10]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux21~6_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[20][10]~regout ),
	.datac(\CPU|id_stage|rf|register[28][10]~regout ),
	.datad(\CPU|id_stage|data_a|Mux21~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~7 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[22][10]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[22][10]~feeder_combout  = \CPU|wb_stage|y[10]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[10]~29_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[22][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[22][10]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[22][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[22][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][10]~regout ));

// Location: LCCOMB_X46_Y18_N30
cycloneii_lcell_comb \CPU|id_stage|rf|register[26][10]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[26][10]~feeder_combout  = \CPU|wb_stage|y[10]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[10]~29_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[26][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[26][10]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[26][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[26][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][10]~regout ));

// Location: LCFF_X46_Y17_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][10]~regout ));

// Location: LCCOMB_X46_Y18_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~4_combout  = (\CPU|inst_reg|inst [23] & (((\CPU|inst_reg|inst [24])))) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[26][10]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[18][10]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[26][10]~regout ),
	.datac(\CPU|inst_reg|inst [24]),
	.datad(\CPU|id_stage|rf|register[18][10]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~4 .lut_mask = 16'hE5E0;
defparam \CPU|id_stage|data_a|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux21~4_combout  & (\CPU|id_stage|rf|register[30][10]~regout )) # (!\CPU|id_stage|data_a|Mux21~4_combout  & ((\CPU|id_stage|rf|register[22][10]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux21~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[30][10]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[22][10]~regout ),
	.datad(\CPU|id_stage|data_a|Mux21~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~5 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~8_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux21~5_combout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|data_a|Mux21~7_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux21~7_combout ),
	.datad(\CPU|id_stage|data_a|Mux21~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~8 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux21~8_combout  & ((\CPU|id_stage|data_a|Mux21~10_combout ))) # (!\CPU|id_stage|data_a|Mux21~8_combout  & (\CPU|id_stage|data_a|Mux21~3_combout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux21~8_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|data_a|Mux21~3_combout ),
	.datac(\CPU|id_stage|data_a|Mux21~10_combout ),
	.datad(\CPU|id_stage|data_a|Mux21~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~11 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[3][10]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[3][10]~feeder_combout  = \CPU|wb_stage|y[10]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[10]~29_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[3][10]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[3][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][10]~regout ));

// Location: LCFF_X41_Y14_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][10]~regout ));

// Location: LCFF_X41_Y14_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][10]~regout ));

// Location: LCFF_X41_Y16_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][10]~regout ));

// Location: LCFF_X41_Y16_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][10]~regout ));

// Location: LCCOMB_X40_Y14_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[6][10]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[6][10]~feeder_combout  = \CPU|wb_stage|y[10]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[10]~29_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[6][10]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y14_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[6][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][10]~regout ));

// Location: LCCOMB_X40_Y14_N26
cycloneii_lcell_comb \CPU|id_stage|rf|register[4][10]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[4][10]~feeder_combout  = \CPU|wb_stage|y[10]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[10]~29_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[4][10]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y14_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[4][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][10]~regout ));

// Location: LCCOMB_X40_Y14_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~12_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & (\CPU|id_stage|rf|register[6][10]~regout )) # (!\CPU|inst_reg|inst [22] & 
// ((\CPU|id_stage|rf|register[4][10]~regout )))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[6][10]~regout ),
	.datad(\CPU|id_stage|rf|register[4][10]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~12 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~13_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux21~12_combout  & ((\CPU|id_stage|rf|register[7][10]~regout ))) # (!\CPU|id_stage|data_a|Mux21~12_combout  & (\CPU|id_stage|rf|register[5][10]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux21~12_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[5][10]~regout ),
	.datac(\CPU|id_stage|rf|register[7][10]~regout ),
	.datad(\CPU|id_stage|data_a|Mux21~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux7~2_combout )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux21~13_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|rf|register[1][10]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|rf|register[1][10]~regout ),
	.datac(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datad(\CPU|id_stage|data_a|Mux21~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~14 .lut_mask = 16'hF4A4;
defparam \CPU|id_stage|data_a|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~15_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux21~14_combout  & (\CPU|id_stage|rf|register[3][10]~regout )) # (!\CPU|id_stage|data_a|Mux21~14_combout  & ((\CPU|id_stage|rf|register[2][10]~regout 
// ))))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux21~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|rf|register[3][10]~regout ),
	.datac(\CPU|id_stage|rf|register[2][10]~regout ),
	.datad(\CPU|id_stage|data_a|Mux21~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~15 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~16_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux7~1_combout ) # ((\CPU|id_stage|data_a|Mux21~11_combout )))) # (!\CPU|id_stage|data_a|Mux7~0_combout  & (!\CPU|id_stage|data_a|Mux7~1_combout  & 
// ((\CPU|id_stage|data_a|Mux21~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux21~11_combout ),
	.datad(\CPU|id_stage|data_a|Mux21~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~19_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux21~16_combout  & ((\CPU|id_stage|data_a|Mux21~18_combout ))) # (!\CPU|id_stage|data_a|Mux21~16_combout  & (\CPU|id_stage|data_a|Mux21~1_combout )))) 
// # (!\CPU|id_stage|data_a|Mux7~1_combout  & (((\CPU|id_stage|data_a|Mux21~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux21~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux21~18_combout ),
	.datad(\CPU|id_stage|data_a|Mux21~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~19 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~20_combout  = (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y[10]~266_combout )) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// ((\CPU|id_stage|data_a|Mux21~19_combout ))))) # (!\CPU|id_stage|data_a|Mux7~5_combout  & (((\CPU|id_stage|fw_instance|fwda[0]~5_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[10]~266_combout ),
	.datac(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux21~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21~20 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux21~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux21 (
// Equation(s):
// \CPU|id_stage|data_a|Mux21~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux21~20_combout  & (\CPU|mem_stage|mem_io_mux|y[10]~28_combout )) # (!\CPU|id_stage|data_a|Mux21~20_combout  & ((\CPU|em_reg|malu [10]))))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux21~20_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datab(\CPU|mem_stage|mem_io_mux|y[10]~28_combout ),
	.datac(\CPU|em_reg|malu [10]),
	.datad(\CPU|id_stage|data_a|Mux21~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux21~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux21 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneii_lcell_comb \CPU|de_reg|ea[10]~feeder (
// Equation(s):
// \CPU|de_reg|ea[10]~feeder_combout  = \CPU|id_stage|data_a|Mux21~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|data_a|Mux21~combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|ea[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|ea[10]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|ea[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N11
cycloneii_lcell_ff \CPU|de_reg|ea[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|ea[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [10]));

// Location: LCCOMB_X36_Y21_N28
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[10]~30 (
// Equation(s):
// \CPU|exe_stage|muxa|y[10]~30_combout  = (\CPU|de_reg|ea [10] & !\CPU|de_reg|eshift~regout )

	.dataa(vcc),
	.datab(\CPU|de_reg|ea [10]),
	.datac(vcc),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[10]~30 .lut_mask = 16'h00CC;
defparam \CPU|exe_stage|muxa|y[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[10]~259 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[10]~259_combout  = (\CPU|de_reg|ealuc [2] & (((\CPU|exe_stage|muxa|y[10]~30_combout ) # (\CPU|exe_stage|muxb|y[10]~10_combout )) # (!\CPU|de_reg|ealuc [0]))) # (!\CPU|de_reg|ealuc [2] & (\CPU|de_reg|ealuc [0] & 
// (\CPU|exe_stage|muxa|y[10]~30_combout  & \CPU|exe_stage|muxb|y[10]~10_combout )))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|muxa|y[10]~30_combout ),
	.datad(\CPU|exe_stage|muxb|y[10]~10_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[10]~259_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[10]~259 .lut_mask = 16'hEAA2;
defparam \CPU|exe_stage|judge_ealu|y[10]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[10]~260 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[10]~260_combout  = (\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|judge_ealu|y[10]~259_combout )))) # (!\CPU|de_reg|ealuc [0] & ((\CPU|exe_stage|judge_ealu|y[10]~259_combout  & (\CPU|exe_stage|pipe_alu|Add1~20_combout )) # 
// (!\CPU|exe_stage|judge_ealu|y[10]~259_combout  & ((\CPU|exe_stage|pipe_alu|Add0~20_combout )))))

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(\CPU|exe_stage|pipe_alu|Add1~20_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[10]~259_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add0~20_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[10]~260_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[10]~260 .lut_mask = 16'hE5E0;
defparam \CPU|exe_stage|judge_ealu|y[10]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[10]~261 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[10]~261_combout  = (\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|ad4|y[10]~16_combout )) # (!\CPU|de_reg|ejal~regout  & (((!\CPU|de_reg|ealuc [1] & \CPU|exe_stage|judge_ealu|y[10]~260_combout ))))

	.dataa(\CPU|de_reg|ejal~regout ),
	.datab(\CPU|exe_stage|ad4|y[10]~16_combout ),
	.datac(\CPU|de_reg|ealuc [1]),
	.datad(\CPU|exe_stage|judge_ealu|y[10]~260_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[10]~261_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[10]~261 .lut_mask = 16'h8D88;
defparam \CPU|exe_stage|judge_ealu|y[10]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[10]~263 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[10]~263_combout  = (\CPU|exe_stage|judge_ealu|y[10]~262_combout  & (((\CPU|exe_stage|muxb|y[31]~8_combout )) # (!\CPU|exe_stage|judge_ealu|y[2]~71_combout ))) # (!\CPU|exe_stage|judge_ealu|y[10]~262_combout  & 
// (\CPU|exe_stage|judge_ealu|y[2]~71_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~84_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[10]~262_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[2]~71_combout ),
	.datac(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~84_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[10]~263_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[10]~263 .lut_mask = 16'hE6A2;
defparam \CPU|exe_stage|judge_ealu|y[10]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~131 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~131_combout  = \CPU|exe_stage|muxb|y[10]~10_combout  $ (((!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [10])))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [10]),
	.datad(\CPU|exe_stage|muxb|y[10]~10_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~131 .lut_mask = 16'hAF50;
defparam \CPU|exe_stage|pipe_alu|s~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[10]~264 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[10]~264_combout  = (\CPU|exe_stage|judge_ealu|y[14]~214_combout  & ((\CPU|exe_stage|judge_ealu|y[14]~213_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~120_combout )) # (!\CPU|exe_stage|judge_ealu|y[14]~213_combout  & 
// ((\CPU|exe_stage|pipe_alu|s~131_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[14]~214_combout  & (!\CPU|exe_stage|judge_ealu|y[14]~213_combout ))

	.dataa(\CPU|exe_stage|judge_ealu|y[14]~214_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[14]~213_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~120_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~131_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[10]~264_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[10]~264 .lut_mask = 16'hB391;
defparam \CPU|exe_stage|judge_ealu|y[10]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[10]~265 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[10]~265_combout  = (\CPU|de_reg|ealuc [2] & ((\CPU|exe_stage|judge_ealu|y[10]~264_combout  & (\CPU|exe_stage|judge_ealu|y[10]~263_combout )) # (!\CPU|exe_stage|judge_ealu|y[10]~264_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~67_combout ))))) # (!\CPU|de_reg|ealuc [2] & (((\CPU|exe_stage|judge_ealu|y[10]~264_combout ))))

	.dataa(\CPU|de_reg|ealuc [2]),
	.datab(\CPU|exe_stage|judge_ealu|y[10]~263_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[10]~264_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[10]~265_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[10]~265 .lut_mask = 16'hDAD0;
defparam \CPU|exe_stage|judge_ealu|y[10]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[10]~266 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[10]~266_combout  = (\CPU|exe_stage|judge_ealu|y[10]~261_combout ) # ((\CPU|exe_stage|judge_ealu|y[14]~217_combout  & \CPU|exe_stage|judge_ealu|y[10]~265_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|judge_ealu|y[14]~217_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[10]~261_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[10]~265_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[10]~266_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[10]~266 .lut_mask = 16'hFCF0;
defparam \CPU|exe_stage|judge_ealu|y[10]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N9
cycloneii_lcell_ff \CPU|em_reg|malu[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y[10]~266_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [10]));

// Location: LCFF_X44_Y14_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][10]~regout ));

// Location: LCFF_X45_Y14_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][10]~regout ));

// Location: LCCOMB_X44_Y14_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~0_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[9][10]~regout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|rf|register[8][10]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[8][10]~regout ),
	.datad(\CPU|id_stage|rf|register[9][10]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~0 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y14_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][10]~regout ));

// Location: LCFF_X45_Y14_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][10]~regout ));

// Location: LCCOMB_X44_Y14_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~1_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux21~0_combout  & (\CPU|id_stage|rf|register[11][10]~regout )) # (!\CPU|id_stage|data_b|Mux21~0_combout  & ((\CPU|id_stage|rf|register[10][10]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|data_b|Mux21~0_combout ))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|data_b|Mux21~0_combout ),
	.datac(\CPU|id_stage|rf|register[11][10]~regout ),
	.datad(\CPU|id_stage|rf|register[10][10]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~1 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y13_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~17_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[14][10]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[12][10]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[12][10]~regout ),
	.datad(\CPU|id_stage|rf|register[14][10]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~17 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~18_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux21~17_combout  & (\CPU|id_stage|rf|register[15][10]~regout )) # (!\CPU|id_stage|data_b|Mux21~17_combout  & ((\CPU|id_stage|rf|register[13][10]~regout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux21~17_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[15][10]~regout ),
	.datac(\CPU|id_stage|rf|register[13][10]~regout ),
	.datad(\CPU|id_stage|data_b|Mux21~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[21][10]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[17][10]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[17][10]~regout ),
	.datad(\CPU|id_stage|rf|register[21][10]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux21~2_combout  & (\CPU|id_stage|rf|register[29][10]~regout )) # (!\CPU|id_stage|data_b|Mux21~2_combout  & ((\CPU|id_stage|rf|register[25][10]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux21~2_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[29][10]~regout ),
	.datac(\CPU|id_stage|rf|register[25][10]~regout ),
	.datad(\CPU|id_stage|data_b|Mux21~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~3 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~6_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][10]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[16][10]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[16][10]~regout ),
	.datad(\CPU|id_stage|rf|register[24][10]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux21~6_combout  & ((\CPU|id_stage|rf|register[28][10]~regout ))) # (!\CPU|id_stage|data_b|Mux21~6_combout  & (\CPU|id_stage|rf|register[20][10]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux21~6_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[20][10]~regout ),
	.datac(\CPU|id_stage|rf|register[28][10]~regout ),
	.datad(\CPU|id_stage|data_b|Mux21~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~7 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y17_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[10]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][10]~regout ));

// Location: LCCOMB_X46_Y17_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~4_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[26][10]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[18][10]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[26][10]~regout ),
	.datad(\CPU|id_stage|rf|register[18][10]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~4 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux21~4_combout  & ((\CPU|id_stage|rf|register[30][10]~regout ))) # (!\CPU|id_stage|data_b|Mux21~4_combout  & (\CPU|id_stage|rf|register[22][10]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux21~4_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[22][10]~regout ),
	.datac(\CPU|id_stage|rf|register[30][10]~regout ),
	.datad(\CPU|id_stage|data_b|Mux21~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~5 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~8_combout  = (\CPU|inst_reg|inst [17] & (((\CPU|inst_reg|inst [16]) # (\CPU|id_stage|data_b|Mux21~5_combout )))) # (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|data_b|Mux21~7_combout  & (!\CPU|inst_reg|inst [16])))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|data_b|Mux21~7_combout ),
	.datac(\CPU|inst_reg|inst [16]),
	.datad(\CPU|id_stage|data_b|Mux21~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~8 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_b|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~9_combout  = (\CPU|inst_reg|inst [19] & (((\CPU|inst_reg|inst [18])))) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[23][10]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[19][10]~regout )))))

	.dataa(\CPU|id_stage|rf|register[23][10]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[19][10]~regout ),
	.datad(\CPU|inst_reg|inst [18]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~9 .lut_mask = 16'hEE30;
defparam \CPU|id_stage|data_b|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~10_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux21~9_combout  & (\CPU|id_stage|rf|register[31][10]~regout )) # (!\CPU|id_stage|data_b|Mux21~9_combout  & ((\CPU|id_stage|rf|register[27][10]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux21~9_combout ))))

	.dataa(\CPU|id_stage|rf|register[31][10]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[27][10]~regout ),
	.datad(\CPU|id_stage|data_b|Mux21~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~10 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux21~8_combout  & ((\CPU|id_stage|data_b|Mux21~10_combout ))) # (!\CPU|id_stage|data_b|Mux21~8_combout  & (\CPU|id_stage|data_b|Mux21~3_combout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux21~8_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux21~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux21~8_combout ),
	.datad(\CPU|id_stage|data_b|Mux21~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~11 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_b|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~12_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[6][10]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[4][10]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[6][10]~regout ),
	.datad(\CPU|id_stage|rf|register[4][10]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~12 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~13_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux21~12_combout  & ((\CPU|id_stage|rf|register[7][10]~regout ))) # (!\CPU|id_stage|data_b|Mux21~12_combout  & (\CPU|id_stage|rf|register[5][10]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux21~12_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[5][10]~regout ),
	.datac(\CPU|id_stage|rf|register[7][10]~regout ),
	.datad(\CPU|id_stage|data_b|Mux21~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~14_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & (\CPU|id_stage|data_b|Mux6~5_combout )) # (!\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux21~13_combout ))) # 
// (!\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|rf|register[1][10]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|rf|register[1][10]~regout ),
	.datad(\CPU|id_stage|data_b|Mux21~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~15_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux21~14_combout  & ((\CPU|id_stage|rf|register[3][10]~regout ))) # (!\CPU|id_stage|data_b|Mux21~14_combout  & (\CPU|id_stage|rf|register[2][10]~regout 
// )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux21~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[2][10]~regout ),
	.datab(\CPU|id_stage|rf|register[3][10]~regout ),
	.datac(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datad(\CPU|id_stage|data_b|Mux21~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~15 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_b|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~16_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~2_combout ) # ((\CPU|id_stage|data_b|Mux21~11_combout )))) # (!\CPU|id_stage|data_b|Mux6~3_combout  & (!\CPU|id_stage|data_b|Mux6~2_combout  & 
// ((\CPU|id_stage|data_b|Mux21~15_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux21~11_combout ),
	.datad(\CPU|id_stage|data_b|Mux21~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~19_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux21~16_combout  & ((\CPU|id_stage|data_b|Mux21~18_combout ))) # (!\CPU|id_stage|data_b|Mux21~16_combout  & (\CPU|id_stage|data_b|Mux21~1_combout )))) 
// # (!\CPU|id_stage|data_b|Mux6~2_combout  & (((\CPU|id_stage|data_b|Mux21~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux21~1_combout ),
	.datac(\CPU|id_stage|data_b|Mux21~18_combout ),
	.datad(\CPU|id_stage|data_b|Mux21~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~19 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~20_combout  = (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y[10]~266_combout )) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// ((\CPU|id_stage|data_b|Mux21~19_combout ))))) # (!\CPU|id_stage|data_b|Mux6~1_combout  & (((\CPU|id_stage|fw_instance|fwdb[0]~5_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[10]~266_combout ),
	.datac(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux21~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21~20 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux21~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux21 (
// Equation(s):
// \CPU|id_stage|data_b|Mux21~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux21~20_combout  & (\CPU|mem_stage|mem_io_mux|y[10]~28_combout )) # (!\CPU|id_stage|data_b|Mux21~20_combout  & ((\CPU|em_reg|malu [10]))))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux21~20_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datab(\CPU|mem_stage|mem_io_mux|y[10]~28_combout ),
	.datac(\CPU|em_reg|malu [10]),
	.datad(\CPU|id_stage|data_b|Mux21~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux21~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux21 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneii_lcell_comb \CPU|de_reg|eb[10]~feeder (
// Equation(s):
// \CPU|de_reg|eb[10]~feeder_combout  = \CPU|id_stage|data_b|Mux21~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|data_b|Mux21~combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|eb[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|eb[10]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|eb[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N31
cycloneii_lcell_ff \CPU|de_reg|eb[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|eb[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [10]));

// Location: LCFF_X27_Y20_N7
cycloneii_lcell_ff \CPU|em_reg|mb[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [10]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [10]));

// Location: LCCOMB_X27_Y20_N26
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[9]~29 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[9]~29_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [9])

	.dataa(vcc),
	.datab(\CPU|em_reg|malu [7]),
	.datac(vcc),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[9]~29 .lut_mask = 16'h3300;
defparam \CPU|mem_stage|mem_io_mux|y[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N19
cycloneii_lcell_ff \CPU|mw_reg|wmo[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[9]~29_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [9]));

// Location: LCCOMB_X37_Y22_N18
cycloneii_lcell_comb \CPU|wb_stage|y[9]~30 (
// Equation(s):
// \CPU|wb_stage|y[9]~30_combout  = (\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|wmo [9]))) # (!\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|walu [9]))

	.dataa(\CPU|mw_reg|walu [9]),
	.datab(vcc),
	.datac(\CPU|mw_reg|wmo [9]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[9]~30 .lut_mask = 16'hF0AA;
defparam \CPU|wb_stage|y[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y14_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][9]~regout ));

// Location: LCCOMB_X45_Y15_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[9][9]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[9][9]~feeder_combout  = \CPU|wb_stage|y[9]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[9]~30_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[9][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[9][9]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[9][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y15_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[9][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][9]~regout ));

// Location: LCFF_X44_Y14_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][9]~regout ));

// Location: LCFF_X43_Y14_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][9]~regout ));

// Location: LCCOMB_X44_Y14_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~10_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[10][9]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[8][9]~regout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[8][9]~regout ),
	.datad(\CPU|id_stage|rf|register[10][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~10 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux22~10_combout  & (\CPU|id_stage|rf|register[11][9]~regout )) # (!\CPU|id_stage|data_b|Mux22~10_combout  & ((\CPU|id_stage|rf|register[9][9]~regout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux22~10_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[11][9]~regout ),
	.datac(\CPU|id_stage|rf|register[9][9]~regout ),
	.datad(\CPU|id_stage|data_b|Mux22~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~11 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y16_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][9]~regout ));

// Location: LCFF_X43_Y16_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][9]~regout ));

// Location: LCCOMB_X43_Y16_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~14_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|data_b|Mux6~4_combout )) # (!\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|rf|register[2][9]~regout ))) # 
// (!\CPU|id_stage|data_b|Mux6~4_combout  & (\CPU|id_stage|rf|register[1][9]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[1][9]~regout ),
	.datad(\CPU|id_stage|rf|register[2][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][9]~regout ));

// Location: LCFF_X41_Y18_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][9]~regout ));

// Location: LCCOMB_X42_Y18_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~12_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[5][9]~regout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|rf|register[4][9]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[4][9]~regout ),
	.datad(\CPU|id_stage|rf|register[5][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~12 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][9]~regout ));

// Location: LCFF_X37_Y21_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][9]~regout ));

// Location: LCCOMB_X42_Y18_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~13_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux22~12_combout  & (\CPU|id_stage|rf|register[7][9]~regout )) # (!\CPU|id_stage|data_b|Mux22~12_combout  & ((\CPU|id_stage|rf|register[6][9]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|data_b|Mux22~12_combout ))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|data_b|Mux22~12_combout ),
	.datac(\CPU|id_stage|rf|register[7][9]~regout ),
	.datad(\CPU|id_stage|rf|register[6][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~13 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~15_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux22~14_combout  & (\CPU|id_stage|rf|register[3][9]~regout )) # (!\CPU|id_stage|data_b|Mux22~14_combout  & ((\CPU|id_stage|data_b|Mux22~13_combout 
// ))))) # (!\CPU|id_stage|data_b|Mux6~5_combout  & (((\CPU|id_stage|data_b|Mux22~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[3][9]~regout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|data_b|Mux22~14_combout ),
	.datad(\CPU|id_stage|data_b|Mux22~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~15 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~16_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux6~3_combout ) # ((\CPU|id_stage|data_b|Mux22~11_combout )))) # (!\CPU|id_stage|data_b|Mux6~2_combout  & (!\CPU|id_stage|data_b|Mux6~3_combout  & 
// ((\CPU|id_stage|data_b|Mux22~15_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux22~11_combout ),
	.datad(\CPU|id_stage|data_b|Mux22~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][9]~regout ));

// Location: LCFF_X46_Y18_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[9]~30_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][9]~regout ));

// Location: LCCOMB_X45_Y18_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~0_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[26][9]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[18][9]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[18][9]~regout ),
	.datad(\CPU|id_stage|rf|register[26][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~0 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~1_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux22~0_combout  & (\CPU|id_stage|rf|register[30][9]~regout )) # (!\CPU|id_stage|data_b|Mux22~0_combout  & ((\CPU|id_stage|rf|register[22][9]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux22~0_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[30][9]~regout ),
	.datac(\CPU|id_stage|data_b|Mux22~0_combout ),
	.datad(\CPU|id_stage|rf|register[22][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~1 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[23][9]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[19][9]~regout )))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[19][9]~regout ),
	.datad(\CPU|id_stage|rf|register[23][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~7 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~8_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux22~7_combout  & (\CPU|id_stage|rf|register[31][9]~regout )) # (!\CPU|id_stage|data_b|Mux22~7_combout  & ((\CPU|id_stage|rf|register[27][9]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux22~7_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[31][9]~regout ),
	.datac(\CPU|id_stage|rf|register[27][9]~regout ),
	.datad(\CPU|id_stage|data_b|Mux22~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~8 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~4_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][9]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[16][9]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[16][9]~regout ),
	.datad(\CPU|id_stage|rf|register[24][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~4 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux22~4_combout  & (\CPU|id_stage|rf|register[28][9]~regout )) # (!\CPU|id_stage|data_b|Mux22~4_combout  & ((\CPU|id_stage|rf|register[20][9]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux22~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[28][9]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[20][9]~regout ),
	.datad(\CPU|id_stage|data_b|Mux22~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~5 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[21][9]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[17][9]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[17][9]~regout ),
	.datad(\CPU|id_stage|rf|register[21][9]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux22~2_combout  & ((\CPU|id_stage|rf|register[29][9]~regout ))) # (!\CPU|id_stage|data_b|Mux22~2_combout  & (\CPU|id_stage|rf|register[25][9]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux22~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[25][9]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[29][9]~regout ),
	.datad(\CPU|id_stage|data_b|Mux22~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~3 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~6_combout  = (\CPU|inst_reg|inst [16] & (((\CPU|inst_reg|inst [17]) # (\CPU|id_stage|data_b|Mux22~3_combout )))) # (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|data_b|Mux22~5_combout  & (!\CPU|inst_reg|inst [17])))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux22~5_combout ),
	.datac(\CPU|inst_reg|inst [17]),
	.datad(\CPU|id_stage|data_b|Mux22~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~6 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_b|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~9_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux22~6_combout  & ((\CPU|id_stage|data_b|Mux22~8_combout ))) # (!\CPU|id_stage|data_b|Mux22~6_combout  & (\CPU|id_stage|data_b|Mux22~1_combout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux22~6_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|data_b|Mux22~1_combout ),
	.datac(\CPU|id_stage|data_b|Mux22~8_combout ),
	.datad(\CPU|id_stage|data_b|Mux22~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~9 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~19_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux22~16_combout  & (\CPU|id_stage|data_b|Mux22~18_combout )) # (!\CPU|id_stage|data_b|Mux22~16_combout  & ((\CPU|id_stage|data_b|Mux22~9_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~3_combout  & (((\CPU|id_stage|data_b|Mux22~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux22~18_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux22~16_combout ),
	.datad(\CPU|id_stage|data_b|Mux22~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~19 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~20_combout  = (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & ((\CPU|exe_stage|judge_ealu|y[9]~274_combout ))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (\CPU|id_stage|data_b|Mux22~19_combout )))) # (!\CPU|id_stage|data_b|Mux6~1_combout  & (\CPU|id_stage|fw_instance|fwdb[0]~5_combout ))

	.dataa(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datab(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datac(\CPU|id_stage|data_b|Mux22~19_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[9]~274_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22~20 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_b|Mux22~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux22 (
// Equation(s):
// \CPU|id_stage|data_b|Mux22~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux22~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[9]~29_combout ))) # (!\CPU|id_stage|data_b|Mux22~20_combout  & (\CPU|em_reg|malu [9])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux22~20_combout ))))

	.dataa(\CPU|em_reg|malu [9]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|id_stage|data_b|Mux22~20_combout ),
	.datad(\CPU|mem_stage|mem_io_mux|y[9]~29_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux22~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux22 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_b|Mux22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N13
cycloneii_lcell_ff \CPU|de_reg|eb[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|id_stage|data_b|Mux22~combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [9]));

// Location: LCCOMB_X25_Y20_N12
cycloneii_lcell_comb \CPU|em_reg|mb[9]~feeder (
// Equation(s):
// \CPU|em_reg|mb[9]~feeder_combout  = \CPU|de_reg|eb [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|eb [9]),
	.cin(gnd),
	.combout(\CPU|em_reg|mb[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|mb[9]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|mb[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N13
cycloneii_lcell_ff \CPU|em_reg|mb[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|mb[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [9]));

// Location: LCCOMB_X34_Y17_N28
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[25]~14 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[25]~14_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [25])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|em_reg|malu [7]),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[25]~14 .lut_mask = 16'h0F00;
defparam \CPU|mem_stage|mem_io_mux|y[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add1~50 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add1~50_combout  = (\CPU|exe_stage|muxa|y[25]~13_combout  & ((\CPU|exe_stage|muxb|y[25]~24_combout  & (!\CPU|exe_stage|pipe_alu|Add1~49 )) # (!\CPU|exe_stage|muxb|y[25]~24_combout  & (\CPU|exe_stage|pipe_alu|Add1~49  & VCC)))) # 
// (!\CPU|exe_stage|muxa|y[25]~13_combout  & ((\CPU|exe_stage|muxb|y[25]~24_combout  & ((\CPU|exe_stage|pipe_alu|Add1~49 ) # (GND))) # (!\CPU|exe_stage|muxb|y[25]~24_combout  & (!\CPU|exe_stage|pipe_alu|Add1~49 ))))
// \CPU|exe_stage|pipe_alu|Add1~51  = CARRY((\CPU|exe_stage|muxa|y[25]~13_combout  & (\CPU|exe_stage|muxb|y[25]~24_combout  & !\CPU|exe_stage|pipe_alu|Add1~49 )) # (!\CPU|exe_stage|muxa|y[25]~13_combout  & ((\CPU|exe_stage|muxb|y[25]~24_combout ) # 
// (!\CPU|exe_stage|pipe_alu|Add1~49 ))))

	.dataa(\CPU|exe_stage|muxa|y[25]~13_combout ),
	.datab(\CPU|exe_stage|muxb|y[25]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add1~49 ),
	.combout(\CPU|exe_stage|pipe_alu|Add1~50_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add1~51 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add1~50 .lut_mask = 16'h694D;
defparam \CPU|exe_stage|pipe_alu|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y17_N19
cycloneii_lcell_ff \CPU|mw_reg|walu[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [25]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [25]));

// Location: LCCOMB_X37_Y17_N0
cycloneii_lcell_comb \CPU|wb_stage|y[25]~15 (
// Equation(s):
// \CPU|wb_stage|y[25]~15_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [25])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [25])))

	.dataa(\CPU|mw_reg|wmo [25]),
	.datab(\CPU|mw_reg|walu [25]),
	.datac(vcc),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[25]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[25]~15 .lut_mask = 16'hAACC;
defparam \CPU|wb_stage|y[25]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y13_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][25]~regout ));

// Location: LCFF_X44_Y13_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][25]~regout ));

// Location: LCCOMB_X41_Y13_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~17_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|rf|register[13][25]~regout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & (\CPU|id_stage|rf|register[12][25]~regout )))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[12][25]~regout ),
	.datad(\CPU|id_stage|rf|register[13][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~17 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y13_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][25]~regout ));

// Location: LCCOMB_X37_Y13_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~18_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux6~17_combout  & (\CPU|id_stage|rf|register[15][25]~regout )) # (!\CPU|id_stage|data_a|Mux6~17_combout  & ((\CPU|id_stage|rf|register[14][25]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux6~17_combout ))))

	.dataa(\CPU|id_stage|rf|register[15][25]~regout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux6~17_combout ),
	.datad(\CPU|id_stage|rf|register[14][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~18 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_a|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[31][25]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[31][25]~feeder_combout  = \CPU|wb_stage|y[25]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[25]~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[31][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[31][25]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[31][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[31][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][25]~regout ));

// Location: LCFF_X46_Y22_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][25]~regout ));

// Location: LCFF_X46_Y22_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][25]~regout ));

// Location: LCCOMB_X45_Y22_N28
cycloneii_lcell_comb \CPU|id_stage|rf|register[23][25]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[23][25]~feeder_combout  = \CPU|wb_stage|y[25]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[25]~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[23][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[23][25]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[23][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[23][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][25]~regout ));

// Location: LCCOMB_X46_Y22_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~7_combout  = (\CPU|inst_reg|inst [24] & (((\CPU|inst_reg|inst [23])))) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[23][25]~regout ))) # (!\CPU|inst_reg|inst [23] & 
// (\CPU|id_stage|rf|register[19][25]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[19][25]~regout ),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|id_stage|rf|register[23][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~7 .lut_mask = 16'hF4A4;
defparam \CPU|id_stage|data_a|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~8_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux6~7_combout  & (\CPU|id_stage|rf|register[31][25]~regout )) # (!\CPU|id_stage|data_a|Mux6~7_combout  & ((\CPU|id_stage|rf|register[27][25]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux6~7_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[31][25]~regout ),
	.datac(\CPU|id_stage|rf|register[27][25]~regout ),
	.datad(\CPU|id_stage|data_a|Mux6~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~8 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N26
cycloneii_lcell_comb \CPU|id_stage|rf|register[29][25]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[29][25]~feeder_combout  = \CPU|wb_stage|y[25]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[25]~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[29][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[29][25]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[29][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y16_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[29][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][25]~regout ));

// Location: LCCOMB_X46_Y16_N4
cycloneii_lcell_comb \CPU|id_stage|rf|register[25][25]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[25][25]~feeder_combout  = \CPU|wb_stage|y[25]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[25]~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[25][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[25][25]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[25][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y16_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[25][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][25]~regout ));

// Location: LCFF_X47_Y16_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][25]~regout ));

// Location: LCCOMB_X46_Y20_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[21][25]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[21][25]~feeder_combout  = \CPU|wb_stage|y[25]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[25]~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[21][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[21][25]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[21][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[21][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][25]~regout ));

// Location: LCCOMB_X47_Y16_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[21][25]~regout ))) # (!\CPU|inst_reg|inst [23] & 
// (\CPU|id_stage|rf|register[17][25]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[17][25]~regout ),
	.datad(\CPU|id_stage|rf|register[21][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux6~2_combout  & (\CPU|id_stage|rf|register[29][25]~regout )) # (!\CPU|id_stage|data_a|Mux6~2_combout  & ((\CPU|id_stage|rf|register[25][25]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux6~2_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[29][25]~regout ),
	.datac(\CPU|id_stage|rf|register[25][25]~regout ),
	.datad(\CPU|id_stage|data_a|Mux6~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~3 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y20_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][25]~regout ));

// Location: LCCOMB_X45_Y22_N22
cycloneii_lcell_comb \CPU|id_stage|rf|register[24][25]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[24][25]~feeder_combout  = \CPU|wb_stage|y[25]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[25]~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[24][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[24][25]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[24][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[24][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][25]~regout ));

// Location: LCFF_X44_Y20_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][25]~regout ));

// Location: LCCOMB_X45_Y22_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~4_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[24][25]~regout ) # ((\CPU|inst_reg|inst [23])))) # (!\CPU|inst_reg|inst [24] & (((!\CPU|inst_reg|inst [23] & \CPU|id_stage|rf|register[16][25]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[24][25]~regout ),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|id_stage|rf|register[16][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~4 .lut_mask = 16'hADA8;
defparam \CPU|id_stage|data_a|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux6~4_combout  & (\CPU|id_stage|rf|register[28][25]~regout )) # (!\CPU|id_stage|data_a|Mux6~4_combout  & ((\CPU|id_stage|rf|register[20][25]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux6~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[28][25]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[20][25]~regout ),
	.datad(\CPU|id_stage|data_a|Mux6~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~5 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~6_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|data_a|Mux6~3_combout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux6~5_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux6~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux6~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~6 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~9_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux6~6_combout  & ((\CPU|id_stage|data_a|Mux6~8_combout ))) # (!\CPU|id_stage|data_a|Mux6~6_combout  & (\CPU|id_stage|data_a|Mux6~1_combout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux6~6_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux6~1_combout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux6~8_combout ),
	.datad(\CPU|id_stage|data_a|Mux6~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~9 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~19_combout  = (\CPU|id_stage|data_a|Mux6~16_combout  & (((\CPU|id_stage|data_a|Mux6~18_combout )) # (!\CPU|id_stage|data_a|Mux7~0_combout ))) # (!\CPU|id_stage|data_a|Mux6~16_combout  & (\CPU|id_stage|data_a|Mux7~0_combout  & 
// ((\CPU|id_stage|data_a|Mux6~9_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux6~16_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux6~18_combout ),
	.datad(\CPU|id_stage|data_a|Mux6~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~19 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~20_combout  = (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y[25]~291_combout )) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// ((\CPU|id_stage|data_a|Mux6~19_combout ))))) # (!\CPU|id_stage|data_a|Mux7~5_combout  & (\CPU|id_stage|fw_instance|fwda[0]~5_combout ))

	.dataa(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datab(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[25]~291_combout ),
	.datad(\CPU|id_stage|data_a|Mux6~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6~20 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_a|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux6~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux6~20_combout  & (\CPU|mem_stage|mem_io_mux|y[25]~14_combout )) # (!\CPU|id_stage|data_a|Mux6~20_combout  & ((\CPU|em_reg|malu [25]))))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux6~20_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datab(\CPU|mem_stage|mem_io_mux|y[25]~14_combout ),
	.datac(\CPU|em_reg|malu [25]),
	.datad(\CPU|id_stage|data_a|Mux6~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux6~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux6 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneii_lcell_comb \CPU|de_reg|ea[25]~feeder (
// Equation(s):
// \CPU|de_reg|ea[25]~feeder_combout  = \CPU|id_stage|data_a|Mux6~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|data_a|Mux6~combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|ea[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|ea[25]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|ea[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N5
cycloneii_lcell_ff \CPU|de_reg|ea[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|ea[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [25]));

// Location: LCCOMB_X30_Y15_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~166 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~166_combout  = (!\CPU|de_reg|eshift~regout  & (\CPU|de_reg|ea [25] & \CPU|exe_stage|muxb|y[25]~24_combout ))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [25]),
	.datad(\CPU|exe_stage|muxb|y[25]~24_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~166_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~166 .lut_mask = 16'h5000;
defparam \CPU|exe_stage|pipe_alu|s~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[25]~162 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[25]~162_combout  = (\CPU|de_reg|ealuc [1] & (((!\CPU|de_reg|ealuc [0])))) # (!\CPU|de_reg|ealuc [1] & ((\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|pipe_alu|s~166_combout )) # (!\CPU|de_reg|ealuc [0] & 
// ((\CPU|exe_stage|pipe_alu|Add0~50_combout )))))

	.dataa(\CPU|de_reg|ealuc [1]),
	.datab(\CPU|exe_stage|pipe_alu|s~166_combout ),
	.datac(\CPU|de_reg|ealuc [0]),
	.datad(\CPU|exe_stage|pipe_alu|Add0~50_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[25]~162_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[25]~162 .lut_mask = 16'h4F4A;
defparam \CPU|exe_stage|judge_ealu|y[25]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[25]~161 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[25]~161_combout  = (\CPU|exe_stage|judge_ealu|y[25]~160_combout  & (((\CPU|exe_stage|pipe_alu|ShiftLeft0~126_combout ) # (!\CPU|exe_stage|judge_ealu|y[27]~121_combout )))) # (!\CPU|exe_stage|judge_ealu|y[25]~160_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftLeft0~130_combout  & (\CPU|exe_stage|judge_ealu|y[27]~121_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[25]~160_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~130_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[27]~121_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~126_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[25]~161_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[25]~161 .lut_mask = 16'hEA4A;
defparam \CPU|exe_stage|judge_ealu|y[25]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[25]~163 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[25]~163_combout  = (\CPU|exe_stage|judge_ealu|y[27]~125_combout  & ((\CPU|exe_stage|judge_ealu|y[25]~162_combout  & (\CPU|exe_stage|pipe_alu|s~146_combout )) # (!\CPU|exe_stage|judge_ealu|y[25]~162_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[25]~161_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[27]~125_combout  & (((\CPU|exe_stage|judge_ealu|y[25]~162_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~146_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[27]~125_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[25]~162_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[25]~161_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[25]~163_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[25]~163 .lut_mask = 16'hBCB0;
defparam \CPU|exe_stage|judge_ealu|y[25]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[25]~164 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[25]~164_combout  = (\CPU|exe_stage|judge_ealu|y[21]~106_combout  & (((\CPU|exe_stage|judge_ealu|y[25]~163_combout ) # (\CPU|exe_stage|judge_ealu|y[21]~117_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~106_combout  & 
// (\CPU|exe_stage|pipe_alu|Add1~50_combout  & ((!\CPU|exe_stage|judge_ealu|y[21]~117_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add1~50_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[25]~163_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[25]~164_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[25]~164 .lut_mask = 16'hAAE4;
defparam \CPU|exe_stage|judge_ealu|y[25]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[25]~165 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[25]~165_combout  = (\CPU|exe_stage|judge_ealu|y[21]~286_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~287_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~94_combout ))) # (!\CPU|exe_stage|judge_ealu|y[21]~287_combout  & 
// (\CPU|exe_stage|muxb|y[9]~12_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~286_combout  & (((!\CPU|exe_stage|judge_ealu|y[21]~287_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[9]~12_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~286_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~94_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[21]~287_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[25]~165_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[25]~165 .lut_mask = 16'hC0BB;
defparam \CPU|exe_stage|judge_ealu|y[25]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[25]~166 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[25]~166_combout  = (\CPU|exe_stage|judge_ealu|y[6]~18_combout  & ((\CPU|exe_stage|judge_ealu|y[25]~165_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~86_combout ))) # (!\CPU|exe_stage|judge_ealu|y[25]~165_combout  & 
// (\CPU|exe_stage|muxb|y[31]~8_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~18_combout  & (((\CPU|exe_stage|judge_ealu|y[25]~165_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~18_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~86_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[25]~165_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[25]~166_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[25]~166 .lut_mask = 16'hF388;
defparam \CPU|exe_stage|judge_ealu|y[25]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[25]~167 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[25]~167_combout  = (\CPU|exe_stage|judge_ealu|y[21]~117_combout  & ((\CPU|exe_stage|judge_ealu|y[25]~164_combout  & ((\CPU|exe_stage|judge_ealu|y[25]~166_combout ))) # (!\CPU|exe_stage|judge_ealu|y[25]~164_combout  & 
// (\CPU|exe_stage|pipe_alu|s~165_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~117_combout  & (((\CPU|exe_stage|judge_ealu|y[25]~164_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~165_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[25]~164_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[25]~166_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[25]~167_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[25]~167 .lut_mask = 16'hF838;
defparam \CPU|exe_stage|judge_ealu|y[25]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[25]~291 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[25]~291_combout  = (\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|ad4|y[25]~46_combout )) # (!\CPU|de_reg|ejal~regout  & (((!\CPU|exe_stage|pipe_alu|Equal0~0_combout  & \CPU|exe_stage|judge_ealu|y[25]~167_combout ))))

	.dataa(\CPU|exe_stage|ad4|y[25]~46_combout ),
	.datab(\CPU|de_reg|ejal~regout ),
	.datac(\CPU|exe_stage|pipe_alu|Equal0~0_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[25]~167_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[25]~291_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[25]~291 .lut_mask = 16'h8B88;
defparam \CPU|exe_stage|judge_ealu|y[25]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N9
cycloneii_lcell_ff \CPU|em_reg|malu[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y[25]~291_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [25]));

// Location: LCFF_X48_Y14_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][25]~regout ));

// Location: LCFF_X48_Y14_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][25]~regout ));

// Location: LCFF_X47_Y14_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][25]~regout ));

// Location: LCCOMB_X48_Y14_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~6_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[9][25]~regout )) # (!\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|rf|register[8][25]~regout )))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[9][25]~regout ),
	.datad(\CPU|id_stage|rf|register[8][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~6 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~7_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux6~6_combout  & (\CPU|id_stage|rf|register[11][25]~regout )) # (!\CPU|id_stage|data_b|Mux6~6_combout  & ((\CPU|id_stage|rf|register[10][25]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux6~6_combout ))))

	.dataa(\CPU|id_stage|rf|register[11][25]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[10][25]~regout ),
	.datad(\CPU|id_stage|data_b|Mux6~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~7 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~23 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~23_combout  = (\CPU|inst_reg|inst [17] & (((\CPU|id_stage|rf|register[14][25]~regout ) # (\CPU|inst_reg|inst [16])))) # (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[12][25]~regout  & ((!\CPU|inst_reg|inst [16]))))

	.dataa(\CPU|id_stage|rf|register[12][25]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[14][25]~regout ),
	.datad(\CPU|inst_reg|inst [16]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~23 .lut_mask = 16'hCCE2;
defparam \CPU|id_stage|data_b|Mux6~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y13_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][25]~regout ));

// Location: LCCOMB_X44_Y13_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~24 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~24_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux6~23_combout  & ((\CPU|id_stage|rf|register[15][25]~regout ))) # (!\CPU|id_stage|data_b|Mux6~23_combout  & (\CPU|id_stage|rf|register[13][25]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|data_b|Mux6~23_combout ))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux6~23_combout ),
	.datac(\CPU|id_stage|rf|register[13][25]~regout ),
	.datad(\CPU|id_stage|rf|register[15][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~24 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_b|Mux6~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[2][25]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[2][25]~feeder_combout  = \CPU|wb_stage|y[25]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[25]~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[2][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[2][25]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[2][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y13_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[2][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][25]~regout ));

// Location: LCCOMB_X37_Y17_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[3][25]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[3][25]~feeder_combout  = \CPU|wb_stage|y[25]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[25]~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[3][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[3][25]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[3][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[3][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][25]~regout ));

// Location: LCCOMB_X37_Y15_N30
cycloneii_lcell_comb \CPU|id_stage|rf|register[1][25]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[1][25]~feeder_combout  = \CPU|wb_stage|y[25]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[25]~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[1][25]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y15_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[1][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][25]~regout ));

// Location: LCFF_X41_Y17_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][25]~regout ));

// Location: LCCOMB_X40_Y16_N30
cycloneii_lcell_comb \CPU|id_stage|rf|register[4][25]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[4][25]~feeder_combout  = \CPU|wb_stage|y[25]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[25]~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[4][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[4][25]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[4][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y16_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[4][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][25]~regout ));

// Location: LCFF_X41_Y17_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][25]~regout ));

// Location: LCCOMB_X40_Y16_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~18_combout  = (\CPU|inst_reg|inst [16] & (((\CPU|inst_reg|inst [17])))) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[6][25]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[4][25]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[4][25]~regout ),
	.datac(\CPU|inst_reg|inst [17]),
	.datad(\CPU|id_stage|rf|register[6][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~18 .lut_mask = 16'hF4A4;
defparam \CPU|id_stage|data_b|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~19_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux6~18_combout  & (\CPU|id_stage|rf|register[7][25]~regout )) # (!\CPU|id_stage|data_b|Mux6~18_combout  & ((\CPU|id_stage|rf|register[5][25]~regout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux6~18_combout ))))

	.dataa(\CPU|id_stage|rf|register[7][25]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[5][25]~regout ),
	.datad(\CPU|id_stage|data_b|Mux6~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~19 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~20_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & (\CPU|id_stage|data_b|Mux6~5_combout )) # (!\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux6~19_combout ))) # 
// (!\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|rf|register[1][25]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|rf|register[1][25]~regout ),
	.datad(\CPU|id_stage|data_b|Mux6~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~20 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~21 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~21_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux6~20_combout  & ((\CPU|id_stage|rf|register[3][25]~regout ))) # (!\CPU|id_stage|data_b|Mux6~20_combout  & (\CPU|id_stage|rf|register[2][25]~regout 
// )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux6~20_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|rf|register[2][25]~regout ),
	.datac(\CPU|id_stage|rf|register[3][25]~regout ),
	.datad(\CPU|id_stage|data_b|Mux6~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~21 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux6~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~8_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[21][25]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & ((\CPU|id_stage|rf|register[17][25]~regout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[21][25]~regout ),
	.datad(\CPU|id_stage|rf|register[17][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~8 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~9_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux6~8_combout  & (\CPU|id_stage|rf|register[29][25]~regout )) # (!\CPU|id_stage|data_b|Mux6~8_combout  & ((\CPU|id_stage|rf|register[25][25]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux6~8_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[29][25]~regout ),
	.datac(\CPU|id_stage|rf|register[25][25]~regout ),
	.datad(\CPU|id_stage|data_b|Mux6~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~9 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~15_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[23][25]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[19][25]~regout )))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[19][25]~regout ),
	.datad(\CPU|id_stage|rf|register[23][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~15 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~16_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux6~15_combout  & ((\CPU|id_stage|rf|register[31][25]~regout ))) # (!\CPU|id_stage|data_b|Mux6~15_combout  & (\CPU|id_stage|rf|register[27][25]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux6~15_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[27][25]~regout ),
	.datac(\CPU|id_stage|rf|register[31][25]~regout ),
	.datad(\CPU|id_stage|data_b|Mux6~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~16 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~12_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][25]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[16][25]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[24][25]~regout ),
	.datad(\CPU|id_stage|rf|register[16][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~12 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~13_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux6~12_combout  & (\CPU|id_stage|rf|register[28][25]~regout )) # (!\CPU|id_stage|data_b|Mux6~12_combout  & ((\CPU|id_stage|rf|register[20][25]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux6~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[28][25]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[20][25]~regout ),
	.datad(\CPU|id_stage|data_b|Mux6~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~13 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[25]~15_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][25]~regout ));

// Location: LCCOMB_X43_Y20_N2
cycloneii_lcell_comb \CPU|id_stage|rf|register[18][25]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[18][25]~feeder_combout  = \CPU|wb_stage|y[25]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[25]~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[18][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[18][25]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[18][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[18][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][25]~regout ));

// Location: LCCOMB_X46_Y20_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[26][25]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[26][25]~feeder_combout  = \CPU|wb_stage|y[25]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[25]~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[26][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[26][25]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[26][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[26][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][25]~regout ));

// Location: LCCOMB_X43_Y20_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~10_combout  = (\CPU|inst_reg|inst [19] & (((\CPU|inst_reg|inst [18]) # (\CPU|id_stage|rf|register[26][25]~regout )))) # (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[18][25]~regout  & (!\CPU|inst_reg|inst [18])))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[18][25]~regout ),
	.datac(\CPU|inst_reg|inst [18]),
	.datad(\CPU|id_stage|rf|register[26][25]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~10 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_b|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~11_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux6~10_combout  & ((\CPU|id_stage|rf|register[30][25]~regout ))) # (!\CPU|id_stage|data_b|Mux6~10_combout  & (\CPU|id_stage|rf|register[22][25]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux6~10_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][25]~regout ),
	.datab(\CPU|id_stage|rf|register[30][25]~regout ),
	.datac(\CPU|inst_reg|inst [18]),
	.datad(\CPU|id_stage|data_b|Mux6~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~11 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_b|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~14_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|data_b|Mux6~11_combout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|data_b|Mux6~13_combout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux6~13_combout ),
	.datad(\CPU|id_stage|data_b|Mux6~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~14 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~17_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux6~14_combout  & ((\CPU|id_stage|data_b|Mux6~16_combout ))) # (!\CPU|id_stage|data_b|Mux6~14_combout  & (\CPU|id_stage|data_b|Mux6~9_combout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux6~14_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux6~9_combout ),
	.datac(\CPU|id_stage|data_b|Mux6~16_combout ),
	.datad(\CPU|id_stage|data_b|Mux6~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~17 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~22 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~22_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & (\CPU|id_stage|data_b|Mux6~3_combout )) # (!\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~17_combout ))) # 
// (!\CPU|id_stage|data_b|Mux6~3_combout  & (\CPU|id_stage|data_b|Mux6~21_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux6~21_combout ),
	.datad(\CPU|id_stage|data_b|Mux6~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~22 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux6~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~25 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~25_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux6~22_combout  & ((\CPU|id_stage|data_b|Mux6~24_combout ))) # (!\CPU|id_stage|data_b|Mux6~22_combout  & (\CPU|id_stage|data_b|Mux6~7_combout )))) # 
// (!\CPU|id_stage|data_b|Mux6~2_combout  & (((\CPU|id_stage|data_b|Mux6~22_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~7_combout ),
	.datac(\CPU|id_stage|data_b|Mux6~24_combout ),
	.datad(\CPU|id_stage|data_b|Mux6~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~25 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux6~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6~26 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~26_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[25]~291_combout )) # (!\CPU|id_stage|data_b|Mux6~1_combout ))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|data_b|Mux6~25_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[25]~291_combout ),
	.datad(\CPU|id_stage|data_b|Mux6~25_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6~26 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux6~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux6~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux6~26_combout  & (\CPU|mem_stage|mem_io_mux|y[25]~14_combout )) # (!\CPU|id_stage|data_b|Mux6~26_combout  & ((\CPU|em_reg|malu [25]))))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux6~26_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datab(\CPU|mem_stage|mem_io_mux|y[25]~14_combout ),
	.datac(\CPU|em_reg|malu [25]),
	.datad(\CPU|id_stage|data_b|Mux6~26_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux6~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux6 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N17
cycloneii_lcell_ff \CPU|de_reg|eb[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux6~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [25]));

// Location: LCCOMB_X30_Y15_N6
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[25]~24 (
// Equation(s):
// \CPU|exe_stage|muxb|y[25]~24_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [25])))

	.dataa(vcc),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|eb [25]),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[25]~24 .lut_mask = 16'hF3C0;
defparam \CPU|exe_stage|muxb|y[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[27]~128 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[27]~128_combout  = (\CPU|exe_stage|judge_ealu|y[21]~117_combout  & (((\CPU|exe_stage|judge_ealu|y[21]~106_combout )))) # (!\CPU|exe_stage|judge_ealu|y[21]~117_combout  & ((\CPU|exe_stage|judge_ealu|y[21]~106_combout  & 
// (\CPU|exe_stage|judge_ealu|y[27]~127_combout )) # (!\CPU|exe_stage|judge_ealu|y[21]~106_combout  & ((\CPU|exe_stage|pipe_alu|Add1~54_combout )))))

	.dataa(\CPU|exe_stage|judge_ealu|y[27]~127_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[21]~106_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add1~54_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[27]~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[27]~128 .lut_mask = 16'hE3E0;
defparam \CPU|exe_stage|judge_ealu|y[27]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[27]~131 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[27]~131_combout  = (\CPU|exe_stage|judge_ealu|y[21]~117_combout  & ((\CPU|exe_stage|judge_ealu|y[27]~128_combout  & (\CPU|exe_stage|judge_ealu|y[27]~130_combout )) # (!\CPU|exe_stage|judge_ealu|y[27]~128_combout  & 
// ((\CPU|exe_stage|pipe_alu|s~158_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[21]~117_combout  & (((\CPU|exe_stage|judge_ealu|y[27]~128_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[27]~130_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[21]~117_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~158_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[27]~128_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[27]~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[27]~131 .lut_mask = 16'hBBC0;
defparam \CPU|exe_stage|judge_ealu|y[27]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[27]~288 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[27]~288_combout  = (\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|ad4|y[27]~50_combout )) # (!\CPU|de_reg|ejal~regout  & (((!\CPU|exe_stage|pipe_alu|Equal0~0_combout  & \CPU|exe_stage|judge_ealu|y[27]~131_combout ))))

	.dataa(\CPU|exe_stage|ad4|y[27]~50_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Equal0~0_combout ),
	.datac(\CPU|de_reg|ejal~regout ),
	.datad(\CPU|exe_stage|judge_ealu|y[27]~131_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[27]~288_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[27]~288 .lut_mask = 16'hA3A0;
defparam \CPU|exe_stage|judge_ealu|y[27]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneii_lcell_comb \CPU|em_reg|malu[27]~feeder (
// Equation(s):
// \CPU|em_reg|malu[27]~feeder_combout  = \CPU|exe_stage|judge_ealu|y[27]~288_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y[27]~288_combout ),
	.cin(gnd),
	.combout(\CPU|em_reg|malu[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|malu[27]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|malu[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N11
cycloneii_lcell_ff \CPU|em_reg|malu[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|malu[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [27]));

// Location: LCFF_X36_Y20_N23
cycloneii_lcell_ff \CPU|mw_reg|walu[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [27]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [27]));

// Location: LCCOMB_X36_Y20_N22
cycloneii_lcell_comb \CPU|wb_stage|y[27]~10 (
// Equation(s):
// \CPU|wb_stage|y[27]~10_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [27])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [27])))

	.dataa(\CPU|mw_reg|wmo [27]),
	.datab(vcc),
	.datac(\CPU|mw_reg|walu [27]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[27]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[27]~10 .lut_mask = 16'hAAF0;
defparam \CPU|wb_stage|y[27]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[15][27]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[15][27]~feeder_combout  = \CPU|wb_stage|y[27]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[27]~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[15][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[15][27]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[15][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y13_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[15][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][27]~regout ));

// Location: LCFF_X44_Y13_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][27]~regout ));

// Location: LCFF_X43_Y13_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][27]~regout ));

// Location: LCCOMB_X43_Y13_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~17_combout  = (\CPU|inst_reg|inst [16] & (((\CPU|inst_reg|inst [17])))) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[14][27]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[12][27]~regout ))))

	.dataa(\CPU|id_stage|rf|register[12][27]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[14][27]~regout ),
	.datad(\CPU|inst_reg|inst [17]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~17 .lut_mask = 16'hFC22;
defparam \CPU|id_stage|data_b|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y13_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~18_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux4~17_combout  & (\CPU|id_stage|rf|register[15][27]~regout )) # (!\CPU|id_stage|data_b|Mux4~17_combout  & ((\CPU|id_stage|rf|register[13][27]~regout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux4~17_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[15][27]~regout ),
	.datac(\CPU|id_stage|rf|register[13][27]~regout ),
	.datad(\CPU|id_stage|data_b|Mux4~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N2
cycloneii_lcell_comb \CPU|id_stage|rf|register[2][27]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[2][27]~feeder_combout  = \CPU|wb_stage|y[27]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[27]~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[2][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[2][27]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[2][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y15_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[2][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][27]~regout ));

// Location: LCCOMB_X36_Y15_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[1][27]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[1][27]~feeder_combout  = \CPU|wb_stage|y[27]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[27]~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[1][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[1][27]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[1][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y15_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[1][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][27]~regout ));

// Location: LCFF_X41_Y17_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][27]~regout ));

// Location: LCFF_X40_Y17_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][27]~regout ));

// Location: LCFF_X40_Y17_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][27]~regout ));

// Location: LCFF_X41_Y17_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][27]~regout ));

// Location: LCCOMB_X40_Y17_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~12_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[6][27]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[4][27]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[4][27]~regout ),
	.datad(\CPU|id_stage|rf|register[6][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~12 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~13_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux4~12_combout  & ((\CPU|id_stage|rf|register[7][27]~regout ))) # (!\CPU|id_stage|data_b|Mux4~12_combout  & (\CPU|id_stage|rf|register[5][27]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux4~12_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[5][27]~regout ),
	.datac(\CPU|id_stage|rf|register[7][27]~regout ),
	.datad(\CPU|id_stage|data_b|Mux4~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~14_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux6~4_combout ) # ((\CPU|id_stage|data_b|Mux4~13_combout )))) # (!\CPU|id_stage|data_b|Mux6~5_combout  & (!\CPU|id_stage|data_b|Mux6~4_combout  & 
// (\CPU|id_stage|rf|register[1][27]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[1][27]~regout ),
	.datad(\CPU|id_stage|data_b|Mux4~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~14 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~15_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux4~14_combout  & (\CPU|id_stage|rf|register[3][27]~regout )) # (!\CPU|id_stage|data_b|Mux4~14_combout  & ((\CPU|id_stage|rf|register[2][27]~regout 
// ))))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux4~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[3][27]~regout ),
	.datab(\CPU|id_stage|rf|register[2][27]~regout ),
	.datac(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datad(\CPU|id_stage|data_b|Mux4~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~15 .lut_mask = 16'hAFC0;
defparam \CPU|id_stage|data_b|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][27]~regout ));

// Location: LCFF_X46_Y17_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][27]~regout ));

// Location: LCFF_X46_Y20_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][27]~regout ));

// Location: LCCOMB_X46_Y17_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~4_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & ((\CPU|id_stage|rf|register[26][27]~regout ))) # (!\CPU|inst_reg|inst [19] & 
// (\CPU|id_stage|rf|register[18][27]~regout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[18][27]~regout ),
	.datad(\CPU|id_stage|rf|register[26][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~4 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux4~4_combout  & ((\CPU|id_stage|rf|register[30][27]~regout ))) # (!\CPU|id_stage|data_b|Mux4~4_combout  & (\CPU|id_stage|rf|register[22][27]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux4~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][27]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[30][27]~regout ),
	.datad(\CPU|id_stage|data_b|Mux4~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~5 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][27]~regout ));

// Location: LCFF_X42_Y20_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][27]~regout ));

// Location: LCFF_X42_Y20_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][27]~regout ));

// Location: LCFF_X41_Y20_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][27]~regout ));

// Location: LCCOMB_X42_Y20_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~6_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][27]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[16][27]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[16][27]~regout ),
	.datad(\CPU|id_stage|rf|register[24][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux4~6_combout  & ((\CPU|id_stage|rf|register[28][27]~regout ))) # (!\CPU|id_stage|data_b|Mux4~6_combout  & (\CPU|id_stage|rf|register[20][27]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux4~6_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[20][27]~regout ),
	.datac(\CPU|id_stage|rf|register[28][27]~regout ),
	.datad(\CPU|id_stage|data_b|Mux4~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~7 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~8_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & (\CPU|id_stage|data_b|Mux4~5_combout )) # (!\CPU|inst_reg|inst [17] & 
// ((\CPU|id_stage|data_b|Mux4~7_combout )))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux4~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux4~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~8 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][27]~regout ));

// Location: LCFF_X47_Y21_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][27]~regout ));

// Location: LCFF_X46_Y22_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][27]~regout ));

// Location: LCFF_X45_Y22_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][27]~regout ));

// Location: LCCOMB_X46_Y22_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~9_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[23][27]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[19][27]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[19][27]~regout ),
	.datad(\CPU|id_stage|rf|register[23][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~9 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~10_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux4~9_combout  & (\CPU|id_stage|rf|register[31][27]~regout )) # (!\CPU|id_stage|data_b|Mux4~9_combout  & ((\CPU|id_stage|rf|register[27][27]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux4~9_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[31][27]~regout ),
	.datac(\CPU|id_stage|rf|register[27][27]~regout ),
	.datad(\CPU|id_stage|data_b|Mux4~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~10 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux4~8_combout  & ((\CPU|id_stage|data_b|Mux4~10_combout ))) # (!\CPU|id_stage|data_b|Mux4~8_combout  & (\CPU|id_stage|data_b|Mux4~3_combout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux4~8_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux4~3_combout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux4~8_combout ),
	.datad(\CPU|id_stage|data_b|Mux4~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~11 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_b|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~16_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~2_combout ) # ((\CPU|id_stage|data_b|Mux4~11_combout )))) # (!\CPU|id_stage|data_b|Mux6~3_combout  & (!\CPU|id_stage|data_b|Mux6~2_combout  & 
// (\CPU|id_stage|data_b|Mux4~15_combout )))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux4~15_combout ),
	.datad(\CPU|id_stage|data_b|Mux4~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~16 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~19_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux4~16_combout  & ((\CPU|id_stage|data_b|Mux4~18_combout ))) # (!\CPU|id_stage|data_b|Mux4~16_combout  & (\CPU|id_stage|data_b|Mux4~1_combout )))) # 
// (!\CPU|id_stage|data_b|Mux6~2_combout  & (((\CPU|id_stage|data_b|Mux4~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux4~1_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux4~18_combout ),
	.datad(\CPU|id_stage|data_b|Mux4~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~19 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~20_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[27]~288_combout )) # (!\CPU|id_stage|data_b|Mux6~1_combout ))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|data_b|Mux4~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[27]~288_combout ),
	.datad(\CPU|id_stage|data_b|Mux4~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux4~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux4~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[27]~9_combout ))) # (!\CPU|id_stage|data_b|Mux4~20_combout  & (\CPU|em_reg|malu [27])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux4~20_combout ))))

	.dataa(\CPU|em_reg|malu [27]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[27]~9_combout ),
	.datad(\CPU|id_stage|data_b|Mux4~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux4 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N13
cycloneii_lcell_ff \CPU|de_reg|eb[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux4~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [27]));

// Location: LCCOMB_X25_Y20_N14
cycloneii_lcell_comb \CPU|em_reg|mb[27]~feeder (
// Equation(s):
// \CPU|em_reg|mb[27]~feeder_combout  = \CPU|de_reg|eb [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|eb [27]),
	.cin(gnd),
	.combout(\CPU|em_reg|mb[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|mb[27]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|mb[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N15
cycloneii_lcell_ff \CPU|em_reg|mb[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|mb[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [27]));

// Location: LCCOMB_X27_Y20_N8
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[26]~12 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[26]~12_combout  = (\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [26] & !\CPU|em_reg|malu [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [26]),
	.datad(\CPU|em_reg|malu [7]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[26]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[26]~12 .lut_mask = 16'h00F0;
defparam \CPU|mem_stage|mem_io_mux|y[26]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y16_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][26]~regout ));

// Location: LCFF_X48_Y16_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][26]~regout ));

// Location: LCFF_X48_Y16_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][26]~regout ));

// Location: LCFF_X47_Y16_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][26]~regout ));

// Location: LCCOMB_X48_Y16_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[21][26]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[17][26]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[21][26]~regout ),
	.datad(\CPU|id_stage|rf|register[17][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux5~2_combout  & (\CPU|id_stage|rf|register[29][26]~regout )) # (!\CPU|id_stage|data_b|Mux5~2_combout  & ((\CPU|id_stage|rf|register[25][26]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux5~2_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[29][26]~regout ),
	.datac(\CPU|id_stage|rf|register[25][26]~regout ),
	.datad(\CPU|id_stage|data_b|Mux5~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~3 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~4_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][26]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[16][26]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[24][26]~regout ),
	.datad(\CPU|id_stage|rf|register[16][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~4 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux5~4_combout  & (\CPU|id_stage|rf|register[28][26]~regout )) # (!\CPU|id_stage|data_b|Mux5~4_combout  & ((\CPU|id_stage|rf|register[20][26]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux5~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[28][26]~regout ),
	.datab(\CPU|id_stage|rf|register[20][26]~regout ),
	.datac(\CPU|inst_reg|inst [18]),
	.datad(\CPU|id_stage|data_b|Mux5~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~5 .lut_mask = 16'hAFC0;
defparam \CPU|id_stage|data_b|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~6_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & (\CPU|id_stage|data_b|Mux5~3_combout )) # (!\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|data_b|Mux5~5_combout )))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux5~3_combout ),
	.datad(\CPU|id_stage|data_b|Mux5~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~6 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[31][26]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[31][26]~feeder_combout  = \CPU|wb_stage|y[26]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[26]~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[31][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[31][26]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[31][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[31][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][26]~regout ));

// Location: LCCOMB_X49_Y20_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[23][26]~regout ) # ((\CPU|inst_reg|inst [19])))) # (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|rf|register[19][26]~regout  & !\CPU|inst_reg|inst [19]))))

	.dataa(\CPU|id_stage|rf|register[23][26]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[19][26]~regout ),
	.datad(\CPU|inst_reg|inst [19]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~7 .lut_mask = 16'hCCB8;
defparam \CPU|id_stage|data_b|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~8_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux5~7_combout  & ((\CPU|id_stage|rf|register[31][26]~regout ))) # (!\CPU|id_stage|data_b|Mux5~7_combout  & (\CPU|id_stage|rf|register[27][26]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux5~7_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[27][26]~regout ),
	.datac(\CPU|id_stage|rf|register[31][26]~regout ),
	.datad(\CPU|id_stage|data_b|Mux5~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~8 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~0_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[26][26]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[18][26]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[26][26]~regout ),
	.datad(\CPU|id_stage|rf|register[18][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~1_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux5~0_combout  & (\CPU|id_stage|rf|register[30][26]~regout )) # (!\CPU|id_stage|data_b|Mux5~0_combout  & ((\CPU|id_stage|rf|register[22][26]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux5~0_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[30][26]~regout ),
	.datac(\CPU|id_stage|data_b|Mux5~0_combout ),
	.datad(\CPU|id_stage|rf|register[22][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~1 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~9_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux5~6_combout  & (\CPU|id_stage|data_b|Mux5~8_combout )) # (!\CPU|id_stage|data_b|Mux5~6_combout  & ((\CPU|id_stage|data_b|Mux5~1_combout ))))) # 
// (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|data_b|Mux5~6_combout ))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|data_b|Mux5~6_combout ),
	.datac(\CPU|id_stage|data_b|Mux5~8_combout ),
	.datad(\CPU|id_stage|data_b|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~9 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y14_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[26]~13_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][26]~regout ));

// Location: LCCOMB_X44_Y14_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~11_combout  = (\CPU|id_stage|data_b|Mux5~10_combout  & (((\CPU|id_stage|rf|register[11][26]~regout ) # (!\CPU|inst_reg|inst [16])))) # (!\CPU|id_stage|data_b|Mux5~10_combout  & (\CPU|id_stage|rf|register[9][26]~regout  & 
// ((\CPU|inst_reg|inst [16]))))

	.dataa(\CPU|id_stage|data_b|Mux5~10_combout ),
	.datab(\CPU|id_stage|rf|register[9][26]~regout ),
	.datac(\CPU|id_stage|rf|register[11][26]~regout ),
	.datad(\CPU|inst_reg|inst [16]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~11 .lut_mask = 16'hE4AA;
defparam \CPU|id_stage|data_b|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~14_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux6~5_combout ) # ((\CPU|id_stage|rf|register[2][26]~regout )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (!\CPU|id_stage|data_b|Mux6~5_combout  & 
// (\CPU|id_stage|rf|register[1][26]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|rf|register[1][26]~regout ),
	.datad(\CPU|id_stage|rf|register[2][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~14 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~12_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[5][26]~regout )) # (!\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|rf|register[4][26]~regout )))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[5][26]~regout ),
	.datad(\CPU|id_stage|rf|register[4][26]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~12 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~13_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux5~12_combout  & ((\CPU|id_stage|rf|register[7][26]~regout ))) # (!\CPU|id_stage|data_b|Mux5~12_combout  & (\CPU|id_stage|rf|register[6][26]~regout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux5~12_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[6][26]~regout ),
	.datac(\CPU|id_stage|rf|register[7][26]~regout ),
	.datad(\CPU|id_stage|data_b|Mux5~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~15_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux5~14_combout  & (\CPU|id_stage|rf|register[3][26]~regout )) # (!\CPU|id_stage|data_b|Mux5~14_combout  & ((\CPU|id_stage|data_b|Mux5~13_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~5_combout  & (((\CPU|id_stage|data_b|Mux5~14_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|rf|register[3][26]~regout ),
	.datac(\CPU|id_stage|data_b|Mux5~14_combout ),
	.datad(\CPU|id_stage|data_b|Mux5~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~15 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~16_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux6~3_combout ) # ((\CPU|id_stage|data_b|Mux5~11_combout )))) # (!\CPU|id_stage|data_b|Mux6~2_combout  & (!\CPU|id_stage|data_b|Mux6~3_combout  & 
// ((\CPU|id_stage|data_b|Mux5~15_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux5~11_combout ),
	.datad(\CPU|id_stage|data_b|Mux5~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~19_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux5~16_combout  & (\CPU|id_stage|data_b|Mux5~18_combout )) # (!\CPU|id_stage|data_b|Mux5~16_combout  & ((\CPU|id_stage|data_b|Mux5~9_combout ))))) # 
// (!\CPU|id_stage|data_b|Mux6~3_combout  & (((\CPU|id_stage|data_b|Mux5~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux5~18_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux5~9_combout ),
	.datad(\CPU|id_stage|data_b|Mux5~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~19 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~20_combout  = (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y[26]~289_combout )) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// ((\CPU|id_stage|data_b|Mux5~19_combout ))))) # (!\CPU|id_stage|data_b|Mux6~1_combout  & (\CPU|id_stage|fw_instance|fwdb[0]~5_combout ))

	.dataa(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datab(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[26]~289_combout ),
	.datad(\CPU|id_stage|data_b|Mux5~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5~20 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux5~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux5~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[26]~12_combout ))) # (!\CPU|id_stage|data_b|Mux5~20_combout  & (\CPU|em_reg|malu [26])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux5~20_combout ))))

	.dataa(\CPU|em_reg|malu [26]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[26]~12_combout ),
	.datad(\CPU|id_stage|data_b|Mux5~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux5 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N17
cycloneii_lcell_ff \CPU|de_reg|eb[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux5~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [26]));

// Location: LCCOMB_X25_Y20_N24
cycloneii_lcell_comb \CPU|em_reg|mb[26]~feeder (
// Equation(s):
// \CPU|em_reg|mb[26]~feeder_combout  = \CPU|de_reg|eb [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|eb [26]),
	.cin(gnd),
	.combout(\CPU|em_reg|mb[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|mb[26]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|mb[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N25
cycloneii_lcell_ff \CPU|em_reg|mb[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|mb[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [26]));

// Location: LCCOMB_X46_Y15_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~10_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[10][7]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[8][7]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[8][7]~regout ),
	.datad(\CPU|id_stage|rf|register[10][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~10 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux24~10_combout  & ((\CPU|id_stage|rf|register[11][7]~regout ))) # (!\CPU|id_stage|data_b|Mux24~10_combout  & (\CPU|id_stage|rf|register[9][7]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|data_b|Mux24~10_combout ))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux24~10_combout ),
	.datac(\CPU|id_stage|rf|register[9][7]~regout ),
	.datad(\CPU|id_stage|rf|register[11][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~11 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_b|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~12_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[5][7]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[4][7]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[5][7]~regout ),
	.datad(\CPU|id_stage|rf|register[4][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~12 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~13_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux24~12_combout  & (\CPU|id_stage|rf|register[7][7]~regout )) # (!\CPU|id_stage|data_b|Mux24~12_combout  & ((\CPU|id_stage|rf|register[6][7]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux24~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[7][7]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux24~12_combout ),
	.datad(\CPU|id_stage|rf|register[6][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~13 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~15_combout  = (\CPU|id_stage|data_b|Mux24~14_combout  & (((\CPU|id_stage|rf|register[3][7]~regout )) # (!\CPU|id_stage|data_b|Mux6~5_combout ))) # (!\CPU|id_stage|data_b|Mux24~14_combout  & (\CPU|id_stage|data_b|Mux6~5_combout  
// & ((\CPU|id_stage|data_b|Mux24~13_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux24~14_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|rf|register[3][7]~regout ),
	.datad(\CPU|id_stage|data_b|Mux24~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~15 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~16_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux6~3_combout ) # ((\CPU|id_stage|data_b|Mux24~11_combout )))) # (!\CPU|id_stage|data_b|Mux6~2_combout  & (!\CPU|id_stage|data_b|Mux6~3_combout  & 
// ((\CPU|id_stage|data_b|Mux24~15_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux24~11_combout ),
	.datad(\CPU|id_stage|data_b|Mux24~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y13_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][7]~regout ));

// Location: LCFF_X42_Y13_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][7]~regout ));

// Location: LCCOMB_X43_Y15_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~17_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[13][7]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[12][7]~regout )))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[12][7]~regout ),
	.datad(\CPU|id_stage|rf|register[13][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~17 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y15_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][7]~regout ));

// Location: LCCOMB_X43_Y15_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~18_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux24~17_combout  & (\CPU|id_stage|rf|register[15][7]~regout )) # (!\CPU|id_stage|data_b|Mux24~17_combout  & ((\CPU|id_stage|rf|register[14][7]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux24~17_combout ))))

	.dataa(\CPU|id_stage|rf|register[15][7]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux24~17_combout ),
	.datad(\CPU|id_stage|rf|register[14][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~18 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][7]~regout ));

// Location: LCFF_X41_Y19_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][7]~regout ));

// Location: LCCOMB_X42_Y19_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~0_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[26][7]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[18][7]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[26][7]~regout ),
	.datad(\CPU|id_stage|rf|register[18][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][7]~regout ));

// Location: LCFF_X44_Y16_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][7]~regout ));

// Location: LCCOMB_X44_Y16_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~1_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux24~0_combout  & ((\CPU|id_stage|rf|register[30][7]~regout ))) # (!\CPU|id_stage|data_b|Mux24~0_combout  & (\CPU|id_stage|rf|register[22][7]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|data_b|Mux24~0_combout ))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|data_b|Mux24~0_combout ),
	.datac(\CPU|id_stage|rf|register[22][7]~regout ),
	.datad(\CPU|id_stage|rf|register[30][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~1 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_b|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y20_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[7]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][7]~regout ));

// Location: LCCOMB_X44_Y20_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~4_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[20][7]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[16][7]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[20][7]~regout ),
	.datad(\CPU|id_stage|rf|register[16][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~4 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~5_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux24~4_combout  & (\CPU|id_stage|rf|register[28][7]~regout )) # (!\CPU|id_stage|data_b|Mux24~4_combout  & ((\CPU|id_stage|rf|register[24][7]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux24~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[28][7]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[24][7]~regout ),
	.datad(\CPU|id_stage|data_b|Mux24~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~5 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N6
cycloneii_lcell_comb \CPU|id_stage|rf|register[25][7]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[25][7]~feeder_combout  = \CPU|wb_stage|y[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[7]~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[25][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[25][7]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[25][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y15_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[25][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][7]~regout ));

// Location: LCCOMB_X48_Y16_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[21][7]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[17][7]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[21][7]~regout ),
	.datad(\CPU|id_stage|rf|register[17][7]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y15_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux24~2_combout  & (\CPU|id_stage|rf|register[29][7]~regout )) # (!\CPU|id_stage|data_b|Mux24~2_combout  & ((\CPU|id_stage|rf|register[25][7]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux24~2_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[29][7]~regout ),
	.datac(\CPU|id_stage|rf|register[25][7]~regout ),
	.datad(\CPU|id_stage|data_b|Mux24~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~3 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~6_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|data_b|Mux24~3_combout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|data_b|Mux24~5_combout )))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux24~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux24~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~9_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux24~6_combout  & (\CPU|id_stage|data_b|Mux24~8_combout )) # (!\CPU|id_stage|data_b|Mux24~6_combout  & ((\CPU|id_stage|data_b|Mux24~1_combout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux24~6_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux24~8_combout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux24~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux24~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~9 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~19_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux24~16_combout  & (\CPU|id_stage|data_b|Mux24~18_combout )) # (!\CPU|id_stage|data_b|Mux24~16_combout  & ((\CPU|id_stage|data_b|Mux24~9_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~3_combout  & (\CPU|id_stage|data_b|Mux24~16_combout ))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux24~16_combout ),
	.datac(\CPU|id_stage|data_b|Mux24~18_combout ),
	.datad(\CPU|id_stage|data_b|Mux24~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~19 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~20_combout  = (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y [7])) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & ((\CPU|id_stage|data_b|Mux24~19_combout 
// ))))) # (!\CPU|id_stage|data_b|Mux6~1_combout  & (\CPU|id_stage|fw_instance|fwdb[0]~5_combout ))

	.dataa(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datab(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y [7]),
	.datad(\CPU|id_stage|data_b|Mux24~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24~20 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux24~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux24 (
// Equation(s):
// \CPU|id_stage|data_b|Mux24~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|em_reg|malu [7] & ((!\CPU|id_stage|data_b|Mux24~20_combout ))) # (!\CPU|em_reg|malu [7] & (\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [7] & 
// \CPU|id_stage|data_b|Mux24~20_combout )))) # (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux24~20_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datab(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [7]),
	.datac(\CPU|em_reg|malu [7]),
	.datad(\CPU|id_stage|data_b|Mux24~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux24~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux24 .lut_mask = 16'h5DA0;
defparam \CPU|id_stage|data_b|Mux24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N19
cycloneii_lcell_ff \CPU|de_reg|eb[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux24~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [7]));

// Location: LCFF_X30_Y20_N27
cycloneii_lcell_ff \CPU|em_reg|mb[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [7]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [7]));

// Location: LCCOMB_X34_Y20_N20
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[31]~7 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[31]~7_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [31])

	.dataa(\CPU|em_reg|malu [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[31]~7 .lut_mask = 16'h5500;
defparam \CPU|mem_stage|mem_io_mux|y[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N9
cycloneii_lcell_ff \CPU|mw_reg|wmo[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[31]~7_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [31]));

// Location: LCFF_X34_Y16_N23
cycloneii_lcell_ff \CPU|mw_reg|walu[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [31]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [31]));

// Location: LCCOMB_X36_Y19_N8
cycloneii_lcell_comb \CPU|wb_stage|y[31]~8 (
// Equation(s):
// \CPU|wb_stage|y[31]~8_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [31])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [31])))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wm2reg~regout ),
	.datac(\CPU|mw_reg|wmo [31]),
	.datad(\CPU|mw_reg|walu [31]),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[31]~8 .lut_mask = 16'hF3C0;
defparam \CPU|wb_stage|y[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y13_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][31]~regout ));

// Location: LCFF_X44_Y13_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][31]~regout ));

// Location: LCFF_X44_Y13_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][31]~regout ));

// Location: LCCOMB_X44_Y13_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~17_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[13][31]~regout ))) # (!\CPU|inst_reg|inst [21] & 
// (\CPU|id_stage|rf|register[12][31]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[12][31]~regout ),
	.datad(\CPU|id_stage|rf|register[13][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~17 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~18_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux0~17_combout  & (\CPU|id_stage|rf|register[15][31]~regout )) # (!\CPU|id_stage|data_a|Mux0~17_combout  & ((\CPU|id_stage|rf|register[14][31]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux0~17_combout ))))

	.dataa(\CPU|id_stage|rf|register[15][31]~regout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[14][31]~regout ),
	.datad(\CPU|id_stage|data_a|Mux0~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~18 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][31]~regout ));

// Location: LCCOMB_X37_Y17_N22
cycloneii_lcell_comb \CPU|id_stage|rf|register[22][31]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[22][31]~feeder_combout  = \CPU|wb_stage|y[31]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[31]~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[22][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[22][31]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[22][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[22][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][31]~regout ));

// Location: LCCOMB_X38_Y18_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~1_combout  = (\CPU|id_stage|data_a|Mux0~0_combout  & (((\CPU|id_stage|rf|register[30][31]~regout )) # (!\CPU|inst_reg|inst [23]))) # (!\CPU|id_stage|data_a|Mux0~0_combout  & (\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[22][31]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux0~0_combout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[30][31]~regout ),
	.datad(\CPU|id_stage|rf|register[22][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~1 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y16_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][31]~regout ));

// Location: LCCOMB_X47_Y16_N2
cycloneii_lcell_comb \CPU|id_stage|rf|register[17][31]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[17][31]~feeder_combout  = \CPU|wb_stage|y[31]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[31]~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[17][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[17][31]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[17][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y16_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[17][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][31]~regout ));

// Location: LCCOMB_X47_Y16_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][31]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][31]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[21][31]~regout ),
	.datad(\CPU|id_stage|rf|register[17][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y16_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][31]~regout ));

// Location: LCCOMB_X46_Y16_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux0~2_combout  & ((\CPU|id_stage|rf|register[29][31]~regout ))) # (!\CPU|id_stage|data_a|Mux0~2_combout  & (\CPU|id_stage|rf|register[25][31]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux0~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[25][31]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|data_a|Mux0~2_combout ),
	.datad(\CPU|id_stage|rf|register[29][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~3 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_a|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][31]~regout ));

// Location: LCFF_X44_Y23_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][31]~regout ));

// Location: LCCOMB_X44_Y23_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~4_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[24][31]~regout ) # ((\CPU|inst_reg|inst [23])))) # (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|rf|register[16][31]~regout  & !\CPU|inst_reg|inst [23]))))

	.dataa(\CPU|id_stage|rf|register[24][31]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[16][31]~regout ),
	.datad(\CPU|inst_reg|inst [23]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~4 .lut_mask = 16'hCCB8;
defparam \CPU|id_stage|data_a|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux0~4_combout  & ((\CPU|id_stage|rf|register[28][31]~regout ))) # (!\CPU|id_stage|data_a|Mux0~4_combout  & (\CPU|id_stage|rf|register[20][31]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux0~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[20][31]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[28][31]~regout ),
	.datad(\CPU|id_stage|data_a|Mux0~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~5 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~6_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|data_a|Mux0~3_combout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|data_a|Mux0~5_combout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux0~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux0~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~6 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][31]~regout ));

// Location: LCCOMB_X47_Y17_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[27][31]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[27][31]~feeder_combout  = \CPU|wb_stage|y[31]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[31]~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[27][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[27][31]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[27][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[27][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][31]~regout ));

// Location: LCFF_X48_Y21_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][31]~regout ));

// Location: LCFF_X48_Y21_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][31]~regout ));

// Location: LCCOMB_X48_Y21_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][31]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[19][31]~regout )))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[19][31]~regout ),
	.datad(\CPU|id_stage|rf|register[23][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~7 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~8_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux0~7_combout  & (\CPU|id_stage|rf|register[31][31]~regout )) # (!\CPU|id_stage|data_a|Mux0~7_combout  & ((\CPU|id_stage|rf|register[27][31]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux0~7_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[31][31]~regout ),
	.datac(\CPU|id_stage|rf|register[27][31]~regout ),
	.datad(\CPU|id_stage|data_a|Mux0~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~8 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~9_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux0~6_combout  & ((\CPU|id_stage|data_a|Mux0~8_combout ))) # (!\CPU|id_stage|data_a|Mux0~6_combout  & (\CPU|id_stage|data_a|Mux0~1_combout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux0~6_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|data_a|Mux0~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux0~6_combout ),
	.datad(\CPU|id_stage|data_a|Mux0~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~9 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_a|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~19_combout  = (\CPU|id_stage|data_a|Mux0~16_combout  & (((\CPU|id_stage|data_a|Mux0~18_combout )) # (!\CPU|id_stage|data_a|Mux7~0_combout ))) # (!\CPU|id_stage|data_a|Mux0~16_combout  & (\CPU|id_stage|data_a|Mux7~0_combout  & 
// ((\CPU|id_stage|data_a|Mux0~9_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux0~16_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux0~18_combout ),
	.datad(\CPU|id_stage|data_a|Mux0~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~19 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~20_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[31]~102_combout )) # (!\CPU|id_stage|data_a|Mux7~5_combout ))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|data_a|Mux0~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[31]~102_combout ),
	.datad(\CPU|id_stage|data_a|Mux0~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux0~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux0~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[31]~7_combout ))) # (!\CPU|id_stage|data_a|Mux0~20_combout  & (\CPU|em_reg|malu [31])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux0~20_combout ))))

	.dataa(\CPU|em_reg|malu [31]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[31]~7_combout ),
	.datad(\CPU|id_stage|data_a|Mux0~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux0~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux0 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N13
cycloneii_lcell_ff \CPU|de_reg|ea[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux0~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [31]));

// Location: LCCOMB_X32_Y15_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux0~11 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux0~11_combout  = (!\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|muxb|y[31]~8_combout  $ (((\CPU|de_reg|ea [31] & !\CPU|de_reg|eshift~regout )))))

	.dataa(\CPU|de_reg|ealuc [0]),
	.datab(\CPU|de_reg|ea [31]),
	.datac(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux0~11 .lut_mask = 16'h5014;
defparam \CPU|exe_stage|pipe_alu|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~65 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~65_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [28]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [30]))))

	.dataa(\CPU|de_reg|eb [30]),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|de_reg|eb [28]),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~65 .lut_mask = 16'hC088;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~63 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~63_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~61_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~62_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~61_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~62_combout ),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~63 .lut_mask = 16'hACAC;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~66 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~66_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & (((\CPU|exe_stage|pipe_alu|ShiftLeft0~63_combout )))) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~64_combout ) # 
// ((\CPU|exe_stage|pipe_alu|ShiftLeft0~65_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~64_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~65_combout ),
	.datac(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~66 .lut_mask = 16'hFE0E;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~58 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~58_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [24]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [26]))

	.dataa(vcc),
	.datab(\CPU|de_reg|eb [26]),
	.datac(\CPU|de_reg|eb [24]),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~58 .lut_mask = 16'hF0CC;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~57 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~57_combout  = (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [25]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [27]))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|de_reg|eb [27]),
	.datac(\CPU|de_reg|eb [25]),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~57 .lut_mask = 16'h5044;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~59 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~59_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~57_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~58_combout  & \CPU|exe_stage|muxa|y[0]~0_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~58_combout ),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~59 .lut_mask = 16'hFFC0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~60 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~60_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~56_combout )) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftLeft0~59_combout )))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~56_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~59_combout ),
	.datac(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datad(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~60 .lut_mask = 16'hA0C0;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~67 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~67_combout  = (!\CPU|de_reg|ealuimm~regout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~60_combout ) # ((!\CPU|exe_stage|muxa|y[2]~2_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~66_combout ))))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~66_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~67 .lut_mask = 16'h5510;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux0~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux0~2_combout  = (\CPU|exe_stage|muxa|y[4]~4_combout  & (((\CPU|exe_stage|pipe_alu|ShiftLeft0~53_combout )))) # (!\CPU|exe_stage|muxa|y[4]~4_combout  & ((\CPU|exe_stage|muxb|y[31]~9_combout ) # 
// ((\CPU|exe_stage|pipe_alu|ShiftLeft0~67_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datab(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~53_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux0~2 .lut_mask = 16'hF3E2;
defparam \CPU|exe_stage|pipe_alu|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux0~3 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux0~3_combout  = (\CPU|exe_stage|pipe_alu|Mux0~11_combout ) # ((\CPU|exe_stage|judge_ealu|y[28]~101_combout  & (\CPU|de_reg|ealuc [0] & \CPU|exe_stage|pipe_alu|Mux0~2_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[28]~101_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Mux0~11_combout ),
	.datac(\CPU|de_reg|ealuc [0]),
	.datad(\CPU|exe_stage|pipe_alu|Mux0~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux0~3 .lut_mask = 16'hECCC;
defparam \CPU|exe_stage|pipe_alu|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux0~10 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux0~10_combout  = (\CPU|exe_stage|pipe_alu|Mux0~6_combout  & (((\CPU|exe_stage|pipe_alu|Mux0~9_combout )) # (!\CPU|de_reg|ealuc [1]))) # (!\CPU|exe_stage|pipe_alu|Mux0~6_combout  & (\CPU|de_reg|ealuc [1] & 
// ((\CPU|exe_stage|pipe_alu|Mux0~3_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Mux0~6_combout ),
	.datab(\CPU|de_reg|ealuc [1]),
	.datac(\CPU|exe_stage|pipe_alu|Mux0~9_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux0~3_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux0~10 .lut_mask = 16'hE6A2;
defparam \CPU|exe_stage|pipe_alu|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N4
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[31]~102 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[31]~102_combout  = (\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|ad4|y[31]~58_combout )) # (!\CPU|de_reg|ejal~regout  & ((\CPU|exe_stage|pipe_alu|Mux0~10_combout )))

	.dataa(\CPU|exe_stage|ad4|y[31]~58_combout ),
	.datab(\CPU|de_reg|ejal~regout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|pipe_alu|Mux0~10_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[31]~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[31]~102 .lut_mask = 16'hBB88;
defparam \CPU|exe_stage|judge_ealu|y[31]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y15_N25
cycloneii_lcell_ff \CPU|em_reg|malu[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y[31]~102_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [31]));

// Location: LCCOMB_X37_Y13_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[15][31]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[15][31]~feeder_combout  = \CPU|wb_stage|y[31]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[31]~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[15][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[15][31]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[15][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y13_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[15][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][31]~regout ));

// Location: LCCOMB_X44_Y13_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~17_combout  = (\CPU|inst_reg|inst [17] & (((\CPU|inst_reg|inst [16])))) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[13][31]~regout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|rf|register[12][31]~regout ))))

	.dataa(\CPU|id_stage|rf|register[12][31]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[13][31]~regout ),
	.datad(\CPU|inst_reg|inst [16]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~17 .lut_mask = 16'hFC22;
defparam \CPU|id_stage|data_b|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~18_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux0~17_combout  & (\CPU|id_stage|rf|register[15][31]~regout )) # (!\CPU|id_stage|data_b|Mux0~17_combout  & ((\CPU|id_stage|rf|register[14][31]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux0~17_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[15][31]~regout ),
	.datac(\CPU|id_stage|rf|register[14][31]~regout ),
	.datad(\CPU|id_stage|data_b|Mux0~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y16_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][31]~regout ));

// Location: LCCOMB_X48_Y16_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[21][31]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[17][31]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[21][31]~regout ),
	.datad(\CPU|id_stage|rf|register[17][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux0~2_combout  & (\CPU|id_stage|rf|register[29][31]~regout )) # (!\CPU|id_stage|data_b|Mux0~2_combout  & ((\CPU|id_stage|rf|register[25][31]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux0~2_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[29][31]~regout ),
	.datac(\CPU|id_stage|rf|register[25][31]~regout ),
	.datad(\CPU|id_stage|data_b|Mux0~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~3 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][31]~regout ));

// Location: LCFF_X44_Y23_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][31]~regout ));

// Location: LCCOMB_X44_Y23_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~4_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][31]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[16][31]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[24][31]~regout ),
	.datad(\CPU|id_stage|rf|register[16][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~4 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux0~4_combout  & (\CPU|id_stage|rf|register[28][31]~regout )) # (!\CPU|id_stage|data_b|Mux0~4_combout  & ((\CPU|id_stage|rf|register[20][31]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux0~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[28][31]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[20][31]~regout ),
	.datad(\CPU|id_stage|data_b|Mux0~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~5 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~6_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & (\CPU|id_stage|data_b|Mux0~3_combout )) # (!\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|data_b|Mux0~5_combout )))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux0~3_combout ),
	.datad(\CPU|id_stage|data_b|Mux0~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~6 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][31]~regout ));

// Location: LCFF_X38_Y18_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[31]~8_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][31]~regout ));

// Location: LCCOMB_X42_Y19_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~0_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[26][31]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[18][31]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[26][31]~regout ),
	.datad(\CPU|id_stage|rf|register[18][31]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~1_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux0~0_combout  & ((\CPU|id_stage|rf|register[30][31]~regout ))) # (!\CPU|id_stage|data_b|Mux0~0_combout  & (\CPU|id_stage|rf|register[22][31]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux0~0_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[22][31]~regout ),
	.datac(\CPU|id_stage|rf|register[30][31]~regout ),
	.datad(\CPU|id_stage|data_b|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~1 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~9_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux0~6_combout  & (\CPU|id_stage|data_b|Mux0~8_combout )) # (!\CPU|id_stage|data_b|Mux0~6_combout  & ((\CPU|id_stage|data_b|Mux0~1_combout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux0~6_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux0~8_combout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux0~6_combout ),
	.datad(\CPU|id_stage|data_b|Mux0~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~9 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~19_combout  = (\CPU|id_stage|data_b|Mux0~16_combout  & (((\CPU|id_stage|data_b|Mux0~18_combout )) # (!\CPU|id_stage|data_b|Mux6~3_combout ))) # (!\CPU|id_stage|data_b|Mux0~16_combout  & (\CPU|id_stage|data_b|Mux6~3_combout  & 
// ((\CPU|id_stage|data_b|Mux0~9_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux0~16_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux0~18_combout ),
	.datad(\CPU|id_stage|data_b|Mux0~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~19 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~20_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[31]~102_combout )) # (!\CPU|id_stage|data_b|Mux6~1_combout ))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|data_b|Mux0~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[31]~102_combout ),
	.datad(\CPU|id_stage|data_b|Mux0~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux0~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux0~20_combout  & (\CPU|mem_stage|mem_io_mux|y[31]~7_combout )) # (!\CPU|id_stage|data_b|Mux0~20_combout  & ((\CPU|em_reg|malu [31]))))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux0~20_combout ))))

	.dataa(\CPU|mem_stage|mem_io_mux|y[31]~7_combout ),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|em_reg|malu [31]),
	.datad(\CPU|id_stage|data_b|Mux0~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux0~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux0 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneii_lcell_comb \CPU|de_reg|eb[31]~feeder (
// Equation(s):
// \CPU|de_reg|eb[31]~feeder_combout  = \CPU|id_stage|data_b|Mux0~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|data_b|Mux0~combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|eb[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|eb[31]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|eb[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N7
cycloneii_lcell_ff \CPU|de_reg|eb[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|eb[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [31]));

// Location: LCCOMB_X29_Y15_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~61 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~61_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|de_reg|eb [31])) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~49_combout )))))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datac(\CPU|de_reg|eb [31]),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~61 .lut_mask = 16'hA280;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~62 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~62_combout  = (!\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~52_combout )) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~53_combout )))))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~52_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~62 .lut_mask = 16'h5140;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~92 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~92_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & (((\CPU|exe_stage|pipe_alu|ShiftRight1~61_combout ) # (\CPU|exe_stage|pipe_alu|ShiftRight1~62_combout ))))

	.dataa(\CPU|de_reg|ealuimm~regout ),
	.datab(\CPU|de_reg|eimm [31]),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~61_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~62_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~92 .lut_mask = 16'hDDD8;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[4]~59 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[4]~59_combout  = (\CPU|exe_stage|judge_ealu|y[6]~283_combout  & ((\CPU|exe_stage|judge_ealu|y[4]~58_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~92_combout ))) # (!\CPU|exe_stage|judge_ealu|y[4]~58_combout  & 
// (\CPU|exe_stage|muxb|y[31]~8_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~283_combout  & (((\CPU|exe_stage|judge_ealu|y[4]~58_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~283_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[4]~58_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~92_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[4]~59 .lut_mask = 16'hF838;
defparam \CPU|exe_stage|judge_ealu|y[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~128 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~128_combout  = \CPU|exe_stage|muxb|y[7]~7_combout  $ (((!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [7])))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[7]~7_combout ),
	.datad(\CPU|de_reg|ea [7]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~128 .lut_mask = 16'hA5F0;
defparam \CPU|exe_stage|pipe_alu|s~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~135 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~135_combout  = \CPU|exe_stage|muxb|y[8]~11_combout  $ (((!\CPU|de_reg|eshift~regout  & \CPU|de_reg|ea [8])))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(vcc),
	.datac(\CPU|de_reg|ea [8]),
	.datad(\CPU|exe_stage|muxb|y[8]~11_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~135 .lut_mask = 16'hAF50;
defparam \CPU|exe_stage|pipe_alu|s~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add8~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add8~0_combout  = (\CPU|exe_stage|pipe_alu|s~128_combout  & ((\CPU|exe_stage|pipe_alu|s~135_combout ) # (\CPU|exe_stage|muxb|y[9]~12_combout  $ (\CPU|exe_stage|muxa|y[9]~8_combout )))) # (!\CPU|exe_stage|pipe_alu|s~128_combout  & 
// (\CPU|exe_stage|pipe_alu|s~135_combout  & (\CPU|exe_stage|muxb|y[9]~12_combout  $ (\CPU|exe_stage|muxa|y[9]~8_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[9]~12_combout ),
	.datab(\CPU|exe_stage|muxa|y[9]~8_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~128_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~135_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add8~0 .lut_mask = 16'hF660;
defparam \CPU|exe_stage|pipe_alu|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add12~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add12~2_combout  = \CPU|exe_stage|pipe_alu|s~134_combout  $ (\CPU|exe_stage|pipe_alu|s~133_combout  $ (\CPU|exe_stage|pipe_alu|s~132_combout  $ (\CPU|exe_stage|pipe_alu|s~131_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|s~134_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~133_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~132_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~131_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add12~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add12~2 .lut_mask = 16'h6996;
defparam \CPU|exe_stage|pipe_alu|Add12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add10~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add10~0_combout  = (\CPU|exe_stage|pipe_alu|Add8~1_combout  & (\CPU|exe_stage|pipe_alu|Add12~2_combout  $ (VCC))) # (!\CPU|exe_stage|pipe_alu|Add8~1_combout  & (\CPU|exe_stage|pipe_alu|Add12~2_combout  & VCC))
// \CPU|exe_stage|pipe_alu|Add10~1  = CARRY((\CPU|exe_stage|pipe_alu|Add8~1_combout  & \CPU|exe_stage|pipe_alu|Add12~2_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|Add8~1_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add12~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add10~0_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add10~1 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add10~0 .lut_mask = 16'h6688;
defparam \CPU|exe_stage|pipe_alu|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add10~4 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add10~4_combout  = (\CPU|exe_stage|pipe_alu|Add12~0_combout  & (\CPU|exe_stage|pipe_alu|Add10~3  $ (GND))) # (!\CPU|exe_stage|pipe_alu|Add12~0_combout  & (!\CPU|exe_stage|pipe_alu|Add10~3  & VCC))
// \CPU|exe_stage|pipe_alu|Add10~5  = CARRY((\CPU|exe_stage|pipe_alu|Add12~0_combout  & !\CPU|exe_stage|pipe_alu|Add10~3 ))

	.dataa(\CPU|exe_stage|pipe_alu|Add12~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add10~3 ),
	.combout(\CPU|exe_stage|pipe_alu|Add10~4_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add10~5 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add10~4 .lut_mask = 16'hA50A;
defparam \CPU|exe_stage|pipe_alu|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add10~6 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add10~6_combout  = \CPU|exe_stage|pipe_alu|Add10~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add10~5 ),
	.combout(\CPU|exe_stage|pipe_alu|Add10~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add10~6 .lut_mask = 16'hF0F0;
defparam \CPU|exe_stage|pipe_alu|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~136 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~136_combout  = \CPU|exe_stage|muxb|y[3]~1_combout  $ (((\CPU|de_reg|eshift~regout  & ((\CPU|de_reg|eimm [9]))) # (!\CPU|de_reg|eshift~regout  & (\CPU|de_reg|ea [3]))))

	.dataa(\CPU|exe_stage|muxb|y[3]~1_combout ),
	.datab(\CPU|de_reg|ea [3]),
	.datac(\CPU|de_reg|eimm [9]),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~136 .lut_mask = 16'h5A66;
defparam \CPU|exe_stage|pipe_alu|s~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add4~1 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add4~1_combout  = (\CPU|exe_stage|pipe_alu|s~137_combout  & ((\CPU|exe_stage|pipe_alu|s~136_combout ) # (\CPU|exe_stage|muxa|y[5]~7_combout  $ (\CPU|exe_stage|muxb|y[5]~6_combout )))) # (!\CPU|exe_stage|pipe_alu|s~137_combout  & 
// (\CPU|exe_stage|pipe_alu|s~136_combout  & (\CPU|exe_stage|muxa|y[5]~7_combout  $ (\CPU|exe_stage|muxb|y[5]~6_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~137_combout ),
	.datab(\CPU|exe_stage|muxa|y[5]~7_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~136_combout ),
	.datad(\CPU|exe_stage|muxb|y[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add4~1 .lut_mask = 16'hB2E8;
defparam \CPU|exe_stage|pipe_alu|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add4~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add4~0_combout  = \CPU|exe_stage|pipe_alu|s~137_combout  $ (\CPU|exe_stage|muxa|y[5]~7_combout  $ (\CPU|exe_stage|pipe_alu|s~136_combout  $ (\CPU|exe_stage|muxb|y[5]~6_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|s~137_combout ),
	.datab(\CPU|exe_stage|muxa|y[5]~7_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~136_combout ),
	.datad(\CPU|exe_stage|muxb|y[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add4~0 .lut_mask = 16'h6996;
defparam \CPU|exe_stage|pipe_alu|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add3~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add3~0_combout  = \CPU|exe_stage|muxa|y[1]~1_combout  $ (\CPU|exe_stage|pipe_alu|Add0~0_combout  $ (\CPU|exe_stage|pipe_alu|s~138_combout  $ (\CPU|exe_stage|muxb|y[1]~3_combout )))

	.dataa(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add0~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~138_combout ),
	.datad(\CPU|exe_stage|muxb|y[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add3~0 .lut_mask = 16'h6996;
defparam \CPU|exe_stage|pipe_alu|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add7~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add7~0_combout  = (\CPU|exe_stage|muxa|y[6]~6_combout  & (!\CPU|exe_stage|muxb|y[6]~5_combout  & (\CPU|exe_stage|pipe_alu|Add4~0_combout  $ (\CPU|exe_stage|pipe_alu|Add3~0_combout )))) # (!\CPU|exe_stage|muxa|y[6]~6_combout  & 
// (\CPU|exe_stage|muxb|y[6]~5_combout  & (\CPU|exe_stage|pipe_alu|Add4~0_combout  $ (\CPU|exe_stage|pipe_alu|Add3~0_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[6]~6_combout ),
	.datab(\CPU|exe_stage|muxb|y[6]~5_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add4~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add3~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add7~0 .lut_mask = 16'h0660;
defparam \CPU|exe_stage|pipe_alu|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add6~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add6~0_combout  = (\CPU|exe_stage|pipe_alu|Add4~0_combout  & \CPU|exe_stage|pipe_alu|Add3~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|Add4~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add3~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add6~0 .lut_mask = 16'hF000;
defparam \CPU|exe_stage|pipe_alu|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add7~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add7~2_combout  = \CPU|exe_stage|pipe_alu|Add3~1_combout  $ (\CPU|exe_stage|pipe_alu|Add4~1_combout  $ (\CPU|exe_stage|pipe_alu|Add7~0_combout  $ (\CPU|exe_stage|pipe_alu|Add6~0_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|Add3~1_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add4~1_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add7~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add6~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add7~2 .lut_mask = 16'h6996;
defparam \CPU|exe_stage|pipe_alu|Add7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add14~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add14~0_combout  = (\CPU|exe_stage|pipe_alu|Add7~3_combout  & (\CPU|exe_stage|pipe_alu|Add10~0_combout  $ (VCC))) # (!\CPU|exe_stage|pipe_alu|Add7~3_combout  & (\CPU|exe_stage|pipe_alu|Add10~0_combout  & VCC))
// \CPU|exe_stage|pipe_alu|Add14~1  = CARRY((\CPU|exe_stage|pipe_alu|Add7~3_combout  & \CPU|exe_stage|pipe_alu|Add10~0_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|Add7~3_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add10~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add14~0_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add14~1 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add14~0 .lut_mask = 16'h6688;
defparam \CPU|exe_stage|pipe_alu|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add14~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add14~2_combout  = (\CPU|exe_stage|pipe_alu|Add10~2_combout  & ((\CPU|exe_stage|pipe_alu|Add7~2_combout  & (\CPU|exe_stage|pipe_alu|Add14~1  & VCC)) # (!\CPU|exe_stage|pipe_alu|Add7~2_combout  & (!\CPU|exe_stage|pipe_alu|Add14~1 
// )))) # (!\CPU|exe_stage|pipe_alu|Add10~2_combout  & ((\CPU|exe_stage|pipe_alu|Add7~2_combout  & (!\CPU|exe_stage|pipe_alu|Add14~1 )) # (!\CPU|exe_stage|pipe_alu|Add7~2_combout  & ((\CPU|exe_stage|pipe_alu|Add14~1 ) # (GND)))))
// \CPU|exe_stage|pipe_alu|Add14~3  = CARRY((\CPU|exe_stage|pipe_alu|Add10~2_combout  & (!\CPU|exe_stage|pipe_alu|Add7~2_combout  & !\CPU|exe_stage|pipe_alu|Add14~1 )) # (!\CPU|exe_stage|pipe_alu|Add10~2_combout  & ((!\CPU|exe_stage|pipe_alu|Add14~1 ) # 
// (!\CPU|exe_stage|pipe_alu|Add7~2_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Add10~2_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add7~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add14~1 ),
	.combout(\CPU|exe_stage|pipe_alu|Add14~2_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add14~3 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add14~2 .lut_mask = 16'h9617;
defparam \CPU|exe_stage|pipe_alu|Add14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add14~4 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add14~4_combout  = ((\CPU|exe_stage|pipe_alu|Add7~1_combout  $ (\CPU|exe_stage|pipe_alu|Add10~4_combout  $ (!\CPU|exe_stage|pipe_alu|Add14~3 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add14~5  = CARRY((\CPU|exe_stage|pipe_alu|Add7~1_combout  & ((\CPU|exe_stage|pipe_alu|Add10~4_combout ) # (!\CPU|exe_stage|pipe_alu|Add14~3 ))) # (!\CPU|exe_stage|pipe_alu|Add7~1_combout  & (\CPU|exe_stage|pipe_alu|Add10~4_combout  
// & !\CPU|exe_stage|pipe_alu|Add14~3 )))

	.dataa(\CPU|exe_stage|pipe_alu|Add7~1_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add10~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add14~3 ),
	.combout(\CPU|exe_stage|pipe_alu|Add14~4_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add14~5 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add14~4 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add14~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add14~6 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add14~6_combout  = \CPU|exe_stage|pipe_alu|Add14~5  $ (\CPU|exe_stage|pipe_alu|Add10~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|exe_stage|pipe_alu|Add10~6_combout ),
	.cin(\CPU|exe_stage|pipe_alu|Add14~5 ),
	.combout(\CPU|exe_stage|pipe_alu|Add14~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add14~6 .lut_mask = 16'h0FF0;
defparam \CPU|exe_stage|pipe_alu|Add14~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add15~0 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add15~0_combout  = (\CPU|exe_stage|pipe_alu|s~142_combout  & (\CPU|exe_stage|pipe_alu|Add14~0_combout  $ (VCC))) # (!\CPU|exe_stage|pipe_alu|s~142_combout  & (\CPU|exe_stage|pipe_alu|Add14~0_combout  & VCC))
// \CPU|exe_stage|pipe_alu|Add15~1  = CARRY((\CPU|exe_stage|pipe_alu|s~142_combout  & \CPU|exe_stage|pipe_alu|Add14~0_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|s~142_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add14~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add15~0_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add15~1 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add15~0 .lut_mask = 16'h6688;
defparam \CPU|exe_stage|pipe_alu|Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add15~4 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add15~4_combout  = (\CPU|exe_stage|pipe_alu|Add14~4_combout  & (\CPU|exe_stage|pipe_alu|Add15~3  $ (GND))) # (!\CPU|exe_stage|pipe_alu|Add14~4_combout  & (!\CPU|exe_stage|pipe_alu|Add15~3  & VCC))
// \CPU|exe_stage|pipe_alu|Add15~5  = CARRY((\CPU|exe_stage|pipe_alu|Add14~4_combout  & !\CPU|exe_stage|pipe_alu|Add15~3 ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|Add14~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add15~3 ),
	.combout(\CPU|exe_stage|pipe_alu|Add15~4_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add15~5 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add15~4 .lut_mask = 16'hC30C;
defparam \CPU|exe_stage|pipe_alu|Add15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~152 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~152_combout  = \CPU|exe_stage|muxa|y[19]~19_combout  $ (((\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [19]))))

	.dataa(\CPU|exe_stage|muxa|y[19]~19_combout ),
	.datab(\CPU|de_reg|eb [19]),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|de_reg|eimm [31]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~152_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~152 .lut_mask = 16'h56A6;
defparam \CPU|exe_stage|pipe_alu|s~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~151 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~151_combout  = \CPU|exe_stage|muxa|y[18]~18_combout  $ (((\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [18]))))

	.dataa(\CPU|exe_stage|muxa|y[18]~18_combout ),
	.datab(\CPU|de_reg|eb [18]),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|de_reg|eimm [31]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~151_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~151 .lut_mask = 16'h56A6;
defparam \CPU|exe_stage|pipe_alu|s~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~153 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~153_combout  = \CPU|exe_stage|muxa|y[20]~20_combout  $ (((\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [20]))))

	.dataa(\CPU|de_reg|eb [20]),
	.datab(\CPU|exe_stage|muxa|y[20]~20_combout ),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~153_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~153 .lut_mask = 16'h3C66;
defparam \CPU|exe_stage|pipe_alu|s~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add20~1 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add20~1_combout  = (\CPU|exe_stage|pipe_alu|s~154_combout  & ((\CPU|exe_stage|pipe_alu|s~152_combout  & ((!\CPU|exe_stage|pipe_alu|s~153_combout ) # (!\CPU|exe_stage|pipe_alu|s~151_combout ))) # 
// (!\CPU|exe_stage|pipe_alu|s~152_combout  & ((\CPU|exe_stage|pipe_alu|s~151_combout ) # (\CPU|exe_stage|pipe_alu|s~153_combout ))))) # (!\CPU|exe_stage|pipe_alu|s~154_combout  & ((\CPU|exe_stage|pipe_alu|s~152_combout  & 
// ((\CPU|exe_stage|pipe_alu|s~151_combout ) # (\CPU|exe_stage|pipe_alu|s~153_combout ))) # (!\CPU|exe_stage|pipe_alu|s~152_combout  & (\CPU|exe_stage|pipe_alu|s~151_combout  & \CPU|exe_stage|pipe_alu|s~153_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~154_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~152_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~151_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~153_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add20~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add20~1 .lut_mask = 16'h7EE8;
defparam \CPU|exe_stage|pipe_alu|Add20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add20~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add20~2_combout  = \CPU|exe_stage|pipe_alu|s~154_combout  $ (\CPU|exe_stage|pipe_alu|s~152_combout  $ (\CPU|exe_stage|pipe_alu|s~151_combout  $ (\CPU|exe_stage|pipe_alu|s~153_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|s~154_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~152_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~151_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~153_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add20~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add20~2 .lut_mask = 16'h6996;
defparam \CPU|exe_stage|pipe_alu|Add20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~147 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~147_combout  = \CPU|exe_stage|muxa|y[26]~14_combout  $ (((\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [26])))))

	.dataa(\CPU|exe_stage|muxa|y[26]~14_combout ),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|de_reg|eb [26]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~147_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~147 .lut_mask = 16'h596A;
defparam \CPU|exe_stage|pipe_alu|s~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~149 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~149_combout  = \CPU|exe_stage|muxa|y[28]~16_combout  $ (((\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [31]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [28]))))

	.dataa(\CPU|de_reg|eb [28]),
	.datab(\CPU|de_reg|eimm [31]),
	.datac(\CPU|exe_stage|muxa|y[28]~16_combout ),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~149_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~149 .lut_mask = 16'h3C5A;
defparam \CPU|exe_stage|pipe_alu|s~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add28~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add28~2_combout  = \CPU|exe_stage|pipe_alu|s~148_combout  $ (\CPU|exe_stage|pipe_alu|s~147_combout  $ (\CPU|exe_stage|pipe_alu|s~149_combout  $ (\CPU|exe_stage|pipe_alu|s~150_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|s~148_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~147_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~149_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~150_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Add28~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add28~2 .lut_mask = 16'h6996;
defparam \CPU|exe_stage|pipe_alu|Add28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add30~4 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add30~4_combout  = ((\CPU|exe_stage|pipe_alu|Add22~4_combout  $ (\CPU|exe_stage|pipe_alu|Add15~4_combout  $ (!\CPU|exe_stage|pipe_alu|Add30~3 )))) # (GND)
// \CPU|exe_stage|pipe_alu|Add30~5  = CARRY((\CPU|exe_stage|pipe_alu|Add22~4_combout  & ((\CPU|exe_stage|pipe_alu|Add15~4_combout ) # (!\CPU|exe_stage|pipe_alu|Add30~3 ))) # (!\CPU|exe_stage|pipe_alu|Add22~4_combout  & 
// (\CPU|exe_stage|pipe_alu|Add15~4_combout  & !\CPU|exe_stage|pipe_alu|Add30~3 )))

	.dataa(\CPU|exe_stage|pipe_alu|Add22~4_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Add15~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add30~3 ),
	.combout(\CPU|exe_stage|pipe_alu|Add30~4_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add30~5 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add30~4 .lut_mask = 16'h698E;
defparam \CPU|exe_stage|pipe_alu|Add30~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add31~4 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add31~4_combout  = (\CPU|exe_stage|pipe_alu|Add30~2_combout  & (\CPU|exe_stage|pipe_alu|Add31~3  $ (GND))) # (!\CPU|exe_stage|pipe_alu|Add30~2_combout  & (!\CPU|exe_stage|pipe_alu|Add31~3  & VCC))
// \CPU|exe_stage|pipe_alu|Add31~5  = CARRY((\CPU|exe_stage|pipe_alu|Add30~2_combout  & !\CPU|exe_stage|pipe_alu|Add31~3 ))

	.dataa(\CPU|exe_stage|pipe_alu|Add30~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add31~3 ),
	.combout(\CPU|exe_stage|pipe_alu|Add31~4_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add31~5 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add31~4 .lut_mask = 16'hA50A;
defparam \CPU|exe_stage|pipe_alu|Add31~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add31~6 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add31~6_combout  = (\CPU|exe_stage|pipe_alu|Add30~4_combout  & (!\CPU|exe_stage|pipe_alu|Add31~5 )) # (!\CPU|exe_stage|pipe_alu|Add30~4_combout  & ((\CPU|exe_stage|pipe_alu|Add31~5 ) # (GND)))
// \CPU|exe_stage|pipe_alu|Add31~7  = CARRY((!\CPU|exe_stage|pipe_alu|Add31~5 ) # (!\CPU|exe_stage|pipe_alu|Add30~4_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|Add30~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add31~5 ),
	.combout(\CPU|exe_stage|pipe_alu|Add31~6_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add31~7 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add31~6 .lut_mask = 16'h3C3F;
defparam \CPU|exe_stage|pipe_alu|Add31~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add31~8 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add31~8_combout  = (\CPU|exe_stage|pipe_alu|Add30~6_combout  & (\CPU|exe_stage|pipe_alu|Add31~7  $ (GND))) # (!\CPU|exe_stage|pipe_alu|Add30~6_combout  & (!\CPU|exe_stage|pipe_alu|Add31~7  & VCC))
// \CPU|exe_stage|pipe_alu|Add31~9  = CARRY((\CPU|exe_stage|pipe_alu|Add30~6_combout  & !\CPU|exe_stage|pipe_alu|Add31~7 ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|Add30~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add31~7 ),
	.combout(\CPU|exe_stage|pipe_alu|Add31~8_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add31~9 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add31~8 .lut_mask = 16'hC30C;
defparam \CPU|exe_stage|pipe_alu|Add31~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add31~10 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add31~10_combout  = (\CPU|exe_stage|pipe_alu|Add30~8_combout  & (!\CPU|exe_stage|pipe_alu|Add31~9 )) # (!\CPU|exe_stage|pipe_alu|Add30~8_combout  & ((\CPU|exe_stage|pipe_alu|Add31~9 ) # (GND)))
// \CPU|exe_stage|pipe_alu|Add31~11  = CARRY((!\CPU|exe_stage|pipe_alu|Add31~9 ) # (!\CPU|exe_stage|pipe_alu|Add30~8_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|Add30~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add31~9 ),
	.combout(\CPU|exe_stage|pipe_alu|Add31~10_combout ),
	.cout(\CPU|exe_stage|pipe_alu|Add31~11 ));
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add31~10 .lut_mask = 16'h5A5F;
defparam \CPU|exe_stage|pipe_alu|Add31~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[4]~62 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[4]~62_combout  = (\CPU|exe_stage|judge_ealu|y[4]~49_combout  & (((!\CPU|exe_stage|judge_ealu|y[6]~28_combout  & \CPU|exe_stage|pipe_alu|Add31~10_combout )))) # (!\CPU|exe_stage|judge_ealu|y[4]~49_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[4]~61_combout ) # ((\CPU|exe_stage|judge_ealu|y[6]~28_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[4]~61_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[4]~49_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~28_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add31~10_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[4]~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[4]~62 .lut_mask = 16'h3E32;
defparam \CPU|exe_stage|judge_ealu|y[4]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[4]~63 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[4]~63_combout  = (\CPU|exe_stage|judge_ealu|y[4]~50_combout  & ((\CPU|exe_stage|judge_ealu|y[4]~62_combout  & ((\CPU|exe_stage|judge_ealu|y[4]~59_combout ))) # (!\CPU|exe_stage|judge_ealu|y[4]~62_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftLeft0~41_combout )))) # (!\CPU|exe_stage|judge_ealu|y[4]~50_combout  & (((\CPU|exe_stage|judge_ealu|y[4]~62_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~41_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[4]~50_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[4]~59_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[4]~62_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[4]~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[4]~63 .lut_mask = 16'hF388;
defparam \CPU|exe_stage|judge_ealu|y[4]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~20_combout  = (\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|ad4|y[4]~4_combout )) # (!\CPU|de_reg|ejal~regout  & ((\CPU|exe_stage|judge_ealu|y[4]~63_combout )))

	.dataa(vcc),
	.datab(\CPU|de_reg|ejal~regout ),
	.datac(\CPU|exe_stage|ad4|y[4]~4_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[4]~63_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~20 .lut_mask = 16'hF3C0;
defparam \CPU|id_stage|data_b|Mux27~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N11
cycloneii_lcell_ff \CPU|mw_reg|wmo[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [4]));

// Location: LCFF_X35_Y17_N9
cycloneii_lcell_ff \CPU|mw_reg|walu[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [4]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [4]));

// Location: LCCOMB_X35_Y17_N10
cycloneii_lcell_comb \CPU|wb_stage|y[4]~4 (
// Equation(s):
// \CPU|wb_stage|y[4]~4_combout  = (\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|wmo [4])) # (!\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|walu [4])))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wm2reg~regout ),
	.datac(\CPU|mw_reg|wmo [4]),
	.datad(\CPU|mw_reg|walu [4]),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[4]~4 .lut_mask = 16'hF3C0;
defparam \CPU|wb_stage|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y13_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][4]~regout ));

// Location: LCFF_X43_Y13_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][4]~regout ));

// Location: LCCOMB_X43_Y13_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~2_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[14][4]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[12][4]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[14][4]~regout ),
	.datad(\CPU|id_stage|rf|register[12][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~2 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y13_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][4]~regout ));

// Location: LCCOMB_X49_Y17_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[15][4]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[15][4]~feeder_combout  = \CPU|wb_stage|y[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[15][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[15][4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[15][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y17_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[15][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][4]~regout ));

// Location: LCCOMB_X42_Y13_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~3_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux27~2_combout  & ((\CPU|id_stage|rf|register[15][4]~regout ))) # (!\CPU|id_stage|data_b|Mux27~2_combout  & (\CPU|id_stage|rf|register[13][4]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|data_b|Mux27~2_combout ))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux27~2_combout ),
	.datac(\CPU|id_stage|rf|register[13][4]~regout ),
	.datad(\CPU|id_stage|rf|register[15][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~3 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_b|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[10][4]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[10][4]~feeder_combout  = \CPU|wb_stage|y[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[10][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[10][4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[10][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y23_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[10][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][4]~regout ));

// Location: LCCOMB_X45_Y23_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[11][4]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[11][4]~feeder_combout  = \CPU|wb_stage|y[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[11][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[11][4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[11][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[11][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][4]~regout ));

// Location: LCCOMB_X45_Y23_N4
cycloneii_lcell_comb \CPU|id_stage|rf|register[8][4]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[8][4]~feeder_combout  = \CPU|wb_stage|y[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[8][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[8][4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[8][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[8][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][4]~regout ));

// Location: LCCOMB_X45_Y19_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[9][4]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[9][4]~feeder_combout  = \CPU|wb_stage|y[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[9][4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[9][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][4]~regout ));

// Location: LCCOMB_X45_Y23_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~0_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[9][4]~regout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|rf|register[8][4]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[8][4]~regout ),
	.datad(\CPU|id_stage|rf|register[9][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~0 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~1_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux27~0_combout  & ((\CPU|id_stage|rf|register[11][4]~regout ))) # (!\CPU|id_stage|data_b|Mux27~0_combout  & (\CPU|id_stage|rf|register[10][4]~regout )))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux27~0_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[10][4]~regout ),
	.datac(\CPU|id_stage|rf|register[11][4]~regout ),
	.datad(\CPU|id_stage|data_b|Mux27~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~1 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y16_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][4]~regout ));

// Location: LCFF_X49_Y16_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][4]~regout ));

// Location: LCCOMB_X48_Y16_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~8_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[21][4]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[17][4]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[21][4]~regout ),
	.datad(\CPU|id_stage|rf|register[17][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~8 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y16_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][4]~regout ));

// Location: LCFF_X49_Y16_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][4]~regout ));

// Location: LCCOMB_X48_Y16_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~9_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux27~8_combout  & ((\CPU|id_stage|rf|register[29][4]~regout ))) # (!\CPU|id_stage|data_b|Mux27~8_combout  & (\CPU|id_stage|rf|register[25][4]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|data_b|Mux27~8_combout ))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|data_b|Mux27~8_combout ),
	.datac(\CPU|id_stage|rf|register[25][4]~regout ),
	.datad(\CPU|id_stage|rf|register[29][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~9 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_b|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[19][4]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[19][4]~feeder_combout  = \CPU|wb_stage|y[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[19][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[19][4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[19][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[19][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][4]~regout ));

// Location: LCCOMB_X49_Y22_N26
cycloneii_lcell_comb \CPU|id_stage|rf|register[23][4]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[23][4]~feeder_combout  = \CPU|wb_stage|y[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[23][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[23][4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[23][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[23][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][4]~regout ));

// Location: LCCOMB_X49_Y22_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~15_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[23][4]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[19][4]~regout )))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[19][4]~regout ),
	.datad(\CPU|id_stage|rf|register[23][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~15 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][4]~regout ));

// Location: LCCOMB_X48_Y22_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~16_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux27~15_combout  & (\CPU|id_stage|rf|register[31][4]~regout )) # (!\CPU|id_stage|data_b|Mux27~15_combout  & ((\CPU|id_stage|rf|register[27][4]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux27~15_combout ))))

	.dataa(\CPU|id_stage|rf|register[31][4]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|data_b|Mux27~15_combout ),
	.datad(\CPU|id_stage|rf|register[27][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~16 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[28][4]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[28][4]~feeder_combout  = \CPU|wb_stage|y[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[28][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[28][4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[28][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[28][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][4]~regout ));

// Location: LCFF_X44_Y23_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][4]~regout ));

// Location: LCFF_X44_Y23_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][4]~regout ));

// Location: LCCOMB_X44_Y23_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~12_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][4]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[16][4]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[24][4]~regout ),
	.datad(\CPU|id_stage|rf|register[16][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~12 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~13_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux27~12_combout  & ((\CPU|id_stage|rf|register[28][4]~regout ))) # (!\CPU|id_stage|data_b|Mux27~12_combout  & (\CPU|id_stage|rf|register[20][4]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux27~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[20][4]~regout ),
	.datab(\CPU|id_stage|rf|register[28][4]~regout ),
	.datac(\CPU|inst_reg|inst [18]),
	.datad(\CPU|id_stage|data_b|Mux27~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~13 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_b|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y17_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][4]~regout ));

// Location: LCFF_X44_Y17_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][4]~regout ));

// Location: LCFF_X45_Y18_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][4]~regout ));

// Location: LCCOMB_X47_Y18_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[26][4]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[26][4]~feeder_combout  = \CPU|wb_stage|y[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[26][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[26][4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[26][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[26][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][4]~regout ));

// Location: LCCOMB_X45_Y18_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~10_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[26][4]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[18][4]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[18][4]~regout ),
	.datad(\CPU|id_stage|rf|register[26][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~10 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~11_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux27~10_combout  & (\CPU|id_stage|rf|register[30][4]~regout )) # (!\CPU|id_stage|data_b|Mux27~10_combout  & ((\CPU|id_stage|rf|register[22][4]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux27~10_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[30][4]~regout ),
	.datac(\CPU|id_stage|rf|register[22][4]~regout ),
	.datad(\CPU|id_stage|data_b|Mux27~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~11 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~14_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux27~11_combout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|data_b|Mux27~13_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux27~13_combout ),
	.datad(\CPU|id_stage|data_b|Mux27~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~17_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux27~14_combout  & ((\CPU|id_stage|data_b|Mux27~16_combout ))) # (!\CPU|id_stage|data_b|Mux27~14_combout  & (\CPU|id_stage|data_b|Mux27~9_combout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux27~14_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux27~9_combout ),
	.datac(\CPU|id_stage|data_b|Mux27~16_combout ),
	.datad(\CPU|id_stage|data_b|Mux27~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~17 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N12
cycloneii_lcell_comb \CPU|id_stage|rf|register[3][4]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[3][4]~feeder_combout  = \CPU|wb_stage|y[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[3][4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y13_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[3][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][4]~regout ));

// Location: LCFF_X41_Y14_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][4]~regout ));

// Location: LCFF_X41_Y17_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][4]~regout ));

// Location: LCFF_X40_Y17_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][4]~regout ));

// Location: LCFF_X40_Y17_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][4]~regout ));

// Location: LCCOMB_X37_Y13_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[6][4]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[6][4]~feeder_combout  = \CPU|wb_stage|y[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[6][4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y13_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[6][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][4]~regout ));

// Location: LCCOMB_X40_Y17_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~4_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[6][4]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[4][4]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[4][4]~regout ),
	.datad(\CPU|id_stage|rf|register[6][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~4 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~5_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux27~4_combout  & ((\CPU|id_stage|rf|register[7][4]~regout ))) # (!\CPU|id_stage|data_b|Mux27~4_combout  & (\CPU|id_stage|rf|register[5][4]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux27~4_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[5][4]~regout ),
	.datac(\CPU|id_stage|rf|register[7][4]~regout ),
	.datad(\CPU|id_stage|data_b|Mux27~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~5 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~6_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux6~5_combout )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux27~5_combout ))) # 
// (!\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|rf|register[1][4]~regout ))))

	.dataa(\CPU|id_stage|rf|register[1][4]~regout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux27~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~6 .lut_mask = 16'hF2C2;
defparam \CPU|id_stage|data_b|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~7_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux27~6_combout  & (\CPU|id_stage|rf|register[3][4]~regout )) # (!\CPU|id_stage|data_b|Mux27~6_combout  & ((\CPU|id_stage|rf|register[2][4]~regout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux27~6_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|rf|register[3][4]~regout ),
	.datac(\CPU|id_stage|rf|register[2][4]~regout ),
	.datad(\CPU|id_stage|data_b|Mux27~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~7 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~18_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & (!\CPU|id_stage|data_b|Mux6~3_combout )) # (!\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux6~3_combout  & (\CPU|id_stage|data_b|Mux27~17_combout )) # 
// (!\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux27~7_combout )))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux27~17_combout ),
	.datad(\CPU|id_stage|data_b|Mux27~7_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~18 .lut_mask = 16'h7362;
defparam \CPU|id_stage|data_b|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~19_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux27~18_combout  & ((\CPU|id_stage|data_b|Mux27~1_combout ))) # (!\CPU|id_stage|data_b|Mux27~18_combout  & (\CPU|id_stage|data_b|Mux27~3_combout )))) 
// # (!\CPU|id_stage|data_b|Mux6~2_combout  & (((\CPU|id_stage|data_b|Mux27~18_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux27~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux27~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux27~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~19 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27~21 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~21_combout  = (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (\CPU|id_stage|data_b|Mux27~20_combout )) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// ((\CPU|id_stage|data_b|Mux27~19_combout ))))) # (!\CPU|id_stage|data_b|Mux6~1_combout  & (\CPU|id_stage|fw_instance|fwdb[0]~5_combout ))

	.dataa(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datab(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datac(\CPU|id_stage|data_b|Mux27~20_combout ),
	.datad(\CPU|id_stage|data_b|Mux27~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27~21 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux27~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux27 (
// Equation(s):
// \CPU|id_stage|data_b|Mux27~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux27~21_combout  & ((\CPU|mem_stage|mem_io_mux|y[4]~4_combout ))) # (!\CPU|id_stage|data_b|Mux27~21_combout  & (\CPU|em_reg|malu [4])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux27~21_combout ))))

	.dataa(\CPU|em_reg|malu [4]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[4]~4_combout ),
	.datad(\CPU|id_stage|data_b|Mux27~21_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux27~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux27 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N25
cycloneii_lcell_ff \CPU|de_reg|eb[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux27~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [4]));

// Location: LCFF_X31_Y19_N23
cycloneii_lcell_ff \CPU|em_reg|mb[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [4]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [4]));

// Location: LCCOMB_X30_Y18_N20
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[1]~3 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[1]~3_combout  = (\CPU|em_reg|malu [7] & (\CPU|mem_stage|inputPort|mid [1])) # (!\CPU|em_reg|malu [7] & ((\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [1])))

	.dataa(vcc),
	.datab(\CPU|mem_stage|inputPort|mid [1]),
	.datac(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [1]),
	.datad(\CPU|em_reg|malu [7]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[1]~3 .lut_mask = 16'hCCF0;
defparam \CPU|mem_stage|mem_io_mux|y[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N15
cycloneii_lcell_ff \CPU|mw_reg|walu[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|malu [1]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|walu [1]));

// Location: LCFF_X35_Y18_N27
cycloneii_lcell_ff \CPU|mw_reg|wmo[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [1]));

// Location: LCCOMB_X35_Y18_N14
cycloneii_lcell_comb \CPU|wb_stage|y[1]~3 (
// Equation(s):
// \CPU|wb_stage|y[1]~3_combout  = (\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|wmo [1]))) # (!\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|walu [1]))

	.dataa(vcc),
	.datab(\CPU|mw_reg|wm2reg~regout ),
	.datac(\CPU|mw_reg|walu [1]),
	.datad(\CPU|mw_reg|wmo [1]),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[1]~3 .lut_mask = 16'hFC30;
defparam \CPU|wb_stage|y[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][1]~regout ));

// Location: LCFF_X46_Y15_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][1]~regout ));

// Location: LCCOMB_X47_Y15_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[8][1]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[8][1]~feeder_combout  = \CPU|wb_stage|y[1]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[8][1]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y15_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[8][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][1]~regout ));

// Location: LCCOMB_X47_Y15_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~10_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|rf|register[10][1]~regout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & ((\CPU|id_stage|rf|register[8][1]~regout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[10][1]~regout ),
	.datad(\CPU|id_stage|rf|register[8][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~10 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y15_N26
cycloneii_lcell_comb \CPU|id_stage|rf|register[11][1]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[11][1]~feeder_combout  = \CPU|wb_stage|y[1]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[11][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[11][1]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[11][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y15_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[11][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][1]~regout ));

// Location: LCCOMB_X48_Y15_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux30~10_combout  & ((\CPU|id_stage|rf|register[11][1]~regout ))) # (!\CPU|id_stage|data_b|Mux30~10_combout  & (\CPU|id_stage|rf|register[9][1]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux30~10_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[9][1]~regout ),
	.datac(\CPU|id_stage|data_b|Mux30~10_combout ),
	.datad(\CPU|id_stage|rf|register[11][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~11 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_b|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][1]~regout ));

// Location: LCFF_X37_Y20_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][1]~regout ));

// Location: LCCOMB_X37_Y20_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~14_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux6~5_combout ) # ((\CPU|id_stage|rf|register[2][1]~regout )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (!\CPU|id_stage|data_b|Mux6~5_combout  & 
// ((\CPU|id_stage|rf|register[1][1]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|rf|register[2][1]~regout ),
	.datad(\CPU|id_stage|rf|register[1][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~14 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[3][1]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[3][1]~feeder_combout  = \CPU|wb_stage|y[1]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[3][1]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y13_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[3][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][1]~regout ));

// Location: LCCOMB_X38_Y15_N24
cycloneii_lcell_comb \CPU|id_stage|rf|register[7][1]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[7][1]~feeder_combout  = \CPU|wb_stage|y[1]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[7][1]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y15_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[7][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][1]~regout ));

// Location: LCFF_X37_Y13_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][1]~regout ));

// Location: LCCOMB_X38_Y16_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[5][1]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[5][1]~feeder_combout  = \CPU|wb_stage|y[1]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[5][1]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y16_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[5][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][1]~regout ));

// Location: LCCOMB_X38_Y15_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[4][1]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[4][1]~feeder_combout  = \CPU|wb_stage|y[1]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[4][1]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y15_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[4][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][1]~regout ));

// Location: LCCOMB_X38_Y16_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~12_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[5][1]~regout )) # (!\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|rf|register[4][1]~regout )))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[5][1]~regout ),
	.datad(\CPU|id_stage|rf|register[4][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~12 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~13_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux30~12_combout  & (\CPU|id_stage|rf|register[7][1]~regout )) # (!\CPU|id_stage|data_b|Mux30~12_combout  & ((\CPU|id_stage|rf|register[6][1]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux30~12_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|rf|register[7][1]~regout ),
	.datac(\CPU|id_stage|rf|register[6][1]~regout ),
	.datad(\CPU|id_stage|data_b|Mux30~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~13 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~15_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux30~14_combout  & (\CPU|id_stage|rf|register[3][1]~regout )) # (!\CPU|id_stage|data_b|Mux30~14_combout  & ((\CPU|id_stage|data_b|Mux30~13_combout 
// ))))) # (!\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|data_b|Mux30~14_combout ))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux30~14_combout ),
	.datac(\CPU|id_stage|rf|register[3][1]~regout ),
	.datad(\CPU|id_stage|data_b|Mux30~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~15 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~16_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & (((\CPU|id_stage|data_b|Mux6~2_combout )))) # (!\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~2_combout  & (\CPU|id_stage|data_b|Mux30~11_combout )) # 
// (!\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux30~15_combout )))))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux30~11_combout ),
	.datac(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datad(\CPU|id_stage|data_b|Mux30~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~16 .lut_mask = 16'hE5E0;
defparam \CPU|id_stage|data_b|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][1]~regout ));

// Location: LCFF_X48_Y20_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[19][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[19][1]~regout ));

// Location: LCCOMB_X49_Y20_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~7_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[23][1]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[19][1]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[23][1]~regout ),
	.datad(\CPU|id_stage|rf|register[19][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~7 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][1]~regout ));

// Location: LCCOMB_X48_Y20_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~8_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux30~7_combout  & (\CPU|id_stage|rf|register[31][1]~regout )) # (!\CPU|id_stage|data_b|Mux30~7_combout  & ((\CPU|id_stage|rf|register[27][1]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux30~7_combout ))))

	.dataa(\CPU|id_stage|rf|register[31][1]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|data_b|Mux30~7_combout ),
	.datad(\CPU|id_stage|rf|register[27][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~8 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][1]~regout ));

// Location: LCFF_X45_Y20_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][1]~regout ));

// Location: LCFF_X46_Y20_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][1]~regout ));

// Location: LCFF_X43_Y19_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][1]~regout ));

// Location: LCCOMB_X46_Y20_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~0_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[26][1]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[18][1]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[26][1]~regout ),
	.datad(\CPU|id_stage|rf|register[18][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~1_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux30~0_combout  & (\CPU|id_stage|rf|register[30][1]~regout )) # (!\CPU|id_stage|data_b|Mux30~0_combout  & ((\CPU|id_stage|rf|register[22][1]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux30~0_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[30][1]~regout ),
	.datac(\CPU|id_stage|rf|register[22][1]~regout ),
	.datad(\CPU|id_stage|data_b|Mux30~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~1 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[20][1]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[20][1]~feeder_combout  = \CPU|wb_stage|y[1]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[20][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[20][1]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[20][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[20][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][1]~regout ));

// Location: LCFF_X45_Y19_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][1]~regout ));

// Location: LCFF_X44_Y23_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][1]~regout ));

// Location: LCFF_X44_Y23_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][1]~regout ));

// Location: LCCOMB_X44_Y23_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~4_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][1]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[16][1]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[24][1]~regout ),
	.datad(\CPU|id_stage|rf|register[16][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~4 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux30~4_combout  & ((\CPU|id_stage|rf|register[28][1]~regout ))) # (!\CPU|id_stage|data_b|Mux30~4_combout  & (\CPU|id_stage|rf|register[20][1]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux30~4_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[20][1]~regout ),
	.datac(\CPU|id_stage|rf|register[28][1]~regout ),
	.datad(\CPU|id_stage|data_b|Mux30~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~5 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y16_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][1]~regout ));

// Location: LCFF_X49_Y19_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][1]~regout ));

// Location: LCCOMB_X49_Y16_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~3_combout  = (\CPU|id_stage|data_b|Mux30~2_combout  & (((\CPU|id_stage|rf|register[29][1]~regout )) # (!\CPU|inst_reg|inst [19]))) # (!\CPU|id_stage|data_b|Mux30~2_combout  & (\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[25][1]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux30~2_combout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[29][1]~regout ),
	.datad(\CPU|id_stage|rf|register[25][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~3 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~6_combout  = (\CPU|inst_reg|inst [17] & (\CPU|inst_reg|inst [16])) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux30~3_combout ))) # (!\CPU|inst_reg|inst [16] & 
// (\CPU|id_stage|data_b|Mux30~5_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux30~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux30~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~6 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~9_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux30~6_combout  & (\CPU|id_stage|data_b|Mux30~8_combout )) # (!\CPU|id_stage|data_b|Mux30~6_combout  & ((\CPU|id_stage|data_b|Mux30~1_combout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux30~6_combout ))))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|id_stage|data_b|Mux30~8_combout ),
	.datac(\CPU|id_stage|data_b|Mux30~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux30~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~9 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~19_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux30~16_combout  & (\CPU|id_stage|data_b|Mux30~18_combout )) # (!\CPU|id_stage|data_b|Mux30~16_combout  & ((\CPU|id_stage|data_b|Mux30~9_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~3_combout  & (((\CPU|id_stage|data_b|Mux30~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux30~18_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux30~16_combout ),
	.datad(\CPU|id_stage|data_b|Mux30~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~19 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~20_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[1]~100_combout )) # (!\CPU|id_stage|data_b|Mux6~1_combout ))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|data_b|Mux30~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[1]~100_combout ),
	.datad(\CPU|id_stage|data_b|Mux30~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux30 (
// Equation(s):
// \CPU|id_stage|data_b|Mux30~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux30~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[1]~3_combout ))) # (!\CPU|id_stage|data_b|Mux30~20_combout  & (\CPU|em_reg|malu [1])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux30~20_combout ))))

	.dataa(\CPU|em_reg|malu [1]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[1]~3_combout ),
	.datad(\CPU|id_stage|data_b|Mux30~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux30~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux30 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N11
cycloneii_lcell_ff \CPU|de_reg|eb[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|id_stage|data_b|Mux30~combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [1]));

// Location: LCFF_X35_Y18_N5
cycloneii_lcell_ff \CPU|em_reg|mb[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [1]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [1]));

// Location: LCCOMB_X27_Y20_N2
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[27]~9 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[27]~9_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [27])

	.dataa(vcc),
	.datab(\CPU|em_reg|malu [7]),
	.datac(vcc),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[27]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[27]~9 .lut_mask = 16'h3300;
defparam \CPU|mem_stage|mem_io_mux|y[27]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y13_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][27]~regout ));

// Location: LCCOMB_X43_Y13_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~17_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[13][27]~regout ))) # (!\CPU|inst_reg|inst [21] & 
// (\CPU|id_stage|rf|register[12][27]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[12][27]~regout ),
	.datad(\CPU|id_stage|rf|register[13][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~17 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~18_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux4~17_combout  & (\CPU|id_stage|rf|register[15][27]~regout )) # (!\CPU|id_stage|data_a|Mux4~17_combout  & ((\CPU|id_stage|rf|register[14][27]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux4~17_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[15][27]~regout ),
	.datac(\CPU|id_stage|rf|register[14][27]~regout ),
	.datad(\CPU|id_stage|data_a|Mux4~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~12_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|rf|register[5][27]~regout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[4][27]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[5][27]~regout ),
	.datad(\CPU|id_stage|rf|register[4][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~12 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~13_combout  = (\CPU|id_stage|data_a|Mux4~12_combout  & ((\CPU|id_stage|rf|register[7][27]~regout ) # ((!\CPU|inst_reg|inst [22])))) # (!\CPU|id_stage|data_a|Mux4~12_combout  & (((\CPU|id_stage|rf|register[6][27]~regout  & 
// \CPU|inst_reg|inst [22]))))

	.dataa(\CPU|id_stage|rf|register[7][27]~regout ),
	.datab(\CPU|id_stage|data_a|Mux4~12_combout ),
	.datac(\CPU|id_stage|rf|register[6][27]~regout ),
	.datad(\CPU|inst_reg|inst [22]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~13 .lut_mask = 16'hB8CC;
defparam \CPU|id_stage|data_a|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout ) # ((\CPU|id_stage|rf|register[2][27]~regout )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (!\CPU|id_stage|data_a|Mux7~2_combout  & 
// (\CPU|id_stage|rf|register[1][27]~regout )))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[1][27]~regout ),
	.datad(\CPU|id_stage|rf|register[2][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~14 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~15_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux4~14_combout  & (\CPU|id_stage|rf|register[3][27]~regout )) # (!\CPU|id_stage|data_a|Mux4~14_combout  & ((\CPU|id_stage|data_a|Mux4~13_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~2_combout  & (((\CPU|id_stage|data_a|Mux4~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[3][27]~regout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|data_a|Mux4~13_combout ),
	.datad(\CPU|id_stage|data_a|Mux4~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~15 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y14_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][27]~regout ));

// Location: LCFF_X46_Y14_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][27]~regout ));

// Location: LCFF_X42_Y14_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][27]~regout ));

// Location: LCFF_X43_Y14_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][27]~regout ));

// Location: LCCOMB_X42_Y14_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~10_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[10][27]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[8][27]~regout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[8][27]~regout ),
	.datad(\CPU|id_stage|rf|register[10][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~10 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux4~10_combout  & ((\CPU|id_stage|rf|register[11][27]~regout ))) # (!\CPU|id_stage|data_a|Mux4~10_combout  & (\CPU|id_stage|rf|register[9][27]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux4~10_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[9][27]~regout ),
	.datac(\CPU|id_stage|rf|register[11][27]~regout ),
	.datad(\CPU|id_stage|data_a|Mux4~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~11 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~16_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux7~1_combout )) # (!\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux4~11_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~1_combout  & (\CPU|id_stage|data_a|Mux4~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux4~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux4~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~16 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~5_combout  = (\CPU|id_stage|data_a|Mux4~4_combout  & (((\CPU|id_stage|rf|register[28][27]~regout )) # (!\CPU|inst_reg|inst [23]))) # (!\CPU|id_stage|data_a|Mux4~4_combout  & (\CPU|inst_reg|inst [23] & 
// (\CPU|id_stage|rf|register[20][27]~regout )))

	.dataa(\CPU|id_stage|data_a|Mux4~4_combout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[20][27]~regout ),
	.datad(\CPU|id_stage|rf|register[28][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~5 .lut_mask = 16'hEA62;
defparam \CPU|id_stage|data_a|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[29][27]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[29][27]~feeder_combout  = \CPU|wb_stage|y[27]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[27]~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[29][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[29][27]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[29][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y15_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[29][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][27]~regout ));

// Location: LCFF_X48_Y16_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][27]~regout ));

// Location: LCFF_X49_Y16_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[27]~10_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][27]~regout ));

// Location: LCCOMB_X49_Y16_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][27]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][27]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[21][27]~regout ),
	.datad(\CPU|id_stage|rf|register[17][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N12
cycloneii_lcell_comb \CPU|id_stage|rf|register[25][27]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[25][27]~feeder_combout  = \CPU|wb_stage|y[27]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[27]~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[25][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[25][27]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[25][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y15_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[25][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][27]~regout ));

// Location: LCCOMB_X49_Y15_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux4~2_combout  & (\CPU|id_stage|rf|register[29][27]~regout )) # (!\CPU|id_stage|data_a|Mux4~2_combout  & ((\CPU|id_stage|rf|register[25][27]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux4~2_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[29][27]~regout ),
	.datac(\CPU|id_stage|data_a|Mux4~2_combout ),
	.datad(\CPU|id_stage|rf|register[25][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~3 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~6_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|data_a|Mux4~3_combout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & (\CPU|id_stage|data_a|Mux4~5_combout )))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux4~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~7_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[23][27]~regout ))) # (!\CPU|inst_reg|inst [23] & 
// (\CPU|id_stage|rf|register[19][27]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[19][27]~regout ),
	.datad(\CPU|id_stage|rf|register[23][27]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~7 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~8_combout  = (\CPU|id_stage|data_a|Mux4~7_combout  & (((\CPU|id_stage|rf|register[31][27]~regout ) # (!\CPU|inst_reg|inst [24])))) # (!\CPU|id_stage|data_a|Mux4~7_combout  & (\CPU|id_stage|rf|register[27][27]~regout  & 
// ((\CPU|inst_reg|inst [24]))))

	.dataa(\CPU|id_stage|rf|register[27][27]~regout ),
	.datab(\CPU|id_stage|data_a|Mux4~7_combout ),
	.datac(\CPU|id_stage|rf|register[31][27]~regout ),
	.datad(\CPU|inst_reg|inst [24]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~8 .lut_mask = 16'hE2CC;
defparam \CPU|id_stage|data_a|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~9_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux4~6_combout  & ((\CPU|id_stage|data_a|Mux4~8_combout ))) # (!\CPU|id_stage|data_a|Mux4~6_combout  & (\CPU|id_stage|data_a|Mux4~1_combout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux4~6_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux4~1_combout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux4~6_combout ),
	.datad(\CPU|id_stage|data_a|Mux4~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~9 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_a|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~19_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux4~16_combout  & (\CPU|id_stage|data_a|Mux4~18_combout )) # (!\CPU|id_stage|data_a|Mux4~16_combout  & ((\CPU|id_stage|data_a|Mux4~9_combout ))))) # 
// (!\CPU|id_stage|data_a|Mux7~0_combout  & (((\CPU|id_stage|data_a|Mux4~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux4~18_combout ),
	.datac(\CPU|id_stage|data_a|Mux4~16_combout ),
	.datad(\CPU|id_stage|data_a|Mux4~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~19 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~20_combout  = (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y[27]~288_combout )) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// ((\CPU|id_stage|data_a|Mux4~19_combout ))))) # (!\CPU|id_stage|data_a|Mux7~5_combout  & (((\CPU|id_stage|fw_instance|fwda[0]~5_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[27]~288_combout ),
	.datac(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux4~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4~20 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux4~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux4~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[27]~9_combout ))) # (!\CPU|id_stage|data_a|Mux4~20_combout  & (\CPU|em_reg|malu [27])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux4~20_combout ))))

	.dataa(\CPU|em_reg|malu [27]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[27]~9_combout ),
	.datad(\CPU|id_stage|data_a|Mux4~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux4 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneii_lcell_comb \CPU|de_reg|ea[27]~feeder (
// Equation(s):
// \CPU|de_reg|ea[27]~feeder_combout  = \CPU|id_stage|data_a|Mux4~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|data_a|Mux4~combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|ea[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|ea[27]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|ea[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N17
cycloneii_lcell_ff \CPU|de_reg|ea[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|ea[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [27]));

// Location: LCCOMB_X31_Y22_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~16 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~16_combout  = (\CPU|de_reg|eshift~regout ) # ((!\CPU|de_reg|ea [26] & (!\CPU|de_reg|ea [27] & !\CPU|de_reg|ea [25])))

	.dataa(\CPU|de_reg|ea [26]),
	.datab(\CPU|de_reg|ea [27]),
	.datac(\CPU|de_reg|ea [25]),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~16 .lut_mask = 16'hFF01;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~18 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~18_combout  = (\CPU|de_reg|eshift~regout ) # ((!\CPU|de_reg|ea [18] & (!\CPU|de_reg|ea [19] & !\CPU|de_reg|ea [21])))

	.dataa(\CPU|de_reg|ea [18]),
	.datab(\CPU|de_reg|ea [19]),
	.datac(\CPU|de_reg|ea [21]),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~18 .lut_mask = 16'hFF01;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~15 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~15_combout  = (\CPU|de_reg|eshift~regout ) # ((!\CPU|de_reg|ea [30] & (!\CPU|de_reg|ea [28] & !\CPU|de_reg|ea [29])))

	.dataa(\CPU|de_reg|eshift~regout ),
	.datab(\CPU|de_reg|ea [30]),
	.datac(\CPU|de_reg|ea [28]),
	.datad(\CPU|de_reg|ea [29]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~15 .lut_mask = 16'hAAAB;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~19 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~19_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~17_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~16_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~18_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~15_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~17_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~16_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~18_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~19 .lut_mask = 16'h8000;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~20 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~20_combout  = (\CPU|de_reg|eshift~regout ) # ((!\CPU|de_reg|ea [31] & (!\CPU|de_reg|ea [8] & !\CPU|de_reg|ea [20])))

	.dataa(\CPU|de_reg|ea [31]),
	.datab(\CPU|de_reg|ea [8]),
	.datac(\CPU|de_reg|ea [20]),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~20 .lut_mask = 16'hFF01;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~26 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~19_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~20_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~25_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~19_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~20_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~26 .lut_mask = 16'hC000;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux31~12 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux31~12_combout  = (\CPU|de_reg|ealuc [3] & (!\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout  & \CPU|exe_stage|muxb|y[31]~8_combout ))

	.dataa(vcc),
	.datab(\CPU|de_reg|ealuc [3]),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ),
	.datad(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux31~12 .lut_mask = 16'h0C00;
defparam \CPU|exe_stage|pipe_alu|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~60 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~60_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxb|y[6]~5_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|muxb|y[5]~6_combout ))

	.dataa(\CPU|exe_stage|muxb|y[5]~6_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[6]~5_combout ),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~60 .lut_mask = 16'hF0AA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~34 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~34_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxb|y[8]~11_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|muxb|y[7]~7_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[7]~7_combout ),
	.datab(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datac(\CPU|exe_stage|muxb|y[8]~11_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~34 .lut_mask = 16'hE200;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~35 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~35_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~34_combout ) # ((!\CPU|exe_stage|muxa|y[1]~1_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~60_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~60_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~35 .lut_mask = 16'hFF30;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux30~7 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux30~7_combout  = (!\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|pipe_alu|Mux30~6_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~35_combout  & \CPU|exe_stage|muxa|y[2]~2_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Mux30~6_combout ),
	.datab(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~35_combout ),
	.datad(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux30~7 .lut_mask = 16'h3222;
defparam \CPU|exe_stage|pipe_alu|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux30~8 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux30~8_combout  = (!\CPU|exe_stage|muxa|y[4]~4_combout  & ((\CPU|exe_stage|pipe_alu|Mux30~7_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~80_combout  & \CPU|exe_stage|muxa|y[3]~3_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~80_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux30~7_combout ),
	.datad(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux30~8 .lut_mask = 16'h5450;
defparam \CPU|exe_stage|pipe_alu|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux30~9 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux30~9_combout  = (\CPU|exe_stage|muxa|y[4]~4_combout  & ((\CPU|de_reg|ealuc [3] & (\CPU|exe_stage|pipe_alu|ShiftRight1~80_combout )) # (!\CPU|de_reg|ealuc [3] & ((\CPU|exe_stage|pipe_alu|ShiftRight0~85_combout )))))

	.dataa(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datab(\CPU|de_reg|ealuc [3]),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~80_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~85_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux30~9 .lut_mask = 16'hA280;
defparam \CPU|exe_stage|pipe_alu|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux30~10 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux30~10_combout  = (\CPU|exe_stage|pipe_alu|Mux31~12_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout  & ((\CPU|exe_stage|pipe_alu|Mux30~8_combout ) # (\CPU|exe_stage|pipe_alu|Mux30~9_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ),
	.datab(\CPU|exe_stage|pipe_alu|Mux31~12_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux30~8_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux30~9_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux30~10 .lut_mask = 16'hEEEC;
defparam \CPU|exe_stage|pipe_alu|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux30~11 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux30~11_combout  = (\CPU|de_reg|ealuc [0] & \CPU|exe_stage|pipe_alu|Mux30~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuc [0]),
	.datad(\CPU|exe_stage|pipe_alu|Mux30~10_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux30~11 .lut_mask = 16'hF000;
defparam \CPU|exe_stage|pipe_alu|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux30~2 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux30~2_combout  = (\CPU|de_reg|ealuc [0] & ((\CPU|exe_stage|muxa|y[1]~1_combout ) # ((\CPU|exe_stage|muxb|y[1]~3_combout )))) # (!\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|pipe_alu|Add1~2_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|muxb|y[1]~3_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add1~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux30~2 .lut_mask = 16'hFBC8;
defparam \CPU|exe_stage|pipe_alu|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux30~3 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux30~3_combout  = (\CPU|de_reg|ealuc [0] & (\CPU|exe_stage|muxb|y[1]~3_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout )))) # (!\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|pipe_alu|Add0~2_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[1]~3_combout ),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|pipe_alu|Add0~2_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux30~3 .lut_mask = 16'hB830;
defparam \CPU|exe_stage|pipe_alu|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux30~4 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux30~4_combout  = (\CPU|de_reg|ealuc [1] & (((\CPU|de_reg|ealuc [2])))) # (!\CPU|de_reg|ealuc [1] & ((\CPU|de_reg|ealuc [2] & (\CPU|exe_stage|pipe_alu|Mux30~2_combout )) # (!\CPU|de_reg|ealuc [2] & 
// ((\CPU|exe_stage|pipe_alu|Mux30~3_combout )))))

	.dataa(\CPU|de_reg|ealuc [1]),
	.datab(\CPU|exe_stage|pipe_alu|Mux30~2_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux30~3_combout ),
	.datad(\CPU|de_reg|ealuc [2]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux30~4 .lut_mask = 16'hEE50;
defparam \CPU|exe_stage|pipe_alu|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Mux30~12 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Mux30~12_combout  = (\CPU|de_reg|ealuc [1] & ((\CPU|exe_stage|pipe_alu|Mux30~4_combout  & ((\CPU|exe_stage|pipe_alu|Mux30~11_combout ))) # (!\CPU|exe_stage|pipe_alu|Mux30~4_combout  & (\CPU|exe_stage|pipe_alu|Mux30~1_combout )))) # 
// (!\CPU|de_reg|ealuc [1] & (((\CPU|exe_stage|pipe_alu|Mux30~4_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|Mux30~1_combout ),
	.datab(\CPU|de_reg|ealuc [1]),
	.datac(\CPU|exe_stage|pipe_alu|Mux30~11_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Mux30~4_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Mux30~12 .lut_mask = 16'hF388;
defparam \CPU|exe_stage|pipe_alu|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[1]~99 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[1]~99_combout  = (!\CPU|de_reg|ejal~regout  & ((\CPU|exe_stage|pipe_alu|Equal0~0_combout  & ((\CPU|exe_stage|pipe_alu|Add31~4_combout ))) # (!\CPU|exe_stage|pipe_alu|Equal0~0_combout  & (\CPU|exe_stage|pipe_alu|Mux30~12_combout 
// ))))

	.dataa(\CPU|de_reg|ejal~regout ),
	.datab(\CPU|exe_stage|pipe_alu|Equal0~0_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Mux30~12_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add31~4_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[1]~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[1]~99 .lut_mask = 16'h5410;
defparam \CPU|exe_stage|judge_ealu|y[1]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[1]~100 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[1]~100_combout  = (\CPU|exe_stage|judge_ealu|y[1]~99_combout ) # ((\CPU|de_reg|epc4 [1] & \CPU|de_reg|ejal~regout ))

	.dataa(\CPU|de_reg|epc4 [1]),
	.datab(vcc),
	.datac(\CPU|de_reg|ejal~regout ),
	.datad(\CPU|exe_stage|judge_ealu|y[1]~99_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[1]~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[1]~100 .lut_mask = 16'hFFA0;
defparam \CPU|exe_stage|judge_ealu|y[1]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N19
cycloneii_lcell_ff \CPU|em_reg|malu[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y[1]~100_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [1]));

// Location: LCFF_X42_Y13_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][1]~regout ));

// Location: LCFF_X41_Y13_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][1]~regout ));

// Location: LCFF_X41_Y13_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][1]~regout ));

// Location: LCCOMB_X41_Y13_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~17_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & (\CPU|id_stage|rf|register[14][1]~regout )) # (!\CPU|inst_reg|inst [22] & 
// ((\CPU|id_stage|rf|register[12][1]~regout )))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[14][1]~regout ),
	.datad(\CPU|id_stage|rf|register[12][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~17 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~18_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux30~17_combout  & ((\CPU|id_stage|rf|register[15][1]~regout ))) # (!\CPU|id_stage|data_a|Mux30~17_combout  & (\CPU|id_stage|rf|register[13][1]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux30~17_combout ))))

	.dataa(\CPU|id_stage|rf|register[13][1]~regout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[15][1]~regout ),
	.datad(\CPU|id_stage|data_a|Mux30~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~18 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~0_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[9][1]~regout ) # ((\CPU|inst_reg|inst [22])))) # (!\CPU|inst_reg|inst [21] & (((!\CPU|inst_reg|inst [22] & \CPU|id_stage|rf|register[8][1]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[9][1]~regout ),
	.datac(\CPU|inst_reg|inst [22]),
	.datad(\CPU|id_stage|rf|register[8][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~0 .lut_mask = 16'hADA8;
defparam \CPU|id_stage|data_a|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~1_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux30~0_combout  & (\CPU|id_stage|rf|register[11][1]~regout )) # (!\CPU|id_stage|data_a|Mux30~0_combout  & ((\CPU|id_stage|rf|register[10][1]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (\CPU|id_stage|data_a|Mux30~0_combout ))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|data_a|Mux30~0_combout ),
	.datac(\CPU|id_stage|rf|register[11][1]~regout ),
	.datad(\CPU|id_stage|rf|register[10][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~1 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_a|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[1]~3_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][1]~regout ));

// Location: LCCOMB_X48_Y20_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~9_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][1]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[19][1]~regout )))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[19][1]~regout ),
	.datad(\CPU|id_stage|rf|register[23][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~9 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~10_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux30~9_combout  & ((\CPU|id_stage|rf|register[31][1]~regout ))) # (!\CPU|id_stage|data_a|Mux30~9_combout  & (\CPU|id_stage|rf|register[27][1]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux30~9_combout ))))

	.dataa(\CPU|id_stage|rf|register[27][1]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[31][1]~regout ),
	.datad(\CPU|id_stage|data_a|Mux30~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~10 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~6_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[24][1]~regout ))) # (!\CPU|inst_reg|inst [24] & 
// (\CPU|id_stage|rf|register[16][1]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[16][1]~regout ),
	.datad(\CPU|id_stage|rf|register[24][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~6 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux30~6_combout  & ((\CPU|id_stage|rf|register[28][1]~regout ))) # (!\CPU|id_stage|data_a|Mux30~6_combout  & (\CPU|id_stage|rf|register[20][1]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux30~6_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[20][1]~regout ),
	.datac(\CPU|id_stage|data_a|Mux30~6_combout ),
	.datad(\CPU|id_stage|rf|register[28][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~7 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_a|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~4_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[26][1]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[18][1]~regout )))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[18][1]~regout ),
	.datad(\CPU|id_stage|rf|register[26][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~4 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux30~4_combout  & ((\CPU|id_stage|rf|register[30][1]~regout ))) # (!\CPU|id_stage|data_a|Mux30~4_combout  & (\CPU|id_stage|rf|register[22][1]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux30~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][1]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[30][1]~regout ),
	.datad(\CPU|id_stage|data_a|Mux30~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~5 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~8_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux30~5_combout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|data_a|Mux30~7_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux30~7_combout ),
	.datad(\CPU|id_stage|data_a|Mux30~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~8 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux30~8_combout  & ((\CPU|id_stage|data_a|Mux30~10_combout ))) # (!\CPU|id_stage|data_a|Mux30~8_combout  & (\CPU|id_stage|data_a|Mux30~3_combout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux30~8_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux30~3_combout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux30~10_combout ),
	.datad(\CPU|id_stage|data_a|Mux30~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~11 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~12_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[6][1]~regout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|rf|register[4][1]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[4][1]~regout ),
	.datad(\CPU|id_stage|rf|register[6][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~12 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~13_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux30~12_combout  & ((\CPU|id_stage|rf|register[7][1]~regout ))) # (!\CPU|id_stage|data_a|Mux30~12_combout  & (\CPU|id_stage|rf|register[5][1]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux30~12_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[5][1]~regout ),
	.datac(\CPU|id_stage|rf|register[7][1]~regout ),
	.datad(\CPU|id_stage|data_a|Mux30~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux7~2_combout )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux30~13_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|rf|register[1][1]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|rf|register[1][1]~regout ),
	.datac(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datad(\CPU|id_stage|data_a|Mux30~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~14 .lut_mask = 16'hF4A4;
defparam \CPU|id_stage|data_a|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~15_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux30~14_combout  & ((\CPU|id_stage|rf|register[3][1]~regout ))) # (!\CPU|id_stage|data_a|Mux30~14_combout  & (\CPU|id_stage|rf|register[2][1]~regout 
// )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux30~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[2][1]~regout ),
	.datab(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datac(\CPU|id_stage|data_a|Mux30~14_combout ),
	.datad(\CPU|id_stage|rf|register[3][1]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~15 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_a|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~16_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & (\CPU|id_stage|data_a|Mux7~0_combout )) # (!\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux30~11_combout )) # 
// (!\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux30~15_combout )))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux30~11_combout ),
	.datad(\CPU|id_stage|data_a|Mux30~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~16 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~19_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux30~16_combout  & (\CPU|id_stage|data_a|Mux30~18_combout )) # (!\CPU|id_stage|data_a|Mux30~16_combout  & ((\CPU|id_stage|data_a|Mux30~1_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~1_combout  & (((\CPU|id_stage|data_a|Mux30~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux30~18_combout ),
	.datac(\CPU|id_stage|data_a|Mux30~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux30~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~20_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[1]~100_combout )) # (!\CPU|id_stage|data_a|Mux7~5_combout ))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|data_a|Mux30~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[1]~100_combout ),
	.datad(\CPU|id_stage|data_a|Mux30~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux30 (
// Equation(s):
// \CPU|id_stage|data_a|Mux30~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux30~20_combout  & (\CPU|mem_stage|mem_io_mux|y[1]~3_combout )) # (!\CPU|id_stage|data_a|Mux30~20_combout  & ((\CPU|em_reg|malu [1]))))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux30~20_combout ))))

	.dataa(\CPU|mem_stage|mem_io_mux|y[1]~3_combout ),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|em_reg|malu [1]),
	.datad(\CPU|id_stage|data_a|Mux30~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux30~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux30 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneii_lcell_comb \CPU|de_reg|ea[1]~feeder (
// Equation(s):
// \CPU|de_reg|ea[1]~feeder_combout  = \CPU|id_stage|data_a|Mux30~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|data_a|Mux30~combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|ea[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|ea[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|ea[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N31
cycloneii_lcell_ff \CPU|de_reg|ea[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|ea[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [1]));

// Location: LCCOMB_X35_Y18_N4
cycloneii_lcell_comb \CPU|exe_stage|muxa|y[1]~1 (
// Equation(s):
// \CPU|exe_stage|muxa|y[1]~1_combout  = (\CPU|de_reg|eshift~regout  & (\CPU|de_reg|eimm [7])) # (!\CPU|de_reg|eshift~regout  & ((\CPU|de_reg|ea [1])))

	.dataa(\CPU|de_reg|eimm [7]),
	.datab(\CPU|de_reg|ea [1]),
	.datac(vcc),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxa|y[1]~1 .lut_mask = 16'hAACC;
defparam \CPU|exe_stage|muxa|y[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~28 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~28_combout  = (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[0]~2_combout ))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[2]~0_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[2]~0_combout ),
	.datab(\CPU|exe_stage|muxb|y[0]~2_combout ),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~28 .lut_mask = 16'h0C0A;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~29 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~29_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~28_combout ) # ((\CPU|exe_stage|muxb|y[1]~3_combout  & (\CPU|exe_stage|muxa|y[0]~0_combout  & !\CPU|exe_stage|muxa|y[1]~1_combout )))

	.dataa(\CPU|exe_stage|muxb|y[1]~3_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~28_combout ),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~29 .lut_mask = 16'hCCEC;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~32 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~32_combout  = (!\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~29_combout ))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftLeft0~31_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~31_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~29_combout ),
	.datac(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datad(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~32 .lut_mask = 16'h0C0A;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~129 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~129_combout  = \CPU|exe_stage|muxa|y[6]~6_combout  $ (((\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [6])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eb [6])))))

	.dataa(\CPU|exe_stage|muxa|y[6]~6_combout ),
	.datab(\CPU|de_reg|eimm [6]),
	.datac(\CPU|de_reg|eb [6]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~129 .lut_mask = 16'h665A;
defparam \CPU|exe_stage|pipe_alu|s~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~30 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~30_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[13]~15_combout ))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[11]~16_combout ))

	.dataa(\CPU|exe_stage|muxb|y[11]~16_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[13]~15_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~30 .lut_mask = 16'hF0AA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~51 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~51_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~30_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight1~50_combout ))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~50_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~30_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~51 .lut_mask = 16'hFA50;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~20 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~20_combout  = ((\CPU|exe_stage|muxa|y[3]~3_combout ) # (\CPU|exe_stage|muxa|y[4]~4_combout )) # (!\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout )

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ),
	.datab(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datac(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~20 .lut_mask = 16'hFDFD;
defparam \CPU|exe_stage|judge_ealu|y[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~28 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~28_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~33_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight1~53_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~53_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~33_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~28 .lut_mask = 16'hE040;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~55 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~55_combout  = (!\CPU|exe_stage|muxa|y[0]~0_combout  & (!\CPU|de_reg|ealuimm~regout  & \CPU|de_reg|eb [16]))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|de_reg|eb [16]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~55 .lut_mask = 16'h0500;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~54 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~54_combout  = (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|muxb|y[15]~18_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxb|y[14]~13_combout 
// )))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|exe_stage|muxb|y[15]~18_combout ),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|muxb|y[14]~13_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~54 .lut_mask = 16'h0D08;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~56 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~56_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~54_combout ) # ((\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~55_combout ) # (!\CPU|exe_stage|pipe_alu|ShiftRight1~90_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~90_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~55_combout ),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~54_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~56 .lut_mask = 16'hFFD0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~29 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~29_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~28_combout ) # ((\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|muxb|y[31]~9_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight1~56_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~28_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~56_combout ),
	.datad(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~29 .lut_mask = 16'hEEFC;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~22 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~22_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout  & (!\CPU|exe_stage|muxa|y[4]~4_combout  & ((\CPU|exe_stage|muxa|y[3]~3_combout ) # (\CPU|exe_stage|muxa|y[2]~2_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ),
	.datab(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datac(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datad(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~22 .lut_mask = 16'h00A8;
defparam \CPU|exe_stage|judge_ealu|y[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~37 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~37_combout  = (\CPU|exe_stage|judge_ealu|y[6]~21_combout  & ((\CPU|exe_stage|judge_ealu|y[6]~22_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~29_combout )) # (!\CPU|exe_stage|judge_ealu|y[6]~22_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~27_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[6]~21_combout  & (((\CPU|exe_stage|judge_ealu|y[6]~22_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[6]~21_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~29_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~27_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~22_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~37 .lut_mask = 16'hDDA0;
defparam \CPU|exe_stage|judge_ealu|y[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~38 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~38_combout  = (\CPU|exe_stage|judge_ealu|y[6]~20_combout  & (((\CPU|exe_stage|judge_ealu|y[6]~37_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~20_combout  & ((\CPU|exe_stage|judge_ealu|y[6]~37_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight1~51_combout ))) # (!\CPU|exe_stage|judge_ealu|y[6]~37_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight1~49_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~49_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~51_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~20_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~37_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~38 .lut_mask = 16'hFC0A;
defparam \CPU|exe_stage|judge_ealu|y[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~39 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~39_combout  = (\CPU|exe_stage|judge_ealu|y[6]~25_combout  & (\CPU|exe_stage|judge_ealu|y[6]~284_combout  & ((\CPU|exe_stage|judge_ealu|y[6]~38_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~25_combout  & 
// (((\CPU|exe_stage|pipe_alu|s~129_combout )) # (!\CPU|exe_stage|judge_ealu|y[6]~284_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[6]~25_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~284_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~129_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~38_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~39 .lut_mask = 16'hD951;
defparam \CPU|exe_stage|judge_ealu|y[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~40 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~40_combout  = (\CPU|exe_stage|judge_ealu|y[6]~283_combout  & ((\CPU|exe_stage|judge_ealu|y[6]~39_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~47_combout ))) # (!\CPU|exe_stage|judge_ealu|y[6]~39_combout  & 
// (\CPU|exe_stage|muxb|y[31]~8_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~283_combout  & (((\CPU|exe_stage|judge_ealu|y[6]~39_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~283_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~47_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~39_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~40 .lut_mask = 16'hF388;
defparam \CPU|exe_stage|judge_ealu|y[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6] (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y [6] = (\CPU|exe_stage|judge_ealu|y[6]~31_combout  & ((\CPU|exe_stage|judge_ealu|y[6]~44_combout  & ((\CPU|exe_stage|judge_ealu|y[6]~40_combout ))) # (!\CPU|exe_stage|judge_ealu|y[6]~44_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftLeft0~32_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~31_combout  & (\CPU|exe_stage|judge_ealu|y[6]~44_combout ))

	.dataa(\CPU|exe_stage|judge_ealu|y[6]~31_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~44_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~32_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~40_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y [6]),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6] .lut_mask = 16'hEC64;
defparam \CPU|exe_stage|judge_ealu|y[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N7
cycloneii_lcell_ff \CPU|em_reg|malu[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y [6]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [6]));

// Location: LCCOMB_X27_Y22_N16
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[8]~20 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[8]~20_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|em_reg|malu [7]),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[8]~20 .lut_mask = 16'h0F00;
defparam \CPU|mem_stage|mem_io_mux|y[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[8]~208 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[8]~208_combout  = (\CPU|exe_stage|muxa|y[8]~31_combout  & ((\CPU|de_reg|ealuc [2]) # ((\CPU|exe_stage|muxb|y[8]~11_combout  & \CPU|de_reg|ealuc [0])))) # (!\CPU|exe_stage|muxa|y[8]~31_combout  & (\CPU|de_reg|ealuc [2] & 
// ((\CPU|exe_stage|muxb|y[8]~11_combout ) # (!\CPU|de_reg|ealuc [0]))))

	.dataa(\CPU|exe_stage|muxa|y[8]~31_combout ),
	.datab(\CPU|exe_stage|muxb|y[8]~11_combout ),
	.datac(\CPU|de_reg|ealuc [2]),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[8]~208_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[8]~208 .lut_mask = 16'hE8F0;
defparam \CPU|exe_stage|judge_ealu|y[8]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[8]~209 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[8]~209_combout  = (\CPU|exe_stage|judge_ealu|y[8]~208_combout  & ((\CPU|exe_stage|pipe_alu|Add1~16_combout ) # ((\CPU|de_reg|ealuc [0])))) # (!\CPU|exe_stage|judge_ealu|y[8]~208_combout  & 
// (((\CPU|exe_stage|pipe_alu|Add0~16_combout  & !\CPU|de_reg|ealuc [0]))))

	.dataa(\CPU|exe_stage|pipe_alu|Add1~16_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[8]~208_combout ),
	.datac(\CPU|exe_stage|pipe_alu|Add0~16_combout ),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[8]~209_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[8]~209 .lut_mask = 16'hCCB8;
defparam \CPU|exe_stage|judge_ealu|y[8]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[8]~210 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[8]~210_combout  = (\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|ad4|y[8]~12_combout )) # (!\CPU|de_reg|ejal~regout  & (((!\CPU|de_reg|ealuc [1] & \CPU|exe_stage|judge_ealu|y[8]~209_combout ))))

	.dataa(\CPU|de_reg|ejal~regout ),
	.datab(\CPU|exe_stage|ad4|y[8]~12_combout ),
	.datac(\CPU|de_reg|ealuc [1]),
	.datad(\CPU|exe_stage|judge_ealu|y[8]~209_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[8]~210_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[8]~210 .lut_mask = 16'h8D88;
defparam \CPU|exe_stage|judge_ealu|y[8]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~95 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~95_combout  = (\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eimm [31])) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~79_combout )))

	.dataa(vcc),
	.datab(\CPU|de_reg|eimm [31]),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~79_combout ),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~95 .lut_mask = 16'hCCF0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[8]~215 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[8]~215_combout  = (\CPU|exe_stage|judge_ealu|y[14]~214_combout  & ((\CPU|exe_stage|judge_ealu|y[14]~213_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~123_combout ))) # (!\CPU|exe_stage|judge_ealu|y[14]~213_combout  & 
// (\CPU|exe_stage|pipe_alu|s~135_combout )))) # (!\CPU|exe_stage|judge_ealu|y[14]~214_combout  & (((!\CPU|exe_stage|judge_ealu|y[14]~213_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[14]~214_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~135_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~123_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[14]~213_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[8]~215_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[8]~215 .lut_mask = 16'hA0DD;
defparam \CPU|exe_stage|judge_ealu|y[8]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[8]~216 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[8]~216_combout  = (\CPU|de_reg|ealuc [2] & ((\CPU|exe_stage|judge_ealu|y[8]~215_combout  & (\CPU|exe_stage|judge_ealu|y[8]~212_combout )) # (!\CPU|exe_stage|judge_ealu|y[8]~215_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~95_combout ))))) # (!\CPU|de_reg|ealuc [2] & (((\CPU|exe_stage|judge_ealu|y[8]~215_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[8]~212_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~95_combout ),
	.datac(\CPU|de_reg|ealuc [2]),
	.datad(\CPU|exe_stage|judge_ealu|y[8]~215_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[8]~216_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[8]~216 .lut_mask = 16'hAFC0;
defparam \CPU|exe_stage|judge_ealu|y[8]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[8]~218 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[8]~218_combout  = (\CPU|exe_stage|judge_ealu|y[8]~210_combout ) # ((\CPU|exe_stage|judge_ealu|y[14]~217_combout  & \CPU|exe_stage|judge_ealu|y[8]~216_combout ))

	.dataa(\CPU|exe_stage|judge_ealu|y[14]~217_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[8]~210_combout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y[8]~216_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[8]~218_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[8]~218 .lut_mask = 16'hEECC;
defparam \CPU|exe_stage|judge_ealu|y[8]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N29
cycloneii_lcell_ff \CPU|em_reg|malu[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y[8]~218_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [8]));

// Location: LCCOMB_X37_Y23_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~18_combout  = (\CPU|id_stage|data_b|Mux23~17_combout  & (((\CPU|id_stage|rf|register[15][8]~regout ) # (!\CPU|inst_reg|inst [16])))) # (!\CPU|id_stage|data_b|Mux23~17_combout  & (\CPU|id_stage|rf|register[13][8]~regout  & 
// (\CPU|inst_reg|inst [16])))

	.dataa(\CPU|id_stage|data_b|Mux23~17_combout ),
	.datab(\CPU|id_stage|rf|register[13][8]~regout ),
	.datac(\CPU|inst_reg|inst [16]),
	.datad(\CPU|id_stage|rf|register[15][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~18 .lut_mask = 16'hEA4A;
defparam \CPU|id_stage|data_b|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y14_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][8]~regout ));

// Location: LCCOMB_X42_Y14_N6
cycloneii_lcell_comb \CPU|id_stage|rf|register[9][8]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[9][8]~feeder_combout  = \CPU|wb_stage|y[8]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[8]~21_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[9][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[9][8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[9][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y14_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[9][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][8]~regout ));

// Location: LCCOMB_X44_Y14_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~0_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|rf|register[9][8]~regout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & (\CPU|id_stage|rf|register[8][8]~regout )))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[8][8]~regout ),
	.datad(\CPU|id_stage|rf|register[9][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~0 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[10][8]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[10][8]~feeder_combout  = \CPU|wb_stage|y[8]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[8]~21_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[10][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[10][8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[10][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y17_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[10][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][8]~regout ));

// Location: LCCOMB_X44_Y14_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~1_combout  = (\CPU|id_stage|data_b|Mux23~0_combout  & ((\CPU|id_stage|rf|register[11][8]~regout ) # ((!\CPU|inst_reg|inst [17])))) # (!\CPU|id_stage|data_b|Mux23~0_combout  & (((\CPU|inst_reg|inst [17] & 
// \CPU|id_stage|rf|register[10][8]~regout ))))

	.dataa(\CPU|id_stage|rf|register[11][8]~regout ),
	.datab(\CPU|id_stage|data_b|Mux23~0_combout ),
	.datac(\CPU|inst_reg|inst [17]),
	.datad(\CPU|id_stage|rf|register[10][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~1 .lut_mask = 16'hBC8C;
defparam \CPU|id_stage|data_b|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y18_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][8]~regout ));

// Location: LCCOMB_X48_Y18_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~3_combout  = (\CPU|id_stage|data_b|Mux23~2_combout  & (((\CPU|id_stage|rf|register[29][8]~regout )) # (!\CPU|inst_reg|inst [19]))) # (!\CPU|id_stage|data_b|Mux23~2_combout  & (\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[25][8]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux23~2_combout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[29][8]~regout ),
	.datad(\CPU|id_stage|rf|register[25][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~3 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~6_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|rf|register[24][8]~regout ) # ((\CPU|inst_reg|inst [18])))) # (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|rf|register[16][8]~regout  & !\CPU|inst_reg|inst [18]))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[24][8]~regout ),
	.datac(\CPU|id_stage|rf|register[16][8]~regout ),
	.datad(\CPU|inst_reg|inst [18]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~6 .lut_mask = 16'hAAD8;
defparam \CPU|id_stage|data_b|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux23~6_combout  & ((\CPU|id_stage|rf|register[28][8]~regout ))) # (!\CPU|id_stage|data_b|Mux23~6_combout  & (\CPU|id_stage|rf|register[20][8]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux23~6_combout ))))

	.dataa(\CPU|id_stage|rf|register[20][8]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|data_b|Mux23~6_combout ),
	.datad(\CPU|id_stage|rf|register[28][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~7 .lut_mask = 16'hF838;
defparam \CPU|id_stage|data_b|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N6
cycloneii_lcell_comb \CPU|id_stage|rf|register[30][8]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[30][8]~feeder_combout  = \CPU|wb_stage|y[8]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[8]~21_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[30][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[30][8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[30][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y18_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[30][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][8]~regout ));

// Location: LCCOMB_X45_Y18_N20
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~4_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[26][8]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[18][8]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[26][8]~regout ),
	.datad(\CPU|id_stage|rf|register[18][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~4 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux23~4_combout  & (\CPU|id_stage|rf|register[30][8]~regout )) # (!\CPU|id_stage|data_b|Mux23~4_combout  & ((\CPU|id_stage|rf|register[22][8]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux23~4_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[30][8]~regout ),
	.datac(\CPU|id_stage|rf|register[22][8]~regout ),
	.datad(\CPU|id_stage|data_b|Mux23~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~5 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~8_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|data_b|Mux23~5_combout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|data_b|Mux23~7_combout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux23~7_combout ),
	.datad(\CPU|id_stage|data_b|Mux23~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~8 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux23~8_combout  & (\CPU|id_stage|data_b|Mux23~10_combout )) # (!\CPU|id_stage|data_b|Mux23~8_combout  & ((\CPU|id_stage|data_b|Mux23~3_combout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux23~8_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux23~10_combout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux23~3_combout ),
	.datad(\CPU|id_stage|data_b|Mux23~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~11 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[8]~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][8]~regout ));

// Location: LCCOMB_X42_Y15_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~12_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[6][8]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[4][8]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[4][8]~regout ),
	.datad(\CPU|id_stage|rf|register[6][8]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~12 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~13_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux23~12_combout  & ((\CPU|id_stage|rf|register[7][8]~regout ))) # (!\CPU|id_stage|data_b|Mux23~12_combout  & (\CPU|id_stage|rf|register[5][8]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux23~12_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[5][8]~regout ),
	.datac(\CPU|id_stage|rf|register[7][8]~regout ),
	.datad(\CPU|id_stage|data_b|Mux23~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~14_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & (\CPU|id_stage|data_b|Mux6~5_combout )) # (!\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux23~13_combout ))) # 
// (!\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|rf|register[1][8]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|rf|register[1][8]~regout ),
	.datad(\CPU|id_stage|data_b|Mux23~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~15_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux23~14_combout  & (\CPU|id_stage|rf|register[3][8]~regout )) # (!\CPU|id_stage|data_b|Mux23~14_combout  & ((\CPU|id_stage|rf|register[2][8]~regout 
// ))))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux23~14_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|rf|register[3][8]~regout ),
	.datac(\CPU|id_stage|rf|register[2][8]~regout ),
	.datad(\CPU|id_stage|data_b|Mux23~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~15 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~16_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & (\CPU|id_stage|data_b|Mux6~3_combout )) # (!\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux6~3_combout  & (\CPU|id_stage|data_b|Mux23~11_combout )) # 
// (!\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux23~15_combout )))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux23~11_combout ),
	.datad(\CPU|id_stage|data_b|Mux23~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~16 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~19_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux23~16_combout  & (\CPU|id_stage|data_b|Mux23~18_combout )) # (!\CPU|id_stage|data_b|Mux23~16_combout  & ((\CPU|id_stage|data_b|Mux23~1_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~2_combout  & (((\CPU|id_stage|data_b|Mux23~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux23~18_combout ),
	.datac(\CPU|id_stage|data_b|Mux23~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux23~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~20_combout  = (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y[8]~218_combout )) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// ((\CPU|id_stage|data_b|Mux23~19_combout ))))) # (!\CPU|id_stage|data_b|Mux6~1_combout  & (((\CPU|id_stage|fw_instance|fwdb[0]~5_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[8]~218_combout ),
	.datac(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datad(\CPU|id_stage|data_b|Mux23~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23~20 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_b|Mux23~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux23 (
// Equation(s):
// \CPU|id_stage|data_b|Mux23~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux23~20_combout  & (\CPU|mem_stage|mem_io_mux|y[8]~20_combout )) # (!\CPU|id_stage|data_b|Mux23~20_combout  & ((\CPU|em_reg|malu [8]))))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux23~20_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datab(\CPU|mem_stage|mem_io_mux|y[8]~20_combout ),
	.datac(\CPU|em_reg|malu [8]),
	.datad(\CPU|id_stage|data_b|Mux23~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux23~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux23 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cycloneii_lcell_comb \CPU|de_reg|eb[8]~feeder (
// Equation(s):
// \CPU|de_reg|eb[8]~feeder_combout  = \CPU|id_stage|data_b|Mux23~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|data_b|Mux23~combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|eb[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|eb[8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|eb[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N27
cycloneii_lcell_ff \CPU|de_reg|eb[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|eb[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [8]));

// Location: LCFF_X27_Y20_N27
cycloneii_lcell_ff \CPU|em_reg|mb[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [8]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [8]));

// Location: LCCOMB_X34_Y20_N28
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[13]~26 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[13]~26_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [13])

	.dataa(\CPU|em_reg|malu [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[13]~26 .lut_mask = 16'h5500;
defparam \CPU|mem_stage|mem_io_mux|y[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[13]~243 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[13]~243_combout  = (\CPU|exe_stage|muxa|y[13]~27_combout  & ((\CPU|de_reg|ealuc [2]) # ((\CPU|exe_stage|muxb|y[13]~15_combout  & \CPU|de_reg|ealuc [0])))) # (!\CPU|exe_stage|muxa|y[13]~27_combout  & (\CPU|de_reg|ealuc [2] & 
// ((\CPU|exe_stage|muxb|y[13]~15_combout ) # (!\CPU|de_reg|ealuc [0]))))

	.dataa(\CPU|exe_stage|muxa|y[13]~27_combout ),
	.datab(\CPU|exe_stage|muxb|y[13]~15_combout ),
	.datac(\CPU|de_reg|ealuc [2]),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[13]~243_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[13]~243 .lut_mask = 16'hE8F0;
defparam \CPU|exe_stage|judge_ealu|y[13]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[13]~244 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[13]~244_combout  = (\CPU|de_reg|ealuc [0] & (((\CPU|exe_stage|judge_ealu|y[13]~243_combout )))) # (!\CPU|de_reg|ealuc [0] & ((\CPU|exe_stage|judge_ealu|y[13]~243_combout  & (\CPU|exe_stage|pipe_alu|Add1~26_combout )) # 
// (!\CPU|exe_stage|judge_ealu|y[13]~243_combout  & ((\CPU|exe_stage|pipe_alu|Add0~26_combout )))))

	.dataa(\CPU|exe_stage|pipe_alu|Add1~26_combout ),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|pipe_alu|Add0~26_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[13]~243_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[13]~244_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[13]~244 .lut_mask = 16'hEE30;
defparam \CPU|exe_stage|judge_ealu|y[13]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[13]~245 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[13]~245_combout  = (\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|ad4|y[13]~22_combout )) # (!\CPU|de_reg|ejal~regout  & (((!\CPU|de_reg|ealuc [1] & \CPU|exe_stage|judge_ealu|y[13]~244_combout ))))

	.dataa(\CPU|exe_stage|ad4|y[13]~22_combout ),
	.datab(\CPU|de_reg|ealuc [1]),
	.datac(\CPU|de_reg|ejal~regout ),
	.datad(\CPU|exe_stage|judge_ealu|y[13]~244_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[13]~245_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[13]~245 .lut_mask = 16'hA3A0;
defparam \CPU|exe_stage|judge_ealu|y[13]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~43 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~43_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|de_reg|eb [19]))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|de_reg|eb [17]))

	.dataa(\CPU|de_reg|eb [17]),
	.datab(vcc),
	.datac(\CPU|de_reg|eb [19]),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~43 .lut_mask = 16'hF0AA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~44 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~44_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight1~53_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~43_combout )))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~53_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~44 .lut_mask = 16'hD080;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~48 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~48_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~44_combout ) # ((\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|muxb|y[31]~9_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~47_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~44_combout ),
	.datac(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~48 .lut_mask = 16'hFDEC;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[13]~246 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[13]~246_combout  = (\CPU|exe_stage|judge_ealu|y[2]~76_combout  & (((\CPU|exe_stage|judge_ealu|y[2]~75_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~87_combout )))) # (!\CPU|exe_stage|judge_ealu|y[2]~76_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~48_combout ) # ((!\CPU|exe_stage|judge_ealu|y[2]~75_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~76_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~48_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[2]~75_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~87_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[13]~246_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[13]~246 .lut_mask = 16'hE545;
defparam \CPU|exe_stage|judge_ealu|y[13]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[13]~247 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[13]~247_combout  = (\CPU|exe_stage|judge_ealu|y[2]~71_combout  & ((\CPU|exe_stage|judge_ealu|y[13]~246_combout  & (\CPU|exe_stage|muxb|y[31]~8_combout )) # (!\CPU|exe_stage|judge_ealu|y[13]~246_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight1~95_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[2]~71_combout  & (((\CPU|exe_stage|judge_ealu|y[13]~246_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~71_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~95_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[13]~246_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[13]~247_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[13]~247 .lut_mask = 16'hDDA0;
defparam \CPU|exe_stage|judge_ealu|y[13]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[13]~249 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[13]~249_combout  = (\CPU|exe_stage|judge_ealu|y[13]~248_combout  & (((\CPU|exe_stage|judge_ealu|y[13]~247_combout )) # (!\CPU|de_reg|ealuc [2]))) # (!\CPU|exe_stage|judge_ealu|y[13]~248_combout  & (\CPU|de_reg|ealuc [2] & 
// (\CPU|exe_stage|pipe_alu|ShiftRight0~39_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[13]~248_combout ),
	.datab(\CPU|de_reg|ealuc [2]),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~39_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[13]~247_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[13]~249_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[13]~249 .lut_mask = 16'hEA62;
defparam \CPU|exe_stage|judge_ealu|y[13]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[13]~250 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[13]~250_combout  = (\CPU|exe_stage|judge_ealu|y[13]~245_combout ) # ((\CPU|exe_stage|judge_ealu|y[14]~217_combout  & \CPU|exe_stage|judge_ealu|y[13]~249_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|judge_ealu|y[13]~245_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[14]~217_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[13]~249_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[13]~250_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[13]~250 .lut_mask = 16'hFCCC;
defparam \CPU|exe_stage|judge_ealu|y[13]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N19
cycloneii_lcell_ff \CPU|em_reg|malu[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y[13]~250_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [13]));

// Location: LCFF_X35_Y21_N23
cycloneii_lcell_ff \CPU|mw_reg|wmo[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[13]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [13]));

// Location: LCCOMB_X35_Y21_N22
cycloneii_lcell_comb \CPU|wb_stage|y[13]~27 (
// Equation(s):
// \CPU|wb_stage|y[13]~27_combout  = (\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|wmo [13]))) # (!\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|walu [13]))

	.dataa(\CPU|mw_reg|walu [13]),
	.datab(vcc),
	.datac(\CPU|mw_reg|wmo [13]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[13]~27 .lut_mask = 16'hF0AA;
defparam \CPU|wb_stage|y[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y15_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][13]~regout ));

// Location: LCCOMB_X44_Y21_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[15][13]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[15][13]~feeder_combout  = \CPU|wb_stage|y[13]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[13]~27_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[15][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[15][13]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[15][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[15][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][13]~regout ));

// Location: LCCOMB_X44_Y21_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~18_combout  = (\CPU|id_stage|data_b|Mux18~17_combout  & (((\CPU|id_stage|rf|register[15][13]~regout )) # (!\CPU|inst_reg|inst [17]))) # (!\CPU|id_stage|data_b|Mux18~17_combout  & (\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[14][13]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux18~17_combout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[14][13]~regout ),
	.datad(\CPU|id_stage|rf|register[15][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~18 .lut_mask = 16'hEA62;
defparam \CPU|id_stage|data_b|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][13]~regout ));

// Location: LCFF_X42_Y19_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][13]~regout ));

// Location: LCFF_X43_Y21_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][13]~regout ));

// Location: LCCOMB_X42_Y19_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~0 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~0_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[26][13]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[18][13]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[26][13]~regout ),
	.datad(\CPU|id_stage|rf|register[18][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~1_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux18~0_combout  & (\CPU|id_stage|rf|register[30][13]~regout )) # (!\CPU|id_stage|data_b|Mux18~0_combout  & ((\CPU|id_stage|rf|register[22][13]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux18~0_combout ))))

	.dataa(\CPU|id_stage|rf|register[30][13]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[22][13]~regout ),
	.datad(\CPU|id_stage|data_b|Mux18~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~1 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][13]~regout ));

// Location: LCFF_X47_Y18_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][13]~regout ));

// Location: LCFF_X46_Y20_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][13]~regout ));

// Location: LCCOMB_X47_Y18_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & ((\CPU|id_stage|rf|register[21][13]~regout ))) # (!\CPU|inst_reg|inst [18] & 
// (\CPU|id_stage|rf|register[17][13]~regout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[17][13]~regout ),
	.datad(\CPU|id_stage|rf|register[21][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux18~2_combout  & ((\CPU|id_stage|rf|register[29][13]~regout ))) # (!\CPU|id_stage|data_b|Mux18~2_combout  & (\CPU|id_stage|rf|register[25][13]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux18~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[25][13]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[29][13]~regout ),
	.datad(\CPU|id_stage|data_b|Mux18~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~3 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N26
cycloneii_lcell_comb \CPU|id_stage|rf|register[28][13]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[28][13]~feeder_combout  = \CPU|wb_stage|y[13]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[13]~27_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[28][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[28][13]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[28][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[28][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][13]~regout ));

// Location: LCFF_X43_Y22_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][13]~regout ));

// Location: LCFF_X42_Y22_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][13]~regout ));

// Location: LCFF_X43_Y22_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][13]~regout ));

// Location: LCCOMB_X42_Y22_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~4_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[24][13]~regout )) # (!\CPU|inst_reg|inst [19] & 
// ((\CPU|id_stage|rf|register[16][13]~regout )))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[24][13]~regout ),
	.datad(\CPU|id_stage|rf|register[16][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~4 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux18~4_combout  & (\CPU|id_stage|rf|register[28][13]~regout )) # (!\CPU|id_stage|data_b|Mux18~4_combout  & ((\CPU|id_stage|rf|register[20][13]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux18~4_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[28][13]~regout ),
	.datac(\CPU|id_stage|rf|register[20][13]~regout ),
	.datad(\CPU|id_stage|data_b|Mux18~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~5 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~6_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17]) # ((\CPU|id_stage|data_b|Mux18~3_combout )))) # (!\CPU|inst_reg|inst [16] & (!\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux18~5_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux18~3_combout ),
	.datad(\CPU|id_stage|data_b|Mux18~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~6 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_b|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~9_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux18~6_combout  & (\CPU|id_stage|data_b|Mux18~8_combout )) # (!\CPU|id_stage|data_b|Mux18~6_combout  & ((\CPU|id_stage|data_b|Mux18~1_combout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux18~6_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux18~8_combout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux18~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux18~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~9 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y14_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][13]~regout ));

// Location: LCFF_X48_Y14_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][13]~regout ));

// Location: LCCOMB_X47_Y14_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~10_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[10][13]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[8][13]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[8][13]~regout ),
	.datad(\CPU|id_stage|rf|register[10][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~10 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y14_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][13]~regout ));

// Location: LCCOMB_X47_Y14_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~11_combout  = (\CPU|id_stage|data_b|Mux18~10_combout  & (((\CPU|id_stage|rf|register[11][13]~regout ) # (!\CPU|inst_reg|inst [16])))) # (!\CPU|id_stage|data_b|Mux18~10_combout  & (\CPU|id_stage|rf|register[9][13]~regout  & 
// ((\CPU|inst_reg|inst [16]))))

	.dataa(\CPU|id_stage|rf|register[9][13]~regout ),
	.datab(\CPU|id_stage|data_b|Mux18~10_combout ),
	.datac(\CPU|id_stage|rf|register[11][13]~regout ),
	.datad(\CPU|inst_reg|inst [16]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~11 .lut_mask = 16'hE2CC;
defparam \CPU|id_stage|data_b|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][13]~regout ));

// Location: LCFF_X40_Y21_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][13]~regout ));

// Location: LCCOMB_X40_Y21_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~14_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|data_b|Mux6~4_combout )) # (!\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|rf|register[2][13]~regout ))) # 
// (!\CPU|id_stage|data_b|Mux6~4_combout  & (\CPU|id_stage|rf|register[1][13]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[1][13]~regout ),
	.datad(\CPU|id_stage|rf|register[2][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y14_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][13]~regout ));

// Location: LCFF_X40_Y14_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][13]~regout ));

// Location: LCCOMB_X41_Y18_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~12_combout  = (\CPU|inst_reg|inst [17] & (((\CPU|inst_reg|inst [16])))) # (!\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16] & (\CPU|id_stage|rf|register[5][13]~regout )) # (!\CPU|inst_reg|inst [16] & 
// ((\CPU|id_stage|rf|register[4][13]~regout )))))

	.dataa(\CPU|id_stage|rf|register[5][13]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|inst_reg|inst [16]),
	.datad(\CPU|id_stage|rf|register[4][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~12 .lut_mask = 16'hE3E0;
defparam \CPU|id_stage|data_b|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~13_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|id_stage|data_b|Mux18~12_combout  & (\CPU|id_stage|rf|register[7][13]~regout )) # (!\CPU|id_stage|data_b|Mux18~12_combout  & ((\CPU|id_stage|rf|register[6][13]~regout ))))) # 
// (!\CPU|inst_reg|inst [17] & (((\CPU|id_stage|data_b|Mux18~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[7][13]~regout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[6][13]~regout ),
	.datad(\CPU|id_stage|data_b|Mux18~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~13 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~15_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux18~14_combout  & (\CPU|id_stage|rf|register[3][13]~regout )) # (!\CPU|id_stage|data_b|Mux18~14_combout  & ((\CPU|id_stage|data_b|Mux18~13_combout 
// ))))) # (!\CPU|id_stage|data_b|Mux6~5_combout  & (((\CPU|id_stage|data_b|Mux18~14_combout ))))

	.dataa(\CPU|id_stage|rf|register[3][13]~regout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|data_b|Mux18~14_combout ),
	.datad(\CPU|id_stage|data_b|Mux18~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~15 .lut_mask = 16'hBCB0;
defparam \CPU|id_stage|data_b|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~16_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & (((\CPU|id_stage|data_b|Mux6~2_combout )))) # (!\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~2_combout  & (\CPU|id_stage|data_b|Mux18~11_combout )) # 
// (!\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux18~15_combout )))))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux18~11_combout ),
	.datac(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datad(\CPU|id_stage|data_b|Mux18~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~16 .lut_mask = 16'hE5E0;
defparam \CPU|id_stage|data_b|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~19_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux18~16_combout  & (\CPU|id_stage|data_b|Mux18~18_combout )) # (!\CPU|id_stage|data_b|Mux18~16_combout  & ((\CPU|id_stage|data_b|Mux18~9_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~3_combout  & (((\CPU|id_stage|data_b|Mux18~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux18~18_combout ),
	.datac(\CPU|id_stage|data_b|Mux18~9_combout ),
	.datad(\CPU|id_stage|data_b|Mux18~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~20_combout  = (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y[13]~250_combout )) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// ((\CPU|id_stage|data_b|Mux18~19_combout ))))) # (!\CPU|id_stage|data_b|Mux6~1_combout  & (\CPU|id_stage|fw_instance|fwdb[0]~5_combout ))

	.dataa(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datab(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[13]~250_combout ),
	.datad(\CPU|id_stage|data_b|Mux18~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18~20 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux18~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux18~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux18~20_combout  & (\CPU|mem_stage|mem_io_mux|y[13]~26_combout )) # (!\CPU|id_stage|data_b|Mux18~20_combout  & ((\CPU|em_reg|malu [13]))))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux18~20_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datab(\CPU|mem_stage|mem_io_mux|y[13]~26_combout ),
	.datac(\CPU|em_reg|malu [13]),
	.datad(\CPU|id_stage|data_b|Mux18~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux18~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y15_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][13]~regout ));

// Location: LCCOMB_X44_Y13_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[12][13]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[12][13]~feeder_combout  = \CPU|wb_stage|y[13]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[13]~27_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[12][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[12][13]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[12][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y13_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[12][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][13]~regout ));

// Location: LCCOMB_X44_Y15_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~17_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[14][13]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[12][13]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[14][13]~regout ),
	.datad(\CPU|id_stage|rf|register[12][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~17 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~18_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux18~17_combout  & ((\CPU|id_stage|rf|register[15][13]~regout ))) # (!\CPU|id_stage|data_a|Mux18~17_combout  & (\CPU|id_stage|rf|register[13][13]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux18~17_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[13][13]~regout ),
	.datac(\CPU|id_stage|data_a|Mux18~17_combout ),
	.datad(\CPU|id_stage|rf|register[15][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~18 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_a|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~1_combout  = (\CPU|id_stage|data_a|Mux18~0_combout  & ((\CPU|id_stage|rf|register[11][13]~regout ) # ((!\CPU|inst_reg|inst [22])))) # (!\CPU|id_stage|data_a|Mux18~0_combout  & (((\CPU|id_stage|rf|register[10][13]~regout  & 
// \CPU|inst_reg|inst [22]))))

	.dataa(\CPU|id_stage|data_a|Mux18~0_combout ),
	.datab(\CPU|id_stage|rf|register[11][13]~regout ),
	.datac(\CPU|id_stage|rf|register[10][13]~regout ),
	.datad(\CPU|inst_reg|inst [22]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~1 .lut_mask = 16'hD8AA;
defparam \CPU|id_stage|data_a|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][13]~regout ));

// Location: LCCOMB_X40_Y14_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~12_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[6][13]~regout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|rf|register[4][13]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[4][13]~regout ),
	.datad(\CPU|id_stage|rf|register[6][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~12 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~13_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux18~12_combout  & ((\CPU|id_stage|rf|register[7][13]~regout ))) # (!\CPU|id_stage|data_a|Mux18~12_combout  & (\CPU|id_stage|rf|register[5][13]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux18~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[5][13]~regout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[7][13]~regout ),
	.datad(\CPU|id_stage|data_a|Mux18~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~13 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~14_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & (((\CPU|id_stage|data_a|Mux7~3_combout ) # (\CPU|id_stage|data_a|Mux18~13_combout )))) # (!\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|rf|register[1][13]~regout  & 
// (!\CPU|id_stage|data_a|Mux7~3_combout )))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|rf|register[1][13]~regout ),
	.datac(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux18~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~14 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_a|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y18_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[13]~27_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][13]~regout ));

// Location: LCCOMB_X40_Y21_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~15_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux18~14_combout  & ((\CPU|id_stage|rf|register[3][13]~regout ))) # (!\CPU|id_stage|data_a|Mux18~14_combout  & (\CPU|id_stage|rf|register[2][13]~regout 
// )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux18~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|rf|register[2][13]~regout ),
	.datac(\CPU|id_stage|data_a|Mux18~14_combout ),
	.datad(\CPU|id_stage|rf|register[3][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~15 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_a|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~2_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[21][13]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[17][13]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[21][13]~regout ),
	.datad(\CPU|id_stage|rf|register[17][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~2 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux18~2_combout  & ((\CPU|id_stage|rf|register[29][13]~regout ))) # (!\CPU|id_stage|data_a|Mux18~2_combout  & (\CPU|id_stage|rf|register[25][13]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux18~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[25][13]~regout ),
	.datab(\CPU|id_stage|rf|register[29][13]~regout ),
	.datac(\CPU|inst_reg|inst [24]),
	.datad(\CPU|id_stage|data_a|Mux18~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~3 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_a|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~6_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[24][13]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[16][13]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[24][13]~regout ),
	.datad(\CPU|id_stage|rf|register[16][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~6 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux18~6_combout  & ((\CPU|id_stage|rf|register[28][13]~regout ))) # (!\CPU|id_stage|data_a|Mux18~6_combout  & (\CPU|id_stage|rf|register[20][13]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux18~6_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[20][13]~regout ),
	.datac(\CPU|id_stage|data_a|Mux18~6_combout ),
	.datad(\CPU|id_stage|rf|register[28][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~7 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_a|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N2
cycloneii_lcell_comb \CPU|id_stage|rf|register[30][13]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[30][13]~feeder_combout  = \CPU|wb_stage|y[13]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[13]~27_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[30][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[30][13]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[30][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[30][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][13]~regout ));

// Location: LCCOMB_X43_Y21_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~4_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[26][13]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[18][13]~regout )))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[18][13]~regout ),
	.datad(\CPU|id_stage|rf|register[26][13]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~4 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux18~4_combout  & (\CPU|id_stage|rf|register[30][13]~regout )) # (!\CPU|id_stage|data_a|Mux18~4_combout  & ((\CPU|id_stage|rf|register[22][13]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux18~4_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[30][13]~regout ),
	.datac(\CPU|id_stage|rf|register[22][13]~regout ),
	.datad(\CPU|id_stage|data_a|Mux18~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~5 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~8_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|data_a|Mux18~5_combout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|data_a|Mux18~7_combout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux18~7_combout ),
	.datad(\CPU|id_stage|data_a|Mux18~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~8 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux18~8_combout  & (\CPU|id_stage|data_a|Mux18~10_combout )) # (!\CPU|id_stage|data_a|Mux18~8_combout  & ((\CPU|id_stage|data_a|Mux18~3_combout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux18~8_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux18~10_combout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux18~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux18~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~11 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~16_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & (\CPU|id_stage|data_a|Mux7~0_combout )) # (!\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux18~11_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux18~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux18~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux18~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~16 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~19_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux18~16_combout  & (\CPU|id_stage|data_a|Mux18~18_combout )) # (!\CPU|id_stage|data_a|Mux18~16_combout  & ((\CPU|id_stage|data_a|Mux18~1_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~1_combout  & (((\CPU|id_stage|data_a|Mux18~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux18~18_combout ),
	.datac(\CPU|id_stage|data_a|Mux18~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux18~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~20_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[13]~250_combout )) # (!\CPU|id_stage|data_a|Mux7~5_combout ))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|data_a|Mux18~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[13]~250_combout ),
	.datad(\CPU|id_stage|data_a|Mux18~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux18~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux18~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux18~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[13]~26_combout ))) # (!\CPU|id_stage|data_a|Mux18~20_combout  & (\CPU|em_reg|malu [13])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux18~20_combout ))))

	.dataa(\CPU|em_reg|malu [13]),
	.datab(\CPU|mem_stage|mem_io_mux|y[13]~26_combout ),
	.datac(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datad(\CPU|id_stage|data_a|Mux18~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux18~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux18 .lut_mask = 16'hCFA0;
defparam \CPU|id_stage|data_a|Mux18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~7 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~7_combout  = (\CPU|id_stage|data_b|Mux19~combout  & (\CPU|id_stage|data_a|Mux19~combout  & (\CPU|id_stage|data_b|Mux18~combout  $ (!\CPU|id_stage|data_a|Mux18~combout )))) # (!\CPU|id_stage|data_b|Mux19~combout  & 
// (!\CPU|id_stage|data_a|Mux19~combout  & (\CPU|id_stage|data_b|Mux18~combout  $ (!\CPU|id_stage|data_a|Mux18~combout ))))

	.dataa(\CPU|id_stage|data_b|Mux19~combout ),
	.datab(\CPU|id_stage|data_b|Mux18~combout ),
	.datac(\CPU|id_stage|data_a|Mux18~combout ),
	.datad(\CPU|id_stage|data_a|Mux19~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~7 .lut_mask = 16'h8241;
defparam \CPU|id_stage|a_equ_b|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~6 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~6_combout  = (\CPU|id_stage|data_a|Mux21~combout  & (\CPU|id_stage|data_b|Mux21~combout  & (\CPU|id_stage|data_b|Mux20~combout  $ (!\CPU|id_stage|data_a|Mux20~combout )))) # (!\CPU|id_stage|data_a|Mux21~combout  & 
// (!\CPU|id_stage|data_b|Mux21~combout  & (\CPU|id_stage|data_b|Mux20~combout  $ (!\CPU|id_stage|data_a|Mux20~combout ))))

	.dataa(\CPU|id_stage|data_a|Mux21~combout ),
	.datab(\CPU|id_stage|data_b|Mux20~combout ),
	.datac(\CPU|id_stage|data_b|Mux21~combout ),
	.datad(\CPU|id_stage|data_a|Mux20~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~6 .lut_mask = 16'h8421;
defparam \CPU|id_stage|a_equ_b|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~8 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~8_combout  = (\CPU|id_stage|data_b|Mux16~combout  & (\CPU|id_stage|data_a|Mux16~combout  & (\CPU|id_stage|data_b|Mux17~combout  $ (!\CPU|id_stage|data_a|Mux17~combout )))) # (!\CPU|id_stage|data_b|Mux16~combout  & 
// (!\CPU|id_stage|data_a|Mux16~combout  & (\CPU|id_stage|data_b|Mux17~combout  $ (!\CPU|id_stage|data_a|Mux17~combout ))))

	.dataa(\CPU|id_stage|data_b|Mux16~combout ),
	.datab(\CPU|id_stage|data_a|Mux16~combout ),
	.datac(\CPU|id_stage|data_b|Mux17~combout ),
	.datad(\CPU|id_stage|data_a|Mux17~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~8 .lut_mask = 16'h9009;
defparam \CPU|id_stage|a_equ_b|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~9 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~9_combout  = (\CPU|id_stage|a_equ_b|Equal0~5_combout  & (\CPU|id_stage|a_equ_b|Equal0~7_combout  & (\CPU|id_stage|a_equ_b|Equal0~6_combout  & \CPU|id_stage|a_equ_b|Equal0~8_combout )))

	.dataa(\CPU|id_stage|a_equ_b|Equal0~5_combout ),
	.datab(\CPU|id_stage|a_equ_b|Equal0~7_combout ),
	.datac(\CPU|id_stage|a_equ_b|Equal0~6_combout ),
	.datad(\CPU|id_stage|a_equ_b|Equal0~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~9 .lut_mask = 16'h8000;
defparam \CPU|id_stage|a_equ_b|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~16 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~16_combout  = \CPU|id_stage|data_b|Mux5~combout  $ (\CPU|id_stage|data_a|Mux5~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|id_stage|data_b|Mux5~combout ),
	.datad(\CPU|id_stage|data_a|Mux5~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~16 .lut_mask = 16'h0FF0;
defparam \CPU|id_stage|a_equ_b|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~17 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~17_combout  = (\CPU|id_stage|a_equ_b|Equal0~15_combout  & (!\CPU|id_stage|a_equ_b|Equal0~16_combout  & (\CPU|id_stage|data_a|Mux4~combout  $ (!\CPU|id_stage|data_b|Mux4~combout ))))

	.dataa(\CPU|id_stage|a_equ_b|Equal0~15_combout ),
	.datab(\CPU|id_stage|data_a|Mux4~combout ),
	.datac(\CPU|id_stage|a_equ_b|Equal0~16_combout ),
	.datad(\CPU|id_stage|data_b|Mux4~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~17 .lut_mask = 16'h0802;
defparam \CPU|id_stage|a_equ_b|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~18 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~18_combout  = (\CPU|id_stage|data_a|Mux2~combout  & (\CPU|id_stage|data_b|Mux2~combout  & (\CPU|id_stage|data_a|Mux3~combout  $ (!\CPU|id_stage|data_b|Mux3~combout )))) # (!\CPU|id_stage|data_a|Mux2~combout  & 
// (!\CPU|id_stage|data_b|Mux2~combout  & (\CPU|id_stage|data_a|Mux3~combout  $ (!\CPU|id_stage|data_b|Mux3~combout ))))

	.dataa(\CPU|id_stage|data_a|Mux2~combout ),
	.datab(\CPU|id_stage|data_a|Mux3~combout ),
	.datac(\CPU|id_stage|data_b|Mux3~combout ),
	.datad(\CPU|id_stage|data_b|Mux2~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~18 .lut_mask = 16'h8241;
defparam \CPU|id_stage|a_equ_b|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~10 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~10_combout  = (\CPU|id_stage|data_b|Mux14~combout  & (\CPU|id_stage|data_a|Mux14~combout  & (\CPU|id_stage|data_a|Mux15~combout  $ (!\CPU|id_stage|data_b|Mux15~combout )))) # (!\CPU|id_stage|data_b|Mux14~combout  & 
// (!\CPU|id_stage|data_a|Mux14~combout  & (\CPU|id_stage|data_a|Mux15~combout  $ (!\CPU|id_stage|data_b|Mux15~combout ))))

	.dataa(\CPU|id_stage|data_b|Mux14~combout ),
	.datab(\CPU|id_stage|data_a|Mux15~combout ),
	.datac(\CPU|id_stage|data_a|Mux14~combout ),
	.datad(\CPU|id_stage|data_b|Mux15~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~10 .lut_mask = 16'h8421;
defparam \CPU|id_stage|a_equ_b|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N2
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~11 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~11_combout  = (\CPU|id_stage|data_b|Mux12~combout  & (\CPU|id_stage|data_a|Mux12~combout  & (\CPU|id_stage|data_a|Mux13~combout  $ (!\CPU|id_stage|data_b|Mux13~combout )))) # (!\CPU|id_stage|data_b|Mux12~combout  & 
// (!\CPU|id_stage|data_a|Mux12~combout  & (\CPU|id_stage|data_a|Mux13~combout  $ (!\CPU|id_stage|data_b|Mux13~combout ))))

	.dataa(\CPU|id_stage|data_b|Mux12~combout ),
	.datab(\CPU|id_stage|data_a|Mux13~combout ),
	.datac(\CPU|id_stage|data_a|Mux12~combout ),
	.datad(\CPU|id_stage|data_b|Mux13~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~11 .lut_mask = 16'h8421;
defparam \CPU|id_stage|a_equ_b|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~12 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~12_combout  = (\CPU|id_stage|data_b|Mux10~combout  & (\CPU|id_stage|data_a|Mux10~combout  & (\CPU|id_stage|data_a|Mux11~combout  $ (!\CPU|id_stage|data_b|Mux11~combout )))) # (!\CPU|id_stage|data_b|Mux10~combout  & 
// (!\CPU|id_stage|data_a|Mux10~combout  & (\CPU|id_stage|data_a|Mux11~combout  $ (!\CPU|id_stage|data_b|Mux11~combout ))))

	.dataa(\CPU|id_stage|data_b|Mux10~combout ),
	.datab(\CPU|id_stage|data_a|Mux11~combout ),
	.datac(\CPU|id_stage|data_a|Mux10~combout ),
	.datad(\CPU|id_stage|data_b|Mux11~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~12 .lut_mask = 16'h8421;
defparam \CPU|id_stage|a_equ_b|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~14 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~14_combout  = (\CPU|id_stage|a_equ_b|Equal0~13_combout  & (\CPU|id_stage|a_equ_b|Equal0~10_combout  & (\CPU|id_stage|a_equ_b|Equal0~11_combout  & \CPU|id_stage|a_equ_b|Equal0~12_combout )))

	.dataa(\CPU|id_stage|a_equ_b|Equal0~13_combout ),
	.datab(\CPU|id_stage|a_equ_b|Equal0~10_combout ),
	.datac(\CPU|id_stage|a_equ_b|Equal0~11_combout ),
	.datad(\CPU|id_stage|a_equ_b|Equal0~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~14 .lut_mask = 16'h8000;
defparam \CPU|id_stage|a_equ_b|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~20 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~20_combout  = (\CPU|id_stage|a_equ_b|Equal0~19_combout  & (\CPU|id_stage|a_equ_b|Equal0~17_combout  & (\CPU|id_stage|a_equ_b|Equal0~18_combout  & \CPU|id_stage|a_equ_b|Equal0~14_combout )))

	.dataa(\CPU|id_stage|a_equ_b|Equal0~19_combout ),
	.datab(\CPU|id_stage|a_equ_b|Equal0~17_combout ),
	.datac(\CPU|id_stage|a_equ_b|Equal0~18_combout ),
	.datad(\CPU|id_stage|a_equ_b|Equal0~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~20 .lut_mask = 16'h8000;
defparam \CPU|id_stage|a_equ_b|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~3 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~3_combout  = (\CPU|id_stage|data_a|Mux25~combout  & (\CPU|id_stage|data_b|Mux25~combout  & (\CPU|id_stage|data_a|Mux24~combout  $ (!\CPU|id_stage|data_b|Mux24~combout )))) # (!\CPU|id_stage|data_a|Mux25~combout  & 
// (!\CPU|id_stage|data_b|Mux25~combout  & (\CPU|id_stage|data_a|Mux24~combout  $ (!\CPU|id_stage|data_b|Mux24~combout ))))

	.dataa(\CPU|id_stage|data_a|Mux25~combout ),
	.datab(\CPU|id_stage|data_a|Mux24~combout ),
	.datac(\CPU|id_stage|data_b|Mux25~combout ),
	.datad(\CPU|id_stage|data_b|Mux24~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~3 .lut_mask = 16'h8421;
defparam \CPU|id_stage|a_equ_b|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~1 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~1_combout  = (\CPU|id_stage|data_a|Mux28~21_combout  & (\CPU|id_stage|data_b|Mux28~combout  & (\CPU|id_stage|data_b|Mux29~21_combout  $ (!\CPU|id_stage|data_a|Mux29~combout )))) # (!\CPU|id_stage|data_a|Mux28~21_combout  & 
// (!\CPU|id_stage|data_b|Mux28~combout  & (\CPU|id_stage|data_b|Mux29~21_combout  $ (!\CPU|id_stage|data_a|Mux29~combout ))))

	.dataa(\CPU|id_stage|data_a|Mux28~21_combout ),
	.datab(\CPU|id_stage|data_b|Mux28~combout ),
	.datac(\CPU|id_stage|data_b|Mux29~21_combout ),
	.datad(\CPU|id_stage|data_a|Mux29~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~1 .lut_mask = 16'h9009;
defparam \CPU|id_stage|a_equ_b|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~2 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~2_combout  = (\CPU|id_stage|data_a|Mux27~combout  & (\CPU|id_stage|data_b|Mux27~combout  & (\CPU|id_stage|data_b|Mux26~combout  $ (!\CPU|id_stage|data_a|Mux26~combout )))) # (!\CPU|id_stage|data_a|Mux27~combout  & 
// (!\CPU|id_stage|data_b|Mux27~combout  & (\CPU|id_stage|data_b|Mux26~combout  $ (!\CPU|id_stage|data_a|Mux26~combout ))))

	.dataa(\CPU|id_stage|data_a|Mux27~combout ),
	.datab(\CPU|id_stage|data_b|Mux26~combout ),
	.datac(\CPU|id_stage|data_b|Mux27~combout ),
	.datad(\CPU|id_stage|data_a|Mux26~combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~2 .lut_mask = 16'h8421;
defparam \CPU|id_stage|a_equ_b|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneii_lcell_comb \CPU|id_stage|a_equ_b|Equal0~4 (
// Equation(s):
// \CPU|id_stage|a_equ_b|Equal0~4_combout  = (\CPU|id_stage|a_equ_b|Equal0~0_combout  & (\CPU|id_stage|a_equ_b|Equal0~3_combout  & (\CPU|id_stage|a_equ_b|Equal0~1_combout  & \CPU|id_stage|a_equ_b|Equal0~2_combout )))

	.dataa(\CPU|id_stage|a_equ_b|Equal0~0_combout ),
	.datab(\CPU|id_stage|a_equ_b|Equal0~3_combout ),
	.datac(\CPU|id_stage|a_equ_b|Equal0~1_combout ),
	.datad(\CPU|id_stage|a_equ_b|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|a_equ_b|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|a_equ_b|Equal0~4 .lut_mask = 16'h8000;
defparam \CPU|id_stage|a_equ_b|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneii_lcell_comb \CPU|id_stage|cu|pcsource~0 (
// Equation(s):
// \CPU|id_stage|cu|pcsource~0_combout  = \CPU|inst_reg|inst [26] $ (((\CPU|id_stage|a_equ_b|Equal0~9_combout  & (\CPU|id_stage|a_equ_b|Equal0~20_combout  & \CPU|id_stage|a_equ_b|Equal0~4_combout ))))

	.dataa(\CPU|inst_reg|inst [26]),
	.datab(\CPU|id_stage|a_equ_b|Equal0~9_combout ),
	.datac(\CPU|id_stage|a_equ_b|Equal0~20_combout ),
	.datad(\CPU|id_stage|a_equ_b|Equal0~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|pcsource~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|pcsource~0 .lut_mask = 16'h6AAA;
defparam \CPU|id_stage|cu|pcsource~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneii_lcell_comb \CPU|id_stage|cu|if_flush (
// Equation(s):
// \CPU|id_stage|cu|if_flush~combout  = (\CPU|id_stage|cu|i_j~0_combout ) # ((\CPU|id_stage|cu|i_jr~combout ) # ((\CPU|id_stage|cu|comb~5_combout  & \CPU|id_stage|cu|pcsource~0_combout )))

	.dataa(\CPU|id_stage|cu|comb~5_combout ),
	.datab(\CPU|id_stage|cu|i_j~0_combout ),
	.datac(\CPU|id_stage|cu|i_jr~combout ),
	.datad(\CPU|id_stage|cu|pcsource~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|if_flush~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|if_flush .lut_mask = 16'hFEFC;
defparam \CPU|id_stage|cu|if_flush .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N2
cycloneii_lcell_comb \CPU|inst_reg|inst[0]~26 (
// Equation(s):
// \CPU|inst_reg|inst[0]~26_combout  = (!\CPU|id_stage|cu|if_flush~combout  & ((\CPU|id_stage|fw_instance|always0~0_combout  & (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [0])) # (!\CPU|id_stage|fw_instance|always0~0_combout  
// & ((\CPU|inst_reg|inst [0])))))

	.dataa(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datab(\CPU|id_stage|cu|if_flush~combout ),
	.datac(\CPU|inst_reg|inst [0]),
	.datad(\CPU|id_stage|fw_instance|always0~0_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst[0]~26 .lut_mask = 16'h2230;
defparam \CPU|inst_reg|inst[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N3
cycloneii_lcell_ff \CPU|inst_reg|inst[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst[0]~26_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [0]));

// Location: LCCOMB_X33_Y22_N4
cycloneii_lcell_comb \CPU|id_stage|cu|aluc[2]~1 (
// Equation(s):
// \CPU|id_stage|cu|aluc[2]~1_combout  = (\CPU|id_stage|cu|comb~6_combout  & ((\CPU|inst_reg|inst [0] & (\CPU|inst_reg|inst [2])) # (!\CPU|inst_reg|inst [0] & (!\CPU|inst_reg|inst [2] & \CPU|inst_reg|inst [1]))))

	.dataa(\CPU|id_stage|cu|comb~6_combout ),
	.datab(\CPU|inst_reg|inst [0]),
	.datac(\CPU|inst_reg|inst [2]),
	.datad(\CPU|inst_reg|inst [1]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|aluc[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|aluc[2]~1 .lut_mask = 16'h8280;
defparam \CPU|id_stage|cu|aluc[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N16
cycloneii_lcell_comb \CPU|id_stage|cu|aluc[2]~0 (
// Equation(s):
// \CPU|id_stage|cu|aluc[2]~0_combout  = (\CPU|id_stage|cu|comb~5_combout ) # ((\CPU|id_stage|cu|comb~0_combout  & (\CPU|inst_reg|inst [26] & !\CPU|inst_reg|inst [27])))

	.dataa(\CPU|id_stage|cu|comb~0_combout ),
	.datab(\CPU|inst_reg|inst [26]),
	.datac(\CPU|id_stage|cu|comb~5_combout ),
	.datad(\CPU|inst_reg|inst [27]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|aluc[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|aluc[2]~0 .lut_mask = 16'hF0F8;
defparam \CPU|id_stage|cu|aluc[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N6
cycloneii_lcell_comb \CPU|id_stage|cu|aluc[2]~2 (
// Equation(s):
// \CPU|id_stage|cu|aluc[2]~2_combout  = (\CPU|id_stage|cu|aluc[2]~1_combout ) # ((\CPU|id_stage|cu|aluc[2]~0_combout ) # ((\CPU|id_stage|cu|comb~3_combout  & \CPU|inst_reg|inst [1])))

	.dataa(\CPU|id_stage|cu|comb~3_combout ),
	.datab(\CPU|id_stage|cu|aluc[2]~1_combout ),
	.datac(\CPU|id_stage|cu|aluc[2]~0_combout ),
	.datad(\CPU|inst_reg|inst [1]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|aluc[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|aluc[2]~2 .lut_mask = 16'hFEFC;
defparam \CPU|id_stage|cu|aluc[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N7
cycloneii_lcell_ff \CPU|de_reg|ealuc[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|cu|aluc[2]~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ealuc [2]));

// Location: LCCOMB_X31_Y17_N4
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[4]~49 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[4]~49_combout  = (\CPU|de_reg|ealuc [1] & ((\CPU|de_reg|ealuc [2] & (\CPU|de_reg|ealuc [3] & !\CPU|de_reg|ealuc [0])) # (!\CPU|de_reg|ealuc [2] & ((\CPU|de_reg|ealuc [0])))))

	.dataa(\CPU|de_reg|ealuc [3]),
	.datab(\CPU|de_reg|ealuc [2]),
	.datac(\CPU|de_reg|ealuc [1]),
	.datad(\CPU|de_reg|ealuc [0]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[4]~49 .lut_mask = 16'h3080;
defparam \CPU|exe_stage|judge_ealu|y[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[4]~50 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[4]~50_combout  = (\CPU|exe_stage|judge_ealu|y[6]~28_combout  & (((!\CPU|de_reg|ealuc [3] & \CPU|exe_stage|judge_ealu|y[6]~19_combout )) # (!\CPU|exe_stage|judge_ealu|y[4]~49_combout )))

	.dataa(\CPU|de_reg|ealuc [3]),
	.datab(\CPU|exe_stage|judge_ealu|y[4]~49_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~28_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[4]~50 .lut_mask = 16'h7030;
defparam \CPU|exe_stage|judge_ealu|y[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~34 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~34_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~9_combout  & !\CPU|exe_stage|muxa|y[3]~3_combout )))

	.dataa(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datab(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~9_combout ),
	.datad(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~34 .lut_mask = 16'h0020;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~37 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~37_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~34_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~36_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~36_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~34_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~37 .lut_mask = 16'hECEC;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|Add31~12 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|Add31~12_combout  = !\CPU|exe_stage|pipe_alu|Add31~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|exe_stage|pipe_alu|Add31~11 ),
	.combout(\CPU|exe_stage|pipe_alu|Add31~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|Add31~12 .lut_mask = 16'h0F0F;
defparam \CPU|exe_stage|pipe_alu|Add31~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[5]~53 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[5]~53_combout  = (\CPU|exe_stage|judge_ealu|y[4]~49_combout  & (((!\CPU|exe_stage|judge_ealu|y[6]~28_combout  & \CPU|exe_stage|pipe_alu|Add31~12_combout )))) # (!\CPU|exe_stage|judge_ealu|y[4]~49_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[5]~52_combout ) # ((\CPU|exe_stage|judge_ealu|y[6]~28_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[5]~52_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[4]~49_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~28_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add31~12_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[5]~53 .lut_mask = 16'h3E32;
defparam \CPU|exe_stage|judge_ealu|y[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[5]~54 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[5]~54_combout  = (\CPU|exe_stage|judge_ealu|y[4]~50_combout  & ((\CPU|exe_stage|judge_ealu|y[5]~53_combout  & (\CPU|exe_stage|judge_ealu|y[5]~48_combout )) # (!\CPU|exe_stage|judge_ealu|y[5]~53_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftLeft0~37_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[4]~50_combout  & (((\CPU|exe_stage|judge_ealu|y[5]~53_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[5]~48_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[4]~50_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~37_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[5]~53_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[5]~54 .lut_mask = 16'hBBC0;
defparam \CPU|exe_stage|judge_ealu|y[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N16
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[5]~55 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[5]~55_combout  = (\CPU|de_reg|ejal~regout  & ((\CPU|exe_stage|ad4|y[5]~6_combout ))) # (!\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|judge_ealu|y[5]~54_combout ))

	.dataa(vcc),
	.datab(\CPU|de_reg|ejal~regout ),
	.datac(\CPU|exe_stage|judge_ealu|y[5]~54_combout ),
	.datad(\CPU|exe_stage|ad4|y[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[5]~55 .lut_mask = 16'hFC30;
defparam \CPU|exe_stage|judge_ealu|y[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N17
cycloneii_lcell_ff \CPU|em_reg|malu[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|exe_stage|judge_ealu|y[5]~55_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [5]));

// Location: LCCOMB_X38_Y19_N14
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[6]~5 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[6]~5_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|em_reg|malu [7]),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[6]~5 .lut_mask = 16'h0F00;
defparam \CPU|mem_stage|mem_io_mux|y[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~17_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[14][6]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[12][6]~regout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[12][6]~regout ),
	.datad(\CPU|id_stage|rf|register[14][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~17 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~18_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux25~17_combout  & ((\CPU|id_stage|rf|register[15][6]~regout ))) # (!\CPU|id_stage|data_a|Mux25~17_combout  & (\CPU|id_stage|rf|register[13][6]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|data_a|Mux25~17_combout ))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|data_a|Mux25~17_combout ),
	.datac(\CPU|id_stage|rf|register[13][6]~regout ),
	.datad(\CPU|id_stage|rf|register[15][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~18 .lut_mask = 16'hEC64;
defparam \CPU|id_stage|data_a|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y15_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][6]~regout ));

// Location: LCFF_X45_Y15_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][6]~regout ));

// Location: LCCOMB_X47_Y15_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[8][6]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[8][6]~feeder_combout  = \CPU|wb_stage|y[6]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[6]~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[8][6]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y15_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[8][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][6]~regout ));

// Location: LCCOMB_X46_Y15_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~0_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[9][6]~regout ) # ((\CPU|inst_reg|inst [22])))) # (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|rf|register[8][6]~regout  & !\CPU|inst_reg|inst [22]))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[9][6]~regout ),
	.datac(\CPU|id_stage|rf|register[8][6]~regout ),
	.datad(\CPU|inst_reg|inst [22]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~0 .lut_mask = 16'hAAD8;
defparam \CPU|id_stage|data_a|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y15_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][6]~regout ));

// Location: LCCOMB_X45_Y15_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~1_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux25~0_combout  & ((\CPU|id_stage|rf|register[11][6]~regout ))) # (!\CPU|id_stage|data_a|Mux25~0_combout  & (\CPU|id_stage|rf|register[10][6]~regout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux25~0_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[10][6]~regout ),
	.datac(\CPU|id_stage|data_a|Mux25~0_combout ),
	.datad(\CPU|id_stage|rf|register[11][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~1 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_a|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y15_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][6]~regout ));

// Location: LCCOMB_X42_Y15_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~12_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[6][6]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[4][6]~regout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[4][6]~regout ),
	.datad(\CPU|id_stage|rf|register[6][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~12 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~13_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux25~12_combout  & (\CPU|id_stage|rf|register[7][6]~regout )) # (!\CPU|id_stage|data_a|Mux25~12_combout  & ((\CPU|id_stage|rf|register[5][6]~regout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux25~12_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[7][6]~regout ),
	.datac(\CPU|id_stage|rf|register[5][6]~regout ),
	.datad(\CPU|id_stage|data_a|Mux25~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~13 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~14_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & (((\CPU|id_stage|data_a|Mux7~3_combout ) # (\CPU|id_stage|data_a|Mux25~13_combout )))) # (!\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|rf|register[1][6]~regout  & 
// (!\CPU|id_stage|data_a|Mux7~3_combout )))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|rf|register[1][6]~regout ),
	.datac(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux25~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~14 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_a|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~15_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux25~14_combout  & (\CPU|id_stage|rf|register[3][6]~regout )) # (!\CPU|id_stage|data_a|Mux25~14_combout  & ((\CPU|id_stage|rf|register[2][6]~regout 
// ))))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux25~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|rf|register[3][6]~regout ),
	.datac(\CPU|id_stage|rf|register[2][6]~regout ),
	.datad(\CPU|id_stage|data_a|Mux25~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~15 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][6]~regout ));

// Location: LCCOMB_X48_Y21_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~9_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][6]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[19][6]~regout )))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[19][6]~regout ),
	.datad(\CPU|id_stage|rf|register[23][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~9 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~10_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux25~9_combout  & (\CPU|id_stage|rf|register[31][6]~regout )) # (!\CPU|id_stage|data_a|Mux25~9_combout  & ((\CPU|id_stage|rf|register[27][6]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux25~9_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[31][6]~regout ),
	.datac(\CPU|id_stage|rf|register[27][6]~regout ),
	.datad(\CPU|id_stage|data_a|Mux25~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~10 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~6_combout  = (\CPU|inst_reg|inst [23] & (((\CPU|inst_reg|inst [24])))) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[24][6]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[16][6]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[24][6]~regout ),
	.datac(\CPU|id_stage|rf|register[16][6]~regout ),
	.datad(\CPU|inst_reg|inst [24]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~6 .lut_mask = 16'hEE50;
defparam \CPU|id_stage|data_a|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~7_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux25~6_combout  & ((\CPU|id_stage|rf|register[28][6]~regout ))) # (!\CPU|id_stage|data_a|Mux25~6_combout  & (\CPU|id_stage|rf|register[20][6]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux25~6_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[20][6]~regout ),
	.datac(\CPU|id_stage|rf|register[28][6]~regout ),
	.datad(\CPU|id_stage|data_a|Mux25~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~7 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~4_combout  = (\CPU|inst_reg|inst [24] & (((\CPU|inst_reg|inst [23]) # (\CPU|id_stage|rf|register[26][6]~regout )))) # (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[18][6]~regout  & (!\CPU|inst_reg|inst [23])))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[18][6]~regout ),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|id_stage|rf|register[26][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~4 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_a|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux25~4_combout  & (\CPU|id_stage|rf|register[30][6]~regout )) # (!\CPU|id_stage|data_a|Mux25~4_combout  & ((\CPU|id_stage|rf|register[22][6]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux25~4_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[30][6]~regout ),
	.datac(\CPU|id_stage|rf|register[22][6]~regout ),
	.datad(\CPU|id_stage|data_a|Mux25~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~5 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~8_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux25~5_combout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|data_a|Mux25~7_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux25~7_combout ),
	.datad(\CPU|id_stage|data_a|Mux25~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~8 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y16_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][6]~regout ));

// Location: LCFF_X47_Y16_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][6]~regout ));

// Location: LCFF_X47_Y16_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][6]~regout ));

// Location: LCFF_X48_Y16_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[6]~5_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][6]~regout ));

// Location: LCCOMB_X47_Y16_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[21][6]~regout ))) # (!\CPU|inst_reg|inst [23] & 
// (\CPU|id_stage|rf|register[17][6]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[17][6]~regout ),
	.datad(\CPU|id_stage|rf|register[21][6]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux25~2_combout  & ((\CPU|id_stage|rf|register[29][6]~regout ))) # (!\CPU|id_stage|data_a|Mux25~2_combout  & (\CPU|id_stage|rf|register[25][6]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux25~2_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[25][6]~regout ),
	.datac(\CPU|id_stage|rf|register[29][6]~regout ),
	.datad(\CPU|id_stage|data_a|Mux25~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~3 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux25~8_combout  & (\CPU|id_stage|data_a|Mux25~10_combout )) # (!\CPU|id_stage|data_a|Mux25~8_combout  & ((\CPU|id_stage|data_a|Mux25~3_combout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux25~8_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|data_a|Mux25~10_combout ),
	.datac(\CPU|id_stage|data_a|Mux25~8_combout ),
	.datad(\CPU|id_stage|data_a|Mux25~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~11 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~16_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & (\CPU|id_stage|data_a|Mux7~0_combout )) # (!\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux25~11_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux25~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux25~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux25~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~16 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~19_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux25~16_combout  & (\CPU|id_stage|data_a|Mux25~18_combout )) # (!\CPU|id_stage|data_a|Mux25~16_combout  & ((\CPU|id_stage|data_a|Mux25~1_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~1_combout  & (((\CPU|id_stage|data_a|Mux25~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux25~18_combout ),
	.datac(\CPU|id_stage|data_a|Mux25~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux25~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~20_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y [6])) # (!\CPU|id_stage|data_a|Mux7~5_combout ))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|data_a|Mux25~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y [6]),
	.datad(\CPU|id_stage|data_a|Mux25~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux25~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux25 (
// Equation(s):
// \CPU|id_stage|data_a|Mux25~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux25~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[6]~5_combout ))) # (!\CPU|id_stage|data_a|Mux25~20_combout  & (\CPU|em_reg|malu [6])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux25~20_combout ))))

	.dataa(\CPU|em_reg|malu [6]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[6]~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux25~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux25~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux25 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux25~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux25~1_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (\CPU|id_stage|bpc[6]~8_combout  & ((!\CPU|if_stage|nextpc|Mux25~0_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|inst_reg|inst [4]) # 
// (\CPU|if_stage|nextpc|Mux25~0_combout ))))

	.dataa(\CPU|id_stage|bpc[6]~8_combout ),
	.datab(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datac(\CPU|inst_reg|inst [4]),
	.datad(\CPU|if_stage|nextpc|Mux25~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux25~1 .lut_mask = 16'h33B8;
defparam \CPU|if_stage|nextpc|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux25~2 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux25~2_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux25~1_combout  & ((!\CPU|id_stage|data_a|Mux25~combout ))) # (!\CPU|if_stage|nextpc|Mux25~1_combout  & (!\CPU|if_stage|p4|y[6]~8_combout )))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux25~1_combout ))))

	.dataa(\CPU|if_stage|p4|y[6]~8_combout ),
	.datab(\CPU|id_stage|data_a|Mux25~combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux25~1_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux25~2 .lut_mask = 16'h305F;
defparam \CPU|if_stage|nextpc|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N7
cycloneii_lcell_ff \CPU|prog_cnt|test|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux25~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [6]));

// Location: LCCOMB_X33_Y21_N18
cycloneii_lcell_comb \CPU|inst_reg|dpc4[6]~1 (
// Equation(s):
// \CPU|inst_reg|dpc4[6]~1_combout  = !\CPU|if_stage|p4|y[6]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|if_stage|p4|y[6]~8_combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|dpc4[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|dpc4[6]~1 .lut_mask = 16'h00FF;
defparam \CPU|inst_reg|dpc4[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N19
cycloneii_lcell_ff \CPU|inst_reg|dpc4[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[6]~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [6]));

// Location: LCCOMB_X33_Y21_N24
cycloneii_lcell_comb \CPU|de_reg|epc4[6]~1 (
// Equation(s):
// \CPU|de_reg|epc4[6]~1_combout  = !\CPU|inst_reg|dpc4 [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [6]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[6]~1 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N25
cycloneii_lcell_ff \CPU|de_reg|epc4[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[6]~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [6]));

// Location: LCCOMB_X30_Y22_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[7]~36 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[7]~36_combout  = (\CPU|exe_stage|judge_ealu|y[6]~30_combout  & (((\CPU|exe_stage|ad4|y[7]~10_combout  & !\CPU|exe_stage|judge_ealu|y[6]~29_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~30_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[7]~35_combout ) # ((\CPU|exe_stage|judge_ealu|y[6]~29_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[7]~35_combout ),
	.datab(\CPU|exe_stage|ad4|y[7]~10_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~30_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~29_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[7]~36 .lut_mask = 16'h0FCA;
defparam \CPU|exe_stage|judge_ealu|y[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~31 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~31_combout  = (\CPU|exe_stage|judge_ealu|y[6]~29_combout  & (((!\CPU|de_reg|ealuc [3] & \CPU|exe_stage|judge_ealu|y[6]~19_combout )) # (!\CPU|exe_stage|judge_ealu|y[6]~30_combout )))

	.dataa(\CPU|de_reg|ealuc [3]),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~29_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~30_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~31 .lut_mask = 16'h4C0C;
defparam \CPU|exe_stage|judge_ealu|y[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~25 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~25_combout  = (!\CPU|exe_stage|muxa|y[3]~3_combout  & ((\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight1~22_combout )) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight1~24_combout )))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~22_combout ),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~24_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~25 .lut_mask = 16'h0B08;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~88 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~88_combout  = (\CPU|de_reg|ealuimm~regout  & (((\CPU|de_reg|eimm [31])))) # (!\CPU|de_reg|ealuimm~regout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~26_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight1~25_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~26_combout ),
	.datab(\CPU|de_reg|ealuimm~regout ),
	.datac(\CPU|de_reg|eimm [31]),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~25_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~88 .lut_mask = 16'hF3E2;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~28 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~28_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[9]~12_combout ))) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[7]~7_combout ))

	.dataa(\CPU|exe_stage|muxb|y[7]~7_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[9]~12_combout ),
	.datad(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~28 .lut_mask = 16'hF0AA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~29 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~29_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight1~27_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~28_combout )))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~27_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~28_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~29 .lut_mask = 16'hF5A0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~37 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~37_combout  = (\CPU|exe_stage|muxa|y[1]~1_combout  & (((\CPU|de_reg|eb [18] & \CPU|exe_stage|pipe_alu|ShiftRight1~35_combout )) # (!\CPU|exe_stage|pipe_alu|ShiftRight1~36_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~36_combout ),
	.datab(\CPU|de_reg|eb [18]),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~35_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~37 .lut_mask = 16'hD050;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~38 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~38_combout  = (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|muxb|y[16]~17_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxb|y[15]~18_combout 
// )))))

	.dataa(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datab(\CPU|exe_stage|muxb|y[16]~17_combout ),
	.datac(\CPU|exe_stage|muxb|y[15]~18_combout ),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~38 .lut_mask = 16'h4450;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~22 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~22_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~21_combout ) # ((!\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~37_combout ) # (\CPU|exe_stage|pipe_alu|ShiftRight1~38_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight0~21_combout ),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~37_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~38_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~22 .lut_mask = 16'hBBBA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~21 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~21_combout  = (\CPU|exe_stage|judge_ealu|y[6]~19_combout  & (\CPU|exe_stage|muxa|y[3]~3_combout )) # (!\CPU|exe_stage|judge_ealu|y[6]~19_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout )))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~26_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~21 .lut_mask = 16'hCCF0;
defparam \CPU|exe_stage|judge_ealu|y[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~27 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~27_combout  = (!\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxa|y[3]~3_combout  & (!\CPU|exe_stage|muxa|y[2]~2_combout  & !\CPU|exe_stage|muxa|y[0]~0_combout )))

	.dataa(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datab(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datac(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~27 .lut_mask = 16'h0004;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~17 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~17_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~20_combout ) # ((\CPU|exe_stage|muxa|y[1]~1_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~21_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~20_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~17 .lut_mask = 16'hC8C0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~19 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~19_combout  = (\CPU|exe_stage|muxb|y[31]~9_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~17_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~24_combout )))

	.dataa(\CPU|exe_stage|muxb|y[31]~9_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~17_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~18_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~24_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~19 .lut_mask = 16'hFEEE;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~20 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~20_combout  = (\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~27_combout  & (\CPU|exe_stage|muxb|y[31]~8_combout ))) # (!\CPU|exe_stage|muxa|y[3]~3_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~19_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftLeft0~27_combout  & \CPU|exe_stage|muxb|y[31]~8_combout ))))

	.dataa(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~27_combout ),
	.datac(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~20 .lut_mask = 16'hD5C0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[7]~23 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[7]~23_combout  = (\CPU|exe_stage|judge_ealu|y[6]~22_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~22_combout ) # ((!\CPU|exe_stage|judge_ealu|y[6]~21_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~22_combout  & 
// (((\CPU|exe_stage|judge_ealu|y[6]~21_combout  & \CPU|exe_stage|pipe_alu|ShiftRight0~20_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[6]~22_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~22_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~21_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[7]~23 .lut_mask = 16'hDA8A;
defparam \CPU|exe_stage|judge_ealu|y[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[7]~24 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[7]~24_combout  = (\CPU|exe_stage|judge_ealu|y[6]~20_combout  & (((\CPU|exe_stage|judge_ealu|y[7]~23_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~20_combout  & ((\CPU|exe_stage|judge_ealu|y[7]~23_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight1~31_combout )) # (!\CPU|exe_stage|judge_ealu|y[7]~23_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~29_combout )))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~31_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~29_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~20_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[7]~23_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[7]~24 .lut_mask = 16'hFA0C;
defparam \CPU|exe_stage|judge_ealu|y[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[7]~26 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[7]~26_combout  = (\CPU|exe_stage|judge_ealu|y[6]~25_combout  & (((\CPU|exe_stage|judge_ealu|y[7]~24_combout  & \CPU|exe_stage|judge_ealu|y[6]~284_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~25_combout  & 
// ((\CPU|exe_stage|pipe_alu|s~128_combout ) # ((!\CPU|exe_stage|judge_ealu|y[6]~284_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|s~128_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~25_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[7]~24_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[6]~284_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[7]~26 .lut_mask = 16'hE233;
defparam \CPU|exe_stage|judge_ealu|y[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[7]~27 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[7]~27_combout  = (\CPU|exe_stage|judge_ealu|y[6]~283_combout  & ((\CPU|exe_stage|judge_ealu|y[7]~26_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~88_combout ))) # (!\CPU|exe_stage|judge_ealu|y[7]~26_combout  & 
// (\CPU|exe_stage|muxb|y[31]~8_combout )))) # (!\CPU|exe_stage|judge_ealu|y[6]~283_combout  & (((\CPU|exe_stage|judge_ealu|y[7]~26_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~88_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~283_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[7]~26_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[7]~27 .lut_mask = 16'hCFA0;
defparam \CPU|exe_stage|judge_ealu|y[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[7] (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y [7] = (\CPU|exe_stage|judge_ealu|y[7]~36_combout  & (((\CPU|exe_stage|judge_ealu|y[7]~27_combout ) # (!\CPU|exe_stage|judge_ealu|y[6]~31_combout )))) # (!\CPU|exe_stage|judge_ealu|y[7]~36_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftLeft0~14_combout  & (\CPU|exe_stage|judge_ealu|y[6]~31_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~14_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[7]~36_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[6]~31_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[7]~27_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y [7]),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[7] .lut_mask = 16'hEC2C;
defparam \CPU|exe_stage|judge_ealu|y[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N17
cycloneii_lcell_ff \CPU|em_reg|malu[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y [7]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [7]));

// Location: LCCOMB_X34_Y20_N22
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[5]~6 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[5]~6_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|em_reg|malu [7]),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[5]~6 .lut_mask = 16'h0F00;
defparam \CPU|mem_stage|mem_io_mux|y[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~20_combout  = (\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|ad4|y[5]~6_combout )) # (!\CPU|de_reg|ejal~regout  & ((\CPU|exe_stage|judge_ealu|y[5]~54_combout )))

	.dataa(\CPU|exe_stage|ad4|y[5]~6_combout ),
	.datab(\CPU|de_reg|ejal~regout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y[5]~54_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~20 .lut_mask = 16'hBB88;
defparam \CPU|id_stage|data_a|Mux26~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y15_N3
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][5]~regout ));

// Location: LCCOMB_X44_Y15_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~2_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[14][5]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[12][5]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[14][5]~regout ),
	.datad(\CPU|id_stage|rf|register[12][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~2 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~3_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux26~2_combout  & (\CPU|id_stage|rf|register[15][5]~regout )) # (!\CPU|id_stage|data_a|Mux26~2_combout  & ((\CPU|id_stage|rf|register[13][5]~regout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux26~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[15][5]~regout ),
	.datab(\CPU|id_stage|rf|register[13][5]~regout ),
	.datac(\CPU|inst_reg|inst [21]),
	.datad(\CPU|id_stage|data_a|Mux26~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~3 .lut_mask = 16'hAFC0;
defparam \CPU|id_stage|data_a|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y14_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][5]~regout ));

// Location: LCFF_X45_Y15_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][5]~regout ));

// Location: LCFF_X45_Y15_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][5]~regout ));

// Location: LCFF_X46_Y14_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][5]~regout ));

// Location: LCCOMB_X45_Y15_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~0_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[9][5]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[8][5]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[9][5]~regout ),
	.datad(\CPU|id_stage|rf|register[8][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~1_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux26~0_combout  & (\CPU|id_stage|rf|register[11][5]~regout )) # (!\CPU|id_stage|data_a|Mux26~0_combout  & ((\CPU|id_stage|rf|register[10][5]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux26~0_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[11][5]~regout ),
	.datac(\CPU|id_stage|rf|register[10][5]~regout ),
	.datad(\CPU|id_stage|data_a|Mux26~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~1 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y15_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][5]~regout ));

// Location: LCCOMB_X42_Y15_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~4_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[6][5]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[4][5]~regout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[4][5]~regout ),
	.datad(\CPU|id_stage|rf|register[6][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~4 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~5_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux26~4_combout  & (\CPU|id_stage|rf|register[7][5]~regout )) # (!\CPU|id_stage|data_a|Mux26~4_combout  & ((\CPU|id_stage|rf|register[5][5]~regout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux26~4_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[7][5]~regout ),
	.datac(\CPU|id_stage|rf|register[5][5]~regout ),
	.datad(\CPU|id_stage|data_a|Mux26~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~5 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~6_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux7~3_combout ) # ((\CPU|id_stage|data_a|Mux26~5_combout )))) # (!\CPU|id_stage|data_a|Mux7~2_combout  & (!\CPU|id_stage|data_a|Mux7~3_combout  & 
// ((\CPU|id_stage|rf|register[1][5]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datac(\CPU|id_stage|data_a|Mux26~5_combout ),
	.datad(\CPU|id_stage|rf|register[1][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~6 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~7_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux26~6_combout  & ((\CPU|id_stage|rf|register[3][5]~regout ))) # (!\CPU|id_stage|data_a|Mux26~6_combout  & (\CPU|id_stage|rf|register[2][5]~regout )))) 
// # (!\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux26~6_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|rf|register[2][5]~regout ),
	.datac(\CPU|id_stage|rf|register[3][5]~regout ),
	.datad(\CPU|id_stage|data_a|Mux26~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~7 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~8_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][5]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][5]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[21][5]~regout ),
	.datad(\CPU|id_stage|rf|register[17][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~8 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~9_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux26~8_combout  & ((\CPU|id_stage|rf|register[29][5]~regout ))) # (!\CPU|id_stage|data_a|Mux26~8_combout  & (\CPU|id_stage|rf|register[25][5]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux26~8_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[25][5]~regout ),
	.datac(\CPU|id_stage|rf|register[29][5]~regout ),
	.datad(\CPU|id_stage|data_a|Mux26~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~9 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N26
cycloneii_lcell_comb \CPU|id_stage|rf|register[30][5]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[30][5]~feeder_combout  = \CPU|wb_stage|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[30][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[30][5]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[30][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y16_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[30][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][5]~regout ));

// Location: LCCOMB_X41_Y19_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[18][5]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[18][5]~feeder_combout  = \CPU|wb_stage|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[18][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[18][5]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[18][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[18][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][5]~regout ));

// Location: LCFF_X42_Y19_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[5]~6_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][5]~regout ));

// Location: LCCOMB_X41_Y19_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~10_combout  = (\CPU|inst_reg|inst [24] & (((\CPU|inst_reg|inst [23]) # (\CPU|id_stage|rf|register[26][5]~regout )))) # (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[18][5]~regout  & (!\CPU|inst_reg|inst [23])))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[18][5]~regout ),
	.datac(\CPU|inst_reg|inst [23]),
	.datad(\CPU|id_stage|rf|register[26][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~10 .lut_mask = 16'hAEA4;
defparam \CPU|id_stage|data_a|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~11_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux26~10_combout  & ((\CPU|id_stage|rf|register[30][5]~regout ))) # (!\CPU|id_stage|data_a|Mux26~10_combout  & (\CPU|id_stage|rf|register[22][5]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux26~10_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][5]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[30][5]~regout ),
	.datad(\CPU|id_stage|data_a|Mux26~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~11 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[28][5]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[28][5]~feeder_combout  = \CPU|wb_stage|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[28][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[28][5]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[28][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[28][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][5]~regout ));

// Location: LCCOMB_X44_Y23_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~12_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[24][5]~regout ) # ((\CPU|inst_reg|inst [23])))) # (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|rf|register[16][5]~regout  & !\CPU|inst_reg|inst [23]))))

	.dataa(\CPU|id_stage|rf|register[24][5]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[16][5]~regout ),
	.datad(\CPU|inst_reg|inst [23]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~12 .lut_mask = 16'hCCB8;
defparam \CPU|id_stage|data_a|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~13_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux26~12_combout  & ((\CPU|id_stage|rf|register[28][5]~regout ))) # (!\CPU|id_stage|data_a|Mux26~12_combout  & (\CPU|id_stage|rf|register[20][5]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux26~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[20][5]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[28][5]~regout ),
	.datad(\CPU|id_stage|data_a|Mux26~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~13 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~14_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & (\CPU|id_stage|data_a|Mux26~11_combout )) # (!\CPU|inst_reg|inst [22] & 
// ((\CPU|id_stage|data_a|Mux26~13_combout )))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux26~11_combout ),
	.datad(\CPU|id_stage|data_a|Mux26~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~14 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~15_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][5]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[19][5]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[23][5]~regout ),
	.datad(\CPU|id_stage|rf|register[19][5]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~15 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~16_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux26~15_combout  & ((\CPU|id_stage|rf|register[31][5]~regout ))) # (!\CPU|id_stage|data_a|Mux26~15_combout  & (\CPU|id_stage|rf|register[27][5]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux26~15_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[27][5]~regout ),
	.datac(\CPU|id_stage|rf|register[31][5]~regout ),
	.datad(\CPU|id_stage|data_a|Mux26~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~16 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~17_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux26~14_combout  & ((\CPU|id_stage|data_a|Mux26~16_combout ))) # (!\CPU|id_stage|data_a|Mux26~14_combout  & (\CPU|id_stage|data_a|Mux26~9_combout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux26~14_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|data_a|Mux26~9_combout ),
	.datac(\CPU|id_stage|data_a|Mux26~14_combout ),
	.datad(\CPU|id_stage|data_a|Mux26~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~17 .lut_mask = 16'hF858;
defparam \CPU|id_stage|data_a|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~18_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & (!\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux26~17_combout )))) # (!\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux7~1_combout ) # 
// ((\CPU|id_stage|data_a|Mux26~7_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datac(\CPU|id_stage|data_a|Mux26~7_combout ),
	.datad(\CPU|id_stage|data_a|Mux26~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~18 .lut_mask = 16'h7654;
defparam \CPU|id_stage|data_a|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~19_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux26~18_combout  & ((\CPU|id_stage|data_a|Mux26~1_combout ))) # (!\CPU|id_stage|data_a|Mux26~18_combout  & (\CPU|id_stage|data_a|Mux26~3_combout )))) 
// # (!\CPU|id_stage|data_a|Mux7~1_combout  & (((\CPU|id_stage|data_a|Mux26~18_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux26~3_combout ),
	.datac(\CPU|id_stage|data_a|Mux26~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux26~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~19 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26~21 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~21_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (((\CPU|id_stage|data_a|Mux26~20_combout )) # (!\CPU|id_stage|data_a|Mux7~5_combout ))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|data_a|Mux26~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datac(\CPU|id_stage|data_a|Mux26~20_combout ),
	.datad(\CPU|id_stage|data_a|Mux26~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26~21 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux26~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux26 (
// Equation(s):
// \CPU|id_stage|data_a|Mux26~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux26~21_combout  & ((\CPU|mem_stage|mem_io_mux|y[5]~6_combout ))) # (!\CPU|id_stage|data_a|Mux26~21_combout  & (\CPU|em_reg|malu [5])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux26~21_combout ))))

	.dataa(\CPU|em_reg|malu [5]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[5]~6_combout ),
	.datad(\CPU|id_stage|data_a|Mux26~21_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux26~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux26 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N4
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux26~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux26~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|id_stage|bpc[5]~6_combout ) # (\CPU|id_stage|cu|pcsource[0]~1_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (\CPU|inst_reg|inst [3] & 
// ((!\CPU|id_stage|cu|pcsource[0]~1_combout ))))

	.dataa(\CPU|inst_reg|inst [3]),
	.datab(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datac(\CPU|id_stage|bpc[5]~6_combout ),
	.datad(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux26~0 .lut_mask = 16'hCCE2;
defparam \CPU|if_stage|nextpc|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N18
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux26~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux26~1_combout  = (\CPU|if_stage|nextpc|Mux26~0_combout  & (!\CPU|if_stage|p4|y[5]~6_combout  & ((\CPU|id_stage|cu|pcsource[0]~1_combout )))) # (!\CPU|if_stage|nextpc|Mux26~0_combout  & (((!\CPU|id_stage|cu|pcsource[0]~1_combout ) # 
// (!\CPU|id_stage|data_a|Mux26~combout ))))

	.dataa(\CPU|if_stage|p4|y[5]~6_combout ),
	.datab(\CPU|id_stage|data_a|Mux26~combout ),
	.datac(\CPU|if_stage|nextpc|Mux26~0_combout ),
	.datad(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux26~1 .lut_mask = 16'h530F;
defparam \CPU|if_stage|nextpc|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N19
cycloneii_lcell_ff \CPU|prog_cnt|test|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux26~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [5]));

// Location: LCCOMB_X33_Y19_N10
cycloneii_lcell_comb \CPU|prog_cnt|test|q[5]~_wirecell (
// Equation(s):
// \CPU|prog_cnt|test|q[5]~_wirecell_combout  = !\CPU|prog_cnt|test|q [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|prog_cnt|test|q [5]),
	.cin(gnd),
	.combout(\CPU|prog_cnt|test|q[5]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|prog_cnt|test|q[5]~_wirecell .lut_mask = 16'h00FF;
defparam \CPU|prog_cnt|test|q[5]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneii_lcell_comb \CPU|inst_reg|inst~18 (
// Equation(s):
// \CPU|inst_reg|inst~18_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [30] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~18 .lut_mask = 16'h00F0;
defparam \CPU|inst_reg|inst~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N13
cycloneii_lcell_ff \CPU|inst_reg|inst[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~18_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [30]));

// Location: LCCOMB_X34_Y23_N16
cycloneii_lcell_comb \CPU|id_stage|cu|m2reg~1 (
// Equation(s):
// \CPU|id_stage|cu|m2reg~1_combout  = (!\CPU|inst_reg|inst [30] & ((\CPU|inst_reg|inst [31] & (!\CPU|inst_reg|inst [29] & !\CPU|inst_reg|inst [28])) # (!\CPU|inst_reg|inst [31] & (\CPU|inst_reg|inst [29] & \CPU|inst_reg|inst [28]))))

	.dataa(\CPU|inst_reg|inst [31]),
	.datab(\CPU|inst_reg|inst [30]),
	.datac(\CPU|inst_reg|inst [29]),
	.datad(\CPU|inst_reg|inst [28]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|m2reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|m2reg~1 .lut_mask = 16'h1002;
defparam \CPU|id_stage|cu|m2reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cycloneii_lcell_comb \CPU|id_stage|cu|m2reg~2 (
// Equation(s):
// \CPU|id_stage|cu|m2reg~2_combout  = (\CPU|inst_reg|inst [27] & (\CPU|id_stage|cu|m2reg~1_combout  & \CPU|inst_reg|inst [26]))

	.dataa(\CPU|inst_reg|inst [27]),
	.datab(vcc),
	.datac(\CPU|id_stage|cu|m2reg~1_combout ),
	.datad(\CPU|inst_reg|inst [26]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|m2reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|m2reg~2 .lut_mask = 16'hA000;
defparam \CPU|id_stage|cu|m2reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N9
cycloneii_lcell_ff \CPU|de_reg|em2reg (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|cu|m2reg~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(!\CPU|id_stage|fw_instance|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|em2reg~regout ));

// Location: LCCOMB_X33_Y19_N22
cycloneii_lcell_comb \CPU|inst_reg|inst[26]~37 (
// Equation(s):
// \CPU|inst_reg|inst[26]~37_combout  = (!\CPU|id_stage|cu|if_flush~combout  & (((!\CPU|id_stage|fw_instance|always2~2_combout  & !\CPU|id_stage|fw_instance|always1~2_combout )) # (!\CPU|de_reg|em2reg~regout )))

	.dataa(\CPU|id_stage|fw_instance|always2~2_combout ),
	.datab(\CPU|id_stage|fw_instance|always1~2_combout ),
	.datac(\CPU|de_reg|em2reg~regout ),
	.datad(\CPU|id_stage|cu|if_flush~combout ),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst[26]~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst[26]~37 .lut_mask = 16'h001F;
defparam \CPU|inst_reg|inst[26]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N1
cycloneii_lcell_ff \CPU|inst_reg|dpc4[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|dpc4[4]~3_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[26]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|dpc4 [4]));

// Location: LCCOMB_X33_Y21_N2
cycloneii_lcell_comb \CPU|de_reg|epc4[4]~3 (
// Equation(s):
// \CPU|de_reg|epc4[4]~3_combout  = !\CPU|inst_reg|dpc4 [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|inst_reg|dpc4 [4]),
	.cin(gnd),
	.combout(\CPU|de_reg|epc4[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|epc4[4]~3 .lut_mask = 16'h00FF;
defparam \CPU|de_reg|epc4[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N3
cycloneii_lcell_ff \CPU|de_reg|epc4[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|epc4[4]~3_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|epc4 [4]));

// Location: LCCOMB_X35_Y17_N16
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[4]~64 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[4]~64_combout  = (\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|ad4|y[4]~4_combout )) # (!\CPU|de_reg|ejal~regout  & ((\CPU|exe_stage|judge_ealu|y[4]~63_combout )))

	.dataa(vcc),
	.datab(\CPU|de_reg|ejal~regout ),
	.datac(\CPU|exe_stage|ad4|y[4]~4_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[4]~63_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[4]~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[4]~64 .lut_mask = 16'hF3C0;
defparam \CPU|exe_stage|judge_ealu|y[4]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N17
cycloneii_lcell_ff \CPU|em_reg|malu[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|exe_stage|judge_ealu|y[4]~64_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [4]));

// Location: LCCOMB_X34_Y20_N26
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[4]~4 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[4]~4_combout  = (!\CPU|em_reg|malu [7] & \CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [4])

	.dataa(\CPU|em_reg|malu [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[4]~4 .lut_mask = 16'h5500;
defparam \CPU|mem_stage|mem_io_mux|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~23 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~23_combout  = (\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|ad4|y[4]~4_combout )) # (!\CPU|de_reg|ejal~regout  & ((\CPU|exe_stage|judge_ealu|y[4]~63_combout )))

	.dataa(\CPU|exe_stage|ad4|y[4]~4_combout ),
	.datab(\CPU|de_reg|ejal~regout ),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y[4]~63_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~23 .lut_mask = 16'hBB88;
defparam \CPU|id_stage|data_a|Mux27~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~12_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[26][4]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[18][4]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[26][4]~regout ),
	.datad(\CPU|id_stage|rf|register[18][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~12 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~13_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux27~12_combout  & ((\CPU|id_stage|rf|register[30][4]~regout ))) # (!\CPU|id_stage|data_a|Mux27~12_combout  & (\CPU|id_stage|rf|register[22][4]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux27~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[22][4]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[30][4]~regout ),
	.datad(\CPU|id_stage|data_a|Mux27~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~13 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][4]~regout ));

// Location: LCCOMB_X49_Y22_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~19_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[23][4]~regout ))) # (!\CPU|inst_reg|inst [23] & 
// (\CPU|id_stage|rf|register[19][4]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[19][4]~regout ),
	.datad(\CPU|id_stage|rf|register[23][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~19 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~20_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux27~19_combout  & ((\CPU|id_stage|rf|register[31][4]~regout ))) # (!\CPU|id_stage|data_a|Mux27~19_combout  & (\CPU|id_stage|rf|register[27][4]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux27~19_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[27][4]~regout ),
	.datac(\CPU|id_stage|rf|register[31][4]~regout ),
	.datad(\CPU|id_stage|data_a|Mux27~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~20 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux27~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~14_combout  = (\CPU|inst_reg|inst [23] & (((\CPU|inst_reg|inst [24]) # (\CPU|id_stage|rf|register[21][4]~regout )))) # (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[17][4]~regout  & (!\CPU|inst_reg|inst [24])))

	.dataa(\CPU|id_stage|rf|register[17][4]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|inst_reg|inst [24]),
	.datad(\CPU|id_stage|rf|register[21][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~14 .lut_mask = 16'hCEC2;
defparam \CPU|id_stage|data_a|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~15_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux27~14_combout  & ((\CPU|id_stage|rf|register[29][4]~regout ))) # (!\CPU|id_stage|data_a|Mux27~14_combout  & (\CPU|id_stage|rf|register[25][4]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux27~14_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[25][4]~regout ),
	.datac(\CPU|id_stage|rf|register[29][4]~regout ),
	.datad(\CPU|id_stage|data_a|Mux27~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~15 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[4]~4_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][4]~regout ));

// Location: LCCOMB_X44_Y23_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~16_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[24][4]~regout ))) # (!\CPU|inst_reg|inst [24] & 
// (\CPU|id_stage|rf|register[16][4]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[16][4]~regout ),
	.datad(\CPU|id_stage|rf|register[24][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~16 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~17_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux27~16_combout  & ((\CPU|id_stage|rf|register[28][4]~regout ))) # (!\CPU|id_stage|data_a|Mux27~16_combout  & (\CPU|id_stage|rf|register[20][4]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux27~16_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[20][4]~regout ),
	.datac(\CPU|id_stage|rf|register[28][4]~regout ),
	.datad(\CPU|id_stage|data_a|Mux27~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~17 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~18_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|data_a|Mux27~15_combout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|data_a|Mux27~17_combout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|data_a|Mux27~15_combout ),
	.datad(\CPU|id_stage|data_a|Mux27~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~18 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~21 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~21_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux27~18_combout  & ((\CPU|id_stage|data_a|Mux27~20_combout ))) # (!\CPU|id_stage|data_a|Mux27~18_combout  & (\CPU|id_stage|data_a|Mux27~13_combout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux27~18_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|data_a|Mux27~13_combout ),
	.datac(\CPU|id_stage|data_a|Mux27~20_combout ),
	.datad(\CPU|id_stage|data_a|Mux27~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~21 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux27~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~10_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[13][4]~regout ))) # (!\CPU|inst_reg|inst [21] & 
// (\CPU|id_stage|rf|register[12][4]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[12][4]~regout ),
	.datad(\CPU|id_stage|rf|register[13][4]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~10 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~11_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux27~10_combout  & ((\CPU|id_stage|rf|register[15][4]~regout ))) # (!\CPU|id_stage|data_a|Mux27~10_combout  & (\CPU|id_stage|rf|register[14][4]~regout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux27~10_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[14][4]~regout ),
	.datac(\CPU|id_stage|rf|register[15][4]~regout ),
	.datad(\CPU|id_stage|data_a|Mux27~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~11 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~26 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~26_combout  = (\CPU|inst_reg|inst [25] & (((\CPU|id_stage|data_a|Mux27~21_combout )))) # (!\CPU|inst_reg|inst [25] & ((\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux27~11_combout ))) # (!\CPU|inst_reg|inst [24] & 
// (\CPU|id_stage|data_a|Mux27~21_combout ))))

	.dataa(\CPU|inst_reg|inst [25]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|data_a|Mux27~21_combout ),
	.datad(\CPU|id_stage|data_a|Mux27~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~26 .lut_mask = 16'hF4B0;
defparam \CPU|id_stage|data_a|Mux27~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~22 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~22_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux27~26_combout ))) # (!\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux27~25_combout ))

	.dataa(\CPU|id_stage|data_a|Mux27~25_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(vcc),
	.datad(\CPU|id_stage|data_a|Mux27~26_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~22 .lut_mask = 16'hEE22;
defparam \CPU|id_stage|data_a|Mux27~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27~24 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~24_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (((\CPU|id_stage|data_a|Mux27~23_combout )) # (!\CPU|id_stage|data_a|Mux7~5_combout ))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|data_a|Mux27~22_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datac(\CPU|id_stage|data_a|Mux27~23_combout ),
	.datad(\CPU|id_stage|data_a|Mux27~22_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27~24 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux27~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux27 (
// Equation(s):
// \CPU|id_stage|data_a|Mux27~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux27~24_combout  & ((\CPU|mem_stage|mem_io_mux|y[4]~4_combout ))) # (!\CPU|id_stage|data_a|Mux27~24_combout  & (\CPU|em_reg|malu [4])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux27~24_combout ))))

	.dataa(\CPU|em_reg|malu [4]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[4]~4_combout ),
	.datad(\CPU|id_stage|data_a|Mux27~24_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux27~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux27 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N0
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux27~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux27~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|id_stage|bpc[4]~4_combout  & !\CPU|if_stage|nextpc|Mux25~0_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|inst_reg|inst [2]) # 
// ((\CPU|if_stage|nextpc|Mux25~0_combout ))))

	.dataa(\CPU|inst_reg|inst [2]),
	.datab(\CPU|id_stage|bpc[4]~4_combout ),
	.datac(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datad(\CPU|if_stage|nextpc|Mux25~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux27~0 .lut_mask = 16'h0FCA;
defparam \CPU|if_stage|nextpc|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N14
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux27~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux27~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux27~0_combout  & ((!\CPU|id_stage|data_a|Mux27~combout ))) # (!\CPU|if_stage|nextpc|Mux27~0_combout  & (!\CPU|if_stage|p4|y[4]~4_combout )))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux27~0_combout ))))

	.dataa(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datab(\CPU|if_stage|p4|y[4]~4_combout ),
	.datac(\CPU|id_stage|data_a|Mux27~combout ),
	.datad(\CPU|if_stage|nextpc|Mux27~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux27~1 .lut_mask = 16'h0A77;
defparam \CPU|if_stage|nextpc|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N15
cycloneii_lcell_ff \CPU|prog_cnt|test|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux27~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [4]));

// Location: LCCOMB_X32_Y23_N0
cycloneii_lcell_comb \CPU|prog_cnt|test|q[4]~_wirecell (
// Equation(s):
// \CPU|prog_cnt|test|q[4]~_wirecell_combout  = !\CPU|prog_cnt|test|q [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|prog_cnt|test|q [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|prog_cnt|test|q[4]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|prog_cnt|test|q[4]~_wirecell .lut_mask = 16'h0F0F;
defparam \CPU|prog_cnt|test|q[4]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneii_lcell_comb \CPU|inst_reg|inst[4]~23 (
// Equation(s):
// \CPU|inst_reg|inst[4]~23_combout  = (!\CPU|id_stage|cu|if_flush~combout  & ((\CPU|id_stage|fw_instance|always0~0_combout  & ((\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [4]))) # (!\CPU|id_stage|fw_instance|always0~0_combout 
//  & (\CPU|inst_reg|inst [4]))))

	.dataa(\CPU|id_stage|cu|if_flush~combout ),
	.datab(\CPU|id_stage|fw_instance|always0~0_combout ),
	.datac(\CPU|inst_reg|inst [4]),
	.datad(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst[4]~23 .lut_mask = 16'h5410;
defparam \CPU|inst_reg|inst[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N25
cycloneii_lcell_ff \CPU|inst_reg|inst[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst[4]~23_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [4]));

// Location: LCCOMB_X33_Y23_N10
cycloneii_lcell_comb \CPU|id_stage|cu|comb~2 (
// Equation(s):
// \CPU|id_stage|cu|comb~2_combout  = (\CPU|id_stage|cu|comb~1_combout  & (!\CPU|inst_reg|inst [28] & (!\CPU|inst_reg|inst [4] & !\CPU|inst_reg|inst [29])))

	.dataa(\CPU|id_stage|cu|comb~1_combout ),
	.datab(\CPU|inst_reg|inst [28]),
	.datac(\CPU|inst_reg|inst [4]),
	.datad(\CPU|inst_reg|inst [29]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|comb~2 .lut_mask = 16'h0002;
defparam \CPU|id_stage|cu|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N22
cycloneii_lcell_comb \CPU|id_stage|cu|aluc[1]~3 (
// Equation(s):
// \CPU|id_stage|cu|aluc[1]~3_combout  = (!\CPU|inst_reg|inst [3] & (\CPU|id_stage|cu|comb~2_combout  & (\CPU|inst_reg|inst [2] & \CPU|inst_reg|inst [5])))

	.dataa(\CPU|inst_reg|inst [3]),
	.datab(\CPU|id_stage|cu|comb~2_combout ),
	.datac(\CPU|inst_reg|inst [2]),
	.datad(\CPU|inst_reg|inst [5]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|aluc[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|aluc[1]~3 .lut_mask = 16'h4000;
defparam \CPU|id_stage|cu|aluc[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N30
cycloneii_lcell_comb \CPU|id_stage|cu|aluc[1]~7 (
// Equation(s):
// \CPU|id_stage|cu|aluc[1]~7_combout  = (\CPU|inst_reg|inst [1] & ((\CPU|id_stage|cu|aluc[1]~3_combout ) # ((\CPU|id_stage|cu|comb~3_combout )))) # (!\CPU|inst_reg|inst [1] & (((\CPU|id_stage|cu|comb~3_combout  & !\CPU|inst_reg|inst [0]))))

	.dataa(\CPU|inst_reg|inst [1]),
	.datab(\CPU|id_stage|cu|aluc[1]~3_combout ),
	.datac(\CPU|id_stage|cu|comb~3_combout ),
	.datad(\CPU|inst_reg|inst [0]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|aluc[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|aluc[1]~7 .lut_mask = 16'hA8F8;
defparam \CPU|id_stage|cu|aluc[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N31
cycloneii_lcell_ff \CPU|de_reg|ealuc[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|cu|aluc[1]~7_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ealuc [1]));

// Location: LCCOMB_X30_Y22_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[14]~237 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[14]~237_combout  = (\CPU|de_reg|ejal~regout  & (((\CPU|exe_stage|ad4|y[14]~24_combout )))) # (!\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|judge_ealu|y[14]~236_combout  & (!\CPU|de_reg|ealuc [1])))

	.dataa(\CPU|exe_stage|judge_ealu|y[14]~236_combout ),
	.datab(\CPU|de_reg|ealuc [1]),
	.datac(\CPU|exe_stage|ad4|y[14]~24_combout ),
	.datad(\CPU|de_reg|ejal~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[14]~237_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[14]~237 .lut_mask = 16'hF022;
defparam \CPU|exe_stage|judge_ealu|y[14]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~142 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~142_combout  = \CPU|exe_stage|muxb|y[14]~13_combout  $ (((\CPU|de_reg|ea [14] & !\CPU|de_reg|eshift~regout )))

	.dataa(\CPU|exe_stage|muxb|y[14]~13_combout ),
	.datab(\CPU|de_reg|ea [14]),
	.datac(vcc),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~142_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~142 .lut_mask = 16'hAA66;
defparam \CPU|exe_stage|pipe_alu|s~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[14]~240 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[14]~240_combout  = (\CPU|exe_stage|judge_ealu|y[14]~214_combout  & ((\CPU|exe_stage|judge_ealu|y[14]~213_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~103_combout )) # (!\CPU|exe_stage|judge_ealu|y[14]~213_combout  & 
// ((\CPU|exe_stage|pipe_alu|s~142_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[14]~214_combout  & (!\CPU|exe_stage|judge_ealu|y[14]~213_combout ))

	.dataa(\CPU|exe_stage|judge_ealu|y[14]~214_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[14]~213_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~103_combout ),
	.datad(\CPU|exe_stage|pipe_alu|s~142_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[14]~240_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[14]~240 .lut_mask = 16'hB391;
defparam \CPU|exe_stage|judge_ealu|y[14]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[14]~241 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[14]~241_combout  = (\CPU|de_reg|ealuc [2] & ((\CPU|exe_stage|judge_ealu|y[14]~240_combout  & (\CPU|exe_stage|judge_ealu|y[14]~239_combout )) # (!\CPU|exe_stage|judge_ealu|y[14]~240_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight0~26_combout ))))) # (!\CPU|de_reg|ealuc [2] & (((\CPU|exe_stage|judge_ealu|y[14]~240_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[14]~239_combout ),
	.datab(\CPU|de_reg|ealuc [2]),
	.datac(\CPU|exe_stage|judge_ealu|y[14]~240_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[14]~241_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[14]~241 .lut_mask = 16'hBCB0;
defparam \CPU|exe_stage|judge_ealu|y[14]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[14]~242 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[14]~242_combout  = (\CPU|exe_stage|judge_ealu|y[14]~237_combout ) # ((\CPU|exe_stage|judge_ealu|y[14]~241_combout  & \CPU|exe_stage|judge_ealu|y[14]~217_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|judge_ealu|y[14]~237_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[14]~241_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[14]~217_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[14]~242_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[14]~242 .lut_mask = 16'hFCCC;
defparam \CPU|exe_stage|judge_ealu|y[14]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N15
cycloneii_lcell_ff \CPU|em_reg|malu[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y[14]~242_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [14]));

// Location: LCCOMB_X42_Y23_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~18_combout  = (\CPU|id_stage|data_a|Mux17~17_combout  & ((\CPU|id_stage|rf|register[15][14]~regout ) # ((!\CPU|inst_reg|inst [22])))) # (!\CPU|id_stage|data_a|Mux17~17_combout  & (((\CPU|inst_reg|inst [22] & 
// \CPU|id_stage|rf|register[14][14]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux17~17_combout ),
	.datab(\CPU|id_stage|rf|register[15][14]~regout ),
	.datac(\CPU|inst_reg|inst [22]),
	.datad(\CPU|id_stage|rf|register[14][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~18 .lut_mask = 16'hDA8A;
defparam \CPU|id_stage|data_a|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][14]~regout ));

// Location: LCFF_X48_Y22_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][14]~regout ));

// Location: LCCOMB_X48_Y22_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~8_combout  = (\CPU|id_stage|data_a|Mux17~7_combout  & (((\CPU|id_stage|rf|register[31][14]~regout )) # (!\CPU|inst_reg|inst [24]))) # (!\CPU|id_stage|data_a|Mux17~7_combout  & (\CPU|inst_reg|inst [24] & 
// (\CPU|id_stage|rf|register[27][14]~regout )))

	.dataa(\CPU|id_stage|data_a|Mux17~7_combout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[27][14]~regout ),
	.datad(\CPU|id_stage|rf|register[31][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~8 .lut_mask = 16'hEA62;
defparam \CPU|id_stage|data_a|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~2_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[21][14]~regout )) # (!\CPU|inst_reg|inst [23] & 
// ((\CPU|id_stage|rf|register[17][14]~regout )))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[21][14]~regout ),
	.datad(\CPU|id_stage|rf|register[17][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux17~2_combout  & (\CPU|id_stage|rf|register[29][14]~regout )) # (!\CPU|id_stage|data_a|Mux17~2_combout  & ((\CPU|id_stage|rf|register[25][14]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux17~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[29][14]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[25][14]~regout ),
	.datad(\CPU|id_stage|data_a|Mux17~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~3 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~6_combout  = (\CPU|inst_reg|inst [22] & (((\CPU|inst_reg|inst [21])))) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux17~3_combout ))) # (!\CPU|inst_reg|inst [21] & 
// (\CPU|id_stage|data_a|Mux17~5_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux17~5_combout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|inst_reg|inst [21]),
	.datad(\CPU|id_stage|data_a|Mux17~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~6 .lut_mask = 16'hF2C2;
defparam \CPU|id_stage|data_a|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~9_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux17~6_combout  & ((\CPU|id_stage|data_a|Mux17~8_combout ))) # (!\CPU|id_stage|data_a|Mux17~6_combout  & (\CPU|id_stage|data_a|Mux17~1_combout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux17~6_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux17~1_combout ),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux17~8_combout ),
	.datad(\CPU|id_stage|data_a|Mux17~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~9 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~10_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[10][14]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[8][14]~regout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[8][14]~regout ),
	.datad(\CPU|id_stage|rf|register[10][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~10 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux17~10_combout  & ((\CPU|id_stage|rf|register[11][14]~regout ))) # (!\CPU|id_stage|data_a|Mux17~10_combout  & (\CPU|id_stage|rf|register[9][14]~regout )))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux17~10_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[9][14]~regout ),
	.datac(\CPU|id_stage|rf|register[11][14]~regout ),
	.datad(\CPU|id_stage|data_a|Mux17~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~11 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y16_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[14]~26_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][14]~regout ));

// Location: LCCOMB_X43_Y16_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~14_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout ) # ((\CPU|id_stage|rf|register[2][14]~regout )))) # (!\CPU|id_stage|data_a|Mux7~3_combout  & (!\CPU|id_stage|data_a|Mux7~2_combout  & 
// ((\CPU|id_stage|rf|register[1][14]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[2][14]~regout ),
	.datad(\CPU|id_stage|rf|register[1][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~14 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~12_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|rf|register[5][14]~regout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & (\CPU|id_stage|rf|register[4][14]~regout )))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[4][14]~regout ),
	.datad(\CPU|id_stage|rf|register[5][14]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~12 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~13_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux17~12_combout  & (\CPU|id_stage|rf|register[7][14]~regout )) # (!\CPU|id_stage|data_a|Mux17~12_combout  & ((\CPU|id_stage|rf|register[6][14]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux17~12_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[7][14]~regout ),
	.datac(\CPU|id_stage|rf|register[6][14]~regout ),
	.datad(\CPU|id_stage|data_a|Mux17~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~13 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~15_combout  = (\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux17~14_combout  & (\CPU|id_stage|rf|register[3][14]~regout )) # (!\CPU|id_stage|data_a|Mux17~14_combout  & ((\CPU|id_stage|data_a|Mux17~13_combout 
// ))))) # (!\CPU|id_stage|data_a|Mux7~2_combout  & (((\CPU|id_stage|data_a|Mux17~14_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datab(\CPU|id_stage|rf|register[3][14]~regout ),
	.datac(\CPU|id_stage|data_a|Mux17~14_combout ),
	.datad(\CPU|id_stage|data_a|Mux17~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~15 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~16_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout ) # ((\CPU|id_stage|data_a|Mux17~11_combout )))) # (!\CPU|id_stage|data_a|Mux7~1_combout  & (!\CPU|id_stage|data_a|Mux7~0_combout  & 
// ((\CPU|id_stage|data_a|Mux17~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux17~11_combout ),
	.datad(\CPU|id_stage|data_a|Mux17~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~19_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux17~16_combout  & (\CPU|id_stage|data_a|Mux17~18_combout )) # (!\CPU|id_stage|data_a|Mux17~16_combout  & ((\CPU|id_stage|data_a|Mux17~9_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~0_combout  & (((\CPU|id_stage|data_a|Mux17~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux17~18_combout ),
	.datac(\CPU|id_stage|data_a|Mux17~9_combout ),
	.datad(\CPU|id_stage|data_a|Mux17~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~19 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~20_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & ((\CPU|exe_stage|judge_ealu|y[14]~242_combout ) # ((!\CPU|id_stage|data_a|Mux7~5_combout )))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (((\CPU|id_stage|data_a|Mux7~5_combout  & \CPU|id_stage|data_a|Mux17~19_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[14]~242_combout ),
	.datab(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datac(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux17~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17~20 .lut_mask = 16'hBC8C;
defparam \CPU|id_stage|data_a|Mux17~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux17~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux17~20_combout  & (\CPU|mem_stage|mem_io_mux|y[14]~25_combout )) # (!\CPU|id_stage|data_a|Mux17~20_combout  & ((\CPU|em_reg|malu [14]))))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux17~20_combout ))))

	.dataa(\CPU|mem_stage|mem_io_mux|y[14]~25_combout ),
	.datab(\CPU|em_reg|malu [14]),
	.datac(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datad(\CPU|id_stage|data_a|Mux17~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux17~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux17 .lut_mask = 16'hAFC0;
defparam \CPU|id_stage|data_a|Mux17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneii_lcell_comb \CPU|de_reg|ea[14]~feeder (
// Equation(s):
// \CPU|de_reg|ea[14]~feeder_combout  = \CPU|id_stage|data_a|Mux17~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|id_stage|data_a|Mux17~combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|ea[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|ea[14]~feeder .lut_mask = 16'hFF00;
defparam \CPU|de_reg|ea[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N3
cycloneii_lcell_ff \CPU|de_reg|ea[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|ea[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [14]));

// Location: LCFF_X35_Y21_N17
cycloneii_lcell_ff \CPU|de_reg|ea[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_a|Mux18~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ea [13]));

// Location: LCCOMB_X36_Y21_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~22 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~22_combout  = (\CPU|de_reg|eshift~regout ) # ((!\CPU|de_reg|ea [12] & (!\CPU|de_reg|ea [14] & !\CPU|de_reg|ea [13])))

	.dataa(\CPU|de_reg|ea [12]),
	.datab(\CPU|de_reg|ea [14]),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [13]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~22 .lut_mask = 16'hF0F1;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~23 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~23_combout  = (\CPU|de_reg|eshift~regout ) # ((!\CPU|de_reg|ea [5] & (!\CPU|de_reg|ea [10] & !\CPU|de_reg|ea [9])))

	.dataa(\CPU|de_reg|ea [5]),
	.datab(\CPU|de_reg|ea [10]),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [9]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~23 .lut_mask = 16'hF0F1;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N24
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~24 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~24_combout  = (\CPU|de_reg|eshift~regout ) # ((!\CPU|de_reg|ea [6] & (!\CPU|de_reg|ea [11] & !\CPU|de_reg|ea [7])))

	.dataa(\CPU|de_reg|ea [6]),
	.datab(\CPU|de_reg|ea [11]),
	.datac(\CPU|de_reg|eshift~regout ),
	.datad(\CPU|de_reg|ea [7]),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~24 .lut_mask = 16'hF0F1;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftLeft0~25 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftLeft0~25_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~21_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~22_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~23_combout  & \CPU|exe_stage|pipe_alu|ShiftLeft0~24_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~21_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~22_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~23_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~25 .lut_mask = 16'h8000;
defparam \CPU|exe_stage|pipe_alu|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[6]~19 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[6]~19_combout  = (\CPU|exe_stage|pipe_alu|ShiftLeft0~19_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~25_combout  & (\CPU|exe_stage|pipe_alu|ShiftLeft0~20_combout  & !\CPU|exe_stage|muxa|y[4]~4_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~19_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftLeft0~25_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftLeft0~20_combout ),
	.datad(\CPU|exe_stage|muxa|y[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[6]~19 .lut_mask = 16'h0080;
defparam \CPU|exe_stage|judge_ealu|y[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~69 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~69_combout  = (\CPU|de_reg|ealuc [2]) # (!\CPU|de_reg|ealuc [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuc [1]),
	.datad(\CPU|de_reg|ealuc [2]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~69 .lut_mask = 16'hFF0F;
defparam \CPU|exe_stage|judge_ealu|y[2]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~68 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~68_combout  = (\CPU|de_reg|ealuc [1] & ((\CPU|de_reg|ealuc [0]) # (\CPU|de_reg|ealuc [2])))

	.dataa(\CPU|de_reg|ealuc [1]),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuc [0]),
	.datad(\CPU|de_reg|ealuc [2]),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~68 .lut_mask = 16'hAAA0;
defparam \CPU|exe_stage|judge_ealu|y[2]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~70 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~70_combout  = (!\CPU|exe_stage|judge_ealu|y[2]~69_combout  & (((!\CPU|de_reg|ealuc [3] & \CPU|exe_stage|judge_ealu|y[6]~19_combout )) # (!\CPU|exe_stage|judge_ealu|y[2]~68_combout )))

	.dataa(\CPU|de_reg|ealuc [3]),
	.datab(\CPU|exe_stage|judge_ealu|y[6]~19_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[2]~69_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[2]~68_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~70 .lut_mask = 16'h040F;
defparam \CPU|exe_stage|judge_ealu|y[2]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[3]~93 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[3]~93_combout  = (\CPU|exe_stage|judge_ealu|y[3]~92_combout  & ((\CPU|de_reg|ealuc [0]) # ((\CPU|exe_stage|pipe_alu|Add1~6_combout )))) # (!\CPU|exe_stage|judge_ealu|y[3]~92_combout  & (!\CPU|de_reg|ealuc [0] & 
// (\CPU|exe_stage|pipe_alu|Add0~6_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[3]~92_combout ),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|pipe_alu|Add0~6_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add1~6_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[3]~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[3]~93 .lut_mask = 16'hBA98;
defparam \CPU|exe_stage|judge_ealu|y[3]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[3]~89 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[3]~89_combout  = (\CPU|exe_stage|judge_ealu|y[2]~75_combout  & ((\CPU|exe_stage|judge_ealu|y[2]~76_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~74_combout ))) # (!\CPU|exe_stage|judge_ealu|y[2]~76_combout  & 
// (\CPU|exe_stage|judge_ealu|y[3]~88_combout )))) # (!\CPU|exe_stage|judge_ealu|y[2]~75_combout  & (((!\CPU|exe_stage|judge_ealu|y[2]~76_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[3]~88_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[2]~75_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~74_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[2]~76_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[3]~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[3]~89 .lut_mask = 16'hC0BB;
defparam \CPU|exe_stage|judge_ealu|y[3]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~64 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~64_combout  = (!\CPU|exe_stage|muxa|y[2]~2_combout  & (!\CPU|de_reg|ealuimm~regout  & !\CPU|exe_stage|muxa|y[3]~3_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datac(\CPU|de_reg|ealuimm~regout ),
	.datad(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~64 .lut_mask = 16'h0003;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~73 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~73_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~72_combout ) # ((!\CPU|exe_stage|muxa|y[3]~3_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~24_combout )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~72_combout ),
	.datab(\CPU|exe_stage|muxa|y[3]~3_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight0~16_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~24_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~73 .lut_mask = 16'hBAAA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~34 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~34_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~32_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight1~33_combout ))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~33_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~32_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~34 .lut_mask = 16'hFA0A;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~74 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~74_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~71_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight1~73_combout ) # ((\CPU|exe_stage|pipe_alu|ShiftRight1~64_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~34_combout 
// )))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftRight1~71_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~64_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~73_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~34_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~74 .lut_mask = 16'hFEFA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[3]~90 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[3]~90_combout  = (\CPU|exe_stage|judge_ealu|y[3]~89_combout  & ((\CPU|exe_stage|muxb|y[31]~8_combout ) # ((!\CPU|exe_stage|judge_ealu|y[2]~71_combout )))) # (!\CPU|exe_stage|judge_ealu|y[3]~89_combout  & 
// (((\CPU|exe_stage|pipe_alu|ShiftRight1~74_combout  & \CPU|exe_stage|judge_ealu|y[2]~71_combout ))))

	.dataa(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[3]~89_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~74_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[2]~71_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[3]~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[3]~90 .lut_mask = 16'hB8CC;
defparam \CPU|exe_stage|judge_ealu|y[3]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[3]~91 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[3]~91_combout  = (\CPU|de_reg|ealuc [0] & \CPU|exe_stage|judge_ealu|y[3]~90_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuc [0]),
	.datad(\CPU|exe_stage|judge_ealu|y[3]~90_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[3]~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[3]~91 .lut_mask = 16'hF000;
defparam \CPU|exe_stage|judge_ealu|y[3]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[3]~94 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[3]~94_combout  = (\CPU|exe_stage|judge_ealu|y[2]~68_combout  & (\CPU|exe_stage|judge_ealu|y[2]~69_combout  & ((\CPU|exe_stage|judge_ealu|y[3]~91_combout )))) # (!\CPU|exe_stage|judge_ealu|y[2]~68_combout  & 
// (((\CPU|exe_stage|judge_ealu|y[3]~93_combout )) # (!\CPU|exe_stage|judge_ealu|y[2]~69_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~68_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[2]~69_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[3]~93_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[3]~91_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[3]~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[3]~94 .lut_mask = 16'hD951;
defparam \CPU|exe_stage|judge_ealu|y[3]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[3]~95 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[3]~95_combout  = (\CPU|exe_stage|judge_ealu|y[2]~70_combout  & ((\CPU|exe_stage|judge_ealu|y[3]~94_combout  & ((\CPU|exe_stage|pipe_alu|s~136_combout ))) # (!\CPU|exe_stage|judge_ealu|y[3]~94_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftLeft0~43_combout )))) # (!\CPU|exe_stage|judge_ealu|y[2]~70_combout  & (((\CPU|exe_stage|judge_ealu|y[3]~94_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~43_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[2]~70_combout ),
	.datac(\CPU|exe_stage|pipe_alu|s~136_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[3]~94_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[3]~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[3]~95 .lut_mask = 16'hF388;
defparam \CPU|exe_stage|judge_ealu|y[3]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[3]~85 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[3]~85_combout  = (\CPU|de_reg|ejal~regout  & \CPU|exe_stage|ad4|y[3]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ejal~regout ),
	.datad(\CPU|exe_stage|ad4|y[3]~2_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[3]~85 .lut_mask = 16'hF000;
defparam \CPU|exe_stage|judge_ealu|y[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[3]~86 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[3]~86_combout  = (!\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|pipe_alu|Add31~8_combout  & \CPU|exe_stage|pipe_alu|Equal0~0_combout ))

	.dataa(\CPU|de_reg|ejal~regout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|Add31~8_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[3]~86 .lut_mask = 16'h5000;
defparam \CPU|exe_stage|judge_ealu|y[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[3]~96 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[3]~96_combout  = (\CPU|exe_stage|judge_ealu|y[3]~85_combout ) # ((\CPU|exe_stage|judge_ealu|y[3]~86_combout ) # ((\CPU|exe_stage|judge_ealu|y[24]~67_combout  & \CPU|exe_stage|judge_ealu|y[3]~95_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[24]~67_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[3]~95_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[3]~85_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[3]~86_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[3]~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[3]~96 .lut_mask = 16'hFFF8;
defparam \CPU|exe_stage|judge_ealu|y[3]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneii_lcell_comb \CPU|em_reg|malu[3]~feeder (
// Equation(s):
// \CPU|em_reg|malu[3]~feeder_combout  = \CPU|exe_stage|judge_ealu|y[3]~96_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|exe_stage|judge_ealu|y[3]~96_combout ),
	.cin(gnd),
	.combout(\CPU|em_reg|malu[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|malu[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|malu[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N3
cycloneii_lcell_ff \CPU|em_reg|malu[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|malu[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [3]));

// Location: LCCOMB_X30_Y16_N26
cycloneii_lcell_comb \CPU|mem_stage|inputPort|Selector1~0 (
// Equation(s):
// \CPU|mem_stage|inputPort|Selector1~0_combout  = (\CPU|em_reg|malu [2] & (((\op1~combout [2])))) # (!\CPU|em_reg|malu [2] & ((\CPU|em_reg|malu [3] & (\op2~combout [2])) # (!\CPU|em_reg|malu [3] & ((\op1~combout [2])))))

	.dataa(\CPU|em_reg|malu [2]),
	.datab(\op2~combout [2]),
	.datac(\CPU|em_reg|malu [3]),
	.datad(\op1~combout [2]),
	.cin(gnd),
	.combout(\CPU|mem_stage|inputPort|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|inputPort|Selector1~0 .lut_mask = 16'hEF40;
defparam \CPU|mem_stage|inputPort|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N27
cycloneii_lcell_ff \CPU|mem_stage|inputPort|mid[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|mem_stage|inputPort|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|em_reg|malu [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mem_stage|inputPort|mid [2]));

// Location: LCCOMB_X30_Y16_N16
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[2]~0 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[2]~0_combout  = (\CPU|em_reg|malu [7] & (\CPU|mem_stage|inputPort|mid [2])) # (!\CPU|em_reg|malu [7] & ((\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [2])))

	.dataa(vcc),
	.datab(\CPU|mem_stage|inputPort|mid [2]),
	.datac(\CPU|em_reg|malu [7]),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[2]~0 .lut_mask = 16'hCFC0;
defparam \CPU|mem_stage|mem_io_mux|y[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N5
cycloneii_lcell_ff \CPU|mw_reg|wmo[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|mem_stage|mem_io_mux|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mw_reg|wmo [2]));

// Location: LCCOMB_X33_Y16_N4
cycloneii_lcell_comb \CPU|wb_stage|y[2]~0 (
// Equation(s):
// \CPU|wb_stage|y[2]~0_combout  = (\CPU|mw_reg|wm2reg~regout  & ((\CPU|mw_reg|wmo [2]))) # (!\CPU|mw_reg|wm2reg~regout  & (\CPU|mw_reg|walu [2]))

	.dataa(\CPU|mw_reg|walu [2]),
	.datab(vcc),
	.datac(\CPU|mw_reg|wmo [2]),
	.datad(\CPU|mw_reg|wm2reg~regout ),
	.cin(gnd),
	.combout(\CPU|wb_stage|y[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wb_stage|y[2]~0 .lut_mask = 16'hF0AA;
defparam \CPU|wb_stage|y[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y14_N13
cycloneii_lcell_ff \CPU|id_stage|rf|register[10][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[10][2]~regout ));

// Location: LCCOMB_X43_Y18_N28
cycloneii_lcell_comb \CPU|id_stage|rf|register[11][2]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[11][2]~feeder_combout  = \CPU|wb_stage|y[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[2]~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[11][2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y18_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[11][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[11][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[11][2]~regout ));

// Location: LCCOMB_X43_Y18_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~1_combout  = (\CPU|id_stage|data_b|Mux29~0_combout  & (((\CPU|id_stage|rf|register[11][2]~regout )) # (!\CPU|inst_reg|inst [17]))) # (!\CPU|id_stage|data_b|Mux29~0_combout  & (\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[10][2]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux29~0_combout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[10][2]~regout ),
	.datad(\CPU|id_stage|rf|register[11][2]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~1 .lut_mask = 16'hEA62;
defparam \CPU|id_stage|data_b|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y15_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[2][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[2][2]~regout ));

// Location: LCFF_X41_Y15_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][2]~regout ));

// Location: LCFF_X37_Y15_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[1][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[1][2]~regout ));

// Location: LCCOMB_X40_Y13_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[7][2]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[7][2]~feeder_combout  = \CPU|wb_stage|y[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[2]~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[7][2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y13_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[7][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[7][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[7][2]~regout ));

// Location: LCCOMB_X38_Y14_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[4][2]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[4][2]~feeder_combout  = \CPU|wb_stage|y[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[2]~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[4][2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y14_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[4][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[4][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[4][2]~regout ));

// Location: LCCOMB_X40_Y13_N0
cycloneii_lcell_comb \CPU|id_stage|rf|register[6][2]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[6][2]~feeder_combout  = \CPU|wb_stage|y[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[2]~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[6][2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y13_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[6][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[6][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[6][2]~regout ));

// Location: LCCOMB_X38_Y14_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~4_combout  = (\CPU|inst_reg|inst [16] & (((\CPU|inst_reg|inst [17])))) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[6][2]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[4][2]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[4][2]~regout ),
	.datac(\CPU|inst_reg|inst [17]),
	.datad(\CPU|id_stage|rf|register[6][2]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~4 .lut_mask = 16'hF4A4;
defparam \CPU|id_stage|data_b|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~5_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux29~4_combout  & ((\CPU|id_stage|rf|register[7][2]~regout ))) # (!\CPU|id_stage|data_b|Mux29~4_combout  & (\CPU|id_stage|rf|register[5][2]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux29~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[5][2]~regout ),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|rf|register[7][2]~regout ),
	.datad(\CPU|id_stage|data_b|Mux29~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~5 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~6_combout  = (\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux6~4_combout ) # ((\CPU|id_stage|data_b|Mux29~5_combout )))) # (!\CPU|id_stage|data_b|Mux6~5_combout  & (!\CPU|id_stage|data_b|Mux6~4_combout  & 
// (\CPU|id_stage|rf|register[1][2]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datac(\CPU|id_stage|rf|register[1][2]~regout ),
	.datad(\CPU|id_stage|data_b|Mux29~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~7_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux29~6_combout  & ((\CPU|id_stage|rf|register[3][2]~regout ))) # (!\CPU|id_stage|data_b|Mux29~6_combout  & (\CPU|id_stage|rf|register[2][2]~regout )))) 
// # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux29~6_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|rf|register[2][2]~regout ),
	.datac(\CPU|id_stage|rf|register[3][2]~regout ),
	.datad(\CPU|id_stage|data_b|Mux29~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~7 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[31][2]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[31][2]~feeder_combout  = \CPU|wb_stage|y[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[2]~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[31][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[31][2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[31][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[31][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][2]~regout ));

// Location: LCCOMB_X48_Y22_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[27][2]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[27][2]~feeder_combout  = \CPU|wb_stage|y[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[2]~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[27][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[27][2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[27][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[27][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][2]~regout ));

// Location: LCFF_X49_Y22_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[23][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[23][2]~regout ));

// Location: LCCOMB_X49_Y22_N24
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~15_combout  = (\CPU|inst_reg|inst [18] & (((\CPU|inst_reg|inst [19]) # (\CPU|id_stage|rf|register[23][2]~regout )))) # (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[19][2]~regout  & (!\CPU|inst_reg|inst [19])))

	.dataa(\CPU|id_stage|rf|register[19][2]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|inst_reg|inst [19]),
	.datad(\CPU|id_stage|rf|register[23][2]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~15 .lut_mask = 16'hCEC2;
defparam \CPU|id_stage|data_b|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~16_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux29~15_combout  & (\CPU|id_stage|rf|register[31][2]~regout )) # (!\CPU|id_stage|data_b|Mux29~15_combout  & ((\CPU|id_stage|rf|register[27][2]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux29~15_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[31][2]~regout ),
	.datac(\CPU|id_stage|rf|register[27][2]~regout ),
	.datad(\CPU|id_stage|data_b|Mux29~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~16 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y16_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][2]~regout ));

// Location: LCFF_X49_Y16_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][2]~regout ));

// Location: LCCOMB_X50_Y16_N30
cycloneii_lcell_comb \CPU|id_stage|rf|register[21][2]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[21][2]~feeder_combout  = \CPU|wb_stage|y[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[2]~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[21][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[21][2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[21][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y16_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[21][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][2]~regout ));

// Location: LCCOMB_X49_Y16_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~8_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19]) # ((\CPU|id_stage|rf|register[21][2]~regout )))) # (!\CPU|inst_reg|inst [18] & (!\CPU|inst_reg|inst [19] & (\CPU|id_stage|rf|register[17][2]~regout )))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[17][2]~regout ),
	.datad(\CPU|id_stage|rf|register[21][2]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~8 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~9 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~9_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux29~8_combout  & ((\CPU|id_stage|rf|register[29][2]~regout ))) # (!\CPU|id_stage|data_b|Mux29~8_combout  & (\CPU|id_stage|rf|register[25][2]~regout )))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux29~8_combout ))))

	.dataa(\CPU|id_stage|rf|register[25][2]~regout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[29][2]~regout ),
	.datad(\CPU|id_stage|data_b|Mux29~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~9 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[22][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[22][2]~regout ));

// Location: LCFF_X46_Y17_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[30][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[30][2]~regout ));

// Location: LCFF_X46_Y17_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[18][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[18][2]~regout ));

// Location: LCFF_X46_Y20_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[26][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[26][2]~regout ));

// Location: LCCOMB_X46_Y17_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~10_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & ((\CPU|id_stage|rf|register[26][2]~regout ))) # (!\CPU|inst_reg|inst [19] & 
// (\CPU|id_stage|rf|register[18][2]~regout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[18][2]~regout ),
	.datad(\CPU|id_stage|rf|register[26][2]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~10 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~11_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux29~10_combout  & ((\CPU|id_stage|rf|register[30][2]~regout ))) # (!\CPU|id_stage|data_b|Mux29~10_combout  & (\CPU|id_stage|rf|register[22][2]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux29~10_combout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|rf|register[22][2]~regout ),
	.datac(\CPU|id_stage|rf|register[30][2]~regout ),
	.datad(\CPU|id_stage|data_b|Mux29~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~11 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y20_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[16][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[16][2]~regout ));

// Location: LCCOMB_X41_Y20_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[24][2]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[24][2]~feeder_combout  = \CPU|wb_stage|y[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[2]~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[24][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[24][2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[24][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[24][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[24][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[24][2]~regout ));

// Location: LCCOMB_X42_Y20_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~12_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][2]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[16][2]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[16][2]~regout ),
	.datad(\CPU|id_stage|rf|register[24][2]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~12 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y20_N27
cycloneii_lcell_ff \CPU|id_stage|rf|register[28][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[28][2]~regout ));

// Location: LCCOMB_X45_Y16_N8
cycloneii_lcell_comb \CPU|id_stage|rf|register[20][2]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[20][2]~feeder_combout  = \CPU|wb_stage|y[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[2]~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[20][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[20][2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[20][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y16_N9
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[20][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][2]~regout ));

// Location: LCCOMB_X42_Y20_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~13_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux29~12_combout  & (\CPU|id_stage|rf|register[28][2]~regout )) # (!\CPU|id_stage|data_b|Mux29~12_combout  & ((\CPU|id_stage|rf|register[20][2]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|data_b|Mux29~12_combout ))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|id_stage|data_b|Mux29~12_combout ),
	.datac(\CPU|id_stage|rf|register[28][2]~regout ),
	.datad(\CPU|id_stage|rf|register[20][2]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~13 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_b|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~14_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & (\CPU|id_stage|data_b|Mux29~11_combout )) # (!\CPU|inst_reg|inst [17] & 
// ((\CPU|id_stage|data_b|Mux29~13_combout )))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|data_b|Mux29~11_combout ),
	.datad(\CPU|id_stage|data_b|Mux29~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~14 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~17 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~17_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux29~14_combout  & (\CPU|id_stage|data_b|Mux29~16_combout )) # (!\CPU|id_stage|data_b|Mux29~14_combout  & ((\CPU|id_stage|data_b|Mux29~9_combout ))))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux29~14_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux29~16_combout ),
	.datac(\CPU|id_stage|data_b|Mux29~9_combout ),
	.datad(\CPU|id_stage|data_b|Mux29~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~17 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~18 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~18_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & (!\CPU|id_stage|data_b|Mux6~3_combout )) # (!\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux29~17_combout ))) # 
// (!\CPU|id_stage|data_b|Mux6~3_combout  & (\CPU|id_stage|data_b|Mux29~7_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux29~7_combout ),
	.datad(\CPU|id_stage|data_b|Mux29~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~18 .lut_mask = 16'h7632;
defparam \CPU|id_stage|data_b|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~19_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux29~18_combout  & ((\CPU|id_stage|data_b|Mux29~1_combout ))) # (!\CPU|id_stage|data_b|Mux29~18_combout  & (\CPU|id_stage|data_b|Mux29~3_combout )))) 
// # (!\CPU|id_stage|data_b|Mux6~2_combout  & (((\CPU|id_stage|data_b|Mux29~18_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux29~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux29~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux29~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~19 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N10
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~20_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[2]~84_combout )) # (!\CPU|id_stage|data_b|Mux6~1_combout ))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|data_b|Mux29~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[2]~84_combout ),
	.datad(\CPU|id_stage|data_b|Mux29~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N8
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux29~21 (
// Equation(s):
// \CPU|id_stage|data_b|Mux29~21_combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux29~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[2]~0_combout ))) # (!\CPU|id_stage|data_b|Mux29~20_combout  & (\CPU|em_reg|malu [2])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux29~20_combout ))))

	.dataa(\CPU|em_reg|malu [2]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[2]~0_combout ),
	.datad(\CPU|id_stage|data_b|Mux29~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux29~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux29~21 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux29~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y15_N15
cycloneii_lcell_ff \CPU|de_reg|eb[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|id_stage|data_b|Mux29~21_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [2]));

// Location: LCFF_X33_Y15_N17
cycloneii_lcell_ff \CPU|de_reg|eimm[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|inst_reg|inst [2]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eimm [2]));

// Location: LCCOMB_X33_Y15_N16
cycloneii_lcell_comb \CPU|exe_stage|muxb|y[2]~0 (
// Equation(s):
// \CPU|exe_stage|muxb|y[2]~0_combout  = (\CPU|de_reg|ealuimm~regout  & ((\CPU|de_reg|eimm [2]))) # (!\CPU|de_reg|ealuimm~regout  & (\CPU|de_reg|eb [2]))

	.dataa(vcc),
	.datab(\CPU|de_reg|eb [2]),
	.datac(\CPU|de_reg|eimm [2]),
	.datad(\CPU|de_reg|ealuimm~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|muxb|y[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|muxb|y[2]~0 .lut_mask = 16'hF0CC;
defparam \CPU|exe_stage|muxb|y[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N18
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|s~138 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|s~138_combout  = \CPU|exe_stage|muxb|y[2]~0_combout  $ (((\CPU|de_reg|eshift~regout  & (\CPU|de_reg|eimm [8])) # (!\CPU|de_reg|eshift~regout  & ((\CPU|de_reg|ea [2])))))

	.dataa(\CPU|de_reg|eimm [8]),
	.datab(\CPU|de_reg|ea [2]),
	.datac(\CPU|exe_stage|muxb|y[2]~0_combout ),
	.datad(\CPU|de_reg|eshift~regout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|s~138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|s~138 .lut_mask = 16'h5A3C;
defparam \CPU|exe_stage|pipe_alu|s~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~81 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~81_combout  = (\CPU|exe_stage|judge_ealu|y[2]~80_combout  & ((\CPU|de_reg|ealuc [0]) # ((\CPU|exe_stage|pipe_alu|Add1~4_combout )))) # (!\CPU|exe_stage|judge_ealu|y[2]~80_combout  & (!\CPU|de_reg|ealuc [0] & 
// ((\CPU|exe_stage|pipe_alu|Add0~4_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~80_combout ),
	.datab(\CPU|de_reg|ealuc [0]),
	.datac(\CPU|exe_stage|pipe_alu|Add1~4_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~81 .lut_mask = 16'hB9A8;
defparam \CPU|exe_stage|judge_ealu|y[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~63 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~63_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|muxb|y[5]~6_combout )) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxb|y[4]~4_combout )))

	.dataa(\CPU|exe_stage|muxb|y[5]~6_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[4]~4_combout ),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~63 .lut_mask = 16'hAAF0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~70 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~70_combout  = (\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxb|y[3]~1_combout ))) # (!\CPU|exe_stage|muxa|y[0]~0_combout  & (\CPU|exe_stage|muxb|y[2]~0_combout ))

	.dataa(\CPU|exe_stage|muxb|y[2]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|muxb|y[3]~1_combout ),
	.datad(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~70 .lut_mask = 16'hF0AA;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~48 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~48_combout  = (!\CPU|exe_stage|muxa|y[0]~0_combout  & ((\CPU|exe_stage|muxa|y[1]~1_combout  & (\CPU|exe_stage|muxb|y[8]~11_combout )) # (!\CPU|exe_stage|muxa|y[1]~1_combout  & ((\CPU|exe_stage|muxb|y[6]~5_combout )))))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(\CPU|exe_stage|muxb|y[8]~11_combout ),
	.datac(\CPU|exe_stage|muxa|y[1]~1_combout ),
	.datad(\CPU|exe_stage|muxb|y[6]~5_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~48 .lut_mask = 16'h4540;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight1~49 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight1~49_combout  = (\CPU|exe_stage|pipe_alu|ShiftRight1~48_combout ) # ((\CPU|exe_stage|muxa|y[0]~0_combout  & \CPU|exe_stage|pipe_alu|ShiftRight1~28_combout ))

	.dataa(\CPU|exe_stage|muxa|y[0]~0_combout ),
	.datab(vcc),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~48_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~28_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight1~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~49 .lut_mask = 16'hFAF0;
defparam \CPU|exe_stage|pipe_alu|ShiftRight1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~73 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~73_combout  = (\CPU|exe_stage|judge_ealu|y[2]~72_combout  & (((!\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout )))) # (!\CPU|exe_stage|judge_ealu|y[2]~72_combout  & ((\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight1~70_combout )) # (!\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~49_combout )))))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~72_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~70_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~49_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~73 .lut_mask = 16'h44FA;
defparam \CPU|exe_stage|judge_ealu|y[2]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneii_lcell_comb \CPU|exe_stage|pipe_alu|ShiftRight0~69 (
// Equation(s):
// \CPU|exe_stage|pipe_alu|ShiftRight0~69_combout  = (\CPU|exe_stage|muxa|y[2]~2_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight1~56_combout ))) # (!\CPU|exe_stage|muxa|y[2]~2_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight1~51_combout ))

	.dataa(vcc),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~51_combout ),
	.datac(\CPU|exe_stage|muxa|y[2]~2_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight1~56_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|pipe_alu|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~69 .lut_mask = 16'hFC0C;
defparam \CPU|exe_stage|pipe_alu|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~74 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~74_combout  = (\CPU|exe_stage|judge_ealu|y[2]~72_combout  & ((\CPU|exe_stage|judge_ealu|y[2]~73_combout  & ((\CPU|exe_stage|pipe_alu|ShiftRight0~69_combout ))) # (!\CPU|exe_stage|judge_ealu|y[2]~73_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftRight1~63_combout )))) # (!\CPU|exe_stage|judge_ealu|y[2]~72_combout  & (((\CPU|exe_stage|judge_ealu|y[2]~73_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~72_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight1~63_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[2]~73_combout ),
	.datad(\CPU|exe_stage|pipe_alu|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~74 .lut_mask = 16'hF858;
defparam \CPU|exe_stage|judge_ealu|y[2]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~77 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~77_combout  = (\CPU|exe_stage|judge_ealu|y[2]~76_combout  & (\CPU|exe_stage|pipe_alu|ShiftRight0~68_combout  & (\CPU|exe_stage|judge_ealu|y[2]~75_combout ))) # (!\CPU|exe_stage|judge_ealu|y[2]~76_combout  & 
// (((\CPU|exe_stage|judge_ealu|y[2]~74_combout ) # (!\CPU|exe_stage|judge_ealu|y[2]~75_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~76_combout ),
	.datab(\CPU|exe_stage|pipe_alu|ShiftRight0~68_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[2]~75_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[2]~74_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~77 .lut_mask = 16'hD585;
defparam \CPU|exe_stage|judge_ealu|y[2]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~78 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~78_combout  = (\CPU|exe_stage|judge_ealu|y[2]~71_combout  & ((\CPU|exe_stage|judge_ealu|y[2]~77_combout  & (\CPU|exe_stage|muxb|y[31]~8_combout )) # (!\CPU|exe_stage|judge_ealu|y[2]~77_combout  & 
// ((\CPU|exe_stage|pipe_alu|ShiftRight1~69_combout ))))) # (!\CPU|exe_stage|judge_ealu|y[2]~71_combout  & (((\CPU|exe_stage|judge_ealu|y[2]~77_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~71_combout ),
	.datab(\CPU|exe_stage|muxb|y[31]~8_combout ),
	.datac(\CPU|exe_stage|pipe_alu|ShiftRight1~69_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[2]~77_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~78 .lut_mask = 16'hDDA0;
defparam \CPU|exe_stage|judge_ealu|y[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~79 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~79_combout  = (\CPU|de_reg|ealuc [0] & \CPU|exe_stage|judge_ealu|y[2]~78_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|de_reg|ealuc [0]),
	.datad(\CPU|exe_stage|judge_ealu|y[2]~78_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~79 .lut_mask = 16'hF000;
defparam \CPU|exe_stage|judge_ealu|y[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~82 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~82_combout  = (\CPU|exe_stage|judge_ealu|y[2]~68_combout  & (((\CPU|exe_stage|judge_ealu|y[2]~69_combout  & \CPU|exe_stage|judge_ealu|y[2]~79_combout )))) # (!\CPU|exe_stage|judge_ealu|y[2]~68_combout  & 
// ((\CPU|exe_stage|judge_ealu|y[2]~81_combout ) # ((!\CPU|exe_stage|judge_ealu|y[2]~69_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~68_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[2]~81_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[2]~69_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[2]~79_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~82 .lut_mask = 16'hE545;
defparam \CPU|exe_stage|judge_ealu|y[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~83 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~83_combout  = (\CPU|exe_stage|judge_ealu|y[2]~82_combout  & (((\CPU|exe_stage|pipe_alu|s~138_combout ) # (!\CPU|exe_stage|judge_ealu|y[2]~70_combout )))) # (!\CPU|exe_stage|judge_ealu|y[2]~82_combout  & 
// (\CPU|exe_stage|pipe_alu|ShiftLeft0~42_combout  & ((\CPU|exe_stage|judge_ealu|y[2]~70_combout ))))

	.dataa(\CPU|exe_stage|pipe_alu|ShiftLeft0~42_combout ),
	.datab(\CPU|exe_stage|pipe_alu|s~138_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[2]~82_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[2]~70_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~83 .lut_mask = 16'hCAF0;
defparam \CPU|exe_stage|judge_ealu|y[2]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~66 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~66_combout  = (!\CPU|de_reg|ejal~regout  & (\CPU|exe_stage|pipe_alu|Equal0~0_combout  & \CPU|exe_stage|pipe_alu|Add31~6_combout ))

	.dataa(vcc),
	.datab(\CPU|de_reg|ejal~regout ),
	.datac(\CPU|exe_stage|pipe_alu|Equal0~0_combout ),
	.datad(\CPU|exe_stage|pipe_alu|Add31~6_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~66 .lut_mask = 16'h3000;
defparam \CPU|exe_stage|judge_ealu|y[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneii_lcell_comb \CPU|exe_stage|judge_ealu|y[2]~84 (
// Equation(s):
// \CPU|exe_stage|judge_ealu|y[2]~84_combout  = (\CPU|exe_stage|judge_ealu|y[2]~65_combout ) # ((\CPU|exe_stage|judge_ealu|y[2]~66_combout ) # ((\CPU|exe_stage|judge_ealu|y[2]~83_combout  & \CPU|exe_stage|judge_ealu|y[24]~67_combout )))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~65_combout ),
	.datab(\CPU|exe_stage|judge_ealu|y[2]~83_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[24]~67_combout ),
	.datad(\CPU|exe_stage|judge_ealu|y[2]~66_combout ),
	.cin(gnd),
	.combout(\CPU|exe_stage|judge_ealu|y[2]~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|judge_ealu|y[2]~84 .lut_mask = 16'hFFEA;
defparam \CPU|exe_stage|judge_ealu|y[2]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N17
cycloneii_lcell_ff \CPU|em_reg|malu[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|exe_stage|judge_ealu|y[2]~84_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|malu [2]));

// Location: LCCOMB_X30_Y16_N18
cycloneii_lcell_comb \CPU|mem_stage|inputPort|Selector0~0 (
// Equation(s):
// \CPU|mem_stage|inputPort|Selector0~0_combout  = (\CPU|em_reg|malu [3] & ((\CPU|em_reg|malu [2] & ((\op1~combout [3]))) # (!\CPU|em_reg|malu [2] & (\op2~combout [3])))) # (!\CPU|em_reg|malu [3] & (((\op1~combout [3]))))

	.dataa(\CPU|em_reg|malu [3]),
	.datab(\op2~combout [3]),
	.datac(\op1~combout [3]),
	.datad(\CPU|em_reg|malu [2]),
	.cin(gnd),
	.combout(\CPU|mem_stage|inputPort|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|inputPort|Selector0~0 .lut_mask = 16'hF0D8;
defparam \CPU|mem_stage|inputPort|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N19
cycloneii_lcell_ff \CPU|mem_stage|inputPort|mid[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|mem_stage|inputPort|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|em_reg|malu [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mem_stage|inputPort|mid [3]));

// Location: LCCOMB_X30_Y16_N12
cycloneii_lcell_comb \CPU|mem_stage|mem_io_mux|y[3]~1 (
// Equation(s):
// \CPU|mem_stage|mem_io_mux|y[3]~1_combout  = (\CPU|em_reg|malu [7] & (\CPU|mem_stage|inputPort|mid [3])) # (!\CPU|em_reg|malu [7] & ((\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [3])))

	.dataa(vcc),
	.datab(\CPU|mem_stage|inputPort|mid [3]),
	.datac(\CPU|em_reg|malu [7]),
	.datad(\CPU|mem_stage|dram|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\CPU|mem_stage|mem_io_mux|y[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|mem_io_mux|y[3]~1 .lut_mask = 16'hCFC0;
defparam \CPU|mem_stage|mem_io_mux|y[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N18
cycloneii_lcell_comb \CPU|id_stage|rf|register[15][3]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[15][3]~feeder_combout  = \CPU|wb_stage|y[3]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[3]~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[15][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[15][3]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[15][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y16_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[15][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][3]~regout ));

// Location: LCCOMB_X42_Y16_N16
cycloneii_lcell_comb \CPU|id_stage|rf|register[12][3]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[12][3]~feeder_combout  = \CPU|wb_stage|y[3]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[3]~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[12][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[12][3]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[12][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y16_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[12][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][3]~regout ));

// Location: LCFF_X43_Y15_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][3]~regout ));

// Location: LCCOMB_X42_Y16_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~2_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|rf|register[14][3]~regout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|rf|register[12][3]~regout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|rf|register[12][3]~regout ),
	.datad(\CPU|id_stage|rf|register[14][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~2 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y15_N7
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][3]~regout ));

// Location: LCCOMB_X42_Y16_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~3_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux28~2_combout  & (\CPU|id_stage|rf|register[15][3]~regout )) # (!\CPU|id_stage|data_a|Mux28~2_combout  & ((\CPU|id_stage|rf|register[13][3]~regout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux28~2_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|rf|register[15][3]~regout ),
	.datac(\CPU|id_stage|data_a|Mux28~2_combout ),
	.datad(\CPU|id_stage|rf|register[13][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~3 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y15_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~0_combout  = (\CPU|inst_reg|inst [22] & (((\CPU|inst_reg|inst [21])))) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[9][3]~regout ))) # (!\CPU|inst_reg|inst [21] & 
// (\CPU|id_stage|rf|register[8][3]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[8][3]~regout ),
	.datac(\CPU|inst_reg|inst [21]),
	.datad(\CPU|id_stage|rf|register[9][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~0 .lut_mask = 16'hF4A4;
defparam \CPU|id_stage|data_a|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y15_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~1_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux28~0_combout  & (\CPU|id_stage|rf|register[11][3]~regout )) # (!\CPU|id_stage|data_a|Mux28~0_combout  & ((\CPU|id_stage|rf|register[10][3]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux28~0_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[11][3]~regout ),
	.datac(\CPU|id_stage|rf|register[10][3]~regout ),
	.datad(\CPU|id_stage|data_a|Mux28~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~1 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y15_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[3][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[3][3]~regout ));

// Location: LCCOMB_X38_Y14_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~4_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[6][3]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[4][3]~regout )))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[4][3]~regout ),
	.datad(\CPU|id_stage|rf|register[6][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~4 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~5_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux28~4_combout  & (\CPU|id_stage|rf|register[7][3]~regout )) # (!\CPU|id_stage|data_a|Mux28~4_combout  & ((\CPU|id_stage|rf|register[5][3]~regout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux28~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[7][3]~regout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[5][3]~regout ),
	.datad(\CPU|id_stage|data_a|Mux28~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~5 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~6_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & (\CPU|id_stage|data_a|Mux7~2_combout )) # (!\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux7~2_combout  & ((\CPU|id_stage|data_a|Mux28~5_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~2_combout  & (\CPU|id_stage|rf|register[1][3]~regout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[1][3]~regout ),
	.datad(\CPU|id_stage|data_a|Mux28~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~6 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~7 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~7_combout  = (\CPU|id_stage|data_a|Mux7~3_combout  & ((\CPU|id_stage|data_a|Mux28~6_combout  & ((\CPU|id_stage|rf|register[3][3]~regout ))) # (!\CPU|id_stage|data_a|Mux28~6_combout  & (\CPU|id_stage|rf|register[2][3]~regout )))) 
// # (!\CPU|id_stage|data_a|Mux7~3_combout  & (((\CPU|id_stage|data_a|Mux28~6_combout ))))

	.dataa(\CPU|id_stage|rf|register[2][3]~regout ),
	.datab(\CPU|id_stage|data_a|Mux7~3_combout ),
	.datac(\CPU|id_stage|rf|register[3][3]~regout ),
	.datad(\CPU|id_stage|data_a|Mux28~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~7 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N22
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~15_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[23][3]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[19][3]~regout )))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[19][3]~regout ),
	.datad(\CPU|id_stage|rf|register[23][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~15 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~16_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux28~15_combout  & (\CPU|id_stage|rf|register[31][3]~regout )) # (!\CPU|id_stage|data_a|Mux28~15_combout  & ((\CPU|id_stage|rf|register[27][3]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux28~15_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[31][3]~regout ),
	.datac(\CPU|id_stage|rf|register[27][3]~regout ),
	.datad(\CPU|id_stage|data_a|Mux28~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~16 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y19_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[3]~1_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][3]~regout ));

// Location: LCCOMB_X49_Y16_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~8_combout  = (\CPU|inst_reg|inst [24] & (\CPU|inst_reg|inst [23])) # (!\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23] & ((\CPU|id_stage|rf|register[21][3]~regout ))) # (!\CPU|inst_reg|inst [23] & 
// (\CPU|id_stage|rf|register[17][3]~regout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[17][3]~regout ),
	.datad(\CPU|id_stage|rf|register[21][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~8 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~9_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux28~8_combout  & ((\CPU|id_stage|rf|register[29][3]~regout ))) # (!\CPU|id_stage|data_a|Mux28~8_combout  & (\CPU|id_stage|rf|register[25][3]~regout )))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux28~8_combout ))))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|id_stage|rf|register[25][3]~regout ),
	.datac(\CPU|id_stage|rf|register[29][3]~regout ),
	.datad(\CPU|id_stage|data_a|Mux28~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~9 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N14
cycloneii_lcell_comb \CPU|id_stage|rf|register[20][3]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[20][3]~feeder_combout  = \CPU|wb_stage|y[3]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[3]~1_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[20][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[20][3]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[20][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y16_N15
cycloneii_lcell_ff \CPU|id_stage|rf|register[20][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[20][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[20][3]~regout ));

// Location: LCCOMB_X44_Y23_N14
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~12_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[24][3]~regout ))) # (!\CPU|inst_reg|inst [24] & 
// (\CPU|id_stage|rf|register[16][3]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[16][3]~regout ),
	.datad(\CPU|id_stage|rf|register[24][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~12 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~13_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux28~12_combout  & (\CPU|id_stage|rf|register[28][3]~regout )) # (!\CPU|id_stage|data_a|Mux28~12_combout  & ((\CPU|id_stage|rf|register[20][3]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux28~12_combout ))))

	.dataa(\CPU|id_stage|rf|register[28][3]~regout ),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[20][3]~regout ),
	.datad(\CPU|id_stage|data_a|Mux28~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~13 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~10_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & ((\CPU|id_stage|rf|register[26][3]~regout ))) # (!\CPU|inst_reg|inst [24] & 
// (\CPU|id_stage|rf|register[18][3]~regout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[18][3]~regout ),
	.datad(\CPU|id_stage|rf|register[26][3]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~10 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N18
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~11_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux28~10_combout  & (\CPU|id_stage|rf|register[30][3]~regout )) # (!\CPU|id_stage|data_a|Mux28~10_combout  & ((\CPU|id_stage|rf|register[22][3]~regout ))))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux28~10_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[30][3]~regout ),
	.datac(\CPU|id_stage|rf|register[22][3]~regout ),
	.datad(\CPU|id_stage|data_a|Mux28~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~11 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~14 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~14_combout  = (\CPU|inst_reg|inst [21] & (\CPU|inst_reg|inst [22])) # (!\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux28~11_combout ))) # (!\CPU|inst_reg|inst [22] & 
// (\CPU|id_stage|data_a|Mux28~13_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux28~13_combout ),
	.datad(\CPU|id_stage|data_a|Mux28~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~17_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux28~14_combout  & (\CPU|id_stage|data_a|Mux28~16_combout )) # (!\CPU|id_stage|data_a|Mux28~14_combout  & ((\CPU|id_stage|data_a|Mux28~9_combout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux28~14_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|id_stage|data_a|Mux28~16_combout ),
	.datac(\CPU|id_stage|data_a|Mux28~9_combout ),
	.datad(\CPU|id_stage|data_a|Mux28~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~17 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~18_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & (((!\CPU|id_stage|data_a|Mux7~0_combout )))) # (!\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux28~17_combout ))) # 
// (!\CPU|id_stage|data_a|Mux7~0_combout  & (\CPU|id_stage|data_a|Mux28~7_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux28~7_combout ),
	.datac(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datad(\CPU|id_stage|data_a|Mux28~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~18 .lut_mask = 16'h5E0E;
defparam \CPU|id_stage|data_a|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~19_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux28~18_combout  & ((\CPU|id_stage|data_a|Mux28~1_combout ))) # (!\CPU|id_stage|data_a|Mux28~18_combout  & (\CPU|id_stage|data_a|Mux28~3_combout )))) 
// # (!\CPU|id_stage|data_a|Mux7~1_combout  & (((\CPU|id_stage|data_a|Mux28~18_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux28~3_combout ),
	.datac(\CPU|id_stage|data_a|Mux28~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux28~18_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~19 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~20_combout  = (\CPU|id_stage|data_a|Mux7~5_combout  & ((\CPU|id_stage|fw_instance|fwda[0]~5_combout  & (\CPU|exe_stage|judge_ealu|y[3]~96_combout )) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// ((\CPU|id_stage|data_a|Mux28~19_combout ))))) # (!\CPU|id_stage|data_a|Mux7~5_combout  & (\CPU|id_stage|fw_instance|fwda[0]~5_combout ))

	.dataa(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datab(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[3]~96_combout ),
	.datad(\CPU|id_stage|data_a|Mux28~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~20 .lut_mask = 16'hE6C4;
defparam \CPU|id_stage|data_a|Mux28~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux28~21 (
// Equation(s):
// \CPU|id_stage|data_a|Mux28~21_combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux28~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[3]~1_combout ))) # (!\CPU|id_stage|data_a|Mux28~20_combout  & (\CPU|em_reg|malu [3])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux28~20_combout ))))

	.dataa(\CPU|em_reg|malu [3]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[3]~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux28~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux28~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux28~21 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux28~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux28~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux28~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (((\CPU|id_stage|bpc[3]~2_combout ) # (\CPU|id_stage|cu|pcsource[0]~1_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & (\CPU|inst_reg|inst [1] & 
// ((!\CPU|id_stage|cu|pcsource[0]~1_combout ))))

	.dataa(\CPU|inst_reg|inst [1]),
	.datab(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datac(\CPU|id_stage|bpc[3]~2_combout ),
	.datad(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux28~0 .lut_mask = 16'hCCE2;
defparam \CPU|if_stage|nextpc|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux28~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux28~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux28~0_combout  & (!\CPU|if_stage|p4|y[3]~2_combout )) # (!\CPU|if_stage|nextpc|Mux28~0_combout  & ((!\CPU|id_stage|data_a|Mux28~21_combout ))))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux28~0_combout ))))

	.dataa(\CPU|if_stage|p4|y[3]~2_combout ),
	.datab(\CPU|id_stage|data_a|Mux28~21_combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux28~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux28~1 .lut_mask = 16'h503F;
defparam \CPU|if_stage|nextpc|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N15
cycloneii_lcell_ff \CPU|prog_cnt|test|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux28~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [3]));

// Location: LCCOMB_X31_Y19_N30
cycloneii_lcell_comb \CPU|prog_cnt|test|q[3]~_wirecell (
// Equation(s):
// \CPU|prog_cnt|test|q[3]~_wirecell_combout  = !\CPU|prog_cnt|test|q [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|prog_cnt|test|q [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|prog_cnt|test|q[3]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|prog_cnt|test|q[3]~_wirecell .lut_mask = 16'h0F0F;
defparam \CPU|prog_cnt|test|q[3]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneii_lcell_comb \CPU|inst_reg|inst~14 (
// Equation(s):
// \CPU|inst_reg|inst~14_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [25] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(vcc),
	.datab(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datac(\CPU|id_stage|cu|if_flush~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~14 .lut_mask = 16'h0C0C;
defparam \CPU|inst_reg|inst~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N25
cycloneii_lcell_ff \CPU|inst_reg|inst[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~14_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [25]));

// Location: LCCOMB_X36_Y23_N10
cycloneii_lcell_comb \CPU|id_stage|fw_instance|fwda[1]~2 (
// Equation(s):
// \CPU|id_stage|fw_instance|fwda[1]~2_combout  = (\CPU|inst_reg|inst [23] & (\CPU|em_reg|mrn [2] & (\CPU|em_reg|mrn [3] $ (!\CPU|inst_reg|inst [24])))) # (!\CPU|inst_reg|inst [23] & (!\CPU|em_reg|mrn [2] & (\CPU|em_reg|mrn [3] $ (!\CPU|inst_reg|inst 
// [24]))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|em_reg|mrn [3]),
	.datac(\CPU|em_reg|mrn [2]),
	.datad(\CPU|inst_reg|inst [24]),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|fwda[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|fwda[1]~2 .lut_mask = 16'h8421;
defparam \CPU|id_stage|fw_instance|fwda[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cycloneii_lcell_comb \CPU|id_stage|fw_instance|fwda[1]~3 (
// Equation(s):
// \CPU|id_stage|fw_instance|fwda[1]~3_combout  = (\CPU|id_stage|fw_instance|fwda[1]~1_combout  & (\CPU|id_stage|fw_instance|fwda[1]~2_combout  & (\CPU|inst_reg|inst [25] $ (!\CPU|em_reg|mrn [4]))))

	.dataa(\CPU|id_stage|fw_instance|fwda[1]~1_combout ),
	.datab(\CPU|inst_reg|inst [25]),
	.datac(\CPU|em_reg|mrn [4]),
	.datad(\CPU|id_stage|fw_instance|fwda[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|fwda[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|fwda[1]~3 .lut_mask = 16'h8200;
defparam \CPU|id_stage|fw_instance|fwda[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneii_lcell_comb \CPU|id_stage|fw_instance|fwda[1]~4 (
// Equation(s):
// \CPU|id_stage|fw_instance|fwda[1]~4_combout  = (\CPU|id_stage|fw_instance|fwda[1]~3_combout  & ((!\CPU|id_stage|fw_instance|always1~2_combout ) # (!\CPU|id_stage|fw_instance|always2~4_combout )))

	.dataa(\CPU|id_stage|fw_instance|always2~4_combout ),
	.datab(\CPU|id_stage|fw_instance|always1~2_combout ),
	.datac(vcc),
	.datad(\CPU|id_stage|fw_instance|fwda[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|fwda[1]~4 .lut_mask = 16'h7700;
defparam \CPU|id_stage|fw_instance|fwda[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y13_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[15][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[15][2]~regout ));

// Location: LCFF_X43_Y13_N25
cycloneii_lcell_ff \CPU|id_stage|rf|register[14][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[14][2]~regout ));

// Location: LCFF_X43_Y13_N31
cycloneii_lcell_ff \CPU|id_stage|rf|register[12][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[12][2]~regout ));

// Location: LCFF_X42_Y13_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[13][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[13][2]~regout ));

// Location: LCCOMB_X43_Y13_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~17 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~17_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[13][2]~regout ))) # (!\CPU|inst_reg|inst [21] & 
// (\CPU|id_stage|rf|register[12][2]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[12][2]~regout ),
	.datad(\CPU|id_stage|rf|register[13][2]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~17 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_a|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~18 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~18_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux29~17_combout  & (\CPU|id_stage|rf|register[15][2]~regout )) # (!\CPU|id_stage|data_a|Mux29~17_combout  & ((\CPU|id_stage|rf|register[14][2]~regout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux29~17_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[15][2]~regout ),
	.datac(\CPU|id_stage|rf|register[14][2]~regout ),
	.datad(\CPU|id_stage|data_a|Mux29~17_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~18 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y14_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[9][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[9][2]~regout ));

// Location: LCFF_X42_Y14_N23
cycloneii_lcell_ff \CPU|id_stage|rf|register[8][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[2]~0_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[8][2]~regout ));

// Location: LCCOMB_X42_Y14_N2
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~10 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~10_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21]) # ((\CPU|id_stage|rf|register[10][2]~regout )))) # (!\CPU|inst_reg|inst [22] & (!\CPU|inst_reg|inst [21] & ((\CPU|id_stage|rf|register[8][2]~regout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[10][2]~regout ),
	.datad(\CPU|id_stage|rf|register[8][2]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~10 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~11 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~11_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|id_stage|data_a|Mux29~10_combout  & (\CPU|id_stage|rf|register[11][2]~regout )) # (!\CPU|id_stage|data_a|Mux29~10_combout  & ((\CPU|id_stage|rf|register[9][2]~regout ))))) # 
// (!\CPU|inst_reg|inst [21] & (((\CPU|id_stage|data_a|Mux29~10_combout ))))

	.dataa(\CPU|id_stage|rf|register[11][2]~regout ),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[9][2]~regout ),
	.datad(\CPU|id_stage|data_a|Mux29~10_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~11 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[5][2]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[5][2]~feeder_combout  = \CPU|wb_stage|y[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[2]~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[5][2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y14_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[5][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[5][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[5][2]~regout ));

// Location: LCCOMB_X38_Y14_N0
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~12 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~12_combout  = (\CPU|inst_reg|inst [22] & (\CPU|inst_reg|inst [21])) # (!\CPU|inst_reg|inst [22] & ((\CPU|inst_reg|inst [21] & (\CPU|id_stage|rf|register[5][2]~regout )) # (!\CPU|inst_reg|inst [21] & 
// ((\CPU|id_stage|rf|register[4][2]~regout )))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|inst_reg|inst [21]),
	.datac(\CPU|id_stage|rf|register[5][2]~regout ),
	.datad(\CPU|id_stage|rf|register[4][2]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~12 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~13 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~13_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux29~12_combout  & ((\CPU|id_stage|rf|register[7][2]~regout ))) # (!\CPU|id_stage|data_a|Mux29~12_combout  & (\CPU|id_stage|rf|register[6][2]~regout )))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux29~12_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|rf|register[6][2]~regout ),
	.datac(\CPU|id_stage|rf|register[7][2]~regout ),
	.datad(\CPU|id_stage|data_a|Mux29~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N10
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~15 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~15_combout  = (\CPU|id_stage|data_a|Mux29~14_combout  & (((\CPU|id_stage|rf|register[3][2]~regout )) # (!\CPU|id_stage|data_a|Mux7~2_combout ))) # (!\CPU|id_stage|data_a|Mux29~14_combout  & (\CPU|id_stage|data_a|Mux7~2_combout  
// & ((\CPU|id_stage|data_a|Mux29~13_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux29~14_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~2_combout ),
	.datac(\CPU|id_stage|rf|register[3][2]~regout ),
	.datad(\CPU|id_stage|data_a|Mux29~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~15 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_a|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N8
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~16 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~16_combout  = (\CPU|id_stage|data_a|Mux7~1_combout  & ((\CPU|id_stage|data_a|Mux7~0_combout ) # ((\CPU|id_stage|data_a|Mux29~11_combout )))) # (!\CPU|id_stage|data_a|Mux7~1_combout  & (!\CPU|id_stage|data_a|Mux7~0_combout  & 
// ((\CPU|id_stage|data_a|Mux29~15_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~1_combout ),
	.datab(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datac(\CPU|id_stage|data_a|Mux29~11_combout ),
	.datad(\CPU|id_stage|data_a|Mux29~15_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~16 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~8 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~8_combout  = (\CPU|id_stage|data_a|Mux29~7_combout  & ((\CPU|id_stage|rf|register[31][2]~regout ) # ((!\CPU|inst_reg|inst [24])))) # (!\CPU|id_stage|data_a|Mux29~7_combout  & (((\CPU|id_stage|rf|register[27][2]~regout  & 
// \CPU|inst_reg|inst [24]))))

	.dataa(\CPU|id_stage|data_a|Mux29~7_combout ),
	.datab(\CPU|id_stage|rf|register[31][2]~regout ),
	.datac(\CPU|id_stage|rf|register[27][2]~regout ),
	.datad(\CPU|inst_reg|inst [24]),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~8 .lut_mask = 16'hD8AA;
defparam \CPU|id_stage|data_a|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N20
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~0 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~0_combout  = (\CPU|inst_reg|inst [23] & (\CPU|inst_reg|inst [24])) # (!\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[26][2]~regout )) # (!\CPU|inst_reg|inst [24] & 
// ((\CPU|id_stage|rf|register[18][2]~regout )))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[26][2]~regout ),
	.datad(\CPU|id_stage|rf|register[18][2]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~0 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_a|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N26
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~1 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~1_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux29~0_combout  & ((\CPU|id_stage|rf|register[30][2]~regout ))) # (!\CPU|id_stage|data_a|Mux29~0_combout  & (\CPU|id_stage|rf|register[22][2]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux29~0_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[22][2]~regout ),
	.datac(\CPU|id_stage|rf|register[30][2]~regout ),
	.datad(\CPU|id_stage|data_a|Mux29~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~1 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N4
cycloneii_lcell_comb \CPU|id_stage|rf|register[25][2]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[25][2]~feeder_combout  = \CPU|wb_stage|y[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[2]~0_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[25][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[25][2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[25][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y16_N5
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[25][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][2]~regout ));

// Location: LCCOMB_X50_Y16_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~2 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~2_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|inst_reg|inst [24]) # ((\CPU|id_stage|rf|register[21][2]~regout )))) # (!\CPU|inst_reg|inst [23] & (!\CPU|inst_reg|inst [24] & (\CPU|id_stage|rf|register[17][2]~regout )))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[17][2]~regout ),
	.datad(\CPU|id_stage|rf|register[21][2]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~2 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N6
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~3 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~3_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|id_stage|data_a|Mux29~2_combout  & (\CPU|id_stage|rf|register[29][2]~regout )) # (!\CPU|id_stage|data_a|Mux29~2_combout  & ((\CPU|id_stage|rf|register[25][2]~regout ))))) # 
// (!\CPU|inst_reg|inst [24] & (((\CPU|id_stage|data_a|Mux29~2_combout ))))

	.dataa(\CPU|id_stage|rf|register[29][2]~regout ),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|id_stage|rf|register[25][2]~regout ),
	.datad(\CPU|id_stage|data_a|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~3 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_a|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~4 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~4_combout  = (\CPU|inst_reg|inst [24] & ((\CPU|inst_reg|inst [23]) # ((\CPU|id_stage|rf|register[24][2]~regout )))) # (!\CPU|inst_reg|inst [24] & (!\CPU|inst_reg|inst [23] & (\CPU|id_stage|rf|register[16][2]~regout )))

	.dataa(\CPU|inst_reg|inst [24]),
	.datab(\CPU|inst_reg|inst [23]),
	.datac(\CPU|id_stage|rf|register[16][2]~regout ),
	.datad(\CPU|id_stage|rf|register[24][2]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~4 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_a|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N16
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~5 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~5_combout  = (\CPU|inst_reg|inst [23] & ((\CPU|id_stage|data_a|Mux29~4_combout  & ((\CPU|id_stage|rf|register[28][2]~regout ))) # (!\CPU|id_stage|data_a|Mux29~4_combout  & (\CPU|id_stage|rf|register[20][2]~regout )))) # 
// (!\CPU|inst_reg|inst [23] & (((\CPU|id_stage|data_a|Mux29~4_combout ))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|id_stage|rf|register[20][2]~regout ),
	.datac(\CPU|id_stage|rf|register[28][2]~regout ),
	.datad(\CPU|id_stage|data_a|Mux29~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~5 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_a|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N28
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~6 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~6_combout  = (\CPU|inst_reg|inst [21] & ((\CPU|inst_reg|inst [22]) # ((\CPU|id_stage|data_a|Mux29~3_combout )))) # (!\CPU|inst_reg|inst [21] & (!\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux29~5_combout ))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|id_stage|data_a|Mux29~3_combout ),
	.datad(\CPU|id_stage|data_a|Mux29~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~6 .lut_mask = 16'hB9A8;
defparam \CPU|id_stage|data_a|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~9 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~9_combout  = (\CPU|inst_reg|inst [22] & ((\CPU|id_stage|data_a|Mux29~6_combout  & (\CPU|id_stage|data_a|Mux29~8_combout )) # (!\CPU|id_stage|data_a|Mux29~6_combout  & ((\CPU|id_stage|data_a|Mux29~1_combout ))))) # 
// (!\CPU|inst_reg|inst [22] & (((\CPU|id_stage|data_a|Mux29~6_combout ))))

	.dataa(\CPU|inst_reg|inst [22]),
	.datab(\CPU|id_stage|data_a|Mux29~8_combout ),
	.datac(\CPU|id_stage|data_a|Mux29~1_combout ),
	.datad(\CPU|id_stage|data_a|Mux29~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~9 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_a|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N4
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~19 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~19_combout  = (\CPU|id_stage|data_a|Mux7~0_combout  & ((\CPU|id_stage|data_a|Mux29~16_combout  & (\CPU|id_stage|data_a|Mux29~18_combout )) # (!\CPU|id_stage|data_a|Mux29~16_combout  & ((\CPU|id_stage|data_a|Mux29~9_combout ))))) 
// # (!\CPU|id_stage|data_a|Mux7~0_combout  & (((\CPU|id_stage|data_a|Mux29~16_combout ))))

	.dataa(\CPU|id_stage|data_a|Mux7~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux29~18_combout ),
	.datac(\CPU|id_stage|data_a|Mux29~16_combout ),
	.datad(\CPU|id_stage|data_a|Mux29~9_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~19 .lut_mask = 16'hDAD0;
defparam \CPU|id_stage|data_a|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29~20 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~20_combout  = (\CPU|id_stage|fw_instance|fwda[0]~5_combout  & ((\CPU|exe_stage|judge_ealu|y[2]~84_combout ) # ((!\CPU|id_stage|data_a|Mux7~5_combout )))) # (!\CPU|id_stage|fw_instance|fwda[0]~5_combout  & 
// (((\CPU|id_stage|data_a|Mux7~5_combout  & \CPU|id_stage|data_a|Mux29~19_combout ))))

	.dataa(\CPU|exe_stage|judge_ealu|y[2]~84_combout ),
	.datab(\CPU|id_stage|fw_instance|fwda[0]~5_combout ),
	.datac(\CPU|id_stage|data_a|Mux7~5_combout ),
	.datad(\CPU|id_stage|data_a|Mux29~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29~20 .lut_mask = 16'hBC8C;
defparam \CPU|id_stage|data_a|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N30
cycloneii_lcell_comb \CPU|id_stage|data_a|Mux29 (
// Equation(s):
// \CPU|id_stage|data_a|Mux29~combout  = (\CPU|id_stage|fw_instance|fwda[1]~4_combout  & ((\CPU|id_stage|data_a|Mux29~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[2]~0_combout ))) # (!\CPU|id_stage|data_a|Mux29~20_combout  & (\CPU|em_reg|malu [2])))) # 
// (!\CPU|id_stage|fw_instance|fwda[1]~4_combout  & (((\CPU|id_stage|data_a|Mux29~20_combout ))))

	.dataa(\CPU|em_reg|malu [2]),
	.datab(\CPU|id_stage|fw_instance|fwda[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[2]~0_combout ),
	.datad(\CPU|id_stage|data_a|Mux29~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_a|Mux29~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_a|Mux29 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_a|Mux29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N18
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux29~0 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux29~0_combout  = (\CPU|prog_cnt|test|q[0]~0_combout  & (((!\CPU|if_stage|nextpc|Mux25~0_combout  & \CPU|id_stage|bpc[2]~0_combout )))) # (!\CPU|prog_cnt|test|q[0]~0_combout  & ((\CPU|inst_reg|inst [0]) # 
// ((\CPU|if_stage|nextpc|Mux25~0_combout ))))

	.dataa(\CPU|inst_reg|inst [0]),
	.datab(\CPU|prog_cnt|test|q[0]~0_combout ),
	.datac(\CPU|if_stage|nextpc|Mux25~0_combout ),
	.datad(\CPU|id_stage|bpc[2]~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux29~0 .lut_mask = 16'h3E32;
defparam \CPU|if_stage|nextpc|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N12
cycloneii_lcell_comb \CPU|if_stage|nextpc|Mux29~1 (
// Equation(s):
// \CPU|if_stage|nextpc|Mux29~1_combout  = (\CPU|id_stage|cu|pcsource[0]~1_combout  & ((\CPU|if_stage|nextpc|Mux29~0_combout  & ((!\CPU|id_stage|data_a|Mux29~combout ))) # (!\CPU|if_stage|nextpc|Mux29~0_combout  & (!\CPU|if_stage|p4|y[2]~0_combout )))) # 
// (!\CPU|id_stage|cu|pcsource[0]~1_combout  & (((!\CPU|if_stage|nextpc|Mux29~0_combout ))))

	.dataa(\CPU|if_stage|p4|y[2]~0_combout ),
	.datab(\CPU|id_stage|data_a|Mux29~combout ),
	.datac(\CPU|id_stage|cu|pcsource[0]~1_combout ),
	.datad(\CPU|if_stage|nextpc|Mux29~0_combout ),
	.cin(gnd),
	.combout(\CPU|if_stage|nextpc|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|if_stage|nextpc|Mux29~1 .lut_mask = 16'h305F;
defparam \CPU|if_stage|nextpc|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N13
cycloneii_lcell_ff \CPU|prog_cnt|test|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|if_stage|nextpc|Mux29~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|prog_cnt|test|q [2]));

// Location: LCCOMB_X33_Y20_N16
cycloneii_lcell_comb \CPU|prog_cnt|test|q[2]~_wirecell (
// Equation(s):
// \CPU|prog_cnt|test|q[2]~_wirecell_combout  = !\CPU|prog_cnt|test|q [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|prog_cnt|test|q [2]),
	.cin(gnd),
	.combout(\CPU|prog_cnt|test|q[2]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|prog_cnt|test|q[2]~_wirecell .lut_mask = 16'h00FF;
defparam \CPU|prog_cnt|test|q[2]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
cycloneii_lcell_comb \CPU|inst_reg|inst~12 (
// Equation(s):
// \CPU|inst_reg|inst~12_combout  = (\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [24] & !\CPU|id_stage|cu|if_flush~combout )

	.dataa(vcc),
	.datab(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\CPU|id_stage|cu|if_flush~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst~12 .lut_mask = 16'h0C0C;
defparam \CPU|inst_reg|inst~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N31
cycloneii_lcell_ff \CPU|inst_reg|inst[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst~12_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|inst_reg|inst[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [24]));

// Location: LCCOMB_X36_Y22_N20
cycloneii_lcell_comb \CPU|id_stage|fw_instance|always1~1 (
// Equation(s):
// \CPU|id_stage|fw_instance|always1~1_combout  = (\CPU|inst_reg|inst [23] & (\CPU|exe_stage|ern [2] & (\CPU|inst_reg|inst [24] $ (!\CPU|exe_stage|ern [3])))) # (!\CPU|inst_reg|inst [23] & (!\CPU|exe_stage|ern [2] & (\CPU|inst_reg|inst [24] $ 
// (!\CPU|exe_stage|ern [3]))))

	.dataa(\CPU|inst_reg|inst [23]),
	.datab(\CPU|inst_reg|inst [24]),
	.datac(\CPU|exe_stage|ern [3]),
	.datad(\CPU|exe_stage|ern [2]),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|always1~1 .lut_mask = 16'h8241;
defparam \CPU|id_stage|fw_instance|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneii_lcell_comb \CPU|id_stage|fw_instance|always1~0 (
// Equation(s):
// \CPU|id_stage|fw_instance|always1~0_combout  = (\CPU|inst_reg|inst [21] & (\CPU|exe_stage|ern [0] & (\CPU|inst_reg|inst [22] $ (!\CPU|exe_stage|ern [1])))) # (!\CPU|inst_reg|inst [21] & (!\CPU|exe_stage|ern [0] & (\CPU|inst_reg|inst [22] $ 
// (!\CPU|exe_stage|ern [1]))))

	.dataa(\CPU|inst_reg|inst [21]),
	.datab(\CPU|inst_reg|inst [22]),
	.datac(\CPU|exe_stage|ern [1]),
	.datad(\CPU|exe_stage|ern [0]),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|always1~0 .lut_mask = 16'h8241;
defparam \CPU|id_stage|fw_instance|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cycloneii_lcell_comb \CPU|id_stage|fw_instance|always1~2 (
// Equation(s):
// \CPU|id_stage|fw_instance|always1~2_combout  = (\CPU|id_stage|fw_instance|always1~1_combout  & (\CPU|id_stage|fw_instance|always1~0_combout  & (\CPU|exe_stage|ern [4] $ (!\CPU|inst_reg|inst [25]))))

	.dataa(\CPU|exe_stage|ern [4]),
	.datab(\CPU|id_stage|fw_instance|always1~1_combout ),
	.datac(\CPU|id_stage|fw_instance|always1~0_combout ),
	.datad(\CPU|inst_reg|inst [25]),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|always1~2 .lut_mask = 16'h8040;
defparam \CPU|id_stage|fw_instance|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneii_lcell_comb \CPU|id_stage|fw_instance|always0~0 (
// Equation(s):
// \CPU|id_stage|fw_instance|always0~0_combout  = ((!\CPU|id_stage|fw_instance|always2~2_combout  & !\CPU|id_stage|fw_instance|always1~2_combout )) # (!\CPU|de_reg|em2reg~regout )

	.dataa(\CPU|de_reg|em2reg~regout ),
	.datab(\CPU|id_stage|fw_instance|always2~2_combout ),
	.datac(vcc),
	.datad(\CPU|id_stage|fw_instance|always1~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|always0~0 .lut_mask = 16'h5577;
defparam \CPU|id_stage|fw_instance|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N18
cycloneii_lcell_comb \CPU|inst_reg|inst[28]~16 (
// Equation(s):
// \CPU|inst_reg|inst[28]~16_combout  = (!\CPU|id_stage|cu|if_flush~combout  & ((\CPU|id_stage|fw_instance|always0~0_combout  & ((\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [28]))) # 
// (!\CPU|id_stage|fw_instance|always0~0_combout  & (\CPU|inst_reg|inst [28]))))

	.dataa(\CPU|id_stage|cu|if_flush~combout ),
	.datab(\CPU|id_stage|fw_instance|always0~0_combout ),
	.datac(\CPU|inst_reg|inst [28]),
	.datad(\CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\CPU|inst_reg|inst[28]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inst_reg|inst[28]~16 .lut_mask = 16'h5410;
defparam \CPU|inst_reg|inst[28]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N19
cycloneii_lcell_ff \CPU|inst_reg|inst[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|inst_reg|inst[28]~16_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|inst_reg|inst [28]));

// Location: LCCOMB_X34_Y23_N20
cycloneii_lcell_comb \CPU|id_stage|cu|comb~7 (
// Equation(s):
// \CPU|id_stage|cu|comb~7_combout  = ((\CPU|inst_reg|inst [28]) # ((\CPU|inst_reg|inst [29]) # (!\CPU|id_stage|cu|comb~4_combout ))) # (!\CPU|inst_reg|inst [27])

	.dataa(\CPU|inst_reg|inst [27]),
	.datab(\CPU|inst_reg|inst [28]),
	.datac(\CPU|inst_reg|inst [29]),
	.datad(\CPU|id_stage|cu|comb~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|comb~7 .lut_mask = 16'hFDFF;
defparam \CPU|id_stage|cu|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneii_lcell_comb \CPU|id_stage|cu|jal (
// Equation(s):
// \CPU|id_stage|cu|jal~combout  = (!\CPU|id_stage|cu|comb~7_combout  & \CPU|inst_reg|inst [26])

	.dataa(vcc),
	.datab(\CPU|id_stage|cu|comb~7_combout ),
	.datac(vcc),
	.datad(\CPU|inst_reg|inst [26]),
	.cin(gnd),
	.combout(\CPU|id_stage|cu|jal~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|cu|jal .lut_mask = 16'h3300;
defparam \CPU|id_stage|cu|jal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N1
cycloneii_lcell_ff \CPU|de_reg|ejal (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|cu|jal~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ejal~regout ));

// Location: LCCOMB_X36_Y22_N0
cycloneii_lcell_comb \CPU|id_stage|reg_wn|y[2]~3 (
// Equation(s):
// \CPU|id_stage|reg_wn|y[2]~3_combout  = (\CPU|id_stage|cu|regrt~1_combout  & (\CPU|inst_reg|inst [18])) # (!\CPU|id_stage|cu|regrt~1_combout  & ((\CPU|inst_reg|inst [13])))

	.dataa(vcc),
	.datab(\CPU|id_stage|cu|regrt~1_combout ),
	.datac(\CPU|inst_reg|inst [18]),
	.datad(\CPU|inst_reg|inst [13]),
	.cin(gnd),
	.combout(\CPU|id_stage|reg_wn|y[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|reg_wn|y[2]~3 .lut_mask = 16'hF3C0;
defparam \CPU|id_stage|reg_wn|y[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N1
cycloneii_lcell_ff \CPU|de_reg|ern0[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|reg_wn|y[2]~3_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ern0 [2]));

// Location: LCCOMB_X36_Y22_N2
cycloneii_lcell_comb \CPU|exe_stage|ern[2] (
// Equation(s):
// \CPU|exe_stage|ern [2] = (\CPU|de_reg|ejal~regout ) # (\CPU|de_reg|ern0 [2])

	.dataa(vcc),
	.datab(\CPU|de_reg|ejal~regout ),
	.datac(vcc),
	.datad(\CPU|de_reg|ern0 [2]),
	.cin(gnd),
	.combout(\CPU|exe_stage|ern [2]),
	.cout());
// synopsys translate_off
defparam \CPU|exe_stage|ern[2] .lut_mask = 16'hFFCC;
defparam \CPU|exe_stage|ern[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cycloneii_lcell_comb \CPU|id_stage|fw_instance|always2~1 (
// Equation(s):
// \CPU|id_stage|fw_instance|always2~1_combout  = (\CPU|inst_reg|inst [19] & (\CPU|exe_stage|ern [3] & (\CPU|exe_stage|ern [2] $ (!\CPU|inst_reg|inst [18])))) # (!\CPU|inst_reg|inst [19] & (!\CPU|exe_stage|ern [3] & (\CPU|exe_stage|ern [2] $ 
// (!\CPU|inst_reg|inst [18]))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|exe_stage|ern [2]),
	.datac(\CPU|inst_reg|inst [18]),
	.datad(\CPU|exe_stage|ern [3]),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|always2~1 .lut_mask = 16'h8241;
defparam \CPU|id_stage|fw_instance|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cycloneii_lcell_comb \CPU|id_stage|fw_instance|always2~2 (
// Equation(s):
// \CPU|id_stage|fw_instance|always2~2_combout  = (\CPU|id_stage|fw_instance|always2~0_combout  & (\CPU|id_stage|fw_instance|always2~1_combout  & (\CPU|exe_stage|ern [4] $ (!\CPU|inst_reg|inst [20]))))

	.dataa(\CPU|id_stage|fw_instance|always2~0_combout ),
	.datab(\CPU|id_stage|fw_instance|always2~1_combout ),
	.datac(\CPU|exe_stage|ern [4]),
	.datad(\CPU|inst_reg|inst [20]),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|always2~2 .lut_mask = 16'h8008;
defparam \CPU|id_stage|fw_instance|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cycloneii_lcell_comb \CPU|id_stage|fw_instance|fwdb[1]~4 (
// Equation(s):
// \CPU|id_stage|fw_instance|fwdb[1]~4_combout  = (\CPU|id_stage|fw_instance|fwdb[1]~3_combout  & ((!\CPU|id_stage|fw_instance|always2~2_combout ) # (!\CPU|id_stage|fw_instance|always2~4_combout )))

	.dataa(\CPU|id_stage|fw_instance|always2~4_combout ),
	.datab(\CPU|id_stage|fw_instance|always2~2_combout ),
	.datac(vcc),
	.datad(\CPU|id_stage|fw_instance|fwdb[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|fw_instance|fwdb[1]~4 .lut_mask = 16'h7700;
defparam \CPU|id_stage|fw_instance|fwdb[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N14
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~1 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~1_combout  = (\CPU|id_stage|data_b|Mux31~0_combout  & (((\CPU|id_stage|rf|register[11][0]~regout )) # (!\CPU|inst_reg|inst [17]))) # (!\CPU|id_stage|data_b|Mux31~0_combout  & (\CPU|inst_reg|inst [17] & 
// ((\CPU|id_stage|rf|register[10][0]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux31~0_combout ),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[11][0]~regout ),
	.datad(\CPU|id_stage|rf|register[10][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~1 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~12 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~12_combout  = (\CPU|inst_reg|inst [16] & (\CPU|inst_reg|inst [17])) # (!\CPU|inst_reg|inst [16] & ((\CPU|inst_reg|inst [17] & ((\CPU|id_stage|rf|register[6][0]~regout ))) # (!\CPU|inst_reg|inst [17] & 
// (\CPU|id_stage|rf|register[4][0]~regout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|inst_reg|inst [17]),
	.datac(\CPU|id_stage|rf|register[4][0]~regout ),
	.datad(\CPU|id_stage|rf|register[6][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~12 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~13 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~13_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux31~12_combout  & ((\CPU|id_stage|rf|register[7][0]~regout ))) # (!\CPU|id_stage|data_b|Mux31~12_combout  & (\CPU|id_stage|rf|register[5][0]~regout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux31~12_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|rf|register[5][0]~regout ),
	.datac(\CPU|id_stage|rf|register[7][0]~regout ),
	.datad(\CPU|id_stage|data_b|Mux31~12_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~13 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~14 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~14_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & (\CPU|id_stage|data_b|Mux6~5_combout )) # (!\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux6~5_combout  & ((\CPU|id_stage|data_b|Mux31~13_combout ))) # 
// (!\CPU|id_stage|data_b|Mux6~5_combout  & (\CPU|id_stage|rf|register[1][0]~regout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~5_combout ),
	.datac(\CPU|id_stage|rf|register[1][0]~regout ),
	.datad(\CPU|id_stage|data_b|Mux31~13_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~14 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~15 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~15_combout  = (\CPU|id_stage|data_b|Mux6~4_combout  & ((\CPU|id_stage|data_b|Mux31~14_combout  & ((\CPU|id_stage|rf|register[3][0]~regout ))) # (!\CPU|id_stage|data_b|Mux31~14_combout  & (\CPU|id_stage|rf|register[2][0]~regout 
// )))) # (!\CPU|id_stage|data_b|Mux6~4_combout  & (((\CPU|id_stage|data_b|Mux31~14_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux6~4_combout ),
	.datab(\CPU|id_stage|rf|register[2][0]~regout ),
	.datac(\CPU|id_stage|rf|register[3][0]~regout ),
	.datad(\CPU|id_stage|data_b|Mux31~14_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~15 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N28
cycloneii_lcell_comb \CPU|id_stage|rf|register[29][0]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[29][0]~feeder_combout  = \CPU|wb_stage|y[0]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[0]~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[29][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[29][0]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[29][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y18_N29
cycloneii_lcell_ff \CPU|id_stage|rf|register[29][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[29][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[29][0]~regout ));

// Location: LCFF_X49_Y18_N1
cycloneii_lcell_ff \CPU|id_stage|rf|register[25][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[25][0]~regout ));

// Location: LCCOMB_X50_Y18_N20
cycloneii_lcell_comb \CPU|id_stage|rf|register[21][0]~feeder (
// Equation(s):
// \CPU|id_stage|rf|register[21][0]~feeder_combout  = \CPU|wb_stage|y[0]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|wb_stage|y[0]~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|rf|register[21][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|rf|register[21][0]~feeder .lut_mask = 16'hFF00;
defparam \CPU|id_stage|rf|register[21][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y18_N21
cycloneii_lcell_ff \CPU|id_stage|rf|register[21][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|rf|register[21][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[21][0]~regout ));

// Location: LCFF_X49_Y18_N19
cycloneii_lcell_ff \CPU|id_stage|rf|register[17][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[17][0]~regout ));

// Location: LCCOMB_X49_Y18_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~2 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~2_combout  = (\CPU|inst_reg|inst [19] & (\CPU|inst_reg|inst [18])) # (!\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[21][0]~regout )) # (!\CPU|inst_reg|inst [18] & 
// ((\CPU|id_stage|rf|register[17][0]~regout )))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[21][0]~regout ),
	.datad(\CPU|id_stage|rf|register[17][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~2 .lut_mask = 16'hD9C8;
defparam \CPU|id_stage|data_b|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~3 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~3_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|id_stage|data_b|Mux31~2_combout  & (\CPU|id_stage|rf|register[29][0]~regout )) # (!\CPU|id_stage|data_b|Mux31~2_combout  & ((\CPU|id_stage|rf|register[25][0]~regout ))))) # 
// (!\CPU|inst_reg|inst [19] & (((\CPU|id_stage|data_b|Mux31~2_combout ))))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|id_stage|rf|register[29][0]~regout ),
	.datac(\CPU|id_stage|rf|register[25][0]~regout ),
	.datad(\CPU|id_stage|data_b|Mux31~2_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~3 .lut_mask = 16'hDDA0;
defparam \CPU|id_stage|data_b|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N17
cycloneii_lcell_ff \CPU|id_stage|rf|register[27][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[27][0]~regout ));

// Location: LCFF_X49_Y20_N11
cycloneii_lcell_ff \CPU|id_stage|rf|register[31][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|wb_stage|y[0]~2_combout ),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|id_stage|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|id_stage|rf|register[31][0]~regout ));

// Location: LCCOMB_X48_Y20_N16
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~10 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~10_combout  = (\CPU|id_stage|data_b|Mux31~9_combout  & (((\CPU|id_stage|rf|register[31][0]~regout )) # (!\CPU|inst_reg|inst [19]))) # (!\CPU|id_stage|data_b|Mux31~9_combout  & (\CPU|inst_reg|inst [19] & 
// (\CPU|id_stage|rf|register[27][0]~regout )))

	.dataa(\CPU|id_stage|data_b|Mux31~9_combout ),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[27][0]~regout ),
	.datad(\CPU|id_stage|rf|register[31][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~10 .lut_mask = 16'hEA62;
defparam \CPU|id_stage|data_b|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~6 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~6_combout  = (\CPU|inst_reg|inst [19] & ((\CPU|inst_reg|inst [18]) # ((\CPU|id_stage|rf|register[24][0]~regout )))) # (!\CPU|inst_reg|inst [19] & (!\CPU|inst_reg|inst [18] & (\CPU|id_stage|rf|register[16][0]~regout )))

	.dataa(\CPU|inst_reg|inst [19]),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[16][0]~regout ),
	.datad(\CPU|id_stage|rf|register[24][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~6 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~7 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~7_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux31~6_combout  & ((\CPU|id_stage|rf|register[28][0]~regout ))) # (!\CPU|id_stage|data_b|Mux31~6_combout  & (\CPU|id_stage|rf|register[20][0]~regout )))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux31~6_combout ))))

	.dataa(\CPU|id_stage|rf|register[20][0]~regout ),
	.datab(\CPU|inst_reg|inst [18]),
	.datac(\CPU|id_stage|rf|register[28][0]~regout ),
	.datad(\CPU|id_stage|data_b|Mux31~6_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~7 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N26
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~4 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~4_combout  = (\CPU|inst_reg|inst [18] & (\CPU|inst_reg|inst [19])) # (!\CPU|inst_reg|inst [18] & ((\CPU|inst_reg|inst [19] & ((\CPU|id_stage|rf|register[26][0]~regout ))) # (!\CPU|inst_reg|inst [19] & 
// (\CPU|id_stage|rf|register[18][0]~regout ))))

	.dataa(\CPU|inst_reg|inst [18]),
	.datab(\CPU|inst_reg|inst [19]),
	.datac(\CPU|id_stage|rf|register[18][0]~regout ),
	.datad(\CPU|id_stage|rf|register[26][0]~regout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~4 .lut_mask = 16'hDC98;
defparam \CPU|id_stage|data_b|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N18
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~5 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~5_combout  = (\CPU|inst_reg|inst [18] & ((\CPU|id_stage|data_b|Mux31~4_combout  & (\CPU|id_stage|rf|register[30][0]~regout )) # (!\CPU|id_stage|data_b|Mux31~4_combout  & ((\CPU|id_stage|rf|register[22][0]~regout ))))) # 
// (!\CPU|inst_reg|inst [18] & (((\CPU|id_stage|data_b|Mux31~4_combout ))))

	.dataa(\CPU|id_stage|rf|register[30][0]~regout ),
	.datab(\CPU|id_stage|rf|register[22][0]~regout ),
	.datac(\CPU|inst_reg|inst [18]),
	.datad(\CPU|id_stage|data_b|Mux31~4_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~5 .lut_mask = 16'hAFC0;
defparam \CPU|id_stage|data_b|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N30
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~8 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~8_combout  = (\CPU|inst_reg|inst [17] & ((\CPU|inst_reg|inst [16]) # ((\CPU|id_stage|data_b|Mux31~5_combout )))) # (!\CPU|inst_reg|inst [17] & (!\CPU|inst_reg|inst [16] & (\CPU|id_stage|data_b|Mux31~7_combout )))

	.dataa(\CPU|inst_reg|inst [17]),
	.datab(\CPU|inst_reg|inst [16]),
	.datac(\CPU|id_stage|data_b|Mux31~7_combout ),
	.datad(\CPU|id_stage|data_b|Mux31~5_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~8 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N6
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~11 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~11_combout  = (\CPU|inst_reg|inst [16] & ((\CPU|id_stage|data_b|Mux31~8_combout  & ((\CPU|id_stage|data_b|Mux31~10_combout ))) # (!\CPU|id_stage|data_b|Mux31~8_combout  & (\CPU|id_stage|data_b|Mux31~3_combout )))) # 
// (!\CPU|inst_reg|inst [16] & (((\CPU|id_stage|data_b|Mux31~8_combout ))))

	.dataa(\CPU|inst_reg|inst [16]),
	.datab(\CPU|id_stage|data_b|Mux31~3_combout ),
	.datac(\CPU|id_stage|data_b|Mux31~10_combout ),
	.datad(\CPU|id_stage|data_b|Mux31~8_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~11 .lut_mask = 16'hF588;
defparam \CPU|id_stage|data_b|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~16 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~16_combout  = (\CPU|id_stage|data_b|Mux6~3_combout  & ((\CPU|id_stage|data_b|Mux6~2_combout ) # ((\CPU|id_stage|data_b|Mux31~11_combout )))) # (!\CPU|id_stage|data_b|Mux6~3_combout  & (!\CPU|id_stage|data_b|Mux6~2_combout  & 
// (\CPU|id_stage|data_b|Mux31~15_combout )))

	.dataa(\CPU|id_stage|data_b|Mux6~3_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux31~15_combout ),
	.datad(\CPU|id_stage|data_b|Mux31~11_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~16 .lut_mask = 16'hBA98;
defparam \CPU|id_stage|data_b|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~19 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~19_combout  = (\CPU|id_stage|data_b|Mux6~2_combout  & ((\CPU|id_stage|data_b|Mux31~16_combout  & (\CPU|id_stage|data_b|Mux31~18_combout )) # (!\CPU|id_stage|data_b|Mux31~16_combout  & ((\CPU|id_stage|data_b|Mux31~1_combout ))))) 
// # (!\CPU|id_stage|data_b|Mux6~2_combout  & (((\CPU|id_stage|data_b|Mux31~16_combout ))))

	.dataa(\CPU|id_stage|data_b|Mux31~18_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~2_combout ),
	.datac(\CPU|id_stage|data_b|Mux31~1_combout ),
	.datad(\CPU|id_stage|data_b|Mux31~16_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~19 .lut_mask = 16'hBBC0;
defparam \CPU|id_stage|data_b|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31~20 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~20_combout  = (\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & (((\CPU|exe_stage|judge_ealu|y[0]~98_combout )) # (!\CPU|id_stage|data_b|Mux6~1_combout ))) # (!\CPU|id_stage|fw_instance|fwdb[0]~5_combout  & 
// (\CPU|id_stage|data_b|Mux6~1_combout  & ((\CPU|id_stage|data_b|Mux31~19_combout ))))

	.dataa(\CPU|id_stage|fw_instance|fwdb[0]~5_combout ),
	.datab(\CPU|id_stage|data_b|Mux6~1_combout ),
	.datac(\CPU|exe_stage|judge_ealu|y[0]~98_combout ),
	.datad(\CPU|id_stage|data_b|Mux31~19_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31~20 .lut_mask = 16'hE6A2;
defparam \CPU|id_stage|data_b|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneii_lcell_comb \CPU|id_stage|data_b|Mux31 (
// Equation(s):
// \CPU|id_stage|data_b|Mux31~combout  = (\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & ((\CPU|id_stage|data_b|Mux31~20_combout  & ((\CPU|mem_stage|mem_io_mux|y[0]~2_combout ))) # (!\CPU|id_stage|data_b|Mux31~20_combout  & (\CPU|em_reg|malu [0])))) # 
// (!\CPU|id_stage|fw_instance|fwdb[1]~4_combout  & (((\CPU|id_stage|data_b|Mux31~20_combout ))))

	.dataa(\CPU|em_reg|malu [0]),
	.datab(\CPU|id_stage|fw_instance|fwdb[1]~4_combout ),
	.datac(\CPU|mem_stage|mem_io_mux|y[0]~2_combout ),
	.datad(\CPU|id_stage|data_b|Mux31~20_combout ),
	.cin(gnd),
	.combout(\CPU|id_stage|data_b|Mux31~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|id_stage|data_b|Mux31 .lut_mask = 16'hF388;
defparam \CPU|id_stage|data_b|Mux31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N1
cycloneii_lcell_ff \CPU|de_reg|eb[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|id_stage|data_b|Mux31~combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|id_stage|fw_instance|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|eb [0]));

// Location: LCFF_X33_Y20_N23
cycloneii_lcell_ff \CPU|em_reg|mb[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|de_reg|eb [0]),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mb [0]));

// Location: LCCOMB_X38_Y22_N18
cycloneii_lcell_comb \CPU|de_reg|ewmem~0 (
// Equation(s):
// \CPU|de_reg|ewmem~0_combout  = (\CPU|id_stage|cu|wmem~0_combout  & (((!\CPU|id_stage|fw_instance|always2~2_combout  & !\CPU|id_stage|fw_instance|always1~2_combout )) # (!\CPU|de_reg|em2reg~regout )))

	.dataa(\CPU|id_stage|cu|wmem~0_combout ),
	.datab(\CPU|id_stage|fw_instance|always2~2_combout ),
	.datac(\CPU|de_reg|em2reg~regout ),
	.datad(\CPU|id_stage|fw_instance|always1~2_combout ),
	.cin(gnd),
	.combout(\CPU|de_reg|ewmem~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|de_reg|ewmem~0 .lut_mask = 16'h0A2A;
defparam \CPU|de_reg|ewmem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N19
cycloneii_lcell_ff \CPU|de_reg|ewmem (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|de_reg|ewmem~0_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|de_reg|ewmem~regout ));

// Location: LCCOMB_X38_Y22_N16
cycloneii_lcell_comb \CPU|em_reg|mwmem~feeder (
// Equation(s):
// \CPU|em_reg|mwmem~feeder_combout  = \CPU|de_reg|ewmem~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|de_reg|ewmem~regout ),
	.cin(gnd),
	.combout(\CPU|em_reg|mwmem~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|em_reg|mwmem~feeder .lut_mask = 16'hFF00;
defparam \CPU|em_reg|mwmem~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N17
cycloneii_lcell_ff \CPU|em_reg|mwmem (
	.clk(\clock~clkctrl_outclk ),
	.datain(\CPU|em_reg|mwmem~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|em_reg|mwmem~regout ));

// Location: LCCOMB_X30_Y16_N2
cycloneii_lcell_comb \CPU|mem_stage|outputPort|always0~0 (
// Equation(s):
// \CPU|mem_stage|outputPort|always0~0_combout  = (\CPU|em_reg|malu [6] & (\CPU|em_reg|malu [5] & (\CPU|em_reg|malu [7] & \CPU|em_reg|mwmem~regout )))

	.dataa(\CPU|em_reg|malu [6]),
	.datab(\CPU|em_reg|malu [5]),
	.datac(\CPU|em_reg|malu [7]),
	.datad(\CPU|em_reg|mwmem~regout ),
	.cin(gnd),
	.combout(\CPU|mem_stage|outputPort|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|outputPort|always0~0 .lut_mask = 16'h8000;
defparam \CPU|mem_stage|outputPort|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneii_lcell_comb \CPU|mem_stage|outputPort|always0~1 (
// Equation(s):
// \CPU|mem_stage|outputPort|always0~1_combout  = (\CPU|em_reg|malu [2] & (\CPU|em_reg|malu [4] & (!\CPU|em_reg|malu [3] & \CPU|mem_stage|outputPort|always0~0_combout )))

	.dataa(\CPU|em_reg|malu [2]),
	.datab(\CPU|em_reg|malu [4]),
	.datac(\CPU|em_reg|malu [3]),
	.datad(\CPU|mem_stage|outputPort|always0~0_combout ),
	.cin(gnd),
	.combout(\CPU|mem_stage|outputPort|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mem_stage|outputPort|always0~1 .lut_mask = 16'h0800;
defparam \CPU|mem_stage|outputPort|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y8_N1
cycloneii_lcell_ff \CPU|mem_stage|outputPort|mid[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|mb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|mem_stage|outputPort|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mem_stage|outputPort|mid [0]));

// Location: LCFF_X38_Y8_N7
cycloneii_lcell_ff \CPU|mem_stage|outputPort|mid[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|mb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|mem_stage|outputPort|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mem_stage|outputPort|mid [1]));

// Location: LCFF_X38_Y8_N29
cycloneii_lcell_ff \CPU|mem_stage|outputPort|mid[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|mb [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|mem_stage|outputPort|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mem_stage|outputPort|mid [2]));

// Location: LCFF_X38_Y8_N27
cycloneii_lcell_ff \CPU|mem_stage|outputPort|mid[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|mb [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|mem_stage|outputPort|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mem_stage|outputPort|mid [3]));

// Location: LCFF_X30_Y16_N21
cycloneii_lcell_ff \CPU|mem_stage|outputPort|mid[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|em_reg|mb [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|mem_stage|outputPort|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|mem_stage|outputPort|mid [4]));

// Location: LCCOMB_X38_Y8_N26
cycloneii_lcell_comb \BCD3|WideOr7~0 (
// Equation(s):
// \BCD3|WideOr7~0_combout  = ((!\CPU|mem_stage|outputPort|mid [2] & !\CPU|mem_stage|outputPort|mid [3])) # (!\CPU|mem_stage|outputPort|mid [4])

	.dataa(\CPU|mem_stage|outputPort|mid [2]),
	.datab(vcc),
	.datac(\CPU|mem_stage|outputPort|mid [3]),
	.datad(\CPU|mem_stage|outputPort|mid [4]),
	.cin(gnd),
	.combout(\BCD3|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr7~0 .lut_mask = 16'h05FF;
defparam \BCD3|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N16
cycloneii_lcell_comb \BCD3|WideOr10~0 (
// Equation(s):
// \BCD3|WideOr10~0_combout  = (\CPU|mem_stage|outputPort|mid [4]) # ((\CPU|mem_stage|outputPort|mid [3] & ((\CPU|mem_stage|outputPort|mid [2]) # (\CPU|mem_stage|outputPort|mid [1]))))

	.dataa(\CPU|mem_stage|outputPort|mid [2]),
	.datab(\CPU|mem_stage|outputPort|mid [3]),
	.datac(\CPU|mem_stage|outputPort|mid [4]),
	.datad(\CPU|mem_stage|outputPort|mid [1]),
	.cin(gnd),
	.combout(\BCD3|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr10~0 .lut_mask = 16'hFCF8;
defparam \BCD3|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N10
cycloneii_lcell_comb \BCD3|WideOr9~0 (
// Equation(s):
// \BCD3|WideOr9~0_combout  = (\CPU|mem_stage|outputPort|mid [2] & (\CPU|mem_stage|outputPort|mid [3] & ((\CPU|mem_stage|outputPort|mid [1]) # (!\CPU|mem_stage|outputPort|mid [4])))) # (!\CPU|mem_stage|outputPort|mid [2] & ((\CPU|mem_stage|outputPort|mid [3] 
// & (!\CPU|mem_stage|outputPort|mid [4] & \CPU|mem_stage|outputPort|mid [1])) # (!\CPU|mem_stage|outputPort|mid [3] & (\CPU|mem_stage|outputPort|mid [4]))))

	.dataa(\CPU|mem_stage|outputPort|mid [2]),
	.datab(\CPU|mem_stage|outputPort|mid [3]),
	.datac(\CPU|mem_stage|outputPort|mid [4]),
	.datad(\CPU|mem_stage|outputPort|mid [1]),
	.cin(gnd),
	.combout(\BCD3|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr9~0 .lut_mask = 16'h9C18;
defparam \BCD3|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N8
cycloneii_lcell_comb \BCD3|WideOr8~0 (
// Equation(s):
// \BCD3|WideOr8~0_combout  = (\CPU|mem_stage|outputPort|mid [4] & ((\CPU|mem_stage|outputPort|mid [2] & ((!\CPU|mem_stage|outputPort|mid [1]) # (!\CPU|mem_stage|outputPort|mid [3]))) # (!\CPU|mem_stage|outputPort|mid [2] & (\CPU|mem_stage|outputPort|mid 
// [3]))))

	.dataa(\CPU|mem_stage|outputPort|mid [2]),
	.datab(\CPU|mem_stage|outputPort|mid [3]),
	.datac(\CPU|mem_stage|outputPort|mid [4]),
	.datad(\CPU|mem_stage|outputPort|mid [1]),
	.cin(gnd),
	.combout(\BCD3|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr8~0 .lut_mask = 16'h60E0;
defparam \BCD3|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N20
cycloneii_lcell_comb \BCD3|WideOr6~0 (
// Equation(s):
// \BCD3|WideOr6~0_combout  = (\CPU|mem_stage|outputPort|mid [1] & (\CPU|mem_stage|outputPort|mid [3] & ((\CPU|mem_stage|outputPort|mid [2]) # (\CPU|mem_stage|outputPort|mid [0])))) # (!\CPU|mem_stage|outputPort|mid [1] & (\CPU|mem_stage|outputPort|mid [3] $ 
// (((\CPU|mem_stage|outputPort|mid [2]) # (\CPU|mem_stage|outputPort|mid [0])))))

	.dataa(\CPU|mem_stage|outputPort|mid [1]),
	.datab(\CPU|mem_stage|outputPort|mid [3]),
	.datac(\CPU|mem_stage|outputPort|mid [2]),
	.datad(\CPU|mem_stage|outputPort|mid [0]),
	.cin(gnd),
	.combout(\BCD3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr6~0 .lut_mask = 16'h9994;
defparam \BCD3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N18
cycloneii_lcell_comb \BCD3|WideOr6~1 (
// Equation(s):
// \BCD3|WideOr6~1_combout  = (\BCD3|WideOr6~0_combout  & (\CPU|mem_stage|outputPort|mid [4] $ (\CPU|mem_stage|outputPort|mid [2] $ (\CPU|mem_stage|outputPort|mid [0]))))

	.dataa(\BCD3|WideOr6~0_combout ),
	.datab(\CPU|mem_stage|outputPort|mid [4]),
	.datac(\CPU|mem_stage|outputPort|mid [2]),
	.datad(\CPU|mem_stage|outputPort|mid [0]),
	.cin(gnd),
	.combout(\BCD3|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr6~1 .lut_mask = 16'h8228;
defparam \BCD3|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N30
cycloneii_lcell_comb \BCD3|WideOr5~0 (
// Equation(s):
// \BCD3|WideOr5~0_combout  = (\CPU|mem_stage|outputPort|mid [1] & ((\CPU|mem_stage|outputPort|mid [3] & ((\CPU|mem_stage|outputPort|mid [0]))) # (!\CPU|mem_stage|outputPort|mid [3] & ((\CPU|mem_stage|outputPort|mid [4]) # (!\CPU|mem_stage|outputPort|mid 
// [0]))))) # (!\CPU|mem_stage|outputPort|mid [1] & ((\CPU|mem_stage|outputPort|mid [3] & (\CPU|mem_stage|outputPort|mid [4] & !\CPU|mem_stage|outputPort|mid [0])) # (!\CPU|mem_stage|outputPort|mid [3] & ((\CPU|mem_stage|outputPort|mid [0])))))

	.dataa(\CPU|mem_stage|outputPort|mid [1]),
	.datab(\CPU|mem_stage|outputPort|mid [3]),
	.datac(\CPU|mem_stage|outputPort|mid [4]),
	.datad(\CPU|mem_stage|outputPort|mid [0]),
	.cin(gnd),
	.combout(\BCD3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr5~0 .lut_mask = 16'hB962;
defparam \BCD3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N12
cycloneii_lcell_comb \BCD3|WideOr5~1 (
// Equation(s):
// \BCD3|WideOr5~1_combout  = (\CPU|mem_stage|outputPort|mid [2] & (\BCD3|WideOr5~0_combout  & !\CPU|mem_stage|outputPort|mid [4])) # (!\CPU|mem_stage|outputPort|mid [2] & (!\BCD3|WideOr5~0_combout  & \CPU|mem_stage|outputPort|mid [4]))

	.dataa(\CPU|mem_stage|outputPort|mid [2]),
	.datab(\BCD3|WideOr5~0_combout ),
	.datac(\CPU|mem_stage|outputPort|mid [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\BCD3|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr5~1 .lut_mask = 16'h1818;
defparam \BCD3|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N22
cycloneii_lcell_comb \BCD3|WideOr4~0 (
// Equation(s):
// \BCD3|WideOr4~0_combout  = (\CPU|mem_stage|outputPort|mid [3] & (\CPU|mem_stage|outputPort|mid [2] & (!\CPU|mem_stage|outputPort|mid [4] & !\CPU|mem_stage|outputPort|mid [1]))) # (!\CPU|mem_stage|outputPort|mid [3] & (\CPU|mem_stage|outputPort|mid [1] & 
// (\CPU|mem_stage|outputPort|mid [2] $ (!\CPU|mem_stage|outputPort|mid [4]))))

	.dataa(\CPU|mem_stage|outputPort|mid [2]),
	.datab(\CPU|mem_stage|outputPort|mid [3]),
	.datac(\CPU|mem_stage|outputPort|mid [4]),
	.datad(\CPU|mem_stage|outputPort|mid [1]),
	.cin(gnd),
	.combout(\BCD3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr4~0 .lut_mask = 16'h2108;
defparam \BCD3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N20
cycloneii_lcell_comb \BCD3|WideOr4~1 (
// Equation(s):
// \BCD3|WideOr4~1_combout  = (\BCD3|WideOr4~0_combout  & !\CPU|mem_stage|outputPort|mid [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\BCD3|WideOr4~0_combout ),
	.datad(\CPU|mem_stage|outputPort|mid [0]),
	.cin(gnd),
	.combout(\BCD3|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr4~1 .lut_mask = 16'h00F0;
defparam \BCD3|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N2
cycloneii_lcell_comb \BCD3|WideOr3~1 (
// Equation(s):
// \BCD3|WideOr3~1_combout  = (\CPU|mem_stage|outputPort|mid [3] & (((\CPU|mem_stage|outputPort|mid [2] & !\CPU|mem_stage|outputPort|mid [4])) # (!\CPU|mem_stage|outputPort|mid [1]))) # (!\CPU|mem_stage|outputPort|mid [3] & (\CPU|mem_stage|outputPort|mid [1] 
// $ (((\CPU|mem_stage|outputPort|mid [2] & !\CPU|mem_stage|outputPort|mid [4])))))

	.dataa(\CPU|mem_stage|outputPort|mid [2]),
	.datab(\CPU|mem_stage|outputPort|mid [3]),
	.datac(\CPU|mem_stage|outputPort|mid [4]),
	.datad(\CPU|mem_stage|outputPort|mid [1]),
	.cin(gnd),
	.combout(\BCD3|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr3~1 .lut_mask = 16'h39CE;
defparam \BCD3|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N4
cycloneii_lcell_comb \BCD3|WideOr3~0 (
// Equation(s):
// \BCD3|WideOr3~0_combout  = (\CPU|mem_stage|outputPort|mid [2] & (!\CPU|mem_stage|outputPort|mid [4] & (\CPU|mem_stage|outputPort|mid [3] $ (!\CPU|mem_stage|outputPort|mid [1])))) # (!\CPU|mem_stage|outputPort|mid [2] & (\CPU|mem_stage|outputPort|mid [3] & 
// (\CPU|mem_stage|outputPort|mid [4] & !\CPU|mem_stage|outputPort|mid [1])))

	.dataa(\CPU|mem_stage|outputPort|mid [2]),
	.datab(\CPU|mem_stage|outputPort|mid [3]),
	.datac(\CPU|mem_stage|outputPort|mid [4]),
	.datad(\CPU|mem_stage|outputPort|mid [1]),
	.cin(gnd),
	.combout(\BCD3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr3~0 .lut_mask = 16'h0842;
defparam \BCD3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N22
cycloneii_lcell_comb \BCD3|WideOr3~2 (
// Equation(s):
// \BCD3|WideOr3~2_combout  = (\CPU|mem_stage|outputPort|mid [0] & (!\BCD3|WideOr3~1_combout )) # (!\CPU|mem_stage|outputPort|mid [0] & ((\BCD3|WideOr3~0_combout )))

	.dataa(vcc),
	.datab(\BCD3|WideOr3~1_combout ),
	.datac(\BCD3|WideOr3~0_combout ),
	.datad(\CPU|mem_stage|outputPort|mid [0]),
	.cin(gnd),
	.combout(\BCD3|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr3~2 .lut_mask = 16'h33F0;
defparam \BCD3|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N4
cycloneii_lcell_comb \BCD3|WideOr2~0 (
// Equation(s):
// \BCD3|WideOr2~0_combout  = (\BCD3|WideOr3~0_combout ) # (\CPU|mem_stage|outputPort|mid [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\BCD3|WideOr3~0_combout ),
	.datad(\CPU|mem_stage|outputPort|mid [0]),
	.cin(gnd),
	.combout(\BCD3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr2~0 .lut_mask = 16'hFFF0;
defparam \BCD3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N28
cycloneii_lcell_comb \BCD3|WideOr1~0 (
// Equation(s):
// \BCD3|WideOr1~0_combout  = (\CPU|mem_stage|outputPort|mid [3] & (\CPU|mem_stage|outputPort|mid [1] $ (((\CPU|mem_stage|outputPort|mid [4]) # (!\CPU|mem_stage|outputPort|mid [2]))))) # (!\CPU|mem_stage|outputPort|mid [3] & ((\CPU|mem_stage|outputPort|mid 
// [4] & (!\CPU|mem_stage|outputPort|mid [2] & \CPU|mem_stage|outputPort|mid [1])) # (!\CPU|mem_stage|outputPort|mid [4] & (\CPU|mem_stage|outputPort|mid [2] & !\CPU|mem_stage|outputPort|mid [1]))))

	.dataa(\CPU|mem_stage|outputPort|mid [4]),
	.datab(\CPU|mem_stage|outputPort|mid [3]),
	.datac(\CPU|mem_stage|outputPort|mid [2]),
	.datad(\CPU|mem_stage|outputPort|mid [1]),
	.cin(gnd),
	.combout(\BCD3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr1~0 .lut_mask = 16'h429C;
defparam \BCD3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N10
cycloneii_lcell_comb \BCD3|WideOr1~1 (
// Equation(s):
// \BCD3|WideOr1~1_combout  = (\CPU|mem_stage|outputPort|mid [0] & (!\BCD3|WideOr1~0_combout )) # (!\CPU|mem_stage|outputPort|mid [0] & ((\BCD3|WideOr4~0_combout )))

	.dataa(vcc),
	.datab(\BCD3|WideOr1~0_combout ),
	.datac(\BCD3|WideOr4~0_combout ),
	.datad(\CPU|mem_stage|outputPort|mid [0]),
	.cin(gnd),
	.combout(\BCD3|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr1~1 .lut_mask = 16'h33F0;
defparam \BCD3|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N24
cycloneii_lcell_comb \BCD3|WideOr0~0 (
// Equation(s):
// \BCD3|WideOr0~0_combout  = (\CPU|mem_stage|outputPort|mid [2] & ((\CPU|mem_stage|outputPort|mid [3] $ (\CPU|mem_stage|outputPort|mid [1])) # (!\CPU|mem_stage|outputPort|mid [4]))) # (!\CPU|mem_stage|outputPort|mid [2] & ((\CPU|mem_stage|outputPort|mid 
// [4]) # (\CPU|mem_stage|outputPort|mid [3] $ (\CPU|mem_stage|outputPort|mid [1]))))

	.dataa(\CPU|mem_stage|outputPort|mid [2]),
	.datab(\CPU|mem_stage|outputPort|mid [3]),
	.datac(\CPU|mem_stage|outputPort|mid [4]),
	.datad(\CPU|mem_stage|outputPort|mid [1]),
	.cin(gnd),
	.combout(\BCD3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr0~0 .lut_mask = 16'h7BDE;
defparam \BCD3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N14
cycloneii_lcell_comb \BCD3|WideOr0~1 (
// Equation(s):
// \BCD3|WideOr0~1_combout  = (\CPU|mem_stage|outputPort|mid [0] & (\BCD3|WideOr3~1_combout )) # (!\CPU|mem_stage|outputPort|mid [0] & ((\BCD3|WideOr0~0_combout )))

	.dataa(vcc),
	.datab(\BCD3|WideOr3~1_combout ),
	.datac(\BCD3|WideOr0~0_combout ),
	.datad(\CPU|mem_stage|outputPort|mid [0]),
	.cin(gnd),
	.combout(\BCD3|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BCD3|WideOr0~1 .lut_mask = 16'hCCF0;
defparam \BCD3|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inputLight[0]~I (
	.datain(\op1~combout [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputLight[0]));
// synopsys translate_off
defparam \inputLight[0]~I .input_async_reset = "none";
defparam \inputLight[0]~I .input_power_up = "low";
defparam \inputLight[0]~I .input_register_mode = "none";
defparam \inputLight[0]~I .input_sync_reset = "none";
defparam \inputLight[0]~I .oe_async_reset = "none";
defparam \inputLight[0]~I .oe_power_up = "low";
defparam \inputLight[0]~I .oe_register_mode = "none";
defparam \inputLight[0]~I .oe_sync_reset = "none";
defparam \inputLight[0]~I .operation_mode = "output";
defparam \inputLight[0]~I .output_async_reset = "none";
defparam \inputLight[0]~I .output_power_up = "low";
defparam \inputLight[0]~I .output_register_mode = "none";
defparam \inputLight[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inputLight[1]~I (
	.datain(\op1~combout [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputLight[1]));
// synopsys translate_off
defparam \inputLight[1]~I .input_async_reset = "none";
defparam \inputLight[1]~I .input_power_up = "low";
defparam \inputLight[1]~I .input_register_mode = "none";
defparam \inputLight[1]~I .input_sync_reset = "none";
defparam \inputLight[1]~I .oe_async_reset = "none";
defparam \inputLight[1]~I .oe_power_up = "low";
defparam \inputLight[1]~I .oe_register_mode = "none";
defparam \inputLight[1]~I .oe_sync_reset = "none";
defparam \inputLight[1]~I .operation_mode = "output";
defparam \inputLight[1]~I .output_async_reset = "none";
defparam \inputLight[1]~I .output_power_up = "low";
defparam \inputLight[1]~I .output_register_mode = "none";
defparam \inputLight[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inputLight[2]~I (
	.datain(\op1~combout [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputLight[2]));
// synopsys translate_off
defparam \inputLight[2]~I .input_async_reset = "none";
defparam \inputLight[2]~I .input_power_up = "low";
defparam \inputLight[2]~I .input_register_mode = "none";
defparam \inputLight[2]~I .input_sync_reset = "none";
defparam \inputLight[2]~I .oe_async_reset = "none";
defparam \inputLight[2]~I .oe_power_up = "low";
defparam \inputLight[2]~I .oe_register_mode = "none";
defparam \inputLight[2]~I .oe_sync_reset = "none";
defparam \inputLight[2]~I .operation_mode = "output";
defparam \inputLight[2]~I .output_async_reset = "none";
defparam \inputLight[2]~I .output_power_up = "low";
defparam \inputLight[2]~I .output_register_mode = "none";
defparam \inputLight[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inputLight[3]~I (
	.datain(\op1~combout [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputLight[3]));
// synopsys translate_off
defparam \inputLight[3]~I .input_async_reset = "none";
defparam \inputLight[3]~I .input_power_up = "low";
defparam \inputLight[3]~I .input_register_mode = "none";
defparam \inputLight[3]~I .input_sync_reset = "none";
defparam \inputLight[3]~I .oe_async_reset = "none";
defparam \inputLight[3]~I .oe_power_up = "low";
defparam \inputLight[3]~I .oe_register_mode = "none";
defparam \inputLight[3]~I .oe_sync_reset = "none";
defparam \inputLight[3]~I .operation_mode = "output";
defparam \inputLight[3]~I .output_async_reset = "none";
defparam \inputLight[3]~I .output_power_up = "low";
defparam \inputLight[3]~I .output_register_mode = "none";
defparam \inputLight[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inputLight[4]~I (
	.datain(\op2~combout [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputLight[4]));
// synopsys translate_off
defparam \inputLight[4]~I .input_async_reset = "none";
defparam \inputLight[4]~I .input_power_up = "low";
defparam \inputLight[4]~I .input_register_mode = "none";
defparam \inputLight[4]~I .input_sync_reset = "none";
defparam \inputLight[4]~I .oe_async_reset = "none";
defparam \inputLight[4]~I .oe_power_up = "low";
defparam \inputLight[4]~I .oe_register_mode = "none";
defparam \inputLight[4]~I .oe_sync_reset = "none";
defparam \inputLight[4]~I .operation_mode = "output";
defparam \inputLight[4]~I .output_async_reset = "none";
defparam \inputLight[4]~I .output_power_up = "low";
defparam \inputLight[4]~I .output_register_mode = "none";
defparam \inputLight[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inputLight[5]~I (
	.datain(\op2~combout [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputLight[5]));
// synopsys translate_off
defparam \inputLight[5]~I .input_async_reset = "none";
defparam \inputLight[5]~I .input_power_up = "low";
defparam \inputLight[5]~I .input_register_mode = "none";
defparam \inputLight[5]~I .input_sync_reset = "none";
defparam \inputLight[5]~I .oe_async_reset = "none";
defparam \inputLight[5]~I .oe_power_up = "low";
defparam \inputLight[5]~I .oe_register_mode = "none";
defparam \inputLight[5]~I .oe_sync_reset = "none";
defparam \inputLight[5]~I .operation_mode = "output";
defparam \inputLight[5]~I .output_async_reset = "none";
defparam \inputLight[5]~I .output_power_up = "low";
defparam \inputLight[5]~I .output_register_mode = "none";
defparam \inputLight[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inputLight[6]~I (
	.datain(\op2~combout [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputLight[6]));
// synopsys translate_off
defparam \inputLight[6]~I .input_async_reset = "none";
defparam \inputLight[6]~I .input_power_up = "low";
defparam \inputLight[6]~I .input_register_mode = "none";
defparam \inputLight[6]~I .input_sync_reset = "none";
defparam \inputLight[6]~I .oe_async_reset = "none";
defparam \inputLight[6]~I .oe_power_up = "low";
defparam \inputLight[6]~I .oe_register_mode = "none";
defparam \inputLight[6]~I .oe_sync_reset = "none";
defparam \inputLight[6]~I .operation_mode = "output";
defparam \inputLight[6]~I .output_async_reset = "none";
defparam \inputLight[6]~I .output_power_up = "low";
defparam \inputLight[6]~I .output_register_mode = "none";
defparam \inputLight[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inputLight[7]~I (
	.datain(\op2~combout [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputLight[7]));
// synopsys translate_off
defparam \inputLight[7]~I .input_async_reset = "none";
defparam \inputLight[7]~I .input_power_up = "low";
defparam \inputLight[7]~I .input_register_mode = "none";
defparam \inputLight[7]~I .input_sync_reset = "none";
defparam \inputLight[7]~I .oe_async_reset = "none";
defparam \inputLight[7]~I .oe_power_up = "low";
defparam \inputLight[7]~I .oe_register_mode = "none";
defparam \inputLight[7]~I .oe_sync_reset = "none";
defparam \inputLight[7]~I .operation_mode = "output";
defparam \inputLight[7]~I .output_async_reset = "none";
defparam \inputLight[7]~I .output_power_up = "low";
defparam \inputLight[7]~I .output_register_mode = "none";
defparam \inputLight[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputLight[0]~I (
	.datain(\CPU|mem_stage|outputPort|mid [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputLight[0]));
// synopsys translate_off
defparam \outputLight[0]~I .input_async_reset = "none";
defparam \outputLight[0]~I .input_power_up = "low";
defparam \outputLight[0]~I .input_register_mode = "none";
defparam \outputLight[0]~I .input_sync_reset = "none";
defparam \outputLight[0]~I .oe_async_reset = "none";
defparam \outputLight[0]~I .oe_power_up = "low";
defparam \outputLight[0]~I .oe_register_mode = "none";
defparam \outputLight[0]~I .oe_sync_reset = "none";
defparam \outputLight[0]~I .operation_mode = "output";
defparam \outputLight[0]~I .output_async_reset = "none";
defparam \outputLight[0]~I .output_power_up = "low";
defparam \outputLight[0]~I .output_register_mode = "none";
defparam \outputLight[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputLight[1]~I (
	.datain(\CPU|mem_stage|outputPort|mid [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputLight[1]));
// synopsys translate_off
defparam \outputLight[1]~I .input_async_reset = "none";
defparam \outputLight[1]~I .input_power_up = "low";
defparam \outputLight[1]~I .input_register_mode = "none";
defparam \outputLight[1]~I .input_sync_reset = "none";
defparam \outputLight[1]~I .oe_async_reset = "none";
defparam \outputLight[1]~I .oe_power_up = "low";
defparam \outputLight[1]~I .oe_register_mode = "none";
defparam \outputLight[1]~I .oe_sync_reset = "none";
defparam \outputLight[1]~I .operation_mode = "output";
defparam \outputLight[1]~I .output_async_reset = "none";
defparam \outputLight[1]~I .output_power_up = "low";
defparam \outputLight[1]~I .output_register_mode = "none";
defparam \outputLight[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputLight[2]~I (
	.datain(\CPU|mem_stage|outputPort|mid [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputLight[2]));
// synopsys translate_off
defparam \outputLight[2]~I .input_async_reset = "none";
defparam \outputLight[2]~I .input_power_up = "low";
defparam \outputLight[2]~I .input_register_mode = "none";
defparam \outputLight[2]~I .input_sync_reset = "none";
defparam \outputLight[2]~I .oe_async_reset = "none";
defparam \outputLight[2]~I .oe_power_up = "low";
defparam \outputLight[2]~I .oe_register_mode = "none";
defparam \outputLight[2]~I .oe_sync_reset = "none";
defparam \outputLight[2]~I .operation_mode = "output";
defparam \outputLight[2]~I .output_async_reset = "none";
defparam \outputLight[2]~I .output_power_up = "low";
defparam \outputLight[2]~I .output_register_mode = "none";
defparam \outputLight[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputLight[3]~I (
	.datain(\CPU|mem_stage|outputPort|mid [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputLight[3]));
// synopsys translate_off
defparam \outputLight[3]~I .input_async_reset = "none";
defparam \outputLight[3]~I .input_power_up = "low";
defparam \outputLight[3]~I .input_register_mode = "none";
defparam \outputLight[3]~I .input_sync_reset = "none";
defparam \outputLight[3]~I .oe_async_reset = "none";
defparam \outputLight[3]~I .oe_power_up = "low";
defparam \outputLight[3]~I .oe_register_mode = "none";
defparam \outputLight[3]~I .oe_sync_reset = "none";
defparam \outputLight[3]~I .operation_mode = "output";
defparam \outputLight[3]~I .output_async_reset = "none";
defparam \outputLight[3]~I .output_power_up = "low";
defparam \outputLight[3]~I .output_register_mode = "none";
defparam \outputLight[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputLight[4]~I (
	.datain(\CPU|mem_stage|outputPort|mid [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputLight[4]));
// synopsys translate_off
defparam \outputLight[4]~I .input_async_reset = "none";
defparam \outputLight[4]~I .input_power_up = "low";
defparam \outputLight[4]~I .input_register_mode = "none";
defparam \outputLight[4]~I .input_sync_reset = "none";
defparam \outputLight[4]~I .oe_async_reset = "none";
defparam \outputLight[4]~I .oe_power_up = "low";
defparam \outputLight[4]~I .oe_register_mode = "none";
defparam \outputLight[4]~I .oe_sync_reset = "none";
defparam \outputLight[4]~I .operation_mode = "output";
defparam \outputLight[4]~I .output_async_reset = "none";
defparam \outputLight[4]~I .output_power_up = "low";
defparam \outputLight[4]~I .output_register_mode = "none";
defparam \outputLight[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testlight~I (
	.datain(\CPU|em_reg|malu [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testlight));
// synopsys translate_off
defparam \testlight~I .input_async_reset = "none";
defparam \testlight~I .input_power_up = "low";
defparam \testlight~I .input_register_mode = "none";
defparam \testlight~I .input_sync_reset = "none";
defparam \testlight~I .oe_async_reset = "none";
defparam \testlight~I .oe_power_up = "low";
defparam \testlight~I .oe_register_mode = "none";
defparam \testlight~I .oe_sync_reset = "none";
defparam \testlight~I .operation_mode = "output";
defparam \testlight~I .output_async_reset = "none";
defparam \testlight~I .output_power_up = "low";
defparam \testlight~I .output_register_mode = "none";
defparam \testlight~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[0]));
// synopsys translate_off
defparam \hex1[0]~I .input_async_reset = "none";
defparam \hex1[0]~I .input_power_up = "low";
defparam \hex1[0]~I .input_register_mode = "none";
defparam \hex1[0]~I .input_sync_reset = "none";
defparam \hex1[0]~I .oe_async_reset = "none";
defparam \hex1[0]~I .oe_power_up = "low";
defparam \hex1[0]~I .oe_register_mode = "none";
defparam \hex1[0]~I .oe_sync_reset = "none";
defparam \hex1[0]~I .operation_mode = "output";
defparam \hex1[0]~I .output_async_reset = "none";
defparam \hex1[0]~I .output_power_up = "low";
defparam \hex1[0]~I .output_register_mode = "none";
defparam \hex1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[1]));
// synopsys translate_off
defparam \hex1[1]~I .input_async_reset = "none";
defparam \hex1[1]~I .input_power_up = "low";
defparam \hex1[1]~I .input_register_mode = "none";
defparam \hex1[1]~I .input_sync_reset = "none";
defparam \hex1[1]~I .oe_async_reset = "none";
defparam \hex1[1]~I .oe_power_up = "low";
defparam \hex1[1]~I .oe_register_mode = "none";
defparam \hex1[1]~I .oe_sync_reset = "none";
defparam \hex1[1]~I .operation_mode = "output";
defparam \hex1[1]~I .output_async_reset = "none";
defparam \hex1[1]~I .output_power_up = "low";
defparam \hex1[1]~I .output_register_mode = "none";
defparam \hex1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[2]));
// synopsys translate_off
defparam \hex1[2]~I .input_async_reset = "none";
defparam \hex1[2]~I .input_power_up = "low";
defparam \hex1[2]~I .input_register_mode = "none";
defparam \hex1[2]~I .input_sync_reset = "none";
defparam \hex1[2]~I .oe_async_reset = "none";
defparam \hex1[2]~I .oe_power_up = "low";
defparam \hex1[2]~I .oe_register_mode = "none";
defparam \hex1[2]~I .oe_sync_reset = "none";
defparam \hex1[2]~I .operation_mode = "output";
defparam \hex1[2]~I .output_async_reset = "none";
defparam \hex1[2]~I .output_power_up = "low";
defparam \hex1[2]~I .output_register_mode = "none";
defparam \hex1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[3]));
// synopsys translate_off
defparam \hex1[3]~I .input_async_reset = "none";
defparam \hex1[3]~I .input_power_up = "low";
defparam \hex1[3]~I .input_register_mode = "none";
defparam \hex1[3]~I .input_sync_reset = "none";
defparam \hex1[3]~I .oe_async_reset = "none";
defparam \hex1[3]~I .oe_power_up = "low";
defparam \hex1[3]~I .oe_register_mode = "none";
defparam \hex1[3]~I .oe_sync_reset = "none";
defparam \hex1[3]~I .operation_mode = "output";
defparam \hex1[3]~I .output_async_reset = "none";
defparam \hex1[3]~I .output_power_up = "low";
defparam \hex1[3]~I .output_register_mode = "none";
defparam \hex1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[4]));
// synopsys translate_off
defparam \hex1[4]~I .input_async_reset = "none";
defparam \hex1[4]~I .input_power_up = "low";
defparam \hex1[4]~I .input_register_mode = "none";
defparam \hex1[4]~I .input_sync_reset = "none";
defparam \hex1[4]~I .oe_async_reset = "none";
defparam \hex1[4]~I .oe_power_up = "low";
defparam \hex1[4]~I .oe_register_mode = "none";
defparam \hex1[4]~I .oe_sync_reset = "none";
defparam \hex1[4]~I .operation_mode = "output";
defparam \hex1[4]~I .output_async_reset = "none";
defparam \hex1[4]~I .output_power_up = "low";
defparam \hex1[4]~I .output_register_mode = "none";
defparam \hex1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[5]));
// synopsys translate_off
defparam \hex1[5]~I .input_async_reset = "none";
defparam \hex1[5]~I .input_power_up = "low";
defparam \hex1[5]~I .input_register_mode = "none";
defparam \hex1[5]~I .input_sync_reset = "none";
defparam \hex1[5]~I .oe_async_reset = "none";
defparam \hex1[5]~I .oe_power_up = "low";
defparam \hex1[5]~I .oe_register_mode = "none";
defparam \hex1[5]~I .oe_sync_reset = "none";
defparam \hex1[5]~I .operation_mode = "output";
defparam \hex1[5]~I .output_async_reset = "none";
defparam \hex1[5]~I .output_power_up = "low";
defparam \hex1[5]~I .output_register_mode = "none";
defparam \hex1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[6]));
// synopsys translate_off
defparam \hex1[6]~I .input_async_reset = "none";
defparam \hex1[6]~I .input_power_up = "low";
defparam \hex1[6]~I .input_register_mode = "none";
defparam \hex1[6]~I .input_sync_reset = "none";
defparam \hex1[6]~I .oe_async_reset = "none";
defparam \hex1[6]~I .oe_power_up = "low";
defparam \hex1[6]~I .oe_register_mode = "none";
defparam \hex1[6]~I .oe_sync_reset = "none";
defparam \hex1[6]~I .operation_mode = "output";
defparam \hex1[6]~I .output_async_reset = "none";
defparam \hex1[6]~I .output_power_up = "low";
defparam \hex1[6]~I .output_register_mode = "none";
defparam \hex1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[0]));
// synopsys translate_off
defparam \hex2[0]~I .input_async_reset = "none";
defparam \hex2[0]~I .input_power_up = "low";
defparam \hex2[0]~I .input_register_mode = "none";
defparam \hex2[0]~I .input_sync_reset = "none";
defparam \hex2[0]~I .oe_async_reset = "none";
defparam \hex2[0]~I .oe_power_up = "low";
defparam \hex2[0]~I .oe_register_mode = "none";
defparam \hex2[0]~I .oe_sync_reset = "none";
defparam \hex2[0]~I .operation_mode = "output";
defparam \hex2[0]~I .output_async_reset = "none";
defparam \hex2[0]~I .output_power_up = "low";
defparam \hex2[0]~I .output_register_mode = "none";
defparam \hex2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[1]));
// synopsys translate_off
defparam \hex2[1]~I .input_async_reset = "none";
defparam \hex2[1]~I .input_power_up = "low";
defparam \hex2[1]~I .input_register_mode = "none";
defparam \hex2[1]~I .input_sync_reset = "none";
defparam \hex2[1]~I .oe_async_reset = "none";
defparam \hex2[1]~I .oe_power_up = "low";
defparam \hex2[1]~I .oe_register_mode = "none";
defparam \hex2[1]~I .oe_sync_reset = "none";
defparam \hex2[1]~I .operation_mode = "output";
defparam \hex2[1]~I .output_async_reset = "none";
defparam \hex2[1]~I .output_power_up = "low";
defparam \hex2[1]~I .output_register_mode = "none";
defparam \hex2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[2]));
// synopsys translate_off
defparam \hex2[2]~I .input_async_reset = "none";
defparam \hex2[2]~I .input_power_up = "low";
defparam \hex2[2]~I .input_register_mode = "none";
defparam \hex2[2]~I .input_sync_reset = "none";
defparam \hex2[2]~I .oe_async_reset = "none";
defparam \hex2[2]~I .oe_power_up = "low";
defparam \hex2[2]~I .oe_register_mode = "none";
defparam \hex2[2]~I .oe_sync_reset = "none";
defparam \hex2[2]~I .operation_mode = "output";
defparam \hex2[2]~I .output_async_reset = "none";
defparam \hex2[2]~I .output_power_up = "low";
defparam \hex2[2]~I .output_register_mode = "none";
defparam \hex2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[3]));
// synopsys translate_off
defparam \hex2[3]~I .input_async_reset = "none";
defparam \hex2[3]~I .input_power_up = "low";
defparam \hex2[3]~I .input_register_mode = "none";
defparam \hex2[3]~I .input_sync_reset = "none";
defparam \hex2[3]~I .oe_async_reset = "none";
defparam \hex2[3]~I .oe_power_up = "low";
defparam \hex2[3]~I .oe_register_mode = "none";
defparam \hex2[3]~I .oe_sync_reset = "none";
defparam \hex2[3]~I .operation_mode = "output";
defparam \hex2[3]~I .output_async_reset = "none";
defparam \hex2[3]~I .output_power_up = "low";
defparam \hex2[3]~I .output_register_mode = "none";
defparam \hex2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[4]));
// synopsys translate_off
defparam \hex2[4]~I .input_async_reset = "none";
defparam \hex2[4]~I .input_power_up = "low";
defparam \hex2[4]~I .input_register_mode = "none";
defparam \hex2[4]~I .input_sync_reset = "none";
defparam \hex2[4]~I .oe_async_reset = "none";
defparam \hex2[4]~I .oe_power_up = "low";
defparam \hex2[4]~I .oe_register_mode = "none";
defparam \hex2[4]~I .oe_sync_reset = "none";
defparam \hex2[4]~I .operation_mode = "output";
defparam \hex2[4]~I .output_async_reset = "none";
defparam \hex2[4]~I .output_power_up = "low";
defparam \hex2[4]~I .output_register_mode = "none";
defparam \hex2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[5]));
// synopsys translate_off
defparam \hex2[5]~I .input_async_reset = "none";
defparam \hex2[5]~I .input_power_up = "low";
defparam \hex2[5]~I .input_register_mode = "none";
defparam \hex2[5]~I .input_sync_reset = "none";
defparam \hex2[5]~I .oe_async_reset = "none";
defparam \hex2[5]~I .oe_power_up = "low";
defparam \hex2[5]~I .oe_register_mode = "none";
defparam \hex2[5]~I .oe_sync_reset = "none";
defparam \hex2[5]~I .operation_mode = "output";
defparam \hex2[5]~I .output_async_reset = "none";
defparam \hex2[5]~I .output_power_up = "low";
defparam \hex2[5]~I .output_register_mode = "none";
defparam \hex2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[6]));
// synopsys translate_off
defparam \hex2[6]~I .input_async_reset = "none";
defparam \hex2[6]~I .input_power_up = "low";
defparam \hex2[6]~I .input_register_mode = "none";
defparam \hex2[6]~I .input_sync_reset = "none";
defparam \hex2[6]~I .oe_async_reset = "none";
defparam \hex2[6]~I .oe_power_up = "low";
defparam \hex2[6]~I .oe_register_mode = "none";
defparam \hex2[6]~I .oe_sync_reset = "none";
defparam \hex2[6]~I .operation_mode = "output";
defparam \hex2[6]~I .output_async_reset = "none";
defparam \hex2[6]~I .output_power_up = "low";
defparam \hex2[6]~I .output_register_mode = "none";
defparam \hex2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[0]));
// synopsys translate_off
defparam \hex3[0]~I .input_async_reset = "none";
defparam \hex3[0]~I .input_power_up = "low";
defparam \hex3[0]~I .input_register_mode = "none";
defparam \hex3[0]~I .input_sync_reset = "none";
defparam \hex3[0]~I .oe_async_reset = "none";
defparam \hex3[0]~I .oe_power_up = "low";
defparam \hex3[0]~I .oe_register_mode = "none";
defparam \hex3[0]~I .oe_sync_reset = "none";
defparam \hex3[0]~I .operation_mode = "output";
defparam \hex3[0]~I .output_async_reset = "none";
defparam \hex3[0]~I .output_power_up = "low";
defparam \hex3[0]~I .output_register_mode = "none";
defparam \hex3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[1]));
// synopsys translate_off
defparam \hex3[1]~I .input_async_reset = "none";
defparam \hex3[1]~I .input_power_up = "low";
defparam \hex3[1]~I .input_register_mode = "none";
defparam \hex3[1]~I .input_sync_reset = "none";
defparam \hex3[1]~I .oe_async_reset = "none";
defparam \hex3[1]~I .oe_power_up = "low";
defparam \hex3[1]~I .oe_register_mode = "none";
defparam \hex3[1]~I .oe_sync_reset = "none";
defparam \hex3[1]~I .operation_mode = "output";
defparam \hex3[1]~I .output_async_reset = "none";
defparam \hex3[1]~I .output_power_up = "low";
defparam \hex3[1]~I .output_register_mode = "none";
defparam \hex3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[2]));
// synopsys translate_off
defparam \hex3[2]~I .input_async_reset = "none";
defparam \hex3[2]~I .input_power_up = "low";
defparam \hex3[2]~I .input_register_mode = "none";
defparam \hex3[2]~I .input_sync_reset = "none";
defparam \hex3[2]~I .oe_async_reset = "none";
defparam \hex3[2]~I .oe_power_up = "low";
defparam \hex3[2]~I .oe_register_mode = "none";
defparam \hex3[2]~I .oe_sync_reset = "none";
defparam \hex3[2]~I .operation_mode = "output";
defparam \hex3[2]~I .output_async_reset = "none";
defparam \hex3[2]~I .output_power_up = "low";
defparam \hex3[2]~I .output_register_mode = "none";
defparam \hex3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[3]));
// synopsys translate_off
defparam \hex3[3]~I .input_async_reset = "none";
defparam \hex3[3]~I .input_power_up = "low";
defparam \hex3[3]~I .input_register_mode = "none";
defparam \hex3[3]~I .input_sync_reset = "none";
defparam \hex3[3]~I .oe_async_reset = "none";
defparam \hex3[3]~I .oe_power_up = "low";
defparam \hex3[3]~I .oe_register_mode = "none";
defparam \hex3[3]~I .oe_sync_reset = "none";
defparam \hex3[3]~I .operation_mode = "output";
defparam \hex3[3]~I .output_async_reset = "none";
defparam \hex3[3]~I .output_power_up = "low";
defparam \hex3[3]~I .output_register_mode = "none";
defparam \hex3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[4]));
// synopsys translate_off
defparam \hex3[4]~I .input_async_reset = "none";
defparam \hex3[4]~I .input_power_up = "low";
defparam \hex3[4]~I .input_register_mode = "none";
defparam \hex3[4]~I .input_sync_reset = "none";
defparam \hex3[4]~I .oe_async_reset = "none";
defparam \hex3[4]~I .oe_power_up = "low";
defparam \hex3[4]~I .oe_register_mode = "none";
defparam \hex3[4]~I .oe_sync_reset = "none";
defparam \hex3[4]~I .operation_mode = "output";
defparam \hex3[4]~I .output_async_reset = "none";
defparam \hex3[4]~I .output_power_up = "low";
defparam \hex3[4]~I .output_register_mode = "none";
defparam \hex3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[5]));
// synopsys translate_off
defparam \hex3[5]~I .input_async_reset = "none";
defparam \hex3[5]~I .input_power_up = "low";
defparam \hex3[5]~I .input_register_mode = "none";
defparam \hex3[5]~I .input_sync_reset = "none";
defparam \hex3[5]~I .oe_async_reset = "none";
defparam \hex3[5]~I .oe_power_up = "low";
defparam \hex3[5]~I .oe_register_mode = "none";
defparam \hex3[5]~I .oe_sync_reset = "none";
defparam \hex3[5]~I .operation_mode = "output";
defparam \hex3[5]~I .output_async_reset = "none";
defparam \hex3[5]~I .output_power_up = "low";
defparam \hex3[5]~I .output_register_mode = "none";
defparam \hex3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[6]));
// synopsys translate_off
defparam \hex3[6]~I .input_async_reset = "none";
defparam \hex3[6]~I .input_power_up = "low";
defparam \hex3[6]~I .input_register_mode = "none";
defparam \hex3[6]~I .input_sync_reset = "none";
defparam \hex3[6]~I .oe_async_reset = "none";
defparam \hex3[6]~I .oe_power_up = "low";
defparam \hex3[6]~I .oe_register_mode = "none";
defparam \hex3[6]~I .oe_sync_reset = "none";
defparam \hex3[6]~I .operation_mode = "output";
defparam \hex3[6]~I .output_async_reset = "none";
defparam \hex3[6]~I .output_power_up = "low";
defparam \hex3[6]~I .output_register_mode = "none";
defparam \hex3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[0]));
// synopsys translate_off
defparam \hex4[0]~I .input_async_reset = "none";
defparam \hex4[0]~I .input_power_up = "low";
defparam \hex4[0]~I .input_register_mode = "none";
defparam \hex4[0]~I .input_sync_reset = "none";
defparam \hex4[0]~I .oe_async_reset = "none";
defparam \hex4[0]~I .oe_power_up = "low";
defparam \hex4[0]~I .oe_register_mode = "none";
defparam \hex4[0]~I .oe_sync_reset = "none";
defparam \hex4[0]~I .operation_mode = "output";
defparam \hex4[0]~I .output_async_reset = "none";
defparam \hex4[0]~I .output_power_up = "low";
defparam \hex4[0]~I .output_register_mode = "none";
defparam \hex4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[1]));
// synopsys translate_off
defparam \hex4[1]~I .input_async_reset = "none";
defparam \hex4[1]~I .input_power_up = "low";
defparam \hex4[1]~I .input_register_mode = "none";
defparam \hex4[1]~I .input_sync_reset = "none";
defparam \hex4[1]~I .oe_async_reset = "none";
defparam \hex4[1]~I .oe_power_up = "low";
defparam \hex4[1]~I .oe_register_mode = "none";
defparam \hex4[1]~I .oe_sync_reset = "none";
defparam \hex4[1]~I .operation_mode = "output";
defparam \hex4[1]~I .output_async_reset = "none";
defparam \hex4[1]~I .output_power_up = "low";
defparam \hex4[1]~I .output_register_mode = "none";
defparam \hex4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[2]));
// synopsys translate_off
defparam \hex4[2]~I .input_async_reset = "none";
defparam \hex4[2]~I .input_power_up = "low";
defparam \hex4[2]~I .input_register_mode = "none";
defparam \hex4[2]~I .input_sync_reset = "none";
defparam \hex4[2]~I .oe_async_reset = "none";
defparam \hex4[2]~I .oe_power_up = "low";
defparam \hex4[2]~I .oe_register_mode = "none";
defparam \hex4[2]~I .oe_sync_reset = "none";
defparam \hex4[2]~I .operation_mode = "output";
defparam \hex4[2]~I .output_async_reset = "none";
defparam \hex4[2]~I .output_power_up = "low";
defparam \hex4[2]~I .output_register_mode = "none";
defparam \hex4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[3]));
// synopsys translate_off
defparam \hex4[3]~I .input_async_reset = "none";
defparam \hex4[3]~I .input_power_up = "low";
defparam \hex4[3]~I .input_register_mode = "none";
defparam \hex4[3]~I .input_sync_reset = "none";
defparam \hex4[3]~I .oe_async_reset = "none";
defparam \hex4[3]~I .oe_power_up = "low";
defparam \hex4[3]~I .oe_register_mode = "none";
defparam \hex4[3]~I .oe_sync_reset = "none";
defparam \hex4[3]~I .operation_mode = "output";
defparam \hex4[3]~I .output_async_reset = "none";
defparam \hex4[3]~I .output_power_up = "low";
defparam \hex4[3]~I .output_register_mode = "none";
defparam \hex4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[4]));
// synopsys translate_off
defparam \hex4[4]~I .input_async_reset = "none";
defparam \hex4[4]~I .input_power_up = "low";
defparam \hex4[4]~I .input_register_mode = "none";
defparam \hex4[4]~I .input_sync_reset = "none";
defparam \hex4[4]~I .oe_async_reset = "none";
defparam \hex4[4]~I .oe_power_up = "low";
defparam \hex4[4]~I .oe_register_mode = "none";
defparam \hex4[4]~I .oe_sync_reset = "none";
defparam \hex4[4]~I .operation_mode = "output";
defparam \hex4[4]~I .output_async_reset = "none";
defparam \hex4[4]~I .output_power_up = "low";
defparam \hex4[4]~I .output_register_mode = "none";
defparam \hex4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[5]));
// synopsys translate_off
defparam \hex4[5]~I .input_async_reset = "none";
defparam \hex4[5]~I .input_power_up = "low";
defparam \hex4[5]~I .input_register_mode = "none";
defparam \hex4[5]~I .input_sync_reset = "none";
defparam \hex4[5]~I .oe_async_reset = "none";
defparam \hex4[5]~I .oe_power_up = "low";
defparam \hex4[5]~I .oe_register_mode = "none";
defparam \hex4[5]~I .oe_sync_reset = "none";
defparam \hex4[5]~I .operation_mode = "output";
defparam \hex4[5]~I .output_async_reset = "none";
defparam \hex4[5]~I .output_power_up = "low";
defparam \hex4[5]~I .output_register_mode = "none";
defparam \hex4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[6]));
// synopsys translate_off
defparam \hex4[6]~I .input_async_reset = "none";
defparam \hex4[6]~I .input_power_up = "low";
defparam \hex4[6]~I .input_register_mode = "none";
defparam \hex4[6]~I .input_sync_reset = "none";
defparam \hex4[6]~I .oe_async_reset = "none";
defparam \hex4[6]~I .oe_power_up = "low";
defparam \hex4[6]~I .oe_register_mode = "none";
defparam \hex4[6]~I .oe_sync_reset = "none";
defparam \hex4[6]~I .operation_mode = "output";
defparam \hex4[6]~I .output_async_reset = "none";
defparam \hex4[6]~I .output_power_up = "low";
defparam \hex4[6]~I .output_register_mode = "none";
defparam \hex4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex5[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex5[0]));
// synopsys translate_off
defparam \hex5[0]~I .input_async_reset = "none";
defparam \hex5[0]~I .input_power_up = "low";
defparam \hex5[0]~I .input_register_mode = "none";
defparam \hex5[0]~I .input_sync_reset = "none";
defparam \hex5[0]~I .oe_async_reset = "none";
defparam \hex5[0]~I .oe_power_up = "low";
defparam \hex5[0]~I .oe_register_mode = "none";
defparam \hex5[0]~I .oe_sync_reset = "none";
defparam \hex5[0]~I .operation_mode = "output";
defparam \hex5[0]~I .output_async_reset = "none";
defparam \hex5[0]~I .output_power_up = "low";
defparam \hex5[0]~I .output_register_mode = "none";
defparam \hex5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex5[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex5[1]));
// synopsys translate_off
defparam \hex5[1]~I .input_async_reset = "none";
defparam \hex5[1]~I .input_power_up = "low";
defparam \hex5[1]~I .input_register_mode = "none";
defparam \hex5[1]~I .input_sync_reset = "none";
defparam \hex5[1]~I .oe_async_reset = "none";
defparam \hex5[1]~I .oe_power_up = "low";
defparam \hex5[1]~I .oe_register_mode = "none";
defparam \hex5[1]~I .oe_sync_reset = "none";
defparam \hex5[1]~I .operation_mode = "output";
defparam \hex5[1]~I .output_async_reset = "none";
defparam \hex5[1]~I .output_power_up = "low";
defparam \hex5[1]~I .output_register_mode = "none";
defparam \hex5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex5[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex5[2]));
// synopsys translate_off
defparam \hex5[2]~I .input_async_reset = "none";
defparam \hex5[2]~I .input_power_up = "low";
defparam \hex5[2]~I .input_register_mode = "none";
defparam \hex5[2]~I .input_sync_reset = "none";
defparam \hex5[2]~I .oe_async_reset = "none";
defparam \hex5[2]~I .oe_power_up = "low";
defparam \hex5[2]~I .oe_register_mode = "none";
defparam \hex5[2]~I .oe_sync_reset = "none";
defparam \hex5[2]~I .operation_mode = "output";
defparam \hex5[2]~I .output_async_reset = "none";
defparam \hex5[2]~I .output_power_up = "low";
defparam \hex5[2]~I .output_register_mode = "none";
defparam \hex5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex5[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex5[3]));
// synopsys translate_off
defparam \hex5[3]~I .input_async_reset = "none";
defparam \hex5[3]~I .input_power_up = "low";
defparam \hex5[3]~I .input_register_mode = "none";
defparam \hex5[3]~I .input_sync_reset = "none";
defparam \hex5[3]~I .oe_async_reset = "none";
defparam \hex5[3]~I .oe_power_up = "low";
defparam \hex5[3]~I .oe_register_mode = "none";
defparam \hex5[3]~I .oe_sync_reset = "none";
defparam \hex5[3]~I .operation_mode = "output";
defparam \hex5[3]~I .output_async_reset = "none";
defparam \hex5[3]~I .output_power_up = "low";
defparam \hex5[3]~I .output_register_mode = "none";
defparam \hex5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex5[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex5[4]));
// synopsys translate_off
defparam \hex5[4]~I .input_async_reset = "none";
defparam \hex5[4]~I .input_power_up = "low";
defparam \hex5[4]~I .input_register_mode = "none";
defparam \hex5[4]~I .input_sync_reset = "none";
defparam \hex5[4]~I .oe_async_reset = "none";
defparam \hex5[4]~I .oe_power_up = "low";
defparam \hex5[4]~I .oe_register_mode = "none";
defparam \hex5[4]~I .oe_sync_reset = "none";
defparam \hex5[4]~I .operation_mode = "output";
defparam \hex5[4]~I .output_async_reset = "none";
defparam \hex5[4]~I .output_power_up = "low";
defparam \hex5[4]~I .output_register_mode = "none";
defparam \hex5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex5[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex5[5]));
// synopsys translate_off
defparam \hex5[5]~I .input_async_reset = "none";
defparam \hex5[5]~I .input_power_up = "low";
defparam \hex5[5]~I .input_register_mode = "none";
defparam \hex5[5]~I .input_sync_reset = "none";
defparam \hex5[5]~I .oe_async_reset = "none";
defparam \hex5[5]~I .oe_power_up = "low";
defparam \hex5[5]~I .oe_register_mode = "none";
defparam \hex5[5]~I .oe_sync_reset = "none";
defparam \hex5[5]~I .operation_mode = "output";
defparam \hex5[5]~I .output_async_reset = "none";
defparam \hex5[5]~I .output_power_up = "low";
defparam \hex5[5]~I .output_register_mode = "none";
defparam \hex5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex5[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex5[6]));
// synopsys translate_off
defparam \hex5[6]~I .input_async_reset = "none";
defparam \hex5[6]~I .input_power_up = "low";
defparam \hex5[6]~I .input_register_mode = "none";
defparam \hex5[6]~I .input_sync_reset = "none";
defparam \hex5[6]~I .oe_async_reset = "none";
defparam \hex5[6]~I .oe_power_up = "low";
defparam \hex5[6]~I .oe_register_mode = "none";
defparam \hex5[6]~I .oe_sync_reset = "none";
defparam \hex5[6]~I .operation_mode = "output";
defparam \hex5[6]~I .output_async_reset = "none";
defparam \hex5[6]~I .output_power_up = "low";
defparam \hex5[6]~I .output_register_mode = "none";
defparam \hex5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex6[0]~I (
	.datain(\BCD3|WideOr7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex6[0]));
// synopsys translate_off
defparam \hex6[0]~I .input_async_reset = "none";
defparam \hex6[0]~I .input_power_up = "low";
defparam \hex6[0]~I .input_register_mode = "none";
defparam \hex6[0]~I .input_sync_reset = "none";
defparam \hex6[0]~I .oe_async_reset = "none";
defparam \hex6[0]~I .oe_power_up = "low";
defparam \hex6[0]~I .oe_register_mode = "none";
defparam \hex6[0]~I .oe_sync_reset = "none";
defparam \hex6[0]~I .operation_mode = "output";
defparam \hex6[0]~I .output_async_reset = "none";
defparam \hex6[0]~I .output_power_up = "low";
defparam \hex6[0]~I .output_register_mode = "none";
defparam \hex6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex6[1]~I (
	.datain(!\BCD3|WideOr10~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex6[1]));
// synopsys translate_off
defparam \hex6[1]~I .input_async_reset = "none";
defparam \hex6[1]~I .input_power_up = "low";
defparam \hex6[1]~I .input_register_mode = "none";
defparam \hex6[1]~I .input_sync_reset = "none";
defparam \hex6[1]~I .oe_async_reset = "none";
defparam \hex6[1]~I .oe_power_up = "low";
defparam \hex6[1]~I .oe_register_mode = "none";
defparam \hex6[1]~I .oe_sync_reset = "none";
defparam \hex6[1]~I .operation_mode = "output";
defparam \hex6[1]~I .output_async_reset = "none";
defparam \hex6[1]~I .output_power_up = "low";
defparam \hex6[1]~I .output_register_mode = "none";
defparam \hex6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex6[2]~I (
	.datain(!\BCD3|WideOr9~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex6[2]));
// synopsys translate_off
defparam \hex6[2]~I .input_async_reset = "none";
defparam \hex6[2]~I .input_power_up = "low";
defparam \hex6[2]~I .input_register_mode = "none";
defparam \hex6[2]~I .input_sync_reset = "none";
defparam \hex6[2]~I .oe_async_reset = "none";
defparam \hex6[2]~I .oe_power_up = "low";
defparam \hex6[2]~I .oe_register_mode = "none";
defparam \hex6[2]~I .oe_sync_reset = "none";
defparam \hex6[2]~I .operation_mode = "output";
defparam \hex6[2]~I .output_async_reset = "none";
defparam \hex6[2]~I .output_power_up = "low";
defparam \hex6[2]~I .output_register_mode = "none";
defparam \hex6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex6[3]~I (
	.datain(\BCD3|WideOr7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex6[3]));
// synopsys translate_off
defparam \hex6[3]~I .input_async_reset = "none";
defparam \hex6[3]~I .input_power_up = "low";
defparam \hex6[3]~I .input_register_mode = "none";
defparam \hex6[3]~I .input_sync_reset = "none";
defparam \hex6[3]~I .oe_async_reset = "none";
defparam \hex6[3]~I .oe_power_up = "low";
defparam \hex6[3]~I .oe_register_mode = "none";
defparam \hex6[3]~I .oe_sync_reset = "none";
defparam \hex6[3]~I .operation_mode = "output";
defparam \hex6[3]~I .output_async_reset = "none";
defparam \hex6[3]~I .output_power_up = "low";
defparam \hex6[3]~I .output_register_mode = "none";
defparam \hex6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex6[4]~I (
	.datain(!\BCD3|WideOr8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex6[4]));
// synopsys translate_off
defparam \hex6[4]~I .input_async_reset = "none";
defparam \hex6[4]~I .input_power_up = "low";
defparam \hex6[4]~I .input_register_mode = "none";
defparam \hex6[4]~I .input_sync_reset = "none";
defparam \hex6[4]~I .oe_async_reset = "none";
defparam \hex6[4]~I .oe_power_up = "low";
defparam \hex6[4]~I .oe_register_mode = "none";
defparam \hex6[4]~I .oe_sync_reset = "none";
defparam \hex6[4]~I .operation_mode = "output";
defparam \hex6[4]~I .output_async_reset = "none";
defparam \hex6[4]~I .output_power_up = "low";
defparam \hex6[4]~I .output_register_mode = "none";
defparam \hex6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex6[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex6[5]));
// synopsys translate_off
defparam \hex6[5]~I .input_async_reset = "none";
defparam \hex6[5]~I .input_power_up = "low";
defparam \hex6[5]~I .input_register_mode = "none";
defparam \hex6[5]~I .input_sync_reset = "none";
defparam \hex6[5]~I .oe_async_reset = "none";
defparam \hex6[5]~I .oe_power_up = "low";
defparam \hex6[5]~I .oe_register_mode = "none";
defparam \hex6[5]~I .oe_sync_reset = "none";
defparam \hex6[5]~I .operation_mode = "output";
defparam \hex6[5]~I .output_async_reset = "none";
defparam \hex6[5]~I .output_power_up = "low";
defparam \hex6[5]~I .output_register_mode = "none";
defparam \hex6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex6[6]~I (
	.datain(\BCD3|WideOr7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex6[6]));
// synopsys translate_off
defparam \hex6[6]~I .input_async_reset = "none";
defparam \hex6[6]~I .input_power_up = "low";
defparam \hex6[6]~I .input_register_mode = "none";
defparam \hex6[6]~I .input_sync_reset = "none";
defparam \hex6[6]~I .oe_async_reset = "none";
defparam \hex6[6]~I .oe_power_up = "low";
defparam \hex6[6]~I .oe_register_mode = "none";
defparam \hex6[6]~I .oe_sync_reset = "none";
defparam \hex6[6]~I .operation_mode = "output";
defparam \hex6[6]~I .output_async_reset = "none";
defparam \hex6[6]~I .output_power_up = "low";
defparam \hex6[6]~I .output_register_mode = "none";
defparam \hex6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex7[0]~I (
	.datain(\BCD3|WideOr6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex7[0]));
// synopsys translate_off
defparam \hex7[0]~I .input_async_reset = "none";
defparam \hex7[0]~I .input_power_up = "low";
defparam \hex7[0]~I .input_register_mode = "none";
defparam \hex7[0]~I .input_sync_reset = "none";
defparam \hex7[0]~I .oe_async_reset = "none";
defparam \hex7[0]~I .oe_power_up = "low";
defparam \hex7[0]~I .oe_register_mode = "none";
defparam \hex7[0]~I .oe_sync_reset = "none";
defparam \hex7[0]~I .operation_mode = "output";
defparam \hex7[0]~I .output_async_reset = "none";
defparam \hex7[0]~I .output_power_up = "low";
defparam \hex7[0]~I .output_register_mode = "none";
defparam \hex7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex7[1]~I (
	.datain(\BCD3|WideOr5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex7[1]));
// synopsys translate_off
defparam \hex7[1]~I .input_async_reset = "none";
defparam \hex7[1]~I .input_power_up = "low";
defparam \hex7[1]~I .input_register_mode = "none";
defparam \hex7[1]~I .input_sync_reset = "none";
defparam \hex7[1]~I .oe_async_reset = "none";
defparam \hex7[1]~I .oe_power_up = "low";
defparam \hex7[1]~I .oe_register_mode = "none";
defparam \hex7[1]~I .oe_sync_reset = "none";
defparam \hex7[1]~I .operation_mode = "output";
defparam \hex7[1]~I .output_async_reset = "none";
defparam \hex7[1]~I .output_power_up = "low";
defparam \hex7[1]~I .output_register_mode = "none";
defparam \hex7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex7[2]~I (
	.datain(\BCD3|WideOr4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex7[2]));
// synopsys translate_off
defparam \hex7[2]~I .input_async_reset = "none";
defparam \hex7[2]~I .input_power_up = "low";
defparam \hex7[2]~I .input_register_mode = "none";
defparam \hex7[2]~I .input_sync_reset = "none";
defparam \hex7[2]~I .oe_async_reset = "none";
defparam \hex7[2]~I .oe_power_up = "low";
defparam \hex7[2]~I .oe_register_mode = "none";
defparam \hex7[2]~I .oe_sync_reset = "none";
defparam \hex7[2]~I .operation_mode = "output";
defparam \hex7[2]~I .output_async_reset = "none";
defparam \hex7[2]~I .output_power_up = "low";
defparam \hex7[2]~I .output_register_mode = "none";
defparam \hex7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex7[3]~I (
	.datain(\BCD3|WideOr3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex7[3]));
// synopsys translate_off
defparam \hex7[3]~I .input_async_reset = "none";
defparam \hex7[3]~I .input_power_up = "low";
defparam \hex7[3]~I .input_register_mode = "none";
defparam \hex7[3]~I .input_sync_reset = "none";
defparam \hex7[3]~I .oe_async_reset = "none";
defparam \hex7[3]~I .oe_power_up = "low";
defparam \hex7[3]~I .oe_register_mode = "none";
defparam \hex7[3]~I .oe_sync_reset = "none";
defparam \hex7[3]~I .operation_mode = "output";
defparam \hex7[3]~I .output_async_reset = "none";
defparam \hex7[3]~I .output_power_up = "low";
defparam \hex7[3]~I .output_register_mode = "none";
defparam \hex7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex7[4]~I (
	.datain(\BCD3|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex7[4]));
// synopsys translate_off
defparam \hex7[4]~I .input_async_reset = "none";
defparam \hex7[4]~I .input_power_up = "low";
defparam \hex7[4]~I .input_register_mode = "none";
defparam \hex7[4]~I .input_sync_reset = "none";
defparam \hex7[4]~I .oe_async_reset = "none";
defparam \hex7[4]~I .oe_power_up = "low";
defparam \hex7[4]~I .oe_register_mode = "none";
defparam \hex7[4]~I .oe_sync_reset = "none";
defparam \hex7[4]~I .operation_mode = "output";
defparam \hex7[4]~I .output_async_reset = "none";
defparam \hex7[4]~I .output_power_up = "low";
defparam \hex7[4]~I .output_register_mode = "none";
defparam \hex7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex7[5]~I (
	.datain(\BCD3|WideOr1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex7[5]));
// synopsys translate_off
defparam \hex7[5]~I .input_async_reset = "none";
defparam \hex7[5]~I .input_power_up = "low";
defparam \hex7[5]~I .input_register_mode = "none";
defparam \hex7[5]~I .input_sync_reset = "none";
defparam \hex7[5]~I .oe_async_reset = "none";
defparam \hex7[5]~I .oe_power_up = "low";
defparam \hex7[5]~I .oe_register_mode = "none";
defparam \hex7[5]~I .oe_sync_reset = "none";
defparam \hex7[5]~I .operation_mode = "output";
defparam \hex7[5]~I .output_async_reset = "none";
defparam \hex7[5]~I .output_power_up = "low";
defparam \hex7[5]~I .output_register_mode = "none";
defparam \hex7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex7[6]~I (
	.datain(!\BCD3|WideOr0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex7[6]));
// synopsys translate_off
defparam \hex7[6]~I .input_async_reset = "none";
defparam \hex7[6]~I .input_power_up = "low";
defparam \hex7[6]~I .input_register_mode = "none";
defparam \hex7[6]~I .input_sync_reset = "none";
defparam \hex7[6]~I .oe_async_reset = "none";
defparam \hex7[6]~I .oe_power_up = "low";
defparam \hex7[6]~I .oe_register_mode = "none";
defparam \hex7[6]~I .oe_sync_reset = "none";
defparam \hex7[6]~I .operation_mode = "output";
defparam \hex7[6]~I .output_async_reset = "none";
defparam \hex7[6]~I .output_power_up = "low";
defparam \hex7[6]~I .output_register_mode = "none";
defparam \hex7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex8[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex8[0]));
// synopsys translate_off
defparam \hex8[0]~I .input_async_reset = "none";
defparam \hex8[0]~I .input_power_up = "low";
defparam \hex8[0]~I .input_register_mode = "none";
defparam \hex8[0]~I .input_sync_reset = "none";
defparam \hex8[0]~I .oe_async_reset = "none";
defparam \hex8[0]~I .oe_power_up = "low";
defparam \hex8[0]~I .oe_register_mode = "none";
defparam \hex8[0]~I .oe_sync_reset = "none";
defparam \hex8[0]~I .operation_mode = "output";
defparam \hex8[0]~I .output_async_reset = "none";
defparam \hex8[0]~I .output_power_up = "low";
defparam \hex8[0]~I .output_register_mode = "none";
defparam \hex8[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex8[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex8[1]));
// synopsys translate_off
defparam \hex8[1]~I .input_async_reset = "none";
defparam \hex8[1]~I .input_power_up = "low";
defparam \hex8[1]~I .input_register_mode = "none";
defparam \hex8[1]~I .input_sync_reset = "none";
defparam \hex8[1]~I .oe_async_reset = "none";
defparam \hex8[1]~I .oe_power_up = "low";
defparam \hex8[1]~I .oe_register_mode = "none";
defparam \hex8[1]~I .oe_sync_reset = "none";
defparam \hex8[1]~I .operation_mode = "output";
defparam \hex8[1]~I .output_async_reset = "none";
defparam \hex8[1]~I .output_power_up = "low";
defparam \hex8[1]~I .output_register_mode = "none";
defparam \hex8[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex8[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex8[2]));
// synopsys translate_off
defparam \hex8[2]~I .input_async_reset = "none";
defparam \hex8[2]~I .input_power_up = "low";
defparam \hex8[2]~I .input_register_mode = "none";
defparam \hex8[2]~I .input_sync_reset = "none";
defparam \hex8[2]~I .oe_async_reset = "none";
defparam \hex8[2]~I .oe_power_up = "low";
defparam \hex8[2]~I .oe_register_mode = "none";
defparam \hex8[2]~I .oe_sync_reset = "none";
defparam \hex8[2]~I .operation_mode = "output";
defparam \hex8[2]~I .output_async_reset = "none";
defparam \hex8[2]~I .output_power_up = "low";
defparam \hex8[2]~I .output_register_mode = "none";
defparam \hex8[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex8[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex8[3]));
// synopsys translate_off
defparam \hex8[3]~I .input_async_reset = "none";
defparam \hex8[3]~I .input_power_up = "low";
defparam \hex8[3]~I .input_register_mode = "none";
defparam \hex8[3]~I .input_sync_reset = "none";
defparam \hex8[3]~I .oe_async_reset = "none";
defparam \hex8[3]~I .oe_power_up = "low";
defparam \hex8[3]~I .oe_register_mode = "none";
defparam \hex8[3]~I .oe_sync_reset = "none";
defparam \hex8[3]~I .operation_mode = "output";
defparam \hex8[3]~I .output_async_reset = "none";
defparam \hex8[3]~I .output_power_up = "low";
defparam \hex8[3]~I .output_register_mode = "none";
defparam \hex8[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex8[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex8[4]));
// synopsys translate_off
defparam \hex8[4]~I .input_async_reset = "none";
defparam \hex8[4]~I .input_power_up = "low";
defparam \hex8[4]~I .input_register_mode = "none";
defparam \hex8[4]~I .input_sync_reset = "none";
defparam \hex8[4]~I .oe_async_reset = "none";
defparam \hex8[4]~I .oe_power_up = "low";
defparam \hex8[4]~I .oe_register_mode = "none";
defparam \hex8[4]~I .oe_sync_reset = "none";
defparam \hex8[4]~I .operation_mode = "output";
defparam \hex8[4]~I .output_async_reset = "none";
defparam \hex8[4]~I .output_power_up = "low";
defparam \hex8[4]~I .output_register_mode = "none";
defparam \hex8[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex8[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex8[5]));
// synopsys translate_off
defparam \hex8[5]~I .input_async_reset = "none";
defparam \hex8[5]~I .input_power_up = "low";
defparam \hex8[5]~I .input_register_mode = "none";
defparam \hex8[5]~I .input_sync_reset = "none";
defparam \hex8[5]~I .oe_async_reset = "none";
defparam \hex8[5]~I .oe_power_up = "low";
defparam \hex8[5]~I .oe_register_mode = "none";
defparam \hex8[5]~I .oe_sync_reset = "none";
defparam \hex8[5]~I .operation_mode = "output";
defparam \hex8[5]~I .output_async_reset = "none";
defparam \hex8[5]~I .output_power_up = "low";
defparam \hex8[5]~I .output_register_mode = "none";
defparam \hex8[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex8[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex8[6]));
// synopsys translate_off
defparam \hex8[6]~I .input_async_reset = "none";
defparam \hex8[6]~I .input_power_up = "low";
defparam \hex8[6]~I .input_register_mode = "none";
defparam \hex8[6]~I .input_sync_reset = "none";
defparam \hex8[6]~I .oe_async_reset = "none";
defparam \hex8[6]~I .oe_power_up = "low";
defparam \hex8[6]~I .oe_register_mode = "none";
defparam \hex8[6]~I .oe_sync_reset = "none";
defparam \hex8[6]~I .operation_mode = "output";
defparam \hex8[6]~I .output_async_reset = "none";
defparam \hex8[6]~I .output_power_up = "low";
defparam \hex8[6]~I .output_register_mode = "none";
defparam \hex8[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
