- ğŸ‘‹ Hi, Iâ€™m Luke Cheng
- ğŸ‘€ Iâ€™m interested in FPGA and ASIC verification/engineering
- ğŸŒ± Iâ€™m currently studying Computer Engineering at UCI (Graduation: 2027)
- ğŸ“« How to reach me: lujo.cheng12@gmail.com
- ğŸ˜„ Pronouns: he/him

<!---
luke-j-cheng/luke-j-cheng is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
