set ::env(PROJECT_NAME) gpib_controller
set ::env(DESIGN_TOP) RegsGpibFasade
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/gpib_controller/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/gpib_controller/rtl/RegsGpibFasade.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
