Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 14 18:34:49 2024
| Host         : PC-WouterRosenbrand running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
ULMTCS-2   Warning           Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6437)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12751)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6437)
---------------------------
 There are 6389 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: UART/UHANDLE/next_nr_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12751)
----------------------------------------------------
 There are 12751 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.364        0.000                      0                  562        0.100        0.000                      0                  562        3.000        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
VIDEO/G0/inst/clk_100  {0.000 5.000}      10.000          100.000         
  clk_25_prescaler     {0.000 20.000}     40.000          25.000          
  clkfbout_prescaler   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VIDEO/G0/inst/clk_100                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25_prescaler          26.364        0.000                      0                  562        0.100        0.000                      0                  562       19.500        0.000                       0                   178  
  clkfbout_prescaler                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VIDEO/G0/inst/clk_100
  To Clock:  VIDEO/G0/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VIDEO/G0/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       26.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.364ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        12.722ns  (logic 2.317ns (18.212%)  route 10.405ns (81.788%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 41.466 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.548     1.548    VIDEO/G2/clk_25
    SLICE_X14Y82         FDRE                                         r  VIDEO/G2/vpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  VIDEO/G2/vpos_reg[4]/Q
                         net (fo=3, routed)           1.699     3.765    VIDEO/G3/ROM1_i_4[4]
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.889 r  VIDEO/G3/ROM1_i_11/O
                         net (fo=1, routed)           0.000     3.889    VIDEO/G2/ROM1_i_7[2]
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.265 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.265    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.484 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.578     5.061    VIDEO/G2/pointEighty0[9]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     5.906 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.906    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.141 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          8.129    14.270    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y13         RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.466    41.466    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.473    
                         clock uncertainty           -0.098    41.375    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.634    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.634    
                         arrival time                         -14.270    
  -------------------------------------------------------------------
                         slack                                 26.364    

Slack (MET) :             26.708ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        12.384ns  (logic 2.317ns (18.709%)  route 10.067ns (81.291%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.548     1.548    VIDEO/G2/clk_25
    SLICE_X14Y82         FDRE                                         r  VIDEO/G2/vpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  VIDEO/G2/vpos_reg[4]/Q
                         net (fo=3, routed)           1.699     3.765    VIDEO/G3/ROM1_i_4[4]
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.889 r  VIDEO/G3/ROM1_i_11/O
                         net (fo=1, routed)           0.000     3.889    VIDEO/G2/ROM1_i_7[2]
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.265 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.265    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.484 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.578     5.061    VIDEO/G2/pointEighty0[9]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     5.906 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.906    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.141 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          7.791    13.932    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y12         RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.472    41.472    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.479    
                         clock uncertainty           -0.098    41.381    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.640    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.640    
                         arrival time                         -13.932    
  -------------------------------------------------------------------
                         slack                                 26.708    

Slack (MET) :             27.049ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        12.046ns  (logic 2.317ns (19.234%)  route 9.729ns (80.766%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 41.475 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.548     1.548    VIDEO/G2/clk_25
    SLICE_X14Y82         FDRE                                         r  VIDEO/G2/vpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  VIDEO/G2/vpos_reg[4]/Q
                         net (fo=3, routed)           1.699     3.765    VIDEO/G3/ROM1_i_4[4]
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.889 r  VIDEO/G3/ROM1_i_11/O
                         net (fo=1, routed)           0.000     3.889    VIDEO/G2/ROM1_i_7[2]
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.265 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.265    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.484 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.578     5.061    VIDEO/G2/pointEighty0[9]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     5.906 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.906    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.141 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          7.453    13.594    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y11         RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.475    41.475    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.482    
                         clock uncertainty           -0.098    41.384    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.643    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.643    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                 27.049    

Slack (MET) :             27.051ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        12.043ns  (logic 2.317ns (19.239%)  route 9.726ns (80.761%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 41.474 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.548     1.548    VIDEO/G2/clk_25
    SLICE_X14Y82         FDRE                                         r  VIDEO/G2/vpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  VIDEO/G2/vpos_reg[4]/Q
                         net (fo=3, routed)           1.699     3.765    VIDEO/G3/ROM1_i_4[4]
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.889 r  VIDEO/G3/ROM1_i_11/O
                         net (fo=1, routed)           0.000     3.889    VIDEO/G2/ROM1_i_7[2]
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.265 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.265    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.484 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.578     5.061    VIDEO/G2/pointEighty0[9]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     5.906 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.906    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.141 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          7.450    13.591    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y12         RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.474    41.474    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.481    
                         clock uncertainty           -0.098    41.383    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.642    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.642    
                         arrival time                         -13.591    
  -------------------------------------------------------------------
                         slack                                 27.051    

Slack (MET) :             28.297ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.930ns  (logic 2.317ns (21.198%)  route 8.613ns (78.802%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.548     1.548    VIDEO/G2/clk_25
    SLICE_X14Y82         FDRE                                         r  VIDEO/G2/vpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  VIDEO/G2/vpos_reg[4]/Q
                         net (fo=3, routed)           1.699     3.765    VIDEO/G3/ROM1_i_4[4]
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.889 r  VIDEO/G3/ROM1_i_11/O
                         net (fo=1, routed)           0.000     3.889    VIDEO/G2/ROM1_i_7[2]
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.265 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.265    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.484 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.578     5.061    VIDEO/G2/pointEighty0[9]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     5.906 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.906    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.141 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.337    12.478    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y9          RAMB36E1                                     r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.491    41.491    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.491    
                         clock uncertainty           -0.098    41.393    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.618    40.775    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.775    
                         arrival time                         -12.478    
  -------------------------------------------------------------------
                         slack                                 28.297    

Slack (MET) :             28.505ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.721ns  (logic 2.317ns (21.611%)  route 8.404ns (78.389%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.548     1.548    VIDEO/G2/clk_25
    SLICE_X14Y82         FDRE                                         r  VIDEO/G2/vpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  VIDEO/G2/vpos_reg[4]/Q
                         net (fo=3, routed)           1.699     3.765    VIDEO/G3/ROM1_i_4[4]
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.889 r  VIDEO/G3/ROM1_i_11/O
                         net (fo=1, routed)           0.000     3.889    VIDEO/G2/ROM1_i_7[2]
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.265 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.265    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.484 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.578     5.061    VIDEO/G2/pointEighty0[9]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     5.906 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.906    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.141 f  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.128    12.269    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y8          RAMB36E1                                     r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.490    41.490    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.490    
                         clock uncertainty           -0.098    41.392    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.618    40.774    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.774    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                 28.505    

Slack (MET) :             28.965ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.134ns  (logic 2.112ns (20.842%)  route 8.022ns (79.158%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.548     1.548    VIDEO/G2/clk_25
    SLICE_X14Y82         FDRE                                         r  VIDEO/G2/vpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  VIDEO/G2/vpos_reg[4]/Q
                         net (fo=3, routed)           1.699     3.765    VIDEO/G3/ROM1_i_4[4]
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.889 r  VIDEO/G3/ROM1_i_11/O
                         net (fo=1, routed)           0.000     3.889    VIDEO/G2/ROM1_i_7[2]
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.265 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.265    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.484 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.578     5.061    VIDEO/G2/pointEighty0[9]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     5.936 r  VIDEO/G2/ROM1_i_2/O[2]
                         net (fo=27, routed)          5.745    11.682    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y1          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.488    41.488    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.098    41.390    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    40.646    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.646    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                 28.965    

Slack (MET) :             29.180ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.044ns  (logic 2.317ns (23.067%)  route 7.727ns (76.933%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.548     1.548    VIDEO/G2/clk_25
    SLICE_X14Y82         FDRE                                         r  VIDEO/G2/vpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  VIDEO/G2/vpos_reg[4]/Q
                         net (fo=3, routed)           1.699     3.765    VIDEO/G3/ROM1_i_4[4]
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.889 r  VIDEO/G3/ROM1_i_11/O
                         net (fo=1, routed)           0.000     3.889    VIDEO/G2/ROM1_i_7[2]
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.265 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.265    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.484 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.578     5.061    VIDEO/G2/pointEighty0[9]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     5.906 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.906    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.141 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.451    11.592    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y1          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.488    41.488    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.098    41.390    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.618    40.772    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.772    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                 29.180    

Slack (MET) :             29.268ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.941ns  (logic 2.317ns (23.308%)  route 7.624ns (76.692%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 41.473 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.548     1.548    VIDEO/G2/clk_25
    SLICE_X14Y82         FDRE                                         r  VIDEO/G2/vpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  VIDEO/G2/vpos_reg[4]/Q
                         net (fo=3, routed)           1.699     3.765    VIDEO/G3/ROM1_i_4[4]
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.889 r  VIDEO/G3/ROM1_i_11/O
                         net (fo=1, routed)           0.000     3.889    VIDEO/G2/ROM1_i_7[2]
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.265 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.265    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.484 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.578     5.061    VIDEO/G2/pointEighty0[9]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     5.906 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.906    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.141 f  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.347    11.489    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y4          RAMB36E1                                     r  VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.473    41.473    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.473    
                         clock uncertainty           -0.098    41.375    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.618    40.757    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.757    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                 29.268    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.796ns  (logic 2.112ns (21.561%)  route 7.684ns (78.439%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.548     1.548    VIDEO/G2/clk_25
    SLICE_X14Y82         FDRE                                         r  VIDEO/G2/vpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  VIDEO/G2/vpos_reg[4]/Q
                         net (fo=3, routed)           1.699     3.765    VIDEO/G3/ROM1_i_4[4]
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.889 r  VIDEO/G3/ROM1_i_11/O
                         net (fo=1, routed)           0.000     3.889    VIDEO/G2/ROM1_i_7[2]
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.265 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.265    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.484 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.578     5.061    VIDEO/G2/pointEighty0[9]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     5.936 r  VIDEO/G2/ROM1_i_2/O[2]
                         net (fo=27, routed)          5.407    11.344    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y2          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.485    41.485    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    40.643    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.643    
                         arrival time                         -11.344    
  -------------------------------------------------------------------
                         slack                                 29.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/mySpriteSelect_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.231ns (49.095%)  route 0.240ns (50.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G2/clk_25
    SLICE_X41Y92         FDPE                                         r  VIDEO/G2/creditsOffset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDPE (Prop_fdpe_C_Q)         0.128     0.688 f  VIDEO/G2/creditsOffset_reg[9]/Q
                         net (fo=5, routed)           0.240     0.927    VIDEO/G2/creditsOffset_reg[9]
    SLICE_X35Y93         LUT4 (Prop_lut4_I1_O)        0.103     1.030 r  VIDEO/G2/mySpriteSelect[3]_i_1/O
                         net (fo=1, routed)           0.000     1.030    VIDEO/G2/mySpriteSelect[3]_i_1_n_0
    SLICE_X35Y93         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X35Y93         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X35Y93         FDPE (Hold_fdpe_C_D)         0.107     0.930    VIDEO/G2/mySpriteSelect_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/mySpriteSelect_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.227ns (48.658%)  route 0.240ns (51.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G2/clk_25
    SLICE_X41Y92         FDPE                                         r  VIDEO/G2/creditsOffset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDPE (Prop_fdpe_C_Q)         0.128     0.688 f  VIDEO/G2/creditsOffset_reg[9]/Q
                         net (fo=5, routed)           0.240     0.927    VIDEO/G2/creditsOffset_reg[9]
    SLICE_X35Y93         LUT4 (Prop_lut4_I1_O)        0.099     1.026 r  VIDEO/G2/mySpriteSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     1.026    VIDEO/G2/mySpriteSelect[1]_i_1_n_0
    SLICE_X35Y93         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X35Y93         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[1]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X35Y93         FDPE (Hold_fdpe_C_D)         0.092     0.915    VIDEO/G2/mySpriteSelect_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/mySpriteSelect_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.183ns (36.633%)  route 0.317ns (63.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G2/clk_25
    SLICE_X41Y92         FDCE                                         r  VIDEO/G2/creditsOffset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  VIDEO/G2/creditsOffset_reg[7]/Q
                         net (fo=7, routed)           0.317     1.017    VIDEO/G2/creditsOffset_reg[7]
    SLICE_X35Y93         LUT4 (Prop_lut4_I2_O)        0.042     1.059 r  VIDEO/G2/mySpriteSelect[2]_i_1/O
                         net (fo=1, routed)           0.000     1.059    VIDEO/G2/mySpriteSelect[2]_i_1_n_0
    SLICE_X35Y93         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X35Y93         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[2]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X35Y93         FDCE (Hold_fdce_C_D)         0.107     0.930    VIDEO/G2/mySpriteSelect_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/mySpriteSelect_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (37.011%)  route 0.317ns (62.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G2/clk_25
    SLICE_X41Y92         FDCE                                         r  VIDEO/G2/creditsOffset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  VIDEO/G2/creditsOffset_reg[7]/Q
                         net (fo=7, routed)           0.317     1.017    VIDEO/G2/creditsOffset_reg[7]
    SLICE_X35Y93         LUT4 (Prop_lut4_I2_O)        0.045     1.062 r  VIDEO/G2/mySpriteSelect[0]_i_1/O
                         net (fo=1, routed)           0.000     1.062    VIDEO/G2/mySpriteSelect[0]_i_1_n_0
    SLICE_X35Y93         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X35Y93         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[0]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X35Y93         FDCE (Hold_fdce_C_D)         0.091     0.914    VIDEO/G2/mySpriteSelect_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.877%)  route 0.147ns (44.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558     0.558    VIDEO/G4/clk_25
    SLICE_X9Y67          FDRE                                         r  VIDEO/G4/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  VIDEO/G4/vcount_reg[3]/Q
                         net (fo=16, routed)          0.147     0.846    VIDEO/G4/vcount_reg[3]
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.891 r  VIDEO/G4/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.891    VIDEO/G4/plusOp__0[5]
    SLICE_X8Y67          FDRE                                         r  VIDEO/G4/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.825     0.825    VIDEO/G4/clk_25
    SLICE_X8Y67          FDRE                                         r  VIDEO/G4/vcount_reg[5]/C
                         clock pessimism             -0.255     0.571    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.120     0.691    VIDEO/G4/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558     0.558    VIDEO/G4/clk_25
    SLICE_X8Y67          FDRE                                         r  VIDEO/G4/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  VIDEO/G4/vcount_reg[5]/Q
                         net (fo=16, routed)          0.106     0.828    VIDEO/G4/vcount_reg[5]
    SLICE_X9Y67          LUT5 (Prop_lut5_I2_O)        0.045     0.873 r  VIDEO/G4/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.873    VIDEO/G4/vcount[7]_i_1_n_0
    SLICE_X9Y67          FDRE                                         r  VIDEO/G4/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.825     0.825    VIDEO/G4/clk_25
    SLICE_X9Y67          FDRE                                         r  VIDEO/G4/vcount_reg[7]/C
                         clock pessimism             -0.255     0.571    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.092     0.663    VIDEO/G4/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.141ns (24.050%)  route 0.445ns (75.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558     0.558    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X15Y67         FDRE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.445     1.144    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X42Y63         FDRE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.826     0.826    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y63         FDRE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.090     0.911    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.096%)  route 0.194ns (57.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.582     0.582    VIDEO/G4/clk_25
    SLICE_X7Y70          FDRE                                         r  VIDEO/G4/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  VIDEO/G4/hcount_reg[0]/Q
                         net (fo=26, routed)          0.194     0.917    VIDEO/G4/hcount_reg[0]
    SLICE_X6Y72          FDRE                                         r  VIDEO/G4/hQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.849     0.849    VIDEO/G4/clk_25
    SLICE_X6Y72          FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X6Y72          FDRE (Hold_fdre_C_D)         0.085     0.679    VIDEO/G4/hQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G2/clk_25
    SLICE_X41Y92         FDPE                                         r  VIDEO/G2/creditsOffset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDPE (Prop_fdpe_C_Q)         0.141     0.701 r  VIDEO/G2/creditsOffset_reg[6]/Q
                         net (fo=4, routed)           0.167     0.868    VIDEO/G2/creditsOffset_reg_n_0_[6]
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.042     0.910 r  VIDEO/G2/creditsOffset[9]_i_2/O
                         net (fo=1, routed)           0.000     0.910    VIDEO/G2/creditsOffset0[9]
    SLICE_X41Y92         FDPE                                         r  VIDEO/G2/creditsOffset_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.830     0.830    VIDEO/G2/clk_25
    SLICE_X41Y92         FDPE                                         r  VIDEO/G2/creditsOffset_reg[9]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X41Y92         FDPE (Hold_fdpe_C_D)         0.107     0.667    VIDEO/G2/creditsOffset_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G2/clk_25
    SLICE_X41Y92         FDPE                                         r  VIDEO/G2/creditsOffset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDPE (Prop_fdpe_C_Q)         0.141     0.701 r  VIDEO/G2/creditsOffset_reg[6]/Q
                         net (fo=4, routed)           0.169     0.870    VIDEO/G2/creditsOffset_reg_n_0_[6]
    SLICE_X41Y92         LUT4 (Prop_lut4_I2_O)        0.043     0.913 r  VIDEO/G2/creditsOffset[8]_i_1/O
                         net (fo=1, routed)           0.000     0.913    VIDEO/G2/creditsOffset0[8]
    SLICE_X41Y92         FDCE                                         r  VIDEO/G2/creditsOffset_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.830     0.830    VIDEO/G2/clk_25
    SLICE_X41Y92         FDCE                                         r  VIDEO/G2/creditsOffset_reg[8]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X41Y92         FDCE (Hold_fdce_C_D)         0.107     0.667    VIDEO/G2/creditsOffset_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     VIDEO/G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     VIDEO/G2/active_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X44Y92     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X44Y92     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X44Y91     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X44Y91     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X44Y91     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X44Y91     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X44Y91     VIDEO/G2/creditsOffset_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X44Y91     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     VIDEO/G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     VIDEO/G2/active_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X44Y92     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X44Y92     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X44Y91     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X44Y91     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X44Y91     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X44Y91     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X44Y91     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X44Y91     VIDEO/G2/creditsOffset_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    VIDEO/G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         12640 Endpoints
Min Delay         12640 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/USOUND/PLAYHZ/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/USOUND/PLAYHZ/o_Sound_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.118ns  (logic 46.858ns (44.577%)  route 58.260ns (55.423%))
  Logic Levels:           196  (CARRY4=163 FDRE=1 LUT1=4 LUT2=7 LUT3=1 LUT4=19 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE                         0.000     0.000 r  UART/USOUND/PLAYHZ/counter_reg[1]/C
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/USOUND/PLAYHZ/counter_reg[1]/Q
                         net (fo=2, routed)           0.653     1.109    UART/USOUND/PLAYHZ/counter_reg[1]
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.765 r  UART/USOUND/PLAYHZ/i___72__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.765    UART/USOUND/PLAYHZ/i___72__0_i_2_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.879 r  UART/USOUND/PLAYHZ/i___18__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.879    UART/USOUND/PLAYHZ/i___18__0_i_2_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.993 r  UART/USOUND/PLAYHZ/i___64__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.993    UART/USOUND/PLAYHZ/i___64__0_i_2_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.107 r  UART/USOUND/PLAYHZ/i___10__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.107    UART/USOUND/PLAYHZ/i___10__0_i_2_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.221 r  UART/USOUND/PLAYHZ/i___6__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.221    UART/USOUND/PLAYHZ/i___6__0_i_2_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.335 r  UART/USOUND/PLAYHZ/i___52__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.335    UART/USOUND/PLAYHZ/i___52__0_i_2_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.449 r  UART/USOUND/PLAYHZ/i___172__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.449    UART/USOUND/PLAYHZ/i___172__0_i_2_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.688 r  UART/USOUND/PLAYHZ/i___175_i_2/O[2]
                         net (fo=366, routed)         7.021     9.710    UART/USOUND/PLAYHZ/i___175_i_2_n_5
    SLICE_X29Y54         LUT3 (Prop_lut3_I1_O)        0.302    10.012 r  UART/USOUND/PLAYHZ/i___474_i_23/O
                         net (fo=1, routed)           0.000    10.012    UART/USOUND/PLAYHZ/i___474_i_23_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.592 f  UART/USOUND/PLAYHZ/i___474_i_19/O[2]
                         net (fo=1, routed)           0.814    11.405    UART/USOUND/PLAYHZ/i___474_i_19_n_5
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.302    11.707 r  UART/USOUND/PLAYHZ/i___474_i_20/O
                         net (fo=1, routed)           0.000    11.707    UART/USOUND/PLAYHZ/i___474_i_20_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.105 r  UART/USOUND/PLAYHZ/i___474_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.105    UART/USOUND/PLAYHZ/i___474_i_14_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.439 f  UART/USOUND/PLAYHZ/i___472_i_11/O[1]
                         net (fo=1, routed)           0.784    13.223    UART/USOUND/PLAYHZ/i___472_i_11_n_6
    SLICE_X33Y52         LUT1 (Prop_lut1_I0_O)        0.303    13.526 r  UART/USOUND/PLAYHZ/i___474_i_12/O
                         net (fo=1, routed)           0.000    13.526    UART/USOUND/PLAYHZ/i___474_i_12_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.927 r  UART/USOUND/PLAYHZ/i___474_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.927    UART/USOUND/PLAYHZ/i___474_i_8_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.041 r  UART/USOUND/PLAYHZ/i___472_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.041    UART/USOUND/PLAYHZ/i___472_i_6_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.263 f  UART/USOUND/PLAYHZ/i___469_i_13/O[0]
                         net (fo=1, routed)           0.958    15.221    UART/USOUND/PLAYHZ/i___469_i_13_n_7
    SLICE_X35Y56         LUT1 (Prop_lut1_I0_O)        0.299    15.520 r  UART/USOUND/PLAYHZ/i___469_i_14/O
                         net (fo=1, routed)           0.000    15.520    UART/USOUND/PLAYHZ/i___469_i_14_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.070 r  UART/USOUND/PLAYHZ/i___469_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.070    UART/USOUND/PLAYHZ/i___469_i_7_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.292 f  UART/USOUND/PLAYHZ/i___469_i_3/O[0]
                         net (fo=1, routed)           0.965    17.257    UART/USOUND/PLAYHZ/i___469_i_3_n_7
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.299    17.556 r  UART/USOUND/PLAYHZ/i___469_i_5/O
                         net (fo=1, routed)           0.000    17.556    UART/USOUND/PLAYHZ/i___469_i_5_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.089 r  UART/USOUND/PLAYHZ/i___469_i_1/CO[3]
                         net (fo=29, routed)          1.689    19.777    UART/USOUND/PLAYHZ/i___469_i_1_n_0
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.124    19.901 r  UART/USOUND/PLAYHZ/i___171__0/O
                         net (fo=1, routed)           0.000    19.901    UART/USOUND/PLAYHZ/i___171__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.451 r  UART/USOUND/PLAYHZ/i___487_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.451    UART/USOUND/PLAYHZ/i___487_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.565 r  UART/USOUND/PLAYHZ/i___486_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.565    UART/USOUND/PLAYHZ/i___486_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.679 r  UART/USOUND/PLAYHZ/i___483_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.679    UART/USOUND/PLAYHZ/i___483_i_1_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.793 r  UART/USOUND/PLAYHZ/i___481_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.793    UART/USOUND/PLAYHZ/i___481_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.907 r  UART/USOUND/PLAYHZ/i___480_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.907    UART/USOUND/PLAYHZ/i___480_i_2_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.178 r  UART/USOUND/PLAYHZ/i___480_i_1/CO[0]
                         net (fo=29, routed)          1.750    22.928    UART/USOUND/PLAYHZ/i___480_i_1_n_3
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.373    23.301 r  UART/USOUND/PLAYHZ/i___497_i_3/O
                         net (fo=1, routed)           0.000    23.301    UART/USOUND/PLAYHZ/i___497_i_3_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.851 r  UART/USOUND/PLAYHZ/i___497_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.851    UART/USOUND/PLAYHZ/i___497_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.965 r  UART/USOUND/PLAYHZ/i___494_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.965    UART/USOUND/PLAYHZ/i___494_i_1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.079 r  UART/USOUND/PLAYHZ/i___492_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.079    UART/USOUND/PLAYHZ/i___492_i_1_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.193 r  UART/USOUND/PLAYHZ/i___491_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.193    UART/USOUND/PLAYHZ/i___491_i_2_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.464 r  UART/USOUND/PLAYHZ/i___491_i_1/CO[0]
                         net (fo=29, routed)          1.616    26.080    UART/USOUND/PLAYHZ/i___491_i_1_n_3
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.373    26.453 r  UART/USOUND/PLAYHZ/i___163__0/O
                         net (fo=1, routed)           0.000    26.453    UART/USOUND/PLAYHZ/i___163__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.003 r  UART/USOUND/PLAYHZ/i___509_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.003    UART/USOUND/PLAYHZ/i___509_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.117 r  UART/USOUND/PLAYHZ/i___508_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.117    UART/USOUND/PLAYHZ/i___508_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.231 r  UART/USOUND/PLAYHZ/i___505_i_1/CO[3]
                         net (fo=1, routed)           0.001    27.232    UART/USOUND/PLAYHZ/i___505_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.346 r  UART/USOUND/PLAYHZ/i___503_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.346    UART/USOUND/PLAYHZ/i___503_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.460 r  UART/USOUND/PLAYHZ/i___502_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.460    UART/USOUND/PLAYHZ/i___502_i_2_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.731 r  UART/USOUND/PLAYHZ/i___502_i_1/CO[0]
                         net (fo=29, routed)          1.408    29.140    UART/USOUND/PLAYHZ/i___502_i_1_n_3
    SLICE_X32Y48         LUT4 (Prop_lut4_I0_O)        0.373    29.513 r  UART/USOUND/PLAYHZ/i___159__0/O
                         net (fo=1, routed)           0.000    29.513    UART/USOUND/PLAYHZ/i___159__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.063 r  UART/USOUND/PLAYHZ/i___520_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.063    UART/USOUND/PLAYHZ/i___520_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.177 r  UART/USOUND/PLAYHZ/i___519_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.177    UART/USOUND/PLAYHZ/i___519_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.291 r  UART/USOUND/PLAYHZ/i___516_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.291    UART/USOUND/PLAYHZ/i___516_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.405 r  UART/USOUND/PLAYHZ/i___514_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.405    UART/USOUND/PLAYHZ/i___514_i_1_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.519 r  UART/USOUND/PLAYHZ/i___513_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.519    UART/USOUND/PLAYHZ/i___513_i_2_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.790 r  UART/USOUND/PLAYHZ/i___513_i_1/CO[0]
                         net (fo=29, routed)          1.247    32.038    UART/USOUND/PLAYHZ/i___513_i_1_n_3
    SLICE_X30Y50         LUT4 (Prop_lut4_I0_O)        0.373    32.411 r  UART/USOUND/PLAYHZ/i___155__0/O
                         net (fo=1, routed)           0.000    32.411    UART/USOUND/PLAYHZ/i___155__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.944 r  UART/USOUND/PLAYHZ/i___700_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.944    UART/USOUND/PLAYHZ/i___700_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.061 r  UART/USOUND/PLAYHZ/i___703_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.061    UART/USOUND/PLAYHZ/i___703_i_1_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.178 r  UART/USOUND/PLAYHZ/i___705_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.178    UART/USOUND/PLAYHZ/i___705_i_1_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.295 r  UART/USOUND/PLAYHZ/i___702_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.295    UART/USOUND/PLAYHZ/i___702_i_1_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.412 r  UART/USOUND/PLAYHZ/i___701_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.412    UART/USOUND/PLAYHZ/i___701_i_1_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.666 r  UART/USOUND/PLAYHZ/i___700_i_1/CO[0]
                         net (fo=29, routed)          1.596    35.261    UART/USOUND/PLAYHZ/i___700_i_1_n_3
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.367    35.628 r  UART/USOUND/PLAYHZ/i___151__0/O
                         net (fo=1, routed)           0.000    35.628    UART/USOUND/PLAYHZ/i___151__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.178 r  UART/USOUND/PLAYHZ/i___711_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.178    UART/USOUND/PLAYHZ/i___711_i_2_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.292 r  UART/USOUND/PLAYHZ/i___714_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.292    UART/USOUND/PLAYHZ/i___714_i_1_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.406 r  UART/USOUND/PLAYHZ/i___716_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.406    UART/USOUND/PLAYHZ/i___716_i_1_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.520 r  UART/USOUND/PLAYHZ/i___713_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.520    UART/USOUND/PLAYHZ/i___713_i_1_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.634 r  UART/USOUND/PLAYHZ/i___712_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.634    UART/USOUND/PLAYHZ/i___712_i_1_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.905 r  UART/USOUND/PLAYHZ/i___711_i_1/CO[0]
                         net (fo=29, routed)          2.031    38.936    UART/USOUND/PLAYHZ/i___711_i_1_n_3
    SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.373    39.309 r  UART/USOUND/PLAYHZ/i___531_i_3/O
                         net (fo=1, routed)           0.000    39.309    UART/USOUND/PLAYHZ/i___531_i_3_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.710 r  UART/USOUND/PLAYHZ/i___531_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.710    UART/USOUND/PLAYHZ/i___531_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.824 r  UART/USOUND/PLAYHZ/i___524_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.824    UART/USOUND/PLAYHZ/i___524_i_2_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.938 r  UART/USOUND/PLAYHZ/i___528_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.938    UART/USOUND/PLAYHZ/i___528_i_1_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.052 r  UART/USOUND/PLAYHZ/i___526_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.052    UART/USOUND/PLAYHZ/i___526_i_1_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.166 r  UART/USOUND/PLAYHZ/i___525_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.166    UART/USOUND/PLAYHZ/i___525_i_1_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.437 r  UART/USOUND/PLAYHZ/i___524_i_1/CO[0]
                         net (fo=29, routed)          1.802    42.238    UART/USOUND/PLAYHZ/i___524_i_1_n_3
    SLICE_X38Y50         LUT2 (Prop_lut2_I0_O)        0.373    42.611 r  UART/USOUND/PLAYHZ/i___542_i_3/O
                         net (fo=1, routed)           0.000    42.611    UART/USOUND/PLAYHZ/i___542_i_3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.987 r  UART/USOUND/PLAYHZ/i___542_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.987    UART/USOUND/PLAYHZ/i___542_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.104 r  UART/USOUND/PLAYHZ/i___541_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.104    UART/USOUND/PLAYHZ/i___541_i_1_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.221 r  UART/USOUND/PLAYHZ/i___535_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.221    UART/USOUND/PLAYHZ/i___535_i_2_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.338 r  UART/USOUND/PLAYHZ/i___537_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.338    UART/USOUND/PLAYHZ/i___537_i_1_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.455 r  UART/USOUND/PLAYHZ/i___536_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.455    UART/USOUND/PLAYHZ/i___536_i_1_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    43.709 r  UART/USOUND/PLAYHZ/i___535_i_1/CO[0]
                         net (fo=29, routed)          1.768    45.477    UART/USOUND/PLAYHZ/i___535_i_1_n_3
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.367    45.844 r  UART/USOUND/PLAYHZ/i___139__0/O
                         net (fo=1, routed)           0.000    45.844    UART/USOUND/PLAYHZ/i___139__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.394 r  UART/USOUND/PLAYHZ/i___553_i_1/CO[3]
                         net (fo=1, routed)           0.001    46.395    UART/USOUND/PLAYHZ/i___553_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.509 r  UART/USOUND/PLAYHZ/i___552_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.509    UART/USOUND/PLAYHZ/i___552_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.623 r  UART/USOUND/PLAYHZ/i___546_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.623    UART/USOUND/PLAYHZ/i___546_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.737 r  UART/USOUND/PLAYHZ/i___548_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.737    UART/USOUND/PLAYHZ/i___548_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.851 r  UART/USOUND/PLAYHZ/i___547_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.851    UART/USOUND/PLAYHZ/i___547_i_1_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.122 r  UART/USOUND/PLAYHZ/i___546_i_1/CO[0]
                         net (fo=29, routed)          1.644    48.766    UART/USOUND/PLAYHZ/i___546_i_1_n_3
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.373    49.139 r  UART/USOUND/PLAYHZ/i___563_i_3/O
                         net (fo=1, routed)           0.000    49.139    UART/USOUND/PLAYHZ/i___563_i_3_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.689 r  UART/USOUND/PLAYHZ/i___563_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.689    UART/USOUND/PLAYHZ/i___563_i_1_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.803 r  UART/USOUND/PLAYHZ/i___560_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.803    UART/USOUND/PLAYHZ/i___560_i_1_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.917 r  UART/USOUND/PLAYHZ/i___557_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.917    UART/USOUND/PLAYHZ/i___557_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.031 r  UART/USOUND/PLAYHZ/i___558_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.031    UART/USOUND/PLAYHZ/i___558_i_1_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.302 r  UART/USOUND/PLAYHZ/i___557_i_1/CO[0]
                         net (fo=29, routed)          1.923    52.224    UART/USOUND/PLAYHZ/i___557_i_1_n_3
    SLICE_X44Y41         LUT4 (Prop_lut4_I0_O)        0.373    52.597 r  UART/USOUND/PLAYHZ/i___131__0/O
                         net (fo=1, routed)           0.000    52.597    UART/USOUND/PLAYHZ/i___131__0_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.147 r  UART/USOUND/PLAYHZ/i___575_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.147    UART/USOUND/PLAYHZ/i___575_i_1_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.261 r  UART/USOUND/PLAYHZ/i___574_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.261    UART/USOUND/PLAYHZ/i___574_i_1_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.375 r  UART/USOUND/PLAYHZ/i___571_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.375    UART/USOUND/PLAYHZ/i___571_i_1_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.489 r  UART/USOUND/PLAYHZ/i___568_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.489    UART/USOUND/PLAYHZ/i___568_i_2_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.603 r  UART/USOUND/PLAYHZ/i___569_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.603    UART/USOUND/PLAYHZ/i___569_i_1_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.874 r  UART/USOUND/PLAYHZ/i___568_i_1/CO[0]
                         net (fo=29, routed)          1.821    55.695    UART/USOUND/PLAYHZ/i___568_i_1_n_3
    SLICE_X43Y39         LUT2 (Prop_lut2_I0_O)        0.373    56.068 r  UART/USOUND/PLAYHZ/i___586_i_3/O
                         net (fo=1, routed)           0.000    56.068    UART/USOUND/PLAYHZ/i___586_i_3_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.469 r  UART/USOUND/PLAYHZ/i___586_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.469    UART/USOUND/PLAYHZ/i___586_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  UART/USOUND/PLAYHZ/i___585_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.583    UART/USOUND/PLAYHZ/i___585_i_1_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.697 r  UART/USOUND/PLAYHZ/i___582_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.697    UART/USOUND/PLAYHZ/i___582_i_1_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.811 r  UART/USOUND/PLAYHZ/i___580_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.811    UART/USOUND/PLAYHZ/i___580_i_1_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.925 r  UART/USOUND/PLAYHZ/i___579_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.925    UART/USOUND/PLAYHZ/i___579_i_2_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.196 r  UART/USOUND/PLAYHZ/i___579_i_1/CO[0]
                         net (fo=29, routed)          2.007    59.203    UART/USOUND/PLAYHZ/i___579_i_1_n_3
    SLICE_X42Y36         LUT4 (Prop_lut4_I0_O)        0.373    59.576 r  UART/USOUND/PLAYHZ/i___123__0/O
                         net (fo=1, routed)           0.000    59.576    UART/USOUND/PLAYHZ/i___123__0_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.109 r  UART/USOUND/PLAYHZ/i___597_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.109    UART/USOUND/PLAYHZ/i___597_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.226 r  UART/USOUND/PLAYHZ/i___596_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.226    UART/USOUND/PLAYHZ/i___596_i_1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.343 r  UART/USOUND/PLAYHZ/i___593_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.343    UART/USOUND/PLAYHZ/i___593_i_1_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.460 r  UART/USOUND/PLAYHZ/i___591_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.460    UART/USOUND/PLAYHZ/i___591_i_1_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.577 r  UART/USOUND/PLAYHZ/i___590_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.577    UART/USOUND/PLAYHZ/i___590_i_2_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.831 r  UART/USOUND/PLAYHZ/i___590_i_1/CO[0]
                         net (fo=29, routed)          1.142    61.973    UART/USOUND/PLAYHZ/i___590_i_1_n_3
    SLICE_X45Y37         LUT4 (Prop_lut4_I0_O)        0.367    62.340 r  UART/USOUND/PLAYHZ/i___119__0/O
                         net (fo=1, routed)           0.000    62.340    UART/USOUND/PLAYHZ/i___119__0_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.890 r  UART/USOUND/PLAYHZ/i___608_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.890    UART/USOUND/PLAYHZ/i___608_i_1_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.004 r  UART/USOUND/PLAYHZ/i___607_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.004    UART/USOUND/PLAYHZ/i___607_i_1_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.118 r  UART/USOUND/PLAYHZ/i___604_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.118    UART/USOUND/PLAYHZ/i___604_i_1_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  UART/USOUND/PLAYHZ/i___602_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.232    UART/USOUND/PLAYHZ/i___602_i_1_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.346 r  UART/USOUND/PLAYHZ/i___601_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.346    UART/USOUND/PLAYHZ/i___601_i_2_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.617 r  UART/USOUND/PLAYHZ/i___601_i_1/CO[0]
                         net (fo=29, routed)          1.857    65.475    UART/USOUND/PLAYHZ/i___601_i_1_n_3
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.373    65.848 r  UART/USOUND/PLAYHZ/i___115__0/O
                         net (fo=1, routed)           0.000    65.848    UART/USOUND/PLAYHZ/i___115__0_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.381 r  UART/USOUND/PLAYHZ/i___619_i_1/CO[3]
                         net (fo=1, routed)           0.000    66.381    UART/USOUND/PLAYHZ/i___619_i_1_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.498 r  UART/USOUND/PLAYHZ/i___618_i_1/CO[3]
                         net (fo=1, routed)           0.000    66.498    UART/USOUND/PLAYHZ/i___618_i_1_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.615 r  UART/USOUND/PLAYHZ/i___615_i_1/CO[3]
                         net (fo=1, routed)           0.000    66.615    UART/USOUND/PLAYHZ/i___615_i_1_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.732 r  UART/USOUND/PLAYHZ/i___613_i_1/CO[3]
                         net (fo=1, routed)           0.000    66.732    UART/USOUND/PLAYHZ/i___613_i_1_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.849 r  UART/USOUND/PLAYHZ/i___612_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.849    UART/USOUND/PLAYHZ/i___612_i_2_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.103 r  UART/USOUND/PLAYHZ/i___612_i_1/CO[0]
                         net (fo=29, routed)          1.917    69.019    UART/USOUND/PLAYHZ/i___612_i_1_n_3
    SLICE_X45Y31         LUT4 (Prop_lut4_I0_O)        0.367    69.386 r  UART/USOUND/PLAYHZ/i___111__0/O
                         net (fo=1, routed)           0.000    69.386    UART/USOUND/PLAYHZ/i___111__0_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.936 r  UART/USOUND/PLAYHZ/i___722_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.936    UART/USOUND/PLAYHZ/i___722_i_2_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.050 r  UART/USOUND/PLAYHZ/i___725_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.050    UART/USOUND/PLAYHZ/i___725_i_1_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.164 r  UART/USOUND/PLAYHZ/i___727_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.164    UART/USOUND/PLAYHZ/i___727_i_1_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.278 r  UART/USOUND/PLAYHZ/i___724_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.278    UART/USOUND/PLAYHZ/i___724_i_1_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.392 r  UART/USOUND/PLAYHZ/i___723_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.392    UART/USOUND/PLAYHZ/i___723_i_1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.663 r  UART/USOUND/PLAYHZ/i___722_i_1/CO[0]
                         net (fo=29, routed)          2.088    72.751    UART/USOUND/PLAYHZ/i___722_i_1_n_3
    SLICE_X44Y29         LUT4 (Prop_lut4_I0_O)        0.373    73.124 r  UART/USOUND/PLAYHZ/i___107__0/O
                         net (fo=1, routed)           0.000    73.124    UART/USOUND/PLAYHZ/i___107__0_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.674 r  UART/USOUND/PLAYHZ/i___733_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.674    UART/USOUND/PLAYHZ/i___733_i_2_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.788 r  UART/USOUND/PLAYHZ/i___736_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.788    UART/USOUND/PLAYHZ/i___736_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.902 r  UART/USOUND/PLAYHZ/i___738_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.902    UART/USOUND/PLAYHZ/i___738_i_1_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.016 r  UART/USOUND/PLAYHZ/i___735_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.016    UART/USOUND/PLAYHZ/i___735_i_1_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.130 r  UART/USOUND/PLAYHZ/i___734_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.130    UART/USOUND/PLAYHZ/i___734_i_1_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    74.401 r  UART/USOUND/PLAYHZ/i___733_i_1/CO[0]
                         net (fo=29, routed)          1.662    76.063    UART/USOUND/PLAYHZ/i___733_i_1_n_3
    SLICE_X42Y31         LUT2 (Prop_lut2_I0_O)        0.373    76.436 r  UART/USOUND/PLAYHZ/i___623_i_5/O
                         net (fo=1, routed)           0.000    76.436    UART/USOUND/PLAYHZ/i___623_i_5_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.969 r  UART/USOUND/PLAYHZ/i___623_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.969    UART/USOUND/PLAYHZ/i___623_i_2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.086 r  UART/USOUND/PLAYHZ/i___627_i_1/CO[3]
                         net (fo=1, routed)           0.000    77.086    UART/USOUND/PLAYHZ/i___627_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.203 r  UART/USOUND/PLAYHZ/i___625_i_1/CO[3]
                         net (fo=1, routed)           0.000    77.203    UART/USOUND/PLAYHZ/i___625_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.320 r  UART/USOUND/PLAYHZ/i___624_i_1/CO[3]
                         net (fo=1, routed)           0.000    77.320    UART/USOUND/PLAYHZ/i___624_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    77.574 r  UART/USOUND/PLAYHZ/i___623_i_1/CO[0]
                         net (fo=29, routed)          1.854    79.427    UART/USOUND/PLAYHZ/i___623_i_1_n_3
    SLICE_X46Y25         LUT4 (Prop_lut4_I0_O)        0.367    79.794 r  UART/USOUND/PLAYHZ/i___99__0/O
                         net (fo=1, routed)           0.000    79.794    UART/USOUND/PLAYHZ/i___99__0_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.327 r  UART/USOUND/PLAYHZ/i___641_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.327    UART/USOUND/PLAYHZ/i___641_i_1_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.444 r  UART/USOUND/PLAYHZ/i___640_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.444    UART/USOUND/PLAYHZ/i___640_i_1_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.561 r  UART/USOUND/PLAYHZ/i___634_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.561    UART/USOUND/PLAYHZ/i___634_i_2_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.678 r  UART/USOUND/PLAYHZ/i___636_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.678    UART/USOUND/PLAYHZ/i___636_i_1_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.795 r  UART/USOUND/PLAYHZ/i___635_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.795    UART/USOUND/PLAYHZ/i___635_i_1_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.049 r  UART/USOUND/PLAYHZ/i___634_i_1/CO[0]
                         net (fo=29, routed)          1.867    82.917    UART/USOUND/PLAYHZ/i___634_i_1_n_3
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.367    83.284 r  UART/USOUND/PLAYHZ/i___95__0/O
                         net (fo=1, routed)           0.000    83.284    UART/USOUND/PLAYHZ/i___95__0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.834 r  UART/USOUND/PLAYHZ/i___652_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.834    UART/USOUND/PLAYHZ/i___652_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.948 r  UART/USOUND/PLAYHZ/i___651_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.948    UART/USOUND/PLAYHZ/i___651_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.062 r  UART/USOUND/PLAYHZ/i___645_i_2/CO[3]
                         net (fo=1, routed)           0.000    84.062    UART/USOUND/PLAYHZ/i___645_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.176 r  UART/USOUND/PLAYHZ/i___647_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.176    UART/USOUND/PLAYHZ/i___647_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.290 r  UART/USOUND/PLAYHZ/i___646_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.290    UART/USOUND/PLAYHZ/i___646_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    84.561 r  UART/USOUND/PLAYHZ/i___645_i_1/CO[0]
                         net (fo=29, routed)          1.617    86.178    UART/USOUND/PLAYHZ/i___645_i_1_n_3
    SLICE_X42Y24         LUT4 (Prop_lut4_I0_O)        0.373    86.551 r  UART/USOUND/PLAYHZ/i___91__0/O
                         net (fo=1, routed)           0.000    86.551    UART/USOUND/PLAYHZ/i___91__0_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.084 r  UART/USOUND/PLAYHZ/i___663_i_1/CO[3]
                         net (fo=1, routed)           0.009    87.093    UART/USOUND/PLAYHZ/i___663_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.210 r  UART/USOUND/PLAYHZ/i___662_i_1/CO[3]
                         net (fo=1, routed)           0.000    87.210    UART/USOUND/PLAYHZ/i___662_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.327 r  UART/USOUND/PLAYHZ/i___659_i_1/CO[3]
                         net (fo=1, routed)           0.000    87.327    UART/USOUND/PLAYHZ/i___659_i_1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.444 r  UART/USOUND/PLAYHZ/i___656_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.444    UART/USOUND/PLAYHZ/i___656_i_2_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.561 r  UART/USOUND/PLAYHZ/i___657_i_1/CO[3]
                         net (fo=1, routed)           0.000    87.561    UART/USOUND/PLAYHZ/i___657_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    87.815 r  UART/USOUND/PLAYHZ/i___656_i_1/CO[0]
                         net (fo=29, routed)          1.890    89.704    UART/USOUND/PLAYHZ/i___656_i_1_n_3
    SLICE_X45Y23         LUT4 (Prop_lut4_I0_O)        0.367    90.071 r  UART/USOUND/PLAYHZ/i___87__0/O
                         net (fo=1, routed)           0.000    90.071    UART/USOUND/PLAYHZ/i___87__0_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.621 r  UART/USOUND/PLAYHZ/i___674_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.621    UART/USOUND/PLAYHZ/i___674_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.735 r  UART/USOUND/PLAYHZ/i___673_i_1/CO[3]
                         net (fo=1, routed)           0.009    90.744    UART/USOUND/PLAYHZ/i___673_i_1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.858 r  UART/USOUND/PLAYHZ/i___670_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.858    UART/USOUND/PLAYHZ/i___670_i_1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.972 r  UART/USOUND/PLAYHZ/i___667_i_2/CO[3]
                         net (fo=1, routed)           0.000    90.972    UART/USOUND/PLAYHZ/i___667_i_2_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.086 r  UART/USOUND/PLAYHZ/i___668_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.086    UART/USOUND/PLAYHZ/i___668_i_1_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.357 r  UART/USOUND/PLAYHZ/i___667_i_1/CO[0]
                         net (fo=29, routed)          2.143    93.500    UART/USOUND/PLAYHZ/i___667_i_1_n_3
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.373    93.873 r  UART/USOUND/PLAYHZ/i___83__0/O
                         net (fo=1, routed)           0.000    93.873    UART/USOUND/PLAYHZ/i___83__0_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.423 r  UART/USOUND/PLAYHZ/i___685_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.423    UART/USOUND/PLAYHZ/i___685_i_1_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.537 r  UART/USOUND/PLAYHZ/i___684_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.537    UART/USOUND/PLAYHZ/i___684_i_1_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.651 r  UART/USOUND/PLAYHZ/i___681_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.651    UART/USOUND/PLAYHZ/i___681_i_1_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.765 r  UART/USOUND/PLAYHZ/i___679_i_1/CO[3]
                         net (fo=1, routed)           0.009    94.774    UART/USOUND/PLAYHZ/i___679_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.888 r  UART/USOUND/PLAYHZ/i___678_i_2/CO[3]
                         net (fo=1, routed)           0.000    94.888    UART/USOUND/PLAYHZ/i___678_i_2_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.159 r  UART/USOUND/PLAYHZ/i___678_i_1/CO[0]
                         net (fo=29, routed)          2.036    97.195    UART/USOUND/PLAYHZ/i___678_i_1_n_3
    SLICE_X47Y21         LUT4 (Prop_lut4_I0_O)        0.373    97.568 r  UART/USOUND/PLAYHZ/i___79__0/O
                         net (fo=1, routed)           0.000    97.568    UART/USOUND/PLAYHZ/i___79__0_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.118 r  UART/USOUND/PLAYHZ/i___696_i_1/CO[3]
                         net (fo=1, routed)           0.000    98.118    UART/USOUND/PLAYHZ/i___696_i_1_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.232 r  UART/USOUND/PLAYHZ/i___695_i_1/CO[3]
                         net (fo=1, routed)           0.000    98.232    UART/USOUND/PLAYHZ/i___695_i_1_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.346 r  UART/USOUND/PLAYHZ/i___692_i_1/CO[3]
                         net (fo=1, routed)           0.000    98.346    UART/USOUND/PLAYHZ/i___692_i_1_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.460 r  UART/USOUND/PLAYHZ/i___690_i_1/CO[3]
                         net (fo=1, routed)           0.009    98.469    UART/USOUND/PLAYHZ/i___690_i_1_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.583 r  UART/USOUND/PLAYHZ/i___689_i_2/CO[3]
                         net (fo=1, routed)           0.000    98.583    UART/USOUND/PLAYHZ/i___689_i_2_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.854 r  UART/USOUND/PLAYHZ/i___689_i_1/CO[0]
                         net (fo=29, routed)          1.905   100.759    UART/USOUND/PLAYHZ/i___689_i_1_n_3
    SLICE_X48Y21         LUT2 (Prop_lut2_I0_O)        0.373   101.132 r  UART/USOUND/PLAYHZ/i___75__0/O
                         net (fo=1, routed)           0.000   101.132    UART/USOUND/PLAYHZ/i___75__0_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.664 r  UART/USOUND/PLAYHZ/i___176_i_84/CO[3]
                         net (fo=1, routed)           0.000   101.664    UART/USOUND/PLAYHZ/i___176_i_84_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.778 r  UART/USOUND/PLAYHZ/i___176_i_58/CO[3]
                         net (fo=1, routed)           0.000   101.778    UART/USOUND/PLAYHZ/i___176_i_58_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.892 r  UART/USOUND/PLAYHZ/i___176_i_38/CO[3]
                         net (fo=1, routed)           0.000   101.892    UART/USOUND/PLAYHZ/i___176_i_38_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.006 r  UART/USOUND/PLAYHZ/i___176_i_13/CO[3]
                         net (fo=1, routed)           0.009   102.015    UART/USOUND/PLAYHZ/i___176_i_13_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.129 f  UART/USOUND/PLAYHZ/i___176_i_4/CO[3]
                         net (fo=1, routed)           1.553   103.682    UART/USOUND/PLAYHZ/i___176_i_4_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I1_O)        0.124   103.806 r  UART/USOUND/PLAYHZ/i___176_i_1/O
                         net (fo=1, routed)           1.187   104.993    UART/USOUND/PLAYHZ/i___176_i_1_n_0
    SLICE_X63Y51         LUT4 (Prop_lut4_I0_O)        0.124   105.117 r  UART/USOUND/PLAYHZ/i___176/O
                         net (fo=1, routed)           0.000   105.117    UART/USOUND/PLAYHZ/i___176_n_0
    SLICE_X63Y51         FDRE                                         r  UART/USOUND/PLAYHZ/o_Sound_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.839ns  (logic 13.371ns (24.835%)  route 40.468ns (75.165%))
  Logic Levels:           45  (CARRY4=17 FDRE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=4 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[7]/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/URX/r_RX_Byte_reg[7]/Q
                         net (fo=50, routed)          4.181     4.637    UART/URX/Data_Recieved[7]
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.150     4.787 r  UART/URX/wave[3]_i_2/O
                         net (fo=12, routed)          1.081     5.868    UART/URX/wave[3]_i_2_n_0
    SLICE_X57Y67         LUT4 (Prop_lut4_I0_O)        0.352     6.220 r  UART/URX/shop_select_i_2/O
                         net (fo=35, routed)          2.345     8.565    UART/UUPDATE/update0
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.326     8.891 r  UART/UUPDATE/geld[30]_i_4/O
                         net (fo=85, routed)          2.840    11.731    UART/UHANDLE/geld_reg[8]_6
    SLICE_X54Y76         LUT5 (Prop_lut5_I3_O)        0.124    11.855 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         3.841    15.695    UART/UHANDLE/r_RX_Byte_reg[0]
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124    15.819 r  UART/UHANDLE/Number[3]_i_236/O
                         net (fo=2, routed)           0.973    16.793    UART/UHANDLE/p_0_in[0]
    SLICE_X51Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.373 r  UART/UHANDLE/Number_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    17.373    UART/UHANDLE/Number_reg[3]_i_96_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.487 r  UART/UHANDLE/Number_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.009    17.496    UART/UUPDATE/Number[3]_i_331_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.610 r  UART/UUPDATE/Number_reg[3]_i_372/CO[3]
                         net (fo=1, routed)           0.000    17.610    UART/UUPDATE/Number_reg[3]_i_372_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.944 r  UART/UUPDATE/Number_reg[3]_i_371/O[1]
                         net (fo=1, routed)           0.811    18.755    UART/UUPDATE/UHANDLE/Number6[14]
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.303    19.058 r  UART/UUPDATE/Number[3]_i_374/O
                         net (fo=84, routed)          4.032    23.090    UART/UUPDATE/Number[3]_i_374_n_0
    SLICE_X60Y88         LUT3 (Prop_lut3_I2_O)        0.124    23.214 r  UART/UUPDATE/Number[2]_i_165/O
                         net (fo=3, routed)           1.223    24.437    UART/UUPDATE/Number[2]_i_165_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    24.841 r  UART/UUPDATE/Number_reg[3]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    24.841    UART/UUPDATE/Number_reg[3]_i_1075_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.060 r  UART/UUPDATE/Number_reg[3]_i_867/O[0]
                         net (fo=3, routed)           1.265    26.325    UART/UUPDATE/Number_reg[3]_i_867_n_7
    SLICE_X50Y85         LUT3 (Prop_lut3_I0_O)        0.295    26.620 r  UART/UUPDATE/Number[3]_i_1076/O
                         net (fo=2, routed)           0.863    27.483    UART/UUPDATE/Number[3]_i_1076_n_0
    SLICE_X58Y86         LUT5 (Prop_lut5_I4_O)        0.120    27.603 r  UART/UUPDATE/Number[3]_i_855/O
                         net (fo=2, routed)           1.231    28.834    UART/UUPDATE/Number[3]_i_855_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I0_O)        0.327    29.161 r  UART/UUPDATE/Number[3]_i_859/O
                         net (fo=1, routed)           0.000    29.161    UART/UUPDATE/Number[3]_i_859_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.674 r  UART/UUPDATE/Number_reg[3]_i_698/CO[3]
                         net (fo=1, routed)           0.000    29.674    UART/UUPDATE/Number_reg[3]_i_698_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.893 r  UART/UUPDATE/Number_reg[3]_i_519/O[0]
                         net (fo=11, routed)          1.490    31.382    UART/UUPDATE/Number[3]_i_706_0[0]
    SLICE_X50Y90         LUT3 (Prop_lut3_I0_O)        0.324    31.706 r  UART/UUPDATE/Number[3]_i_691/O
                         net (fo=2, routed)           0.708    32.414    UART/UUPDATE/Number[3]_i_691_n_0
    SLICE_X50Y90         LUT4 (Prop_lut4_I3_O)        0.331    32.745 r  UART/UUPDATE/Number[3]_i_694/O
                         net (fo=1, routed)           0.000    32.745    UART/UUPDATE/Number[3]_i_694_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    33.000 r  UART/UUPDATE/Number_reg[3]_i_510/O[3]
                         net (fo=1, routed)           0.804    33.805    UART/UUPDATE/Number_reg[3]_i_510_n_4
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.307    34.112 r  UART/UUPDATE/Number[3]_i_523/O
                         net (fo=1, routed)           0.000    34.112    UART/UUPDATE/Number[3]_i_523_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    34.362 r  UART/UUPDATE/Number_reg[3]_i_375/O[2]
                         net (fo=1, routed)           1.010    35.371    UART/UUPDATE/Number_reg[3]_i_375_n_5
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.301    35.672 r  UART/UUPDATE/Number[3]_i_367/O
                         net (fo=1, routed)           0.000    35.672    UART/UUPDATE/Number[3]_i_367_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.048 r  UART/UUPDATE/Number_reg[3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    36.048    UART/UUPDATE/Number_reg[3]_i_190_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.267 f  UART/UUPDATE/Number_reg[3]_i_78/O[0]
                         net (fo=3, routed)           1.086    37.353    UART/UUPDATE/Number_reg[3]_i_78_n_7
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.295    37.648 r  UART/UUPDATE/Number[3]_i_189/O
                         net (fo=1, routed)           0.000    37.648    UART/UUPDATE/Number[3]_i_189_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    38.184 r  UART/UUPDATE/Number_reg[3]_i_77/CO[2]
                         net (fo=35, routed)          1.395    39.579    UART/UUPDATE/Number[3]_i_189_0[0]
    SLICE_X49Y83         LUT3 (Prop_lut3_I1_O)        0.341    39.920 r  UART/UUPDATE/Number[0]_i_17/O
                         net (fo=5, routed)           0.974    40.894    UART/UUPDATE/UHANDLE/Number4[10]
    SLICE_X48Y87         LUT6 (Prop_lut6_I2_O)        0.326    41.220 r  UART/UUPDATE/Number[3]_i_83/O
                         net (fo=3, routed)           0.986    42.206    UART/UHANDLE/Number[3]_i_206
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.124    42.330 f  UART/UHANDLE/Number[3]_i_79/O
                         net (fo=20, routed)          1.265    43.596    UART/UUPDATE/Number_reg[3]_i_81_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I4_O)        0.124    43.720 r  UART/UUPDATE/Number[3]_i_35/O
                         net (fo=15, routed)          1.058    44.777    UART/UUPDATE/Number[3]_i_526_n_0
    SLICE_X47Y83         LUT4 (Prop_lut4_I3_O)        0.124    44.901 r  UART/UUPDATE/Number[3]_i_714/O
                         net (fo=1, routed)           0.000    44.901    UART/UUPDATE/Number[3]_i_714_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.451 r  UART/UUPDATE/Number_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    45.451    UART/UUPDATE/Number_reg[3]_i_525_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.785 r  UART/UUPDATE/Number_reg[3]_i_390/O[1]
                         net (fo=2, routed)           0.671    46.456    UART/UUPDATE/Number_reg[3]_i_390_n_6
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.329    46.785 r  UART/UUPDATE/Number[3]_i_202/O
                         net (fo=2, routed)           0.816    47.601    UART/UUPDATE/Number[3]_i_202_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.355    47.956 r  UART/UUPDATE/Number[3]_i_206/O
                         net (fo=1, routed)           0.000    47.956    UART/UUPDATE/Number[3]_i_206_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    48.500 r  UART/UUPDATE/Number_reg[3]_i_81/O[2]
                         net (fo=3, routed)           0.814    49.314    UART/UUPDATE/Number_reg[3]_i_81_n_5
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.329    49.643 r  UART/UUPDATE/Number[3]_i_208/O
                         net (fo=1, routed)           0.576    50.220    UART/UUPDATE/Number[3]_i_208_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.564    50.784 r  UART/UUPDATE/Number_reg[3]_i_82/CO[2]
                         net (fo=4, routed)           1.091    51.874    UART/UUPDATE/Number_reg[3]_i_82_n_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.313    52.187 f  UART/UUPDATE/Number[1]_i_14/O
                         net (fo=1, routed)           0.000    52.187    UART/UUPDATE/Number[1]_i_14_n_0
    SLICE_X45Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    52.399 f  UART/UUPDATE/Number_reg[1]_i_7/O
                         net (fo=1, routed)           0.000    52.399    UART/UUPDATE/Number_reg[1]_i_7_n_0
    SLICE_X45Y81         MUXF8 (Prop_muxf8_I1_O)      0.094    52.493 f  UART/UUPDATE/Number_reg[1]_i_3/O
                         net (fo=1, routed)           1.030    53.523    UART/UHANDLE/Number_reg[1]_0
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.316    53.839 r  UART/UHANDLE/Number[1]_i_1/O
                         net (fo=1, routed)           0.000    53.839    UART/UHANDLE/Number[1]_i_1_n_0
    SLICE_X44Y86         FDRE                                         r  UART/UHANDLE/Number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.795ns  (logic 12.997ns (24.160%)  route 40.798ns (75.840%))
  Logic Levels:           44  (CARRY4=17 FDRE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=4 LUT5=3 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[7]/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/URX/r_RX_Byte_reg[7]/Q
                         net (fo=50, routed)          4.181     4.637    UART/URX/Data_Recieved[7]
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.150     4.787 r  UART/URX/wave[3]_i_2/O
                         net (fo=12, routed)          1.081     5.868    UART/URX/wave[3]_i_2_n_0
    SLICE_X57Y67         LUT4 (Prop_lut4_I0_O)        0.352     6.220 r  UART/URX/shop_select_i_2/O
                         net (fo=35, routed)          2.345     8.565    UART/UUPDATE/update0
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.326     8.891 r  UART/UUPDATE/geld[30]_i_4/O
                         net (fo=85, routed)          2.840    11.731    UART/UHANDLE/geld_reg[8]_6
    SLICE_X54Y76         LUT5 (Prop_lut5_I3_O)        0.124    11.855 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         3.841    15.695    UART/UHANDLE/r_RX_Byte_reg[0]
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124    15.819 r  UART/UHANDLE/Number[3]_i_236/O
                         net (fo=2, routed)           0.973    16.793    UART/UHANDLE/p_0_in[0]
    SLICE_X51Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.373 r  UART/UHANDLE/Number_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    17.373    UART/UHANDLE/Number_reg[3]_i_96_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.487 r  UART/UHANDLE/Number_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.009    17.496    UART/UUPDATE/Number[3]_i_331_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.610 r  UART/UUPDATE/Number_reg[3]_i_372/CO[3]
                         net (fo=1, routed)           0.000    17.610    UART/UUPDATE/Number_reg[3]_i_372_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.944 r  UART/UUPDATE/Number_reg[3]_i_371/O[1]
                         net (fo=1, routed)           0.811    18.755    UART/UUPDATE/UHANDLE/Number6[14]
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.303    19.058 r  UART/UUPDATE/Number[3]_i_374/O
                         net (fo=84, routed)          4.032    23.090    UART/UUPDATE/Number[3]_i_374_n_0
    SLICE_X60Y88         LUT3 (Prop_lut3_I2_O)        0.124    23.214 r  UART/UUPDATE/Number[2]_i_165/O
                         net (fo=3, routed)           1.223    24.437    UART/UUPDATE/Number[2]_i_165_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    24.841 r  UART/UUPDATE/Number_reg[3]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    24.841    UART/UUPDATE/Number_reg[3]_i_1075_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.060 r  UART/UUPDATE/Number_reg[3]_i_867/O[0]
                         net (fo=3, routed)           1.265    26.325    UART/UUPDATE/Number_reg[3]_i_867_n_7
    SLICE_X50Y85         LUT3 (Prop_lut3_I0_O)        0.295    26.620 r  UART/UUPDATE/Number[3]_i_1076/O
                         net (fo=2, routed)           0.863    27.483    UART/UUPDATE/Number[3]_i_1076_n_0
    SLICE_X58Y86         LUT5 (Prop_lut5_I4_O)        0.120    27.603 r  UART/UUPDATE/Number[3]_i_855/O
                         net (fo=2, routed)           1.231    28.834    UART/UUPDATE/Number[3]_i_855_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I0_O)        0.327    29.161 r  UART/UUPDATE/Number[3]_i_859/O
                         net (fo=1, routed)           0.000    29.161    UART/UUPDATE/Number[3]_i_859_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.674 r  UART/UUPDATE/Number_reg[3]_i_698/CO[3]
                         net (fo=1, routed)           0.000    29.674    UART/UUPDATE/Number_reg[3]_i_698_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.893 r  UART/UUPDATE/Number_reg[3]_i_519/O[0]
                         net (fo=11, routed)          1.490    31.382    UART/UUPDATE/Number[3]_i_706_0[0]
    SLICE_X50Y90         LUT3 (Prop_lut3_I0_O)        0.324    31.706 r  UART/UUPDATE/Number[3]_i_691/O
                         net (fo=2, routed)           0.708    32.414    UART/UUPDATE/Number[3]_i_691_n_0
    SLICE_X50Y90         LUT4 (Prop_lut4_I3_O)        0.331    32.745 r  UART/UUPDATE/Number[3]_i_694/O
                         net (fo=1, routed)           0.000    32.745    UART/UUPDATE/Number[3]_i_694_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    33.000 r  UART/UUPDATE/Number_reg[3]_i_510/O[3]
                         net (fo=1, routed)           0.804    33.805    UART/UUPDATE/Number_reg[3]_i_510_n_4
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.307    34.112 r  UART/UUPDATE/Number[3]_i_523/O
                         net (fo=1, routed)           0.000    34.112    UART/UUPDATE/Number[3]_i_523_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    34.362 r  UART/UUPDATE/Number_reg[3]_i_375/O[2]
                         net (fo=1, routed)           1.010    35.371    UART/UUPDATE/Number_reg[3]_i_375_n_5
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.301    35.672 r  UART/UUPDATE/Number[3]_i_367/O
                         net (fo=1, routed)           0.000    35.672    UART/UUPDATE/Number[3]_i_367_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.048 r  UART/UUPDATE/Number_reg[3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    36.048    UART/UUPDATE/Number_reg[3]_i_190_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.267 f  UART/UUPDATE/Number_reg[3]_i_78/O[0]
                         net (fo=3, routed)           1.086    37.353    UART/UUPDATE/Number_reg[3]_i_78_n_7
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.295    37.648 r  UART/UUPDATE/Number[3]_i_189/O
                         net (fo=1, routed)           0.000    37.648    UART/UUPDATE/Number[3]_i_189_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    38.184 r  UART/UUPDATE/Number_reg[3]_i_77/CO[2]
                         net (fo=35, routed)          1.395    39.579    UART/UUPDATE/Number[3]_i_189_0[0]
    SLICE_X49Y83         LUT3 (Prop_lut3_I1_O)        0.341    39.920 r  UART/UUPDATE/Number[0]_i_17/O
                         net (fo=5, routed)           0.974    40.894    UART/UUPDATE/UHANDLE/Number4[10]
    SLICE_X48Y87         LUT6 (Prop_lut6_I2_O)        0.326    41.220 r  UART/UUPDATE/Number[3]_i_83/O
                         net (fo=3, routed)           0.986    42.206    UART/UHANDLE/Number[3]_i_206
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.124    42.330 f  UART/UHANDLE/Number[3]_i_79/O
                         net (fo=20, routed)          1.265    43.596    UART/UUPDATE/Number_reg[3]_i_81_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I4_O)        0.124    43.720 r  UART/UUPDATE/Number[3]_i_35/O
                         net (fo=15, routed)          1.058    44.777    UART/UUPDATE/Number[3]_i_526_n_0
    SLICE_X47Y83         LUT4 (Prop_lut4_I3_O)        0.124    44.901 r  UART/UUPDATE/Number[3]_i_714/O
                         net (fo=1, routed)           0.000    44.901    UART/UUPDATE/Number[3]_i_714_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.451 r  UART/UUPDATE/Number_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    45.451    UART/UUPDATE/Number_reg[3]_i_525_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.785 r  UART/UUPDATE/Number_reg[3]_i_390/O[1]
                         net (fo=2, routed)           0.671    46.456    UART/UUPDATE/Number_reg[3]_i_390_n_6
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.329    46.785 r  UART/UUPDATE/Number[3]_i_202/O
                         net (fo=2, routed)           0.816    47.601    UART/UUPDATE/Number[3]_i_202_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.355    47.956 r  UART/UUPDATE/Number[3]_i_206/O
                         net (fo=1, routed)           0.000    47.956    UART/UUPDATE/Number[3]_i_206_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    48.500 r  UART/UUPDATE/Number_reg[3]_i_81/O[2]
                         net (fo=3, routed)           0.814    49.314    UART/UUPDATE/Number_reg[3]_i_81_n_5
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.329    49.643 r  UART/UUPDATE/Number[3]_i_208/O
                         net (fo=1, routed)           0.576    50.220    UART/UUPDATE/Number[3]_i_208_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.564    50.784 f  UART/UUPDATE/Number_reg[3]_i_82/CO[2]
                         net (fo=4, routed)           0.591    51.375    UART/UUPDATE/Number_reg[3]_i_82_n_1
    SLICE_X46Y82         LUT5 (Prop_lut5_I1_O)        0.313    51.688 r  UART/UUPDATE/Number[0]_i_11/O
                         net (fo=1, routed)           0.932    52.620    UART/UUPDATE/Number[0]_i_11_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    52.744 f  UART/UUPDATE/Number[0]_i_5/O
                         net (fo=1, routed)           0.927    53.671    UART/UHANDLE/Number_reg[0]_4
    SLICE_X44Y85         LUT6 (Prop_lut6_I3_O)        0.124    53.795 r  UART/UHANDLE/Number[0]_i_1/O
                         net (fo=1, routed)           0.000    53.795    UART/UHANDLE/Number[0]_i_1_n_0
    SLICE_X44Y85         FDRE                                         r  UART/UHANDLE/Number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.644ns  (logic 12.997ns (24.228%)  route 40.647ns (75.772%))
  Logic Levels:           44  (CARRY4=17 FDRE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=4 LUT5=3 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[7]/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/URX/r_RX_Byte_reg[7]/Q
                         net (fo=50, routed)          4.181     4.637    UART/URX/Data_Recieved[7]
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.150     4.787 r  UART/URX/wave[3]_i_2/O
                         net (fo=12, routed)          1.081     5.868    UART/URX/wave[3]_i_2_n_0
    SLICE_X57Y67         LUT4 (Prop_lut4_I0_O)        0.352     6.220 r  UART/URX/shop_select_i_2/O
                         net (fo=35, routed)          2.345     8.565    UART/UUPDATE/update0
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.326     8.891 r  UART/UUPDATE/geld[30]_i_4/O
                         net (fo=85, routed)          2.840    11.731    UART/UHANDLE/geld_reg[8]_6
    SLICE_X54Y76         LUT5 (Prop_lut5_I3_O)        0.124    11.855 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         3.841    15.695    UART/UHANDLE/r_RX_Byte_reg[0]
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124    15.819 r  UART/UHANDLE/Number[3]_i_236/O
                         net (fo=2, routed)           0.973    16.793    UART/UHANDLE/p_0_in[0]
    SLICE_X51Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.373 r  UART/UHANDLE/Number_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    17.373    UART/UHANDLE/Number_reg[3]_i_96_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.487 r  UART/UHANDLE/Number_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.009    17.496    UART/UUPDATE/Number[3]_i_331_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.610 r  UART/UUPDATE/Number_reg[3]_i_372/CO[3]
                         net (fo=1, routed)           0.000    17.610    UART/UUPDATE/Number_reg[3]_i_372_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.944 r  UART/UUPDATE/Number_reg[3]_i_371/O[1]
                         net (fo=1, routed)           0.811    18.755    UART/UUPDATE/UHANDLE/Number6[14]
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.303    19.058 r  UART/UUPDATE/Number[3]_i_374/O
                         net (fo=84, routed)          4.032    23.090    UART/UUPDATE/Number[3]_i_374_n_0
    SLICE_X60Y88         LUT3 (Prop_lut3_I2_O)        0.124    23.214 r  UART/UUPDATE/Number[2]_i_165/O
                         net (fo=3, routed)           1.223    24.437    UART/UUPDATE/Number[2]_i_165_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    24.841 r  UART/UUPDATE/Number_reg[3]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    24.841    UART/UUPDATE/Number_reg[3]_i_1075_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.060 r  UART/UUPDATE/Number_reg[3]_i_867/O[0]
                         net (fo=3, routed)           1.265    26.325    UART/UUPDATE/Number_reg[3]_i_867_n_7
    SLICE_X50Y85         LUT3 (Prop_lut3_I0_O)        0.295    26.620 r  UART/UUPDATE/Number[3]_i_1076/O
                         net (fo=2, routed)           0.863    27.483    UART/UUPDATE/Number[3]_i_1076_n_0
    SLICE_X58Y86         LUT5 (Prop_lut5_I4_O)        0.120    27.603 r  UART/UUPDATE/Number[3]_i_855/O
                         net (fo=2, routed)           1.231    28.834    UART/UUPDATE/Number[3]_i_855_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I0_O)        0.327    29.161 r  UART/UUPDATE/Number[3]_i_859/O
                         net (fo=1, routed)           0.000    29.161    UART/UUPDATE/Number[3]_i_859_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.674 r  UART/UUPDATE/Number_reg[3]_i_698/CO[3]
                         net (fo=1, routed)           0.000    29.674    UART/UUPDATE/Number_reg[3]_i_698_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.893 r  UART/UUPDATE/Number_reg[3]_i_519/O[0]
                         net (fo=11, routed)          1.490    31.382    UART/UUPDATE/Number[3]_i_706_0[0]
    SLICE_X50Y90         LUT3 (Prop_lut3_I0_O)        0.324    31.706 r  UART/UUPDATE/Number[3]_i_691/O
                         net (fo=2, routed)           0.708    32.414    UART/UUPDATE/Number[3]_i_691_n_0
    SLICE_X50Y90         LUT4 (Prop_lut4_I3_O)        0.331    32.745 r  UART/UUPDATE/Number[3]_i_694/O
                         net (fo=1, routed)           0.000    32.745    UART/UUPDATE/Number[3]_i_694_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    33.000 r  UART/UUPDATE/Number_reg[3]_i_510/O[3]
                         net (fo=1, routed)           0.804    33.805    UART/UUPDATE/Number_reg[3]_i_510_n_4
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.307    34.112 r  UART/UUPDATE/Number[3]_i_523/O
                         net (fo=1, routed)           0.000    34.112    UART/UUPDATE/Number[3]_i_523_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    34.362 r  UART/UUPDATE/Number_reg[3]_i_375/O[2]
                         net (fo=1, routed)           1.010    35.371    UART/UUPDATE/Number_reg[3]_i_375_n_5
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.301    35.672 r  UART/UUPDATE/Number[3]_i_367/O
                         net (fo=1, routed)           0.000    35.672    UART/UUPDATE/Number[3]_i_367_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.048 r  UART/UUPDATE/Number_reg[3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    36.048    UART/UUPDATE/Number_reg[3]_i_190_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.267 f  UART/UUPDATE/Number_reg[3]_i_78/O[0]
                         net (fo=3, routed)           1.086    37.353    UART/UUPDATE/Number_reg[3]_i_78_n_7
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.295    37.648 r  UART/UUPDATE/Number[3]_i_189/O
                         net (fo=1, routed)           0.000    37.648    UART/UUPDATE/Number[3]_i_189_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    38.184 r  UART/UUPDATE/Number_reg[3]_i_77/CO[2]
                         net (fo=35, routed)          1.395    39.579    UART/UUPDATE/Number[3]_i_189_0[0]
    SLICE_X49Y83         LUT3 (Prop_lut3_I1_O)        0.341    39.920 r  UART/UUPDATE/Number[0]_i_17/O
                         net (fo=5, routed)           0.974    40.894    UART/UUPDATE/UHANDLE/Number4[10]
    SLICE_X48Y87         LUT6 (Prop_lut6_I2_O)        0.326    41.220 r  UART/UUPDATE/Number[3]_i_83/O
                         net (fo=3, routed)           0.986    42.206    UART/UHANDLE/Number[3]_i_206
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.124    42.330 f  UART/UHANDLE/Number[3]_i_79/O
                         net (fo=20, routed)          1.265    43.596    UART/UUPDATE/Number_reg[3]_i_81_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I4_O)        0.124    43.720 r  UART/UUPDATE/Number[3]_i_35/O
                         net (fo=15, routed)          1.058    44.777    UART/UUPDATE/Number[3]_i_526_n_0
    SLICE_X47Y83         LUT4 (Prop_lut4_I3_O)        0.124    44.901 r  UART/UUPDATE/Number[3]_i_714/O
                         net (fo=1, routed)           0.000    44.901    UART/UUPDATE/Number[3]_i_714_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.451 r  UART/UUPDATE/Number_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    45.451    UART/UUPDATE/Number_reg[3]_i_525_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.785 r  UART/UUPDATE/Number_reg[3]_i_390/O[1]
                         net (fo=2, routed)           0.671    46.456    UART/UUPDATE/Number_reg[3]_i_390_n_6
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.329    46.785 r  UART/UUPDATE/Number[3]_i_202/O
                         net (fo=2, routed)           0.816    47.601    UART/UUPDATE/Number[3]_i_202_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.355    47.956 r  UART/UUPDATE/Number[3]_i_206/O
                         net (fo=1, routed)           0.000    47.956    UART/UUPDATE/Number[3]_i_206_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    48.500 r  UART/UUPDATE/Number_reg[3]_i_81/O[2]
                         net (fo=3, routed)           0.814    49.314    UART/UUPDATE/Number_reg[3]_i_81_n_5
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.329    49.643 r  UART/UUPDATE/Number[3]_i_208/O
                         net (fo=1, routed)           0.576    50.220    UART/UUPDATE/Number[3]_i_208_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.564    50.784 r  UART/UUPDATE/Number_reg[3]_i_82/CO[2]
                         net (fo=4, routed)           0.985    51.769    UART/UUPDATE/Number_reg[3]_i_82_n_1
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.313    52.082 r  UART/UUPDATE/Number[2]_i_11/O
                         net (fo=1, routed)           0.571    52.653    UART/UHANDLE/Number_reg[2]_3
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124    52.777 r  UART/UHANDLE/Number[2]_i_3/O
                         net (fo=1, routed)           0.743    53.520    UART/UHANDLE/Number[2]_i_3_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I1_O)        0.124    53.644 r  UART/UHANDLE/Number[2]_i_1/O
                         net (fo=1, routed)           0.000    53.644    UART/UHANDLE/Number[2]_i_1_n_0
    SLICE_X43Y87         FDRE                                         r  UART/UHANDLE/Number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.042ns  (logic 12.997ns (24.503%)  route 40.045ns (75.497%))
  Logic Levels:           44  (CARRY4=17 FDRE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=4 LUT5=2 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[7]/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/URX/r_RX_Byte_reg[7]/Q
                         net (fo=50, routed)          4.181     4.637    UART/URX/Data_Recieved[7]
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.150     4.787 r  UART/URX/wave[3]_i_2/O
                         net (fo=12, routed)          1.081     5.868    UART/URX/wave[3]_i_2_n_0
    SLICE_X57Y67         LUT4 (Prop_lut4_I0_O)        0.352     6.220 r  UART/URX/shop_select_i_2/O
                         net (fo=35, routed)          2.345     8.565    UART/UUPDATE/update0
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.326     8.891 r  UART/UUPDATE/geld[30]_i_4/O
                         net (fo=85, routed)          2.840    11.731    UART/UHANDLE/geld_reg[8]_6
    SLICE_X54Y76         LUT5 (Prop_lut5_I3_O)        0.124    11.855 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         3.841    15.695    UART/UHANDLE/r_RX_Byte_reg[0]
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124    15.819 r  UART/UHANDLE/Number[3]_i_236/O
                         net (fo=2, routed)           0.973    16.793    UART/UHANDLE/p_0_in[0]
    SLICE_X51Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.373 r  UART/UHANDLE/Number_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    17.373    UART/UHANDLE/Number_reg[3]_i_96_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.487 r  UART/UHANDLE/Number_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.009    17.496    UART/UUPDATE/Number[3]_i_331_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.610 r  UART/UUPDATE/Number_reg[3]_i_372/CO[3]
                         net (fo=1, routed)           0.000    17.610    UART/UUPDATE/Number_reg[3]_i_372_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.944 r  UART/UUPDATE/Number_reg[3]_i_371/O[1]
                         net (fo=1, routed)           0.811    18.755    UART/UUPDATE/UHANDLE/Number6[14]
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.303    19.058 r  UART/UUPDATE/Number[3]_i_374/O
                         net (fo=84, routed)          4.032    23.090    UART/UUPDATE/Number[3]_i_374_n_0
    SLICE_X60Y88         LUT3 (Prop_lut3_I2_O)        0.124    23.214 r  UART/UUPDATE/Number[2]_i_165/O
                         net (fo=3, routed)           1.223    24.437    UART/UUPDATE/Number[2]_i_165_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    24.841 r  UART/UUPDATE/Number_reg[3]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    24.841    UART/UUPDATE/Number_reg[3]_i_1075_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.060 r  UART/UUPDATE/Number_reg[3]_i_867/O[0]
                         net (fo=3, routed)           1.265    26.325    UART/UUPDATE/Number_reg[3]_i_867_n_7
    SLICE_X50Y85         LUT3 (Prop_lut3_I0_O)        0.295    26.620 r  UART/UUPDATE/Number[3]_i_1076/O
                         net (fo=2, routed)           0.863    27.483    UART/UUPDATE/Number[3]_i_1076_n_0
    SLICE_X58Y86         LUT5 (Prop_lut5_I4_O)        0.120    27.603 r  UART/UUPDATE/Number[3]_i_855/O
                         net (fo=2, routed)           1.231    28.834    UART/UUPDATE/Number[3]_i_855_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I0_O)        0.327    29.161 r  UART/UUPDATE/Number[3]_i_859/O
                         net (fo=1, routed)           0.000    29.161    UART/UUPDATE/Number[3]_i_859_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.674 r  UART/UUPDATE/Number_reg[3]_i_698/CO[3]
                         net (fo=1, routed)           0.000    29.674    UART/UUPDATE/Number_reg[3]_i_698_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.893 r  UART/UUPDATE/Number_reg[3]_i_519/O[0]
                         net (fo=11, routed)          1.490    31.382    UART/UUPDATE/Number[3]_i_706_0[0]
    SLICE_X50Y90         LUT3 (Prop_lut3_I0_O)        0.324    31.706 r  UART/UUPDATE/Number[3]_i_691/O
                         net (fo=2, routed)           0.708    32.414    UART/UUPDATE/Number[3]_i_691_n_0
    SLICE_X50Y90         LUT4 (Prop_lut4_I3_O)        0.331    32.745 r  UART/UUPDATE/Number[3]_i_694/O
                         net (fo=1, routed)           0.000    32.745    UART/UUPDATE/Number[3]_i_694_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    33.000 r  UART/UUPDATE/Number_reg[3]_i_510/O[3]
                         net (fo=1, routed)           0.804    33.805    UART/UUPDATE/Number_reg[3]_i_510_n_4
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.307    34.112 r  UART/UUPDATE/Number[3]_i_523/O
                         net (fo=1, routed)           0.000    34.112    UART/UUPDATE/Number[3]_i_523_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    34.362 r  UART/UUPDATE/Number_reg[3]_i_375/O[2]
                         net (fo=1, routed)           1.010    35.371    UART/UUPDATE/Number_reg[3]_i_375_n_5
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.301    35.672 r  UART/UUPDATE/Number[3]_i_367/O
                         net (fo=1, routed)           0.000    35.672    UART/UUPDATE/Number[3]_i_367_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.048 r  UART/UUPDATE/Number_reg[3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    36.048    UART/UUPDATE/Number_reg[3]_i_190_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.267 f  UART/UUPDATE/Number_reg[3]_i_78/O[0]
                         net (fo=3, routed)           1.086    37.353    UART/UUPDATE/Number_reg[3]_i_78_n_7
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.295    37.648 r  UART/UUPDATE/Number[3]_i_189/O
                         net (fo=1, routed)           0.000    37.648    UART/UUPDATE/Number[3]_i_189_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    38.184 r  UART/UUPDATE/Number_reg[3]_i_77/CO[2]
                         net (fo=35, routed)          1.395    39.579    UART/UUPDATE/Number[3]_i_189_0[0]
    SLICE_X49Y83         LUT3 (Prop_lut3_I1_O)        0.341    39.920 r  UART/UUPDATE/Number[0]_i_17/O
                         net (fo=5, routed)           0.974    40.894    UART/UUPDATE/UHANDLE/Number4[10]
    SLICE_X48Y87         LUT6 (Prop_lut6_I2_O)        0.326    41.220 r  UART/UUPDATE/Number[3]_i_83/O
                         net (fo=3, routed)           0.986    42.206    UART/UHANDLE/Number[3]_i_206
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.124    42.330 f  UART/UHANDLE/Number[3]_i_79/O
                         net (fo=20, routed)          1.265    43.596    UART/UUPDATE/Number_reg[3]_i_81_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I4_O)        0.124    43.720 r  UART/UUPDATE/Number[3]_i_35/O
                         net (fo=15, routed)          1.058    44.777    UART/UUPDATE/Number[3]_i_526_n_0
    SLICE_X47Y83         LUT4 (Prop_lut4_I3_O)        0.124    44.901 r  UART/UUPDATE/Number[3]_i_714/O
                         net (fo=1, routed)           0.000    44.901    UART/UUPDATE/Number[3]_i_714_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.451 r  UART/UUPDATE/Number_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    45.451    UART/UUPDATE/Number_reg[3]_i_525_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.785 r  UART/UUPDATE/Number_reg[3]_i_390/O[1]
                         net (fo=2, routed)           0.671    46.456    UART/UUPDATE/Number_reg[3]_i_390_n_6
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.329    46.785 r  UART/UUPDATE/Number[3]_i_202/O
                         net (fo=2, routed)           0.816    47.601    UART/UUPDATE/Number[3]_i_202_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.355    47.956 r  UART/UUPDATE/Number[3]_i_206/O
                         net (fo=1, routed)           0.000    47.956    UART/UUPDATE/Number[3]_i_206_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    48.500 r  UART/UUPDATE/Number_reg[3]_i_81/O[2]
                         net (fo=3, routed)           0.814    49.314    UART/UUPDATE/Number_reg[3]_i_81_n_5
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.329    49.643 r  UART/UUPDATE/Number[3]_i_208/O
                         net (fo=1, routed)           0.576    50.220    UART/UUPDATE/Number[3]_i_208_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.564    50.784 f  UART/UUPDATE/Number_reg[3]_i_82/CO[2]
                         net (fo=4, routed)           0.587    51.371    UART/UUPDATE/Number_reg[3]_i_82_n_1
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.313    51.684 r  UART/UUPDATE/Number[3]_i_36/O
                         net (fo=1, routed)           0.162    51.846    UART/UUPDATE/Number[3]_i_36_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    51.970 f  UART/UUPDATE/Number[3]_i_12/O
                         net (fo=1, routed)           0.948    52.918    UART/UHANDLE/Number_reg[3]_4
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124    53.042 r  UART/UHANDLE/Number[3]_i_3/O
                         net (fo=1, routed)           0.000    53.042    UART/UHANDLE/Number[3]_i_3_n_0
    SLICE_X44Y85         FDRE                                         r  UART/UHANDLE/Number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.850ns  (logic 12.639ns (30.940%)  route 28.211ns (69.060%))
  Logic Levels:           41  (CARRY4=18 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=5 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[4]/C
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[4]/Q
                         net (fo=45, routed)          4.386     4.904    UART/UHANDLE/tussenwaarde_reg_n_0_[4]
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.028 r  UART/UHANDLE/BCD[3]_i_174/O
                         net (fo=1, routed)           0.000     5.028    UART/UHANDLE/BCD[3]_i_174_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.429 r  UART/UHANDLE/BCD_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000     5.429    UART/UHANDLE/BCD_reg[3]_i_106_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.668 r  UART/UHANDLE/BCD_reg[3]_i_110/O[2]
                         net (fo=31, routed)          2.786     8.454    UART/UHANDLE/o_BCD_bus6[7]
    SLICE_X59Y99         LUT3 (Prop_lut3_I0_O)        0.330     8.784 r  UART/UHANDLE/BCD[3]_i_617/O
                         net (fo=63, routed)          2.989    11.773    UART/UHANDLE/o_BCD_bus5[7]
    SLICE_X41Y101        LUT6 (Prop_lut6_I1_O)        0.332    12.105 r  UART/UHANDLE/BCD[3]_i_432/O
                         net (fo=4, routed)           1.294    13.398    UART/UHANDLE/BCD[3]_i_432_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I1_O)        0.124    13.522 r  UART/UHANDLE/BCD[3]_i_1106/O
                         net (fo=1, routed)           0.000    13.522    UART/UHANDLE/BCD[3]_i_1106_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.923 r  UART/UHANDLE/BCD_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    13.923    UART/UHANDLE/BCD_reg[3]_i_951_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.236 r  UART/UHANDLE/BCD_reg[3]_i_712/O[3]
                         net (fo=3, routed)           1.103    15.339    UART/UHANDLE/BCD_reg[3]_i_712_n_4
    SLICE_X51Y101        LUT3 (Prop_lut3_I2_O)        0.306    15.645 r  UART/UHANDLE/BCD[3]_i_713/O
                         net (fo=2, routed)           1.117    16.763    UART/UHANDLE/BCD[3]_i_713_n_0
    SLICE_X51Y101        LUT5 (Prop_lut5_I1_O)        0.154    16.917 r  UART/UHANDLE/BCD[3]_i_505/O
                         net (fo=2, routed)           0.715    17.632    UART/UHANDLE/BCD[3]_i_505_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    18.233 r  UART/UHANDLE/BCD_reg[3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.233    UART/UHANDLE/BCD_reg[3]_i_294_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.347 r  UART/UHANDLE/BCD_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    18.347    UART/UHANDLE/BCD_reg[3]_i_215_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.586 r  UART/UHANDLE/BCD_reg[3]_i_304/O[2]
                         net (fo=4, routed)           1.033    19.618    UART/UHANDLE/BCD_reg[3]_i_304_n_5
    SLICE_X54Y102        LUT3 (Prop_lut3_I2_O)        0.331    19.949 r  UART/UHANDLE/BCD[3]_i_227/O
                         net (fo=2, routed)           0.822    20.772    UART/UHANDLE/BCD[3]_i_227_n_0
    SLICE_X54Y102        LUT4 (Prop_lut4_I3_O)        0.331    21.103 r  UART/UHANDLE/BCD[3]_i_230/O
                         net (fo=1, routed)           0.000    21.103    UART/UHANDLE/BCD[3]_i_230_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.479 r  UART/UHANDLE/BCD_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    21.479    UART/UHANDLE/BCD_reg[3]_i_149_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.698 r  UART/UHANDLE/BCD_reg[3]_i_303/O[0]
                         net (fo=1, routed)           0.815    22.513    UART/UHANDLE/BCD_reg[3]_i_303_n_7
    SLICE_X55Y101        LUT2 (Prop_lut2_I1_O)        0.295    22.808 r  UART/UHANDLE/BCD[3]_i_218/O
                         net (fo=1, routed)           0.000    22.808    UART/UHANDLE/BCD[3]_i_218_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.209 r  UART/UHANDLE/BCD_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    23.209    UART/UHANDLE/BCD_reg[3]_i_115_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.431 r  UART/UHANDLE/BCD_reg[3]_i_114/O[0]
                         net (fo=1, routed)           0.812    24.243    UART/UHANDLE/BCD_reg[3]_i_114_n_7
    SLICE_X55Y100        LUT4 (Prop_lut4_I3_O)        0.299    24.542 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.000    24.542    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.122 f  UART/UHANDLE/BCD_reg[3]_i_25/O[2]
                         net (fo=1, routed)           1.166    26.288    UART/UHANDLE/BCD_reg[3]_i_25_n_5
    SLICE_X61Y99         LUT1 (Prop_lut1_I0_O)        0.302    26.590 r  UART/UHANDLE/BCD[3]_i_61/O
                         net (fo=1, routed)           0.000    26.590    UART/UHANDLE/BCD[3]_i_61_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    26.904 r  UART/UHANDLE/BCD_reg[3]_i_24/CO[2]
                         net (fo=35, routed)          1.086    27.990    UART/UHANDLE/BCD_reg[3]_i_24_n_1
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.307    28.297 f  UART/UHANDLE/BCD[3]_i_127/O
                         net (fo=1, routed)           0.649    28.946    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X59Y98         LUT6 (Prop_lut6_I1_O)        0.326    29.272 f  UART/UHANDLE/BCD[3]_i_70/O
                         net (fo=1, routed)           0.403    29.675    UART/UHANDLE/BCD[3]_i_70_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124    29.799 r  UART/UHANDLE/BCD[3]_i_26/O
                         net (fo=14, routed)          1.182    30.981    UART/UHANDLE/BCD[3]_i_26_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I4_O)        0.124    31.105 r  UART/UHANDLE/BCD[3]_i_14/O
                         net (fo=19, routed)          1.103    32.208    UART/UHANDLE/BCD[3]_i_14_n_0
    SLICE_X57Y99         LUT4 (Prop_lut4_I2_O)        0.124    32.332 r  UART/UHANDLE/BCD[2]_i_124/O
                         net (fo=1, routed)           0.000    32.332    UART/UHANDLE/BCD[2]_i_124_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.882 r  UART/UHANDLE/BCD_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.001    32.882    UART/UHANDLE/BCD_reg[2]_i_90_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.104 r  UART/UHANDLE/BCD_reg[2]_i_57/O[0]
                         net (fo=2, routed)           0.663    33.768    UART/UHANDLE/BCD_reg[2]_i_57_n_7
    SLICE_X56Y98         LUT2 (Prop_lut2_I0_O)        0.328    34.096 r  UART/UHANDLE/BCD[2]_i_50/O
                         net (fo=2, routed)           0.822    34.918    UART/UHANDLE/BCD[2]_i_50_n_0
    SLICE_X56Y98         LUT4 (Prop_lut4_I3_O)        0.331    35.249 r  UART/UHANDLE/BCD[2]_i_53/O
                         net (fo=1, routed)           0.000    35.249    UART/UHANDLE/BCD[2]_i_53_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.625 r  UART/UHANDLE/BCD_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.625    UART/UHANDLE/BCD_reg[2]_i_19_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.948 r  UART/UHANDLE/BCD_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.962    36.910    UART/UHANDLE/BCD_reg[2]_i_10_n_6
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    37.216 r  UART/UHANDLE/BCD[2]_i_32/O
                         net (fo=1, routed)           0.000    37.216    UART/UHANDLE/BCD[2]_i_32_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    37.786 f  UART/UHANDLE/BCD_reg[2]_i_12/CO[2]
                         net (fo=4, routed)           0.728    38.515    UART/UHANDLE/BCD_reg[2]_i_12_n_1
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.306    38.821 r  UART/UHANDLE/BCD[3]_i_13/O
                         net (fo=1, routed)           0.656    39.477    UART/UHANDLE/BCD[3]_i_13_n_0
    SLICE_X56Y100        LUT5 (Prop_lut5_I2_O)        0.332    39.809 r  UART/UHANDLE/BCD[3]_i_3/O
                         net (fo=1, routed)           0.916    40.726    UART/UHANDLE/bcd_to_display[15]
    SLICE_X57Y106        LUT6 (Prop_lut6_I1_O)        0.124    40.850 r  UART/UHANDLE/BCD[3]_i_1/O
                         net (fo=1, routed)           0.000    40.850    UART/UDISPLAY/D[3]
    SLICE_X57Y106        FDRE                                         r  UART/UDISPLAY/BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.853ns  (logic 12.542ns (31.471%)  route 27.311ns (68.529%))
  Logic Levels:           40  (CARRY4=18 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=6 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[4]/C
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[4]/Q
                         net (fo=45, routed)          4.386     4.904    UART/UHANDLE/tussenwaarde_reg_n_0_[4]
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.028 r  UART/UHANDLE/BCD[3]_i_174/O
                         net (fo=1, routed)           0.000     5.028    UART/UHANDLE/BCD[3]_i_174_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.429 r  UART/UHANDLE/BCD_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000     5.429    UART/UHANDLE/BCD_reg[3]_i_106_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.668 r  UART/UHANDLE/BCD_reg[3]_i_110/O[2]
                         net (fo=31, routed)          2.786     8.454    UART/UHANDLE/o_BCD_bus6[7]
    SLICE_X59Y99         LUT3 (Prop_lut3_I0_O)        0.330     8.784 r  UART/UHANDLE/BCD[3]_i_617/O
                         net (fo=63, routed)          2.989    11.773    UART/UHANDLE/o_BCD_bus5[7]
    SLICE_X41Y101        LUT6 (Prop_lut6_I1_O)        0.332    12.105 r  UART/UHANDLE/BCD[3]_i_432/O
                         net (fo=4, routed)           1.294    13.398    UART/UHANDLE/BCD[3]_i_432_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I1_O)        0.124    13.522 r  UART/UHANDLE/BCD[3]_i_1106/O
                         net (fo=1, routed)           0.000    13.522    UART/UHANDLE/BCD[3]_i_1106_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.923 r  UART/UHANDLE/BCD_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    13.923    UART/UHANDLE/BCD_reg[3]_i_951_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.236 r  UART/UHANDLE/BCD_reg[3]_i_712/O[3]
                         net (fo=3, routed)           1.103    15.339    UART/UHANDLE/BCD_reg[3]_i_712_n_4
    SLICE_X51Y101        LUT3 (Prop_lut3_I2_O)        0.306    15.645 r  UART/UHANDLE/BCD[3]_i_713/O
                         net (fo=2, routed)           1.117    16.763    UART/UHANDLE/BCD[3]_i_713_n_0
    SLICE_X51Y101        LUT5 (Prop_lut5_I1_O)        0.154    16.917 r  UART/UHANDLE/BCD[3]_i_505/O
                         net (fo=2, routed)           0.715    17.632    UART/UHANDLE/BCD[3]_i_505_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    18.233 r  UART/UHANDLE/BCD_reg[3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.233    UART/UHANDLE/BCD_reg[3]_i_294_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.347 r  UART/UHANDLE/BCD_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    18.347    UART/UHANDLE/BCD_reg[3]_i_215_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.586 r  UART/UHANDLE/BCD_reg[3]_i_304/O[2]
                         net (fo=4, routed)           1.033    19.618    UART/UHANDLE/BCD_reg[3]_i_304_n_5
    SLICE_X54Y102        LUT3 (Prop_lut3_I2_O)        0.331    19.949 r  UART/UHANDLE/BCD[3]_i_227/O
                         net (fo=2, routed)           0.822    20.772    UART/UHANDLE/BCD[3]_i_227_n_0
    SLICE_X54Y102        LUT4 (Prop_lut4_I3_O)        0.331    21.103 r  UART/UHANDLE/BCD[3]_i_230/O
                         net (fo=1, routed)           0.000    21.103    UART/UHANDLE/BCD[3]_i_230_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.479 r  UART/UHANDLE/BCD_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    21.479    UART/UHANDLE/BCD_reg[3]_i_149_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.698 r  UART/UHANDLE/BCD_reg[3]_i_303/O[0]
                         net (fo=1, routed)           0.815    22.513    UART/UHANDLE/BCD_reg[3]_i_303_n_7
    SLICE_X55Y101        LUT2 (Prop_lut2_I1_O)        0.295    22.808 r  UART/UHANDLE/BCD[3]_i_218/O
                         net (fo=1, routed)           0.000    22.808    UART/UHANDLE/BCD[3]_i_218_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.209 r  UART/UHANDLE/BCD_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    23.209    UART/UHANDLE/BCD_reg[3]_i_115_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.431 r  UART/UHANDLE/BCD_reg[3]_i_114/O[0]
                         net (fo=1, routed)           0.812    24.243    UART/UHANDLE/BCD_reg[3]_i_114_n_7
    SLICE_X55Y100        LUT4 (Prop_lut4_I3_O)        0.299    24.542 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.000    24.542    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.122 f  UART/UHANDLE/BCD_reg[3]_i_25/O[2]
                         net (fo=1, routed)           1.166    26.288    UART/UHANDLE/BCD_reg[3]_i_25_n_5
    SLICE_X61Y99         LUT1 (Prop_lut1_I0_O)        0.302    26.590 r  UART/UHANDLE/BCD[3]_i_61/O
                         net (fo=1, routed)           0.000    26.590    UART/UHANDLE/BCD[3]_i_61_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    26.904 r  UART/UHANDLE/BCD_reg[3]_i_24/CO[2]
                         net (fo=35, routed)          1.086    27.990    UART/UHANDLE/BCD_reg[3]_i_24_n_1
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.307    28.297 f  UART/UHANDLE/BCD[3]_i_127/O
                         net (fo=1, routed)           0.649    28.946    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X59Y98         LUT6 (Prop_lut6_I1_O)        0.326    29.272 f  UART/UHANDLE/BCD[3]_i_70/O
                         net (fo=1, routed)           0.403    29.675    UART/UHANDLE/BCD[3]_i_70_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124    29.799 r  UART/UHANDLE/BCD[3]_i_26/O
                         net (fo=14, routed)          1.182    30.981    UART/UHANDLE/BCD[3]_i_26_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I4_O)        0.124    31.105 r  UART/UHANDLE/BCD[3]_i_14/O
                         net (fo=19, routed)          1.103    32.208    UART/UHANDLE/BCD[3]_i_14_n_0
    SLICE_X57Y99         LUT4 (Prop_lut4_I2_O)        0.124    32.332 r  UART/UHANDLE/BCD[2]_i_124/O
                         net (fo=1, routed)           0.000    32.332    UART/UHANDLE/BCD[2]_i_124_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.882 r  UART/UHANDLE/BCD_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.001    32.882    UART/UHANDLE/BCD_reg[2]_i_90_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.104 r  UART/UHANDLE/BCD_reg[2]_i_57/O[0]
                         net (fo=2, routed)           0.663    33.768    UART/UHANDLE/BCD_reg[2]_i_57_n_7
    SLICE_X56Y98         LUT2 (Prop_lut2_I0_O)        0.328    34.096 r  UART/UHANDLE/BCD[2]_i_50/O
                         net (fo=2, routed)           0.822    34.918    UART/UHANDLE/BCD[2]_i_50_n_0
    SLICE_X56Y98         LUT4 (Prop_lut4_I3_O)        0.331    35.249 r  UART/UHANDLE/BCD[2]_i_53/O
                         net (fo=1, routed)           0.000    35.249    UART/UHANDLE/BCD[2]_i_53_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.625 r  UART/UHANDLE/BCD_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.625    UART/UHANDLE/BCD_reg[2]_i_19_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.948 r  UART/UHANDLE/BCD_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.962    36.910    UART/UHANDLE/BCD_reg[2]_i_10_n_6
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    37.216 r  UART/UHANDLE/BCD[2]_i_32/O
                         net (fo=1, routed)           0.000    37.216    UART/UHANDLE/BCD[2]_i_32_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    37.786 r  UART/UHANDLE/BCD_reg[2]_i_12/CO[2]
                         net (fo=4, routed)           0.803    38.589    UART/UHANDLE/BCD_reg[2]_i_12_n_1
    SLICE_X57Y102        LUT4 (Prop_lut4_I2_O)        0.339    38.928 r  UART/UHANDLE/BCD[0]_i_3/O
                         net (fo=1, routed)           0.599    39.527    UART/UHANDLE/bcd_to_display[12]
    SLICE_X57Y106        LUT6 (Prop_lut6_I1_O)        0.326    39.853 r  UART/UHANDLE/BCD[0]_i_1/O
                         net (fo=1, routed)           0.000    39.853    UART/UDISPLAY/D[0]
    SLICE_X57Y106        FDRE                                         r  UART/UDISPLAY/BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.793ns  (logic 12.314ns (30.945%)  route 27.479ns (69.055%))
  Logic Levels:           40  (CARRY4=18 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=5 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[4]/C
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[4]/Q
                         net (fo=45, routed)          4.386     4.904    UART/UHANDLE/tussenwaarde_reg_n_0_[4]
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.028 r  UART/UHANDLE/BCD[3]_i_174/O
                         net (fo=1, routed)           0.000     5.028    UART/UHANDLE/BCD[3]_i_174_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.429 r  UART/UHANDLE/BCD_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000     5.429    UART/UHANDLE/BCD_reg[3]_i_106_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.668 r  UART/UHANDLE/BCD_reg[3]_i_110/O[2]
                         net (fo=31, routed)          2.786     8.454    UART/UHANDLE/o_BCD_bus6[7]
    SLICE_X59Y99         LUT3 (Prop_lut3_I0_O)        0.330     8.784 r  UART/UHANDLE/BCD[3]_i_617/O
                         net (fo=63, routed)          2.989    11.773    UART/UHANDLE/o_BCD_bus5[7]
    SLICE_X41Y101        LUT6 (Prop_lut6_I1_O)        0.332    12.105 r  UART/UHANDLE/BCD[3]_i_432/O
                         net (fo=4, routed)           1.294    13.398    UART/UHANDLE/BCD[3]_i_432_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I1_O)        0.124    13.522 r  UART/UHANDLE/BCD[3]_i_1106/O
                         net (fo=1, routed)           0.000    13.522    UART/UHANDLE/BCD[3]_i_1106_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.923 r  UART/UHANDLE/BCD_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    13.923    UART/UHANDLE/BCD_reg[3]_i_951_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.236 r  UART/UHANDLE/BCD_reg[3]_i_712/O[3]
                         net (fo=3, routed)           1.103    15.339    UART/UHANDLE/BCD_reg[3]_i_712_n_4
    SLICE_X51Y101        LUT3 (Prop_lut3_I2_O)        0.306    15.645 r  UART/UHANDLE/BCD[3]_i_713/O
                         net (fo=2, routed)           1.117    16.763    UART/UHANDLE/BCD[3]_i_713_n_0
    SLICE_X51Y101        LUT5 (Prop_lut5_I1_O)        0.154    16.917 r  UART/UHANDLE/BCD[3]_i_505/O
                         net (fo=2, routed)           0.715    17.632    UART/UHANDLE/BCD[3]_i_505_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    18.233 r  UART/UHANDLE/BCD_reg[3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.233    UART/UHANDLE/BCD_reg[3]_i_294_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.347 r  UART/UHANDLE/BCD_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    18.347    UART/UHANDLE/BCD_reg[3]_i_215_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.586 r  UART/UHANDLE/BCD_reg[3]_i_304/O[2]
                         net (fo=4, routed)           1.033    19.618    UART/UHANDLE/BCD_reg[3]_i_304_n_5
    SLICE_X54Y102        LUT3 (Prop_lut3_I2_O)        0.331    19.949 r  UART/UHANDLE/BCD[3]_i_227/O
                         net (fo=2, routed)           0.822    20.772    UART/UHANDLE/BCD[3]_i_227_n_0
    SLICE_X54Y102        LUT4 (Prop_lut4_I3_O)        0.331    21.103 r  UART/UHANDLE/BCD[3]_i_230/O
                         net (fo=1, routed)           0.000    21.103    UART/UHANDLE/BCD[3]_i_230_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.479 r  UART/UHANDLE/BCD_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    21.479    UART/UHANDLE/BCD_reg[3]_i_149_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.698 r  UART/UHANDLE/BCD_reg[3]_i_303/O[0]
                         net (fo=1, routed)           0.815    22.513    UART/UHANDLE/BCD_reg[3]_i_303_n_7
    SLICE_X55Y101        LUT2 (Prop_lut2_I1_O)        0.295    22.808 r  UART/UHANDLE/BCD[3]_i_218/O
                         net (fo=1, routed)           0.000    22.808    UART/UHANDLE/BCD[3]_i_218_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.209 r  UART/UHANDLE/BCD_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    23.209    UART/UHANDLE/BCD_reg[3]_i_115_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.431 r  UART/UHANDLE/BCD_reg[3]_i_114/O[0]
                         net (fo=1, routed)           0.812    24.243    UART/UHANDLE/BCD_reg[3]_i_114_n_7
    SLICE_X55Y100        LUT4 (Prop_lut4_I3_O)        0.299    24.542 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.000    24.542    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.122 f  UART/UHANDLE/BCD_reg[3]_i_25/O[2]
                         net (fo=1, routed)           1.166    26.288    UART/UHANDLE/BCD_reg[3]_i_25_n_5
    SLICE_X61Y99         LUT1 (Prop_lut1_I0_O)        0.302    26.590 r  UART/UHANDLE/BCD[3]_i_61/O
                         net (fo=1, routed)           0.000    26.590    UART/UHANDLE/BCD[3]_i_61_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    26.904 r  UART/UHANDLE/BCD_reg[3]_i_24/CO[2]
                         net (fo=35, routed)          1.086    27.990    UART/UHANDLE/BCD_reg[3]_i_24_n_1
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.307    28.297 f  UART/UHANDLE/BCD[3]_i_127/O
                         net (fo=1, routed)           0.649    28.946    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X59Y98         LUT6 (Prop_lut6_I1_O)        0.326    29.272 f  UART/UHANDLE/BCD[3]_i_70/O
                         net (fo=1, routed)           0.403    29.675    UART/UHANDLE/BCD[3]_i_70_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124    29.799 r  UART/UHANDLE/BCD[3]_i_26/O
                         net (fo=14, routed)          1.182    30.981    UART/UHANDLE/BCD[3]_i_26_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I4_O)        0.124    31.105 r  UART/UHANDLE/BCD[3]_i_14/O
                         net (fo=19, routed)          1.103    32.208    UART/UHANDLE/BCD[3]_i_14_n_0
    SLICE_X57Y99         LUT4 (Prop_lut4_I2_O)        0.124    32.332 r  UART/UHANDLE/BCD[2]_i_124/O
                         net (fo=1, routed)           0.000    32.332    UART/UHANDLE/BCD[2]_i_124_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.882 r  UART/UHANDLE/BCD_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.001    32.882    UART/UHANDLE/BCD_reg[2]_i_90_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.104 r  UART/UHANDLE/BCD_reg[2]_i_57/O[0]
                         net (fo=2, routed)           0.663    33.768    UART/UHANDLE/BCD_reg[2]_i_57_n_7
    SLICE_X56Y98         LUT2 (Prop_lut2_I0_O)        0.328    34.096 r  UART/UHANDLE/BCD[2]_i_50/O
                         net (fo=2, routed)           0.822    34.918    UART/UHANDLE/BCD[2]_i_50_n_0
    SLICE_X56Y98         LUT4 (Prop_lut4_I3_O)        0.331    35.249 r  UART/UHANDLE/BCD[2]_i_53/O
                         net (fo=1, routed)           0.000    35.249    UART/UHANDLE/BCD[2]_i_53_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.625 r  UART/UHANDLE/BCD_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.625    UART/UHANDLE/BCD_reg[2]_i_19_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.948 r  UART/UHANDLE/BCD_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.962    36.910    UART/UHANDLE/BCD_reg[2]_i_10_n_6
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    37.216 r  UART/UHANDLE/BCD[2]_i_32/O
                         net (fo=1, routed)           0.000    37.216    UART/UHANDLE/BCD[2]_i_32_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    37.786 r  UART/UHANDLE/BCD_reg[2]_i_12/CO[2]
                         net (fo=4, routed)           0.808    38.594    UART/UHANDLE/BCD_reg[2]_i_12_n_1
    SLICE_X57Y102        LUT6 (Prop_lut6_I4_O)        0.313    38.907 r  UART/UHANDLE/BCD[2]_i_3/O
                         net (fo=1, routed)           0.762    39.669    UART/UHANDLE/bcd_to_display[14]
    SLICE_X57Y106        LUT6 (Prop_lut6_I1_O)        0.124    39.793 r  UART/UHANDLE/BCD[2]_i_1/O
                         net (fo=1, routed)           0.000    39.793    UART/UDISPLAY/D[2]
    SLICE_X57Y106        FDRE                                         r  UART/UDISPLAY/BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.623ns  (logic 12.314ns (31.078%)  route 27.309ns (68.922%))
  Logic Levels:           40  (CARRY4=18 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=5 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[4]/C
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[4]/Q
                         net (fo=45, routed)          4.386     4.904    UART/UHANDLE/tussenwaarde_reg_n_0_[4]
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.028 r  UART/UHANDLE/BCD[3]_i_174/O
                         net (fo=1, routed)           0.000     5.028    UART/UHANDLE/BCD[3]_i_174_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.429 r  UART/UHANDLE/BCD_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000     5.429    UART/UHANDLE/BCD_reg[3]_i_106_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.668 r  UART/UHANDLE/BCD_reg[3]_i_110/O[2]
                         net (fo=31, routed)          2.786     8.454    UART/UHANDLE/o_BCD_bus6[7]
    SLICE_X59Y99         LUT3 (Prop_lut3_I0_O)        0.330     8.784 r  UART/UHANDLE/BCD[3]_i_617/O
                         net (fo=63, routed)          2.989    11.773    UART/UHANDLE/o_BCD_bus5[7]
    SLICE_X41Y101        LUT6 (Prop_lut6_I1_O)        0.332    12.105 r  UART/UHANDLE/BCD[3]_i_432/O
                         net (fo=4, routed)           1.294    13.398    UART/UHANDLE/BCD[3]_i_432_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I1_O)        0.124    13.522 r  UART/UHANDLE/BCD[3]_i_1106/O
                         net (fo=1, routed)           0.000    13.522    UART/UHANDLE/BCD[3]_i_1106_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.923 r  UART/UHANDLE/BCD_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    13.923    UART/UHANDLE/BCD_reg[3]_i_951_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.236 r  UART/UHANDLE/BCD_reg[3]_i_712/O[3]
                         net (fo=3, routed)           1.103    15.339    UART/UHANDLE/BCD_reg[3]_i_712_n_4
    SLICE_X51Y101        LUT3 (Prop_lut3_I2_O)        0.306    15.645 r  UART/UHANDLE/BCD[3]_i_713/O
                         net (fo=2, routed)           1.117    16.763    UART/UHANDLE/BCD[3]_i_713_n_0
    SLICE_X51Y101        LUT5 (Prop_lut5_I1_O)        0.154    16.917 r  UART/UHANDLE/BCD[3]_i_505/O
                         net (fo=2, routed)           0.715    17.632    UART/UHANDLE/BCD[3]_i_505_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    18.233 r  UART/UHANDLE/BCD_reg[3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.233    UART/UHANDLE/BCD_reg[3]_i_294_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.347 r  UART/UHANDLE/BCD_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    18.347    UART/UHANDLE/BCD_reg[3]_i_215_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.586 r  UART/UHANDLE/BCD_reg[3]_i_304/O[2]
                         net (fo=4, routed)           1.033    19.618    UART/UHANDLE/BCD_reg[3]_i_304_n_5
    SLICE_X54Y102        LUT3 (Prop_lut3_I2_O)        0.331    19.949 r  UART/UHANDLE/BCD[3]_i_227/O
                         net (fo=2, routed)           0.822    20.772    UART/UHANDLE/BCD[3]_i_227_n_0
    SLICE_X54Y102        LUT4 (Prop_lut4_I3_O)        0.331    21.103 r  UART/UHANDLE/BCD[3]_i_230/O
                         net (fo=1, routed)           0.000    21.103    UART/UHANDLE/BCD[3]_i_230_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.479 r  UART/UHANDLE/BCD_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    21.479    UART/UHANDLE/BCD_reg[3]_i_149_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.698 r  UART/UHANDLE/BCD_reg[3]_i_303/O[0]
                         net (fo=1, routed)           0.815    22.513    UART/UHANDLE/BCD_reg[3]_i_303_n_7
    SLICE_X55Y101        LUT2 (Prop_lut2_I1_O)        0.295    22.808 r  UART/UHANDLE/BCD[3]_i_218/O
                         net (fo=1, routed)           0.000    22.808    UART/UHANDLE/BCD[3]_i_218_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.209 r  UART/UHANDLE/BCD_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    23.209    UART/UHANDLE/BCD_reg[3]_i_115_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.431 r  UART/UHANDLE/BCD_reg[3]_i_114/O[0]
                         net (fo=1, routed)           0.812    24.243    UART/UHANDLE/BCD_reg[3]_i_114_n_7
    SLICE_X55Y100        LUT4 (Prop_lut4_I3_O)        0.299    24.542 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.000    24.542    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.122 f  UART/UHANDLE/BCD_reg[3]_i_25/O[2]
                         net (fo=1, routed)           1.166    26.288    UART/UHANDLE/BCD_reg[3]_i_25_n_5
    SLICE_X61Y99         LUT1 (Prop_lut1_I0_O)        0.302    26.590 r  UART/UHANDLE/BCD[3]_i_61/O
                         net (fo=1, routed)           0.000    26.590    UART/UHANDLE/BCD[3]_i_61_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    26.904 r  UART/UHANDLE/BCD_reg[3]_i_24/CO[2]
                         net (fo=35, routed)          1.086    27.990    UART/UHANDLE/BCD_reg[3]_i_24_n_1
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.307    28.297 f  UART/UHANDLE/BCD[3]_i_127/O
                         net (fo=1, routed)           0.649    28.946    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X59Y98         LUT6 (Prop_lut6_I1_O)        0.326    29.272 f  UART/UHANDLE/BCD[3]_i_70/O
                         net (fo=1, routed)           0.403    29.675    UART/UHANDLE/BCD[3]_i_70_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124    29.799 r  UART/UHANDLE/BCD[3]_i_26/O
                         net (fo=14, routed)          1.182    30.981    UART/UHANDLE/BCD[3]_i_26_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I4_O)        0.124    31.105 r  UART/UHANDLE/BCD[3]_i_14/O
                         net (fo=19, routed)          1.103    32.208    UART/UHANDLE/BCD[3]_i_14_n_0
    SLICE_X57Y99         LUT4 (Prop_lut4_I2_O)        0.124    32.332 r  UART/UHANDLE/BCD[2]_i_124/O
                         net (fo=1, routed)           0.000    32.332    UART/UHANDLE/BCD[2]_i_124_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.882 r  UART/UHANDLE/BCD_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.001    32.882    UART/UHANDLE/BCD_reg[2]_i_90_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.104 r  UART/UHANDLE/BCD_reg[2]_i_57/O[0]
                         net (fo=2, routed)           0.663    33.768    UART/UHANDLE/BCD_reg[2]_i_57_n_7
    SLICE_X56Y98         LUT2 (Prop_lut2_I0_O)        0.328    34.096 r  UART/UHANDLE/BCD[2]_i_50/O
                         net (fo=2, routed)           0.822    34.918    UART/UHANDLE/BCD[2]_i_50_n_0
    SLICE_X56Y98         LUT4 (Prop_lut4_I3_O)        0.331    35.249 r  UART/UHANDLE/BCD[2]_i_53/O
                         net (fo=1, routed)           0.000    35.249    UART/UHANDLE/BCD[2]_i_53_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.625 r  UART/UHANDLE/BCD_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.625    UART/UHANDLE/BCD_reg[2]_i_19_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.948 r  UART/UHANDLE/BCD_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.962    36.910    UART/UHANDLE/BCD_reg[2]_i_10_n_6
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    37.216 r  UART/UHANDLE/BCD[2]_i_32/O
                         net (fo=1, routed)           0.000    37.216    UART/UHANDLE/BCD[2]_i_32_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    37.786 r  UART/UHANDLE/BCD_reg[2]_i_12/CO[2]
                         net (fo=4, routed)           0.803    38.589    UART/UHANDLE/BCD_reg[2]_i_12_n_1
    SLICE_X57Y102        LUT5 (Prop_lut5_I2_O)        0.313    38.902 r  UART/UHANDLE/BCD[1]_i_3/O
                         net (fo=1, routed)           0.597    39.499    UART/UHANDLE/bcd_to_display[13]
    SLICE_X57Y106        LUT6 (Prop_lut6_I1_O)        0.124    39.623 r  UART/UHANDLE/BCD[1]_i_1/O
                         net (fo=1, routed)           0.000    39.623    UART/UDISPLAY/D[1]
    SLICE_X57Y106        FDRE                                         r  UART/UDISPLAY/BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/HogeScore_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.482ns  (logic 11.735ns (29.722%)  route 27.747ns (70.278%))
  Logic Levels:           38  (CARRY4=15 FDRE=1 LUT1=2 LUT2=2 LUT3=5 LUT4=4 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[7]/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/URX/r_RX_Byte_reg[7]/Q
                         net (fo=50, routed)          4.181     4.637    UART/URX/Data_Recieved[7]
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.150     4.787 r  UART/URX/wave[3]_i_2/O
                         net (fo=12, routed)          1.081     5.868    UART/URX/wave[3]_i_2_n_0
    SLICE_X57Y67         LUT4 (Prop_lut4_I0_O)        0.352     6.220 r  UART/URX/shop_select_i_2/O
                         net (fo=35, routed)          1.891     8.111    UART/URX/update0
    SLICE_X42Y71         LUT5 (Prop_lut5_I3_O)        0.326     8.437 r  UART/URX/hoogsteScore[7]_i_2/O
                         net (fo=93, routed)          1.133     9.570    UART/URX/hoogsteScore[7]_i_2_n_0
    SLICE_X44Y65         LUT3 (Prop_lut3_I1_O)        0.150     9.720 r  UART/URX/hoogsteScore[3]_i_1/O
                         net (fo=92, routed)          3.201    12.920    UART/URX/hoogsteScore[3]
    SLICE_X48Y64         LUT2 (Prop_lut2_I0_O)        0.356    13.276 r  UART/URX/HogeScore[0]_i_133/O
                         net (fo=4, routed)           1.620    14.896    UART/URX/HogeScore[0]_i_133_n_0
    SLICE_X31Y58         LUT3 (Prop_lut3_I0_O)        0.327    15.223 r  UART/URX/HogeScore[3]_i_513/O
                         net (fo=1, routed)           0.000    15.223    UART/URX/HogeScore[3]_i_513_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.624 r  UART/URX/HogeScore_reg[3]_i_474/CO[3]
                         net (fo=1, routed)           0.000    15.624    UART/URX/HogeScore_reg[3]_i_474_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.958 r  UART/URX/HogeScore_reg[3]_i_430/O[1]
                         net (fo=3, routed)           0.447    16.405    UART/URX/HogeScore_reg[3]_i_430_n_6
    SLICE_X30Y60         LUT3 (Prop_lut3_I2_O)        0.303    16.708 r  UART/URX/HogeScore[3]_i_435/O
                         net (fo=2, routed)           0.833    17.541    UART/URX/HogeScore[3]_i_435_n_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I4_O)        0.150    17.691 r  UART/URX/HogeScore[3]_i_372/O
                         net (fo=2, routed)           1.077    18.768    UART/URX/HogeScore[3]_i_372_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.328    19.096 r  UART/URX/HogeScore[3]_i_376/O
                         net (fo=1, routed)           0.000    19.096    UART/URX/HogeScore[3]_i_376_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.628 r  UART/URX/HogeScore_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.000    19.628    UART/URX/HogeScore_reg[3]_i_291_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.742 r  UART/URX/HogeScore_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    19.742    UART/URX/HogeScore_reg[3]_i_215_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.981 f  UART/URX/HogeScore_reg[3]_i_168/O[2]
                         net (fo=8, routed)           1.324    21.306    UART/URX/HogeScore_reg[3]_i_168_n_5
    SLICE_X28Y63         LUT3 (Prop_lut3_I1_O)        0.332    21.638 r  UART/URX/HogeScore[0]_i_47/O
                         net (fo=2, routed)           0.811    22.449    UART/URX/HogeScore[0]_i_47_n_0
    SLICE_X28Y63         LUT4 (Prop_lut4_I3_O)        0.327    22.776 r  UART/URX/HogeScore[0]_i_50/O
                         net (fo=1, routed)           0.000    22.776    UART/URX/HogeScore[0]_i_50_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.024 r  UART/URX/HogeScore_reg[0]_i_45/O[3]
                         net (fo=1, routed)           0.644    23.668    UART/URX/HogeScore_reg[0]_i_45_n_4
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.306    23.974 r  UART/URX/HogeScore[3]_i_172/O
                         net (fo=1, routed)           0.000    23.974    UART/URX/HogeScore[3]_i_172_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    24.222 f  UART/URX/HogeScore_reg[3]_i_120/O[2]
                         net (fo=1, routed)           1.008    25.230    UART/URX/HogeScore_reg[3]_i_120_n_5
    SLICE_X33Y67         LUT1 (Prop_lut1_I0_O)        0.302    25.532 r  UART/URX/HogeScore[0]_i_22/O
                         net (fo=1, routed)           0.000    25.532    UART/URX/HogeScore[0]_i_22_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.933 r  UART/URX/HogeScore_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.933    UART/URX/HogeScore_reg[0]_i_8_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.155 f  UART/URX/HogeScore_reg[3]_i_36/O[0]
                         net (fo=12, routed)          1.230    27.385    UART/URX/HogeScore_reg[3]_i_36_n_7
    SLICE_X31Y63         LUT1 (Prop_lut1_I0_O)        0.299    27.684 r  UART/URX/HogeScore[3]_i_76/O
                         net (fo=1, routed)           0.000    27.684    UART/URX/HogeScore[3]_i_76_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    28.220 r  UART/URX/HogeScore_reg[3]_i_37/CO[2]
                         net (fo=55, routed)          1.477    29.697    UART/URX/HogeScore_reg[3]_i_37_n_1
    SLICE_X34Y65         LUT3 (Prop_lut3_I1_O)        0.339    30.036 r  UART/URX/HogeScore[3]_i_33/O
                         net (fo=10, routed)          0.678    30.714    UART/URX/UHANDLE/HogeScore4[10]
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.328    31.042 r  UART/URX/HogeScore[3]_i_213/O
                         net (fo=1, routed)           0.000    31.042    UART/URX/HogeScore[3]_i_213_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.592 r  UART/URX/HogeScore_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    31.592    UART/URX/HogeScore_reg[3]_i_153_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.814 r  UART/URX/HogeScore_reg[3]_i_108/O[0]
                         net (fo=2, routed)           0.805    32.619    UART/URX/HogeScore_reg[3]_i_108_n_7
    SLICE_X31Y65         LUT4 (Prop_lut4_I0_O)        0.299    32.918 r  UART/URX/HogeScore[3]_i_101/O
                         net (fo=2, routed)           0.645    33.563    UART/URX/HogeScore[3]_i_101_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.124    33.687 r  UART/URX/HogeScore[3]_i_104/O
                         net (fo=1, routed)           0.000    33.687    UART/URX/HogeScore[3]_i_104_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.088 r  UART/URX/HogeScore_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.088    UART/URX/HogeScore_reg[3]_i_57_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.422 r  UART/URX/HogeScore_reg[3]_i_34/O[1]
                         net (fo=3, routed)           1.300    35.722    UART/URX/HogeScore_reg[3]_i_34_n_6
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.303    36.025 r  UART/URX/HogeScore[3]_i_71/O
                         net (fo=1, routed)           0.000    36.025    UART/URX/HogeScore[3]_i_71_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    36.563 f  UART/URX/HogeScore_reg[3]_i_35/CO[2]
                         net (fo=4, routed)           0.597    37.160    UART/URX/HogeScore_reg[3]_i_35_n_1
    SLICE_X34Y65         LUT5 (Prop_lut5_I4_O)        0.310    37.470 r  UART/URX/HogeScore[1]_i_8/O
                         net (fo=1, routed)           0.977    38.447    UART/URX/HogeScore[1]_i_8_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I3_O)        0.124    38.571 r  UART/URX/HogeScore[1]_i_2/O
                         net (fo=1, routed)           0.787    39.358    UART/URX/HogeScore[1]_i_2_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124    39.482 r  UART/URX/HogeScore[1]_i_1/O
                         net (fo=1, routed)           0.000    39.482    UART/UHANDLE/HogeScore_reg[3]_1[1]
    SLICE_X38Y72         FDRE                                         r  UART/UHANDLE/HogeScore_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/USEND/temp_byte_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_TX_Data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.421%)  route 0.121ns (48.579%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE                         0.000     0.000 r  UART/USEND/temp_byte_out_reg[2]/C
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART/USEND/temp_byte_out_reg[2]/Q
                         net (fo=2, routed)           0.121     0.249    UART/UTX/D[2]
    SLICE_X55Y139        FDRE                                         r  UART/UTX/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/USEND/temp_byte_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_TX_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (49.943%)  route 0.128ns (50.057%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE                         0.000     0.000 r  UART/USEND/temp_byte_out_reg[6]/C
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART/USEND/temp_byte_out_reg[6]/Q
                         net (fo=2, routed)           0.128     0.256    UART/UTX/D[5]
    SLICE_X55Y139        FDRE                                         r  UART/UTX/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/USEND/temp_byte_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_TX_Data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.593%)  route 0.117ns (45.407%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE                         0.000     0.000 r  UART/USEND/temp_byte_out_reg[1]/C
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/USEND/temp_byte_out_reg[1]/Q
                         net (fo=2, routed)           0.117     0.258    UART/UTX/D[1]
    SLICE_X55Y139        FDRE                                         r  UART/UTX/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/moneyNr_reg[1][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/moneyNr_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE                         0.000     0.000 r  VIDEO/G5/moneyNr_reg[1][3]/C
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/moneyNr_reg[1][3]/Q
                         net (fo=2, routed)           0.119     0.260    VIDEO/G5/moneyNr_reg_n_0_[1][3]
    SLICE_X33Y94         FDCE                                         r  VIDEO/G5/moneyNr_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.154%)  route 0.119ns (45.846%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[2]/C
    SLICE_X40Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[2]/Q
                         net (fo=1, routed)           0.119     0.260    VIDEO/G1/LocalhWriteLoc_reg[9]_0[2]
    SLICE_X39Y107        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (53.942%)  route 0.120ns (46.058%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[9]/C
    SLICE_X40Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[9]/Q
                         net (fo=1, routed)           0.120     0.261    VIDEO/G1/LocalhWriteLoc_reg[9]_0[9]
    SLICE_X39Y107        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/moneyNr_reg[2][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/moneyNr_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.604%)  route 0.122ns (46.396%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE                         0.000     0.000 r  VIDEO/G5/moneyNr_reg[2][2]/C
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/moneyNr_reg[2][2]/Q
                         net (fo=2, routed)           0.122     0.263    VIDEO/G5/moneyNr_reg_n_0_[2][2]
    SLICE_X33Y94         FDCE                                         r  VIDEO/G5/moneyNr_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/USEND/temp_byte_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_TX_Data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE                         0.000     0.000 r  UART/USEND/temp_byte_out_reg[3]/C
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/USEND/temp_byte_out_reg[3]/Q
                         net (fo=2, routed)           0.123     0.264    UART/UTX/D[3]
    SLICE_X55Y139        FDRE                                         r  UART/UTX/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/USEND/temp_byte_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_TX_Data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE                         0.000     0.000 r  UART/USEND/temp_byte_out_reg[5]/C
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/USEND/temp_byte_out_reg[5]/Q
                         net (fo=2, routed)           0.123     0.264    UART/UTX/D[4]
    SLICE_X55Y139        FDRE                                         r  UART/UTX/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/USEND/temp_byte_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_TX_Data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE                         0.000     0.000 r  UART/USEND/temp_byte_out_reg[0]/C
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/USEND/temp_byte_out_reg[0]/Q
                         net (fo=2, routed)           0.124     0.265    UART/UTX/D[0]
    SLICE_X55Y139        FDRE                                         r  UART/UTX/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay           174 Endpoints
Min Delay           174 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/waveCntNumber/fontRom/fontRow_reg/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.519ns  (logic 2.309ns (18.445%)  route 10.210ns (81.555%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.603     1.603    VIDEO/G4/clk_25
    SLICE_X6Y74          FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     2.121 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=64, routed)          5.512     7.633    VIDEO/G4/Q[7]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.158 r  VIDEO/G4/fontRow_reg_i_41__1/CO[3]
                         net (fo=1, routed)           0.000     8.158    VIDEO/G4/fontRow_reg_i_41__1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.315 r  VIDEO/G4/fontRow_reg_i_43__1/CO[1]
                         net (fo=3, routed)           1.073     9.389    VIDEO/G4/fontRow_reg_i_43__1_n_2
    SLICE_X51Y90         LUT6 (Prop_lut6_I4_O)        0.329     9.718 r  VIDEO/G4/fontRow_reg_i_29__1/O
                         net (fo=7, routed)           1.226    10.944    VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_3
    SLICE_X50Y86         LUT5 (Prop_lut5_I1_O)        0.124    11.068 r  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_27__1/O
                         net (fo=2, routed)           1.166    12.234    VIDEO/G4/fontRow_reg_8
    SLICE_X48Y89         LUT4 (Prop_lut4_I2_O)        0.124    12.358 r  VIDEO/G4/fontRow_reg_i_8__3/O
                         net (fo=1, routed)           0.000    12.358    VIDEO/G4/fontRow_reg_i_8__3_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.890 r  VIDEO/G4/fontRow_reg_i_1__1/CO[3]
                         net (fo=1, routed)           1.232    14.122    VIDEO/G5/waveCntNumber/fontRom/ADDRARDADDR[10]
    RAMB18_X1Y36         RAMB18E1                                     r  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/waveCntNumber/fontRom/fontRow_reg/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.104ns  (logic 2.636ns (21.779%)  route 9.468ns (78.221%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.603     1.603    VIDEO/G4/clk_25
    SLICE_X6Y74          FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     2.121 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=64, routed)          5.512     7.633    VIDEO/G4/Q[7]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.158 r  VIDEO/G4/fontRow_reg_i_41__1/CO[3]
                         net (fo=1, routed)           0.000     8.158    VIDEO/G4/fontRow_reg_i_41__1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.315 r  VIDEO/G4/fontRow_reg_i_43__1/CO[1]
                         net (fo=3, routed)           0.908     9.224    VIDEO/G4/fontRow_reg_i_43__1_n_2
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.329     9.553 r  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.586    10.138    VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_9__3_0
    SLICE_X46Y90         LUT4 (Prop_lut4_I1_O)        0.124    10.262 f  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_39__1/O
                         net (fo=1, routed)           0.680    10.942    VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_39__1_n_0
    SLICE_X46Y90         LUT5 (Prop_lut5_I2_O)        0.124    11.066 r  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_26__1/O
                         net (fo=3, routed)           0.955    12.022    VIDEO/G5/waveCntNumber/fontRom/waveNr_reg[3][2]
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    12.146 r  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_11__0/O
                         net (fo=1, routed)           0.000    12.146    VIDEO/G4/fontRow_reg_13[1]
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.547 r  VIDEO/G4/fontRow_reg_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.547    VIDEO/G4/fontRow_reg_i_2__1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.881 r  VIDEO/G4/fontRow_reg_i_1__1/O[1]
                         net (fo=1, routed)           0.826    13.707    VIDEO/G5/waveCntNumber/fontRom/ADDRARDADDR[8]
    RAMB18_X1Y36         RAMB18E1                                     r  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/waveCntNumber/fontRom/fontRow_reg/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.025ns  (logic 2.324ns (19.327%)  route 9.701ns (80.673%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.603     1.603    VIDEO/G4/clk_25
    SLICE_X6Y74          FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     2.121 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=64, routed)          5.512     7.633    VIDEO/G4/Q[7]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.158 r  VIDEO/G4/fontRow_reg_i_41__1/CO[3]
                         net (fo=1, routed)           0.000     8.158    VIDEO/G4/fontRow_reg_i_41__1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.315 r  VIDEO/G4/fontRow_reg_i_43__1/CO[1]
                         net (fo=3, routed)           1.073     9.389    VIDEO/G4/fontRow_reg_i_43__1_n_2
    SLICE_X51Y90         LUT6 (Prop_lut6_I4_O)        0.329     9.718 r  VIDEO/G4/fontRow_reg_i_29__1/O
                         net (fo=7, routed)           1.226    10.944    VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_3
    SLICE_X50Y86         LUT5 (Prop_lut5_I1_O)        0.124    11.068 r  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_27__1/O
                         net (fo=2, routed)           1.166    12.234    VIDEO/G4/fontRow_reg_8
    SLICE_X48Y89         LUT4 (Prop_lut4_I2_O)        0.124    12.358 r  VIDEO/G4/fontRow_reg_i_8__3/O
                         net (fo=1, routed)           0.000    12.358    VIDEO/G4/fontRow_reg_i_8__3_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.905 r  VIDEO/G4/fontRow_reg_i_1__1/O[2]
                         net (fo=1, routed)           0.723    13.628    VIDEO/G5/waveCntNumber/fontRom/ADDRARDADDR[9]
    RAMB18_X1Y36         RAMB18E1                                     r  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.902ns  (logic 2.760ns (23.189%)  route 9.142ns (76.811%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.606     1.606    VIDEO/G4/clk_25
    SLICE_X6Y72          FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     2.124 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=68, routed)          3.286     5.410    VIDEO/G4/Q[1]
    SLICE_X14Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     5.764 r  VIDEO/G4/pixel_reg_i_4__0/O[1]
                         net (fo=4, routed)           1.181     6.945    VIDEO/G4/hQ_reg[3]_1[1]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.306     7.251 r  VIDEO/G4/pixel_i_3__0/O
                         net (fo=3, routed)           0.584     7.836    VIDEO/G4/hQ_reg[3]_2
    SLICE_X15Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.960 f  VIDEO/G4/fontRow_reg_i_32__0/O
                         net (fo=5, routed)           1.516     9.476    VIDEO/G5/moneyNumber/fontRom/fontRow_reg_5
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     9.600 r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg_i_29__0/O
                         net (fo=4, routed)           1.495    11.095    VIDEO/G4/fontRow_reg_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I1_O)        0.150    11.245 r  VIDEO/G4/fontRow_reg_i_33__1/O
                         net (fo=1, routed)           0.307    11.552    VIDEO/G5/moneyNumber/fontRom/fontRow_reg_6
    SLICE_X14Y89         LUT6 (Prop_lut6_I5_O)        0.328    11.880 r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg_i_13__1/O
                         net (fo=1, routed)           0.000    11.880    VIDEO/G4/S[1]
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.413 r  VIDEO/G4/fontRow_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.413    VIDEO/G4/fontRow_reg_i_2__0_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.736 r  VIDEO/G4/fontRow_reg_i_1__0/O[1]
                         net (fo=1, routed)           0.773    13.508    VIDEO/G5/moneyNumber/fontRom/ADDRARDADDR[9]
    RAMB18_X0Y36         RAMB18E1                                     r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.839ns  (logic 2.656ns (22.434%)  route 9.183ns (77.566%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.606     1.606    VIDEO/G4/clk_25
    SLICE_X6Y72          FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     2.124 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=68, routed)          3.286     5.410    VIDEO/G4/Q[1]
    SLICE_X14Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     5.764 r  VIDEO/G4/pixel_reg_i_4__0/O[1]
                         net (fo=4, routed)           1.181     6.945    VIDEO/G4/hQ_reg[3]_1[1]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.306     7.251 r  VIDEO/G4/pixel_i_3__0/O
                         net (fo=3, routed)           0.584     7.836    VIDEO/G4/hQ_reg[3]_2
    SLICE_X15Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.960 f  VIDEO/G4/fontRow_reg_i_32__0/O
                         net (fo=5, routed)           1.516     9.476    VIDEO/G5/moneyNumber/fontRom/fontRow_reg_5
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     9.600 r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg_i_29__0/O
                         net (fo=4, routed)           1.495    11.095    VIDEO/G4/fontRow_reg_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I1_O)        0.150    11.245 r  VIDEO/G4/fontRow_reg_i_33__1/O
                         net (fo=1, routed)           0.307    11.552    VIDEO/G5/moneyNumber/fontRom/fontRow_reg_6
    SLICE_X14Y89         LUT6 (Prop_lut6_I5_O)        0.328    11.880 r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg_i_13__1/O
                         net (fo=1, routed)           0.000    11.880    VIDEO/G4/S[1]
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.413 r  VIDEO/G4/fontRow_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.413    VIDEO/G4/fontRow_reg_i_2__0_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.632 r  VIDEO/G4/fontRow_reg_i_1__0/O[0]
                         net (fo=1, routed)           0.813    13.445    VIDEO/G5/moneyNumber/fontRom/ADDRARDADDR[8]
    RAMB18_X0Y36         RAMB18E1                                     r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.838ns  (logic 2.547ns (21.516%)  route 9.291ns (78.484%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.606     1.606    VIDEO/G4/clk_25
    SLICE_X6Y72          FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     2.124 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=68, routed)          3.286     5.410    VIDEO/G4/Q[1]
    SLICE_X14Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     5.764 r  VIDEO/G4/pixel_reg_i_4__0/O[1]
                         net (fo=4, routed)           1.181     6.945    VIDEO/G4/hQ_reg[3]_1[1]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.306     7.251 r  VIDEO/G4/pixel_i_3__0/O
                         net (fo=3, routed)           0.584     7.836    VIDEO/G4/hQ_reg[3]_2
    SLICE_X15Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.960 f  VIDEO/G4/fontRow_reg_i_32__0/O
                         net (fo=5, routed)           1.516     9.476    VIDEO/G5/moneyNumber/fontRom/fontRow_reg_5
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     9.600 r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg_i_29__0/O
                         net (fo=4, routed)           1.495    11.095    VIDEO/G4/fontRow_reg_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I1_O)        0.150    11.245 r  VIDEO/G4/fontRow_reg_i_33__1/O
                         net (fo=1, routed)           0.307    11.552    VIDEO/G5/moneyNumber/fontRom/fontRow_reg_6
    SLICE_X14Y89         LUT6 (Prop_lut6_I5_O)        0.328    11.880 r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg_i_13__1/O
                         net (fo=1, routed)           0.000    11.880    VIDEO/G4/S[1]
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.523 r  VIDEO/G4/fontRow_reg_i_2__0/O[3]
                         net (fo=1, routed)           0.921    13.444    VIDEO/G5/moneyNumber/fontRom/ADDRARDADDR[7]
    RAMB18_X0Y36         RAMB18E1                                     r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.837ns  (logic 2.666ns (22.522%)  route 9.171ns (77.478%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.606     1.606    VIDEO/G4/clk_25
    SLICE_X6Y72          FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     2.124 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=68, routed)          3.286     5.410    VIDEO/G4/Q[1]
    SLICE_X14Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     5.764 r  VIDEO/G4/pixel_reg_i_4__0/O[1]
                         net (fo=4, routed)           1.181     6.945    VIDEO/G4/hQ_reg[3]_1[1]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.306     7.251 r  VIDEO/G4/pixel_i_3__0/O
                         net (fo=3, routed)           0.584     7.836    VIDEO/G4/hQ_reg[3]_2
    SLICE_X15Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.960 f  VIDEO/G4/fontRow_reg_i_32__0/O
                         net (fo=5, routed)           1.516     9.476    VIDEO/G5/moneyNumber/fontRom/fontRow_reg_5
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     9.600 r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg_i_29__0/O
                         net (fo=4, routed)           1.495    11.095    VIDEO/G4/fontRow_reg_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I1_O)        0.150    11.245 r  VIDEO/G4/fontRow_reg_i_33__1/O
                         net (fo=1, routed)           0.307    11.552    VIDEO/G5/moneyNumber/fontRom/fontRow_reg_6
    SLICE_X14Y89         LUT6 (Prop_lut6_I5_O)        0.328    11.880 r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg_i_13__1/O
                         net (fo=1, routed)           0.000    11.880    VIDEO/G4/S[1]
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.413 r  VIDEO/G4/fontRow_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.413    VIDEO/G4/fontRow_reg_i_2__0_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.642 r  VIDEO/G4/fontRow_reg_i_1__0/CO[2]
                         net (fo=1, routed)           0.801    13.443    VIDEO/G5/moneyNumber/fontRom/ADDRARDADDR[10]
    RAMB18_X0Y36         RAMB18E1                                     r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.797ns  (logic 2.482ns (21.040%)  route 9.315ns (78.960%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.606     1.606    VIDEO/G4/clk_25
    SLICE_X6Y72          FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     2.124 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=68, routed)          3.286     5.410    VIDEO/G4/Q[1]
    SLICE_X14Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     5.764 r  VIDEO/G4/pixel_reg_i_4__0/O[1]
                         net (fo=4, routed)           1.181     6.945    VIDEO/G4/hQ_reg[3]_1[1]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.306     7.251 r  VIDEO/G4/pixel_i_3__0/O
                         net (fo=3, routed)           0.584     7.836    VIDEO/G4/hQ_reg[3]_2
    SLICE_X15Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.960 f  VIDEO/G4/fontRow_reg_i_32__0/O
                         net (fo=5, routed)           1.516     9.476    VIDEO/G5/moneyNumber/fontRom/fontRow_reg_5
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     9.600 r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg_i_29__0/O
                         net (fo=4, routed)           1.495    11.095    VIDEO/G4/fontRow_reg_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I1_O)        0.150    11.245 r  VIDEO/G4/fontRow_reg_i_33__1/O
                         net (fo=1, routed)           0.307    11.552    VIDEO/G5/moneyNumber/fontRom/fontRow_reg_6
    SLICE_X14Y89         LUT6 (Prop_lut6_I5_O)        0.328    11.880 r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg_i_13__1/O
                         net (fo=1, routed)           0.000    11.880    VIDEO/G4/S[1]
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.458 r  VIDEO/G4/fontRow_reg_i_2__0/O[2]
                         net (fo=1, routed)           0.945    13.403    VIDEO/G5/moneyNumber/fontRom/ADDRARDADDR[6]
    RAMB18_X0Y36         RAMB18E1                                     r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/waveCntNumber/fontRom/fontRow_reg/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.745ns  (logic 2.524ns (21.490%)  route 9.221ns (78.510%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.603     1.603    VIDEO/G4/clk_25
    SLICE_X6Y74          FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     2.121 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=64, routed)          5.512     7.633    VIDEO/G4/Q[7]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.158 r  VIDEO/G4/fontRow_reg_i_41__1/CO[3]
                         net (fo=1, routed)           0.000     8.158    VIDEO/G4/fontRow_reg_i_41__1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.315 r  VIDEO/G4/fontRow_reg_i_43__1/CO[1]
                         net (fo=3, routed)           0.908     9.224    VIDEO/G4/fontRow_reg_i_43__1_n_2
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.329     9.553 r  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.586    10.138    VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_9__3_0
    SLICE_X46Y90         LUT4 (Prop_lut4_I1_O)        0.124    10.262 f  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_39__1/O
                         net (fo=1, routed)           0.680    10.942    VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_39__1_n_0
    SLICE_X46Y90         LUT5 (Prop_lut5_I2_O)        0.124    11.066 r  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_26__1/O
                         net (fo=3, routed)           0.955    12.022    VIDEO/G5/waveCntNumber/fontRom/waveNr_reg[3][2]
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    12.146 r  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_11__0/O
                         net (fo=1, routed)           0.000    12.146    VIDEO/G4/fontRow_reg_13[1]
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.547 r  VIDEO/G4/fontRow_reg_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.547    VIDEO/G4/fontRow_reg_i_2__1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.769 r  VIDEO/G4/fontRow_reg_i_1__1/O[0]
                         net (fo=1, routed)           0.579    13.348    VIDEO/G5/waveCntNumber/fontRom/ADDRARDADDR[7]
    RAMB18_X1Y36         RAMB18E1                                     r  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/waveCntNumber/fontRom/fontRow_reg/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.578ns  (logic 2.149ns (18.561%)  route 9.429ns (81.439%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.603     1.603    VIDEO/G4/clk_25
    SLICE_X6Y74          FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     2.121 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=64, routed)          5.512     7.633    VIDEO/G4/Q[7]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.158 r  VIDEO/G4/fontRow_reg_i_41__1/CO[3]
                         net (fo=1, routed)           0.000     8.158    VIDEO/G4/fontRow_reg_i_41__1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.315 r  VIDEO/G4/fontRow_reg_i_43__1/CO[1]
                         net (fo=3, routed)           0.908     9.224    VIDEO/G4/fontRow_reg_i_43__1_n_2
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.329     9.553 r  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.586    10.138    VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_9__3_0
    SLICE_X46Y90         LUT4 (Prop_lut4_I1_O)        0.124    10.262 f  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_39__1/O
                         net (fo=1, routed)           0.680    10.942    VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_39__1_n_0
    SLICE_X46Y90         LUT5 (Prop_lut5_I2_O)        0.124    11.066 r  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_26__1/O
                         net (fo=3, routed)           0.955    12.022    VIDEO/G5/waveCntNumber/fontRom/waveNr_reg[3][2]
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    12.146 r  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg_i_11__0/O
                         net (fo=1, routed)           0.000    12.146    VIDEO/G4/fontRow_reg_13[1]
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.394 r  VIDEO/G4/fontRow_reg_i_2__1/O[3]
                         net (fo=1, routed)           0.787    13.181    VIDEO/G5/waveCntNumber/fontRom/ADDRARDADDR[6]
    RAMB18_X1Y36         RAMB18E1                                     r  VIDEO/G5/waveCntNumber/fontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.141ns (27.764%)  route 0.367ns (72.236%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.555     0.555    VIDEO/G4/clk_25
    SLICE_X11Y70         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=61, routed)          0.367     1.063    VIDEO/G5/HighscoreNumber/fontRom/ADDRARDADDR[1]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.141ns (22.475%)  route 0.486ns (77.525%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.555     0.555    VIDEO/G4/clk_25
    SLICE_X11Y70         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=61, routed)          0.486     1.182    VIDEO/G5/HighscoreNumber/fontRom/ADDRARDADDR[1]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.678ns  (logic 0.164ns (24.199%)  route 0.514ns (75.801%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.555     0.555    VIDEO/G4/clk_25
    SLICE_X10Y70         FDRE                                         r  VIDEO/G4/vQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  VIDEO/G4/vQ_reg[3]/Q
                         net (fo=62, routed)          0.514     1.232    VIDEO/G5/HighscoreNumber/fontRom/ADDRARDADDR[3]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.288ns (37.831%)  route 0.473ns (62.169%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.555     0.555    VIDEO/G4/clk_25
    SLICE_X10Y70         FDRE                                         r  VIDEO/G4/vQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  VIDEO/G4/vQ_reg[4]/Q
                         net (fo=63, routed)          0.201     0.920    VIDEO/G4/vQ_reg[9]_0[4]
    SLICE_X11Y73         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.044 r  VIDEO/G4/fontRow_reg_i_2__2/O[1]
                         net (fo=1, routed)           0.272     1.316    VIDEO/G5/HighscoreNumber/fontRom/ADDRARDADDR[5]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.764ns  (logic 0.141ns (18.446%)  route 0.623ns (81.554%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.555     0.555    VIDEO/G4/clk_25
    SLICE_X11Y70         FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=53, routed)          0.623     1.319    VIDEO/G5/HighscoreNumber/fontRom/ADDRARDADDR[0]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.301ns (38.975%)  route 0.471ns (61.025%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X11Y71         FDRE                                         r  VIDEO/G4/vQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  VIDEO/G4/vQ_reg[8]/Q
                         net (fo=69, routed)          0.203     0.898    VIDEO/G4/vQ_reg[9]_0[8]
    SLICE_X11Y74         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.160     1.058 r  VIDEO/G4/fontRow_reg_i_1__2/CO[2]
                         net (fo=1, routed)           0.268     1.326    VIDEO/G5/HighscoreNumber/fontRom/ADDRARDADDR[10]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.367ns (46.771%)  route 0.418ns (53.229%))
  Logic Levels:           2  (CARRY4=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X8Y71          FDRE                                         r  VIDEO/G4/vQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164     0.718 r  VIDEO/G4/vQ_reg[5]/Q
                         net (fo=81, routed)          0.248     0.966    VIDEO/G4/vQ_reg[9]_0[5]
    SLICE_X10Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.116 r  VIDEO/G4/fontRow_reg_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     1.116    VIDEO/G4/fontRow_reg_i_4__3_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.169 r  VIDEO/G4/fontRow_reg_i_3__2/O[0]
                         net (fo=1, routed)           0.169     1.338    VIDEO/G5/HighscoreNumber/fontRom/ADDRBWRADDR[5]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.812ns  (logic 0.334ns (41.132%)  route 0.478ns (58.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X8Y71          FDRE                                         r  VIDEO/G4/vQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164     0.718 r  VIDEO/G4/vQ_reg[5]/Q
                         net (fo=81, routed)          0.248     0.966    VIDEO/G4/vQ_reg[9]_0[5]
    SLICE_X10Y75         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     1.136 r  VIDEO/G4/fontRow_reg_i_4__3/O[3]
                         net (fo=1, routed)           0.230     1.366    VIDEO/G5/HighscoreNumber/fontRom/ADDRBWRADDR[4]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.830ns  (logic 0.349ns (42.025%)  route 0.481ns (57.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.555     0.555    VIDEO/G4/clk_25
    SLICE_X10Y70         FDRE                                         r  VIDEO/G4/vQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  VIDEO/G4/vQ_reg[3]/Q
                         net (fo=62, routed)          0.251     0.970    VIDEO/G4/vQ_reg[9]_0[3]
    SLICE_X10Y75         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.185     1.155 r  VIDEO/G4/fontRow_reg_i_4__3/O[1]
                         net (fo=1, routed)           0.230     1.385    VIDEO/G5/HighscoreNumber/fontRom/ADDRBWRADDR[2]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.834ns  (logic 0.265ns (31.773%)  route 0.569ns (68.227%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X11Y71         FDRE                                         r  VIDEO/G4/vQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  VIDEO/G4/vQ_reg[8]/Q
                         net (fo=69, routed)          0.203     0.898    VIDEO/G4/vQ_reg[9]_0[8]
    SLICE_X11Y74         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.022 r  VIDEO/G4/fontRow_reg_i_1__2/O[1]
                         net (fo=1, routed)           0.366     1.388    VIDEO/G5/HighscoreNumber/fontRom/ADDRARDADDR[9]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     6.575    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.957ns  (logic 0.903ns (8.241%)  route 10.054ns (91.759%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.973     8.451    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X56Y20         LUT5 (Prop_lut5_I3_O)        0.301     8.752 f  VIDEO/G3/RGB[9]_i_2/O
                         net (fo=1, routed)           2.082    10.833    VIDEO/G3/RGB[9]_i_2_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.957 r  VIDEO/G3/RGB[9]_i_1/O
                         net (fo=1, routed)           0.000    10.957    VIDEO/G3/RGB_0[9]
    SLICE_X14Y20         FDRE                                         r  VIDEO/G3/RGB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.439     1.439    VIDEO/G3/clk_25
    SLICE_X14Y20         FDRE                                         r  VIDEO/G3/RGB_reg[9]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.830ns  (logic 0.903ns (8.338%)  route 9.927ns (91.662%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          8.248     8.726    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X57Y21         LUT5 (Prop_lut5_I3_O)        0.301     9.027 f  VIDEO/G3/RGB[8]_i_2/O
                         net (fo=1, routed)           1.680    10.706    VIDEO/G3/RGB[8]_i_2_n_0
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.830 r  VIDEO/G3/RGB[8]_i_1/O
                         net (fo=1, routed)           0.000    10.830    VIDEO/G3/RGB_0[8]
    SLICE_X14Y21         FDRE                                         r  VIDEO/G3/RGB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.438     1.438    VIDEO/G3/clk_25
    SLICE_X14Y21         FDRE                                         r  VIDEO/G3/RGB_reg[8]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.779ns  (logic 0.903ns (8.377%)  route 9.876ns (91.623%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          8.180     8.658    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X57Y20         LUT5 (Prop_lut5_I3_O)        0.301     8.959 f  VIDEO/G3/RGB[10]_i_2/O
                         net (fo=1, routed)           1.697    10.655    VIDEO/G3/RGB[10]_i_2_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.779 r  VIDEO/G3/RGB[10]_i_1/O
                         net (fo=1, routed)           0.000    10.779    VIDEO/G3/RGB_0[10]
    SLICE_X14Y20         FDRE                                         r  VIDEO/G3/RGB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.439     1.439    VIDEO/G3/clk_25
    SLICE_X14Y20         FDRE                                         r  VIDEO/G3/RGB_reg[10]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.772ns  (logic 0.903ns (8.383%)  route 9.869ns (91.617%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.972     8.450    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X57Y21         LUT5 (Prop_lut5_I3_O)        0.301     8.751 r  VIDEO/G3/RGB[5]_i_2/O
                         net (fo=1, routed)           1.897    10.648    VIDEO/G3/RGB[5]_i_2_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.772 r  VIDEO/G3/RGB[5]_i_1/O
                         net (fo=1, routed)           0.000    10.772    VIDEO/G3/RGB_0[5]
    SLICE_X14Y21         FDSE                                         r  VIDEO/G3/RGB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.438     1.438    VIDEO/G3/clk_25
    SLICE_X14Y21         FDSE                                         r  VIDEO/G3/RGB_reg[5]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/hpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.678ns  (logic 1.922ns (18.002%)  route 8.756ns (81.998%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          6.909     8.351    VIDEO/G2/aReset_IBUF
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.154     8.505 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=3, routed)           1.208     9.713    VIDEO/G4/active0
    SLICE_X12Y83         LUT5 (Prop_lut5_I0_O)        0.327    10.040 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          0.638    10.678    VIDEO/G2/E[0]
    SLICE_X15Y85         FDRE                                         r  VIDEO/G2/hpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.435     1.435    VIDEO/G2/clk_25
    SLICE_X15Y85         FDRE                                         r  VIDEO/G2/hpos_reg[4]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/hpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.678ns  (logic 1.922ns (18.002%)  route 8.756ns (81.998%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          6.909     8.351    VIDEO/G2/aReset_IBUF
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.154     8.505 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=3, routed)           1.208     9.713    VIDEO/G4/active0
    SLICE_X12Y83         LUT5 (Prop_lut5_I0_O)        0.327    10.040 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          0.638    10.678    VIDEO/G2/E[0]
    SLICE_X15Y85         FDRE                                         r  VIDEO/G2/hpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.435     1.435    VIDEO/G2/clk_25
    SLICE_X15Y85         FDRE                                         r  VIDEO/G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/hpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.678ns  (logic 1.922ns (18.002%)  route 8.756ns (81.998%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          6.909     8.351    VIDEO/G2/aReset_IBUF
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.154     8.505 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=3, routed)           1.208     9.713    VIDEO/G4/active0
    SLICE_X12Y83         LUT5 (Prop_lut5_I0_O)        0.327    10.040 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          0.638    10.678    VIDEO/G2/E[0]
    SLICE_X15Y85         FDRE                                         r  VIDEO/G2/hpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.435     1.435    VIDEO/G2/clk_25
    SLICE_X15Y85         FDRE                                         r  VIDEO/G2/hpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.635ns  (logic 0.903ns (8.491%)  route 9.732ns (91.509%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.976     8.454    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X56Y20         LUT5 (Prop_lut5_I3_O)        0.301     8.755 r  VIDEO/G3/RGB[4]_i_2/O
                         net (fo=1, routed)           1.757    10.511    VIDEO/G3/RGB[4]_i_2_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.635 r  VIDEO/G3/RGB[4]_i_1/O
                         net (fo=1, routed)           0.000    10.635    VIDEO/G3/RGB_0[4]
    SLICE_X14Y20         FDRE                                         r  VIDEO/G3/RGB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.439     1.439    VIDEO/G3/clk_25
    SLICE_X14Y20         FDRE                                         r  VIDEO/G3/RGB_reg[4]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/hpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.537ns  (logic 1.922ns (18.243%)  route 8.615ns (81.757%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          6.909     8.351    VIDEO/G2/aReset_IBUF
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.154     8.505 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=3, routed)           1.208     9.713    VIDEO/G4/active0
    SLICE_X12Y83         LUT5 (Prop_lut5_I0_O)        0.327    10.040 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          0.497    10.537    VIDEO/G2/E[0]
    SLICE_X15Y84         FDRE                                         r  VIDEO/G2/hpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.434     1.434    VIDEO/G2/clk_25
    SLICE_X15Y84         FDRE                                         r  VIDEO/G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/hpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.537ns  (logic 1.922ns (18.243%)  route 8.615ns (81.757%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          6.909     8.351    VIDEO/G2/aReset_IBUF
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.154     8.505 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=3, routed)           1.208     9.713    VIDEO/G4/active0
    SLICE_X12Y83         LUT5 (Prop_lut5_I0_O)        0.327    10.040 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          0.497    10.537    VIDEO/G2/E[0]
    SLICE_X15Y84         FDRE                                         r  VIDEO/G2/hpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.434     1.434    VIDEO/G2/clk_25
    SLICE_X15Y84         FDRE                                         r  VIDEO/G2/hpos_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.246ns (40.179%)  route 0.366ns (59.821%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[3]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  VIDEO/spriteSelect_reg[3]/Q
                         net (fo=15, routed)          0.366     0.514    VIDEO/G2/mySpriteSelect_reg[3]_0[3]
    SLICE_X35Y93         LUT4 (Prop_lut4_I0_O)        0.098     0.612 r  VIDEO/G2/mySpriteSelect[3]_i_1/O
                         net (fo=1, routed)           0.000     0.612    VIDEO/G2/mySpriteSelect[3]_i_1_n_0
    SLICE_X35Y93         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X35Y93         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.212ns (34.144%)  route 0.409ns (65.856%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[2]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/spriteSelect_reg[2]/Q
                         net (fo=27, routed)          0.409     0.573    VIDEO/G2/mySpriteSelect_reg[3]_0[2]
    SLICE_X35Y93         LUT4 (Prop_lut4_I0_O)        0.048     0.621 r  VIDEO/G2/mySpriteSelect[2]_i_1/O
                         net (fo=1, routed)           0.000     0.621    VIDEO/G2/mySpriteSelect[2]_i_1_n_0
    SLICE_X35Y93         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X35Y93         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.274ns (43.777%)  route 0.352ns (56.223%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE                         0.000     0.000 r  VIDEO/coordY_reg[6]/C
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/coordY_reg[6]/Q
                         net (fo=7, routed)           0.352     0.516    VIDEO/G4/active1_inferred__0/i__carry__0[4]
    SLICE_X14Y82         LUT4 (Prop_lut4_I2_O)        0.045     0.561 r  VIDEO/G4/vpos0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.561    VIDEO/G2/vpos_reg[6]_2[2]
    SLICE_X14Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.626 r  VIDEO/G2/vpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.626    VIDEO/G2/vpos0[6]
    SLICE_X14Y82         FDRE                                         r  VIDEO/G2/vpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.825     0.825    VIDEO/G2/clk_25
    SLICE_X14Y82         FDRE                                         r  VIDEO/G2/vpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.209ns (31.356%)  route 0.458ns (68.644%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[0]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          0.458     0.622    VIDEO/G2/mySpriteSelect_reg[3]_0[0]
    SLICE_X35Y93         LUT4 (Prop_lut4_I0_O)        0.045     0.667 r  VIDEO/G2/mySpriteSelect[0]_i_1/O
                         net (fo=1, routed)           0.000     0.667    VIDEO/G2/mySpriteSelect[0]_i_1_n_0
    SLICE_X35Y93         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X35Y93         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.247ns (34.168%)  route 0.476ns (65.832%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          0.476     0.624    VIDEO/G2/mySpriteSelect_reg[3]_0[1]
    SLICE_X35Y93         LUT4 (Prop_lut4_I0_O)        0.099     0.723 r  VIDEO/G2/mySpriteSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     0.723    VIDEO/G2/mySpriteSelect[1]_i_1_n_0
    SLICE_X35Y93         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X35Y93         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.305ns (41.019%)  route 0.439ns (58.981%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE                         0.000     0.000 r  VIDEO/coordY_reg[6]/C
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/coordY_reg[6]/Q
                         net (fo=7, routed)           0.439     0.603    VIDEO/G4/active1_inferred__0/i__carry__0[4]
    SLICE_X15Y82         LUT5 (Prop_lut5_I1_O)        0.049     0.652 r  VIDEO/G4/active2__0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.652    VIDEO/G2/active2__0_carry__0_0[3]
    SLICE_X15Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.744 r  VIDEO/G2/active2__0_carry/CO[3]
                         net (fo=2, routed)           0.000     0.744    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X15Y82         FDCE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.825     0.825    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X15Y82         FDCE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.313ns (42.036%)  route 0.432ns (57.964%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[5]/C
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  VIDEO/coordX_reg[5]/Q
                         net (fo=10, routed)          0.432     0.580    VIDEO/G4/active3_carry__0[5]
    SLICE_X15Y85         LUT4 (Prop_lut4_I0_O)        0.099     0.679 r  VIDEO/G4/hpos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.679    VIDEO/G2/hpos_reg[6]_2[2]
    SLICE_X15Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.745 r  VIDEO/G2/hpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.745    VIDEO/G2/hpos00_in[6]
    SLICE_X15Y85         FDRE                                         r  VIDEO/G2/hpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X15Y85         FDRE                                         r  VIDEO/G2/hpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.292ns (38.321%)  route 0.470ns (61.679%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X16Y100        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.470     0.598    VIDEO/G4/active3_carry__0[1]
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.099     0.697 r  VIDEO/G4/hpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.697    VIDEO/G2/hpos_reg[3]_1[1]
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.762 r  VIDEO/G2/hpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.762    VIDEO/G2/hpos00_in[1]
    SLICE_X15Y84         FDRE                                         r  VIDEO/G2/hpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.827     0.827    VIDEO/G2/clk_25
    SLICE_X15Y84         FDRE                                         r  VIDEO/G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.310ns (40.661%)  route 0.452ns (59.339%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE                         0.000     0.000 r  VIDEO/coordY_reg[2]/C
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  VIDEO/coordY_reg[2]/Q
                         net (fo=15, routed)          0.452     0.600    VIDEO/G4/active1_inferred__0/i__carry__0[1]
    SLICE_X14Y81         LUT3 (Prop_lut3_I0_O)        0.098     0.698 r  VIDEO/G4/vpos0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.698    VIDEO/G2/vpos_reg[3]_1[3]
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.762 r  VIDEO/G2/vpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.762    VIDEO/G2/vpos0[3]
    SLICE_X14Y81         FDRE                                         r  VIDEO/G2/vpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.824     0.824    VIDEO/G2/clk_25
    SLICE_X14Y81         FDRE                                         r  VIDEO/G2/vpos_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.275ns (35.894%)  route 0.491ns (64.106%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE                         0.000     0.000 r  VIDEO/coordY_reg[4]/C
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/coordY_reg[4]/Q
                         net (fo=10, routed)          0.491     0.655    VIDEO/G4/active1_inferred__0/i__carry__0[2]
    SLICE_X14Y82         LUT4 (Prop_lut4_I2_O)        0.045     0.700 r  VIDEO/G4/vpos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.700    VIDEO/G2/vpos_reg[6]_2[1]
    SLICE_X14Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.766 r  VIDEO/G2/vpos0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.766    VIDEO/G2/vpos0[5]
    SLICE_X14Y82         FDRE                                         r  VIDEO/G2/vpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.825     0.825    VIDEO/G2/clk_25
    SLICE_X14Y82         FDRE                                         r  VIDEO/G2/vpos_reg[5]/C





