Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 10 14:29:28 2021
| Host         : LAPTOP-7SKEHFFM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Subsystem_wrapper_control_sets_placed.rpt
| Design       : Subsystem_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   448 |
|    Minimum number of control sets                        |   448 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1294 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   448 |
| >= 0 to < 4        |    31 |
| >= 4 to < 6        |    85 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |    59 |
| >= 10 to < 12      |    36 |
| >= 12 to < 14      |    26 |
| >= 14 to < 16      |    10 |
| >= 16              |   183 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1163 |          366 |
| No           | No                    | Yes                    |             281 |           78 |
| No           | Yes                   | No                     |            1108 |          409 |
| Yes          | No                    | No                     |            1259 |          346 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            3491 |          944 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                                                                                  Enable Signal                                                                                                                                 |                                                                                                                                      Set/Reset Signal                                                                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Subsystem_i/Input_Debounce_5/U0/follow_in_reg/G0 |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                               |                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                         | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                    |                1 |              1 |         1.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                               |                1 |              1 |         1.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                           |                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                           |                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Subsystem_i/Input_Debounce_1/U0/follow_in_reg/G0 |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Subsystem_i/Input_Debounce_0/U0/follow_in_reg/G0 |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Subsystem_i/Input_Debounce_6/U0/follow_in_reg/G0 |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Subsystem_i/Input_Debounce_3/U0/follow_in_reg/G0 |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Subsystem_i/Input_Debounce_2/U0/follow_in_reg/G0 |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Subsystem_i/Input_Debounce_4/U0/follow_in_reg/G0 |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                              |                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                          | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_int_0                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                |                2 |              3 |         1.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                2 |              3 |         1.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                |                1 |              3 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                         |                1 |              3 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]                                                                                            | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                                |                1 |              3 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                             |                1 |              3 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                         |                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                  |                2 |              3 |         1.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | Subsystem_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | Subsystem_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                     | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                  |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                             | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | Subsystem_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | Subsystem_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                       | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                    |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                     | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                            | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | Subsystem_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | Subsystem_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                                            | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2dre_valid_reg                                                        |                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                          | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                      | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | Subsystem_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                     | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/RESET_FLOPS[15].RST_FLOPS                                                           |                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                         | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                3 |              4 |         1.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                      | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | Subsystem_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | Subsystem_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                            |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                             | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[9]_i_1_n_0                                                                              |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                         | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                    |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | Subsystem_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | Subsystem_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | Subsystem_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                     | Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                        | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                     | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/imageProcessTop_0/inst/IC/currentRdLineBuffer[1]_i_1_n_0                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                  | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | Subsystem_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                  | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                 | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | Subsystem_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                               | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                      |                3 |              4 |         1.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   |                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                              |                2 |              5 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                               | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                   |                1 |              5 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                                  | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                      | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                2 |              5 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                                        | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                   |                1 |              5 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                       |                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                        | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                            | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                       | Subsystem_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                2 |              5 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                2 |              5 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                            | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                             |                1 |              5 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                          | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                   | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                3 |              6 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                |                2 |              6 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                       | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                                         | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                2 |              6 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_7                                                                                                                                                                   |                3 |              6 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/rst_clk_wiz_0_148M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | Subsystem_i/rst_clk_wiz_0_148M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                                | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                2 |              6 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                            |                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                       | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                3 |              7 |         2.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                 | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                2 |              7 |         3.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                                                         |                1 |              7 |         7.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                  | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                  | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                       | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                4 |              7 |         1.75 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                   | Subsystem_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                3 |              7 |         2.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              8 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                3 |              8 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]                         | Subsystem_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                                                           |                2 |              8 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                             |                2 |              8 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg_1[0]                                                                                                                                                           | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                       |                2 |              8 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                            | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                         | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                        |                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                            | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SS[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                    |                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                           |                3 |              8 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                  | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | Subsystem_i/imageProcessTop_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_1                                                                                                                            |                2 |              8 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]_0[0]                                                                                                                           | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg[0]                                                                                                                  |                2 |              8 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]                                                                                            | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                                         |                2 |              8 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                          |                3 |              8 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           |                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                         | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                   | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                        | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg[0]                                               | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                              |                4 |              8 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                        | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                               |                3 |              8 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                       | Subsystem_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                           | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                3 |              8 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                          | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                3 |              8 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                          | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                3 |              8 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                          | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                2 |              8 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                          | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                4 |              8 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                          | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                4 |              8 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                          | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                4 |              8 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                      | Subsystem_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0[0]                                                                                                              |                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                  | Subsystem_i/imageProcessTop_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_1                                                                                                                            |                1 |              8 |         8.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                          | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                3 |              8 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                                | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                     |                3 |              9 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                3 |              9 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              9 |         4.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                     |                3 |              9 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                3 |              9 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                               |                3 |              9 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |              9 |         2.25 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                               | Subsystem_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                5 |              9 |         1.80 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                     |                4 |              9 |         2.25 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                |                3 |              9 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                     |                2 |              9 |         4.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                      | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                3 |              9 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                4 |              9 |         2.25 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                4 |             10 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                        |                7 |             10 |         1.43 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                       | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                2 |             10 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                2 |             10 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                      | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                                             |                2 |             10 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                      | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_UNPACKING.lsig_cmd_loaded_reg[0]                                                                                                |                2 |             10 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                             | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                      | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                                           |                2 |             10 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                         | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                   |                3 |             10 |         3.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                         | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                                                                  | Subsystem_i/imageProcessTop_0/inst/IC/pixelCounter[9]_i_1_n_0                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                  | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                       |                3 |             10 |         3.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                  | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                       |                2 |             10 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                  | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                       |                2 |             10 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB0/wrPntr[9]_i_2_n_0                                                                                                                                                                                                                    | Subsystem_i/imageProcessTop_0/inst/IC/lB0/wrPntr[9]_i_1_n_0                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                   | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                      |                3 |             10 |         3.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB3/wrPntr[9]_i_2__2_n_0                                                                                                                                                                                                                 | Subsystem_i/imageProcessTop_0/inst/IC/lB3/wrPntr[9]_i_1__2_n_0                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB3/lineBuffRdData[3]                                                                                                                                                                                                                    | Subsystem_i/imageProcessTop_0/inst/IC/lB3/rdPntr[0]_i_1__2_n_0                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/pixel_data_valid                                                                                                                                                                                                                         | Subsystem_i/imageProcessTop_0/inst/IC/rdCounter[9]_i_1_n_0                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB2/wrPntr[9]_i_2__1_n_0                                                                                                                                                                                                                 | Subsystem_i/imageProcessTop_0/inst/IC/lB2/wrPntr[9]_i_1__1_n_0                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB2/lineBuffRdData[2]                                                                                                                                                                                                                    | Subsystem_i/imageProcessTop_0/inst/IC/lB2/rdPntr[0]_i_1__1_n_0                                                                                                                                                                                                                            |                9 |             10 |         1.11 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB1/wrPntr[9]_i_2__0_n_0                                                                                                                                                                                                                 | Subsystem_i/imageProcessTop_0/inst/IC/lB1/wrPntr[9]_i_1__0_n_0                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB1/lineBuffRdData[1]                                                                                                                                                                                                                    | Subsystem_i/imageProcessTop_0/inst/IC/lB1/rdPntr[0]_i_1__0_n_0                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB0/lineBuffRdData[0]                                                                                                                                                                                                                    | Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr[0]_i_1_n_0                                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0            |                3 |             10 |         3.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0            |                2 |             10 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                3 |             10 |         3.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                 |                2 |             10 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                  | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                 |                3 |             10 |         3.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                  | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/imageProcessTop_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_1                                                                                                                            |                6 |             11 |         1.83 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                                  | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                5 |             11 |         2.20 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count060_out                                                                                                                                                                                                           | Subsystem_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/totalPixelCounter[0]_i_1_n_0                                                                                                                                                                                                             | Subsystem_i/imageProcessTop_0/inst/IC/currentRdLineBuffer[1]_i_1_n_0                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                 |                3 |             12 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0            |                3 |             12 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                            | Subsystem_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                  |                6 |             12 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |             12 |         6.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                       |                3 |             12 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                3 |             12 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |             13 |         4.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                      | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                2 |             13 |         6.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                             |                                                                                                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                       |                3 |             13 |         4.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                   | Subsystem_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                  | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                  | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                   |                5 |             13 |         2.60 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                |                                                                                                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                  |                4 |             13 |         3.25 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                            | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                                  |                3 |             13 |         4.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                            | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                                  |                2 |             13 |         6.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                                  |                6 |             14 |         2.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                 | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg[0]                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                |                6 |             14 |         2.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                           | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                      |                3 |             14 |         4.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                                     | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg[0]                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                6 |             15 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                               | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                5 |             15 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg_1[0]                                                                                                                                                           | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                                      |                4 |             15 |         3.75 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                 | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                   |                7 |             16 |         2.29 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                      | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                  |                4 |             16 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                   | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                  |                3 |             16 |         5.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                  | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                  | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                       | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                   |                4 |             16 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                          | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                   |                4 |             16 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                          | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                   |                4 |             16 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                5 |             17 |         3.40 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                            | Subsystem_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                6 |             17 |         2.83 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             17 |         4.25 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]                         | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                              |                5 |             20 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                7 |             20 |         2.86 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo_0                                                                           |                                                                                                                                                                                                                                                                                           |                3 |             20 |         6.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                7 |             20 |         2.86 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                   | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                              |                5 |             20 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                          | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                              |                6 |             20 |         3.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                8 |             20 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                7 |             20 |         2.86 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                8 |             20 |         2.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                8 |             21 |         2.62 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                   | Subsystem_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                 |                6 |             21 |         3.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                              | Subsystem_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                 |                5 |             21 |         4.20 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                          | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                     |                4 |             22 |         5.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                        | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                   |                6 |             22 |         3.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                  | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                   |                6 |             22 |         3.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                6 |             23 |         3.83 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                          | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                6 |             23 |         3.83 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                                  |                4 |             23 |         5.75 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                    | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                   |                6 |             23 |         3.83 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                   |               10 |             23 |         2.30 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo_0                                                                          |                                                                                                                                                                                                                                                                                           |                4 |             23 |         5.75 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                            | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                                  |                5 |             23 |         4.60 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                         |                                                                                                                                                                                                                                                                                           |                9 |             24 |         2.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                               |                                                                                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |               12 |             24 |         2.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                      |                                                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                              | Subsystem_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                                                                                                                                                              |                5 |             24 |         4.80 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                 | Subsystem_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                7 |             25 |         3.57 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                    | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                   |                5 |             25 |         5.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                  | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                   |                7 |             25 |         3.57 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                7 |             25 |         3.57 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                           |                                                                                                                                                                                                                                                                                           |               14 |             26 |         1.86 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                      |                                                                                                                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |               14 |             26 |         1.86 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                            | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                5 |             28 |         5.60 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                           |                5 |             28 |         5.60 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                   |                5 |             30 |         6.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                   | Subsystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                   |               11 |             30 |         2.73 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                    | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                   |               10 |             30 |         3.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                9 |             31 |         3.44 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                               | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                   |                8 |             32 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                  | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                     | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                  |               10 |             32 |         3.20 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                  |                7 |             32 |         4.57 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                   | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                         |                                                                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                             | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                               | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                             | Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                    |               14 |             32 |         2.29 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                           | Subsystem_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                             |                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                          |                                                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                8 |             32 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                 | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                  |               12 |             33 |         2.75 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/Input_Debounce_4/U0/wait_counter/max_reached_i_1_n_0                                                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/Input_Debounce_3/U0/wait_counter/max_reached_i_1_n_0                                                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                     | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                9 |             33 |         3.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/Input_Debounce_2/U0/wait_counter/max_reached_i_1_n_0                                                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1_n_0                                                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/Input_Debounce_1/U0/wait_counter/max_reached_i_1_n_0                                                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                      | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                9 |             33 |         3.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/Input_Debounce_5/U0/wait_counter/max_reached_i_1_n_0                                                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/Input_Debounce_0/U0/wait_counter/max_reached_i_1_n_0                                                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                         |                                                                                                                                                                                                                                                                                           |                7 |             34 |         4.86 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                           |               15 |             34 |         2.27 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |               16 |             34 |         2.12 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                               |                                                                                                                                                                                                                                                                                           |                9 |             34 |         3.78 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                    | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                                                            |                9 |             35 |         3.89 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |               20 |             35 |         1.75 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB3/line_reg_r1_448_511_0_2_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB3/line_reg_r1_192_255_0_2_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB3/line_reg_r1_320_383_0_2_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB3/line_reg_r1_384_447_0_2_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB3/line_reg_r1_576_639_0_2_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r1_192_255_0_2_i_1__1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r1_128_191_0_2_i_1__1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r1_0_63_0_2_i_1__1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r1_576_639_0_2_i_1__1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r1_384_447_0_2_i_1__1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r1_512_575_0_2_i_1__1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r1_448_511_0_2_i_1__1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r1_256_319_0_2_i_1__1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r1_320_383_0_2_i_1__1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r1_64_127_0_2_i_1__1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB3/line_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                   |               13 |             36 |         2.77 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_192_255_0_2_i_1__2_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_0_63_0_2_i_1__2_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_128_191_0_2_i_1__2_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_256_319_0_2_i_1__2_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_384_447_0_2_i_1__2_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_576_639_0_2_i_1__2_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2_i_1__2_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_512_575_0_2_i_1__2_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_320_383_0_2_i_1__2_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_64_127_0_2_i_1__2_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r1_320_383_0_2_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r1_192_255_0_2_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r1_128_191_0_2_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r1_256_319_0_2_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                        | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                                                |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r1_384_447_0_2_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r1_512_575_0_2_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r1_576_639_0_2_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r1_448_511_0_2_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r1_64_127_0_2_i_1__0_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB3/line_reg_r1_512_575_0_2_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                |               15 |             36 |         2.40 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB3/line_reg_r1_128_191_0_2_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB3/line_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB3/line_reg_r1_256_319_0_2_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r1_0_63_0_2_i_1__0_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                       |                7 |             38 |         5.43 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                        |                                                                                                                                                                                                                                                                                           |                7 |             38 |         5.43 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                    | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                   |                6 |             38 |         6.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                              |               13 |             38 |         2.92 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                                     | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                   |               10 |             38 |         3.80 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                      | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                   |               12 |             39 |         3.25 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                    |                                                                                                                                                                                                                                                                                           |                5 |             39 |         7.80 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                               |               12 |             40 |         3.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg_2[0]                                                                                                                                                           | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               12 |             41 |         3.42 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                         | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               12 |             41 |         3.42 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                         | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                   |                7 |             42 |         6.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                                                           |                6 |             43 |         7.17 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                           |                                                                                                                                                                                                                                                                                           |                6 |             43 |         7.17 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                           |                9 |             44 |         4.89 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                             | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                    |               10 |             44 |         4.40 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                                           | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                    |                8 |             46 |         5.75 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                           | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |               13 |             46 |         3.54 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                               | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                 |                7 |             46 |         6.57 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                    | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg                            |               10 |             46 |         4.60 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                           | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                9 |             46 |         5.11 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                           |                7 |             47 |         6.71 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                           |                8 |             47 |         5.88 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                            | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                              |                8 |             48 |         6.00 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg_0[0]                                                                                                             | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                                                                                      |                7 |             50 |         7.14 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                               |                                                                                                                                                                                                                                                                                           |                7 |             51 |         7.29 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                           |               12 |             52 |         4.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                           |               12 |             52 |         4.33 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                           |               11 |             52 |         4.73 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                           |               11 |             52 |         4.73 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                              |               24 |             55 |         2.29 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                   | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                       |               12 |             56 |         4.67 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                      | Subsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                       |                9 |             56 |         6.22 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                          | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               11 |             57 |         5.18 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                      | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                |               12 |             57 |         4.75 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                            | Subsystem_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                                  |               25 |             60 |         2.40 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               23 |             64 |         2.78 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                   | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |               21 |             67 |         3.19 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                                           |               27 |             67 |         2.48 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                                                                                                                                           |               32 |             67 |         2.09 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                             | Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |               15 |             67 |         4.47 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                | Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               28 |             69 |         2.46 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                           |               18 |             69 |         3.83 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                           |               17 |             69 |         4.06 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                           | Subsystem_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                              |               14 |             77 |         5.50 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              | Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                           |                                                                                                                                                                                                                                                                                           |               18 |             98 |         5.44 |
|  Subsystem_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |              361 |           1161 |         3.22 |
+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


