#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct  7 10:58:03 2022
# Process ID: 18304
# Current directory: C:/Users/Winter/Desktop/vivado/Homework/Week5/data_flow2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6944 C:\Users\Winter\Desktop\vivado\Homework\Week5\data_flow2\data_flow.xpr
# Log file: C:/Users/Winter/Desktop/vivado/Homework/Week5/data_flow2/vivado.log
# Journal file: C:/Users/Winter/Desktop/vivado/Homework/Week5/data_flow2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Winter/Desktop/vivado/Homework/Week5/data_flow2/data_flow.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Winter/Desktop/vivado/Homework/Week5/data_flow' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Winter/Desktop/vivado/Homework/Week5/code/data_flow.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Winter/Desktop/vivado/Homework/Week5/code/data_flow.v] -no_script -reset -force -quiet
remove_files  C:/Users/Winter/Desktop/vivado/Homework/Week5/code/data_flow.v
add_files -norecurse C:/Users/Winter/Desktop/vivado/Homework/Week5/code/data_flow2.v
export_ip_user_files -of_objects  [get_files C:/Users/Winter/Desktop/vivado/Homework/Week5/code/seg7_ctr.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/Winter/Desktop/vivado/Homework/Week5/code/seg7_ctr.xdc
add_files -fileset constrs_1 -norecurse C:/Users/Winter/Desktop/vivado/Homework/Week5/code/seg7_ctr.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct  7 10:58:50 2022] Launched synth_1...
Run output will be captured here: C:/Users/Winter/Desktop/vivado/Homework/Week5/data_flow2/data_flow.runs/synth_1/runme.log
[Fri Oct  7 10:58:50 2022] Launched impl_1...
Run output will be captured here: C:/Users/Winter/Desktop/vivado/Homework/Week5/data_flow2/data_flow.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAB2FA
set_property PROGRAM.FILE {C:/Users/Winter/Desktop/vivado/Homework/Week5/data_flow2/data_flow.runs/impl_1/seg7.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Winter/Desktop/vivado/Homework/Week5/data_flow2/data_flow.runs/impl_1/seg7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct  7 11:01:45 2022] Launched synth_1...
Run output will be captured here: C:/Users/Winter/Desktop/vivado/Homework/Week5/data_flow2/data_flow.runs/synth_1/runme.log
[Fri Oct  7 11:01:45 2022] Launched impl_1...
Run output will be captured here: C:/Users/Winter/Desktop/vivado/Homework/Week5/data_flow2/data_flow.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAB2FA
set_property PROGRAM.FILE {C:/Users/Winter/Desktop/vivado/Homework/Week5/data_flow2/data_flow.runs/impl_1/seg7.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Winter/Desktop/vivado/Homework/Week5/data_flow2/data_flow.runs/impl_1/seg7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  7 11:03:03 2022...
