Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 14 22:12:18 2020
| Host         : eecs-gyaryu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bridge_top_timing_summary_routed.rpt -pb bridge_top_timing_summary_routed.pb -rpx bridge_top_timing_summary_routed.rpx -warn_on_violation
| Design       : bridge_top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.245        0.000                      0                  531        0.130        0.000                      0                  531       40.410        0.000                       0                   229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.245        0.000                      0                  531        0.130        0.000                      0                  531       40.410        0.000                       0                   229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.245ns  (required time - arrival time)
  Source:                 buff/h_period_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buff/realign_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 2.537ns (41.867%)  route 3.523ns (58.133%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.616     5.160    buff/clk
    SLICE_X58Y82         FDRE                                         r  buff/h_period_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  buff/h_period_reg[13]/Q
                         net (fo=7, routed)           1.651     7.266    buff/count1[15]
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.390 r  buff/realign2_carry__2_i_3/O
                         net (fo=1, routed)           0.000     7.390    buff/realign2_carry__2_i_3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.940 r  buff/realign2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.940    buff/realign2_carry__2_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.274 r  buff/realign2_carry__3/O[1]
                         net (fo=2, routed)           1.278     9.552    buff/realign2[17]
    SLICE_X59Y87         LUT4 (Prop_lut4_I1_O)        0.303     9.855 r  buff/realign1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.855    buff/realign1_carry__1_i_8_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.387 r  buff/realign1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.387    buff/realign1_carry__1_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.501 r  buff/realign1_carry__2/CO[3]
                         net (fo=1, routed)           0.595    11.095    buff/realign1
    SLICE_X61Y88         LUT4 (Prop_lut4_I3_O)        0.124    11.219 r  buff/realign_i_1/O
                         net (fo=1, routed)           0.000    11.219    buff/realign_i_1_n_0
    SLICE_X61Y88         FDRE                                         r  buff/realign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.505    88.199    buff/clk
    SLICE_X61Y88         FDRE                                         r  buff/realign_reg/C
                         clock pessimism              0.271    88.471    
                         clock uncertainty           -0.035    88.435    
    SLICE_X61Y88         FDRE (Setup_fdre_C_D)        0.029    88.464    buff/realign_reg
  -------------------------------------------------------------------
                         required time                         88.464    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                 77.245    

Slack (MET) :             77.933ns  (required time - arrival time)
  Source:                 fake_rob/h_period_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fake_rob/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.254ns (26.071%)  route 3.556ns (73.929%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 88.195 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.621     5.165    fake_rob/clk
    SLICE_X63Y86         FDRE                                         r  fake_rob/h_period_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  fake_rob/h_period_reg[26]/Q
                         net (fo=4, routed)           1.424     7.044    fake_rob/clk_s2[27]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.168 r  fake_rob/i__carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.168    fake_rob/i__carry__2_i_7__0_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.718 f  fake_rob/clk_s1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.103     8.821    fake_rob/clk_s1_inferred__0/i__carry__2_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I0_O)        0.124     8.945 r  fake_rob/ticks[4]_i_1/O
                         net (fo=36, routed)          1.029     9.974    fake_rob/ticks[4]_i_1_n_0
    SLICE_X64Y82         FDRE                                         r  fake_rob/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.501    88.195    fake_rob/clk
    SLICE_X64Y82         FDRE                                         r  fake_rob/count_reg[16]/C
                         clock pessimism              0.271    88.467    
                         clock uncertainty           -0.035    88.431    
    SLICE_X64Y82         FDRE (Setup_fdre_C_R)       -0.524    87.907    fake_rob/count_reg[16]
  -------------------------------------------------------------------
                         required time                         87.907    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                 77.933    

Slack (MET) :             77.933ns  (required time - arrival time)
  Source:                 fake_rob/h_period_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fake_rob/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.254ns (26.071%)  route 3.556ns (73.929%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 88.195 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.621     5.165    fake_rob/clk
    SLICE_X63Y86         FDRE                                         r  fake_rob/h_period_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  fake_rob/h_period_reg[26]/Q
                         net (fo=4, routed)           1.424     7.044    fake_rob/clk_s2[27]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.168 r  fake_rob/i__carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.168    fake_rob/i__carry__2_i_7__0_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.718 f  fake_rob/clk_s1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.103     8.821    fake_rob/clk_s1_inferred__0/i__carry__2_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I0_O)        0.124     8.945 r  fake_rob/ticks[4]_i_1/O
                         net (fo=36, routed)          1.029     9.974    fake_rob/ticks[4]_i_1_n_0
    SLICE_X64Y82         FDRE                                         r  fake_rob/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.501    88.195    fake_rob/clk
    SLICE_X64Y82         FDRE                                         r  fake_rob/count_reg[17]/C
                         clock pessimism              0.271    88.467    
                         clock uncertainty           -0.035    88.431    
    SLICE_X64Y82         FDRE (Setup_fdre_C_R)       -0.524    87.907    fake_rob/count_reg[17]
  -------------------------------------------------------------------
                         required time                         87.907    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                 77.933    

Slack (MET) :             77.933ns  (required time - arrival time)
  Source:                 fake_rob/h_period_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fake_rob/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.254ns (26.071%)  route 3.556ns (73.929%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 88.195 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.621     5.165    fake_rob/clk
    SLICE_X63Y86         FDRE                                         r  fake_rob/h_period_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  fake_rob/h_period_reg[26]/Q
                         net (fo=4, routed)           1.424     7.044    fake_rob/clk_s2[27]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.168 r  fake_rob/i__carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.168    fake_rob/i__carry__2_i_7__0_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.718 f  fake_rob/clk_s1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.103     8.821    fake_rob/clk_s1_inferred__0/i__carry__2_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I0_O)        0.124     8.945 r  fake_rob/ticks[4]_i_1/O
                         net (fo=36, routed)          1.029     9.974    fake_rob/ticks[4]_i_1_n_0
    SLICE_X64Y82         FDRE                                         r  fake_rob/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.501    88.195    fake_rob/clk
    SLICE_X64Y82         FDRE                                         r  fake_rob/count_reg[18]/C
                         clock pessimism              0.271    88.467    
                         clock uncertainty           -0.035    88.431    
    SLICE_X64Y82         FDRE (Setup_fdre_C_R)       -0.524    87.907    fake_rob/count_reg[18]
  -------------------------------------------------------------------
                         required time                         87.907    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                 77.933    

Slack (MET) :             77.933ns  (required time - arrival time)
  Source:                 fake_rob/h_period_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fake_rob/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.254ns (26.071%)  route 3.556ns (73.929%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 88.195 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.621     5.165    fake_rob/clk
    SLICE_X63Y86         FDRE                                         r  fake_rob/h_period_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  fake_rob/h_period_reg[26]/Q
                         net (fo=4, routed)           1.424     7.044    fake_rob/clk_s2[27]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.168 r  fake_rob/i__carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.168    fake_rob/i__carry__2_i_7__0_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.718 f  fake_rob/clk_s1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.103     8.821    fake_rob/clk_s1_inferred__0/i__carry__2_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I0_O)        0.124     8.945 r  fake_rob/ticks[4]_i_1/O
                         net (fo=36, routed)          1.029     9.974    fake_rob/ticks[4]_i_1_n_0
    SLICE_X64Y82         FDRE                                         r  fake_rob/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.501    88.195    fake_rob/clk
    SLICE_X64Y82         FDRE                                         r  fake_rob/count_reg[19]/C
                         clock pessimism              0.271    88.467    
                         clock uncertainty           -0.035    88.431    
    SLICE_X64Y82         FDRE (Setup_fdre_C_R)       -0.524    87.907    fake_rob/count_reg[19]
  -------------------------------------------------------------------
                         required time                         87.907    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                 77.933    

Slack (MET) :             78.069ns  (required time - arrival time)
  Source:                 fake_rob/h_period_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fake_rob/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.254ns (26.844%)  route 3.417ns (73.156%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.621     5.165    fake_rob/clk
    SLICE_X63Y86         FDRE                                         r  fake_rob/h_period_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  fake_rob/h_period_reg[26]/Q
                         net (fo=4, routed)           1.424     7.044    fake_rob/clk_s2[27]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.168 r  fake_rob/i__carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.168    fake_rob/i__carry__2_i_7__0_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.718 f  fake_rob/clk_s1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.103     8.821    fake_rob/clk_s1_inferred__0/i__carry__2_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I0_O)        0.124     8.945 r  fake_rob/ticks[4]_i_1/O
                         net (fo=36, routed)          0.891     9.836    fake_rob/ticks[4]_i_1_n_0
    SLICE_X64Y81         FDRE                                         r  fake_rob/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.499    88.193    fake_rob/clk
    SLICE_X64Y81         FDRE                                         r  fake_rob/count_reg[12]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X64Y81         FDRE (Setup_fdre_C_R)       -0.524    87.905    fake_rob/count_reg[12]
  -------------------------------------------------------------------
                         required time                         87.905    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                 78.069    

Slack (MET) :             78.069ns  (required time - arrival time)
  Source:                 fake_rob/h_period_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fake_rob/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.254ns (26.844%)  route 3.417ns (73.156%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.621     5.165    fake_rob/clk
    SLICE_X63Y86         FDRE                                         r  fake_rob/h_period_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  fake_rob/h_period_reg[26]/Q
                         net (fo=4, routed)           1.424     7.044    fake_rob/clk_s2[27]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.168 r  fake_rob/i__carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.168    fake_rob/i__carry__2_i_7__0_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.718 f  fake_rob/clk_s1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.103     8.821    fake_rob/clk_s1_inferred__0/i__carry__2_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I0_O)        0.124     8.945 r  fake_rob/ticks[4]_i_1/O
                         net (fo=36, routed)          0.891     9.836    fake_rob/ticks[4]_i_1_n_0
    SLICE_X64Y81         FDRE                                         r  fake_rob/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.499    88.193    fake_rob/clk
    SLICE_X64Y81         FDRE                                         r  fake_rob/count_reg[13]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X64Y81         FDRE (Setup_fdre_C_R)       -0.524    87.905    fake_rob/count_reg[13]
  -------------------------------------------------------------------
                         required time                         87.905    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                 78.069    

Slack (MET) :             78.069ns  (required time - arrival time)
  Source:                 fake_rob/h_period_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fake_rob/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.254ns (26.844%)  route 3.417ns (73.156%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.621     5.165    fake_rob/clk
    SLICE_X63Y86         FDRE                                         r  fake_rob/h_period_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  fake_rob/h_period_reg[26]/Q
                         net (fo=4, routed)           1.424     7.044    fake_rob/clk_s2[27]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.168 r  fake_rob/i__carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.168    fake_rob/i__carry__2_i_7__0_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.718 f  fake_rob/clk_s1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.103     8.821    fake_rob/clk_s1_inferred__0/i__carry__2_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I0_O)        0.124     8.945 r  fake_rob/ticks[4]_i_1/O
                         net (fo=36, routed)          0.891     9.836    fake_rob/ticks[4]_i_1_n_0
    SLICE_X64Y81         FDRE                                         r  fake_rob/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.499    88.193    fake_rob/clk
    SLICE_X64Y81         FDRE                                         r  fake_rob/count_reg[14]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X64Y81         FDRE (Setup_fdre_C_R)       -0.524    87.905    fake_rob/count_reg[14]
  -------------------------------------------------------------------
                         required time                         87.905    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                 78.069    

Slack (MET) :             78.069ns  (required time - arrival time)
  Source:                 fake_rob/h_period_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fake_rob/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.254ns (26.844%)  route 3.417ns (73.156%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.621     5.165    fake_rob/clk
    SLICE_X63Y86         FDRE                                         r  fake_rob/h_period_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  fake_rob/h_period_reg[26]/Q
                         net (fo=4, routed)           1.424     7.044    fake_rob/clk_s2[27]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.168 r  fake_rob/i__carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.168    fake_rob/i__carry__2_i_7__0_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.718 f  fake_rob/clk_s1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.103     8.821    fake_rob/clk_s1_inferred__0/i__carry__2_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I0_O)        0.124     8.945 r  fake_rob/ticks[4]_i_1/O
                         net (fo=36, routed)          0.891     9.836    fake_rob/ticks[4]_i_1_n_0
    SLICE_X64Y81         FDRE                                         r  fake_rob/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.499    88.193    fake_rob/clk
    SLICE_X64Y81         FDRE                                         r  fake_rob/count_reg[15]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X64Y81         FDRE (Setup_fdre_C_R)       -0.524    87.905    fake_rob/count_reg[15]
  -------------------------------------------------------------------
                         required time                         87.905    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                 78.069    

Slack (MET) :             78.216ns  (required time - arrival time)
  Source:                 fake_rob/h_period_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fake_rob/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.254ns (27.724%)  route 3.269ns (72.276%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.621     5.165    fake_rob/clk
    SLICE_X63Y86         FDRE                                         r  fake_rob/h_period_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  fake_rob/h_period_reg[26]/Q
                         net (fo=4, routed)           1.424     7.044    fake_rob/clk_s2[27]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.168 r  fake_rob/i__carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.168    fake_rob/i__carry__2_i_7__0_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.718 f  fake_rob/clk_s1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.103     8.821    fake_rob/clk_s1_inferred__0/i__carry__2_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I0_O)        0.124     8.945 r  fake_rob/ticks[4]_i_1/O
                         net (fo=36, routed)          0.743     9.688    fake_rob/ticks[4]_i_1_n_0
    SLICE_X64Y80         FDRE                                         r  fake_rob/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.498    88.192    fake_rob/clk
    SLICE_X64Y80         FDRE                                         r  fake_rob/count_reg[10]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X64Y80         FDRE (Setup_fdre_C_R)       -0.524    87.904    fake_rob/count_reg[10]
  -------------------------------------------------------------------
                         required time                         87.904    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                 78.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 buff/wr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buff/ram_reg_0_15_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.257%)  route 0.259ns (64.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.591     1.495    buff/clk
    SLICE_X62Y88         FDRE                                         r  buff/wr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  buff/wr_i_reg[2]/Q
                         net (fo=9, routed)           0.259     1.895    buff/ram_reg_0_15_0_0/A2
    SLICE_X64Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.861     2.011    buff/ram_reg_0_15_0_0/WCLK
    SLICE_X64Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0/DP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X64Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.765    buff/ram_reg_0_15_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 buff/wr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buff/ram_reg_0_15_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.257%)  route 0.259ns (64.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.591     1.495    buff/clk
    SLICE_X62Y88         FDRE                                         r  buff/wr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  buff/wr_i_reg[2]/Q
                         net (fo=9, routed)           0.259     1.895    buff/ram_reg_0_15_0_0/A2
    SLICE_X64Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.861     2.011    buff/ram_reg_0_15_0_0/WCLK
    SLICE_X64Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X64Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.765    buff/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 buff/wr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buff/ram_reg_0_15_0_0__0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.689%)  route 0.278ns (66.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.591     1.495    buff/clk
    SLICE_X62Y88         FDRE                                         r  buff/wr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  buff/wr_i_reg[3]/Q
                         net (fo=8, routed)           0.278     1.913    buff/ram_reg_0_15_0_0__0/A3
    SLICE_X60Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0__0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.860     2.009    buff/ram_reg_0_15_0_0__0/WCLK
    SLICE_X60Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0__0/DP/CLK
                         clock pessimism             -0.479     1.530    
    SLICE_X60Y89         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.770    buff/ram_reg_0_15_0_0__0/DP
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 buff/wr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buff/ram_reg_0_15_0_0__0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.689%)  route 0.278ns (66.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.591     1.495    buff/clk
    SLICE_X62Y88         FDRE                                         r  buff/wr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  buff/wr_i_reg[3]/Q
                         net (fo=8, routed)           0.278     1.913    buff/ram_reg_0_15_0_0__0/A3
    SLICE_X60Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0__0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.860     2.009    buff/ram_reg_0_15_0_0__0/WCLK
    SLICE_X60Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0__0/SP/CLK
                         clock pessimism             -0.479     1.530    
    SLICE_X60Y89         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.770    buff/ram_reg_0_15_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 buff/wr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buff/ram_reg_0_15_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.009%)  route 0.262ns (64.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.591     1.495    buff/clk
    SLICE_X62Y88         FDRE                                         r  buff/wr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  buff/wr_i_reg[3]/Q
                         net (fo=8, routed)           0.262     1.897    buff/ram_reg_0_15_0_0/A3
    SLICE_X64Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.861     2.011    buff/ram_reg_0_15_0_0/WCLK
    SLICE_X64Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0/DP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X64Y89         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.751    buff/ram_reg_0_15_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 buff/wr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buff/ram_reg_0_15_0_0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.009%)  route 0.262ns (64.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.591     1.495    buff/clk
    SLICE_X62Y88         FDRE                                         r  buff/wr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  buff/wr_i_reg[3]/Q
                         net (fo=8, routed)           0.262     1.897    buff/ram_reg_0_15_0_0/A3
    SLICE_X64Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.861     2.011    buff/ram_reg_0_15_0_0/WCLK
    SLICE_X64Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X64Y89         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.751    buff/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 buff/wr_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buff/ram_reg_0_15_0_0__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.616%)  route 0.352ns (71.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.591     1.495    buff/clk
    SLICE_X63Y88         FDRE                                         r  buff/wr_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  buff/wr_i_reg[1]/Q
                         net (fo=10, routed)          0.352     1.987    buff/ram_reg_0_15_0_0__0/A1
    SLICE_X60Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.860     2.009    buff/ram_reg_0_15_0_0__0/WCLK
    SLICE_X60Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0__0/DP/CLK
                         clock pessimism             -0.479     1.530    
    SLICE_X60Y89         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    buff/ram_reg_0_15_0_0__0/DP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 buff/wr_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buff/ram_reg_0_15_0_0__0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.616%)  route 0.352ns (71.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.591     1.495    buff/clk
    SLICE_X63Y88         FDRE                                         r  buff/wr_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  buff/wr_i_reg[1]/Q
                         net (fo=10, routed)          0.352     1.987    buff/ram_reg_0_15_0_0__0/A1
    SLICE_X60Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0__0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.860     2.009    buff/ram_reg_0_15_0_0__0/WCLK
    SLICE_X60Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0__0/SP/CLK
                         clock pessimism             -0.479     1.530    
    SLICE_X60Y89         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    buff/ram_reg_0_15_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 buff/wr_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buff/ram_reg_0_15_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.316%)  route 0.340ns (70.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.591     1.495    buff/clk
    SLICE_X63Y88         FDRE                                         r  buff/wr_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  buff/wr_i_reg[1]/Q
                         net (fo=10, routed)          0.340     1.976    buff/ram_reg_0_15_0_0/A1
    SLICE_X64Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.861     2.011    buff/ram_reg_0_15_0_0/WCLK
    SLICE_X64Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0/DP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X64Y89         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.820    buff/ram_reg_0_15_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 buff/wr_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buff/ram_reg_0_15_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.316%)  route 0.340ns (70.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.591     1.495    buff/clk
    SLICE_X63Y88         FDRE                                         r  buff/wr_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  buff/wr_i_reg[1]/Q
                         net (fo=10, routed)          0.340     1.976    buff/ram_reg_0_15_0_0/A1
    SLICE_X64Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.861     2.011    buff/ram_reg_0_15_0_0/WCLK
    SLICE_X64Y89         RAMD32                                       r  buff/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X64Y89         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.820    buff/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X60Y83   buff/count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X60Y83   buff/count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X60Y84   buff/count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X60Y84   buff/count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X60Y84   buff/count_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X60Y84   buff/count_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X60Y85   buff/count_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X60Y85   buff/count_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X60Y85   buff/count_reg[18]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X64Y89   buff/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X64Y89   buff/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X60Y89   buff/ram_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X60Y89   buff/ram_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X60Y89   buff/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X60Y89   buff/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X64Y89   buff/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X64Y89   buff/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X60Y84   buff/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X60Y84   buff/count_reg[13]/C
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X64Y89   buff/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X64Y89   buff/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X64Y89   buff/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X64Y89   buff/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X60Y89   buff/ram_reg_0_15_0_0__0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X60Y89   buff/ram_reg_0_15_0_0__0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X60Y89   buff/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X60Y89   buff/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X60Y83   buff/count_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X60Y83   buff/count_reg[11]/C



