--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 22.000 ns
From           : pSltAdr[15]
To             : WR_hT2
From Clock     : --
To Clock       : pSltCLC
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 49.000 ns
From           : ExpSltReg[3]
To             : pIDEDat[0]
From Clock     : pSltWr_n
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 40.000 ns
From           : pSltCLC
To             : pIDEDat[0]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 4.000 ns
From           : pSltAdr[15]
To             : cReg[4]
From Clock     : --
To Clock       : pSltWr_n
Failed Paths   : 0

Type           : Clock Setup: 'pSltCLC'
Slack          : N/A
Required Time  : None
Actual Time    : 32.26 MHz ( period = 31.000 ns )
From           : WR_hT2
To             : WR_hT2
From Clock     : pSltCLC
To Clock       : pSltCLC
Failed Paths   : 0

Type           : Clock Setup: 'pSltWr_n'
Slack          : N/A
Required Time  : None
Actual Time    : 71.43 MHz ( period = 14.000 ns )
From           : cReg[4]
To             : cReg[4]
From Clock     : pSltWr_n
To Clock       : pSltWr_n
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

